
Test_Nucleo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005910  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000160  08005a1c  08005a1c  00015a1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005b7c  08005b7c  000200d8  2**0
                  CONTENTS
  4 .ARM          00000000  08005b7c  08005b7c  000200d8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005b7c  08005b7c  000200d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005b7c  08005b7c  00015b7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005b80  08005b80  00015b80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d8  20000000  08005b84  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000238  200000d8  08005c5c  000200d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000310  08005c5c  00020310  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f532  00000000  00000000  00020101  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000278c  00000000  00000000  0002f633  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e40  00000000  00000000  00031dc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000cf8  00000000  00000000  00032c00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018ba2  00000000  00000000  000338f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000123f3  00000000  00000000  0004c49a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b67c  00000000  00000000  0005e88d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e9f09  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d9c  00000000  00000000  000e9f5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000d8 	.word	0x200000d8
 8000128:	00000000 	.word	0x00000000
 800012c:	08005a04 	.word	0x08005a04

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000dc 	.word	0x200000dc
 8000148:	08005a04 	.word	0x08005a04

0800014c <isButton1Pressed>:
int button2_flag = 0;
int button3_flag = 0;
int button4_flag = 0;

// Hàm kiểm tra cờ
int isButton1Pressed(){
 800014c:	b480      	push	{r7}
 800014e:	af00      	add	r7, sp, #0
    if(button1_flag == 1){
 8000150:	4b06      	ldr	r3, [pc, #24]	; (800016c <isButton1Pressed+0x20>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	2b01      	cmp	r3, #1
 8000156:	d104      	bne.n	8000162 <isButton1Pressed+0x16>
        button1_flag = 0;
 8000158:	4b04      	ldr	r3, [pc, #16]	; (800016c <isButton1Pressed+0x20>)
 800015a:	2200      	movs	r2, #0
 800015c:	601a      	str	r2, [r3, #0]
        return 1;
 800015e:	2301      	movs	r3, #1
 8000160:	e000      	b.n	8000164 <isButton1Pressed+0x18>
    }
    return 0;
 8000162:	2300      	movs	r3, #0
}
 8000164:	4618      	mov	r0, r3
 8000166:	46bd      	mov	sp, r7
 8000168:	bc80      	pop	{r7}
 800016a:	4770      	bx	lr
 800016c:	200000f4 	.word	0x200000f4

08000170 <isButton2Pressed>:

int isButton2Pressed(){
 8000170:	b480      	push	{r7}
 8000172:	af00      	add	r7, sp, #0
    if(button2_flag == 1){
 8000174:	4b06      	ldr	r3, [pc, #24]	; (8000190 <isButton2Pressed+0x20>)
 8000176:	681b      	ldr	r3, [r3, #0]
 8000178:	2b01      	cmp	r3, #1
 800017a:	d104      	bne.n	8000186 <isButton2Pressed+0x16>
        button2_flag = 0;
 800017c:	4b04      	ldr	r3, [pc, #16]	; (8000190 <isButton2Pressed+0x20>)
 800017e:	2200      	movs	r2, #0
 8000180:	601a      	str	r2, [r3, #0]
        return 1;
 8000182:	2301      	movs	r3, #1
 8000184:	e000      	b.n	8000188 <isButton2Pressed+0x18>
    }
    return 0;
 8000186:	2300      	movs	r3, #0
}
 8000188:	4618      	mov	r0, r3
 800018a:	46bd      	mov	sp, r7
 800018c:	bc80      	pop	{r7}
 800018e:	4770      	bx	lr
 8000190:	200000f8 	.word	0x200000f8

08000194 <isButton3Pressed>:

int isButton3Pressed(){
 8000194:	b480      	push	{r7}
 8000196:	af00      	add	r7, sp, #0
    if(button3_flag == 1){
 8000198:	4b06      	ldr	r3, [pc, #24]	; (80001b4 <isButton3Pressed+0x20>)
 800019a:	681b      	ldr	r3, [r3, #0]
 800019c:	2b01      	cmp	r3, #1
 800019e:	d104      	bne.n	80001aa <isButton3Pressed+0x16>
        button3_flag = 0;
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <isButton3Pressed+0x20>)
 80001a2:	2200      	movs	r2, #0
 80001a4:	601a      	str	r2, [r3, #0]
        return 1;
 80001a6:	2301      	movs	r3, #1
 80001a8:	e000      	b.n	80001ac <isButton3Pressed+0x18>
    }
    return 0;
 80001aa:	2300      	movs	r3, #0
}
 80001ac:	4618      	mov	r0, r3
 80001ae:	46bd      	mov	sp, r7
 80001b0:	bc80      	pop	{r7}
 80001b2:	4770      	bx	lr
 80001b4:	200000fc 	.word	0x200000fc

080001b8 <isButton4Pressed>:

int isButton4Pressed(){
 80001b8:	b480      	push	{r7}
 80001ba:	af00      	add	r7, sp, #0
    if(button4_flag == 1){
 80001bc:	4b06      	ldr	r3, [pc, #24]	; (80001d8 <isButton4Pressed+0x20>)
 80001be:	681b      	ldr	r3, [r3, #0]
 80001c0:	2b01      	cmp	r3, #1
 80001c2:	d104      	bne.n	80001ce <isButton4Pressed+0x16>
        button4_flag = 0;
 80001c4:	4b04      	ldr	r3, [pc, #16]	; (80001d8 <isButton4Pressed+0x20>)
 80001c6:	2200      	movs	r2, #0
 80001c8:	601a      	str	r2, [r3, #0]
        return 1;
 80001ca:	2301      	movs	r3, #1
 80001cc:	e000      	b.n	80001d0 <isButton4Pressed+0x18>
    }
    return 0;
 80001ce:	2300      	movs	r3, #0
}
 80001d0:	4618      	mov	r0, r3
 80001d2:	46bd      	mov	sp, r7
 80001d4:	bc80      	pop	{r7}
 80001d6:	4770      	bx	lr
 80001d8:	20000100 	.word	0x20000100

080001dc <subKeyProcess>:

void subKeyProcess(int index){
 80001dc:	b480      	push	{r7}
 80001de:	b083      	sub	sp, #12
 80001e0:	af00      	add	r7, sp, #0
 80001e2:	6078      	str	r0, [r7, #4]
    if(index == 0) button1_flag = 1;
 80001e4:	687b      	ldr	r3, [r7, #4]
 80001e6:	2b00      	cmp	r3, #0
 80001e8:	d102      	bne.n	80001f0 <subKeyProcess+0x14>
 80001ea:	4b0d      	ldr	r3, [pc, #52]	; (8000220 <subKeyProcess+0x44>)
 80001ec:	2201      	movs	r2, #1
 80001ee:	601a      	str	r2, [r3, #0]
    if(index == 1) button2_flag = 1;
 80001f0:	687b      	ldr	r3, [r7, #4]
 80001f2:	2b01      	cmp	r3, #1
 80001f4:	d102      	bne.n	80001fc <subKeyProcess+0x20>
 80001f6:	4b0b      	ldr	r3, [pc, #44]	; (8000224 <subKeyProcess+0x48>)
 80001f8:	2201      	movs	r2, #1
 80001fa:	601a      	str	r2, [r3, #0]
    if(index == 2) button3_flag = 1;
 80001fc:	687b      	ldr	r3, [r7, #4]
 80001fe:	2b02      	cmp	r3, #2
 8000200:	d102      	bne.n	8000208 <subKeyProcess+0x2c>
 8000202:	4b09      	ldr	r3, [pc, #36]	; (8000228 <subKeyProcess+0x4c>)
 8000204:	2201      	movs	r2, #1
 8000206:	601a      	str	r2, [r3, #0]
    if(index == 3) button4_flag = 1;
 8000208:	687b      	ldr	r3, [r7, #4]
 800020a:	2b03      	cmp	r3, #3
 800020c:	d102      	bne.n	8000214 <subKeyProcess+0x38>
 800020e:	4b07      	ldr	r3, [pc, #28]	; (800022c <subKeyProcess+0x50>)
 8000210:	2201      	movs	r2, #1
 8000212:	601a      	str	r2, [r3, #0]
}
 8000214:	bf00      	nop
 8000216:	370c      	adds	r7, #12
 8000218:	46bd      	mov	sp, r7
 800021a:	bc80      	pop	{r7}
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop
 8000220:	200000f4 	.word	0x200000f4
 8000224:	200000f8 	.word	0x200000f8
 8000228:	200000fc 	.word	0x200000fc
 800022c:	20000100 	.word	0x20000100

08000230 <getKeyInput>:

void getKeyInput(){
 8000230:	b580      	push	{r7, lr}
 8000232:	b086      	sub	sp, #24
 8000234:	af00      	add	r7, sp, #0
    // Đọc trạng thái vật lý
    int current_val[4];
    current_val[0] = HAL_GPIO_ReadPin(BUTTON1_GPIO_Port, BUTTON1_Pin);
 8000236:	2101      	movs	r1, #1
 8000238:	4848      	ldr	r0, [pc, #288]	; (800035c <getKeyInput+0x12c>)
 800023a:	f001 fdb1 	bl	8001da0 <HAL_GPIO_ReadPin>
 800023e:	4603      	mov	r3, r0
 8000240:	607b      	str	r3, [r7, #4]
    current_val[1] = HAL_GPIO_ReadPin(BUTTON2_GPIO_Port, BUTTON2_Pin);
 8000242:	2102      	movs	r1, #2
 8000244:	4845      	ldr	r0, [pc, #276]	; (800035c <getKeyInput+0x12c>)
 8000246:	f001 fdab 	bl	8001da0 <HAL_GPIO_ReadPin>
 800024a:	4603      	mov	r3, r0
 800024c:	60bb      	str	r3, [r7, #8]
    current_val[2] = HAL_GPIO_ReadPin(BUTTON3_GPIO_Port, BUTTON3_Pin);
 800024e:	2108      	movs	r1, #8
 8000250:	4843      	ldr	r0, [pc, #268]	; (8000360 <getKeyInput+0x130>)
 8000252:	f001 fda5 	bl	8001da0 <HAL_GPIO_ReadPin>
 8000256:	4603      	mov	r3, r0
 8000258:	60fb      	str	r3, [r7, #12]
    current_val[3] = HAL_GPIO_ReadPin(BUTTON4_GPIO_Port, BUTTON4_Pin);
 800025a:	2120      	movs	r1, #32
 800025c:	4840      	ldr	r0, [pc, #256]	; (8000360 <getKeyInput+0x130>)
 800025e:	f001 fd9f 	bl	8001da0 <HAL_GPIO_ReadPin>
 8000262:	4603      	mov	r3, r0
 8000264:	613b      	str	r3, [r7, #16]

    for(int i = 0; i < 4; i++){
 8000266:	2300      	movs	r3, #0
 8000268:	617b      	str	r3, [r7, #20]
 800026a:	e06f      	b.n	800034c <getKeyInput+0x11c>
        KeyReg0[i] = KeyReg1[i];
 800026c:	4a3d      	ldr	r2, [pc, #244]	; (8000364 <getKeyInput+0x134>)
 800026e:	697b      	ldr	r3, [r7, #20]
 8000270:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000274:	493c      	ldr	r1, [pc, #240]	; (8000368 <getKeyInput+0x138>)
 8000276:	697b      	ldr	r3, [r7, #20]
 8000278:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        KeyReg1[i] = KeyReg2[i];
 800027c:	4a3b      	ldr	r2, [pc, #236]	; (800036c <getKeyInput+0x13c>)
 800027e:	697b      	ldr	r3, [r7, #20]
 8000280:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000284:	4937      	ldr	r1, [pc, #220]	; (8000364 <getKeyInput+0x134>)
 8000286:	697b      	ldr	r3, [r7, #20]
 8000288:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        KeyReg2[i] = current_val[i];
 800028c:	697b      	ldr	r3, [r7, #20]
 800028e:	009b      	lsls	r3, r3, #2
 8000290:	f107 0218 	add.w	r2, r7, #24
 8000294:	4413      	add	r3, r2
 8000296:	f853 2c14 	ldr.w	r2, [r3, #-20]
 800029a:	4934      	ldr	r1, [pc, #208]	; (800036c <getKeyInput+0x13c>)
 800029c:	697b      	ldr	r3, [r7, #20]
 800029e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        if ((KeyReg0[i] == KeyReg1[i]) && (KeyReg1[i] == KeyReg2[i])){
 80002a2:	4a31      	ldr	r2, [pc, #196]	; (8000368 <getKeyInput+0x138>)
 80002a4:	697b      	ldr	r3, [r7, #20]
 80002a6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80002aa:	492e      	ldr	r1, [pc, #184]	; (8000364 <getKeyInput+0x134>)
 80002ac:	697b      	ldr	r3, [r7, #20]
 80002ae:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80002b2:	429a      	cmp	r2, r3
 80002b4:	d147      	bne.n	8000346 <getKeyInput+0x116>
 80002b6:	4a2b      	ldr	r2, [pc, #172]	; (8000364 <getKeyInput+0x134>)
 80002b8:	697b      	ldr	r3, [r7, #20]
 80002ba:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80002be:	492b      	ldr	r1, [pc, #172]	; (800036c <getKeyInput+0x13c>)
 80002c0:	697b      	ldr	r3, [r7, #20]
 80002c2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80002c6:	429a      	cmp	r2, r3
 80002c8:	d13d      	bne.n	8000346 <getKeyInput+0x116>
            if (KeyReg3[i] != KeyReg2[i]){
 80002ca:	4a29      	ldr	r2, [pc, #164]	; (8000370 <getKeyInput+0x140>)
 80002cc:	697b      	ldr	r3, [r7, #20]
 80002ce:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80002d2:	4926      	ldr	r1, [pc, #152]	; (800036c <getKeyInput+0x13c>)
 80002d4:	697b      	ldr	r3, [r7, #20]
 80002d6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80002da:	429a      	cmp	r2, r3
 80002dc:	d016      	beq.n	800030c <getKeyInput+0xdc>
                KeyReg3[i] = KeyReg2[i];
 80002de:	4a23      	ldr	r2, [pc, #140]	; (800036c <getKeyInput+0x13c>)
 80002e0:	697b      	ldr	r3, [r7, #20]
 80002e2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80002e6:	4922      	ldr	r1, [pc, #136]	; (8000370 <getKeyInput+0x140>)
 80002e8:	697b      	ldr	r3, [r7, #20]
 80002ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                if (KeyReg3[i] == PRESSED_STATE){
 80002ee:	4a20      	ldr	r2, [pc, #128]	; (8000370 <getKeyInput+0x140>)
 80002f0:	697b      	ldr	r3, [r7, #20]
 80002f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d125      	bne.n	8000346 <getKeyInput+0x116>
                    TimeOutForKeyPress[i] = 200; // 2s
 80002fa:	4a1e      	ldr	r2, [pc, #120]	; (8000374 <getKeyInput+0x144>)
 80002fc:	697b      	ldr	r3, [r7, #20]
 80002fe:	21c8      	movs	r1, #200	; 0xc8
 8000300:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    subKeyProcess(i);
 8000304:	6978      	ldr	r0, [r7, #20]
 8000306:	f7ff ff69 	bl	80001dc <subKeyProcess>
 800030a:	e01c      	b.n	8000346 <getKeyInput+0x116>
                }
            } else {
                TimeOutForKeyPress[i]--;
 800030c:	4a19      	ldr	r2, [pc, #100]	; (8000374 <getKeyInput+0x144>)
 800030e:	697b      	ldr	r3, [r7, #20]
 8000310:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000314:	1e5a      	subs	r2, r3, #1
 8000316:	4917      	ldr	r1, [pc, #92]	; (8000374 <getKeyInput+0x144>)
 8000318:	697b      	ldr	r3, [r7, #20]
 800031a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                if (TimeOutForKeyPress[i] == 0){
 800031e:	4a15      	ldr	r2, [pc, #84]	; (8000374 <getKeyInput+0x144>)
 8000320:	697b      	ldr	r3, [r7, #20]
 8000322:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000326:	2b00      	cmp	r3, #0
 8000328:	d10d      	bne.n	8000346 <getKeyInput+0x116>
                    TimeOutForKeyPress[i] = 50; // Nhanh hơn khi nhấn giữ (0.5s)
 800032a:	4a12      	ldr	r2, [pc, #72]	; (8000374 <getKeyInput+0x144>)
 800032c:	697b      	ldr	r3, [r7, #20]
 800032e:	2132      	movs	r1, #50	; 0x32
 8000330:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    if (KeyReg3[i] == PRESSED_STATE){
 8000334:	4a0e      	ldr	r2, [pc, #56]	; (8000370 <getKeyInput+0x140>)
 8000336:	697b      	ldr	r3, [r7, #20]
 8000338:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800033c:	2b00      	cmp	r3, #0
 800033e:	d102      	bne.n	8000346 <getKeyInput+0x116>
                        subKeyProcess(i);
 8000340:	6978      	ldr	r0, [r7, #20]
 8000342:	f7ff ff4b 	bl	80001dc <subKeyProcess>
    for(int i = 0; i < 4; i++){
 8000346:	697b      	ldr	r3, [r7, #20]
 8000348:	3301      	adds	r3, #1
 800034a:	617b      	str	r3, [r7, #20]
 800034c:	697b      	ldr	r3, [r7, #20]
 800034e:	2b03      	cmp	r3, #3
 8000350:	dd8c      	ble.n	800026c <getKeyInput+0x3c>
                    }
                }
            }
        }
    }
}
 8000352:	bf00      	nop
 8000354:	bf00      	nop
 8000356:	3718      	adds	r7, #24
 8000358:	46bd      	mov	sp, r7
 800035a:	bd80      	pop	{r7, pc}
 800035c:	40010800 	.word	0x40010800
 8000360:	40010c00 	.word	0x40010c00
 8000364:	20000010 	.word	0x20000010
 8000368:	20000000 	.word	0x20000000
 800036c:	20000020 	.word	0x20000020
 8000370:	20000030 	.word	0x20000030
 8000374:	20000040 	.word	0x20000040

08000378 <update_time_counter>:
#include <stdio.h> // Để dùng sprintf

// Hàm điều khiển đèn Module 2 (Bạn nên chuyển vào light.c sau này)


void update_time_counter() {
 8000378:	b480      	push	{r7}
 800037a:	af00      	add	r7, sp, #0
    if (time_counter_red > 0) time_counter_red--;
 800037c:	4b0f      	ldr	r3, [pc, #60]	; (80003bc <update_time_counter+0x44>)
 800037e:	681b      	ldr	r3, [r3, #0]
 8000380:	2b00      	cmp	r3, #0
 8000382:	dd04      	ble.n	800038e <update_time_counter+0x16>
 8000384:	4b0d      	ldr	r3, [pc, #52]	; (80003bc <update_time_counter+0x44>)
 8000386:	681b      	ldr	r3, [r3, #0]
 8000388:	3b01      	subs	r3, #1
 800038a:	4a0c      	ldr	r2, [pc, #48]	; (80003bc <update_time_counter+0x44>)
 800038c:	6013      	str	r3, [r2, #0]
    if (time_counter_green > 0) time_counter_green--;
 800038e:	4b0c      	ldr	r3, [pc, #48]	; (80003c0 <update_time_counter+0x48>)
 8000390:	681b      	ldr	r3, [r3, #0]
 8000392:	2b00      	cmp	r3, #0
 8000394:	dd04      	ble.n	80003a0 <update_time_counter+0x28>
 8000396:	4b0a      	ldr	r3, [pc, #40]	; (80003c0 <update_time_counter+0x48>)
 8000398:	681b      	ldr	r3, [r3, #0]
 800039a:	3b01      	subs	r3, #1
 800039c:	4a08      	ldr	r2, [pc, #32]	; (80003c0 <update_time_counter+0x48>)
 800039e:	6013      	str	r3, [r2, #0]
    if (time_counter_yellow > 0) time_counter_yellow--;
 80003a0:	4b08      	ldr	r3, [pc, #32]	; (80003c4 <update_time_counter+0x4c>)
 80003a2:	681b      	ldr	r3, [r3, #0]
 80003a4:	2b00      	cmp	r3, #0
 80003a6:	dd04      	ble.n	80003b2 <update_time_counter+0x3a>
 80003a8:	4b06      	ldr	r3, [pc, #24]	; (80003c4 <update_time_counter+0x4c>)
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	3b01      	subs	r3, #1
 80003ae:	4a05      	ldr	r2, [pc, #20]	; (80003c4 <update_time_counter+0x4c>)
 80003b0:	6013      	str	r3, [r2, #0]
}
 80003b2:	bf00      	nop
 80003b4:	46bd      	mov	sp, r7
 80003b6:	bc80      	pop	{r7}
 80003b8:	4770      	bx	lr
 80003ba:	bf00      	nop
 80003bc:	2000005c 	.word	0x2000005c
 80003c0:	20000060 	.word	0x20000060
 80003c4:	20000064 	.word	0x20000064

080003c8 <fsm_automatic_run>:

void fsm_automatic_run() {
 80003c8:	b580      	push	{r7, lr}
 80003ca:	b086      	sub	sp, #24
 80003cc:	af00      	add	r7, sp, #0
    char buffer[20];

    // Chỉ chạy khi ở chế độ tự động (status < 10)
    if (status >= 10) return;
 80003ce:	4b84      	ldr	r3, [pc, #528]	; (80005e0 <fsm_automatic_run+0x218>)
 80003d0:	681b      	ldr	r3, [r3, #0]
 80003d2:	2b09      	cmp	r3, #9
 80003d4:	f300 80f5 	bgt.w	80005c2 <fsm_automatic_run+0x1fa>

    switch (status) {
 80003d8:	4b81      	ldr	r3, [pc, #516]	; (80005e0 <fsm_automatic_run+0x218>)
 80003da:	681b      	ldr	r3, [r3, #0]
 80003dc:	2b04      	cmp	r3, #4
 80003de:	f200 80f2 	bhi.w	80005c6 <fsm_automatic_run+0x1fe>
 80003e2:	a201      	add	r2, pc, #4	; (adr r2, 80003e8 <fsm_automatic_run+0x20>)
 80003e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003e8:	080003fd 	.word	0x080003fd
 80003ec:	08000421 	.word	0x08000421
 80003f0:	0800048b 	.word	0x0800048b
 80003f4:	080004f3 	.word	0x080004f3
 80003f8:	0800055b 	.word	0x0800055b
        case INIT:
            // Khởi tạo trạng thái đầu: Đỏ 1 - Xanh 2
        	lcd_clear_display();
 80003fc:	f000 fb8d 	bl	8000b1a <lcd_clear_display>
            status = RED_GREEN;
 8000400:	4b77      	ldr	r3, [pc, #476]	; (80005e0 <fsm_automatic_run+0x218>)
 8000402:	2201      	movs	r2, #1
 8000404:	601a      	str	r2, [r3, #0]
            time_counter_red = time_red;   // 5s
 8000406:	4b77      	ldr	r3, [pc, #476]	; (80005e4 <fsm_automatic_run+0x21c>)
 8000408:	681b      	ldr	r3, [r3, #0]
 800040a:	4a77      	ldr	r2, [pc, #476]	; (80005e8 <fsm_automatic_run+0x220>)
 800040c:	6013      	str	r3, [r2, #0]
            time_counter_green = time_green; // 3s
 800040e:	4b77      	ldr	r3, [pc, #476]	; (80005ec <fsm_automatic_run+0x224>)
 8000410:	681b      	ldr	r3, [r3, #0]
 8000412:	4a77      	ldr	r2, [pc, #476]	; (80005f0 <fsm_automatic_run+0x228>)
 8000414:	6013      	str	r3, [r2, #0]
            time_counter_yellow = time_yellow; // 2s
 8000416:	4b77      	ldr	r3, [pc, #476]	; (80005f4 <fsm_automatic_run+0x22c>)
 8000418:	681b      	ldr	r3, [r3, #0]
 800041a:	4a77      	ldr	r2, [pc, #476]	; (80005f8 <fsm_automatic_run+0x230>)
 800041c:	6013      	str	r3, [r2, #0]
            break;
 800041e:	e0db      	b.n	80005d8 <fsm_automatic_run+0x210>

        case RED_GREEN:
            // Điều khiển đèn
            lightTraffic1(RED);
 8000420:	2001      	movs	r0, #1
 8000422:	f000 fba3 	bl	8000b6c <lightTraffic1>
            lightTraffic2(GREEN);
 8000426:	2003      	movs	r0, #3
 8000428:	f000 fbe2 	bl	8000bf0 <lightTraffic2>
            // Dòng 1: Thời gian còn lại của Đỏ 1
            // Dòng 2: Thời gian còn lại của Xanh 2
            // Lưu ý: time_counter_red đếm từ 5 về 0. time_counter_green đếm từ 3 về 0.
            // Cần logic hiển thị đúng. Thường hiển thị time_counter_red cho đèn 1, và time_counter_green cho đèn 2.

            lcd_goto_XY(1, 0);
 800042c:	2100      	movs	r1, #0
 800042e:	2001      	movs	r0, #1
 8000430:	f000 fb7a 	bl	8000b28 <lcd_goto_XY>
            sprintf(buffer, "WAY1: RED: %02d   ", time_counter_red);
 8000434:	4b6c      	ldr	r3, [pc, #432]	; (80005e8 <fsm_automatic_run+0x220>)
 8000436:	681a      	ldr	r2, [r3, #0]
 8000438:	1d3b      	adds	r3, r7, #4
 800043a:	4970      	ldr	r1, [pc, #448]	; (80005fc <fsm_automatic_run+0x234>)
 800043c:	4618      	mov	r0, r3
 800043e:	f004 fea7 	bl	8005190 <siprintf>
            lcd_send_string(buffer);
 8000442:	1d3b      	adds	r3, r7, #4
 8000444:	4618      	mov	r0, r3
 8000446:	f000 fb53 	bl	8000af0 <lcd_send_string>

            lcd_goto_XY(2, 0);
 800044a:	2100      	movs	r1, #0
 800044c:	2002      	movs	r0, #2
 800044e:	f000 fb6b 	bl	8000b28 <lcd_goto_XY>
            sprintf(buffer, "WAY2: GRN: %02d   ", time_counter_green);
 8000452:	4b67      	ldr	r3, [pc, #412]	; (80005f0 <fsm_automatic_run+0x228>)
 8000454:	681a      	ldr	r2, [r3, #0]
 8000456:	1d3b      	adds	r3, r7, #4
 8000458:	4969      	ldr	r1, [pc, #420]	; (8000600 <fsm_automatic_run+0x238>)
 800045a:	4618      	mov	r0, r3
 800045c:	f004 fe98 	bl	8005190 <siprintf>
            lcd_send_string(buffer);
 8000460:	1d3b      	adds	r3, r7, #4
 8000462:	4618      	mov	r0, r3
 8000464:	f000 fb44 	bl	8000af0 <lcd_send_string>



            // Chuyển trạng thái khi Đèn 2 hết Xanh (3s) -> Sang Vàng
            if (time_counter_green <= 0) {
 8000468:	4b61      	ldr	r3, [pc, #388]	; (80005f0 <fsm_automatic_run+0x228>)
 800046a:	681b      	ldr	r3, [r3, #0]
 800046c:	2b00      	cmp	r3, #0
 800046e:	f300 80ac 	bgt.w	80005ca <fsm_automatic_run+0x202>
                status = RED_YELLOW;
 8000472:	4b5b      	ldr	r3, [pc, #364]	; (80005e0 <fsm_automatic_run+0x218>)
 8000474:	2202      	movs	r2, #2
 8000476:	601a      	str	r2, [r3, #0]
                time_counter_green = time_red; // Reset cho vòng sau
 8000478:	4b5a      	ldr	r3, [pc, #360]	; (80005e4 <fsm_automatic_run+0x21c>)
 800047a:	681b      	ldr	r3, [r3, #0]
 800047c:	4a5c      	ldr	r2, [pc, #368]	; (80005f0 <fsm_automatic_run+0x228>)
 800047e:	6013      	str	r3, [r2, #0]
                // time_counter_red vẫn tiếp tục đếm
                time_counter_yellow = time_yellow;
 8000480:	4b5c      	ldr	r3, [pc, #368]	; (80005f4 <fsm_automatic_run+0x22c>)
 8000482:	681b      	ldr	r3, [r3, #0]
 8000484:	4a5c      	ldr	r2, [pc, #368]	; (80005f8 <fsm_automatic_run+0x230>)
 8000486:	6013      	str	r3, [r2, #0]
            }
            break;
 8000488:	e09f      	b.n	80005ca <fsm_automatic_run+0x202>

        case RED_YELLOW:
            lightTraffic1(RED);
 800048a:	2001      	movs	r0, #1
 800048c:	f000 fb6e 	bl	8000b6c <lightTraffic1>
            lightTraffic2(YELLOW);
 8000490:	2002      	movs	r0, #2
 8000492:	f000 fbad 	bl	8000bf0 <lightTraffic2>

            lcd_goto_XY(1, 0);
 8000496:	2100      	movs	r1, #0
 8000498:	2001      	movs	r0, #1
 800049a:	f000 fb45 	bl	8000b28 <lcd_goto_XY>
            sprintf(buffer, "WAY1: RED1: %02d   ", time_counter_red);
 800049e:	4b52      	ldr	r3, [pc, #328]	; (80005e8 <fsm_automatic_run+0x220>)
 80004a0:	681a      	ldr	r2, [r3, #0]
 80004a2:	1d3b      	adds	r3, r7, #4
 80004a4:	4957      	ldr	r1, [pc, #348]	; (8000604 <fsm_automatic_run+0x23c>)
 80004a6:	4618      	mov	r0, r3
 80004a8:	f004 fe72 	bl	8005190 <siprintf>
            lcd_send_string(buffer);
 80004ac:	1d3b      	adds	r3, r7, #4
 80004ae:	4618      	mov	r0, r3
 80004b0:	f000 fb1e 	bl	8000af0 <lcd_send_string>

            lcd_goto_XY(2, 0);
 80004b4:	2100      	movs	r1, #0
 80004b6:	2002      	movs	r0, #2
 80004b8:	f000 fb36 	bl	8000b28 <lcd_goto_XY>
            sprintf(buffer, "WAY2: YEL2: %02d   ", time_counter_yellow);
 80004bc:	4b4e      	ldr	r3, [pc, #312]	; (80005f8 <fsm_automatic_run+0x230>)
 80004be:	681a      	ldr	r2, [r3, #0]
 80004c0:	1d3b      	adds	r3, r7, #4
 80004c2:	4951      	ldr	r1, [pc, #324]	; (8000608 <fsm_automatic_run+0x240>)
 80004c4:	4618      	mov	r0, r3
 80004c6:	f004 fe63 	bl	8005190 <siprintf>
            lcd_send_string(buffer);
 80004ca:	1d3b      	adds	r3, r7, #4
 80004cc:	4618      	mov	r0, r3
 80004ce:	f000 fb0f 	bl	8000af0 <lcd_send_string>

            // Chuyển trạng thái khi Đèn 2 hết Vàng (2s) -> Cả 2 đổi màu
            if (time_counter_yellow <= 0) { // Hết 2s Vàng -> Tổng 5s
 80004d2:	4b49      	ldr	r3, [pc, #292]	; (80005f8 <fsm_automatic_run+0x230>)
 80004d4:	681b      	ldr	r3, [r3, #0]
 80004d6:	2b00      	cmp	r3, #0
 80004d8:	dc79      	bgt.n	80005ce <fsm_automatic_run+0x206>
                status = GREEN_RED;
 80004da:	4b41      	ldr	r3, [pc, #260]	; (80005e0 <fsm_automatic_run+0x218>)
 80004dc:	2203      	movs	r2, #3
 80004de:	601a      	str	r2, [r3, #0]
                time_counter_red = time_red; // Reset Đỏ 1
 80004e0:	4b40      	ldr	r3, [pc, #256]	; (80005e4 <fsm_automatic_run+0x21c>)
 80004e2:	681b      	ldr	r3, [r3, #0]
 80004e4:	4a40      	ldr	r2, [pc, #256]	; (80005e8 <fsm_automatic_run+0x220>)
 80004e6:	6013      	str	r3, [r2, #0]
                time_counter_yellow = time_green; // Reset Vàng 2
 80004e8:	4b40      	ldr	r3, [pc, #256]	; (80005ec <fsm_automatic_run+0x224>)
 80004ea:	681b      	ldr	r3, [r3, #0]
 80004ec:	4a42      	ldr	r2, [pc, #264]	; (80005f8 <fsm_automatic_run+0x230>)
 80004ee:	6013      	str	r3, [r2, #0]
            }
            break;
 80004f0:	e06d      	b.n	80005ce <fsm_automatic_run+0x206>

        case GREEN_RED:
            lightTraffic1(GREEN);
 80004f2:	2003      	movs	r0, #3
 80004f4:	f000 fb3a 	bl	8000b6c <lightTraffic1>
            lightTraffic2(RED);
 80004f8:	2001      	movs	r0, #1
 80004fa:	f000 fb79 	bl	8000bf0 <lightTraffic2>

            lcd_goto_XY(1, 0);
 80004fe:	2100      	movs	r1, #0
 8000500:	2001      	movs	r0, #1
 8000502:	f000 fb11 	bl	8000b28 <lcd_goto_XY>
            sprintf(buffer, "WAY1: GRN1: %02d   ", time_counter_green);
 8000506:	4b3a      	ldr	r3, [pc, #232]	; (80005f0 <fsm_automatic_run+0x228>)
 8000508:	681a      	ldr	r2, [r3, #0]
 800050a:	1d3b      	adds	r3, r7, #4
 800050c:	493f      	ldr	r1, [pc, #252]	; (800060c <fsm_automatic_run+0x244>)
 800050e:	4618      	mov	r0, r3
 8000510:	f004 fe3e 	bl	8005190 <siprintf>
            lcd_send_string(buffer);
 8000514:	1d3b      	adds	r3, r7, #4
 8000516:	4618      	mov	r0, r3
 8000518:	f000 faea 	bl	8000af0 <lcd_send_string>

            lcd_goto_XY(2, 0);
 800051c:	2100      	movs	r1, #0
 800051e:	2002      	movs	r0, #2
 8000520:	f000 fb02 	bl	8000b28 <lcd_goto_XY>
            sprintf(buffer, "WAY2: RED2: %02d   ", time_counter_red);
 8000524:	4b30      	ldr	r3, [pc, #192]	; (80005e8 <fsm_automatic_run+0x220>)
 8000526:	681a      	ldr	r2, [r3, #0]
 8000528:	1d3b      	adds	r3, r7, #4
 800052a:	4939      	ldr	r1, [pc, #228]	; (8000610 <fsm_automatic_run+0x248>)
 800052c:	4618      	mov	r0, r3
 800052e:	f004 fe2f 	bl	8005190 <siprintf>
            lcd_send_string(buffer);
 8000532:	1d3b      	adds	r3, r7, #4
 8000534:	4618      	mov	r0, r3
 8000536:	f000 fadb 	bl	8000af0 <lcd_send_string>

            if (time_counter_green <= 0) {
 800053a:	4b2d      	ldr	r3, [pc, #180]	; (80005f0 <fsm_automatic_run+0x228>)
 800053c:	681b      	ldr	r3, [r3, #0]
 800053e:	2b00      	cmp	r3, #0
 8000540:	dc47      	bgt.n	80005d2 <fsm_automatic_run+0x20a>
                status = YELLOW_RED;
 8000542:	4b27      	ldr	r3, [pc, #156]	; (80005e0 <fsm_automatic_run+0x218>)
 8000544:	2204      	movs	r2, #4
 8000546:	601a      	str	r2, [r3, #0]
                time_counter_green = time_red;
 8000548:	4b26      	ldr	r3, [pc, #152]	; (80005e4 <fsm_automatic_run+0x21c>)
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	4a28      	ldr	r2, [pc, #160]	; (80005f0 <fsm_automatic_run+0x228>)
 800054e:	6013      	str	r3, [r2, #0]
                time_counter_yellow = time_yellow;
 8000550:	4b28      	ldr	r3, [pc, #160]	; (80005f4 <fsm_automatic_run+0x22c>)
 8000552:	681b      	ldr	r3, [r3, #0]
 8000554:	4a28      	ldr	r2, [pc, #160]	; (80005f8 <fsm_automatic_run+0x230>)
 8000556:	6013      	str	r3, [r2, #0]
            }
            break;
 8000558:	e03b      	b.n	80005d2 <fsm_automatic_run+0x20a>

        case YELLOW_RED:
            lightTraffic1(YELLOW);
 800055a:	2002      	movs	r0, #2
 800055c:	f000 fb06 	bl	8000b6c <lightTraffic1>
            lightTraffic2(RED);
 8000560:	2001      	movs	r0, #1
 8000562:	f000 fb45 	bl	8000bf0 <lightTraffic2>

            lcd_goto_XY(1, 0);
 8000566:	2100      	movs	r1, #0
 8000568:	2001      	movs	r0, #1
 800056a:	f000 fadd 	bl	8000b28 <lcd_goto_XY>
            sprintf(buffer, "WAY1: YEL1: %02d   ", time_counter_yellow);
 800056e:	4b22      	ldr	r3, [pc, #136]	; (80005f8 <fsm_automatic_run+0x230>)
 8000570:	681a      	ldr	r2, [r3, #0]
 8000572:	1d3b      	adds	r3, r7, #4
 8000574:	4927      	ldr	r1, [pc, #156]	; (8000614 <fsm_automatic_run+0x24c>)
 8000576:	4618      	mov	r0, r3
 8000578:	f004 fe0a 	bl	8005190 <siprintf>
            lcd_send_string(buffer);
 800057c:	1d3b      	adds	r3, r7, #4
 800057e:	4618      	mov	r0, r3
 8000580:	f000 fab6 	bl	8000af0 <lcd_send_string>

            lcd_goto_XY(2, 0);
 8000584:	2100      	movs	r1, #0
 8000586:	2002      	movs	r0, #2
 8000588:	f000 face 	bl	8000b28 <lcd_goto_XY>
            sprintf(buffer, "WAY2: RED2: %02d   ", time_counter_red);
 800058c:	4b16      	ldr	r3, [pc, #88]	; (80005e8 <fsm_automatic_run+0x220>)
 800058e:	681a      	ldr	r2, [r3, #0]
 8000590:	1d3b      	adds	r3, r7, #4
 8000592:	491f      	ldr	r1, [pc, #124]	; (8000610 <fsm_automatic_run+0x248>)
 8000594:	4618      	mov	r0, r3
 8000596:	f004 fdfb 	bl	8005190 <siprintf>
            lcd_send_string(buffer);
 800059a:	1d3b      	adds	r3, r7, #4
 800059c:	4618      	mov	r0, r3
 800059e:	f000 faa7 	bl	8000af0 <lcd_send_string>

            if (time_counter_yellow <= 0) {
 80005a2:	4b15      	ldr	r3, [pc, #84]	; (80005f8 <fsm_automatic_run+0x230>)
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	dc15      	bgt.n	80005d6 <fsm_automatic_run+0x20e>
                status = RED_GREEN;
 80005aa:	4b0d      	ldr	r3, [pc, #52]	; (80005e0 <fsm_automatic_run+0x218>)
 80005ac:	2201      	movs	r2, #1
 80005ae:	601a      	str	r2, [r3, #0]
                time_counter_red = time_red;
 80005b0:	4b0c      	ldr	r3, [pc, #48]	; (80005e4 <fsm_automatic_run+0x21c>)
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	4a0c      	ldr	r2, [pc, #48]	; (80005e8 <fsm_automatic_run+0x220>)
 80005b6:	6013      	str	r3, [r2, #0]
                time_counter_green = time_green;
 80005b8:	4b0c      	ldr	r3, [pc, #48]	; (80005ec <fsm_automatic_run+0x224>)
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	4a0c      	ldr	r2, [pc, #48]	; (80005f0 <fsm_automatic_run+0x228>)
 80005be:	6013      	str	r3, [r2, #0]
            }
            break;
 80005c0:	e009      	b.n	80005d6 <fsm_automatic_run+0x20e>
    if (status >= 10) return;
 80005c2:	bf00      	nop
 80005c4:	e008      	b.n	80005d8 <fsm_automatic_run+0x210>

        default:
            break;
 80005c6:	bf00      	nop
 80005c8:	e006      	b.n	80005d8 <fsm_automatic_run+0x210>
            break;
 80005ca:	bf00      	nop
 80005cc:	e004      	b.n	80005d8 <fsm_automatic_run+0x210>
            break;
 80005ce:	bf00      	nop
 80005d0:	e002      	b.n	80005d8 <fsm_automatic_run+0x210>
            break;
 80005d2:	bf00      	nop
 80005d4:	e000      	b.n	80005d8 <fsm_automatic_run+0x210>
            break;
 80005d6:	bf00      	nop
    }
}
 80005d8:	3718      	adds	r7, #24
 80005da:	46bd      	mov	sp, r7
 80005dc:	bd80      	pop	{r7, pc}
 80005de:	bf00      	nop
 80005e0:	2000010c 	.word	0x2000010c
 80005e4:	20000050 	.word	0x20000050
 80005e8:	2000005c 	.word	0x2000005c
 80005ec:	20000054 	.word	0x20000054
 80005f0:	20000060 	.word	0x20000060
 80005f4:	20000058 	.word	0x20000058
 80005f8:	20000064 	.word	0x20000064
 80005fc:	08005a1c 	.word	0x08005a1c
 8000600:	08005a30 	.word	0x08005a30
 8000604:	08005a44 	.word	0x08005a44
 8000608:	08005a58 	.word	0x08005a58
 800060c:	08005a6c 	.word	0x08005a6c
 8000610:	08005a80 	.word	0x08005a80
 8000614:	08005a94 	.word	0x08005a94

08000618 <fsm_manual_run>:
int blink_flag = 0;

// Biến lưu giá trị tạm thời khi điều chỉnh
static int temp_val = 0;

void fsm_manual_run() {
 8000618:	b580      	push	{r7, lr}
 800061a:	b086      	sub	sp, #24
 800061c:	af00      	add	r7, sp, #0
    char buffer[20];

    // --- XỬ LÝ CHUYỂN CHẾ ĐỘ & NẠP GIÁ TRỊ TẠM ---
    if (isButton1Pressed()) {
 800061e:	f7ff fd95 	bl	800014c <isButton1Pressed>
 8000622:	4603      	mov	r3, r0
 8000624:	2b00      	cmp	r3, #0
 8000626:	d047      	beq.n	80006b8 <fsm_manual_run+0xa0>
        switch (status) {
 8000628:	4b9e      	ldr	r3, [pc, #632]	; (80008a4 <fsm_manual_run+0x28c>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	2b0d      	cmp	r3, #13
 800062e:	d83b      	bhi.n	80006a8 <fsm_manual_run+0x90>
 8000630:	a201      	add	r2, pc, #4	; (adr r2, 8000638 <fsm_manual_run+0x20>)
 8000632:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000636:	bf00      	nop
 8000638:	08000671 	.word	0x08000671
 800063c:	08000671 	.word	0x08000671
 8000640:	08000671 	.word	0x08000671
 8000644:	08000671 	.word	0x08000671
 8000648:	08000671 	.word	0x08000671
 800064c:	080006a9 	.word	0x080006a9
 8000650:	080006a9 	.word	0x080006a9
 8000654:	080006a9 	.word	0x080006a9
 8000658:	080006a9 	.word	0x080006a9
 800065c:	080006a9 	.word	0x080006a9
 8000660:	080006a9 	.word	0x080006a9
 8000664:	08000681 	.word	0x08000681
 8000668:	08000691 	.word	0x08000691
 800066c:	080006a1 	.word	0x080006a1
            case RED_GREEN:
            case RED_YELLOW:
            case GREEN_RED:
            case YELLOW_RED:
            case INIT:
                status = MAN_RED_CONFIG;
 8000670:	4b8c      	ldr	r3, [pc, #560]	; (80008a4 <fsm_manual_run+0x28c>)
 8000672:	220b      	movs	r2, #11
 8000674:	601a      	str	r2, [r3, #0]
                temp_val = time_red; // Nạp thời gian Đỏ hiện tại vào biến tạm
 8000676:	4b8c      	ldr	r3, [pc, #560]	; (80008a8 <fsm_manual_run+0x290>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	4a8c      	ldr	r2, [pc, #560]	; (80008ac <fsm_manual_run+0x294>)
 800067c:	6013      	str	r3, [r2, #0]
                break;
 800067e:	e01c      	b.n	80006ba <fsm_manual_run+0xa2>

            case MAN_RED_CONFIG:
                status = MAN_YELLOW_CONFIG;
 8000680:	4b88      	ldr	r3, [pc, #544]	; (80008a4 <fsm_manual_run+0x28c>)
 8000682:	220c      	movs	r2, #12
 8000684:	601a      	str	r2, [r3, #0]
                temp_val = time_yellow; // Nạp thời gian Vàng hiện tại
 8000686:	4b8a      	ldr	r3, [pc, #552]	; (80008b0 <fsm_manual_run+0x298>)
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	4a88      	ldr	r2, [pc, #544]	; (80008ac <fsm_manual_run+0x294>)
 800068c:	6013      	str	r3, [r2, #0]
                break;
 800068e:	e014      	b.n	80006ba <fsm_manual_run+0xa2>

            case MAN_YELLOW_CONFIG:
                status = MAN_GREEN_CONFIG;
 8000690:	4b84      	ldr	r3, [pc, #528]	; (80008a4 <fsm_manual_run+0x28c>)
 8000692:	220d      	movs	r2, #13
 8000694:	601a      	str	r2, [r3, #0]
                temp_val = time_green; // Nạp thời gian Xanh hiện tại
 8000696:	4b87      	ldr	r3, [pc, #540]	; (80008b4 <fsm_manual_run+0x29c>)
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	4a84      	ldr	r2, [pc, #528]	; (80008ac <fsm_manual_run+0x294>)
 800069c:	6013      	str	r3, [r2, #0]
                break;
 800069e:	e00c      	b.n	80006ba <fsm_manual_run+0xa2>

            case MAN_GREEN_CONFIG:
                status = INIT; // Reset về Auto
 80006a0:	4b80      	ldr	r3, [pc, #512]	; (80008a4 <fsm_manual_run+0x28c>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	601a      	str	r2, [r3, #0]
                break;
 80006a6:	e008      	b.n	80006ba <fsm_manual_run+0xa2>

            default:
                status = MAN_RED_CONFIG;
 80006a8:	4b7e      	ldr	r3, [pc, #504]	; (80008a4 <fsm_manual_run+0x28c>)
 80006aa:	220b      	movs	r2, #11
 80006ac:	601a      	str	r2, [r3, #0]
                temp_val = time_red;
 80006ae:	4b7e      	ldr	r3, [pc, #504]	; (80008a8 <fsm_manual_run+0x290>)
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	4a7e      	ldr	r2, [pc, #504]	; (80008ac <fsm_manual_run+0x294>)
 80006b4:	6013      	str	r3, [r2, #0]
                break;
 80006b6:	e000      	b.n	80006ba <fsm_manual_run+0xa2>
        }
    }
 80006b8:	bf00      	nop

    // --- LOGIC CÁC TRẠNG THÁI ---
    switch (status) {
 80006ba:	4b7a      	ldr	r3, [pc, #488]	; (80008a4 <fsm_manual_run+0x28c>)
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	2b0d      	cmp	r3, #13
 80006c0:	f000 80e4 	beq.w	800088c <fsm_manual_run+0x274>
 80006c4:	2b0d      	cmp	r3, #13
 80006c6:	f300 815e 	bgt.w	8000986 <fsm_manual_run+0x36e>
 80006ca:	2b0b      	cmp	r3, #11
 80006cc:	d002      	beq.n	80006d4 <fsm_manual_run+0xbc>
 80006ce:	2b0c      	cmp	r3, #12
 80006d0:	d073      	beq.n	80007ba <fsm_manual_run+0x1a2>
                lcd_send_string("    CONFIRMED   ");
            }
            break;

        default:
            break;
 80006d2:	e158      	b.n	8000986 <fsm_manual_run+0x36e>
            if (blink_flag == 0) {
 80006d4:	4b78      	ldr	r3, [pc, #480]	; (80008b8 <fsm_manual_run+0x2a0>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d106      	bne.n	80006ea <fsm_manual_run+0xd2>
                lightTraffic1(RED); lightTraffic2(RED);
 80006dc:	2001      	movs	r0, #1
 80006de:	f000 fa45 	bl	8000b6c <lightTraffic1>
 80006e2:	2001      	movs	r0, #1
 80006e4:	f000 fa84 	bl	8000bf0 <lightTraffic2>
 80006e8:	e005      	b.n	80006f6 <fsm_manual_run+0xde>
                lightTraffic1(OFF); lightTraffic2(OFF);
 80006ea:	2000      	movs	r0, #0
 80006ec:	f000 fa3e 	bl	8000b6c <lightTraffic1>
 80006f0:	2000      	movs	r0, #0
 80006f2:	f000 fa7d 	bl	8000bf0 <lightTraffic2>
            lcd_goto_XY(1, 0); lcd_send_string("Mode: Modify RED");
 80006f6:	2100      	movs	r1, #0
 80006f8:	2001      	movs	r0, #1
 80006fa:	f000 fa15 	bl	8000b28 <lcd_goto_XY>
 80006fe:	486f      	ldr	r0, [pc, #444]	; (80008bc <fsm_manual_run+0x2a4>)
 8000700:	f000 f9f6 	bl	8000af0 <lcd_send_string>
            lcd_goto_XY(2, 0); sprintf(buffer, "Value: %02d      ", temp_val);
 8000704:	2100      	movs	r1, #0
 8000706:	2002      	movs	r0, #2
 8000708:	f000 fa0e 	bl	8000b28 <lcd_goto_XY>
 800070c:	4b67      	ldr	r3, [pc, #412]	; (80008ac <fsm_manual_run+0x294>)
 800070e:	681a      	ldr	r2, [r3, #0]
 8000710:	1d3b      	adds	r3, r7, #4
 8000712:	496b      	ldr	r1, [pc, #428]	; (80008c0 <fsm_manual_run+0x2a8>)
 8000714:	4618      	mov	r0, r3
 8000716:	f004 fd3b 	bl	8005190 <siprintf>
            lcd_send_string(buffer);
 800071a:	1d3b      	adds	r3, r7, #4
 800071c:	4618      	mov	r0, r3
 800071e:	f000 f9e7 	bl	8000af0 <lcd_send_string>
            if (isButton2Pressed()) {
 8000722:	f7ff fd25 	bl	8000170 <isButton2Pressed>
 8000726:	4603      	mov	r3, r0
 8000728:	2b00      	cmp	r3, #0
 800072a:	d00b      	beq.n	8000744 <fsm_manual_run+0x12c>
                temp_val++;
 800072c:	4b5f      	ldr	r3, [pc, #380]	; (80008ac <fsm_manual_run+0x294>)
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	3301      	adds	r3, #1
 8000732:	4a5e      	ldr	r2, [pc, #376]	; (80008ac <fsm_manual_run+0x294>)
 8000734:	6013      	str	r3, [r2, #0]
                if (temp_val > 99) temp_val = 1;
 8000736:	4b5d      	ldr	r3, [pc, #372]	; (80008ac <fsm_manual_run+0x294>)
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	2b63      	cmp	r3, #99	; 0x63
 800073c:	dd02      	ble.n	8000744 <fsm_manual_run+0x12c>
 800073e:	4b5b      	ldr	r3, [pc, #364]	; (80008ac <fsm_manual_run+0x294>)
 8000740:	2201      	movs	r2, #1
 8000742:	601a      	str	r2, [r3, #0]
            if (isButton4Pressed()) {
 8000744:	f7ff fd38 	bl	80001b8 <isButton4Pressed>
 8000748:	4603      	mov	r3, r0
 800074a:	2b00      	cmp	r3, #0
 800074c:	d00b      	beq.n	8000766 <fsm_manual_run+0x14e>
                temp_val--;
 800074e:	4b57      	ldr	r3, [pc, #348]	; (80008ac <fsm_manual_run+0x294>)
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	3b01      	subs	r3, #1
 8000754:	4a55      	ldr	r2, [pc, #340]	; (80008ac <fsm_manual_run+0x294>)
 8000756:	6013      	str	r3, [r2, #0]
                if (temp_val > 99) temp_val = 1;
 8000758:	4b54      	ldr	r3, [pc, #336]	; (80008ac <fsm_manual_run+0x294>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	2b63      	cmp	r3, #99	; 0x63
 800075e:	dd02      	ble.n	8000766 <fsm_manual_run+0x14e>
 8000760:	4b52      	ldr	r3, [pc, #328]	; (80008ac <fsm_manual_run+0x294>)
 8000762:	2201      	movs	r2, #1
 8000764:	601a      	str	r2, [r3, #0]
            if (isButton3Pressed()) {
 8000766:	f7ff fd15 	bl	8000194 <isButton3Pressed>
 800076a:	4603      	mov	r3, r0
 800076c:	2b00      	cmp	r3, #0
 800076e:	f000 810c 	beq.w	800098a <fsm_manual_run+0x372>
                time_red = temp_val; // Gán chính thức
 8000772:	4b4e      	ldr	r3, [pc, #312]	; (80008ac <fsm_manual_run+0x294>)
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	4a4c      	ldr	r2, [pc, #304]	; (80008a8 <fsm_manual_run+0x290>)
 8000778:	6013      	str	r3, [r2, #0]
                if (time_red > time_yellow) {
 800077a:	4b4b      	ldr	r3, [pc, #300]	; (80008a8 <fsm_manual_run+0x290>)
 800077c:	681a      	ldr	r2, [r3, #0]
 800077e:	4b4c      	ldr	r3, [pc, #304]	; (80008b0 <fsm_manual_run+0x298>)
 8000780:	681b      	ldr	r3, [r3, #0]
 8000782:	429a      	cmp	r2, r3
 8000784:	dd07      	ble.n	8000796 <fsm_manual_run+0x17e>
                    time_green = time_red - time_yellow;
 8000786:	4b48      	ldr	r3, [pc, #288]	; (80008a8 <fsm_manual_run+0x290>)
 8000788:	681a      	ldr	r2, [r3, #0]
 800078a:	4b49      	ldr	r3, [pc, #292]	; (80008b0 <fsm_manual_run+0x298>)
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	1ad3      	subs	r3, r2, r3
 8000790:	4a48      	ldr	r2, [pc, #288]	; (80008b4 <fsm_manual_run+0x29c>)
 8000792:	6013      	str	r3, [r2, #0]
 8000794:	e009      	b.n	80007aa <fsm_manual_run+0x192>
                    time_yellow = 1;
 8000796:	4b46      	ldr	r3, [pc, #280]	; (80008b0 <fsm_manual_run+0x298>)
 8000798:	2201      	movs	r2, #1
 800079a:	601a      	str	r2, [r3, #0]
                    time_green = time_red - time_yellow;
 800079c:	4b42      	ldr	r3, [pc, #264]	; (80008a8 <fsm_manual_run+0x290>)
 800079e:	681a      	ldr	r2, [r3, #0]
 80007a0:	4b43      	ldr	r3, [pc, #268]	; (80008b0 <fsm_manual_run+0x298>)
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	1ad3      	subs	r3, r2, r3
 80007a6:	4a43      	ldr	r2, [pc, #268]	; (80008b4 <fsm_manual_run+0x29c>)
 80007a8:	6013      	str	r3, [r2, #0]
                lcd_goto_XY(1, 0);
 80007aa:	2100      	movs	r1, #0
 80007ac:	2001      	movs	r0, #1
 80007ae:	f000 f9bb 	bl	8000b28 <lcd_goto_XY>
                lcd_send_string("    CONFIRMED   ");
 80007b2:	4844      	ldr	r0, [pc, #272]	; (80008c4 <fsm_manual_run+0x2ac>)
 80007b4:	f000 f99c 	bl	8000af0 <lcd_send_string>
            break;
 80007b8:	e0e7      	b.n	800098a <fsm_manual_run+0x372>
            if (blink_flag == 0) {
 80007ba:	4b3f      	ldr	r3, [pc, #252]	; (80008b8 <fsm_manual_run+0x2a0>)
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d106      	bne.n	80007d0 <fsm_manual_run+0x1b8>
                lightTraffic1(YELLOW); lightTraffic2(YELLOW);
 80007c2:	2002      	movs	r0, #2
 80007c4:	f000 f9d2 	bl	8000b6c <lightTraffic1>
 80007c8:	2002      	movs	r0, #2
 80007ca:	f000 fa11 	bl	8000bf0 <lightTraffic2>
 80007ce:	e005      	b.n	80007dc <fsm_manual_run+0x1c4>
                lightTraffic1(OFF); lightTraffic2(OFF);
 80007d0:	2000      	movs	r0, #0
 80007d2:	f000 f9cb 	bl	8000b6c <lightTraffic1>
 80007d6:	2000      	movs	r0, #0
 80007d8:	f000 fa0a 	bl	8000bf0 <lightTraffic2>
            lcd_goto_XY(1, 0); lcd_send_string("Mode: Modify YEL");
 80007dc:	2100      	movs	r1, #0
 80007de:	2001      	movs	r0, #1
 80007e0:	f000 f9a2 	bl	8000b28 <lcd_goto_XY>
 80007e4:	4838      	ldr	r0, [pc, #224]	; (80008c8 <fsm_manual_run+0x2b0>)
 80007e6:	f000 f983 	bl	8000af0 <lcd_send_string>
            lcd_goto_XY(2, 0); sprintf(buffer, "Value: %02d      ", temp_val);
 80007ea:	2100      	movs	r1, #0
 80007ec:	2002      	movs	r0, #2
 80007ee:	f000 f99b 	bl	8000b28 <lcd_goto_XY>
 80007f2:	4b2e      	ldr	r3, [pc, #184]	; (80008ac <fsm_manual_run+0x294>)
 80007f4:	681a      	ldr	r2, [r3, #0]
 80007f6:	1d3b      	adds	r3, r7, #4
 80007f8:	4931      	ldr	r1, [pc, #196]	; (80008c0 <fsm_manual_run+0x2a8>)
 80007fa:	4618      	mov	r0, r3
 80007fc:	f004 fcc8 	bl	8005190 <siprintf>
            lcd_send_string(buffer);
 8000800:	1d3b      	adds	r3, r7, #4
 8000802:	4618      	mov	r0, r3
 8000804:	f000 f974 	bl	8000af0 <lcd_send_string>
            if (isButton2Pressed()) {
 8000808:	f7ff fcb2 	bl	8000170 <isButton2Pressed>
 800080c:	4603      	mov	r3, r0
 800080e:	2b00      	cmp	r3, #0
 8000810:	d00b      	beq.n	800082a <fsm_manual_run+0x212>
                temp_val++;
 8000812:	4b26      	ldr	r3, [pc, #152]	; (80008ac <fsm_manual_run+0x294>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	3301      	adds	r3, #1
 8000818:	4a24      	ldr	r2, [pc, #144]	; (80008ac <fsm_manual_run+0x294>)
 800081a:	6013      	str	r3, [r2, #0]
                if (temp_val > 99) temp_val = 1;
 800081c:	4b23      	ldr	r3, [pc, #140]	; (80008ac <fsm_manual_run+0x294>)
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	2b63      	cmp	r3, #99	; 0x63
 8000822:	dd02      	ble.n	800082a <fsm_manual_run+0x212>
 8000824:	4b21      	ldr	r3, [pc, #132]	; (80008ac <fsm_manual_run+0x294>)
 8000826:	2201      	movs	r2, #1
 8000828:	601a      	str	r2, [r3, #0]
            if (isButton4Pressed()) {
 800082a:	f7ff fcc5 	bl	80001b8 <isButton4Pressed>
 800082e:	4603      	mov	r3, r0
 8000830:	2b00      	cmp	r3, #0
 8000832:	d00b      	beq.n	800084c <fsm_manual_run+0x234>
                temp_val--;
 8000834:	4b1d      	ldr	r3, [pc, #116]	; (80008ac <fsm_manual_run+0x294>)
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	3b01      	subs	r3, #1
 800083a:	4a1c      	ldr	r2, [pc, #112]	; (80008ac <fsm_manual_run+0x294>)
 800083c:	6013      	str	r3, [r2, #0]
                if (temp_val > 99) temp_val = 1;
 800083e:	4b1b      	ldr	r3, [pc, #108]	; (80008ac <fsm_manual_run+0x294>)
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	2b63      	cmp	r3, #99	; 0x63
 8000844:	dd02      	ble.n	800084c <fsm_manual_run+0x234>
 8000846:	4b19      	ldr	r3, [pc, #100]	; (80008ac <fsm_manual_run+0x294>)
 8000848:	2201      	movs	r2, #1
 800084a:	601a      	str	r2, [r3, #0]
            if (isButton3Pressed()) {
 800084c:	f7ff fca2 	bl	8000194 <isButton3Pressed>
 8000850:	4603      	mov	r3, r0
 8000852:	2b00      	cmp	r3, #0
 8000854:	f000 809b 	beq.w	800098e <fsm_manual_run+0x376>
                time_yellow = temp_val; // Gán chính thức
 8000858:	4b14      	ldr	r3, [pc, #80]	; (80008ac <fsm_manual_run+0x294>)
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	4a14      	ldr	r2, [pc, #80]	; (80008b0 <fsm_manual_run+0x298>)
 800085e:	6013      	str	r3, [r2, #0]
                time_red = time_green + time_yellow;
 8000860:	4b14      	ldr	r3, [pc, #80]	; (80008b4 <fsm_manual_run+0x29c>)
 8000862:	681a      	ldr	r2, [r3, #0]
 8000864:	4b12      	ldr	r3, [pc, #72]	; (80008b0 <fsm_manual_run+0x298>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	4413      	add	r3, r2
 800086a:	4a0f      	ldr	r2, [pc, #60]	; (80008a8 <fsm_manual_run+0x290>)
 800086c:	6013      	str	r3, [r2, #0]
                if(time_red > 99) time_red = 99;
 800086e:	4b0e      	ldr	r3, [pc, #56]	; (80008a8 <fsm_manual_run+0x290>)
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	2b63      	cmp	r3, #99	; 0x63
 8000874:	dd02      	ble.n	800087c <fsm_manual_run+0x264>
 8000876:	4b0c      	ldr	r3, [pc, #48]	; (80008a8 <fsm_manual_run+0x290>)
 8000878:	2263      	movs	r2, #99	; 0x63
 800087a:	601a      	str	r2, [r3, #0]
                lcd_goto_XY(1, 0);
 800087c:	2100      	movs	r1, #0
 800087e:	2001      	movs	r0, #1
 8000880:	f000 f952 	bl	8000b28 <lcd_goto_XY>
                lcd_send_string("    CONFIRMED   ");
 8000884:	480f      	ldr	r0, [pc, #60]	; (80008c4 <fsm_manual_run+0x2ac>)
 8000886:	f000 f933 	bl	8000af0 <lcd_send_string>
            break;
 800088a:	e080      	b.n	800098e <fsm_manual_run+0x376>
            if (blink_flag == 0) {
 800088c:	4b0a      	ldr	r3, [pc, #40]	; (80008b8 <fsm_manual_run+0x2a0>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	2b00      	cmp	r3, #0
 8000892:	d11b      	bne.n	80008cc <fsm_manual_run+0x2b4>
                lightTraffic1(GREEN); lightTraffic2(GREEN);
 8000894:	2003      	movs	r0, #3
 8000896:	f000 f969 	bl	8000b6c <lightTraffic1>
 800089a:	2003      	movs	r0, #3
 800089c:	f000 f9a8 	bl	8000bf0 <lightTraffic2>
 80008a0:	e01a      	b.n	80008d8 <fsm_manual_run+0x2c0>
 80008a2:	bf00      	nop
 80008a4:	2000010c 	.word	0x2000010c
 80008a8:	20000050 	.word	0x20000050
 80008ac:	20000108 	.word	0x20000108
 80008b0:	20000058 	.word	0x20000058
 80008b4:	20000054 	.word	0x20000054
 80008b8:	20000104 	.word	0x20000104
 80008bc:	08005aa8 	.word	0x08005aa8
 80008c0:	08005abc 	.word	0x08005abc
 80008c4:	08005ad0 	.word	0x08005ad0
 80008c8:	08005ae4 	.word	0x08005ae4
                lightTraffic1(OFF); lightTraffic2(OFF);
 80008cc:	2000      	movs	r0, #0
 80008ce:	f000 f94d 	bl	8000b6c <lightTraffic1>
 80008d2:	2000      	movs	r0, #0
 80008d4:	f000 f98c 	bl	8000bf0 <lightTraffic2>
            lcd_goto_XY(1, 0); lcd_send_string("Mode: Modify GRN");
 80008d8:	2100      	movs	r1, #0
 80008da:	2001      	movs	r0, #1
 80008dc:	f000 f924 	bl	8000b28 <lcd_goto_XY>
 80008e0:	482e      	ldr	r0, [pc, #184]	; (800099c <fsm_manual_run+0x384>)
 80008e2:	f000 f905 	bl	8000af0 <lcd_send_string>
            lcd_goto_XY(2, 0); sprintf(buffer, "Value: %02d      ", temp_val);
 80008e6:	2100      	movs	r1, #0
 80008e8:	2002      	movs	r0, #2
 80008ea:	f000 f91d 	bl	8000b28 <lcd_goto_XY>
 80008ee:	4b2c      	ldr	r3, [pc, #176]	; (80009a0 <fsm_manual_run+0x388>)
 80008f0:	681a      	ldr	r2, [r3, #0]
 80008f2:	1d3b      	adds	r3, r7, #4
 80008f4:	492b      	ldr	r1, [pc, #172]	; (80009a4 <fsm_manual_run+0x38c>)
 80008f6:	4618      	mov	r0, r3
 80008f8:	f004 fc4a 	bl	8005190 <siprintf>
            lcd_send_string(buffer);
 80008fc:	1d3b      	adds	r3, r7, #4
 80008fe:	4618      	mov	r0, r3
 8000900:	f000 f8f6 	bl	8000af0 <lcd_send_string>
            if (isButton2Pressed()) {
 8000904:	f7ff fc34 	bl	8000170 <isButton2Pressed>
 8000908:	4603      	mov	r3, r0
 800090a:	2b00      	cmp	r3, #0
 800090c:	d00b      	beq.n	8000926 <fsm_manual_run+0x30e>
                temp_val++;
 800090e:	4b24      	ldr	r3, [pc, #144]	; (80009a0 <fsm_manual_run+0x388>)
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	3301      	adds	r3, #1
 8000914:	4a22      	ldr	r2, [pc, #136]	; (80009a0 <fsm_manual_run+0x388>)
 8000916:	6013      	str	r3, [r2, #0]
                if (temp_val > 99) temp_val = 1;
 8000918:	4b21      	ldr	r3, [pc, #132]	; (80009a0 <fsm_manual_run+0x388>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	2b63      	cmp	r3, #99	; 0x63
 800091e:	dd02      	ble.n	8000926 <fsm_manual_run+0x30e>
 8000920:	4b1f      	ldr	r3, [pc, #124]	; (80009a0 <fsm_manual_run+0x388>)
 8000922:	2201      	movs	r2, #1
 8000924:	601a      	str	r2, [r3, #0]
            if (isButton4Pressed()) {
 8000926:	f7ff fc47 	bl	80001b8 <isButton4Pressed>
 800092a:	4603      	mov	r3, r0
 800092c:	2b00      	cmp	r3, #0
 800092e:	d00b      	beq.n	8000948 <fsm_manual_run+0x330>
                temp_val--;
 8000930:	4b1b      	ldr	r3, [pc, #108]	; (80009a0 <fsm_manual_run+0x388>)
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	3b01      	subs	r3, #1
 8000936:	4a1a      	ldr	r2, [pc, #104]	; (80009a0 <fsm_manual_run+0x388>)
 8000938:	6013      	str	r3, [r2, #0]
                if (temp_val > 99) temp_val = 1;
 800093a:	4b19      	ldr	r3, [pc, #100]	; (80009a0 <fsm_manual_run+0x388>)
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	2b63      	cmp	r3, #99	; 0x63
 8000940:	dd02      	ble.n	8000948 <fsm_manual_run+0x330>
 8000942:	4b17      	ldr	r3, [pc, #92]	; (80009a0 <fsm_manual_run+0x388>)
 8000944:	2201      	movs	r2, #1
 8000946:	601a      	str	r2, [r3, #0]
            if (isButton3Pressed()) {
 8000948:	f7ff fc24 	bl	8000194 <isButton3Pressed>
 800094c:	4603      	mov	r3, r0
 800094e:	2b00      	cmp	r3, #0
 8000950:	d01f      	beq.n	8000992 <fsm_manual_run+0x37a>
                time_green = temp_val; // Gán chính thức
 8000952:	4b13      	ldr	r3, [pc, #76]	; (80009a0 <fsm_manual_run+0x388>)
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	4a14      	ldr	r2, [pc, #80]	; (80009a8 <fsm_manual_run+0x390>)
 8000958:	6013      	str	r3, [r2, #0]
                time_red = time_green + time_yellow;
 800095a:	4b13      	ldr	r3, [pc, #76]	; (80009a8 <fsm_manual_run+0x390>)
 800095c:	681a      	ldr	r2, [r3, #0]
 800095e:	4b13      	ldr	r3, [pc, #76]	; (80009ac <fsm_manual_run+0x394>)
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	4413      	add	r3, r2
 8000964:	4a12      	ldr	r2, [pc, #72]	; (80009b0 <fsm_manual_run+0x398>)
 8000966:	6013      	str	r3, [r2, #0]
                if(time_red > 99) time_red = 99;
 8000968:	4b11      	ldr	r3, [pc, #68]	; (80009b0 <fsm_manual_run+0x398>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	2b63      	cmp	r3, #99	; 0x63
 800096e:	dd02      	ble.n	8000976 <fsm_manual_run+0x35e>
 8000970:	4b0f      	ldr	r3, [pc, #60]	; (80009b0 <fsm_manual_run+0x398>)
 8000972:	2263      	movs	r2, #99	; 0x63
 8000974:	601a      	str	r2, [r3, #0]
                lcd_goto_XY(1, 0);
 8000976:	2100      	movs	r1, #0
 8000978:	2001      	movs	r0, #1
 800097a:	f000 f8d5 	bl	8000b28 <lcd_goto_XY>
                lcd_send_string("    CONFIRMED   ");
 800097e:	480d      	ldr	r0, [pc, #52]	; (80009b4 <fsm_manual_run+0x39c>)
 8000980:	f000 f8b6 	bl	8000af0 <lcd_send_string>
            break;
 8000984:	e005      	b.n	8000992 <fsm_manual_run+0x37a>
            break;
 8000986:	bf00      	nop
 8000988:	e004      	b.n	8000994 <fsm_manual_run+0x37c>
            break;
 800098a:	bf00      	nop
 800098c:	e002      	b.n	8000994 <fsm_manual_run+0x37c>
            break;
 800098e:	bf00      	nop
 8000990:	e000      	b.n	8000994 <fsm_manual_run+0x37c>
            break;
 8000992:	bf00      	nop
    }
}
 8000994:	bf00      	nop
 8000996:	3718      	adds	r7, #24
 8000998:	46bd      	mov	sp, r7
 800099a:	bd80      	pop	{r7, pc}
 800099c:	08005af8 	.word	0x08005af8
 80009a0:	20000108 	.word	0x20000108
 80009a4:	08005abc 	.word	0x08005abc
 80009a8:	20000054 	.word	0x20000054
 80009ac:	20000058 	.word	0x20000058
 80009b0:	20000050 	.word	0x20000050
 80009b4:	08005ad0 	.word	0x08005ad0

080009b8 <toggle_blink>:

void toggle_blink() {
 80009b8:	b480      	push	{r7}
 80009ba:	af00      	add	r7, sp, #0
    blink_flag = 1 - blink_flag;
 80009bc:	4b04      	ldr	r3, [pc, #16]	; (80009d0 <toggle_blink+0x18>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	f1c3 0301 	rsb	r3, r3, #1
 80009c4:	4a02      	ldr	r2, [pc, #8]	; (80009d0 <toggle_blink+0x18>)
 80009c6:	6013      	str	r3, [r2, #0]
}
 80009c8:	bf00      	nop
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bc80      	pop	{r7}
 80009ce:	4770      	bx	lr
 80009d0:	20000104 	.word	0x20000104

080009d4 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD (0x27 << 1) // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b086      	sub	sp, #24
 80009d8:	af02      	add	r7, sp, #8
 80009da:	4603      	mov	r3, r0
 80009dc:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 80009de:	79fb      	ldrb	r3, [r7, #7]
 80009e0:	f023 030f 	bic.w	r3, r3, #15
 80009e4:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 80009e6:	79fb      	ldrb	r3, [r7, #7]
 80009e8:	011b      	lsls	r3, r3, #4
 80009ea:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 80009ec:	7bfb      	ldrb	r3, [r7, #15]
 80009ee:	f043 030c 	orr.w	r3, r3, #12
 80009f2:	b2db      	uxtb	r3, r3
 80009f4:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 80009f6:	7bfb      	ldrb	r3, [r7, #15]
 80009f8:	f043 0308 	orr.w	r3, r3, #8
 80009fc:	b2db      	uxtb	r3, r3
 80009fe:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8000a00:	7bbb      	ldrb	r3, [r7, #14]
 8000a02:	f043 030c 	orr.w	r3, r3, #12
 8000a06:	b2db      	uxtb	r3, r3
 8000a08:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8000a0a:	7bbb      	ldrb	r3, [r7, #14]
 8000a0c:	f043 0308 	orr.w	r3, r3, #8
 8000a10:	b2db      	uxtb	r3, r3
 8000a12:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000a14:	f107 0208 	add.w	r2, r7, #8
 8000a18:	2364      	movs	r3, #100	; 0x64
 8000a1a:	9300      	str	r3, [sp, #0]
 8000a1c:	2304      	movs	r3, #4
 8000a1e:	214e      	movs	r1, #78	; 0x4e
 8000a20:	4803      	ldr	r0, [pc, #12]	; (8000a30 <lcd_send_cmd+0x5c>)
 8000a22:	f001 fb45 	bl	80020b0 <HAL_I2C_Master_Transmit>
}
 8000a26:	bf00      	nop
 8000a28:	3710      	adds	r7, #16
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}
 8000a2e:	bf00      	nop
 8000a30:	20000120 	.word	0x20000120

08000a34 <lcd_send_data>:

void lcd_send_data (char data)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b086      	sub	sp, #24
 8000a38:	af02      	add	r7, sp, #8
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8000a3e:	79fb      	ldrb	r3, [r7, #7]
 8000a40:	f023 030f 	bic.w	r3, r3, #15
 8000a44:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8000a46:	79fb      	ldrb	r3, [r7, #7]
 8000a48:	011b      	lsls	r3, r3, #4
 8000a4a:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8000a4c:	7bfb      	ldrb	r3, [r7, #15]
 8000a4e:	f043 030d 	orr.w	r3, r3, #13
 8000a52:	b2db      	uxtb	r3, r3
 8000a54:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 8000a56:	7bfb      	ldrb	r3, [r7, #15]
 8000a58:	f043 0309 	orr.w	r3, r3, #9
 8000a5c:	b2db      	uxtb	r3, r3
 8000a5e:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8000a60:	7bbb      	ldrb	r3, [r7, #14]
 8000a62:	f043 030d 	orr.w	r3, r3, #13
 8000a66:	b2db      	uxtb	r3, r3
 8000a68:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 8000a6a:	7bbb      	ldrb	r3, [r7, #14]
 8000a6c:	f043 0309 	orr.w	r3, r3, #9
 8000a70:	b2db      	uxtb	r3, r3
 8000a72:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000a74:	f107 0208 	add.w	r2, r7, #8
 8000a78:	2364      	movs	r3, #100	; 0x64
 8000a7a:	9300      	str	r3, [sp, #0]
 8000a7c:	2304      	movs	r3, #4
 8000a7e:	214e      	movs	r1, #78	; 0x4e
 8000a80:	4803      	ldr	r0, [pc, #12]	; (8000a90 <lcd_send_data+0x5c>)
 8000a82:	f001 fb15 	bl	80020b0 <HAL_I2C_Master_Transmit>
}
 8000a86:	bf00      	nop
 8000a88:	3710      	adds	r7, #16
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bd80      	pop	{r7, pc}
 8000a8e:	bf00      	nop
 8000a90:	20000120 	.word	0x20000120

08000a94 <lcd_init>:

void lcd_init (void) {
 8000a94:	b580      	push	{r7, lr}
 8000a96:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x33); /* set 4-bits interface */
 8000a98:	2033      	movs	r0, #51	; 0x33
 8000a9a:	f7ff ff9b 	bl	80009d4 <lcd_send_cmd>
	lcd_send_cmd (0x32);
 8000a9e:	2032      	movs	r0, #50	; 0x32
 8000aa0:	f7ff ff98 	bl	80009d4 <lcd_send_cmd>
	HAL_Delay(50);
 8000aa4:	2032      	movs	r0, #50	; 0x32
 8000aa6:	f000 fe3f 	bl	8001728 <HAL_Delay>
	lcd_send_cmd (0x28); /* start to set LCD function */
 8000aaa:	2028      	movs	r0, #40	; 0x28
 8000aac:	f7ff ff92 	bl	80009d4 <lcd_send_cmd>
	HAL_Delay(50);
 8000ab0:	2032      	movs	r0, #50	; 0x32
 8000ab2:	f000 fe39 	bl	8001728 <HAL_Delay>
	lcd_send_cmd (0x01); /* clear display */
 8000ab6:	2001      	movs	r0, #1
 8000ab8:	f7ff ff8c 	bl	80009d4 <lcd_send_cmd>
	HAL_Delay(50);
 8000abc:	2032      	movs	r0, #50	; 0x32
 8000abe:	f000 fe33 	bl	8001728 <HAL_Delay>
	lcd_send_cmd (0x06); /* set entry mode */
 8000ac2:	2006      	movs	r0, #6
 8000ac4:	f7ff ff86 	bl	80009d4 <lcd_send_cmd>
	HAL_Delay(50);
 8000ac8:	2032      	movs	r0, #50	; 0x32
 8000aca:	f000 fe2d 	bl	8001728 <HAL_Delay>
	lcd_send_cmd (0x0c); /* set display to on */
 8000ace:	200c      	movs	r0, #12
 8000ad0:	f7ff ff80 	bl	80009d4 <lcd_send_cmd>
	HAL_Delay(50);
 8000ad4:	2032      	movs	r0, #50	; 0x32
 8000ad6:	f000 fe27 	bl	8001728 <HAL_Delay>
	lcd_send_cmd (0x02); /* move cursor to home and set data address to 0 */
 8000ada:	2002      	movs	r0, #2
 8000adc:	f7ff ff7a 	bl	80009d4 <lcd_send_cmd>
	HAL_Delay(50);
 8000ae0:	2032      	movs	r0, #50	; 0x32
 8000ae2:	f000 fe21 	bl	8001728 <HAL_Delay>
	lcd_send_cmd (0x80);
 8000ae6:	2080      	movs	r0, #128	; 0x80
 8000ae8:	f7ff ff74 	bl	80009d4 <lcd_send_cmd>
}
 8000aec:	bf00      	nop
 8000aee:	bd80      	pop	{r7, pc}

08000af0 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b082      	sub	sp, #8
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8000af8:	e006      	b.n	8000b08 <lcd_send_string+0x18>
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	1c5a      	adds	r2, r3, #1
 8000afe:	607a      	str	r2, [r7, #4]
 8000b00:	781b      	ldrb	r3, [r3, #0]
 8000b02:	4618      	mov	r0, r3
 8000b04:	f7ff ff96 	bl	8000a34 <lcd_send_data>
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	781b      	ldrb	r3, [r3, #0]
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d1f4      	bne.n	8000afa <lcd_send_string+0xa>
}
 8000b10:	bf00      	nop
 8000b12:	bf00      	nop
 8000b14:	3708      	adds	r7, #8
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}

08000b1a <lcd_clear_display>:

void lcd_clear_display (void)
{
 8000b1a:	b580      	push	{r7, lr}
 8000b1c:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x01); //clear display
 8000b1e:	2001      	movs	r0, #1
 8000b20:	f7ff ff58 	bl	80009d4 <lcd_send_cmd>
}
 8000b24:	bf00      	nop
 8000b26:	bd80      	pop	{r7, pc}

08000b28 <lcd_goto_XY>:

void lcd_goto_XY (int row, int col)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b084      	sub	sp, #16
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
 8000b30:	6039      	str	r1, [r7, #0]
	uint8_t pos_Addr;
	if(row == 1)
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	2b01      	cmp	r3, #1
 8000b36:	d108      	bne.n	8000b4a <lcd_goto_XY+0x22>
	{
		pos_Addr = 0x80 + row - 1 + col;
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	b2da      	uxtb	r2, r3
 8000b3c:	683b      	ldr	r3, [r7, #0]
 8000b3e:	b2db      	uxtb	r3, r3
 8000b40:	4413      	add	r3, r2
 8000b42:	b2db      	uxtb	r3, r3
 8000b44:	337f      	adds	r3, #127	; 0x7f
 8000b46:	73fb      	strb	r3, [r7, #15]
 8000b48:	e008      	b.n	8000b5c <lcd_goto_XY+0x34>
	}
	else
	{
		pos_Addr = 0x80 | (0x40 + col);
 8000b4a:	683b      	ldr	r3, [r7, #0]
 8000b4c:	b2db      	uxtb	r3, r3
 8000b4e:	3340      	adds	r3, #64	; 0x40
 8000b50:	b2db      	uxtb	r3, r3
 8000b52:	b25b      	sxtb	r3, r3
 8000b54:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000b58:	b25b      	sxtb	r3, r3
 8000b5a:	73fb      	strb	r3, [r7, #15]
	}
	lcd_send_cmd(pos_Addr);
 8000b5c:	7bfb      	ldrb	r3, [r7, #15]
 8000b5e:	4618      	mov	r0, r3
 8000b60:	f7ff ff38 	bl	80009d4 <lcd_send_cmd>
}
 8000b64:	bf00      	nop
 8000b66:	3710      	adds	r7, #16
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bd80      	pop	{r7, pc}

08000b6c <lightTraffic1>:
 *      Author: DUONG DEP TRAI
 */
#include "light.h"


void lightTraffic1(int state){
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b082      	sub	sp, #8
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
	if (state == OFF){
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d10a      	bne.n	8000b90 <lightTraffic1+0x24>
		HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, RESET);
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	2110      	movs	r1, #16
 8000b7e:	481b      	ldr	r0, [pc, #108]	; (8000bec <lightTraffic1+0x80>)
 8000b80:	f001 f925 	bl	8001dce <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, RESET);
 8000b84:	2200      	movs	r2, #0
 8000b86:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b8a:	4818      	ldr	r0, [pc, #96]	; (8000bec <lightTraffic1+0x80>)
 8000b8c:	f001 f91f 	bl	8001dce <HAL_GPIO_WritePin>
	}
	if (state == RED){
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	2b01      	cmp	r3, #1
 8000b94:	d10a      	bne.n	8000bac <lightTraffic1+0x40>
		HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, SET);
 8000b96:	2201      	movs	r2, #1
 8000b98:	2110      	movs	r1, #16
 8000b9a:	4814      	ldr	r0, [pc, #80]	; (8000bec <lightTraffic1+0x80>)
 8000b9c:	f001 f917 	bl	8001dce <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, SET);
 8000ba0:	2201      	movs	r2, #1
 8000ba2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ba6:	4811      	ldr	r0, [pc, #68]	; (8000bec <lightTraffic1+0x80>)
 8000ba8:	f001 f911 	bl	8001dce <HAL_GPIO_WritePin>
	}
	if (state == YELLOW){
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	2b02      	cmp	r3, #2
 8000bb0:	d10a      	bne.n	8000bc8 <lightTraffic1+0x5c>
		HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, RESET);
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	2110      	movs	r1, #16
 8000bb6:	480d      	ldr	r0, [pc, #52]	; (8000bec <lightTraffic1+0x80>)
 8000bb8:	f001 f909 	bl	8001dce <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, SET);
 8000bbc:	2201      	movs	r2, #1
 8000bbe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000bc2:	480a      	ldr	r0, [pc, #40]	; (8000bec <lightTraffic1+0x80>)
 8000bc4:	f001 f903 	bl	8001dce <HAL_GPIO_WritePin>
	}
	if (state == GREEN){
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	2b03      	cmp	r3, #3
 8000bcc:	d10a      	bne.n	8000be4 <lightTraffic1+0x78>
		HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, SET);
 8000bce:	2201      	movs	r2, #1
 8000bd0:	2110      	movs	r1, #16
 8000bd2:	4806      	ldr	r0, [pc, #24]	; (8000bec <lightTraffic1+0x80>)
 8000bd4:	f001 f8fb 	bl	8001dce <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, RESET);
 8000bd8:	2200      	movs	r2, #0
 8000bda:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000bde:	4803      	ldr	r0, [pc, #12]	; (8000bec <lightTraffic1+0x80>)
 8000be0:	f001 f8f5 	bl	8001dce <HAL_GPIO_WritePin>
	}
}
 8000be4:	bf00      	nop
 8000be6:	3708      	adds	r7, #8
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bd80      	pop	{r7, pc}
 8000bec:	40010c00 	.word	0x40010c00

08000bf0 <lightTraffic2>:

void lightTraffic2(int state){
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b082      	sub	sp, #8
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
	if (state == OFF){
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d10b      	bne.n	8000c16 <lightTraffic2+0x26>
		HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, RESET);
 8000bfe:	2200      	movs	r2, #0
 8000c00:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c04:	481c      	ldr	r0, [pc, #112]	; (8000c78 <lightTraffic2+0x88>)
 8000c06:	f001 f8e2 	bl	8001dce <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, RESET);
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c10:	4819      	ldr	r0, [pc, #100]	; (8000c78 <lightTraffic2+0x88>)
 8000c12:	f001 f8dc 	bl	8001dce <HAL_GPIO_WritePin>
	}
	if (state == RED){
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	2b01      	cmp	r3, #1
 8000c1a:	d10b      	bne.n	8000c34 <lightTraffic2+0x44>
		HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, SET);
 8000c1c:	2201      	movs	r2, #1
 8000c1e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c22:	4815      	ldr	r0, [pc, #84]	; (8000c78 <lightTraffic2+0x88>)
 8000c24:	f001 f8d3 	bl	8001dce <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, SET);
 8000c28:	2201      	movs	r2, #1
 8000c2a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c2e:	4812      	ldr	r0, [pc, #72]	; (8000c78 <lightTraffic2+0x88>)
 8000c30:	f001 f8cd 	bl	8001dce <HAL_GPIO_WritePin>
	}
	if (state == YELLOW){
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	2b02      	cmp	r3, #2
 8000c38:	d10b      	bne.n	8000c52 <lightTraffic2+0x62>
		HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, RESET);
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c40:	480d      	ldr	r0, [pc, #52]	; (8000c78 <lightTraffic2+0x88>)
 8000c42:	f001 f8c4 	bl	8001dce <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, SET);
 8000c46:	2201      	movs	r2, #1
 8000c48:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c4c:	480a      	ldr	r0, [pc, #40]	; (8000c78 <lightTraffic2+0x88>)
 8000c4e:	f001 f8be 	bl	8001dce <HAL_GPIO_WritePin>
	}
	if (state == GREEN){
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	2b03      	cmp	r3, #3
 8000c56:	d10b      	bne.n	8000c70 <lightTraffic2+0x80>
		HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, SET);
 8000c58:	2201      	movs	r2, #1
 8000c5a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c5e:	4806      	ldr	r0, [pc, #24]	; (8000c78 <lightTraffic2+0x88>)
 8000c60:	f001 f8b5 	bl	8001dce <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, RESET);
 8000c64:	2200      	movs	r2, #0
 8000c66:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c6a:	4803      	ldr	r0, [pc, #12]	; (8000c78 <lightTraffic2+0x88>)
 8000c6c:	f001 f8af 	bl	8001dce <HAL_GPIO_WritePin>
	}
}
 8000c70:	bf00      	nop
 8000c72:	3708      	adds	r7, #8
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bd80      	pop	{r7, pc}
 8000c78:	40010800 	.word	0x40010800

08000c7c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c80:	f000 fcf0 	bl	8001664 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c84:	f000 f83a 	bl	8000cfc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c88:	f000 f8ee 	bl	8000e68 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000c8c:	f000 f8a0 	bl	8000dd0 <MX_TIM2_Init>
  MX_I2C1_Init();
 8000c90:	f000 f870 	bl	8000d74 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2); // Bắt đầu Timer 2 ở chế độ ngắt
 8000c94:	4813      	ldr	r0, [pc, #76]	; (8000ce4 <main+0x68>)
 8000c96:	f003 fea7 	bl	80049e8 <HAL_TIM_Base_Start_IT>
  // Initial LCD
    setTimer(1,100);
 8000c9a:	2164      	movs	r1, #100	; 0x64
 8000c9c:	2001      	movs	r0, #1
 8000c9e:	f000 fb3b 	bl	8001318 <setTimer>

    lcd_init();
 8000ca2:	f7ff fef7 	bl	8000a94 <lcd_init>
    lcd_send_string("TRAFFIC LIGHT");
 8000ca6:	4810      	ldr	r0, [pc, #64]	; (8000ce8 <main+0x6c>)
 8000ca8:	f7ff ff22 	bl	8000af0 <lcd_send_string>
    //setTimer(0,5000); // Ch�? 1 chút cho ngầu
    lcd_clear_display();
 8000cac:	f7ff ff35 	bl	8000b1a <lcd_clear_display>

    //Init Scheduler
    SCH_Init();
 8000cb0:	f000 f9fe 	bl	80010b0 <SCH_Init>
    //Add Task
    // 4. Thêm các tác vụ vào Scheduler (Tick cơ sở là 10ms)

      // Task 1: Máy trạng thái Tự động (Chạy liên tục để kiểm tra chuyển màu)
      // Delay: 0, Chu kỳ: 1 tick (10ms)
      SCH_Add_Task(fsm_automatic_run, 0, 10);
 8000cb4:	220a      	movs	r2, #10
 8000cb6:	2100      	movs	r1, #0
 8000cb8:	480c      	ldr	r0, [pc, #48]	; (8000cec <main+0x70>)
 8000cba:	f000 fa39 	bl	8001130 <SCH_Add_Task>

      // Task 2: Máy trạng thái Thủ công (Chạy liên tục để check nút nhấn chuyển chế độ)
      // Delay: 0, Chu kỳ: 1 tick (10ms)
      SCH_Add_Task(fsm_manual_run, 0, 10);
 8000cbe:	220a      	movs	r2, #10
 8000cc0:	2100      	movs	r1, #0
 8000cc2:	480b      	ldr	r0, [pc, #44]	; (8000cf0 <main+0x74>)
 8000cc4:	f000 fa34 	bl	8001130 <SCH_Add_Task>

      // Task 3: Giảm biến đếm th�?i gian (Countdown)
      // Biến đếm cần giảm mỗi 1 giây (1000ms). Vì tick = 10ms -> Chu kỳ = 100 ticks.
      // Hàm update_time_counter nằm trong fsm_automatic.c
      SCH_Add_Task(update_time_counter, 0, 100);
 8000cc8:	2264      	movs	r2, #100	; 0x64
 8000cca:	2100      	movs	r1, #0
 8000ccc:	4809      	ldr	r0, [pc, #36]	; (8000cf4 <main+0x78>)
 8000cce:	f000 fa2f 	bl	8001130 <SCH_Add_Task>

      // Task 4: Nhấp nháy đèn khi cài đặt (Blink LED)
      // Nháy mỗi 500ms (0.5s). Chu kỳ = 50 ticks.
      // Hàm toggle_blink nằm trong fsm_manual.c
      SCH_Add_Task(toggle_blink, 0, 10);
 8000cd2:	220a      	movs	r2, #10
 8000cd4:	2100      	movs	r1, #0
 8000cd6:	4808      	ldr	r0, [pc, #32]	; (8000cf8 <main+0x7c>)
 8000cd8:	f000 fa2a 	bl	8001130 <SCH_Add_Task>



  while (1)
  {
	  SCH_Dispatch_Tasks();
 8000cdc:	f000 faba 	bl	8001254 <SCH_Dispatch_Tasks>
 8000ce0:	e7fc      	b.n	8000cdc <main+0x60>
 8000ce2:	bf00      	nop
 8000ce4:	20000174 	.word	0x20000174
 8000ce8:	08005b0c 	.word	0x08005b0c
 8000cec:	080003c9 	.word	0x080003c9
 8000cf0:	08000619 	.word	0x08000619
 8000cf4:	08000379 	.word	0x08000379
 8000cf8:	080009b9 	.word	0x080009b9

08000cfc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b090      	sub	sp, #64	; 0x40
 8000d00:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d02:	f107 0318 	add.w	r3, r7, #24
 8000d06:	2228      	movs	r2, #40	; 0x28
 8000d08:	2100      	movs	r1, #0
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	f004 fa38 	bl	8005180 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d10:	1d3b      	adds	r3, r7, #4
 8000d12:	2200      	movs	r2, #0
 8000d14:	601a      	str	r2, [r3, #0]
 8000d16:	605a      	str	r2, [r3, #4]
 8000d18:	609a      	str	r2, [r3, #8]
 8000d1a:	60da      	str	r2, [r3, #12]
 8000d1c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d1e:	2302      	movs	r3, #2
 8000d20:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d22:	2301      	movs	r3, #1
 8000d24:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d26:	2310      	movs	r3, #16
 8000d28:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d2e:	f107 0318 	add.w	r3, r7, #24
 8000d32:	4618      	mov	r0, r3
 8000d34:	f003 fa0e 	bl	8004154 <HAL_RCC_OscConfig>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d001      	beq.n	8000d42 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000d3e:	f000 f950 	bl	8000fe2 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d42:	230f      	movs	r3, #15
 8000d44:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000d46:	2300      	movs	r3, #0
 8000d48:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d52:	2300      	movs	r3, #0
 8000d54:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000d56:	1d3b      	adds	r3, r7, #4
 8000d58:	2100      	movs	r1, #0
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	f003 fc7a 	bl	8004654 <HAL_RCC_ClockConfig>
 8000d60:	4603      	mov	r3, r0
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d001      	beq.n	8000d6a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000d66:	f000 f93c 	bl	8000fe2 <Error_Handler>
  }
}
 8000d6a:	bf00      	nop
 8000d6c:	3740      	adds	r7, #64	; 0x40
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}
	...

08000d74 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000d78:	4b12      	ldr	r3, [pc, #72]	; (8000dc4 <MX_I2C1_Init+0x50>)
 8000d7a:	4a13      	ldr	r2, [pc, #76]	; (8000dc8 <MX_I2C1_Init+0x54>)
 8000d7c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000d7e:	4b11      	ldr	r3, [pc, #68]	; (8000dc4 <MX_I2C1_Init+0x50>)
 8000d80:	4a12      	ldr	r2, [pc, #72]	; (8000dcc <MX_I2C1_Init+0x58>)
 8000d82:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000d84:	4b0f      	ldr	r3, [pc, #60]	; (8000dc4 <MX_I2C1_Init+0x50>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000d8a:	4b0e      	ldr	r3, [pc, #56]	; (8000dc4 <MX_I2C1_Init+0x50>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d90:	4b0c      	ldr	r3, [pc, #48]	; (8000dc4 <MX_I2C1_Init+0x50>)
 8000d92:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000d96:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d98:	4b0a      	ldr	r3, [pc, #40]	; (8000dc4 <MX_I2C1_Init+0x50>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000d9e:	4b09      	ldr	r3, [pc, #36]	; (8000dc4 <MX_I2C1_Init+0x50>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000da4:	4b07      	ldr	r3, [pc, #28]	; (8000dc4 <MX_I2C1_Init+0x50>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000daa:	4b06      	ldr	r3, [pc, #24]	; (8000dc4 <MX_I2C1_Init+0x50>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000db0:	4804      	ldr	r0, [pc, #16]	; (8000dc4 <MX_I2C1_Init+0x50>)
 8000db2:	f001 f825 	bl	8001e00 <HAL_I2C_Init>
 8000db6:	4603      	mov	r3, r0
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d001      	beq.n	8000dc0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000dbc:	f000 f911 	bl	8000fe2 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000dc0:	bf00      	nop
 8000dc2:	bd80      	pop	{r7, pc}
 8000dc4:	20000120 	.word	0x20000120
 8000dc8:	40005400 	.word	0x40005400
 8000dcc:	000186a0 	.word	0x000186a0

08000dd0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b086      	sub	sp, #24
 8000dd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000dd6:	f107 0308 	add.w	r3, r7, #8
 8000dda:	2200      	movs	r2, #0
 8000ddc:	601a      	str	r2, [r3, #0]
 8000dde:	605a      	str	r2, [r3, #4]
 8000de0:	609a      	str	r2, [r3, #8]
 8000de2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000de4:	463b      	mov	r3, r7
 8000de6:	2200      	movs	r2, #0
 8000de8:	601a      	str	r2, [r3, #0]
 8000dea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000dec:	4b1d      	ldr	r3, [pc, #116]	; (8000e64 <MX_TIM2_Init+0x94>)
 8000dee:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000df2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000df4:	4b1b      	ldr	r3, [pc, #108]	; (8000e64 <MX_TIM2_Init+0x94>)
 8000df6:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000dfa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dfc:	4b19      	ldr	r3, [pc, #100]	; (8000e64 <MX_TIM2_Init+0x94>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000e02:	4b18      	ldr	r3, [pc, #96]	; (8000e64 <MX_TIM2_Init+0x94>)
 8000e04:	2209      	movs	r2, #9
 8000e06:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e08:	4b16      	ldr	r3, [pc, #88]	; (8000e64 <MX_TIM2_Init+0x94>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e0e:	4b15      	ldr	r3, [pc, #84]	; (8000e64 <MX_TIM2_Init+0x94>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000e14:	4813      	ldr	r0, [pc, #76]	; (8000e64 <MX_TIM2_Init+0x94>)
 8000e16:	f003 fd97 	bl	8004948 <HAL_TIM_Base_Init>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d001      	beq.n	8000e24 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000e20:	f000 f8df 	bl	8000fe2 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e24:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e28:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000e2a:	f107 0308 	add.w	r3, r7, #8
 8000e2e:	4619      	mov	r1, r3
 8000e30:	480c      	ldr	r0, [pc, #48]	; (8000e64 <MX_TIM2_Init+0x94>)
 8000e32:	f003 ff1b 	bl	8004c6c <HAL_TIM_ConfigClockSource>
 8000e36:	4603      	mov	r3, r0
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d001      	beq.n	8000e40 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000e3c:	f000 f8d1 	bl	8000fe2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e40:	2300      	movs	r3, #0
 8000e42:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e44:	2300      	movs	r3, #0
 8000e46:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000e48:	463b      	mov	r3, r7
 8000e4a:	4619      	mov	r1, r3
 8000e4c:	4805      	ldr	r0, [pc, #20]	; (8000e64 <MX_TIM2_Init+0x94>)
 8000e4e:	f004 f8fd 	bl	800504c <HAL_TIMEx_MasterConfigSynchronization>
 8000e52:	4603      	mov	r3, r0
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d001      	beq.n	8000e5c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000e58:	f000 f8c3 	bl	8000fe2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000e5c:	bf00      	nop
 8000e5e:	3718      	adds	r7, #24
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd80      	pop	{r7, pc}
 8000e64:	20000174 	.word	0x20000174

08000e68 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b088      	sub	sp, #32
 8000e6c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e6e:	f107 0310 	add.w	r3, r7, #16
 8000e72:	2200      	movs	r2, #0
 8000e74:	601a      	str	r2, [r3, #0]
 8000e76:	605a      	str	r2, [r3, #4]
 8000e78:	609a      	str	r2, [r3, #8]
 8000e7a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e7c:	4b4b      	ldr	r3, [pc, #300]	; (8000fac <MX_GPIO_Init+0x144>)
 8000e7e:	699b      	ldr	r3, [r3, #24]
 8000e80:	4a4a      	ldr	r2, [pc, #296]	; (8000fac <MX_GPIO_Init+0x144>)
 8000e82:	f043 0310 	orr.w	r3, r3, #16
 8000e86:	6193      	str	r3, [r2, #24]
 8000e88:	4b48      	ldr	r3, [pc, #288]	; (8000fac <MX_GPIO_Init+0x144>)
 8000e8a:	699b      	ldr	r3, [r3, #24]
 8000e8c:	f003 0310 	and.w	r3, r3, #16
 8000e90:	60fb      	str	r3, [r7, #12]
 8000e92:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e94:	4b45      	ldr	r3, [pc, #276]	; (8000fac <MX_GPIO_Init+0x144>)
 8000e96:	699b      	ldr	r3, [r3, #24]
 8000e98:	4a44      	ldr	r2, [pc, #272]	; (8000fac <MX_GPIO_Init+0x144>)
 8000e9a:	f043 0320 	orr.w	r3, r3, #32
 8000e9e:	6193      	str	r3, [r2, #24]
 8000ea0:	4b42      	ldr	r3, [pc, #264]	; (8000fac <MX_GPIO_Init+0x144>)
 8000ea2:	699b      	ldr	r3, [r3, #24]
 8000ea4:	f003 0320 	and.w	r3, r3, #32
 8000ea8:	60bb      	str	r3, [r7, #8]
 8000eaa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eac:	4b3f      	ldr	r3, [pc, #252]	; (8000fac <MX_GPIO_Init+0x144>)
 8000eae:	699b      	ldr	r3, [r3, #24]
 8000eb0:	4a3e      	ldr	r2, [pc, #248]	; (8000fac <MX_GPIO_Init+0x144>)
 8000eb2:	f043 0304 	orr.w	r3, r3, #4
 8000eb6:	6193      	str	r3, [r2, #24]
 8000eb8:	4b3c      	ldr	r3, [pc, #240]	; (8000fac <MX_GPIO_Init+0x144>)
 8000eba:	699b      	ldr	r3, [r3, #24]
 8000ebc:	f003 0304 	and.w	r3, r3, #4
 8000ec0:	607b      	str	r3, [r7, #4]
 8000ec2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ec4:	4b39      	ldr	r3, [pc, #228]	; (8000fac <MX_GPIO_Init+0x144>)
 8000ec6:	699b      	ldr	r3, [r3, #24]
 8000ec8:	4a38      	ldr	r2, [pc, #224]	; (8000fac <MX_GPIO_Init+0x144>)
 8000eca:	f043 0308 	orr.w	r3, r3, #8
 8000ece:	6193      	str	r3, [r2, #24]
 8000ed0:	4b36      	ldr	r3, [pc, #216]	; (8000fac <MX_GPIO_Init+0x144>)
 8000ed2:	699b      	ldr	r3, [r3, #24]
 8000ed4:	f003 0308 	and.w	r3, r3, #8
 8000ed8:	603b      	str	r3, [r7, #0]
 8000eda:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GREEN_LED_Pin|D3_Pin|D4_Pin, GPIO_PIN_RESET);
 8000edc:	2200      	movs	r2, #0
 8000ede:	f44f 7148 	mov.w	r1, #800	; 0x320
 8000ee2:	4833      	ldr	r0, [pc, #204]	; (8000fb0 <MX_GPIO_Init+0x148>)
 8000ee4:	f000 ff73 	bl	8001dce <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D2_Pin|D1_Pin, GPIO_PIN_RESET);
 8000ee8:	2200      	movs	r2, #0
 8000eea:	f44f 6182 	mov.w	r1, #1040	; 0x410
 8000eee:	4831      	ldr	r0, [pc, #196]	; (8000fb4 <MX_GPIO_Init+0x14c>)
 8000ef0:	f000 ff6d 	bl	8001dce <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000efa:	482f      	ldr	r0, [pc, #188]	; (8000fb8 <MX_GPIO_Init+0x150>)
 8000efc:	f000 ff67 	bl	8001dce <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 8000f00:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f04:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f06:	2300      	movs	r3, #0
 8000f08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000f0e:	f107 0310 	add.w	r3, r7, #16
 8000f12:	4619      	mov	r1, r3
 8000f14:	4828      	ldr	r0, [pc, #160]	; (8000fb8 <MX_GPIO_Init+0x150>)
 8000f16:	f000 fdbf 	bl	8001a98 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON1_Pin BUTTON2_Pin */
  GPIO_InitStruct.Pin = BUTTON1_Pin|BUTTON2_Pin;
 8000f1a:	2303      	movs	r3, #3
 8000f1c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f22:	2301      	movs	r3, #1
 8000f24:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f26:	f107 0310 	add.w	r3, r7, #16
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	4820      	ldr	r0, [pc, #128]	; (8000fb0 <MX_GPIO_Init+0x148>)
 8000f2e:	f000 fdb3 	bl	8001a98 <HAL_GPIO_Init>

  /*Configure GPIO pins : GREEN_LED_Pin D3_Pin D4_Pin */
  GPIO_InitStruct.Pin = GREEN_LED_Pin|D3_Pin|D4_Pin;
 8000f32:	f44f 7348 	mov.w	r3, #800	; 0x320
 8000f36:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f38:	2301      	movs	r3, #1
 8000f3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f40:	2302      	movs	r3, #2
 8000f42:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f44:	f107 0310 	add.w	r3, r7, #16
 8000f48:	4619      	mov	r1, r3
 8000f4a:	4819      	ldr	r0, [pc, #100]	; (8000fb0 <MX_GPIO_Init+0x148>)
 8000f4c:	f000 fda4 	bl	8001a98 <HAL_GPIO_Init>

  /*Configure GPIO pins : D2_Pin D1_Pin */
  GPIO_InitStruct.Pin = D2_Pin|D1_Pin;
 8000f50:	f44f 6382 	mov.w	r3, #1040	; 0x410
 8000f54:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f56:	2301      	movs	r3, #1
 8000f58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f5e:	2302      	movs	r3, #2
 8000f60:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f62:	f107 0310 	add.w	r3, r7, #16
 8000f66:	4619      	mov	r1, r3
 8000f68:	4812      	ldr	r0, [pc, #72]	; (8000fb4 <MX_GPIO_Init+0x14c>)
 8000f6a:	f000 fd95 	bl	8001a98 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000f6e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f72:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f74:	2301      	movs	r3, #1
 8000f76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f7c:	2302      	movs	r3, #2
 8000f7e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f80:	f107 0310 	add.w	r3, r7, #16
 8000f84:	4619      	mov	r1, r3
 8000f86:	480c      	ldr	r0, [pc, #48]	; (8000fb8 <MX_GPIO_Init+0x150>)
 8000f88:	f000 fd86 	bl	8001a98 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON3_Pin BUTTON4_Pin */
  GPIO_InitStruct.Pin = BUTTON3_Pin|BUTTON4_Pin;
 8000f8c:	2328      	movs	r3, #40	; 0x28
 8000f8e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f90:	2300      	movs	r3, #0
 8000f92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f94:	2301      	movs	r3, #1
 8000f96:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f98:	f107 0310 	add.w	r3, r7, #16
 8000f9c:	4619      	mov	r1, r3
 8000f9e:	4805      	ldr	r0, [pc, #20]	; (8000fb4 <MX_GPIO_Init+0x14c>)
 8000fa0:	f000 fd7a 	bl	8001a98 <HAL_GPIO_Init>

}
 8000fa4:	bf00      	nop
 8000fa6:	3720      	adds	r7, #32
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}
 8000fac:	40021000 	.word	0x40021000
 8000fb0:	40010800 	.word	0x40010800
 8000fb4:	40010c00 	.word	0x40010c00
 8000fb8:	40011000 	.word	0x40011000

08000fbc <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b082      	sub	sp, #8
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
  if(htim->Instance == TIM2) {
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000fcc:	d105      	bne.n	8000fda <HAL_TIM_PeriodElapsedCallback+0x1e>
	getKeyInput();
 8000fce:	f7ff f92f 	bl	8000230 <getKeyInput>
    SCH_Update();
 8000fd2:	f000 f90d 	bl	80011f0 <SCH_Update>
    timerRun();
 8000fd6:	f000 f9b7 	bl	8001348 <timerRun>
  }
}
 8000fda:	bf00      	nop
 8000fdc:	3708      	adds	r7, #8
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}

08000fe2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fe2:	b480      	push	{r7}
 8000fe4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fe6:	b672      	cpsid	i
}
 8000fe8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fea:	e7fe      	b.n	8000fea <Error_Handler+0x8>

08000fec <SCH_Insert_Task_Sorted>:
 * @brief (Hàm nội bộ) Chèn một task vào danh sách liên kết
 * theo thứ tự sắp xếp của Delay (delta-time)
 * @param taskToInsert: Con trỏ đến task trong mảng SCH_tasks_G
 * @note Đây là thao tác O(n)
 */
void SCH_Insert_Task_Sorted(sTask* taskToInsert) {
 8000fec:	b480      	push	{r7}
 8000fee:	b085      	sub	sp, #20
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
    // Nếu danh sách rỗng, chèn vào đầu
    if (SCH_list_head == 0) {
 8000ff4:	4b2d      	ldr	r3, [pc, #180]	; (80010ac <SCH_Insert_Task_Sorted+0xc0>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d106      	bne.n	800100a <SCH_Insert_Task_Sorted+0x1e>
        SCH_list_head = taskToInsert;
 8000ffc:	4a2b      	ldr	r2, [pc, #172]	; (80010ac <SCH_Insert_Task_Sorted+0xc0>)
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	6013      	str	r3, [r2, #0]
        taskToInsert->next = 0;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	2200      	movs	r2, #0
 8001006:	615a      	str	r2, [r3, #20]
        return;
 8001008:	e04b      	b.n	80010a2 <SCH_Insert_Task_Sorted+0xb6>
    }

    // Nếu task mới cần chạy sớm hơn cả head
    if (taskToInsert->Delay < SCH_list_head->Delay) {
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	685a      	ldr	r2, [r3, #4]
 800100e:	4b27      	ldr	r3, [pc, #156]	; (80010ac <SCH_Insert_Task_Sorted+0xc0>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	685b      	ldr	r3, [r3, #4]
 8001014:	429a      	cmp	r2, r3
 8001016:	d210      	bcs.n	800103a <SCH_Insert_Task_Sorted+0x4e>
        // Cập nhật delta-time của head cũ
        SCH_list_head->Delay -= taskToInsert->Delay;
 8001018:	4b24      	ldr	r3, [pc, #144]	; (80010ac <SCH_Insert_Task_Sorted+0xc0>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	6859      	ldr	r1, [r3, #4]
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	685a      	ldr	r2, [r3, #4]
 8001022:	4b22      	ldr	r3, [pc, #136]	; (80010ac <SCH_Insert_Task_Sorted+0xc0>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	1a8a      	subs	r2, r1, r2
 8001028:	605a      	str	r2, [r3, #4]

        // Chèn task mới làm head
        taskToInsert->next = SCH_list_head;
 800102a:	4b20      	ldr	r3, [pc, #128]	; (80010ac <SCH_Insert_Task_Sorted+0xc0>)
 800102c:	681a      	ldr	r2, [r3, #0]
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	615a      	str	r2, [r3, #20]
        SCH_list_head = taskToInsert;
 8001032:	4a1e      	ldr	r2, [pc, #120]	; (80010ac <SCH_Insert_Task_Sorted+0xc0>)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	6013      	str	r3, [r2, #0]
        return;
 8001038:	e033      	b.n	80010a2 <SCH_Insert_Task_Sorted+0xb6>
    }

    // Duyệt danh sách để tìm vị trí chèn
    sTask* current = SCH_list_head;
 800103a:	4b1c      	ldr	r3, [pc, #112]	; (80010ac <SCH_Insert_Task_Sorted+0xc0>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	60fb      	str	r3, [r7, #12]
    //sTask* prev = SCH_list_head;

    // Trừ đi delta-time của các task trên đường đi
    taskToInsert->Delay -= current->Delay;
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	685a      	ldr	r2, [r3, #4]
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	685b      	ldr	r3, [r3, #4]
 8001048:	1ad2      	subs	r2, r2, r3
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	605a      	str	r2, [r3, #4]

    // Tìm vị trí: current != 0 VÀ task mới có delay > delay của task 'current'
    while ((current->next != 0) && (taskToInsert->Delay > current->next->Delay)) {
 800104e:	e009      	b.n	8001064 <SCH_Insert_Task_Sorted+0x78>
        current = current->next;
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	695b      	ldr	r3, [r3, #20]
 8001054:	60fb      	str	r3, [r7, #12]
        taskToInsert->Delay -= current->Delay;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	685a      	ldr	r2, [r3, #4]
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	685b      	ldr	r3, [r3, #4]
 800105e:	1ad2      	subs	r2, r2, r3
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	605a      	str	r2, [r3, #4]
    while ((current->next != 0) && (taskToInsert->Delay > current->next->Delay)) {
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	695b      	ldr	r3, [r3, #20]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d006      	beq.n	800107a <SCH_Insert_Task_Sorted+0x8e>
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	685a      	ldr	r2, [r3, #4]
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	695b      	ldr	r3, [r3, #20]
 8001074:	685b      	ldr	r3, [r3, #4]
 8001076:	429a      	cmp	r2, r3
 8001078:	d8ea      	bhi.n	8001050 <SCH_Insert_Task_Sorted+0x64>
    }

    // Đã tìm được vị trí (chèn sau 'current')
    if (current->next != 0) {
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	695b      	ldr	r3, [r3, #20]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d008      	beq.n	8001094 <SCH_Insert_Task_Sorted+0xa8>
        // Cập nhật delta-time của task kế tiếp
        current->next->Delay -= taskToInsert->Delay;
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	695b      	ldr	r3, [r3, #20]
 8001086:	6859      	ldr	r1, [r3, #4]
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	685a      	ldr	r2, [r3, #4]
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	695b      	ldr	r3, [r3, #20]
 8001090:	1a8a      	subs	r2, r1, r2
 8001092:	605a      	str	r2, [r3, #4]
    }

    // Chèn task mới vào danh sách
    taskToInsert->next = current->next;
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	695a      	ldr	r2, [r3, #20]
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	615a      	str	r2, [r3, #20]
    current->next = taskToInsert;
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	687a      	ldr	r2, [r7, #4]
 80010a0:	615a      	str	r2, [r3, #20]
}
 80010a2:	3714      	adds	r7, #20
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bc80      	pop	{r7}
 80010a8:	4770      	bx	lr
 80010aa:	bf00      	nop
 80010ac:	20000110 	.word	0x20000110

080010b0 <SCH_Init>:

/**
 * @brief Khởi tạo bộ lập lịch
 */
void SCH_Init(void) {
 80010b0:	b480      	push	{r7}
 80010b2:	b083      	sub	sp, #12
 80010b4:	af00      	add	r7, sp, #0
    unsigned char i;
    for (i = 0; i < SCH_MAX_TASKS; i++) {
 80010b6:	2300      	movs	r3, #0
 80010b8:	71fb      	strb	r3, [r7, #7]
 80010ba:	e029      	b.n	8001110 <SCH_Init+0x60>
        // Xóa tất cả tác vụ (giải phóng)
        SCH_tasks_G[i].pTask = 0;
 80010bc:	79fa      	ldrb	r2, [r7, #7]
 80010be:	491a      	ldr	r1, [pc, #104]	; (8001128 <SCH_Init+0x78>)
 80010c0:	4613      	mov	r3, r2
 80010c2:	005b      	lsls	r3, r3, #1
 80010c4:	4413      	add	r3, r2
 80010c6:	00db      	lsls	r3, r3, #3
 80010c8:	440b      	add	r3, r1
 80010ca:	2200      	movs	r2, #0
 80010cc:	601a      	str	r2, [r3, #0]
        SCH_tasks_G[i].next = 0;
 80010ce:	79fa      	ldrb	r2, [r7, #7]
 80010d0:	4915      	ldr	r1, [pc, #84]	; (8001128 <SCH_Init+0x78>)
 80010d2:	4613      	mov	r3, r2
 80010d4:	005b      	lsls	r3, r3, #1
 80010d6:	4413      	add	r3, r2
 80010d8:	00db      	lsls	r3, r3, #3
 80010da:	440b      	add	r3, r1
 80010dc:	3314      	adds	r3, #20
 80010de:	2200      	movs	r2, #0
 80010e0:	601a      	str	r2, [r3, #0]
        SCH_tasks_G[i].RunMe = 0;
 80010e2:	79fa      	ldrb	r2, [r7, #7]
 80010e4:	4910      	ldr	r1, [pc, #64]	; (8001128 <SCH_Init+0x78>)
 80010e6:	4613      	mov	r3, r2
 80010e8:	005b      	lsls	r3, r3, #1
 80010ea:	4413      	add	r3, r2
 80010ec:	00db      	lsls	r3, r3, #3
 80010ee:	440b      	add	r3, r1
 80010f0:	330c      	adds	r3, #12
 80010f2:	2200      	movs	r2, #0
 80010f4:	701a      	strb	r2, [r3, #0]
        SCH_tasks_G[i].TaskID = i;
 80010f6:	79fa      	ldrb	r2, [r7, #7]
 80010f8:	79f9      	ldrb	r1, [r7, #7]
 80010fa:	480b      	ldr	r0, [pc, #44]	; (8001128 <SCH_Init+0x78>)
 80010fc:	4613      	mov	r3, r2
 80010fe:	005b      	lsls	r3, r3, #1
 8001100:	4413      	add	r3, r2
 8001102:	00db      	lsls	r3, r3, #3
 8001104:	4403      	add	r3, r0
 8001106:	3310      	adds	r3, #16
 8001108:	6019      	str	r1, [r3, #0]
    for (i = 0; i < SCH_MAX_TASKS; i++) {
 800110a:	79fb      	ldrb	r3, [r7, #7]
 800110c:	3301      	adds	r3, #1
 800110e:	71fb      	strb	r3, [r7, #7]
 8001110:	79fb      	ldrb	r3, [r7, #7]
 8001112:	2b09      	cmp	r3, #9
 8001114:	d9d2      	bls.n	80010bc <SCH_Init+0xc>
    }
    SCH_list_head = 0; // Danh sách rỗng
 8001116:	4b05      	ldr	r3, [pc, #20]	; (800112c <SCH_Init+0x7c>)
 8001118:	2200      	movs	r2, #0
 800111a:	601a      	str	r2, [r3, #0]
}
 800111c:	bf00      	nop
 800111e:	370c      	adds	r7, #12
 8001120:	46bd      	mov	sp, r7
 8001122:	bc80      	pop	{r7}
 8001124:	4770      	bx	lr
 8001126:	bf00      	nop
 8001128:	200001bc 	.word	0x200001bc
 800112c:	20000110 	.word	0x20000110

08001130 <SCH_Add_Task>:

/**
 * @brief Thêm một tác vụ mới vào bộ lập lịch
 * @return TaskID (index) hoặc NO_TASK_ID nếu lỗi
 */
uint32_t SCH_Add_Task(void (* pFunction)(), uint32_t DELAY, uint32_t PERIOD) {
 8001130:	b580      	push	{r7, lr}
 8001132:	b086      	sub	sp, #24
 8001134:	af00      	add	r7, sp, #0
 8001136:	60f8      	str	r0, [r7, #12]
 8001138:	60b9      	str	r1, [r7, #8]
 800113a:	607a      	str	r2, [r7, #4]
    unsigned char Index = 0;
 800113c:	2300      	movs	r3, #0
 800113e:	75fb      	strb	r3, [r7, #23]

    // 1. Tìm một slot trống trong mảng
    while ((SCH_tasks_G[Index].pTask != 0) && (Index < SCH_MAX_TASKS)) {
 8001140:	e002      	b.n	8001148 <SCH_Add_Task+0x18>
        Index++;
 8001142:	7dfb      	ldrb	r3, [r7, #23]
 8001144:	3301      	adds	r3, #1
 8001146:	75fb      	strb	r3, [r7, #23]
    while ((SCH_tasks_G[Index].pTask != 0) && (Index < SCH_MAX_TASKS)) {
 8001148:	7dfa      	ldrb	r2, [r7, #23]
 800114a:	4928      	ldr	r1, [pc, #160]	; (80011ec <SCH_Add_Task+0xbc>)
 800114c:	4613      	mov	r3, r2
 800114e:	005b      	lsls	r3, r3, #1
 8001150:	4413      	add	r3, r2
 8001152:	00db      	lsls	r3, r3, #3
 8001154:	440b      	add	r3, r1
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d002      	beq.n	8001162 <SCH_Add_Task+0x32>
 800115c:	7dfb      	ldrb	r3, [r7, #23]
 800115e:	2b09      	cmp	r3, #9
 8001160:	d9ef      	bls.n	8001142 <SCH_Add_Task+0x12>
    }

    // 2. Nếu mảng đầy, trả về lỗi
    if (Index == SCH_MAX_TASKS) {
 8001162:	7dfb      	ldrb	r3, [r7, #23]
 8001164:	2b0a      	cmp	r3, #10
 8001166:	d101      	bne.n	800116c <SCH_Add_Task+0x3c>

        return NO_TASK_ID;
 8001168:	230a      	movs	r3, #10
 800116a:	e03b      	b.n	80011e4 <SCH_Add_Task+0xb4>
    }

    // 3. Nếu tìm thấy, gán thông tin cơ bản
    SCH_tasks_G[Index].pTask = pFunction;
 800116c:	7dfa      	ldrb	r2, [r7, #23]
 800116e:	491f      	ldr	r1, [pc, #124]	; (80011ec <SCH_Add_Task+0xbc>)
 8001170:	4613      	mov	r3, r2
 8001172:	005b      	lsls	r3, r3, #1
 8001174:	4413      	add	r3, r2
 8001176:	00db      	lsls	r3, r3, #3
 8001178:	440b      	add	r3, r1
 800117a:	68fa      	ldr	r2, [r7, #12]
 800117c:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[Index].Period = PERIOD;
 800117e:	7dfa      	ldrb	r2, [r7, #23]
 8001180:	491a      	ldr	r1, [pc, #104]	; (80011ec <SCH_Add_Task+0xbc>)
 8001182:	4613      	mov	r3, r2
 8001184:	005b      	lsls	r3, r3, #1
 8001186:	4413      	add	r3, r2
 8001188:	00db      	lsls	r3, r3, #3
 800118a:	440b      	add	r3, r1
 800118c:	3308      	adds	r3, #8
 800118e:	687a      	ldr	r2, [r7, #4]
 8001190:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[Index].RunMe = 0;
 8001192:	7dfa      	ldrb	r2, [r7, #23]
 8001194:	4915      	ldr	r1, [pc, #84]	; (80011ec <SCH_Add_Task+0xbc>)
 8001196:	4613      	mov	r3, r2
 8001198:	005b      	lsls	r3, r3, #1
 800119a:	4413      	add	r3, r2
 800119c:	00db      	lsls	r3, r3, #3
 800119e:	440b      	add	r3, r1
 80011a0:	330c      	adds	r3, #12
 80011a2:	2200      	movs	r2, #0
 80011a4:	701a      	strb	r2, [r3, #0]
    SCH_tasks_G[Index].next = 0;
 80011a6:	7dfa      	ldrb	r2, [r7, #23]
 80011a8:	4910      	ldr	r1, [pc, #64]	; (80011ec <SCH_Add_Task+0xbc>)
 80011aa:	4613      	mov	r3, r2
 80011ac:	005b      	lsls	r3, r3, #1
 80011ae:	4413      	add	r3, r2
 80011b0:	00db      	lsls	r3, r3, #3
 80011b2:	440b      	add	r3, r1
 80011b4:	3314      	adds	r3, #20
 80011b6:	2200      	movs	r2, #0
 80011b8:	601a      	str	r2, [r3, #0]
    // Gán Delay (sẽ được dùng để sắp xếp)
    SCH_tasks_G[Index].Delay = DELAY;
 80011ba:	7dfa      	ldrb	r2, [r7, #23]
 80011bc:	490b      	ldr	r1, [pc, #44]	; (80011ec <SCH_Add_Task+0xbc>)
 80011be:	4613      	mov	r3, r2
 80011c0:	005b      	lsls	r3, r3, #1
 80011c2:	4413      	add	r3, r2
 80011c4:	00db      	lsls	r3, r3, #3
 80011c6:	440b      	add	r3, r1
 80011c8:	3304      	adds	r3, #4
 80011ca:	68ba      	ldr	r2, [r7, #8]
 80011cc:	601a      	str	r2, [r3, #0]

    // 4. Chèn vào danh sách liên kết đã sắp xếp
    SCH_Insert_Task_Sorted(&SCH_tasks_G[Index]);
 80011ce:	7dfa      	ldrb	r2, [r7, #23]
 80011d0:	4613      	mov	r3, r2
 80011d2:	005b      	lsls	r3, r3, #1
 80011d4:	4413      	add	r3, r2
 80011d6:	00db      	lsls	r3, r3, #3
 80011d8:	4a04      	ldr	r2, [pc, #16]	; (80011ec <SCH_Add_Task+0xbc>)
 80011da:	4413      	add	r3, r2
 80011dc:	4618      	mov	r0, r3
 80011de:	f7ff ff05 	bl	8000fec <SCH_Insert_Task_Sorted>

    // 5. Trả về ID
    return Index;
 80011e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80011e4:	4618      	mov	r0, r3
 80011e6:	3718      	adds	r7, #24
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	200001bc 	.word	0x200001bc

080011f0 <SCH_Update>:

/**
 * @brief Hàm cập nhật bộ đếm (gọi bởi ISR Timer)

 */
void SCH_Update(void) {
 80011f0:	b480      	push	{r7}
 80011f2:	b083      	sub	sp, #12
 80011f4:	af00      	add	r7, sp, #0
    // Nếu có task trong danh sách
    if (SCH_list_head != 0) {
 80011f6:	4b16      	ldr	r3, [pc, #88]	; (8001250 <SCH_Update+0x60>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d022      	beq.n	8001244 <SCH_Update+0x54>
        // Giảm delay của task đầu tiên
    	if(SCH_list_head->Delay > 0){
 80011fe:	4b14      	ldr	r3, [pc, #80]	; (8001250 <SCH_Update+0x60>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	2b00      	cmp	r3, #0
 8001206:	d014      	beq.n	8001232 <SCH_Update+0x42>
    		  SCH_list_head->Delay--;
 8001208:	4b11      	ldr	r3, [pc, #68]	; (8001250 <SCH_Update+0x60>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	685a      	ldr	r2, [r3, #4]
 800120e:	3a01      	subs	r2, #1
 8001210:	605a      	str	r2, [r3, #4]
    	}


        // Nếu task đầu tiên đã đến lúc
        while (SCH_list_head != 0 && SCH_list_head->Delay == 0) {
 8001212:	e00e      	b.n	8001232 <SCH_Update+0x42>
            // Đặt cờ RunMe
            SCH_list_head->RunMe = 1;
 8001214:	4b0e      	ldr	r3, [pc, #56]	; (8001250 <SCH_Update+0x60>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	2201      	movs	r2, #1
 800121a:	731a      	strb	r2, [r3, #12]

            // Lấy task ra khỏi danh sách
            sTask* taskToRun = SCH_list_head;
 800121c:	4b0c      	ldr	r3, [pc, #48]	; (8001250 <SCH_Update+0x60>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	607b      	str	r3, [r7, #4]
            SCH_list_head = SCH_list_head->next;
 8001222:	4b0b      	ldr	r3, [pc, #44]	; (8001250 <SCH_Update+0x60>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	695b      	ldr	r3, [r3, #20]
 8001228:	4a09      	ldr	r2, [pc, #36]	; (8001250 <SCH_Update+0x60>)
 800122a:	6013      	str	r3, [r2, #0]
            taskToRun->next = 0; // Ngắt kết nối
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	2200      	movs	r2, #0
 8001230:	615a      	str	r2, [r3, #20]
        while (SCH_list_head != 0 && SCH_list_head->Delay == 0) {
 8001232:	4b07      	ldr	r3, [pc, #28]	; (8001250 <SCH_Update+0x60>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d004      	beq.n	8001244 <SCH_Update+0x54>
 800123a:	4b05      	ldr	r3, [pc, #20]	; (8001250 <SCH_Update+0x60>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d0e7      	beq.n	8001214 <SCH_Update+0x24>
        }
    }
}
 8001244:	bf00      	nop
 8001246:	370c      	adds	r7, #12
 8001248:	46bd      	mov	sp, r7
 800124a:	bc80      	pop	{r7}
 800124c:	4770      	bx	lr
 800124e:	bf00      	nop
 8001250:	20000110 	.word	0x20000110

08001254 <SCH_Dispatch_Tasks>:

/**
 * @brief Hàm điều phối tác vụ (gọi trong while(1))
 */
void SCH_Dispatch_Tasks(void) {
 8001254:	b580      	push	{r7, lr}
 8001256:	b082      	sub	sp, #8
 8001258:	af00      	add	r7, sp, #0
    unsigned char Index;

    // Duyệt qua mảng task (bể chứa)
    for (Index = 0; Index < SCH_MAX_TASKS; Index++) {
 800125a:	2300      	movs	r3, #0
 800125c:	71fb      	strb	r3, [r7, #7]
 800125e:	e051      	b.n	8001304 <SCH_Dispatch_Tasks+0xb0>
        // Nếu task này có cờ RunMe
        if (SCH_tasks_G[Index].RunMe > 0) {
 8001260:	79fa      	ldrb	r2, [r7, #7]
 8001262:	492c      	ldr	r1, [pc, #176]	; (8001314 <SCH_Dispatch_Tasks+0xc0>)
 8001264:	4613      	mov	r3, r2
 8001266:	005b      	lsls	r3, r3, #1
 8001268:	4413      	add	r3, r2
 800126a:	00db      	lsls	r3, r3, #3
 800126c:	440b      	add	r3, r1
 800126e:	330c      	adds	r3, #12
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d043      	beq.n	80012fe <SCH_Dispatch_Tasks+0xaa>
            // 1. Chạy tác vụ
            (*SCH_tasks_G[Index].pTask)();
 8001276:	79fa      	ldrb	r2, [r7, #7]
 8001278:	4926      	ldr	r1, [pc, #152]	; (8001314 <SCH_Dispatch_Tasks+0xc0>)
 800127a:	4613      	mov	r3, r2
 800127c:	005b      	lsls	r3, r3, #1
 800127e:	4413      	add	r3, r2
 8001280:	00db      	lsls	r3, r3, #3
 8001282:	440b      	add	r3, r1
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	4798      	blx	r3

            // 2. Reset cờ
            SCH_tasks_G[Index].RunMe = 0;
 8001288:	79fa      	ldrb	r2, [r7, #7]
 800128a:	4922      	ldr	r1, [pc, #136]	; (8001314 <SCH_Dispatch_Tasks+0xc0>)
 800128c:	4613      	mov	r3, r2
 800128e:	005b      	lsls	r3, r3, #1
 8001290:	4413      	add	r3, r2
 8001292:	00db      	lsls	r3, r3, #3
 8001294:	440b      	add	r3, r1
 8001296:	330c      	adds	r3, #12
 8001298:	2200      	movs	r2, #0
 800129a:	701a      	strb	r2, [r3, #0]

            // 3. Nếu là tác vụ định kỳ
            if (SCH_tasks_G[Index].Period > 0) {
 800129c:	79fa      	ldrb	r2, [r7, #7]
 800129e:	491d      	ldr	r1, [pc, #116]	; (8001314 <SCH_Dispatch_Tasks+0xc0>)
 80012a0:	4613      	mov	r3, r2
 80012a2:	005b      	lsls	r3, r3, #1
 80012a4:	4413      	add	r3, r2
 80012a6:	00db      	lsls	r3, r3, #3
 80012a8:	440b      	add	r3, r1
 80012aa:	3308      	adds	r3, #8
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d01c      	beq.n	80012ec <SCH_Dispatch_Tasks+0x98>
                // Đặt lại delay và thêm lại vào danh sách
                SCH_tasks_G[Index].Delay = SCH_tasks_G[Index].Period;
 80012b2:	79f9      	ldrb	r1, [r7, #7]
 80012b4:	79fa      	ldrb	r2, [r7, #7]
 80012b6:	4817      	ldr	r0, [pc, #92]	; (8001314 <SCH_Dispatch_Tasks+0xc0>)
 80012b8:	460b      	mov	r3, r1
 80012ba:	005b      	lsls	r3, r3, #1
 80012bc:	440b      	add	r3, r1
 80012be:	00db      	lsls	r3, r3, #3
 80012c0:	4403      	add	r3, r0
 80012c2:	3308      	adds	r3, #8
 80012c4:	6819      	ldr	r1, [r3, #0]
 80012c6:	4813      	ldr	r0, [pc, #76]	; (8001314 <SCH_Dispatch_Tasks+0xc0>)
 80012c8:	4613      	mov	r3, r2
 80012ca:	005b      	lsls	r3, r3, #1
 80012cc:	4413      	add	r3, r2
 80012ce:	00db      	lsls	r3, r3, #3
 80012d0:	4403      	add	r3, r0
 80012d2:	3304      	adds	r3, #4
 80012d4:	6019      	str	r1, [r3, #0]
                SCH_Insert_Task_Sorted(&SCH_tasks_G[Index]);
 80012d6:	79fa      	ldrb	r2, [r7, #7]
 80012d8:	4613      	mov	r3, r2
 80012da:	005b      	lsls	r3, r3, #1
 80012dc:	4413      	add	r3, r2
 80012de:	00db      	lsls	r3, r3, #3
 80012e0:	4a0c      	ldr	r2, [pc, #48]	; (8001314 <SCH_Dispatch_Tasks+0xc0>)
 80012e2:	4413      	add	r3, r2
 80012e4:	4618      	mov	r0, r3
 80012e6:	f7ff fe81 	bl	8000fec <SCH_Insert_Task_Sorted>
 80012ea:	e008      	b.n	80012fe <SCH_Dispatch_Tasks+0xaa>
            }
            // 4. Nếu là tác vụ 1 lần, giải phóng nó
            else {
                SCH_tasks_G[Index].pTask = 0;
 80012ec:	79fa      	ldrb	r2, [r7, #7]
 80012ee:	4909      	ldr	r1, [pc, #36]	; (8001314 <SCH_Dispatch_Tasks+0xc0>)
 80012f0:	4613      	mov	r3, r2
 80012f2:	005b      	lsls	r3, r3, #1
 80012f4:	4413      	add	r3, r2
 80012f6:	00db      	lsls	r3, r3, #3
 80012f8:	440b      	add	r3, r1
 80012fa:	2200      	movs	r2, #0
 80012fc:	601a      	str	r2, [r3, #0]
    for (Index = 0; Index < SCH_MAX_TASKS; Index++) {
 80012fe:	79fb      	ldrb	r3, [r7, #7]
 8001300:	3301      	adds	r3, #1
 8001302:	71fb      	strb	r3, [r7, #7]
 8001304:	79fb      	ldrb	r3, [r7, #7]
 8001306:	2b09      	cmp	r3, #9
 8001308:	d9aa      	bls.n	8001260 <SCH_Dispatch_Tasks+0xc>
            }
        }
    }
}
 800130a:	bf00      	nop
 800130c:	bf00      	nop
 800130e:	3708      	adds	r7, #8
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}
 8001314:	200001bc 	.word	0x200001bc

08001318 <setTimer>:
#define TICK 1 // ms

struct TimerStruct timer[10];

void setTimer(int idx, int counter)
{
 8001318:	b480      	push	{r7}
 800131a:	b083      	sub	sp, #12
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
 8001320:	6039      	str	r1, [r7, #0]
	timer[idx].counter = counter / TICK;
 8001322:	4908      	ldr	r1, [pc, #32]	; (8001344 <setTimer+0x2c>)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	683a      	ldr	r2, [r7, #0]
 8001328:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
	timer[idx].flag = 0;
 800132c:	4a05      	ldr	r2, [pc, #20]	; (8001344 <setTimer+0x2c>)
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	00db      	lsls	r3, r3, #3
 8001332:	4413      	add	r3, r2
 8001334:	2200      	movs	r2, #0
 8001336:	605a      	str	r2, [r3, #4]
}
 8001338:	bf00      	nop
 800133a:	370c      	adds	r7, #12
 800133c:	46bd      	mov	sp, r7
 800133e:	bc80      	pop	{r7}
 8001340:	4770      	bx	lr
 8001342:	bf00      	nop
 8001344:	200002ac 	.word	0x200002ac

08001348 <timerRun>:

void timerRun()
{
 8001348:	b480      	push	{r7}
 800134a:	b083      	sub	sp, #12
 800134c:	af00      	add	r7, sp, #0
	for (int i = 0; i < 10; ++i)
 800134e:	2300      	movs	r3, #0
 8001350:	607b      	str	r3, [r7, #4]
 8001352:	e01d      	b.n	8001390 <timerRun+0x48>
	{
		if (timer[i].counter > 0)
 8001354:	4a13      	ldr	r2, [pc, #76]	; (80013a4 <timerRun+0x5c>)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800135c:	2b00      	cmp	r3, #0
 800135e:	dd14      	ble.n	800138a <timerRun+0x42>
		{
			--timer[i].counter;
 8001360:	4a10      	ldr	r2, [pc, #64]	; (80013a4 <timerRun+0x5c>)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001368:	1e5a      	subs	r2, r3, #1
 800136a:	490e      	ldr	r1, [pc, #56]	; (80013a4 <timerRun+0x5c>)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
			if (timer[i].counter <= 0)
 8001372:	4a0c      	ldr	r2, [pc, #48]	; (80013a4 <timerRun+0x5c>)
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800137a:	2b00      	cmp	r3, #0
 800137c:	dc05      	bgt.n	800138a <timerRun+0x42>
			{
				timer[i].flag = 1;
 800137e:	4a09      	ldr	r2, [pc, #36]	; (80013a4 <timerRun+0x5c>)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	00db      	lsls	r3, r3, #3
 8001384:	4413      	add	r3, r2
 8001386:	2201      	movs	r2, #1
 8001388:	605a      	str	r2, [r3, #4]
	for (int i = 0; i < 10; ++i)
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	3301      	adds	r3, #1
 800138e:	607b      	str	r3, [r7, #4]
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	2b09      	cmp	r3, #9
 8001394:	ddde      	ble.n	8001354 <timerRun+0xc>
			}
		}
	}
}
 8001396:	bf00      	nop
 8001398:	bf00      	nop
 800139a:	370c      	adds	r7, #12
 800139c:	46bd      	mov	sp, r7
 800139e:	bc80      	pop	{r7}
 80013a0:	4770      	bx	lr
 80013a2:	bf00      	nop
 80013a4:	200002ac 	.word	0x200002ac

080013a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b085      	sub	sp, #20
 80013ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80013ae:	4b15      	ldr	r3, [pc, #84]	; (8001404 <HAL_MspInit+0x5c>)
 80013b0:	699b      	ldr	r3, [r3, #24]
 80013b2:	4a14      	ldr	r2, [pc, #80]	; (8001404 <HAL_MspInit+0x5c>)
 80013b4:	f043 0301 	orr.w	r3, r3, #1
 80013b8:	6193      	str	r3, [r2, #24]
 80013ba:	4b12      	ldr	r3, [pc, #72]	; (8001404 <HAL_MspInit+0x5c>)
 80013bc:	699b      	ldr	r3, [r3, #24]
 80013be:	f003 0301 	and.w	r3, r3, #1
 80013c2:	60bb      	str	r3, [r7, #8]
 80013c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013c6:	4b0f      	ldr	r3, [pc, #60]	; (8001404 <HAL_MspInit+0x5c>)
 80013c8:	69db      	ldr	r3, [r3, #28]
 80013ca:	4a0e      	ldr	r2, [pc, #56]	; (8001404 <HAL_MspInit+0x5c>)
 80013cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013d0:	61d3      	str	r3, [r2, #28]
 80013d2:	4b0c      	ldr	r3, [pc, #48]	; (8001404 <HAL_MspInit+0x5c>)
 80013d4:	69db      	ldr	r3, [r3, #28]
 80013d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013da:	607b      	str	r3, [r7, #4]
 80013dc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80013de:	4b0a      	ldr	r3, [pc, #40]	; (8001408 <HAL_MspInit+0x60>)
 80013e0:	685b      	ldr	r3, [r3, #4]
 80013e2:	60fb      	str	r3, [r7, #12]
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80013ea:	60fb      	str	r3, [r7, #12]
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80013f2:	60fb      	str	r3, [r7, #12]
 80013f4:	4a04      	ldr	r2, [pc, #16]	; (8001408 <HAL_MspInit+0x60>)
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013fa:	bf00      	nop
 80013fc:	3714      	adds	r7, #20
 80013fe:	46bd      	mov	sp, r7
 8001400:	bc80      	pop	{r7}
 8001402:	4770      	bx	lr
 8001404:	40021000 	.word	0x40021000
 8001408:	40010000 	.word	0x40010000

0800140c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b08a      	sub	sp, #40	; 0x28
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001414:	f107 0314 	add.w	r3, r7, #20
 8001418:	2200      	movs	r2, #0
 800141a:	601a      	str	r2, [r3, #0]
 800141c:	605a      	str	r2, [r3, #4]
 800141e:	609a      	str	r2, [r3, #8]
 8001420:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	4a25      	ldr	r2, [pc, #148]	; (80014bc <HAL_I2C_MspInit+0xb0>)
 8001428:	4293      	cmp	r3, r2
 800142a:	d142      	bne.n	80014b2 <HAL_I2C_MspInit+0xa6>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800142c:	4b24      	ldr	r3, [pc, #144]	; (80014c0 <HAL_I2C_MspInit+0xb4>)
 800142e:	699b      	ldr	r3, [r3, #24]
 8001430:	4a23      	ldr	r2, [pc, #140]	; (80014c0 <HAL_I2C_MspInit+0xb4>)
 8001432:	f043 0308 	orr.w	r3, r3, #8
 8001436:	6193      	str	r3, [r2, #24]
 8001438:	4b21      	ldr	r3, [pc, #132]	; (80014c0 <HAL_I2C_MspInit+0xb4>)
 800143a:	699b      	ldr	r3, [r3, #24]
 800143c:	f003 0308 	and.w	r3, r3, #8
 8001440:	613b      	str	r3, [r7, #16]
 8001442:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001444:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001448:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800144a:	2312      	movs	r3, #18
 800144c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800144e:	2303      	movs	r3, #3
 8001450:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001452:	f107 0314 	add.w	r3, r7, #20
 8001456:	4619      	mov	r1, r3
 8001458:	481a      	ldr	r0, [pc, #104]	; (80014c4 <HAL_I2C_MspInit+0xb8>)
 800145a:	f000 fb1d 	bl	8001a98 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 800145e:	4b1a      	ldr	r3, [pc, #104]	; (80014c8 <HAL_I2C_MspInit+0xbc>)
 8001460:	685b      	ldr	r3, [r3, #4]
 8001462:	627b      	str	r3, [r7, #36]	; 0x24
 8001464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001466:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800146a:	627b      	str	r3, [r7, #36]	; 0x24
 800146c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800146e:	f043 0302 	orr.w	r3, r3, #2
 8001472:	627b      	str	r3, [r7, #36]	; 0x24
 8001474:	4a14      	ldr	r2, [pc, #80]	; (80014c8 <HAL_I2C_MspInit+0xbc>)
 8001476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001478:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800147a:	4b11      	ldr	r3, [pc, #68]	; (80014c0 <HAL_I2C_MspInit+0xb4>)
 800147c:	69db      	ldr	r3, [r3, #28]
 800147e:	4a10      	ldr	r2, [pc, #64]	; (80014c0 <HAL_I2C_MspInit+0xb4>)
 8001480:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001484:	61d3      	str	r3, [r2, #28]
 8001486:	4b0e      	ldr	r3, [pc, #56]	; (80014c0 <HAL_I2C_MspInit+0xb4>)
 8001488:	69db      	ldr	r3, [r3, #28]
 800148a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800148e:	60fb      	str	r3, [r7, #12]
 8001490:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001492:	2200      	movs	r2, #0
 8001494:	2100      	movs	r1, #0
 8001496:	201f      	movs	r0, #31
 8001498:	f000 fa41 	bl	800191e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800149c:	201f      	movs	r0, #31
 800149e:	f000 fa5a 	bl	8001956 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80014a2:	2200      	movs	r2, #0
 80014a4:	2100      	movs	r1, #0
 80014a6:	2020      	movs	r0, #32
 80014a8:	f000 fa39 	bl	800191e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80014ac:	2020      	movs	r0, #32
 80014ae:	f000 fa52 	bl	8001956 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80014b2:	bf00      	nop
 80014b4:	3728      	adds	r7, #40	; 0x28
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	40005400 	.word	0x40005400
 80014c0:	40021000 	.word	0x40021000
 80014c4:	40010c00 	.word	0x40010c00
 80014c8:	40010000 	.word	0x40010000

080014cc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b084      	sub	sp, #16
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80014dc:	d113      	bne.n	8001506 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80014de:	4b0c      	ldr	r3, [pc, #48]	; (8001510 <HAL_TIM_Base_MspInit+0x44>)
 80014e0:	69db      	ldr	r3, [r3, #28]
 80014e2:	4a0b      	ldr	r2, [pc, #44]	; (8001510 <HAL_TIM_Base_MspInit+0x44>)
 80014e4:	f043 0301 	orr.w	r3, r3, #1
 80014e8:	61d3      	str	r3, [r2, #28]
 80014ea:	4b09      	ldr	r3, [pc, #36]	; (8001510 <HAL_TIM_Base_MspInit+0x44>)
 80014ec:	69db      	ldr	r3, [r3, #28]
 80014ee:	f003 0301 	and.w	r3, r3, #1
 80014f2:	60fb      	str	r3, [r7, #12]
 80014f4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80014f6:	2200      	movs	r2, #0
 80014f8:	2100      	movs	r1, #0
 80014fa:	201c      	movs	r0, #28
 80014fc:	f000 fa0f 	bl	800191e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001500:	201c      	movs	r0, #28
 8001502:	f000 fa28 	bl	8001956 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001506:	bf00      	nop
 8001508:	3710      	adds	r7, #16
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	40021000 	.word	0x40021000

08001514 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001514:	b480      	push	{r7}
 8001516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001518:	e7fe      	b.n	8001518 <NMI_Handler+0x4>

0800151a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800151a:	b480      	push	{r7}
 800151c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800151e:	e7fe      	b.n	800151e <HardFault_Handler+0x4>

08001520 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001520:	b480      	push	{r7}
 8001522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001524:	e7fe      	b.n	8001524 <MemManage_Handler+0x4>

08001526 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001526:	b480      	push	{r7}
 8001528:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800152a:	e7fe      	b.n	800152a <BusFault_Handler+0x4>

0800152c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800152c:	b480      	push	{r7}
 800152e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001530:	e7fe      	b.n	8001530 <UsageFault_Handler+0x4>

08001532 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001532:	b480      	push	{r7}
 8001534:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001536:	bf00      	nop
 8001538:	46bd      	mov	sp, r7
 800153a:	bc80      	pop	{r7}
 800153c:	4770      	bx	lr

0800153e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800153e:	b480      	push	{r7}
 8001540:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001542:	bf00      	nop
 8001544:	46bd      	mov	sp, r7
 8001546:	bc80      	pop	{r7}
 8001548:	4770      	bx	lr

0800154a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800154a:	b480      	push	{r7}
 800154c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800154e:	bf00      	nop
 8001550:	46bd      	mov	sp, r7
 8001552:	bc80      	pop	{r7}
 8001554:	4770      	bx	lr

08001556 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001556:	b580      	push	{r7, lr}
 8001558:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800155a:	f000 f8c9 	bl	80016f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800155e:	bf00      	nop
 8001560:	bd80      	pop	{r7, pc}
	...

08001564 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001568:	4802      	ldr	r0, [pc, #8]	; (8001574 <TIM2_IRQHandler+0x10>)
 800156a:	f003 fa8f 	bl	8004a8c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800156e:	bf00      	nop
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	20000174 	.word	0x20000174

08001578 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 800157c:	4802      	ldr	r0, [pc, #8]	; (8001588 <I2C1_EV_IRQHandler+0x10>)
 800157e:	f000 fe95 	bl	80022ac <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001582:	bf00      	nop
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	20000120 	.word	0x20000120

0800158c <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001590:	4802      	ldr	r0, [pc, #8]	; (800159c <I2C1_ER_IRQHandler+0x10>)
 8001592:	f000 fffc 	bl	800258e <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001596:	bf00      	nop
 8001598:	bd80      	pop	{r7, pc}
 800159a:	bf00      	nop
 800159c:	20000120 	.word	0x20000120

080015a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b086      	sub	sp, #24
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015a8:	4a14      	ldr	r2, [pc, #80]	; (80015fc <_sbrk+0x5c>)
 80015aa:	4b15      	ldr	r3, [pc, #84]	; (8001600 <_sbrk+0x60>)
 80015ac:	1ad3      	subs	r3, r2, r3
 80015ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015b0:	697b      	ldr	r3, [r7, #20]
 80015b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015b4:	4b13      	ldr	r3, [pc, #76]	; (8001604 <_sbrk+0x64>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d102      	bne.n	80015c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015bc:	4b11      	ldr	r3, [pc, #68]	; (8001604 <_sbrk+0x64>)
 80015be:	4a12      	ldr	r2, [pc, #72]	; (8001608 <_sbrk+0x68>)
 80015c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015c2:	4b10      	ldr	r3, [pc, #64]	; (8001604 <_sbrk+0x64>)
 80015c4:	681a      	ldr	r2, [r3, #0]
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	4413      	add	r3, r2
 80015ca:	693a      	ldr	r2, [r7, #16]
 80015cc:	429a      	cmp	r2, r3
 80015ce:	d207      	bcs.n	80015e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015d0:	f003 fdac 	bl	800512c <__errno>
 80015d4:	4603      	mov	r3, r0
 80015d6:	220c      	movs	r2, #12
 80015d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015da:	f04f 33ff 	mov.w	r3, #4294967295
 80015de:	e009      	b.n	80015f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015e0:	4b08      	ldr	r3, [pc, #32]	; (8001604 <_sbrk+0x64>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015e6:	4b07      	ldr	r3, [pc, #28]	; (8001604 <_sbrk+0x64>)
 80015e8:	681a      	ldr	r2, [r3, #0]
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	4413      	add	r3, r2
 80015ee:	4a05      	ldr	r2, [pc, #20]	; (8001604 <_sbrk+0x64>)
 80015f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015f2:	68fb      	ldr	r3, [r7, #12]
}
 80015f4:	4618      	mov	r0, r3
 80015f6:	3718      	adds	r7, #24
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}
 80015fc:	20005000 	.word	0x20005000
 8001600:	00000400 	.word	0x00000400
 8001604:	20000114 	.word	0x20000114
 8001608:	20000310 	.word	0x20000310

0800160c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001610:	bf00      	nop
 8001612:	46bd      	mov	sp, r7
 8001614:	bc80      	pop	{r7}
 8001616:	4770      	bx	lr

08001618 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001618:	f7ff fff8 	bl	800160c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800161c:	480b      	ldr	r0, [pc, #44]	; (800164c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800161e:	490c      	ldr	r1, [pc, #48]	; (8001650 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001620:	4a0c      	ldr	r2, [pc, #48]	; (8001654 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001622:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001624:	e002      	b.n	800162c <LoopCopyDataInit>

08001626 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001626:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001628:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800162a:	3304      	adds	r3, #4

0800162c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800162c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800162e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001630:	d3f9      	bcc.n	8001626 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001632:	4a09      	ldr	r2, [pc, #36]	; (8001658 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001634:	4c09      	ldr	r4, [pc, #36]	; (800165c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001636:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001638:	e001      	b.n	800163e <LoopFillZerobss>

0800163a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800163a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800163c:	3204      	adds	r2, #4

0800163e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800163e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001640:	d3fb      	bcc.n	800163a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001642:	f003 fd79 	bl	8005138 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001646:	f7ff fb19 	bl	8000c7c <main>
  bx lr
 800164a:	4770      	bx	lr
  ldr r0, =_sdata
 800164c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001650:	200000d8 	.word	0x200000d8
  ldr r2, =_sidata
 8001654:	08005b84 	.word	0x08005b84
  ldr r2, =_sbss
 8001658:	200000d8 	.word	0x200000d8
  ldr r4, =_ebss
 800165c:	20000310 	.word	0x20000310

08001660 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001660:	e7fe      	b.n	8001660 <ADC1_2_IRQHandler>
	...

08001664 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001668:	4b08      	ldr	r3, [pc, #32]	; (800168c <HAL_Init+0x28>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4a07      	ldr	r2, [pc, #28]	; (800168c <HAL_Init+0x28>)
 800166e:	f043 0310 	orr.w	r3, r3, #16
 8001672:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001674:	2003      	movs	r0, #3
 8001676:	f000 f947 	bl	8001908 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800167a:	2000      	movs	r0, #0
 800167c:	f000 f808 	bl	8001690 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001680:	f7ff fe92 	bl	80013a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001684:	2300      	movs	r3, #0
}
 8001686:	4618      	mov	r0, r3
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	40022000 	.word	0x40022000

08001690 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b082      	sub	sp, #8
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001698:	4b12      	ldr	r3, [pc, #72]	; (80016e4 <HAL_InitTick+0x54>)
 800169a:	681a      	ldr	r2, [r3, #0]
 800169c:	4b12      	ldr	r3, [pc, #72]	; (80016e8 <HAL_InitTick+0x58>)
 800169e:	781b      	ldrb	r3, [r3, #0]
 80016a0:	4619      	mov	r1, r3
 80016a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80016aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80016ae:	4618      	mov	r0, r3
 80016b0:	f000 f95f 	bl	8001972 <HAL_SYSTICK_Config>
 80016b4:	4603      	mov	r3, r0
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d001      	beq.n	80016be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80016ba:	2301      	movs	r3, #1
 80016bc:	e00e      	b.n	80016dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	2b0f      	cmp	r3, #15
 80016c2:	d80a      	bhi.n	80016da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016c4:	2200      	movs	r2, #0
 80016c6:	6879      	ldr	r1, [r7, #4]
 80016c8:	f04f 30ff 	mov.w	r0, #4294967295
 80016cc:	f000 f927 	bl	800191e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80016d0:	4a06      	ldr	r2, [pc, #24]	; (80016ec <HAL_InitTick+0x5c>)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80016d6:	2300      	movs	r3, #0
 80016d8:	e000      	b.n	80016dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80016da:	2301      	movs	r3, #1
}
 80016dc:	4618      	mov	r0, r3
 80016de:	3708      	adds	r7, #8
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	20000068 	.word	0x20000068
 80016e8:	20000070 	.word	0x20000070
 80016ec:	2000006c 	.word	0x2000006c

080016f0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016f0:	b480      	push	{r7}
 80016f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016f4:	4b05      	ldr	r3, [pc, #20]	; (800170c <HAL_IncTick+0x1c>)
 80016f6:	781b      	ldrb	r3, [r3, #0]
 80016f8:	461a      	mov	r2, r3
 80016fa:	4b05      	ldr	r3, [pc, #20]	; (8001710 <HAL_IncTick+0x20>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	4413      	add	r3, r2
 8001700:	4a03      	ldr	r2, [pc, #12]	; (8001710 <HAL_IncTick+0x20>)
 8001702:	6013      	str	r3, [r2, #0]
}
 8001704:	bf00      	nop
 8001706:	46bd      	mov	sp, r7
 8001708:	bc80      	pop	{r7}
 800170a:	4770      	bx	lr
 800170c:	20000070 	.word	0x20000070
 8001710:	200002fc 	.word	0x200002fc

08001714 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001714:	b480      	push	{r7}
 8001716:	af00      	add	r7, sp, #0
  return uwTick;
 8001718:	4b02      	ldr	r3, [pc, #8]	; (8001724 <HAL_GetTick+0x10>)
 800171a:	681b      	ldr	r3, [r3, #0]
}
 800171c:	4618      	mov	r0, r3
 800171e:	46bd      	mov	sp, r7
 8001720:	bc80      	pop	{r7}
 8001722:	4770      	bx	lr
 8001724:	200002fc 	.word	0x200002fc

08001728 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b084      	sub	sp, #16
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001730:	f7ff fff0 	bl	8001714 <HAL_GetTick>
 8001734:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001740:	d005      	beq.n	800174e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001742:	4b0a      	ldr	r3, [pc, #40]	; (800176c <HAL_Delay+0x44>)
 8001744:	781b      	ldrb	r3, [r3, #0]
 8001746:	461a      	mov	r2, r3
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	4413      	add	r3, r2
 800174c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800174e:	bf00      	nop
 8001750:	f7ff ffe0 	bl	8001714 <HAL_GetTick>
 8001754:	4602      	mov	r2, r0
 8001756:	68bb      	ldr	r3, [r7, #8]
 8001758:	1ad3      	subs	r3, r2, r3
 800175a:	68fa      	ldr	r2, [r7, #12]
 800175c:	429a      	cmp	r2, r3
 800175e:	d8f7      	bhi.n	8001750 <HAL_Delay+0x28>
  {
  }
}
 8001760:	bf00      	nop
 8001762:	bf00      	nop
 8001764:	3710      	adds	r7, #16
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	20000070 	.word	0x20000070

08001770 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001770:	b480      	push	{r7}
 8001772:	b085      	sub	sp, #20
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	f003 0307 	and.w	r3, r3, #7
 800177e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001780:	4b0c      	ldr	r3, [pc, #48]	; (80017b4 <__NVIC_SetPriorityGrouping+0x44>)
 8001782:	68db      	ldr	r3, [r3, #12]
 8001784:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001786:	68ba      	ldr	r2, [r7, #8]
 8001788:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800178c:	4013      	ands	r3, r2
 800178e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001794:	68bb      	ldr	r3, [r7, #8]
 8001796:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001798:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800179c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017a2:	4a04      	ldr	r2, [pc, #16]	; (80017b4 <__NVIC_SetPriorityGrouping+0x44>)
 80017a4:	68bb      	ldr	r3, [r7, #8]
 80017a6:	60d3      	str	r3, [r2, #12]
}
 80017a8:	bf00      	nop
 80017aa:	3714      	adds	r7, #20
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bc80      	pop	{r7}
 80017b0:	4770      	bx	lr
 80017b2:	bf00      	nop
 80017b4:	e000ed00 	.word	0xe000ed00

080017b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017b8:	b480      	push	{r7}
 80017ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017bc:	4b04      	ldr	r3, [pc, #16]	; (80017d0 <__NVIC_GetPriorityGrouping+0x18>)
 80017be:	68db      	ldr	r3, [r3, #12]
 80017c0:	0a1b      	lsrs	r3, r3, #8
 80017c2:	f003 0307 	and.w	r3, r3, #7
}
 80017c6:	4618      	mov	r0, r3
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bc80      	pop	{r7}
 80017cc:	4770      	bx	lr
 80017ce:	bf00      	nop
 80017d0:	e000ed00 	.word	0xe000ed00

080017d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b083      	sub	sp, #12
 80017d8:	af00      	add	r7, sp, #0
 80017da:	4603      	mov	r3, r0
 80017dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	db0b      	blt.n	80017fe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017e6:	79fb      	ldrb	r3, [r7, #7]
 80017e8:	f003 021f 	and.w	r2, r3, #31
 80017ec:	4906      	ldr	r1, [pc, #24]	; (8001808 <__NVIC_EnableIRQ+0x34>)
 80017ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017f2:	095b      	lsrs	r3, r3, #5
 80017f4:	2001      	movs	r0, #1
 80017f6:	fa00 f202 	lsl.w	r2, r0, r2
 80017fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80017fe:	bf00      	nop
 8001800:	370c      	adds	r7, #12
 8001802:	46bd      	mov	sp, r7
 8001804:	bc80      	pop	{r7}
 8001806:	4770      	bx	lr
 8001808:	e000e100 	.word	0xe000e100

0800180c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800180c:	b480      	push	{r7}
 800180e:	b083      	sub	sp, #12
 8001810:	af00      	add	r7, sp, #0
 8001812:	4603      	mov	r3, r0
 8001814:	6039      	str	r1, [r7, #0]
 8001816:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001818:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800181c:	2b00      	cmp	r3, #0
 800181e:	db0a      	blt.n	8001836 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	b2da      	uxtb	r2, r3
 8001824:	490c      	ldr	r1, [pc, #48]	; (8001858 <__NVIC_SetPriority+0x4c>)
 8001826:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800182a:	0112      	lsls	r2, r2, #4
 800182c:	b2d2      	uxtb	r2, r2
 800182e:	440b      	add	r3, r1
 8001830:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001834:	e00a      	b.n	800184c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	b2da      	uxtb	r2, r3
 800183a:	4908      	ldr	r1, [pc, #32]	; (800185c <__NVIC_SetPriority+0x50>)
 800183c:	79fb      	ldrb	r3, [r7, #7]
 800183e:	f003 030f 	and.w	r3, r3, #15
 8001842:	3b04      	subs	r3, #4
 8001844:	0112      	lsls	r2, r2, #4
 8001846:	b2d2      	uxtb	r2, r2
 8001848:	440b      	add	r3, r1
 800184a:	761a      	strb	r2, [r3, #24]
}
 800184c:	bf00      	nop
 800184e:	370c      	adds	r7, #12
 8001850:	46bd      	mov	sp, r7
 8001852:	bc80      	pop	{r7}
 8001854:	4770      	bx	lr
 8001856:	bf00      	nop
 8001858:	e000e100 	.word	0xe000e100
 800185c:	e000ed00 	.word	0xe000ed00

08001860 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001860:	b480      	push	{r7}
 8001862:	b089      	sub	sp, #36	; 0x24
 8001864:	af00      	add	r7, sp, #0
 8001866:	60f8      	str	r0, [r7, #12]
 8001868:	60b9      	str	r1, [r7, #8]
 800186a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	f003 0307 	and.w	r3, r3, #7
 8001872:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001874:	69fb      	ldr	r3, [r7, #28]
 8001876:	f1c3 0307 	rsb	r3, r3, #7
 800187a:	2b04      	cmp	r3, #4
 800187c:	bf28      	it	cs
 800187e:	2304      	movcs	r3, #4
 8001880:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001882:	69fb      	ldr	r3, [r7, #28]
 8001884:	3304      	adds	r3, #4
 8001886:	2b06      	cmp	r3, #6
 8001888:	d902      	bls.n	8001890 <NVIC_EncodePriority+0x30>
 800188a:	69fb      	ldr	r3, [r7, #28]
 800188c:	3b03      	subs	r3, #3
 800188e:	e000      	b.n	8001892 <NVIC_EncodePriority+0x32>
 8001890:	2300      	movs	r3, #0
 8001892:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001894:	f04f 32ff 	mov.w	r2, #4294967295
 8001898:	69bb      	ldr	r3, [r7, #24]
 800189a:	fa02 f303 	lsl.w	r3, r2, r3
 800189e:	43da      	mvns	r2, r3
 80018a0:	68bb      	ldr	r3, [r7, #8]
 80018a2:	401a      	ands	r2, r3
 80018a4:	697b      	ldr	r3, [r7, #20]
 80018a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018a8:	f04f 31ff 	mov.w	r1, #4294967295
 80018ac:	697b      	ldr	r3, [r7, #20]
 80018ae:	fa01 f303 	lsl.w	r3, r1, r3
 80018b2:	43d9      	mvns	r1, r3
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018b8:	4313      	orrs	r3, r2
         );
}
 80018ba:	4618      	mov	r0, r3
 80018bc:	3724      	adds	r7, #36	; 0x24
 80018be:	46bd      	mov	sp, r7
 80018c0:	bc80      	pop	{r7}
 80018c2:	4770      	bx	lr

080018c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b082      	sub	sp, #8
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	3b01      	subs	r3, #1
 80018d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80018d4:	d301      	bcc.n	80018da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018d6:	2301      	movs	r3, #1
 80018d8:	e00f      	b.n	80018fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018da:	4a0a      	ldr	r2, [pc, #40]	; (8001904 <SysTick_Config+0x40>)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	3b01      	subs	r3, #1
 80018e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018e2:	210f      	movs	r1, #15
 80018e4:	f04f 30ff 	mov.w	r0, #4294967295
 80018e8:	f7ff ff90 	bl	800180c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018ec:	4b05      	ldr	r3, [pc, #20]	; (8001904 <SysTick_Config+0x40>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018f2:	4b04      	ldr	r3, [pc, #16]	; (8001904 <SysTick_Config+0x40>)
 80018f4:	2207      	movs	r2, #7
 80018f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018f8:	2300      	movs	r3, #0
}
 80018fa:	4618      	mov	r0, r3
 80018fc:	3708      	adds	r7, #8
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	e000e010 	.word	0xe000e010

08001908 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b082      	sub	sp, #8
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001910:	6878      	ldr	r0, [r7, #4]
 8001912:	f7ff ff2d 	bl	8001770 <__NVIC_SetPriorityGrouping>
}
 8001916:	bf00      	nop
 8001918:	3708      	adds	r7, #8
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}

0800191e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800191e:	b580      	push	{r7, lr}
 8001920:	b086      	sub	sp, #24
 8001922:	af00      	add	r7, sp, #0
 8001924:	4603      	mov	r3, r0
 8001926:	60b9      	str	r1, [r7, #8]
 8001928:	607a      	str	r2, [r7, #4]
 800192a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800192c:	2300      	movs	r3, #0
 800192e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001930:	f7ff ff42 	bl	80017b8 <__NVIC_GetPriorityGrouping>
 8001934:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001936:	687a      	ldr	r2, [r7, #4]
 8001938:	68b9      	ldr	r1, [r7, #8]
 800193a:	6978      	ldr	r0, [r7, #20]
 800193c:	f7ff ff90 	bl	8001860 <NVIC_EncodePriority>
 8001940:	4602      	mov	r2, r0
 8001942:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001946:	4611      	mov	r1, r2
 8001948:	4618      	mov	r0, r3
 800194a:	f7ff ff5f 	bl	800180c <__NVIC_SetPriority>
}
 800194e:	bf00      	nop
 8001950:	3718      	adds	r7, #24
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}

08001956 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001956:	b580      	push	{r7, lr}
 8001958:	b082      	sub	sp, #8
 800195a:	af00      	add	r7, sp, #0
 800195c:	4603      	mov	r3, r0
 800195e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001960:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001964:	4618      	mov	r0, r3
 8001966:	f7ff ff35 	bl	80017d4 <__NVIC_EnableIRQ>
}
 800196a:	bf00      	nop
 800196c:	3708      	adds	r7, #8
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}

08001972 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001972:	b580      	push	{r7, lr}
 8001974:	b082      	sub	sp, #8
 8001976:	af00      	add	r7, sp, #0
 8001978:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800197a:	6878      	ldr	r0, [r7, #4]
 800197c:	f7ff ffa2 	bl	80018c4 <SysTick_Config>
 8001980:	4603      	mov	r3, r0
}
 8001982:	4618      	mov	r0, r3
 8001984:	3708      	adds	r7, #8
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}
	...

0800198c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800198c:	b580      	push	{r7, lr}
 800198e:	b084      	sub	sp, #16
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001994:	2300      	movs	r3, #0
 8001996:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800199e:	b2db      	uxtb	r3, r3
 80019a0:	2b02      	cmp	r3, #2
 80019a2:	d005      	beq.n	80019b0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	2204      	movs	r2, #4
 80019a8:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80019aa:	2301      	movs	r3, #1
 80019ac:	73fb      	strb	r3, [r7, #15]
 80019ae:	e051      	b.n	8001a54 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	681a      	ldr	r2, [r3, #0]
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f022 020e 	bic.w	r2, r2, #14
 80019be:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	681a      	ldr	r2, [r3, #0]
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f022 0201 	bic.w	r2, r2, #1
 80019ce:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4a22      	ldr	r2, [pc, #136]	; (8001a60 <HAL_DMA_Abort_IT+0xd4>)
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d029      	beq.n	8001a2e <HAL_DMA_Abort_IT+0xa2>
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4a21      	ldr	r2, [pc, #132]	; (8001a64 <HAL_DMA_Abort_IT+0xd8>)
 80019e0:	4293      	cmp	r3, r2
 80019e2:	d022      	beq.n	8001a2a <HAL_DMA_Abort_IT+0x9e>
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4a1f      	ldr	r2, [pc, #124]	; (8001a68 <HAL_DMA_Abort_IT+0xdc>)
 80019ea:	4293      	cmp	r3, r2
 80019ec:	d01a      	beq.n	8001a24 <HAL_DMA_Abort_IT+0x98>
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4a1e      	ldr	r2, [pc, #120]	; (8001a6c <HAL_DMA_Abort_IT+0xe0>)
 80019f4:	4293      	cmp	r3, r2
 80019f6:	d012      	beq.n	8001a1e <HAL_DMA_Abort_IT+0x92>
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4a1c      	ldr	r2, [pc, #112]	; (8001a70 <HAL_DMA_Abort_IT+0xe4>)
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d00a      	beq.n	8001a18 <HAL_DMA_Abort_IT+0x8c>
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	4a1b      	ldr	r2, [pc, #108]	; (8001a74 <HAL_DMA_Abort_IT+0xe8>)
 8001a08:	4293      	cmp	r3, r2
 8001a0a:	d102      	bne.n	8001a12 <HAL_DMA_Abort_IT+0x86>
 8001a0c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001a10:	e00e      	b.n	8001a30 <HAL_DMA_Abort_IT+0xa4>
 8001a12:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001a16:	e00b      	b.n	8001a30 <HAL_DMA_Abort_IT+0xa4>
 8001a18:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a1c:	e008      	b.n	8001a30 <HAL_DMA_Abort_IT+0xa4>
 8001a1e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a22:	e005      	b.n	8001a30 <HAL_DMA_Abort_IT+0xa4>
 8001a24:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a28:	e002      	b.n	8001a30 <HAL_DMA_Abort_IT+0xa4>
 8001a2a:	2310      	movs	r3, #16
 8001a2c:	e000      	b.n	8001a30 <HAL_DMA_Abort_IT+0xa4>
 8001a2e:	2301      	movs	r3, #1
 8001a30:	4a11      	ldr	r2, [pc, #68]	; (8001a78 <HAL_DMA_Abort_IT+0xec>)
 8001a32:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	2201      	movs	r2, #1
 8001a38:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	2200      	movs	r2, #0
 8001a40:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d003      	beq.n	8001a54 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a50:	6878      	ldr	r0, [r7, #4]
 8001a52:	4798      	blx	r3
    } 
  }
  return status;
 8001a54:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	3710      	adds	r7, #16
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	40020008 	.word	0x40020008
 8001a64:	4002001c 	.word	0x4002001c
 8001a68:	40020030 	.word	0x40020030
 8001a6c:	40020044 	.word	0x40020044
 8001a70:	40020058 	.word	0x40020058
 8001a74:	4002006c 	.word	0x4002006c
 8001a78:	40020000 	.word	0x40020000

08001a7c <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b083      	sub	sp, #12
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001a8a:	b2db      	uxtb	r3, r3
}
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	370c      	adds	r7, #12
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bc80      	pop	{r7}
 8001a94:	4770      	bx	lr
	...

08001a98 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	b08b      	sub	sp, #44	; 0x2c
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
 8001aa0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001aaa:	e169      	b.n	8001d80 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001aac:	2201      	movs	r2, #1
 8001aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ab6:	683b      	ldr	r3, [r7, #0]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	69fa      	ldr	r2, [r7, #28]
 8001abc:	4013      	ands	r3, r2
 8001abe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001ac0:	69ba      	ldr	r2, [r7, #24]
 8001ac2:	69fb      	ldr	r3, [r7, #28]
 8001ac4:	429a      	cmp	r2, r3
 8001ac6:	f040 8158 	bne.w	8001d7a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	685b      	ldr	r3, [r3, #4]
 8001ace:	4a9a      	ldr	r2, [pc, #616]	; (8001d38 <HAL_GPIO_Init+0x2a0>)
 8001ad0:	4293      	cmp	r3, r2
 8001ad2:	d05e      	beq.n	8001b92 <HAL_GPIO_Init+0xfa>
 8001ad4:	4a98      	ldr	r2, [pc, #608]	; (8001d38 <HAL_GPIO_Init+0x2a0>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d875      	bhi.n	8001bc6 <HAL_GPIO_Init+0x12e>
 8001ada:	4a98      	ldr	r2, [pc, #608]	; (8001d3c <HAL_GPIO_Init+0x2a4>)
 8001adc:	4293      	cmp	r3, r2
 8001ade:	d058      	beq.n	8001b92 <HAL_GPIO_Init+0xfa>
 8001ae0:	4a96      	ldr	r2, [pc, #600]	; (8001d3c <HAL_GPIO_Init+0x2a4>)
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d86f      	bhi.n	8001bc6 <HAL_GPIO_Init+0x12e>
 8001ae6:	4a96      	ldr	r2, [pc, #600]	; (8001d40 <HAL_GPIO_Init+0x2a8>)
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d052      	beq.n	8001b92 <HAL_GPIO_Init+0xfa>
 8001aec:	4a94      	ldr	r2, [pc, #592]	; (8001d40 <HAL_GPIO_Init+0x2a8>)
 8001aee:	4293      	cmp	r3, r2
 8001af0:	d869      	bhi.n	8001bc6 <HAL_GPIO_Init+0x12e>
 8001af2:	4a94      	ldr	r2, [pc, #592]	; (8001d44 <HAL_GPIO_Init+0x2ac>)
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d04c      	beq.n	8001b92 <HAL_GPIO_Init+0xfa>
 8001af8:	4a92      	ldr	r2, [pc, #584]	; (8001d44 <HAL_GPIO_Init+0x2ac>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d863      	bhi.n	8001bc6 <HAL_GPIO_Init+0x12e>
 8001afe:	4a92      	ldr	r2, [pc, #584]	; (8001d48 <HAL_GPIO_Init+0x2b0>)
 8001b00:	4293      	cmp	r3, r2
 8001b02:	d046      	beq.n	8001b92 <HAL_GPIO_Init+0xfa>
 8001b04:	4a90      	ldr	r2, [pc, #576]	; (8001d48 <HAL_GPIO_Init+0x2b0>)
 8001b06:	4293      	cmp	r3, r2
 8001b08:	d85d      	bhi.n	8001bc6 <HAL_GPIO_Init+0x12e>
 8001b0a:	2b12      	cmp	r3, #18
 8001b0c:	d82a      	bhi.n	8001b64 <HAL_GPIO_Init+0xcc>
 8001b0e:	2b12      	cmp	r3, #18
 8001b10:	d859      	bhi.n	8001bc6 <HAL_GPIO_Init+0x12e>
 8001b12:	a201      	add	r2, pc, #4	; (adr r2, 8001b18 <HAL_GPIO_Init+0x80>)
 8001b14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b18:	08001b93 	.word	0x08001b93
 8001b1c:	08001b6d 	.word	0x08001b6d
 8001b20:	08001b7f 	.word	0x08001b7f
 8001b24:	08001bc1 	.word	0x08001bc1
 8001b28:	08001bc7 	.word	0x08001bc7
 8001b2c:	08001bc7 	.word	0x08001bc7
 8001b30:	08001bc7 	.word	0x08001bc7
 8001b34:	08001bc7 	.word	0x08001bc7
 8001b38:	08001bc7 	.word	0x08001bc7
 8001b3c:	08001bc7 	.word	0x08001bc7
 8001b40:	08001bc7 	.word	0x08001bc7
 8001b44:	08001bc7 	.word	0x08001bc7
 8001b48:	08001bc7 	.word	0x08001bc7
 8001b4c:	08001bc7 	.word	0x08001bc7
 8001b50:	08001bc7 	.word	0x08001bc7
 8001b54:	08001bc7 	.word	0x08001bc7
 8001b58:	08001bc7 	.word	0x08001bc7
 8001b5c:	08001b75 	.word	0x08001b75
 8001b60:	08001b89 	.word	0x08001b89
 8001b64:	4a79      	ldr	r2, [pc, #484]	; (8001d4c <HAL_GPIO_Init+0x2b4>)
 8001b66:	4293      	cmp	r3, r2
 8001b68:	d013      	beq.n	8001b92 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001b6a:	e02c      	b.n	8001bc6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	68db      	ldr	r3, [r3, #12]
 8001b70:	623b      	str	r3, [r7, #32]
          break;
 8001b72:	e029      	b.n	8001bc8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	68db      	ldr	r3, [r3, #12]
 8001b78:	3304      	adds	r3, #4
 8001b7a:	623b      	str	r3, [r7, #32]
          break;
 8001b7c:	e024      	b.n	8001bc8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	68db      	ldr	r3, [r3, #12]
 8001b82:	3308      	adds	r3, #8
 8001b84:	623b      	str	r3, [r7, #32]
          break;
 8001b86:	e01f      	b.n	8001bc8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	68db      	ldr	r3, [r3, #12]
 8001b8c:	330c      	adds	r3, #12
 8001b8e:	623b      	str	r3, [r7, #32]
          break;
 8001b90:	e01a      	b.n	8001bc8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	689b      	ldr	r3, [r3, #8]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d102      	bne.n	8001ba0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001b9a:	2304      	movs	r3, #4
 8001b9c:	623b      	str	r3, [r7, #32]
          break;
 8001b9e:	e013      	b.n	8001bc8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	689b      	ldr	r3, [r3, #8]
 8001ba4:	2b01      	cmp	r3, #1
 8001ba6:	d105      	bne.n	8001bb4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ba8:	2308      	movs	r3, #8
 8001baa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	69fa      	ldr	r2, [r7, #28]
 8001bb0:	611a      	str	r2, [r3, #16]
          break;
 8001bb2:	e009      	b.n	8001bc8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001bb4:	2308      	movs	r3, #8
 8001bb6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	69fa      	ldr	r2, [r7, #28]
 8001bbc:	615a      	str	r2, [r3, #20]
          break;
 8001bbe:	e003      	b.n	8001bc8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	623b      	str	r3, [r7, #32]
          break;
 8001bc4:	e000      	b.n	8001bc8 <HAL_GPIO_Init+0x130>
          break;
 8001bc6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001bc8:	69bb      	ldr	r3, [r7, #24]
 8001bca:	2bff      	cmp	r3, #255	; 0xff
 8001bcc:	d801      	bhi.n	8001bd2 <HAL_GPIO_Init+0x13a>
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	e001      	b.n	8001bd6 <HAL_GPIO_Init+0x13e>
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	3304      	adds	r3, #4
 8001bd6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001bd8:	69bb      	ldr	r3, [r7, #24]
 8001bda:	2bff      	cmp	r3, #255	; 0xff
 8001bdc:	d802      	bhi.n	8001be4 <HAL_GPIO_Init+0x14c>
 8001bde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001be0:	009b      	lsls	r3, r3, #2
 8001be2:	e002      	b.n	8001bea <HAL_GPIO_Init+0x152>
 8001be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001be6:	3b08      	subs	r3, #8
 8001be8:	009b      	lsls	r3, r3, #2
 8001bea:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001bec:	697b      	ldr	r3, [r7, #20]
 8001bee:	681a      	ldr	r2, [r3, #0]
 8001bf0:	210f      	movs	r1, #15
 8001bf2:	693b      	ldr	r3, [r7, #16]
 8001bf4:	fa01 f303 	lsl.w	r3, r1, r3
 8001bf8:	43db      	mvns	r3, r3
 8001bfa:	401a      	ands	r2, r3
 8001bfc:	6a39      	ldr	r1, [r7, #32]
 8001bfe:	693b      	ldr	r3, [r7, #16]
 8001c00:	fa01 f303 	lsl.w	r3, r1, r3
 8001c04:	431a      	orrs	r2, r3
 8001c06:	697b      	ldr	r3, [r7, #20]
 8001c08:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	f000 80b1 	beq.w	8001d7a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001c18:	4b4d      	ldr	r3, [pc, #308]	; (8001d50 <HAL_GPIO_Init+0x2b8>)
 8001c1a:	699b      	ldr	r3, [r3, #24]
 8001c1c:	4a4c      	ldr	r2, [pc, #304]	; (8001d50 <HAL_GPIO_Init+0x2b8>)
 8001c1e:	f043 0301 	orr.w	r3, r3, #1
 8001c22:	6193      	str	r3, [r2, #24]
 8001c24:	4b4a      	ldr	r3, [pc, #296]	; (8001d50 <HAL_GPIO_Init+0x2b8>)
 8001c26:	699b      	ldr	r3, [r3, #24]
 8001c28:	f003 0301 	and.w	r3, r3, #1
 8001c2c:	60bb      	str	r3, [r7, #8]
 8001c2e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001c30:	4a48      	ldr	r2, [pc, #288]	; (8001d54 <HAL_GPIO_Init+0x2bc>)
 8001c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c34:	089b      	lsrs	r3, r3, #2
 8001c36:	3302      	adds	r3, #2
 8001c38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c3c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c40:	f003 0303 	and.w	r3, r3, #3
 8001c44:	009b      	lsls	r3, r3, #2
 8001c46:	220f      	movs	r2, #15
 8001c48:	fa02 f303 	lsl.w	r3, r2, r3
 8001c4c:	43db      	mvns	r3, r3
 8001c4e:	68fa      	ldr	r2, [r7, #12]
 8001c50:	4013      	ands	r3, r2
 8001c52:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	4a40      	ldr	r2, [pc, #256]	; (8001d58 <HAL_GPIO_Init+0x2c0>)
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	d013      	beq.n	8001c84 <HAL_GPIO_Init+0x1ec>
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	4a3f      	ldr	r2, [pc, #252]	; (8001d5c <HAL_GPIO_Init+0x2c4>)
 8001c60:	4293      	cmp	r3, r2
 8001c62:	d00d      	beq.n	8001c80 <HAL_GPIO_Init+0x1e8>
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	4a3e      	ldr	r2, [pc, #248]	; (8001d60 <HAL_GPIO_Init+0x2c8>)
 8001c68:	4293      	cmp	r3, r2
 8001c6a:	d007      	beq.n	8001c7c <HAL_GPIO_Init+0x1e4>
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	4a3d      	ldr	r2, [pc, #244]	; (8001d64 <HAL_GPIO_Init+0x2cc>)
 8001c70:	4293      	cmp	r3, r2
 8001c72:	d101      	bne.n	8001c78 <HAL_GPIO_Init+0x1e0>
 8001c74:	2303      	movs	r3, #3
 8001c76:	e006      	b.n	8001c86 <HAL_GPIO_Init+0x1ee>
 8001c78:	2304      	movs	r3, #4
 8001c7a:	e004      	b.n	8001c86 <HAL_GPIO_Init+0x1ee>
 8001c7c:	2302      	movs	r3, #2
 8001c7e:	e002      	b.n	8001c86 <HAL_GPIO_Init+0x1ee>
 8001c80:	2301      	movs	r3, #1
 8001c82:	e000      	b.n	8001c86 <HAL_GPIO_Init+0x1ee>
 8001c84:	2300      	movs	r3, #0
 8001c86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c88:	f002 0203 	and.w	r2, r2, #3
 8001c8c:	0092      	lsls	r2, r2, #2
 8001c8e:	4093      	lsls	r3, r2
 8001c90:	68fa      	ldr	r2, [r7, #12]
 8001c92:	4313      	orrs	r3, r2
 8001c94:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001c96:	492f      	ldr	r1, [pc, #188]	; (8001d54 <HAL_GPIO_Init+0x2bc>)
 8001c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c9a:	089b      	lsrs	r3, r3, #2
 8001c9c:	3302      	adds	r3, #2
 8001c9e:	68fa      	ldr	r2, [r7, #12]
 8001ca0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	685b      	ldr	r3, [r3, #4]
 8001ca8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d006      	beq.n	8001cbe <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001cb0:	4b2d      	ldr	r3, [pc, #180]	; (8001d68 <HAL_GPIO_Init+0x2d0>)
 8001cb2:	689a      	ldr	r2, [r3, #8]
 8001cb4:	492c      	ldr	r1, [pc, #176]	; (8001d68 <HAL_GPIO_Init+0x2d0>)
 8001cb6:	69bb      	ldr	r3, [r7, #24]
 8001cb8:	4313      	orrs	r3, r2
 8001cba:	608b      	str	r3, [r1, #8]
 8001cbc:	e006      	b.n	8001ccc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001cbe:	4b2a      	ldr	r3, [pc, #168]	; (8001d68 <HAL_GPIO_Init+0x2d0>)
 8001cc0:	689a      	ldr	r2, [r3, #8]
 8001cc2:	69bb      	ldr	r3, [r7, #24]
 8001cc4:	43db      	mvns	r3, r3
 8001cc6:	4928      	ldr	r1, [pc, #160]	; (8001d68 <HAL_GPIO_Init+0x2d0>)
 8001cc8:	4013      	ands	r3, r2
 8001cca:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d006      	beq.n	8001ce6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001cd8:	4b23      	ldr	r3, [pc, #140]	; (8001d68 <HAL_GPIO_Init+0x2d0>)
 8001cda:	68da      	ldr	r2, [r3, #12]
 8001cdc:	4922      	ldr	r1, [pc, #136]	; (8001d68 <HAL_GPIO_Init+0x2d0>)
 8001cde:	69bb      	ldr	r3, [r7, #24]
 8001ce0:	4313      	orrs	r3, r2
 8001ce2:	60cb      	str	r3, [r1, #12]
 8001ce4:	e006      	b.n	8001cf4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001ce6:	4b20      	ldr	r3, [pc, #128]	; (8001d68 <HAL_GPIO_Init+0x2d0>)
 8001ce8:	68da      	ldr	r2, [r3, #12]
 8001cea:	69bb      	ldr	r3, [r7, #24]
 8001cec:	43db      	mvns	r3, r3
 8001cee:	491e      	ldr	r1, [pc, #120]	; (8001d68 <HAL_GPIO_Init+0x2d0>)
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d006      	beq.n	8001d0e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001d00:	4b19      	ldr	r3, [pc, #100]	; (8001d68 <HAL_GPIO_Init+0x2d0>)
 8001d02:	685a      	ldr	r2, [r3, #4]
 8001d04:	4918      	ldr	r1, [pc, #96]	; (8001d68 <HAL_GPIO_Init+0x2d0>)
 8001d06:	69bb      	ldr	r3, [r7, #24]
 8001d08:	4313      	orrs	r3, r2
 8001d0a:	604b      	str	r3, [r1, #4]
 8001d0c:	e006      	b.n	8001d1c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001d0e:	4b16      	ldr	r3, [pc, #88]	; (8001d68 <HAL_GPIO_Init+0x2d0>)
 8001d10:	685a      	ldr	r2, [r3, #4]
 8001d12:	69bb      	ldr	r3, [r7, #24]
 8001d14:	43db      	mvns	r3, r3
 8001d16:	4914      	ldr	r1, [pc, #80]	; (8001d68 <HAL_GPIO_Init+0x2d0>)
 8001d18:	4013      	ands	r3, r2
 8001d1a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d021      	beq.n	8001d6c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001d28:	4b0f      	ldr	r3, [pc, #60]	; (8001d68 <HAL_GPIO_Init+0x2d0>)
 8001d2a:	681a      	ldr	r2, [r3, #0]
 8001d2c:	490e      	ldr	r1, [pc, #56]	; (8001d68 <HAL_GPIO_Init+0x2d0>)
 8001d2e:	69bb      	ldr	r3, [r7, #24]
 8001d30:	4313      	orrs	r3, r2
 8001d32:	600b      	str	r3, [r1, #0]
 8001d34:	e021      	b.n	8001d7a <HAL_GPIO_Init+0x2e2>
 8001d36:	bf00      	nop
 8001d38:	10320000 	.word	0x10320000
 8001d3c:	10310000 	.word	0x10310000
 8001d40:	10220000 	.word	0x10220000
 8001d44:	10210000 	.word	0x10210000
 8001d48:	10120000 	.word	0x10120000
 8001d4c:	10110000 	.word	0x10110000
 8001d50:	40021000 	.word	0x40021000
 8001d54:	40010000 	.word	0x40010000
 8001d58:	40010800 	.word	0x40010800
 8001d5c:	40010c00 	.word	0x40010c00
 8001d60:	40011000 	.word	0x40011000
 8001d64:	40011400 	.word	0x40011400
 8001d68:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001d6c:	4b0b      	ldr	r3, [pc, #44]	; (8001d9c <HAL_GPIO_Init+0x304>)
 8001d6e:	681a      	ldr	r2, [r3, #0]
 8001d70:	69bb      	ldr	r3, [r7, #24]
 8001d72:	43db      	mvns	r3, r3
 8001d74:	4909      	ldr	r1, [pc, #36]	; (8001d9c <HAL_GPIO_Init+0x304>)
 8001d76:	4013      	ands	r3, r2
 8001d78:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d7c:	3301      	adds	r3, #1
 8001d7e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	681a      	ldr	r2, [r3, #0]
 8001d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d86:	fa22 f303 	lsr.w	r3, r2, r3
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	f47f ae8e 	bne.w	8001aac <HAL_GPIO_Init+0x14>
  }
}
 8001d90:	bf00      	nop
 8001d92:	bf00      	nop
 8001d94:	372c      	adds	r7, #44	; 0x2c
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bc80      	pop	{r7}
 8001d9a:	4770      	bx	lr
 8001d9c:	40010400 	.word	0x40010400

08001da0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001da0:	b480      	push	{r7}
 8001da2:	b085      	sub	sp, #20
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
 8001da8:	460b      	mov	r3, r1
 8001daa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	689a      	ldr	r2, [r3, #8]
 8001db0:	887b      	ldrh	r3, [r7, #2]
 8001db2:	4013      	ands	r3, r2
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d002      	beq.n	8001dbe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001db8:	2301      	movs	r3, #1
 8001dba:	73fb      	strb	r3, [r7, #15]
 8001dbc:	e001      	b.n	8001dc2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001dc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	3714      	adds	r7, #20
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bc80      	pop	{r7}
 8001dcc:	4770      	bx	lr

08001dce <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001dce:	b480      	push	{r7}
 8001dd0:	b083      	sub	sp, #12
 8001dd2:	af00      	add	r7, sp, #0
 8001dd4:	6078      	str	r0, [r7, #4]
 8001dd6:	460b      	mov	r3, r1
 8001dd8:	807b      	strh	r3, [r7, #2]
 8001dda:	4613      	mov	r3, r2
 8001ddc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001dde:	787b      	ldrb	r3, [r7, #1]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d003      	beq.n	8001dec <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001de4:	887a      	ldrh	r2, [r7, #2]
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001dea:	e003      	b.n	8001df4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001dec:	887b      	ldrh	r3, [r7, #2]
 8001dee:	041a      	lsls	r2, r3, #16
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	611a      	str	r2, [r3, #16]
}
 8001df4:	bf00      	nop
 8001df6:	370c      	adds	r7, #12
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bc80      	pop	{r7}
 8001dfc:	4770      	bx	lr
	...

08001e00 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b084      	sub	sp, #16
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d101      	bne.n	8001e12 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	e12b      	b.n	800206a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e18:	b2db      	uxtb	r3, r3
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d106      	bne.n	8001e2c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2200      	movs	r2, #0
 8001e22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001e26:	6878      	ldr	r0, [r7, #4]
 8001e28:	f7ff faf0 	bl	800140c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	2224      	movs	r2, #36	; 0x24
 8001e30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	681a      	ldr	r2, [r3, #0]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f022 0201 	bic.w	r2, r2, #1
 8001e42:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	681a      	ldr	r2, [r3, #0]
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001e52:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	681a      	ldr	r2, [r3, #0]
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001e62:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001e64:	f002 fd3e 	bl	80048e4 <HAL_RCC_GetPCLK1Freq>
 8001e68:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	4a81      	ldr	r2, [pc, #516]	; (8002074 <HAL_I2C_Init+0x274>)
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d807      	bhi.n	8001e84 <HAL_I2C_Init+0x84>
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	4a80      	ldr	r2, [pc, #512]	; (8002078 <HAL_I2C_Init+0x278>)
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	bf94      	ite	ls
 8001e7c:	2301      	movls	r3, #1
 8001e7e:	2300      	movhi	r3, #0
 8001e80:	b2db      	uxtb	r3, r3
 8001e82:	e006      	b.n	8001e92 <HAL_I2C_Init+0x92>
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	4a7d      	ldr	r2, [pc, #500]	; (800207c <HAL_I2C_Init+0x27c>)
 8001e88:	4293      	cmp	r3, r2
 8001e8a:	bf94      	ite	ls
 8001e8c:	2301      	movls	r3, #1
 8001e8e:	2300      	movhi	r3, #0
 8001e90:	b2db      	uxtb	r3, r3
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d001      	beq.n	8001e9a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001e96:	2301      	movs	r3, #1
 8001e98:	e0e7      	b.n	800206a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	4a78      	ldr	r2, [pc, #480]	; (8002080 <HAL_I2C_Init+0x280>)
 8001e9e:	fba2 2303 	umull	r2, r3, r2, r3
 8001ea2:	0c9b      	lsrs	r3, r3, #18
 8001ea4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	68ba      	ldr	r2, [r7, #8]
 8001eb6:	430a      	orrs	r2, r1
 8001eb8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	6a1b      	ldr	r3, [r3, #32]
 8001ec0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	4a6a      	ldr	r2, [pc, #424]	; (8002074 <HAL_I2C_Init+0x274>)
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d802      	bhi.n	8001ed4 <HAL_I2C_Init+0xd4>
 8001ece:	68bb      	ldr	r3, [r7, #8]
 8001ed0:	3301      	adds	r3, #1
 8001ed2:	e009      	b.n	8001ee8 <HAL_I2C_Init+0xe8>
 8001ed4:	68bb      	ldr	r3, [r7, #8]
 8001ed6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001eda:	fb02 f303 	mul.w	r3, r2, r3
 8001ede:	4a69      	ldr	r2, [pc, #420]	; (8002084 <HAL_I2C_Init+0x284>)
 8001ee0:	fba2 2303 	umull	r2, r3, r2, r3
 8001ee4:	099b      	lsrs	r3, r3, #6
 8001ee6:	3301      	adds	r3, #1
 8001ee8:	687a      	ldr	r2, [r7, #4]
 8001eea:	6812      	ldr	r2, [r2, #0]
 8001eec:	430b      	orrs	r3, r1
 8001eee:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	69db      	ldr	r3, [r3, #28]
 8001ef6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001efa:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	495c      	ldr	r1, [pc, #368]	; (8002074 <HAL_I2C_Init+0x274>)
 8001f04:	428b      	cmp	r3, r1
 8001f06:	d819      	bhi.n	8001f3c <HAL_I2C_Init+0x13c>
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	1e59      	subs	r1, r3, #1
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	005b      	lsls	r3, r3, #1
 8001f12:	fbb1 f3f3 	udiv	r3, r1, r3
 8001f16:	1c59      	adds	r1, r3, #1
 8001f18:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001f1c:	400b      	ands	r3, r1
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d00a      	beq.n	8001f38 <HAL_I2C_Init+0x138>
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	1e59      	subs	r1, r3, #1
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	685b      	ldr	r3, [r3, #4]
 8001f2a:	005b      	lsls	r3, r3, #1
 8001f2c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001f30:	3301      	adds	r3, #1
 8001f32:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f36:	e051      	b.n	8001fdc <HAL_I2C_Init+0x1dc>
 8001f38:	2304      	movs	r3, #4
 8001f3a:	e04f      	b.n	8001fdc <HAL_I2C_Init+0x1dc>
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	689b      	ldr	r3, [r3, #8]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d111      	bne.n	8001f68 <HAL_I2C_Init+0x168>
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	1e58      	subs	r0, r3, #1
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6859      	ldr	r1, [r3, #4]
 8001f4c:	460b      	mov	r3, r1
 8001f4e:	005b      	lsls	r3, r3, #1
 8001f50:	440b      	add	r3, r1
 8001f52:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f56:	3301      	adds	r3, #1
 8001f58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	bf0c      	ite	eq
 8001f60:	2301      	moveq	r3, #1
 8001f62:	2300      	movne	r3, #0
 8001f64:	b2db      	uxtb	r3, r3
 8001f66:	e012      	b.n	8001f8e <HAL_I2C_Init+0x18e>
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	1e58      	subs	r0, r3, #1
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6859      	ldr	r1, [r3, #4]
 8001f70:	460b      	mov	r3, r1
 8001f72:	009b      	lsls	r3, r3, #2
 8001f74:	440b      	add	r3, r1
 8001f76:	0099      	lsls	r1, r3, #2
 8001f78:	440b      	add	r3, r1
 8001f7a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f7e:	3301      	adds	r3, #1
 8001f80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	bf0c      	ite	eq
 8001f88:	2301      	moveq	r3, #1
 8001f8a:	2300      	movne	r3, #0
 8001f8c:	b2db      	uxtb	r3, r3
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d001      	beq.n	8001f96 <HAL_I2C_Init+0x196>
 8001f92:	2301      	movs	r3, #1
 8001f94:	e022      	b.n	8001fdc <HAL_I2C_Init+0x1dc>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	689b      	ldr	r3, [r3, #8]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d10e      	bne.n	8001fbc <HAL_I2C_Init+0x1bc>
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	1e58      	subs	r0, r3, #1
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6859      	ldr	r1, [r3, #4]
 8001fa6:	460b      	mov	r3, r1
 8001fa8:	005b      	lsls	r3, r3, #1
 8001faa:	440b      	add	r3, r1
 8001fac:	fbb0 f3f3 	udiv	r3, r0, r3
 8001fb0:	3301      	adds	r3, #1
 8001fb2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fb6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001fba:	e00f      	b.n	8001fdc <HAL_I2C_Init+0x1dc>
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	1e58      	subs	r0, r3, #1
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6859      	ldr	r1, [r3, #4]
 8001fc4:	460b      	mov	r3, r1
 8001fc6:	009b      	lsls	r3, r3, #2
 8001fc8:	440b      	add	r3, r1
 8001fca:	0099      	lsls	r1, r3, #2
 8001fcc:	440b      	add	r3, r1
 8001fce:	fbb0 f3f3 	udiv	r3, r0, r3
 8001fd2:	3301      	adds	r3, #1
 8001fd4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fd8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001fdc:	6879      	ldr	r1, [r7, #4]
 8001fde:	6809      	ldr	r1, [r1, #0]
 8001fe0:	4313      	orrs	r3, r2
 8001fe2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	69da      	ldr	r2, [r3, #28]
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6a1b      	ldr	r3, [r3, #32]
 8001ff6:	431a      	orrs	r2, r3
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	430a      	orrs	r2, r1
 8001ffe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	689b      	ldr	r3, [r3, #8]
 8002006:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800200a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800200e:	687a      	ldr	r2, [r7, #4]
 8002010:	6911      	ldr	r1, [r2, #16]
 8002012:	687a      	ldr	r2, [r7, #4]
 8002014:	68d2      	ldr	r2, [r2, #12]
 8002016:	4311      	orrs	r1, r2
 8002018:	687a      	ldr	r2, [r7, #4]
 800201a:	6812      	ldr	r2, [r2, #0]
 800201c:	430b      	orrs	r3, r1
 800201e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	68db      	ldr	r3, [r3, #12]
 8002026:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	695a      	ldr	r2, [r3, #20]
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	699b      	ldr	r3, [r3, #24]
 8002032:	431a      	orrs	r2, r3
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	430a      	orrs	r2, r1
 800203a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	681a      	ldr	r2, [r3, #0]
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f042 0201 	orr.w	r2, r2, #1
 800204a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2200      	movs	r2, #0
 8002050:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2220      	movs	r2, #32
 8002056:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2200      	movs	r2, #0
 800205e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2200      	movs	r2, #0
 8002064:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002068:	2300      	movs	r3, #0
}
 800206a:	4618      	mov	r0, r3
 800206c:	3710      	adds	r7, #16
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	000186a0 	.word	0x000186a0
 8002078:	001e847f 	.word	0x001e847f
 800207c:	003d08ff 	.word	0x003d08ff
 8002080:	431bde83 	.word	0x431bde83
 8002084:	10624dd3 	.word	0x10624dd3

08002088 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8002088:	b480      	push	{r7}
 800208a:	b083      	sub	sp, #12
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	695b      	ldr	r3, [r3, #20]
 8002096:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800209a:	2b80      	cmp	r3, #128	; 0x80
 800209c:	d103      	bne.n	80020a6 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	2200      	movs	r2, #0
 80020a4:	611a      	str	r2, [r3, #16]
  }
}
 80020a6:	bf00      	nop
 80020a8:	370c      	adds	r7, #12
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bc80      	pop	{r7}
 80020ae:	4770      	bx	lr

080020b0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b088      	sub	sp, #32
 80020b4:	af02      	add	r7, sp, #8
 80020b6:	60f8      	str	r0, [r7, #12]
 80020b8:	607a      	str	r2, [r7, #4]
 80020ba:	461a      	mov	r2, r3
 80020bc:	460b      	mov	r3, r1
 80020be:	817b      	strh	r3, [r7, #10]
 80020c0:	4613      	mov	r3, r2
 80020c2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80020c4:	f7ff fb26 	bl	8001714 <HAL_GetTick>
 80020c8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020d0:	b2db      	uxtb	r3, r3
 80020d2:	2b20      	cmp	r3, #32
 80020d4:	f040 80e0 	bne.w	8002298 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80020d8:	697b      	ldr	r3, [r7, #20]
 80020da:	9300      	str	r3, [sp, #0]
 80020dc:	2319      	movs	r3, #25
 80020de:	2201      	movs	r2, #1
 80020e0:	4970      	ldr	r1, [pc, #448]	; (80022a4 <HAL_I2C_Master_Transmit+0x1f4>)
 80020e2:	68f8      	ldr	r0, [r7, #12]
 80020e4:	f001 fe12 	bl	8003d0c <I2C_WaitOnFlagUntilTimeout>
 80020e8:	4603      	mov	r3, r0
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d001      	beq.n	80020f2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80020ee:	2302      	movs	r3, #2
 80020f0:	e0d3      	b.n	800229a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80020f8:	2b01      	cmp	r3, #1
 80020fa:	d101      	bne.n	8002100 <HAL_I2C_Master_Transmit+0x50>
 80020fc:	2302      	movs	r3, #2
 80020fe:	e0cc      	b.n	800229a <HAL_I2C_Master_Transmit+0x1ea>
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	2201      	movs	r2, #1
 8002104:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f003 0301 	and.w	r3, r3, #1
 8002112:	2b01      	cmp	r3, #1
 8002114:	d007      	beq.n	8002126 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	681a      	ldr	r2, [r3, #0]
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f042 0201 	orr.w	r2, r2, #1
 8002124:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	681a      	ldr	r2, [r3, #0]
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002134:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	2221      	movs	r2, #33	; 0x21
 800213a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	2210      	movs	r2, #16
 8002142:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	2200      	movs	r2, #0
 800214a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	687a      	ldr	r2, [r7, #4]
 8002150:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	893a      	ldrh	r2, [r7, #8]
 8002156:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800215c:	b29a      	uxth	r2, r3
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	4a50      	ldr	r2, [pc, #320]	; (80022a8 <HAL_I2C_Master_Transmit+0x1f8>)
 8002166:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002168:	8979      	ldrh	r1, [r7, #10]
 800216a:	697b      	ldr	r3, [r7, #20]
 800216c:	6a3a      	ldr	r2, [r7, #32]
 800216e:	68f8      	ldr	r0, [r7, #12]
 8002170:	f001 fca2 	bl	8003ab8 <I2C_MasterRequestWrite>
 8002174:	4603      	mov	r3, r0
 8002176:	2b00      	cmp	r3, #0
 8002178:	d001      	beq.n	800217e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800217a:	2301      	movs	r3, #1
 800217c:	e08d      	b.n	800229a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800217e:	2300      	movs	r3, #0
 8002180:	613b      	str	r3, [r7, #16]
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	695b      	ldr	r3, [r3, #20]
 8002188:	613b      	str	r3, [r7, #16]
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	699b      	ldr	r3, [r3, #24]
 8002190:	613b      	str	r3, [r7, #16]
 8002192:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002194:	e066      	b.n	8002264 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002196:	697a      	ldr	r2, [r7, #20]
 8002198:	6a39      	ldr	r1, [r7, #32]
 800219a:	68f8      	ldr	r0, [r7, #12]
 800219c:	f001 fed0 	bl	8003f40 <I2C_WaitOnTXEFlagUntilTimeout>
 80021a0:	4603      	mov	r3, r0
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d00d      	beq.n	80021c2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021aa:	2b04      	cmp	r3, #4
 80021ac:	d107      	bne.n	80021be <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	681a      	ldr	r2, [r3, #0]
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80021bc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80021be:	2301      	movs	r3, #1
 80021c0:	e06b      	b.n	800229a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021c6:	781a      	ldrb	r2, [r3, #0]
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021d2:	1c5a      	adds	r2, r3, #1
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021dc:	b29b      	uxth	r3, r3
 80021de:	3b01      	subs	r3, #1
 80021e0:	b29a      	uxth	r2, r3
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021ea:	3b01      	subs	r3, #1
 80021ec:	b29a      	uxth	r2, r3
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	695b      	ldr	r3, [r3, #20]
 80021f8:	f003 0304 	and.w	r3, r3, #4
 80021fc:	2b04      	cmp	r3, #4
 80021fe:	d11b      	bne.n	8002238 <HAL_I2C_Master_Transmit+0x188>
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002204:	2b00      	cmp	r3, #0
 8002206:	d017      	beq.n	8002238 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800220c:	781a      	ldrb	r2, [r3, #0]
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002218:	1c5a      	adds	r2, r3, #1
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002222:	b29b      	uxth	r3, r3
 8002224:	3b01      	subs	r3, #1
 8002226:	b29a      	uxth	r2, r3
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002230:	3b01      	subs	r3, #1
 8002232:	b29a      	uxth	r2, r3
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002238:	697a      	ldr	r2, [r7, #20]
 800223a:	6a39      	ldr	r1, [r7, #32]
 800223c:	68f8      	ldr	r0, [r7, #12]
 800223e:	f001 fec7 	bl	8003fd0 <I2C_WaitOnBTFFlagUntilTimeout>
 8002242:	4603      	mov	r3, r0
 8002244:	2b00      	cmp	r3, #0
 8002246:	d00d      	beq.n	8002264 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800224c:	2b04      	cmp	r3, #4
 800224e:	d107      	bne.n	8002260 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	681a      	ldr	r2, [r3, #0]
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800225e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002260:	2301      	movs	r3, #1
 8002262:	e01a      	b.n	800229a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002268:	2b00      	cmp	r3, #0
 800226a:	d194      	bne.n	8002196 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	681a      	ldr	r2, [r3, #0]
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800227a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	2220      	movs	r2, #32
 8002280:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	2200      	movs	r2, #0
 8002288:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	2200      	movs	r2, #0
 8002290:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002294:	2300      	movs	r3, #0
 8002296:	e000      	b.n	800229a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002298:	2302      	movs	r3, #2
  }
}
 800229a:	4618      	mov	r0, r3
 800229c:	3718      	adds	r7, #24
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	bf00      	nop
 80022a4:	00100002 	.word	0x00100002
 80022a8:	ffff0000 	.word	0xffff0000

080022ac <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b088      	sub	sp, #32
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80022b4:	2300      	movs	r3, #0
 80022b6:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022c4:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80022cc:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022d4:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80022d6:	7bfb      	ldrb	r3, [r7, #15]
 80022d8:	2b10      	cmp	r3, #16
 80022da:	d003      	beq.n	80022e4 <HAL_I2C_EV_IRQHandler+0x38>
 80022dc:	7bfb      	ldrb	r3, [r7, #15]
 80022de:	2b40      	cmp	r3, #64	; 0x40
 80022e0:	f040 80c1 	bne.w	8002466 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	699b      	ldr	r3, [r3, #24]
 80022ea:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	695b      	ldr	r3, [r3, #20]
 80022f2:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80022f4:	69fb      	ldr	r3, [r7, #28]
 80022f6:	f003 0301 	and.w	r3, r3, #1
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d10d      	bne.n	800231a <HAL_I2C_EV_IRQHandler+0x6e>
 80022fe:	693b      	ldr	r3, [r7, #16]
 8002300:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8002304:	d003      	beq.n	800230e <HAL_I2C_EV_IRQHandler+0x62>
 8002306:	693b      	ldr	r3, [r7, #16]
 8002308:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800230c:	d101      	bne.n	8002312 <HAL_I2C_EV_IRQHandler+0x66>
 800230e:	2301      	movs	r3, #1
 8002310:	e000      	b.n	8002314 <HAL_I2C_EV_IRQHandler+0x68>
 8002312:	2300      	movs	r3, #0
 8002314:	2b01      	cmp	r3, #1
 8002316:	f000 8132 	beq.w	800257e <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800231a:	69fb      	ldr	r3, [r7, #28]
 800231c:	f003 0301 	and.w	r3, r3, #1
 8002320:	2b00      	cmp	r3, #0
 8002322:	d00c      	beq.n	800233e <HAL_I2C_EV_IRQHandler+0x92>
 8002324:	697b      	ldr	r3, [r7, #20]
 8002326:	0a5b      	lsrs	r3, r3, #9
 8002328:	f003 0301 	and.w	r3, r3, #1
 800232c:	2b00      	cmp	r3, #0
 800232e:	d006      	beq.n	800233e <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8002330:	6878      	ldr	r0, [r7, #4]
 8002332:	f001 fef5 	bl	8004120 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8002336:	6878      	ldr	r0, [r7, #4]
 8002338:	f000 fd99 	bl	8002e6e <I2C_Master_SB>
 800233c:	e092      	b.n	8002464 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800233e:	69fb      	ldr	r3, [r7, #28]
 8002340:	08db      	lsrs	r3, r3, #3
 8002342:	f003 0301 	and.w	r3, r3, #1
 8002346:	2b00      	cmp	r3, #0
 8002348:	d009      	beq.n	800235e <HAL_I2C_EV_IRQHandler+0xb2>
 800234a:	697b      	ldr	r3, [r7, #20]
 800234c:	0a5b      	lsrs	r3, r3, #9
 800234e:	f003 0301 	and.w	r3, r3, #1
 8002352:	2b00      	cmp	r3, #0
 8002354:	d003      	beq.n	800235e <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8002356:	6878      	ldr	r0, [r7, #4]
 8002358:	f000 fe0e 	bl	8002f78 <I2C_Master_ADD10>
 800235c:	e082      	b.n	8002464 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800235e:	69fb      	ldr	r3, [r7, #28]
 8002360:	085b      	lsrs	r3, r3, #1
 8002362:	f003 0301 	and.w	r3, r3, #1
 8002366:	2b00      	cmp	r3, #0
 8002368:	d009      	beq.n	800237e <HAL_I2C_EV_IRQHandler+0xd2>
 800236a:	697b      	ldr	r3, [r7, #20]
 800236c:	0a5b      	lsrs	r3, r3, #9
 800236e:	f003 0301 	and.w	r3, r3, #1
 8002372:	2b00      	cmp	r3, #0
 8002374:	d003      	beq.n	800237e <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8002376:	6878      	ldr	r0, [r7, #4]
 8002378:	f000 fe27 	bl	8002fca <I2C_Master_ADDR>
 800237c:	e072      	b.n	8002464 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800237e:	69bb      	ldr	r3, [r7, #24]
 8002380:	089b      	lsrs	r3, r3, #2
 8002382:	f003 0301 	and.w	r3, r3, #1
 8002386:	2b00      	cmp	r3, #0
 8002388:	d03b      	beq.n	8002402 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	685b      	ldr	r3, [r3, #4]
 8002390:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002394:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002398:	f000 80f3 	beq.w	8002582 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800239c:	69fb      	ldr	r3, [r7, #28]
 800239e:	09db      	lsrs	r3, r3, #7
 80023a0:	f003 0301 	and.w	r3, r3, #1
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d00f      	beq.n	80023c8 <HAL_I2C_EV_IRQHandler+0x11c>
 80023a8:	697b      	ldr	r3, [r7, #20]
 80023aa:	0a9b      	lsrs	r3, r3, #10
 80023ac:	f003 0301 	and.w	r3, r3, #1
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d009      	beq.n	80023c8 <HAL_I2C_EV_IRQHandler+0x11c>
 80023b4:	69fb      	ldr	r3, [r7, #28]
 80023b6:	089b      	lsrs	r3, r3, #2
 80023b8:	f003 0301 	and.w	r3, r3, #1
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d103      	bne.n	80023c8 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80023c0:	6878      	ldr	r0, [r7, #4]
 80023c2:	f000 f9f1 	bl	80027a8 <I2C_MasterTransmit_TXE>
 80023c6:	e04d      	b.n	8002464 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80023c8:	69fb      	ldr	r3, [r7, #28]
 80023ca:	089b      	lsrs	r3, r3, #2
 80023cc:	f003 0301 	and.w	r3, r3, #1
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	f000 80d6 	beq.w	8002582 <HAL_I2C_EV_IRQHandler+0x2d6>
 80023d6:	697b      	ldr	r3, [r7, #20]
 80023d8:	0a5b      	lsrs	r3, r3, #9
 80023da:	f003 0301 	and.w	r3, r3, #1
 80023de:	2b00      	cmp	r3, #0
 80023e0:	f000 80cf 	beq.w	8002582 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80023e4:	7bbb      	ldrb	r3, [r7, #14]
 80023e6:	2b21      	cmp	r3, #33	; 0x21
 80023e8:	d103      	bne.n	80023f2 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80023ea:	6878      	ldr	r0, [r7, #4]
 80023ec:	f000 fa78 	bl	80028e0 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80023f0:	e0c7      	b.n	8002582 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80023f2:	7bfb      	ldrb	r3, [r7, #15]
 80023f4:	2b40      	cmp	r3, #64	; 0x40
 80023f6:	f040 80c4 	bne.w	8002582 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80023fa:	6878      	ldr	r0, [r7, #4]
 80023fc:	f000 fae6 	bl	80029cc <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002400:	e0bf      	b.n	8002582 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800240c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002410:	f000 80b7 	beq.w	8002582 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002414:	69fb      	ldr	r3, [r7, #28]
 8002416:	099b      	lsrs	r3, r3, #6
 8002418:	f003 0301 	and.w	r3, r3, #1
 800241c:	2b00      	cmp	r3, #0
 800241e:	d00f      	beq.n	8002440 <HAL_I2C_EV_IRQHandler+0x194>
 8002420:	697b      	ldr	r3, [r7, #20]
 8002422:	0a9b      	lsrs	r3, r3, #10
 8002424:	f003 0301 	and.w	r3, r3, #1
 8002428:	2b00      	cmp	r3, #0
 800242a:	d009      	beq.n	8002440 <HAL_I2C_EV_IRQHandler+0x194>
 800242c:	69fb      	ldr	r3, [r7, #28]
 800242e:	089b      	lsrs	r3, r3, #2
 8002430:	f003 0301 	and.w	r3, r3, #1
 8002434:	2b00      	cmp	r3, #0
 8002436:	d103      	bne.n	8002440 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8002438:	6878      	ldr	r0, [r7, #4]
 800243a:	f000 fb5f 	bl	8002afc <I2C_MasterReceive_RXNE>
 800243e:	e011      	b.n	8002464 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002440:	69fb      	ldr	r3, [r7, #28]
 8002442:	089b      	lsrs	r3, r3, #2
 8002444:	f003 0301 	and.w	r3, r3, #1
 8002448:	2b00      	cmp	r3, #0
 800244a:	f000 809a 	beq.w	8002582 <HAL_I2C_EV_IRQHandler+0x2d6>
 800244e:	697b      	ldr	r3, [r7, #20]
 8002450:	0a5b      	lsrs	r3, r3, #9
 8002452:	f003 0301 	and.w	r3, r3, #1
 8002456:	2b00      	cmp	r3, #0
 8002458:	f000 8093 	beq.w	8002582 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 800245c:	6878      	ldr	r0, [r7, #4]
 800245e:	f000 fc15 	bl	8002c8c <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002462:	e08e      	b.n	8002582 <HAL_I2C_EV_IRQHandler+0x2d6>
 8002464:	e08d      	b.n	8002582 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800246a:	2b00      	cmp	r3, #0
 800246c:	d004      	beq.n	8002478 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	695b      	ldr	r3, [r3, #20]
 8002474:	61fb      	str	r3, [r7, #28]
 8002476:	e007      	b.n	8002488 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	699b      	ldr	r3, [r3, #24]
 800247e:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	695b      	ldr	r3, [r3, #20]
 8002486:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002488:	69fb      	ldr	r3, [r7, #28]
 800248a:	085b      	lsrs	r3, r3, #1
 800248c:	f003 0301 	and.w	r3, r3, #1
 8002490:	2b00      	cmp	r3, #0
 8002492:	d012      	beq.n	80024ba <HAL_I2C_EV_IRQHandler+0x20e>
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	0a5b      	lsrs	r3, r3, #9
 8002498:	f003 0301 	and.w	r3, r3, #1
 800249c:	2b00      	cmp	r3, #0
 800249e:	d00c      	beq.n	80024ba <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d003      	beq.n	80024b0 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	699b      	ldr	r3, [r3, #24]
 80024ae:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80024b0:	69b9      	ldr	r1, [r7, #24]
 80024b2:	6878      	ldr	r0, [r7, #4]
 80024b4:	f000 ffe0 	bl	8003478 <I2C_Slave_ADDR>
 80024b8:	e066      	b.n	8002588 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80024ba:	69fb      	ldr	r3, [r7, #28]
 80024bc:	091b      	lsrs	r3, r3, #4
 80024be:	f003 0301 	and.w	r3, r3, #1
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d009      	beq.n	80024da <HAL_I2C_EV_IRQHandler+0x22e>
 80024c6:	697b      	ldr	r3, [r7, #20]
 80024c8:	0a5b      	lsrs	r3, r3, #9
 80024ca:	f003 0301 	and.w	r3, r3, #1
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d003      	beq.n	80024da <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 80024d2:	6878      	ldr	r0, [r7, #4]
 80024d4:	f001 f81a 	bl	800350c <I2C_Slave_STOPF>
 80024d8:	e056      	b.n	8002588 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80024da:	7bbb      	ldrb	r3, [r7, #14]
 80024dc:	2b21      	cmp	r3, #33	; 0x21
 80024de:	d002      	beq.n	80024e6 <HAL_I2C_EV_IRQHandler+0x23a>
 80024e0:	7bbb      	ldrb	r3, [r7, #14]
 80024e2:	2b29      	cmp	r3, #41	; 0x29
 80024e4:	d125      	bne.n	8002532 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80024e6:	69fb      	ldr	r3, [r7, #28]
 80024e8:	09db      	lsrs	r3, r3, #7
 80024ea:	f003 0301 	and.w	r3, r3, #1
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d00f      	beq.n	8002512 <HAL_I2C_EV_IRQHandler+0x266>
 80024f2:	697b      	ldr	r3, [r7, #20]
 80024f4:	0a9b      	lsrs	r3, r3, #10
 80024f6:	f003 0301 	and.w	r3, r3, #1
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d009      	beq.n	8002512 <HAL_I2C_EV_IRQHandler+0x266>
 80024fe:	69fb      	ldr	r3, [r7, #28]
 8002500:	089b      	lsrs	r3, r3, #2
 8002502:	f003 0301 	and.w	r3, r3, #1
 8002506:	2b00      	cmp	r3, #0
 8002508:	d103      	bne.n	8002512 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 800250a:	6878      	ldr	r0, [r7, #4]
 800250c:	f000 fef8 	bl	8003300 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002510:	e039      	b.n	8002586 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002512:	69fb      	ldr	r3, [r7, #28]
 8002514:	089b      	lsrs	r3, r3, #2
 8002516:	f003 0301 	and.w	r3, r3, #1
 800251a:	2b00      	cmp	r3, #0
 800251c:	d033      	beq.n	8002586 <HAL_I2C_EV_IRQHandler+0x2da>
 800251e:	697b      	ldr	r3, [r7, #20]
 8002520:	0a5b      	lsrs	r3, r3, #9
 8002522:	f003 0301 	and.w	r3, r3, #1
 8002526:	2b00      	cmp	r3, #0
 8002528:	d02d      	beq.n	8002586 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 800252a:	6878      	ldr	r0, [r7, #4]
 800252c:	f000 ff25 	bl	800337a <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002530:	e029      	b.n	8002586 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002532:	69fb      	ldr	r3, [r7, #28]
 8002534:	099b      	lsrs	r3, r3, #6
 8002536:	f003 0301 	and.w	r3, r3, #1
 800253a:	2b00      	cmp	r3, #0
 800253c:	d00f      	beq.n	800255e <HAL_I2C_EV_IRQHandler+0x2b2>
 800253e:	697b      	ldr	r3, [r7, #20]
 8002540:	0a9b      	lsrs	r3, r3, #10
 8002542:	f003 0301 	and.w	r3, r3, #1
 8002546:	2b00      	cmp	r3, #0
 8002548:	d009      	beq.n	800255e <HAL_I2C_EV_IRQHandler+0x2b2>
 800254a:	69fb      	ldr	r3, [r7, #28]
 800254c:	089b      	lsrs	r3, r3, #2
 800254e:	f003 0301 	and.w	r3, r3, #1
 8002552:	2b00      	cmp	r3, #0
 8002554:	d103      	bne.n	800255e <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8002556:	6878      	ldr	r0, [r7, #4]
 8002558:	f000 ff2f 	bl	80033ba <I2C_SlaveReceive_RXNE>
 800255c:	e014      	b.n	8002588 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800255e:	69fb      	ldr	r3, [r7, #28]
 8002560:	089b      	lsrs	r3, r3, #2
 8002562:	f003 0301 	and.w	r3, r3, #1
 8002566:	2b00      	cmp	r3, #0
 8002568:	d00e      	beq.n	8002588 <HAL_I2C_EV_IRQHandler+0x2dc>
 800256a:	697b      	ldr	r3, [r7, #20]
 800256c:	0a5b      	lsrs	r3, r3, #9
 800256e:	f003 0301 	and.w	r3, r3, #1
 8002572:	2b00      	cmp	r3, #0
 8002574:	d008      	beq.n	8002588 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8002576:	6878      	ldr	r0, [r7, #4]
 8002578:	f000 ff5d 	bl	8003436 <I2C_SlaveReceive_BTF>
 800257c:	e004      	b.n	8002588 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 800257e:	bf00      	nop
 8002580:	e002      	b.n	8002588 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002582:	bf00      	nop
 8002584:	e000      	b.n	8002588 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002586:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8002588:	3720      	adds	r7, #32
 800258a:	46bd      	mov	sp, r7
 800258c:	bd80      	pop	{r7, pc}

0800258e <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800258e:	b580      	push	{r7, lr}
 8002590:	b08a      	sub	sp, #40	; 0x28
 8002592:	af00      	add	r7, sp, #0
 8002594:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	695b      	ldr	r3, [r3, #20]
 800259c:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80025a6:	2300      	movs	r3, #0
 80025a8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80025b0:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80025b2:	6a3b      	ldr	r3, [r7, #32]
 80025b4:	0a1b      	lsrs	r3, r3, #8
 80025b6:	f003 0301 	and.w	r3, r3, #1
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d016      	beq.n	80025ec <HAL_I2C_ER_IRQHandler+0x5e>
 80025be:	69fb      	ldr	r3, [r7, #28]
 80025c0:	0a1b      	lsrs	r3, r3, #8
 80025c2:	f003 0301 	and.w	r3, r3, #1
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d010      	beq.n	80025ec <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 80025ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025cc:	f043 0301 	orr.w	r3, r3, #1
 80025d0:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80025da:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	681a      	ldr	r2, [r3, #0]
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80025ea:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80025ec:	6a3b      	ldr	r3, [r7, #32]
 80025ee:	0a5b      	lsrs	r3, r3, #9
 80025f0:	f003 0301 	and.w	r3, r3, #1
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d00e      	beq.n	8002616 <HAL_I2C_ER_IRQHandler+0x88>
 80025f8:	69fb      	ldr	r3, [r7, #28]
 80025fa:	0a1b      	lsrs	r3, r3, #8
 80025fc:	f003 0301 	and.w	r3, r3, #1
 8002600:	2b00      	cmp	r3, #0
 8002602:	d008      	beq.n	8002616 <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8002604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002606:	f043 0302 	orr.w	r3, r3, #2
 800260a:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8002614:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002616:	6a3b      	ldr	r3, [r7, #32]
 8002618:	0a9b      	lsrs	r3, r3, #10
 800261a:	f003 0301 	and.w	r3, r3, #1
 800261e:	2b00      	cmp	r3, #0
 8002620:	d03f      	beq.n	80026a2 <HAL_I2C_ER_IRQHandler+0x114>
 8002622:	69fb      	ldr	r3, [r7, #28]
 8002624:	0a1b      	lsrs	r3, r3, #8
 8002626:	f003 0301 	and.w	r3, r3, #1
 800262a:	2b00      	cmp	r3, #0
 800262c:	d039      	beq.n	80026a2 <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 800262e:	7efb      	ldrb	r3, [r7, #27]
 8002630:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002636:	b29b      	uxth	r3, r3
 8002638:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002640:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002646:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8002648:	7ebb      	ldrb	r3, [r7, #26]
 800264a:	2b20      	cmp	r3, #32
 800264c:	d112      	bne.n	8002674 <HAL_I2C_ER_IRQHandler+0xe6>
 800264e:	697b      	ldr	r3, [r7, #20]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d10f      	bne.n	8002674 <HAL_I2C_ER_IRQHandler+0xe6>
 8002654:	7cfb      	ldrb	r3, [r7, #19]
 8002656:	2b21      	cmp	r3, #33	; 0x21
 8002658:	d008      	beq.n	800266c <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 800265a:	7cfb      	ldrb	r3, [r7, #19]
 800265c:	2b29      	cmp	r3, #41	; 0x29
 800265e:	d005      	beq.n	800266c <HAL_I2C_ER_IRQHandler+0xde>
 8002660:	7cfb      	ldrb	r3, [r7, #19]
 8002662:	2b28      	cmp	r3, #40	; 0x28
 8002664:	d106      	bne.n	8002674 <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	2b21      	cmp	r3, #33	; 0x21
 800266a:	d103      	bne.n	8002674 <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 800266c:	6878      	ldr	r0, [r7, #4]
 800266e:	f001 f87d 	bl	800376c <I2C_Slave_AF>
 8002672:	e016      	b.n	80026a2 <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800267c:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 800267e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002680:	f043 0304 	orr.w	r3, r3, #4
 8002684:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002686:	7efb      	ldrb	r3, [r7, #27]
 8002688:	2b10      	cmp	r3, #16
 800268a:	d002      	beq.n	8002692 <HAL_I2C_ER_IRQHandler+0x104>
 800268c:	7efb      	ldrb	r3, [r7, #27]
 800268e:	2b40      	cmp	r3, #64	; 0x40
 8002690:	d107      	bne.n	80026a2 <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	681a      	ldr	r2, [r3, #0]
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80026a0:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80026a2:	6a3b      	ldr	r3, [r7, #32]
 80026a4:	0adb      	lsrs	r3, r3, #11
 80026a6:	f003 0301 	and.w	r3, r3, #1
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d00e      	beq.n	80026cc <HAL_I2C_ER_IRQHandler+0x13e>
 80026ae:	69fb      	ldr	r3, [r7, #28]
 80026b0:	0a1b      	lsrs	r3, r3, #8
 80026b2:	f003 0301 	and.w	r3, r3, #1
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d008      	beq.n	80026cc <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80026ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026bc:	f043 0308 	orr.w	r3, r3, #8
 80026c0:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 80026ca:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80026cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d008      	beq.n	80026e4 <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80026d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026d8:	431a      	orrs	r2, r3
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 80026de:	6878      	ldr	r0, [r7, #4]
 80026e0:	f001 f8b8 	bl	8003854 <I2C_ITError>
  }
}
 80026e4:	bf00      	nop
 80026e6:	3728      	adds	r7, #40	; 0x28
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bd80      	pop	{r7, pc}

080026ec <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b083      	sub	sp, #12
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80026f4:	bf00      	nop
 80026f6:	370c      	adds	r7, #12
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bc80      	pop	{r7}
 80026fc:	4770      	bx	lr

080026fe <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80026fe:	b480      	push	{r7}
 8002700:	b083      	sub	sp, #12
 8002702:	af00      	add	r7, sp, #0
 8002704:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8002706:	bf00      	nop
 8002708:	370c      	adds	r7, #12
 800270a:	46bd      	mov	sp, r7
 800270c:	bc80      	pop	{r7}
 800270e:	4770      	bx	lr

08002710 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002710:	b480      	push	{r7}
 8002712:	b083      	sub	sp, #12
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8002718:	bf00      	nop
 800271a:	370c      	adds	r7, #12
 800271c:	46bd      	mov	sp, r7
 800271e:	bc80      	pop	{r7}
 8002720:	4770      	bx	lr

08002722 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002722:	b480      	push	{r7}
 8002724:	b083      	sub	sp, #12
 8002726:	af00      	add	r7, sp, #0
 8002728:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800272a:	bf00      	nop
 800272c:	370c      	adds	r7, #12
 800272e:	46bd      	mov	sp, r7
 8002730:	bc80      	pop	{r7}
 8002732:	4770      	bx	lr

08002734 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8002734:	b480      	push	{r7}
 8002736:	b083      	sub	sp, #12
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
 800273c:	460b      	mov	r3, r1
 800273e:	70fb      	strb	r3, [r7, #3]
 8002740:	4613      	mov	r3, r2
 8002742:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8002744:	bf00      	nop
 8002746:	370c      	adds	r7, #12
 8002748:	46bd      	mov	sp, r7
 800274a:	bc80      	pop	{r7}
 800274c:	4770      	bx	lr

0800274e <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800274e:	b480      	push	{r7}
 8002750:	b083      	sub	sp, #12
 8002752:	af00      	add	r7, sp, #0
 8002754:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8002756:	bf00      	nop
 8002758:	370c      	adds	r7, #12
 800275a:	46bd      	mov	sp, r7
 800275c:	bc80      	pop	{r7}
 800275e:	4770      	bx	lr

08002760 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002760:	b480      	push	{r7}
 8002762:	b083      	sub	sp, #12
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8002768:	bf00      	nop
 800276a:	370c      	adds	r7, #12
 800276c:	46bd      	mov	sp, r7
 800276e:	bc80      	pop	{r7}
 8002770:	4770      	bx	lr

08002772 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002772:	b480      	push	{r7}
 8002774:	b083      	sub	sp, #12
 8002776:	af00      	add	r7, sp, #0
 8002778:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800277a:	bf00      	nop
 800277c:	370c      	adds	r7, #12
 800277e:	46bd      	mov	sp, r7
 8002780:	bc80      	pop	{r7}
 8002782:	4770      	bx	lr

08002784 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002784:	b480      	push	{r7}
 8002786:	b083      	sub	sp, #12
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800278c:	bf00      	nop
 800278e:	370c      	adds	r7, #12
 8002790:	46bd      	mov	sp, r7
 8002792:	bc80      	pop	{r7}
 8002794:	4770      	bx	lr

08002796 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002796:	b480      	push	{r7}
 8002798:	b083      	sub	sp, #12
 800279a:	af00      	add	r7, sp, #0
 800279c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800279e:	bf00      	nop
 80027a0:	370c      	adds	r7, #12
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bc80      	pop	{r7}
 80027a6:	4770      	bx	lr

080027a8 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b084      	sub	sp, #16
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027b6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80027be:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027c4:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d150      	bne.n	8002870 <I2C_MasterTransmit_TXE+0xc8>
 80027ce:	7bfb      	ldrb	r3, [r7, #15]
 80027d0:	2b21      	cmp	r3, #33	; 0x21
 80027d2:	d14d      	bne.n	8002870 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80027d4:	68bb      	ldr	r3, [r7, #8]
 80027d6:	2b08      	cmp	r3, #8
 80027d8:	d01d      	beq.n	8002816 <I2C_MasterTransmit_TXE+0x6e>
 80027da:	68bb      	ldr	r3, [r7, #8]
 80027dc:	2b20      	cmp	r3, #32
 80027de:	d01a      	beq.n	8002816 <I2C_MasterTransmit_TXE+0x6e>
 80027e0:	68bb      	ldr	r3, [r7, #8]
 80027e2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80027e6:	d016      	beq.n	8002816 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	685a      	ldr	r2, [r3, #4]
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80027f6:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2211      	movs	r2, #17
 80027fc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2200      	movs	r2, #0
 8002802:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2220      	movs	r2, #32
 800280a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800280e:	6878      	ldr	r0, [r7, #4]
 8002810:	f7ff ff6c 	bl	80026ec <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002814:	e060      	b.n	80028d8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	685a      	ldr	r2, [r3, #4]
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002824:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	681a      	ldr	r2, [r3, #0]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002834:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2200      	movs	r2, #0
 800283a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2220      	movs	r2, #32
 8002840:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800284a:	b2db      	uxtb	r3, r3
 800284c:	2b40      	cmp	r3, #64	; 0x40
 800284e:	d107      	bne.n	8002860 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2200      	movs	r2, #0
 8002854:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8002858:	6878      	ldr	r0, [r7, #4]
 800285a:	f7ff ff81 	bl	8002760 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800285e:	e03b      	b.n	80028d8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2200      	movs	r2, #0
 8002864:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8002868:	6878      	ldr	r0, [r7, #4]
 800286a:	f7ff ff3f 	bl	80026ec <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800286e:	e033      	b.n	80028d8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8002870:	7bfb      	ldrb	r3, [r7, #15]
 8002872:	2b21      	cmp	r3, #33	; 0x21
 8002874:	d005      	beq.n	8002882 <I2C_MasterTransmit_TXE+0xda>
 8002876:	7bbb      	ldrb	r3, [r7, #14]
 8002878:	2b40      	cmp	r3, #64	; 0x40
 800287a:	d12d      	bne.n	80028d8 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 800287c:	7bfb      	ldrb	r3, [r7, #15]
 800287e:	2b22      	cmp	r3, #34	; 0x22
 8002880:	d12a      	bne.n	80028d8 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002886:	b29b      	uxth	r3, r3
 8002888:	2b00      	cmp	r3, #0
 800288a:	d108      	bne.n	800289e <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	685a      	ldr	r2, [r3, #4]
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800289a:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800289c:	e01c      	b.n	80028d8 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80028a4:	b2db      	uxtb	r3, r3
 80028a6:	2b40      	cmp	r3, #64	; 0x40
 80028a8:	d103      	bne.n	80028b2 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80028aa:	6878      	ldr	r0, [r7, #4]
 80028ac:	f000 f88e 	bl	80029cc <I2C_MemoryTransmit_TXE_BTF>
}
 80028b0:	e012      	b.n	80028d8 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028b6:	781a      	ldrb	r2, [r3, #0]
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028c2:	1c5a      	adds	r2, r3, #1
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028cc:	b29b      	uxth	r3, r3
 80028ce:	3b01      	subs	r3, #1
 80028d0:	b29a      	uxth	r2, r3
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80028d6:	e7ff      	b.n	80028d8 <I2C_MasterTransmit_TXE+0x130>
 80028d8:	bf00      	nop
 80028da:	3710      	adds	r7, #16
 80028dc:	46bd      	mov	sp, r7
 80028de:	bd80      	pop	{r7, pc}

080028e0 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b084      	sub	sp, #16
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028ec:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028f4:	b2db      	uxtb	r3, r3
 80028f6:	2b21      	cmp	r3, #33	; 0x21
 80028f8:	d164      	bne.n	80029c4 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028fe:	b29b      	uxth	r3, r3
 8002900:	2b00      	cmp	r3, #0
 8002902:	d012      	beq.n	800292a <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002908:	781a      	ldrb	r2, [r3, #0]
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002914:	1c5a      	adds	r2, r3, #1
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800291e:	b29b      	uxth	r3, r3
 8002920:	3b01      	subs	r3, #1
 8002922:	b29a      	uxth	r2, r3
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8002928:	e04c      	b.n	80029c4 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	2b08      	cmp	r3, #8
 800292e:	d01d      	beq.n	800296c <I2C_MasterTransmit_BTF+0x8c>
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	2b20      	cmp	r3, #32
 8002934:	d01a      	beq.n	800296c <I2C_MasterTransmit_BTF+0x8c>
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800293c:	d016      	beq.n	800296c <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	685a      	ldr	r2, [r3, #4]
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800294c:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	2211      	movs	r2, #17
 8002952:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2200      	movs	r2, #0
 8002958:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2220      	movs	r2, #32
 8002960:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8002964:	6878      	ldr	r0, [r7, #4]
 8002966:	f7ff fec1 	bl	80026ec <HAL_I2C_MasterTxCpltCallback>
}
 800296a:	e02b      	b.n	80029c4 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	685a      	ldr	r2, [r3, #4]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800297a:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	681a      	ldr	r2, [r3, #0]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800298a:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2200      	movs	r2, #0
 8002990:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2220      	movs	r2, #32
 8002996:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	2b40      	cmp	r3, #64	; 0x40
 80029a4:	d107      	bne.n	80029b6 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2200      	movs	r2, #0
 80029aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80029ae:	6878      	ldr	r0, [r7, #4]
 80029b0:	f7ff fed6 	bl	8002760 <HAL_I2C_MemTxCpltCallback>
}
 80029b4:	e006      	b.n	80029c4 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2200      	movs	r2, #0
 80029ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80029be:	6878      	ldr	r0, [r7, #4]
 80029c0:	f7ff fe94 	bl	80026ec <HAL_I2C_MasterTxCpltCallback>
}
 80029c4:	bf00      	nop
 80029c6:	3710      	adds	r7, #16
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bd80      	pop	{r7, pc}

080029cc <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b084      	sub	sp, #16
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029da:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d11d      	bne.n	8002a20 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029e8:	2b01      	cmp	r3, #1
 80029ea:	d10b      	bne.n	8002a04 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029f0:	b2da      	uxtb	r2, r3
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80029fc:	1c9a      	adds	r2, r3, #2
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8002a02:	e077      	b.n	8002af4 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a08:	b29b      	uxth	r3, r3
 8002a0a:	121b      	asrs	r3, r3, #8
 8002a0c:	b2da      	uxtb	r2, r3
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a18:	1c5a      	adds	r2, r3, #1
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	651a      	str	r2, [r3, #80]	; 0x50
}
 8002a1e:	e069      	b.n	8002af4 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a24:	2b01      	cmp	r3, #1
 8002a26:	d10b      	bne.n	8002a40 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a2c:	b2da      	uxtb	r2, r3
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a38:	1c5a      	adds	r2, r3, #1
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	651a      	str	r2, [r3, #80]	; 0x50
}
 8002a3e:	e059      	b.n	8002af4 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a44:	2b02      	cmp	r3, #2
 8002a46:	d152      	bne.n	8002aee <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8002a48:	7bfb      	ldrb	r3, [r7, #15]
 8002a4a:	2b22      	cmp	r3, #34	; 0x22
 8002a4c:	d10d      	bne.n	8002a6a <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	681a      	ldr	r2, [r3, #0]
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002a5c:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a62:	1c5a      	adds	r2, r3, #1
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	651a      	str	r2, [r3, #80]	; 0x50
}
 8002a68:	e044      	b.n	8002af4 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a6e:	b29b      	uxth	r3, r3
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d015      	beq.n	8002aa0 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8002a74:	7bfb      	ldrb	r3, [r7, #15]
 8002a76:	2b21      	cmp	r3, #33	; 0x21
 8002a78:	d112      	bne.n	8002aa0 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a7e:	781a      	ldrb	r2, [r3, #0]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a8a:	1c5a      	adds	r2, r3, #1
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a94:	b29b      	uxth	r3, r3
 8002a96:	3b01      	subs	r3, #1
 8002a98:	b29a      	uxth	r2, r3
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8002a9e:	e029      	b.n	8002af4 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002aa4:	b29b      	uxth	r3, r3
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d124      	bne.n	8002af4 <I2C_MemoryTransmit_TXE_BTF+0x128>
 8002aaa:	7bfb      	ldrb	r3, [r7, #15]
 8002aac:	2b21      	cmp	r3, #33	; 0x21
 8002aae:	d121      	bne.n	8002af4 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	685a      	ldr	r2, [r3, #4]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002abe:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	681a      	ldr	r2, [r3, #0]
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ace:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2220      	movs	r2, #32
 8002ada:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8002ae6:	6878      	ldr	r0, [r7, #4]
 8002ae8:	f7ff fe3a 	bl	8002760 <HAL_I2C_MemTxCpltCallback>
}
 8002aec:	e002      	b.n	8002af4 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8002aee:	6878      	ldr	r0, [r7, #4]
 8002af0:	f7ff faca 	bl	8002088 <I2C_Flush_DR>
}
 8002af4:	bf00      	nop
 8002af6:	3710      	adds	r7, #16
 8002af8:	46bd      	mov	sp, r7
 8002afa:	bd80      	pop	{r7, pc}

08002afc <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b084      	sub	sp, #16
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b0a:	b2db      	uxtb	r3, r3
 8002b0c:	2b22      	cmp	r3, #34	; 0x22
 8002b0e:	f040 80b9 	bne.w	8002c84 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b16:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b1c:	b29b      	uxth	r3, r3
 8002b1e:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8002b20:	68bb      	ldr	r3, [r7, #8]
 8002b22:	2b03      	cmp	r3, #3
 8002b24:	d921      	bls.n	8002b6a <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	691a      	ldr	r2, [r3, #16]
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b30:	b2d2      	uxtb	r2, r2
 8002b32:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b38:	1c5a      	adds	r2, r3, #1
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b42:	b29b      	uxth	r3, r3
 8002b44:	3b01      	subs	r3, #1
 8002b46:	b29a      	uxth	r2, r3
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b50:	b29b      	uxth	r3, r3
 8002b52:	2b03      	cmp	r3, #3
 8002b54:	f040 8096 	bne.w	8002c84 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	685a      	ldr	r2, [r3, #4]
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002b66:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8002b68:	e08c      	b.n	8002c84 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b6e:	2b02      	cmp	r3, #2
 8002b70:	d07f      	beq.n	8002c72 <I2C_MasterReceive_RXNE+0x176>
 8002b72:	68bb      	ldr	r3, [r7, #8]
 8002b74:	2b01      	cmp	r3, #1
 8002b76:	d002      	beq.n	8002b7e <I2C_MasterReceive_RXNE+0x82>
 8002b78:	68bb      	ldr	r3, [r7, #8]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d179      	bne.n	8002c72 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8002b7e:	6878      	ldr	r0, [r7, #4]
 8002b80:	f001 fa6e 	bl	8004060 <I2C_WaitOnSTOPRequestThroughIT>
 8002b84:	4603      	mov	r3, r0
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d14c      	bne.n	8002c24 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	681a      	ldr	r2, [r3, #0]
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002b98:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	685a      	ldr	r2, [r3, #4]
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002ba8:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	691a      	ldr	r2, [r3, #16]
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bb4:	b2d2      	uxtb	r2, r2
 8002bb6:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bbc:	1c5a      	adds	r2, r3, #1
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bc6:	b29b      	uxth	r3, r3
 8002bc8:	3b01      	subs	r3, #1
 8002bca:	b29a      	uxth	r2, r3
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2220      	movs	r2, #32
 8002bd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002bde:	b2db      	uxtb	r3, r3
 8002be0:	2b40      	cmp	r3, #64	; 0x40
 8002be2:	d10a      	bne.n	8002bfa <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2200      	movs	r2, #0
 8002be8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2200      	movs	r2, #0
 8002bf0:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8002bf2:	6878      	ldr	r0, [r7, #4]
 8002bf4:	f7ff fdbd 	bl	8002772 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8002bf8:	e044      	b.n	8002c84 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	2b08      	cmp	r3, #8
 8002c06:	d002      	beq.n	8002c0e <I2C_MasterReceive_RXNE+0x112>
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	2b20      	cmp	r3, #32
 8002c0c:	d103      	bne.n	8002c16 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2200      	movs	r2, #0
 8002c12:	631a      	str	r2, [r3, #48]	; 0x30
 8002c14:	e002      	b.n	8002c1c <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2212      	movs	r2, #18
 8002c1a:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8002c1c:	6878      	ldr	r0, [r7, #4]
 8002c1e:	f7ff fd6e 	bl	80026fe <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8002c22:	e02f      	b.n	8002c84 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	685a      	ldr	r2, [r3, #4]
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002c32:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	691a      	ldr	r2, [r3, #16]
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c3e:	b2d2      	uxtb	r2, r2
 8002c40:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c46:	1c5a      	adds	r2, r3, #1
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c50:	b29b      	uxth	r3, r3
 8002c52:	3b01      	subs	r3, #1
 8002c54:	b29a      	uxth	r2, r3
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2220      	movs	r2, #32
 8002c5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2200      	movs	r2, #0
 8002c66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8002c6a:	6878      	ldr	r0, [r7, #4]
 8002c6c:	f7ff fd8a 	bl	8002784 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8002c70:	e008      	b.n	8002c84 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	685a      	ldr	r2, [r3, #4]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c80:	605a      	str	r2, [r3, #4]
}
 8002c82:	e7ff      	b.n	8002c84 <I2C_MasterReceive_RXNE+0x188>
 8002c84:	bf00      	nop
 8002c86:	3710      	adds	r7, #16
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bd80      	pop	{r7, pc}

08002c8c <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b084      	sub	sp, #16
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c98:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c9e:	b29b      	uxth	r3, r3
 8002ca0:	2b04      	cmp	r3, #4
 8002ca2:	d11b      	bne.n	8002cdc <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	685a      	ldr	r2, [r3, #4]
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002cb2:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	691a      	ldr	r2, [r3, #16]
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cbe:	b2d2      	uxtb	r2, r2
 8002cc0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cc6:	1c5a      	adds	r2, r3, #1
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cd0:	b29b      	uxth	r3, r3
 8002cd2:	3b01      	subs	r3, #1
 8002cd4:	b29a      	uxth	r2, r3
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8002cda:	e0c4      	b.n	8002e66 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ce0:	b29b      	uxth	r3, r3
 8002ce2:	2b03      	cmp	r3, #3
 8002ce4:	d129      	bne.n	8002d3a <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	685a      	ldr	r2, [r3, #4]
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002cf4:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	2b04      	cmp	r3, #4
 8002cfa:	d00a      	beq.n	8002d12 <I2C_MasterReceive_BTF+0x86>
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	2b02      	cmp	r3, #2
 8002d00:	d007      	beq.n	8002d12 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	681a      	ldr	r2, [r3, #0]
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d10:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	691a      	ldr	r2, [r3, #16]
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d1c:	b2d2      	uxtb	r2, r2
 8002d1e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d24:	1c5a      	adds	r2, r3, #1
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d2e:	b29b      	uxth	r3, r3
 8002d30:	3b01      	subs	r3, #1
 8002d32:	b29a      	uxth	r2, r3
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8002d38:	e095      	b.n	8002e66 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d3e:	b29b      	uxth	r3, r3
 8002d40:	2b02      	cmp	r3, #2
 8002d42:	d17d      	bne.n	8002e40 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	2b01      	cmp	r3, #1
 8002d48:	d002      	beq.n	8002d50 <I2C_MasterReceive_BTF+0xc4>
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	2b10      	cmp	r3, #16
 8002d4e:	d108      	bne.n	8002d62 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	681a      	ldr	r2, [r3, #0]
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d5e:	601a      	str	r2, [r3, #0]
 8002d60:	e016      	b.n	8002d90 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	2b04      	cmp	r3, #4
 8002d66:	d002      	beq.n	8002d6e <I2C_MasterReceive_BTF+0xe2>
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	2b02      	cmp	r3, #2
 8002d6c:	d108      	bne.n	8002d80 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	681a      	ldr	r2, [r3, #0]
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002d7c:	601a      	str	r2, [r3, #0]
 8002d7e:	e007      	b.n	8002d90 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	681a      	ldr	r2, [r3, #0]
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d8e:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	691a      	ldr	r2, [r3, #16]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d9a:	b2d2      	uxtb	r2, r2
 8002d9c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002da2:	1c5a      	adds	r2, r3, #1
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dac:	b29b      	uxth	r3, r3
 8002dae:	3b01      	subs	r3, #1
 8002db0:	b29a      	uxth	r2, r3
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	691a      	ldr	r2, [r3, #16]
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dc0:	b2d2      	uxtb	r2, r2
 8002dc2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dc8:	1c5a      	adds	r2, r3, #1
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dd2:	b29b      	uxth	r3, r3
 8002dd4:	3b01      	subs	r3, #1
 8002dd6:	b29a      	uxth	r2, r3
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	685a      	ldr	r2, [r3, #4]
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002dea:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2220      	movs	r2, #32
 8002df0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002dfa:	b2db      	uxtb	r3, r3
 8002dfc:	2b40      	cmp	r3, #64	; 0x40
 8002dfe:	d10a      	bne.n	8002e16 <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2200      	movs	r2, #0
 8002e04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8002e0e:	6878      	ldr	r0, [r7, #4]
 8002e10:	f7ff fcaf 	bl	8002772 <HAL_I2C_MemRxCpltCallback>
}
 8002e14:	e027      	b.n	8002e66 <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2200      	movs	r2, #0
 8002e1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	2b08      	cmp	r3, #8
 8002e22:	d002      	beq.n	8002e2a <I2C_MasterReceive_BTF+0x19e>
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	2b20      	cmp	r3, #32
 8002e28:	d103      	bne.n	8002e32 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	631a      	str	r2, [r3, #48]	; 0x30
 8002e30:	e002      	b.n	8002e38 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2212      	movs	r2, #18
 8002e36:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8002e38:	6878      	ldr	r0, [r7, #4]
 8002e3a:	f7ff fc60 	bl	80026fe <HAL_I2C_MasterRxCpltCallback>
}
 8002e3e:	e012      	b.n	8002e66 <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	691a      	ldr	r2, [r3, #16]
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e4a:	b2d2      	uxtb	r2, r2
 8002e4c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e52:	1c5a      	adds	r2, r3, #1
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e5c:	b29b      	uxth	r3, r3
 8002e5e:	3b01      	subs	r3, #1
 8002e60:	b29a      	uxth	r2, r3
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8002e66:	bf00      	nop
 8002e68:	3710      	adds	r7, #16
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bd80      	pop	{r7, pc}

08002e6e <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8002e6e:	b480      	push	{r7}
 8002e70:	b083      	sub	sp, #12
 8002e72:	af00      	add	r7, sp, #0
 8002e74:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002e7c:	b2db      	uxtb	r3, r3
 8002e7e:	2b40      	cmp	r3, #64	; 0x40
 8002e80:	d117      	bne.n	8002eb2 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d109      	bne.n	8002e9e <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e8e:	b2db      	uxtb	r3, r3
 8002e90:	461a      	mov	r2, r3
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002e9a:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8002e9c:	e067      	b.n	8002f6e <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ea2:	b2db      	uxtb	r3, r3
 8002ea4:	f043 0301 	orr.w	r3, r3, #1
 8002ea8:	b2da      	uxtb	r2, r3
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	611a      	str	r2, [r3, #16]
}
 8002eb0:	e05d      	b.n	8002f6e <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	691b      	ldr	r3, [r3, #16]
 8002eb6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002eba:	d133      	bne.n	8002f24 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ec2:	b2db      	uxtb	r3, r3
 8002ec4:	2b21      	cmp	r3, #33	; 0x21
 8002ec6:	d109      	bne.n	8002edc <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ecc:	b2db      	uxtb	r3, r3
 8002ece:	461a      	mov	r2, r3
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002ed8:	611a      	str	r2, [r3, #16]
 8002eda:	e008      	b.n	8002eee <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ee0:	b2db      	uxtb	r3, r3
 8002ee2:	f043 0301 	orr.w	r3, r3, #1
 8002ee6:	b2da      	uxtb	r2, r3
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d004      	beq.n	8002f00 <I2C_Master_SB+0x92>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002efa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d108      	bne.n	8002f12 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d032      	beq.n	8002f6e <I2C_Master_SB+0x100>
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d02d      	beq.n	8002f6e <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	685a      	ldr	r2, [r3, #4]
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002f20:	605a      	str	r2, [r3, #4]
}
 8002f22:	e024      	b.n	8002f6e <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d10e      	bne.n	8002f4a <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f30:	b29b      	uxth	r3, r3
 8002f32:	11db      	asrs	r3, r3, #7
 8002f34:	b2db      	uxtb	r3, r3
 8002f36:	f003 0306 	and.w	r3, r3, #6
 8002f3a:	b2db      	uxtb	r3, r3
 8002f3c:	f063 030f 	orn	r3, r3, #15
 8002f40:	b2da      	uxtb	r2, r3
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	611a      	str	r2, [r3, #16]
}
 8002f48:	e011      	b.n	8002f6e <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f4e:	2b01      	cmp	r3, #1
 8002f50:	d10d      	bne.n	8002f6e <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f56:	b29b      	uxth	r3, r3
 8002f58:	11db      	asrs	r3, r3, #7
 8002f5a:	b2db      	uxtb	r3, r3
 8002f5c:	f003 0306 	and.w	r3, r3, #6
 8002f60:	b2db      	uxtb	r3, r3
 8002f62:	f063 030e 	orn	r3, r3, #14
 8002f66:	b2da      	uxtb	r2, r3
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	611a      	str	r2, [r3, #16]
}
 8002f6e:	bf00      	nop
 8002f70:	370c      	adds	r7, #12
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bc80      	pop	{r7}
 8002f76:	4770      	bx	lr

08002f78 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b083      	sub	sp, #12
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f84:	b2da      	uxtb	r2, r3
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d004      	beq.n	8002f9e <I2C_Master_ADD10+0x26>
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d108      	bne.n	8002fb0 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d00c      	beq.n	8002fc0 <I2C_Master_ADD10+0x48>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002faa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d007      	beq.n	8002fc0 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	685a      	ldr	r2, [r3, #4]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002fbe:	605a      	str	r2, [r3, #4]
  }
}
 8002fc0:	bf00      	nop
 8002fc2:	370c      	adds	r7, #12
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	bc80      	pop	{r7}
 8002fc8:	4770      	bx	lr

08002fca <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8002fca:	b480      	push	{r7}
 8002fcc:	b091      	sub	sp, #68	; 0x44
 8002fce:	af00      	add	r7, sp, #0
 8002fd0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002fd8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fe0:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fe6:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fee:	b2db      	uxtb	r3, r3
 8002ff0:	2b22      	cmp	r3, #34	; 0x22
 8002ff2:	f040 8174 	bne.w	80032de <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d10f      	bne.n	800301e <I2C_Master_ADDR+0x54>
 8002ffe:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003002:	2b40      	cmp	r3, #64	; 0x40
 8003004:	d10b      	bne.n	800301e <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003006:	2300      	movs	r3, #0
 8003008:	633b      	str	r3, [r7, #48]	; 0x30
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	695b      	ldr	r3, [r3, #20]
 8003010:	633b      	str	r3, [r7, #48]	; 0x30
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	699b      	ldr	r3, [r3, #24]
 8003018:	633b      	str	r3, [r7, #48]	; 0x30
 800301a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800301c:	e16b      	b.n	80032f6 <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003022:	2b00      	cmp	r3, #0
 8003024:	d11d      	bne.n	8003062 <I2C_Master_ADDR+0x98>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	691b      	ldr	r3, [r3, #16]
 800302a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800302e:	d118      	bne.n	8003062 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003030:	2300      	movs	r3, #0
 8003032:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	695b      	ldr	r3, [r3, #20]
 800303a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	699b      	ldr	r3, [r3, #24]
 8003042:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003044:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	681a      	ldr	r2, [r3, #0]
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003054:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800305a:	1c5a      	adds	r2, r3, #1
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	651a      	str	r2, [r3, #80]	; 0x50
 8003060:	e149      	b.n	80032f6 <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003066:	b29b      	uxth	r3, r3
 8003068:	2b00      	cmp	r3, #0
 800306a:	d113      	bne.n	8003094 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800306c:	2300      	movs	r3, #0
 800306e:	62bb      	str	r3, [r7, #40]	; 0x28
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	695b      	ldr	r3, [r3, #20]
 8003076:	62bb      	str	r3, [r7, #40]	; 0x28
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	699b      	ldr	r3, [r3, #24]
 800307e:	62bb      	str	r3, [r7, #40]	; 0x28
 8003080:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	681a      	ldr	r2, [r3, #0]
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003090:	601a      	str	r2, [r3, #0]
 8003092:	e120      	b.n	80032d6 <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003098:	b29b      	uxth	r3, r3
 800309a:	2b01      	cmp	r3, #1
 800309c:	f040 808a 	bne.w	80031b4 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80030a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030a2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80030a6:	d137      	bne.n	8003118 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	681a      	ldr	r2, [r3, #0]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80030b6:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80030c2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80030c6:	d113      	bne.n	80030f0 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	681a      	ldr	r2, [r3, #0]
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80030d6:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030d8:	2300      	movs	r3, #0
 80030da:	627b      	str	r3, [r7, #36]	; 0x24
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	695b      	ldr	r3, [r3, #20]
 80030e2:	627b      	str	r3, [r7, #36]	; 0x24
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	699b      	ldr	r3, [r3, #24]
 80030ea:	627b      	str	r3, [r7, #36]	; 0x24
 80030ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030ee:	e0f2      	b.n	80032d6 <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030f0:	2300      	movs	r3, #0
 80030f2:	623b      	str	r3, [r7, #32]
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	695b      	ldr	r3, [r3, #20]
 80030fa:	623b      	str	r3, [r7, #32]
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	699b      	ldr	r3, [r3, #24]
 8003102:	623b      	str	r3, [r7, #32]
 8003104:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	681a      	ldr	r2, [r3, #0]
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003114:	601a      	str	r2, [r3, #0]
 8003116:	e0de      	b.n	80032d6 <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8003118:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800311a:	2b08      	cmp	r3, #8
 800311c:	d02e      	beq.n	800317c <I2C_Master_ADDR+0x1b2>
 800311e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003120:	2b20      	cmp	r3, #32
 8003122:	d02b      	beq.n	800317c <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8003124:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003126:	2b12      	cmp	r3, #18
 8003128:	d102      	bne.n	8003130 <I2C_Master_ADDR+0x166>
 800312a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800312c:	2b01      	cmp	r3, #1
 800312e:	d125      	bne.n	800317c <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003130:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003132:	2b04      	cmp	r3, #4
 8003134:	d00e      	beq.n	8003154 <I2C_Master_ADDR+0x18a>
 8003136:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003138:	2b02      	cmp	r3, #2
 800313a:	d00b      	beq.n	8003154 <I2C_Master_ADDR+0x18a>
 800313c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800313e:	2b10      	cmp	r3, #16
 8003140:	d008      	beq.n	8003154 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	681a      	ldr	r2, [r3, #0]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003150:	601a      	str	r2, [r3, #0]
 8003152:	e007      	b.n	8003164 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	681a      	ldr	r2, [r3, #0]
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003162:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003164:	2300      	movs	r3, #0
 8003166:	61fb      	str	r3, [r7, #28]
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	695b      	ldr	r3, [r3, #20]
 800316e:	61fb      	str	r3, [r7, #28]
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	699b      	ldr	r3, [r3, #24]
 8003176:	61fb      	str	r3, [r7, #28]
 8003178:	69fb      	ldr	r3, [r7, #28]
 800317a:	e0ac      	b.n	80032d6 <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	681a      	ldr	r2, [r3, #0]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800318a:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800318c:	2300      	movs	r3, #0
 800318e:	61bb      	str	r3, [r7, #24]
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	695b      	ldr	r3, [r3, #20]
 8003196:	61bb      	str	r3, [r7, #24]
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	699b      	ldr	r3, [r3, #24]
 800319e:	61bb      	str	r3, [r7, #24]
 80031a0:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	681a      	ldr	r2, [r3, #0]
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031b0:	601a      	str	r2, [r3, #0]
 80031b2:	e090      	b.n	80032d6 <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031b8:	b29b      	uxth	r3, r3
 80031ba:	2b02      	cmp	r3, #2
 80031bc:	d158      	bne.n	8003270 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80031be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031c0:	2b04      	cmp	r3, #4
 80031c2:	d021      	beq.n	8003208 <I2C_Master_ADDR+0x23e>
 80031c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031c6:	2b02      	cmp	r3, #2
 80031c8:	d01e      	beq.n	8003208 <I2C_Master_ADDR+0x23e>
 80031ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031cc:	2b10      	cmp	r3, #16
 80031ce:	d01b      	beq.n	8003208 <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	681a      	ldr	r2, [r3, #0]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80031de:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031e0:	2300      	movs	r3, #0
 80031e2:	617b      	str	r3, [r7, #20]
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	695b      	ldr	r3, [r3, #20]
 80031ea:	617b      	str	r3, [r7, #20]
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	699b      	ldr	r3, [r3, #24]
 80031f2:	617b      	str	r3, [r7, #20]
 80031f4:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	681a      	ldr	r2, [r3, #0]
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003204:	601a      	str	r2, [r3, #0]
 8003206:	e012      	b.n	800322e <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	681a      	ldr	r2, [r3, #0]
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003216:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003218:	2300      	movs	r3, #0
 800321a:	613b      	str	r3, [r7, #16]
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	695b      	ldr	r3, [r3, #20]
 8003222:	613b      	str	r3, [r7, #16]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	699b      	ldr	r3, [r3, #24]
 800322a:	613b      	str	r3, [r7, #16]
 800322c:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003238:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800323c:	d14b      	bne.n	80032d6 <I2C_Master_ADDR+0x30c>
 800323e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003240:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003244:	d00b      	beq.n	800325e <I2C_Master_ADDR+0x294>
 8003246:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003248:	2b01      	cmp	r3, #1
 800324a:	d008      	beq.n	800325e <I2C_Master_ADDR+0x294>
 800324c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800324e:	2b08      	cmp	r3, #8
 8003250:	d005      	beq.n	800325e <I2C_Master_ADDR+0x294>
 8003252:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003254:	2b10      	cmp	r3, #16
 8003256:	d002      	beq.n	800325e <I2C_Master_ADDR+0x294>
 8003258:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800325a:	2b20      	cmp	r3, #32
 800325c:	d13b      	bne.n	80032d6 <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	685a      	ldr	r2, [r3, #4]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800326c:	605a      	str	r2, [r3, #4]
 800326e:	e032      	b.n	80032d6 <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	681a      	ldr	r2, [r3, #0]
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800327e:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800328a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800328e:	d117      	bne.n	80032c0 <I2C_Master_ADDR+0x2f6>
 8003290:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003292:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003296:	d00b      	beq.n	80032b0 <I2C_Master_ADDR+0x2e6>
 8003298:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800329a:	2b01      	cmp	r3, #1
 800329c:	d008      	beq.n	80032b0 <I2C_Master_ADDR+0x2e6>
 800329e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032a0:	2b08      	cmp	r3, #8
 80032a2:	d005      	beq.n	80032b0 <I2C_Master_ADDR+0x2e6>
 80032a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032a6:	2b10      	cmp	r3, #16
 80032a8:	d002      	beq.n	80032b0 <I2C_Master_ADDR+0x2e6>
 80032aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032ac:	2b20      	cmp	r3, #32
 80032ae:	d107      	bne.n	80032c0 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	685a      	ldr	r2, [r3, #4]
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80032be:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032c0:	2300      	movs	r3, #0
 80032c2:	60fb      	str	r3, [r7, #12]
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	695b      	ldr	r3, [r3, #20]
 80032ca:	60fb      	str	r3, [r7, #12]
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	699b      	ldr	r3, [r3, #24]
 80032d2:	60fb      	str	r3, [r7, #12]
 80032d4:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2200      	movs	r2, #0
 80032da:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80032dc:	e00b      	b.n	80032f6 <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032de:	2300      	movs	r3, #0
 80032e0:	60bb      	str	r3, [r7, #8]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	695b      	ldr	r3, [r3, #20]
 80032e8:	60bb      	str	r3, [r7, #8]
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	699b      	ldr	r3, [r3, #24]
 80032f0:	60bb      	str	r3, [r7, #8]
 80032f2:	68bb      	ldr	r3, [r7, #8]
}
 80032f4:	e7ff      	b.n	80032f6 <I2C_Master_ADDR+0x32c>
 80032f6:	bf00      	nop
 80032f8:	3744      	adds	r7, #68	; 0x44
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bc80      	pop	{r7}
 80032fe:	4770      	bx	lr

08003300 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b084      	sub	sp, #16
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800330e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003314:	b29b      	uxth	r3, r3
 8003316:	2b00      	cmp	r3, #0
 8003318:	d02b      	beq.n	8003372 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800331e:	781a      	ldrb	r2, [r3, #0]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800332a:	1c5a      	adds	r2, r3, #1
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003334:	b29b      	uxth	r3, r3
 8003336:	3b01      	subs	r3, #1
 8003338:	b29a      	uxth	r2, r3
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003342:	b29b      	uxth	r3, r3
 8003344:	2b00      	cmp	r3, #0
 8003346:	d114      	bne.n	8003372 <I2C_SlaveTransmit_TXE+0x72>
 8003348:	7bfb      	ldrb	r3, [r7, #15]
 800334a:	2b29      	cmp	r3, #41	; 0x29
 800334c:	d111      	bne.n	8003372 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	685a      	ldr	r2, [r3, #4]
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800335c:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2221      	movs	r2, #33	; 0x21
 8003362:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2228      	movs	r2, #40	; 0x28
 8003368:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800336c:	6878      	ldr	r0, [r7, #4]
 800336e:	f7ff f9cf 	bl	8002710 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003372:	bf00      	nop
 8003374:	3710      	adds	r7, #16
 8003376:	46bd      	mov	sp, r7
 8003378:	bd80      	pop	{r7, pc}

0800337a <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800337a:	b480      	push	{r7}
 800337c:	b083      	sub	sp, #12
 800337e:	af00      	add	r7, sp, #0
 8003380:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003386:	b29b      	uxth	r3, r3
 8003388:	2b00      	cmp	r3, #0
 800338a:	d011      	beq.n	80033b0 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003390:	781a      	ldrb	r2, [r3, #0]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800339c:	1c5a      	adds	r2, r3, #1
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033a6:	b29b      	uxth	r3, r3
 80033a8:	3b01      	subs	r3, #1
 80033aa:	b29a      	uxth	r2, r3
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80033b0:	bf00      	nop
 80033b2:	370c      	adds	r7, #12
 80033b4:	46bd      	mov	sp, r7
 80033b6:	bc80      	pop	{r7}
 80033b8:	4770      	bx	lr

080033ba <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80033ba:	b580      	push	{r7, lr}
 80033bc:	b084      	sub	sp, #16
 80033be:	af00      	add	r7, sp, #0
 80033c0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033c8:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033ce:	b29b      	uxth	r3, r3
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d02c      	beq.n	800342e <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	691a      	ldr	r2, [r3, #16]
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033de:	b2d2      	uxtb	r2, r2
 80033e0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033e6:	1c5a      	adds	r2, r3, #1
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033f0:	b29b      	uxth	r3, r3
 80033f2:	3b01      	subs	r3, #1
 80033f4:	b29a      	uxth	r2, r3
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033fe:	b29b      	uxth	r3, r3
 8003400:	2b00      	cmp	r3, #0
 8003402:	d114      	bne.n	800342e <I2C_SlaveReceive_RXNE+0x74>
 8003404:	7bfb      	ldrb	r3, [r7, #15]
 8003406:	2b2a      	cmp	r3, #42	; 0x2a
 8003408:	d111      	bne.n	800342e <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	685a      	ldr	r2, [r3, #4]
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003418:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2222      	movs	r2, #34	; 0x22
 800341e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2228      	movs	r2, #40	; 0x28
 8003424:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003428:	6878      	ldr	r0, [r7, #4]
 800342a:	f7ff f97a 	bl	8002722 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800342e:	bf00      	nop
 8003430:	3710      	adds	r7, #16
 8003432:	46bd      	mov	sp, r7
 8003434:	bd80      	pop	{r7, pc}

08003436 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003436:	b480      	push	{r7}
 8003438:	b083      	sub	sp, #12
 800343a:	af00      	add	r7, sp, #0
 800343c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003442:	b29b      	uxth	r3, r3
 8003444:	2b00      	cmp	r3, #0
 8003446:	d012      	beq.n	800346e <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	691a      	ldr	r2, [r3, #16]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003452:	b2d2      	uxtb	r2, r2
 8003454:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800345a:	1c5a      	adds	r2, r3, #1
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003464:	b29b      	uxth	r3, r3
 8003466:	3b01      	subs	r3, #1
 8003468:	b29a      	uxth	r2, r3
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800346e:	bf00      	nop
 8003470:	370c      	adds	r7, #12
 8003472:	46bd      	mov	sp, r7
 8003474:	bc80      	pop	{r7}
 8003476:	4770      	bx	lr

08003478 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b084      	sub	sp, #16
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
 8003480:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8003482:	2300      	movs	r3, #0
 8003484:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800348c:	b2db      	uxtb	r3, r3
 800348e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003492:	2b28      	cmp	r3, #40	; 0x28
 8003494:	d127      	bne.n	80034e6 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	685a      	ldr	r2, [r3, #4]
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80034a4:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	089b      	lsrs	r3, r3, #2
 80034aa:	f003 0301 	and.w	r3, r3, #1
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d101      	bne.n	80034b6 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80034b2:	2301      	movs	r3, #1
 80034b4:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	09db      	lsrs	r3, r3, #7
 80034ba:	f003 0301 	and.w	r3, r3, #1
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d103      	bne.n	80034ca <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	68db      	ldr	r3, [r3, #12]
 80034c6:	81bb      	strh	r3, [r7, #12]
 80034c8:	e002      	b.n	80034d0 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	699b      	ldr	r3, [r3, #24]
 80034ce:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2200      	movs	r2, #0
 80034d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80034d8:	89ba      	ldrh	r2, [r7, #12]
 80034da:	7bfb      	ldrb	r3, [r7, #15]
 80034dc:	4619      	mov	r1, r3
 80034de:	6878      	ldr	r0, [r7, #4]
 80034e0:	f7ff f928 	bl	8002734 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80034e4:	e00e      	b.n	8003504 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034e6:	2300      	movs	r3, #0
 80034e8:	60bb      	str	r3, [r7, #8]
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	695b      	ldr	r3, [r3, #20]
 80034f0:	60bb      	str	r3, [r7, #8]
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	699b      	ldr	r3, [r3, #24]
 80034f8:	60bb      	str	r3, [r7, #8]
 80034fa:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2200      	movs	r2, #0
 8003500:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8003504:	bf00      	nop
 8003506:	3710      	adds	r7, #16
 8003508:	46bd      	mov	sp, r7
 800350a:	bd80      	pop	{r7, pc}

0800350c <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b084      	sub	sp, #16
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800351a:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	685a      	ldr	r2, [r3, #4]
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800352a:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800352c:	2300      	movs	r3, #0
 800352e:	60bb      	str	r3, [r7, #8]
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	695b      	ldr	r3, [r3, #20]
 8003536:	60bb      	str	r3, [r7, #8]
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	681a      	ldr	r2, [r3, #0]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f042 0201 	orr.w	r2, r2, #1
 8003546:	601a      	str	r2, [r3, #0]
 8003548:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	681a      	ldr	r2, [r3, #0]
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003558:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003564:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003568:	d172      	bne.n	8003650 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800356a:	7bfb      	ldrb	r3, [r7, #15]
 800356c:	2b22      	cmp	r3, #34	; 0x22
 800356e:	d002      	beq.n	8003576 <I2C_Slave_STOPF+0x6a>
 8003570:	7bfb      	ldrb	r3, [r7, #15]
 8003572:	2b2a      	cmp	r3, #42	; 0x2a
 8003574:	d135      	bne.n	80035e2 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	b29a      	uxth	r2, r3
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003588:	b29b      	uxth	r3, r3
 800358a:	2b00      	cmp	r3, #0
 800358c:	d005      	beq.n	800359a <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003592:	f043 0204 	orr.w	r2, r3, #4
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	685a      	ldr	r2, [r3, #4]
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80035a8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035ae:	4618      	mov	r0, r3
 80035b0:	f7fe fa64 	bl	8001a7c <HAL_DMA_GetState>
 80035b4:	4603      	mov	r3, r0
 80035b6:	2b01      	cmp	r3, #1
 80035b8:	d049      	beq.n	800364e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035be:	4a69      	ldr	r2, [pc, #420]	; (8003764 <I2C_Slave_STOPF+0x258>)
 80035c0:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035c6:	4618      	mov	r0, r3
 80035c8:	f7fe f9e0 	bl	800198c <HAL_DMA_Abort_IT>
 80035cc:	4603      	mov	r3, r0
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d03d      	beq.n	800364e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035d8:	687a      	ldr	r2, [r7, #4]
 80035da:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80035dc:	4610      	mov	r0, r2
 80035de:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80035e0:	e035      	b.n	800364e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	b29a      	uxth	r2, r3
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035f4:	b29b      	uxth	r3, r3
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d005      	beq.n	8003606 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035fe:	f043 0204 	orr.w	r2, r3, #4
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	685a      	ldr	r2, [r3, #4]
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003614:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800361a:	4618      	mov	r0, r3
 800361c:	f7fe fa2e 	bl	8001a7c <HAL_DMA_GetState>
 8003620:	4603      	mov	r3, r0
 8003622:	2b01      	cmp	r3, #1
 8003624:	d014      	beq.n	8003650 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800362a:	4a4e      	ldr	r2, [pc, #312]	; (8003764 <I2C_Slave_STOPF+0x258>)
 800362c:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003632:	4618      	mov	r0, r3
 8003634:	f7fe f9aa 	bl	800198c <HAL_DMA_Abort_IT>
 8003638:	4603      	mov	r3, r0
 800363a:	2b00      	cmp	r3, #0
 800363c:	d008      	beq.n	8003650 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003642:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003644:	687a      	ldr	r2, [r7, #4]
 8003646:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003648:	4610      	mov	r0, r2
 800364a:	4798      	blx	r3
 800364c:	e000      	b.n	8003650 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800364e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003654:	b29b      	uxth	r3, r3
 8003656:	2b00      	cmp	r3, #0
 8003658:	d03e      	beq.n	80036d8 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	695b      	ldr	r3, [r3, #20]
 8003660:	f003 0304 	and.w	r3, r3, #4
 8003664:	2b04      	cmp	r3, #4
 8003666:	d112      	bne.n	800368e <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	691a      	ldr	r2, [r3, #16]
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003672:	b2d2      	uxtb	r2, r2
 8003674:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800367a:	1c5a      	adds	r2, r3, #1
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003684:	b29b      	uxth	r3, r3
 8003686:	3b01      	subs	r3, #1
 8003688:	b29a      	uxth	r2, r3
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	695b      	ldr	r3, [r3, #20]
 8003694:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003698:	2b40      	cmp	r3, #64	; 0x40
 800369a:	d112      	bne.n	80036c2 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	691a      	ldr	r2, [r3, #16]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036a6:	b2d2      	uxtb	r2, r2
 80036a8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ae:	1c5a      	adds	r2, r3, #1
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036b8:	b29b      	uxth	r3, r3
 80036ba:	3b01      	subs	r3, #1
 80036bc:	b29a      	uxth	r2, r3
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036c6:	b29b      	uxth	r3, r3
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d005      	beq.n	80036d8 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036d0:	f043 0204 	orr.w	r2, r3, #4
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d003      	beq.n	80036e8 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80036e0:	6878      	ldr	r0, [r7, #4]
 80036e2:	f000 f8b7 	bl	8003854 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80036e6:	e039      	b.n	800375c <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80036e8:	7bfb      	ldrb	r3, [r7, #15]
 80036ea:	2b2a      	cmp	r3, #42	; 0x2a
 80036ec:	d109      	bne.n	8003702 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2200      	movs	r2, #0
 80036f2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2228      	movs	r2, #40	; 0x28
 80036f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80036fc:	6878      	ldr	r0, [r7, #4]
 80036fe:	f7ff f810 	bl	8002722 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003708:	b2db      	uxtb	r3, r3
 800370a:	2b28      	cmp	r3, #40	; 0x28
 800370c:	d111      	bne.n	8003732 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	4a15      	ldr	r2, [pc, #84]	; (8003768 <I2C_Slave_STOPF+0x25c>)
 8003712:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2200      	movs	r2, #0
 8003718:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2220      	movs	r2, #32
 800371e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2200      	movs	r2, #0
 8003726:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800372a:	6878      	ldr	r0, [r7, #4]
 800372c:	f7ff f80f 	bl	800274e <HAL_I2C_ListenCpltCallback>
}
 8003730:	e014      	b.n	800375c <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003736:	2b22      	cmp	r3, #34	; 0x22
 8003738:	d002      	beq.n	8003740 <I2C_Slave_STOPF+0x234>
 800373a:	7bfb      	ldrb	r3, [r7, #15]
 800373c:	2b22      	cmp	r3, #34	; 0x22
 800373e:	d10d      	bne.n	800375c <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2200      	movs	r2, #0
 8003744:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2220      	movs	r2, #32
 800374a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2200      	movs	r2, #0
 8003752:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003756:	6878      	ldr	r0, [r7, #4]
 8003758:	f7fe ffe3 	bl	8002722 <HAL_I2C_SlaveRxCpltCallback>
}
 800375c:	bf00      	nop
 800375e:	3710      	adds	r7, #16
 8003760:	46bd      	mov	sp, r7
 8003762:	bd80      	pop	{r7, pc}
 8003764:	08003bbd 	.word	0x08003bbd
 8003768:	ffff0000 	.word	0xffff0000

0800376c <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b084      	sub	sp, #16
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800377a:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003780:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8003782:	68bb      	ldr	r3, [r7, #8]
 8003784:	2b08      	cmp	r3, #8
 8003786:	d002      	beq.n	800378e <I2C_Slave_AF+0x22>
 8003788:	68bb      	ldr	r3, [r7, #8]
 800378a:	2b20      	cmp	r3, #32
 800378c:	d129      	bne.n	80037e2 <I2C_Slave_AF+0x76>
 800378e:	7bfb      	ldrb	r3, [r7, #15]
 8003790:	2b28      	cmp	r3, #40	; 0x28
 8003792:	d126      	bne.n	80037e2 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	4a2e      	ldr	r2, [pc, #184]	; (8003850 <I2C_Slave_AF+0xe4>)
 8003798:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	685a      	ldr	r2, [r3, #4]
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80037a8:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80037b2:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	681a      	ldr	r2, [r3, #0]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80037c2:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2200      	movs	r2, #0
 80037c8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2220      	movs	r2, #32
 80037ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2200      	movs	r2, #0
 80037d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80037da:	6878      	ldr	r0, [r7, #4]
 80037dc:	f7fe ffb7 	bl	800274e <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80037e0:	e031      	b.n	8003846 <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80037e2:	7bfb      	ldrb	r3, [r7, #15]
 80037e4:	2b21      	cmp	r3, #33	; 0x21
 80037e6:	d129      	bne.n	800383c <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	4a19      	ldr	r2, [pc, #100]	; (8003850 <I2C_Slave_AF+0xe4>)
 80037ec:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2221      	movs	r2, #33	; 0x21
 80037f2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2220      	movs	r2, #32
 80037f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2200      	movs	r2, #0
 8003800:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	685a      	ldr	r2, [r3, #4]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003812:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800381c:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	681a      	ldr	r2, [r3, #0]
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800382c:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 800382e:	6878      	ldr	r0, [r7, #4]
 8003830:	f7fe fc2a 	bl	8002088 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003834:	6878      	ldr	r0, [r7, #4]
 8003836:	f7fe ff6b 	bl	8002710 <HAL_I2C_SlaveTxCpltCallback>
}
 800383a:	e004      	b.n	8003846 <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003844:	615a      	str	r2, [r3, #20]
}
 8003846:	bf00      	nop
 8003848:	3710      	adds	r7, #16
 800384a:	46bd      	mov	sp, r7
 800384c:	bd80      	pop	{r7, pc}
 800384e:	bf00      	nop
 8003850:	ffff0000 	.word	0xffff0000

08003854 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b084      	sub	sp, #16
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003862:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800386a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800386c:	7bbb      	ldrb	r3, [r7, #14]
 800386e:	2b10      	cmp	r3, #16
 8003870:	d002      	beq.n	8003878 <I2C_ITError+0x24>
 8003872:	7bbb      	ldrb	r3, [r7, #14]
 8003874:	2b40      	cmp	r3, #64	; 0x40
 8003876:	d10a      	bne.n	800388e <I2C_ITError+0x3a>
 8003878:	7bfb      	ldrb	r3, [r7, #15]
 800387a:	2b22      	cmp	r3, #34	; 0x22
 800387c:	d107      	bne.n	800388e <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	681a      	ldr	r2, [r3, #0]
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800388c:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800388e:	7bfb      	ldrb	r3, [r7, #15]
 8003890:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003894:	2b28      	cmp	r3, #40	; 0x28
 8003896:	d107      	bne.n	80038a8 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2200      	movs	r2, #0
 800389c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2228      	movs	r2, #40	; 0x28
 80038a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80038a6:	e015      	b.n	80038d4 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80038b2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80038b6:	d00a      	beq.n	80038ce <I2C_ITError+0x7a>
 80038b8:	7bfb      	ldrb	r3, [r7, #15]
 80038ba:	2b60      	cmp	r3, #96	; 0x60
 80038bc:	d007      	beq.n	80038ce <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	2220      	movs	r2, #32
 80038c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2200      	movs	r2, #0
 80038ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2200      	movs	r2, #0
 80038d2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	685b      	ldr	r3, [r3, #4]
 80038da:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80038de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80038e2:	d162      	bne.n	80039aa <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	685a      	ldr	r2, [r3, #4]
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80038f2:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038f8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80038fc:	b2db      	uxtb	r3, r3
 80038fe:	2b01      	cmp	r3, #1
 8003900:	d020      	beq.n	8003944 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003906:	4a6a      	ldr	r2, [pc, #424]	; (8003ab0 <I2C_ITError+0x25c>)
 8003908:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800390e:	4618      	mov	r0, r3
 8003910:	f7fe f83c 	bl	800198c <HAL_DMA_Abort_IT>
 8003914:	4603      	mov	r3, r0
 8003916:	2b00      	cmp	r3, #0
 8003918:	f000 8089 	beq.w	8003a2e <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	681a      	ldr	r2, [r3, #0]
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f022 0201 	bic.w	r2, r2, #1
 800392a:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2220      	movs	r2, #32
 8003930:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003938:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800393a:	687a      	ldr	r2, [r7, #4]
 800393c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800393e:	4610      	mov	r0, r2
 8003940:	4798      	blx	r3
 8003942:	e074      	b.n	8003a2e <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003948:	4a59      	ldr	r2, [pc, #356]	; (8003ab0 <I2C_ITError+0x25c>)
 800394a:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003950:	4618      	mov	r0, r3
 8003952:	f7fe f81b 	bl	800198c <HAL_DMA_Abort_IT>
 8003956:	4603      	mov	r3, r0
 8003958:	2b00      	cmp	r3, #0
 800395a:	d068      	beq.n	8003a2e <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	695b      	ldr	r3, [r3, #20]
 8003962:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003966:	2b40      	cmp	r3, #64	; 0x40
 8003968:	d10b      	bne.n	8003982 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	691a      	ldr	r2, [r3, #16]
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003974:	b2d2      	uxtb	r2, r2
 8003976:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800397c:	1c5a      	adds	r2, r3, #1
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	681a      	ldr	r2, [r3, #0]
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f022 0201 	bic.w	r2, r2, #1
 8003990:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2220      	movs	r2, #32
 8003996:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800399e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039a0:	687a      	ldr	r2, [r7, #4]
 80039a2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80039a4:	4610      	mov	r0, r2
 80039a6:	4798      	blx	r3
 80039a8:	e041      	b.n	8003a2e <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039b0:	b2db      	uxtb	r3, r3
 80039b2:	2b60      	cmp	r3, #96	; 0x60
 80039b4:	d125      	bne.n	8003a02 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2220      	movs	r2, #32
 80039ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2200      	movs	r2, #0
 80039c2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	695b      	ldr	r3, [r3, #20]
 80039ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039ce:	2b40      	cmp	r3, #64	; 0x40
 80039d0:	d10b      	bne.n	80039ea <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	691a      	ldr	r2, [r3, #16]
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039dc:	b2d2      	uxtb	r2, r2
 80039de:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039e4:	1c5a      	adds	r2, r3, #1
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	681a      	ldr	r2, [r3, #0]
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f022 0201 	bic.w	r2, r2, #1
 80039f8:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80039fa:	6878      	ldr	r0, [r7, #4]
 80039fc:	f7fe fecb 	bl	8002796 <HAL_I2C_AbortCpltCallback>
 8003a00:	e015      	b.n	8003a2e <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	695b      	ldr	r3, [r3, #20]
 8003a08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a0c:	2b40      	cmp	r3, #64	; 0x40
 8003a0e:	d10b      	bne.n	8003a28 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	691a      	ldr	r2, [r3, #16]
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a1a:	b2d2      	uxtb	r2, r2
 8003a1c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a22:	1c5a      	adds	r2, r3, #1
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8003a28:	6878      	ldr	r0, [r7, #4]
 8003a2a:	f7fe feab 	bl	8002784 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a32:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8003a34:	68bb      	ldr	r3, [r7, #8]
 8003a36:	f003 0301 	and.w	r3, r3, #1
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d10e      	bne.n	8003a5c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8003a3e:	68bb      	ldr	r3, [r7, #8]
 8003a40:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d109      	bne.n	8003a5c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8003a48:	68bb      	ldr	r3, [r7, #8]
 8003a4a:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d104      	bne.n	8003a5c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8003a52:	68bb      	ldr	r3, [r7, #8]
 8003a54:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d007      	beq.n	8003a6c <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	685a      	ldr	r2, [r3, #4]
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003a6a:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a72:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a78:	f003 0304 	and.w	r3, r3, #4
 8003a7c:	2b04      	cmp	r3, #4
 8003a7e:	d113      	bne.n	8003aa8 <I2C_ITError+0x254>
 8003a80:	7bfb      	ldrb	r3, [r7, #15]
 8003a82:	2b28      	cmp	r3, #40	; 0x28
 8003a84:	d110      	bne.n	8003aa8 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	4a0a      	ldr	r2, [pc, #40]	; (8003ab4 <I2C_ITError+0x260>)
 8003a8a:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2200      	movs	r2, #0
 8003a90:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2220      	movs	r2, #32
 8003a96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8003aa2:	6878      	ldr	r0, [r7, #4]
 8003aa4:	f7fe fe53 	bl	800274e <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003aa8:	bf00      	nop
 8003aaa:	3710      	adds	r7, #16
 8003aac:	46bd      	mov	sp, r7
 8003aae:	bd80      	pop	{r7, pc}
 8003ab0:	08003bbd 	.word	0x08003bbd
 8003ab4:	ffff0000 	.word	0xffff0000

08003ab8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b088      	sub	sp, #32
 8003abc:	af02      	add	r7, sp, #8
 8003abe:	60f8      	str	r0, [r7, #12]
 8003ac0:	607a      	str	r2, [r7, #4]
 8003ac2:	603b      	str	r3, [r7, #0]
 8003ac4:	460b      	mov	r3, r1
 8003ac6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003acc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	2b08      	cmp	r3, #8
 8003ad2:	d006      	beq.n	8003ae2 <I2C_MasterRequestWrite+0x2a>
 8003ad4:	697b      	ldr	r3, [r7, #20]
 8003ad6:	2b01      	cmp	r3, #1
 8003ad8:	d003      	beq.n	8003ae2 <I2C_MasterRequestWrite+0x2a>
 8003ada:	697b      	ldr	r3, [r7, #20]
 8003adc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003ae0:	d108      	bne.n	8003af4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	681a      	ldr	r2, [r3, #0]
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003af0:	601a      	str	r2, [r3, #0]
 8003af2:	e00b      	b.n	8003b0c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003af8:	2b12      	cmp	r3, #18
 8003afa:	d107      	bne.n	8003b0c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	681a      	ldr	r2, [r3, #0]
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003b0a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	9300      	str	r3, [sp, #0]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2200      	movs	r2, #0
 8003b14:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003b18:	68f8      	ldr	r0, [r7, #12]
 8003b1a:	f000 f8f7 	bl	8003d0c <I2C_WaitOnFlagUntilTimeout>
 8003b1e:	4603      	mov	r3, r0
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d00d      	beq.n	8003b40 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b2e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b32:	d103      	bne.n	8003b3c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003b3a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003b3c:	2303      	movs	r3, #3
 8003b3e:	e035      	b.n	8003bac <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	691b      	ldr	r3, [r3, #16]
 8003b44:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003b48:	d108      	bne.n	8003b5c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003b4a:	897b      	ldrh	r3, [r7, #10]
 8003b4c:	b2db      	uxtb	r3, r3
 8003b4e:	461a      	mov	r2, r3
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003b58:	611a      	str	r2, [r3, #16]
 8003b5a:	e01b      	b.n	8003b94 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003b5c:	897b      	ldrh	r3, [r7, #10]
 8003b5e:	11db      	asrs	r3, r3, #7
 8003b60:	b2db      	uxtb	r3, r3
 8003b62:	f003 0306 	and.w	r3, r3, #6
 8003b66:	b2db      	uxtb	r3, r3
 8003b68:	f063 030f 	orn	r3, r3, #15
 8003b6c:	b2da      	uxtb	r2, r3
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	687a      	ldr	r2, [r7, #4]
 8003b78:	490e      	ldr	r1, [pc, #56]	; (8003bb4 <I2C_MasterRequestWrite+0xfc>)
 8003b7a:	68f8      	ldr	r0, [r7, #12]
 8003b7c:	f000 f940 	bl	8003e00 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b80:	4603      	mov	r3, r0
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d001      	beq.n	8003b8a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003b86:	2301      	movs	r3, #1
 8003b88:	e010      	b.n	8003bac <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003b8a:	897b      	ldrh	r3, [r7, #10]
 8003b8c:	b2da      	uxtb	r2, r3
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	687a      	ldr	r2, [r7, #4]
 8003b98:	4907      	ldr	r1, [pc, #28]	; (8003bb8 <I2C_MasterRequestWrite+0x100>)
 8003b9a:	68f8      	ldr	r0, [r7, #12]
 8003b9c:	f000 f930 	bl	8003e00 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d001      	beq.n	8003baa <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	e000      	b.n	8003bac <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003baa:	2300      	movs	r3, #0
}
 8003bac:	4618      	mov	r0, r3
 8003bae:	3718      	adds	r7, #24
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bd80      	pop	{r7, pc}
 8003bb4:	00010008 	.word	0x00010008
 8003bb8:	00010002 	.word	0x00010002

08003bbc <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b086      	sub	sp, #24
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bcc:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003bce:	697b      	ldr	r3, [r7, #20]
 8003bd0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003bd4:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003bd6:	4b4b      	ldr	r3, [pc, #300]	; (8003d04 <I2C_DMAAbort+0x148>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	08db      	lsrs	r3, r3, #3
 8003bdc:	4a4a      	ldr	r2, [pc, #296]	; (8003d08 <I2C_DMAAbort+0x14c>)
 8003bde:	fba2 2303 	umull	r2, r3, r2, r3
 8003be2:	0a1a      	lsrs	r2, r3, #8
 8003be4:	4613      	mov	r3, r2
 8003be6:	009b      	lsls	r3, r3, #2
 8003be8:	4413      	add	r3, r2
 8003bea:	00da      	lsls	r2, r3, #3
 8003bec:	1ad3      	subs	r3, r2, r3
 8003bee:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d106      	bne.n	8003c04 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003bf6:	697b      	ldr	r3, [r7, #20]
 8003bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bfa:	f043 0220 	orr.w	r2, r3, #32
 8003bfe:	697b      	ldr	r3, [r7, #20]
 8003c00:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8003c02:	e00a      	b.n	8003c1a <I2C_DMAAbort+0x5e>
    }
    count--;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	3b01      	subs	r3, #1
 8003c08:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8003c0a:	697b      	ldr	r3, [r7, #20]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c14:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c18:	d0ea      	beq.n	8003bf0 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8003c1a:	697b      	ldr	r3, [r7, #20]
 8003c1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d003      	beq.n	8003c2a <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c26:	2200      	movs	r2, #0
 8003c28:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 8003c2a:	697b      	ldr	r3, [r7, #20]
 8003c2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d003      	beq.n	8003c3a <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8003c32:	697b      	ldr	r3, [r7, #20]
 8003c34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c36:	2200      	movs	r2, #0
 8003c38:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c3a:	697b      	ldr	r3, [r7, #20]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	681a      	ldr	r2, [r3, #0]
 8003c40:	697b      	ldr	r3, [r7, #20]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c48:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8003c4a:	697b      	ldr	r3, [r7, #20]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8003c50:	697b      	ldr	r3, [r7, #20]
 8003c52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d003      	beq.n	8003c60 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8003c58:	697b      	ldr	r3, [r7, #20]
 8003c5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 8003c60:	697b      	ldr	r3, [r7, #20]
 8003c62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d003      	beq.n	8003c70 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8003c68:	697b      	ldr	r3, [r7, #20]
 8003c6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8003c70:	697b      	ldr	r3, [r7, #20]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	681a      	ldr	r2, [r3, #0]
 8003c76:	697b      	ldr	r3, [r7, #20]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f022 0201 	bic.w	r2, r2, #1
 8003c7e:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003c80:	697b      	ldr	r3, [r7, #20]
 8003c82:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c86:	b2db      	uxtb	r3, r3
 8003c88:	2b60      	cmp	r3, #96	; 0x60
 8003c8a:	d10e      	bne.n	8003caa <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8003c8c:	697b      	ldr	r3, [r7, #20]
 8003c8e:	2220      	movs	r2, #32
 8003c90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003c94:	697b      	ldr	r3, [r7, #20]
 8003c96:	2200      	movs	r2, #0
 8003c98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8003c9c:	697b      	ldr	r3, [r7, #20]
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8003ca2:	6978      	ldr	r0, [r7, #20]
 8003ca4:	f7fe fd77 	bl	8002796 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003ca8:	e027      	b.n	8003cfa <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003caa:	7cfb      	ldrb	r3, [r7, #19]
 8003cac:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003cb0:	2b28      	cmp	r3, #40	; 0x28
 8003cb2:	d117      	bne.n	8003ce4 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8003cb4:	697b      	ldr	r3, [r7, #20]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	681a      	ldr	r2, [r3, #0]
 8003cba:	697b      	ldr	r3, [r7, #20]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f042 0201 	orr.w	r2, r2, #1
 8003cc2:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003cc4:	697b      	ldr	r3, [r7, #20]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	681a      	ldr	r2, [r3, #0]
 8003cca:	697b      	ldr	r3, [r7, #20]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003cd2:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003cd4:	697b      	ldr	r3, [r7, #20]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003cda:	697b      	ldr	r3, [r7, #20]
 8003cdc:	2228      	movs	r2, #40	; 0x28
 8003cde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8003ce2:	e007      	b.n	8003cf4 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8003ce4:	697b      	ldr	r3, [r7, #20]
 8003ce6:	2220      	movs	r2, #32
 8003ce8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cec:	697b      	ldr	r3, [r7, #20]
 8003cee:	2200      	movs	r2, #0
 8003cf0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8003cf4:	6978      	ldr	r0, [r7, #20]
 8003cf6:	f7fe fd45 	bl	8002784 <HAL_I2C_ErrorCallback>
}
 8003cfa:	bf00      	nop
 8003cfc:	3718      	adds	r7, #24
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	bd80      	pop	{r7, pc}
 8003d02:	bf00      	nop
 8003d04:	20000068 	.word	0x20000068
 8003d08:	14f8b589 	.word	0x14f8b589

08003d0c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b084      	sub	sp, #16
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	60f8      	str	r0, [r7, #12]
 8003d14:	60b9      	str	r1, [r7, #8]
 8003d16:	603b      	str	r3, [r7, #0]
 8003d18:	4613      	mov	r3, r2
 8003d1a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003d1c:	e048      	b.n	8003db0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d24:	d044      	beq.n	8003db0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d26:	f7fd fcf5 	bl	8001714 <HAL_GetTick>
 8003d2a:	4602      	mov	r2, r0
 8003d2c:	69bb      	ldr	r3, [r7, #24]
 8003d2e:	1ad3      	subs	r3, r2, r3
 8003d30:	683a      	ldr	r2, [r7, #0]
 8003d32:	429a      	cmp	r2, r3
 8003d34:	d302      	bcc.n	8003d3c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d139      	bne.n	8003db0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	0c1b      	lsrs	r3, r3, #16
 8003d40:	b2db      	uxtb	r3, r3
 8003d42:	2b01      	cmp	r3, #1
 8003d44:	d10d      	bne.n	8003d62 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	695b      	ldr	r3, [r3, #20]
 8003d4c:	43da      	mvns	r2, r3
 8003d4e:	68bb      	ldr	r3, [r7, #8]
 8003d50:	4013      	ands	r3, r2
 8003d52:	b29b      	uxth	r3, r3
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	bf0c      	ite	eq
 8003d58:	2301      	moveq	r3, #1
 8003d5a:	2300      	movne	r3, #0
 8003d5c:	b2db      	uxtb	r3, r3
 8003d5e:	461a      	mov	r2, r3
 8003d60:	e00c      	b.n	8003d7c <I2C_WaitOnFlagUntilTimeout+0x70>
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	699b      	ldr	r3, [r3, #24]
 8003d68:	43da      	mvns	r2, r3
 8003d6a:	68bb      	ldr	r3, [r7, #8]
 8003d6c:	4013      	ands	r3, r2
 8003d6e:	b29b      	uxth	r3, r3
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	bf0c      	ite	eq
 8003d74:	2301      	moveq	r3, #1
 8003d76:	2300      	movne	r3, #0
 8003d78:	b2db      	uxtb	r3, r3
 8003d7a:	461a      	mov	r2, r3
 8003d7c:	79fb      	ldrb	r3, [r7, #7]
 8003d7e:	429a      	cmp	r2, r3
 8003d80:	d116      	bne.n	8003db0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	2200      	movs	r2, #0
 8003d86:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	2220      	movs	r2, #32
 8003d8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	2200      	movs	r2, #0
 8003d94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d9c:	f043 0220 	orr.w	r2, r3, #32
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	2200      	movs	r2, #0
 8003da8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003dac:	2301      	movs	r3, #1
 8003dae:	e023      	b.n	8003df8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003db0:	68bb      	ldr	r3, [r7, #8]
 8003db2:	0c1b      	lsrs	r3, r3, #16
 8003db4:	b2db      	uxtb	r3, r3
 8003db6:	2b01      	cmp	r3, #1
 8003db8:	d10d      	bne.n	8003dd6 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	695b      	ldr	r3, [r3, #20]
 8003dc0:	43da      	mvns	r2, r3
 8003dc2:	68bb      	ldr	r3, [r7, #8]
 8003dc4:	4013      	ands	r3, r2
 8003dc6:	b29b      	uxth	r3, r3
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	bf0c      	ite	eq
 8003dcc:	2301      	moveq	r3, #1
 8003dce:	2300      	movne	r3, #0
 8003dd0:	b2db      	uxtb	r3, r3
 8003dd2:	461a      	mov	r2, r3
 8003dd4:	e00c      	b.n	8003df0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	699b      	ldr	r3, [r3, #24]
 8003ddc:	43da      	mvns	r2, r3
 8003dde:	68bb      	ldr	r3, [r7, #8]
 8003de0:	4013      	ands	r3, r2
 8003de2:	b29b      	uxth	r3, r3
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	bf0c      	ite	eq
 8003de8:	2301      	moveq	r3, #1
 8003dea:	2300      	movne	r3, #0
 8003dec:	b2db      	uxtb	r3, r3
 8003dee:	461a      	mov	r2, r3
 8003df0:	79fb      	ldrb	r3, [r7, #7]
 8003df2:	429a      	cmp	r2, r3
 8003df4:	d093      	beq.n	8003d1e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003df6:	2300      	movs	r3, #0
}
 8003df8:	4618      	mov	r0, r3
 8003dfa:	3710      	adds	r7, #16
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bd80      	pop	{r7, pc}

08003e00 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b084      	sub	sp, #16
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	60f8      	str	r0, [r7, #12]
 8003e08:	60b9      	str	r1, [r7, #8]
 8003e0a:	607a      	str	r2, [r7, #4]
 8003e0c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003e0e:	e071      	b.n	8003ef4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	695b      	ldr	r3, [r3, #20]
 8003e16:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e1a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e1e:	d123      	bne.n	8003e68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	681a      	ldr	r2, [r3, #0]
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e2e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003e38:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	2220      	movs	r2, #32
 8003e44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e54:	f043 0204 	orr.w	r2, r3, #4
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003e64:	2301      	movs	r3, #1
 8003e66:	e067      	b.n	8003f38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e6e:	d041      	beq.n	8003ef4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e70:	f7fd fc50 	bl	8001714 <HAL_GetTick>
 8003e74:	4602      	mov	r2, r0
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	1ad3      	subs	r3, r2, r3
 8003e7a:	687a      	ldr	r2, [r7, #4]
 8003e7c:	429a      	cmp	r2, r3
 8003e7e:	d302      	bcc.n	8003e86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d136      	bne.n	8003ef4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003e86:	68bb      	ldr	r3, [r7, #8]
 8003e88:	0c1b      	lsrs	r3, r3, #16
 8003e8a:	b2db      	uxtb	r3, r3
 8003e8c:	2b01      	cmp	r3, #1
 8003e8e:	d10c      	bne.n	8003eaa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	695b      	ldr	r3, [r3, #20]
 8003e96:	43da      	mvns	r2, r3
 8003e98:	68bb      	ldr	r3, [r7, #8]
 8003e9a:	4013      	ands	r3, r2
 8003e9c:	b29b      	uxth	r3, r3
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	bf14      	ite	ne
 8003ea2:	2301      	movne	r3, #1
 8003ea4:	2300      	moveq	r3, #0
 8003ea6:	b2db      	uxtb	r3, r3
 8003ea8:	e00b      	b.n	8003ec2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	699b      	ldr	r3, [r3, #24]
 8003eb0:	43da      	mvns	r2, r3
 8003eb2:	68bb      	ldr	r3, [r7, #8]
 8003eb4:	4013      	ands	r3, r2
 8003eb6:	b29b      	uxth	r3, r3
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	bf14      	ite	ne
 8003ebc:	2301      	movne	r3, #1
 8003ebe:	2300      	moveq	r3, #0
 8003ec0:	b2db      	uxtb	r3, r3
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d016      	beq.n	8003ef4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	2220      	movs	r2, #32
 8003ed0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ee0:	f043 0220 	orr.w	r2, r3, #32
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	2200      	movs	r2, #0
 8003eec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	e021      	b.n	8003f38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003ef4:	68bb      	ldr	r3, [r7, #8]
 8003ef6:	0c1b      	lsrs	r3, r3, #16
 8003ef8:	b2db      	uxtb	r3, r3
 8003efa:	2b01      	cmp	r3, #1
 8003efc:	d10c      	bne.n	8003f18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	695b      	ldr	r3, [r3, #20]
 8003f04:	43da      	mvns	r2, r3
 8003f06:	68bb      	ldr	r3, [r7, #8]
 8003f08:	4013      	ands	r3, r2
 8003f0a:	b29b      	uxth	r3, r3
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	bf14      	ite	ne
 8003f10:	2301      	movne	r3, #1
 8003f12:	2300      	moveq	r3, #0
 8003f14:	b2db      	uxtb	r3, r3
 8003f16:	e00b      	b.n	8003f30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	699b      	ldr	r3, [r3, #24]
 8003f1e:	43da      	mvns	r2, r3
 8003f20:	68bb      	ldr	r3, [r7, #8]
 8003f22:	4013      	ands	r3, r2
 8003f24:	b29b      	uxth	r3, r3
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	bf14      	ite	ne
 8003f2a:	2301      	movne	r3, #1
 8003f2c:	2300      	moveq	r3, #0
 8003f2e:	b2db      	uxtb	r3, r3
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	f47f af6d 	bne.w	8003e10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003f36:	2300      	movs	r3, #0
}
 8003f38:	4618      	mov	r0, r3
 8003f3a:	3710      	adds	r7, #16
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	bd80      	pop	{r7, pc}

08003f40 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b084      	sub	sp, #16
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	60f8      	str	r0, [r7, #12]
 8003f48:	60b9      	str	r1, [r7, #8]
 8003f4a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003f4c:	e034      	b.n	8003fb8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003f4e:	68f8      	ldr	r0, [r7, #12]
 8003f50:	f000 f8b8 	bl	80040c4 <I2C_IsAcknowledgeFailed>
 8003f54:	4603      	mov	r3, r0
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d001      	beq.n	8003f5e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	e034      	b.n	8003fc8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f5e:	68bb      	ldr	r3, [r7, #8]
 8003f60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f64:	d028      	beq.n	8003fb8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f66:	f7fd fbd5 	bl	8001714 <HAL_GetTick>
 8003f6a:	4602      	mov	r2, r0
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	1ad3      	subs	r3, r2, r3
 8003f70:	68ba      	ldr	r2, [r7, #8]
 8003f72:	429a      	cmp	r2, r3
 8003f74:	d302      	bcc.n	8003f7c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003f76:	68bb      	ldr	r3, [r7, #8]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d11d      	bne.n	8003fb8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	695b      	ldr	r3, [r3, #20]
 8003f82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f86:	2b80      	cmp	r3, #128	; 0x80
 8003f88:	d016      	beq.n	8003fb8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	2220      	movs	r2, #32
 8003f94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fa4:	f043 0220 	orr.w	r2, r3, #32
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	2200      	movs	r2, #0
 8003fb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	e007      	b.n	8003fc8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	695b      	ldr	r3, [r3, #20]
 8003fbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fc2:	2b80      	cmp	r3, #128	; 0x80
 8003fc4:	d1c3      	bne.n	8003f4e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003fc6:	2300      	movs	r3, #0
}
 8003fc8:	4618      	mov	r0, r3
 8003fca:	3710      	adds	r7, #16
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	bd80      	pop	{r7, pc}

08003fd0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b084      	sub	sp, #16
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	60f8      	str	r0, [r7, #12]
 8003fd8:	60b9      	str	r1, [r7, #8]
 8003fda:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003fdc:	e034      	b.n	8004048 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003fde:	68f8      	ldr	r0, [r7, #12]
 8003fe0:	f000 f870 	bl	80040c4 <I2C_IsAcknowledgeFailed>
 8003fe4:	4603      	mov	r3, r0
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d001      	beq.n	8003fee <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003fea:	2301      	movs	r3, #1
 8003fec:	e034      	b.n	8004058 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fee:	68bb      	ldr	r3, [r7, #8]
 8003ff0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ff4:	d028      	beq.n	8004048 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ff6:	f7fd fb8d 	bl	8001714 <HAL_GetTick>
 8003ffa:	4602      	mov	r2, r0
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	1ad3      	subs	r3, r2, r3
 8004000:	68ba      	ldr	r2, [r7, #8]
 8004002:	429a      	cmp	r2, r3
 8004004:	d302      	bcc.n	800400c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004006:	68bb      	ldr	r3, [r7, #8]
 8004008:	2b00      	cmp	r3, #0
 800400a:	d11d      	bne.n	8004048 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	695b      	ldr	r3, [r3, #20]
 8004012:	f003 0304 	and.w	r3, r3, #4
 8004016:	2b04      	cmp	r3, #4
 8004018:	d016      	beq.n	8004048 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	2200      	movs	r2, #0
 800401e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	2220      	movs	r2, #32
 8004024:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	2200      	movs	r2, #0
 800402c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004034:	f043 0220 	orr.w	r2, r3, #32
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	2200      	movs	r2, #0
 8004040:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004044:	2301      	movs	r3, #1
 8004046:	e007      	b.n	8004058 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	695b      	ldr	r3, [r3, #20]
 800404e:	f003 0304 	and.w	r3, r3, #4
 8004052:	2b04      	cmp	r3, #4
 8004054:	d1c3      	bne.n	8003fde <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004056:	2300      	movs	r3, #0
}
 8004058:	4618      	mov	r0, r3
 800405a:	3710      	adds	r7, #16
 800405c:	46bd      	mov	sp, r7
 800405e:	bd80      	pop	{r7, pc}

08004060 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8004060:	b480      	push	{r7}
 8004062:	b085      	sub	sp, #20
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004068:	2300      	movs	r3, #0
 800406a:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 800406c:	4b13      	ldr	r3, [pc, #76]	; (80040bc <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	08db      	lsrs	r3, r3, #3
 8004072:	4a13      	ldr	r2, [pc, #76]	; (80040c0 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8004074:	fba2 2303 	umull	r2, r3, r2, r3
 8004078:	0a1a      	lsrs	r2, r3, #8
 800407a:	4613      	mov	r3, r2
 800407c:	009b      	lsls	r3, r3, #2
 800407e:	4413      	add	r3, r2
 8004080:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	3b01      	subs	r3, #1
 8004086:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d107      	bne.n	800409e <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004092:	f043 0220 	orr.w	r2, r3, #32
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800409a:	2301      	movs	r3, #1
 800409c:	e008      	b.n	80040b0 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80040a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80040ac:	d0e9      	beq.n	8004082 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80040ae:	2300      	movs	r3, #0
}
 80040b0:	4618      	mov	r0, r3
 80040b2:	3714      	adds	r7, #20
 80040b4:	46bd      	mov	sp, r7
 80040b6:	bc80      	pop	{r7}
 80040b8:	4770      	bx	lr
 80040ba:	bf00      	nop
 80040bc:	20000068 	.word	0x20000068
 80040c0:	14f8b589 	.word	0x14f8b589

080040c4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80040c4:	b480      	push	{r7}
 80040c6:	b083      	sub	sp, #12
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	695b      	ldr	r3, [r3, #20]
 80040d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80040da:	d11b      	bne.n	8004114 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80040e4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2200      	movs	r2, #0
 80040ea:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2220      	movs	r2, #32
 80040f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2200      	movs	r2, #0
 80040f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004100:	f043 0204 	orr.w	r2, r3, #4
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2200      	movs	r2, #0
 800410c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004110:	2301      	movs	r3, #1
 8004112:	e000      	b.n	8004116 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004114:	2300      	movs	r3, #0
}
 8004116:	4618      	mov	r0, r3
 8004118:	370c      	adds	r7, #12
 800411a:	46bd      	mov	sp, r7
 800411c:	bc80      	pop	{r7}
 800411e:	4770      	bx	lr

08004120 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8004120:	b480      	push	{r7}
 8004122:	b083      	sub	sp, #12
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800412c:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8004130:	d103      	bne.n	800413a <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	2201      	movs	r2, #1
 8004136:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8004138:	e007      	b.n	800414a <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800413e:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004142:	d102      	bne.n	800414a <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2208      	movs	r2, #8
 8004148:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800414a:	bf00      	nop
 800414c:	370c      	adds	r7, #12
 800414e:	46bd      	mov	sp, r7
 8004150:	bc80      	pop	{r7}
 8004152:	4770      	bx	lr

08004154 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b086      	sub	sp, #24
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d101      	bne.n	8004166 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004162:	2301      	movs	r3, #1
 8004164:	e26c      	b.n	8004640 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f003 0301 	and.w	r3, r3, #1
 800416e:	2b00      	cmp	r3, #0
 8004170:	f000 8087 	beq.w	8004282 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004174:	4b92      	ldr	r3, [pc, #584]	; (80043c0 <HAL_RCC_OscConfig+0x26c>)
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	f003 030c 	and.w	r3, r3, #12
 800417c:	2b04      	cmp	r3, #4
 800417e:	d00c      	beq.n	800419a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004180:	4b8f      	ldr	r3, [pc, #572]	; (80043c0 <HAL_RCC_OscConfig+0x26c>)
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	f003 030c 	and.w	r3, r3, #12
 8004188:	2b08      	cmp	r3, #8
 800418a:	d112      	bne.n	80041b2 <HAL_RCC_OscConfig+0x5e>
 800418c:	4b8c      	ldr	r3, [pc, #560]	; (80043c0 <HAL_RCC_OscConfig+0x26c>)
 800418e:	685b      	ldr	r3, [r3, #4]
 8004190:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004194:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004198:	d10b      	bne.n	80041b2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800419a:	4b89      	ldr	r3, [pc, #548]	; (80043c0 <HAL_RCC_OscConfig+0x26c>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d06c      	beq.n	8004280 <HAL_RCC_OscConfig+0x12c>
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	685b      	ldr	r3, [r3, #4]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d168      	bne.n	8004280 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80041ae:	2301      	movs	r3, #1
 80041b0:	e246      	b.n	8004640 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	685b      	ldr	r3, [r3, #4]
 80041b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80041ba:	d106      	bne.n	80041ca <HAL_RCC_OscConfig+0x76>
 80041bc:	4b80      	ldr	r3, [pc, #512]	; (80043c0 <HAL_RCC_OscConfig+0x26c>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	4a7f      	ldr	r2, [pc, #508]	; (80043c0 <HAL_RCC_OscConfig+0x26c>)
 80041c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041c6:	6013      	str	r3, [r2, #0]
 80041c8:	e02e      	b.n	8004228 <HAL_RCC_OscConfig+0xd4>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	685b      	ldr	r3, [r3, #4]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d10c      	bne.n	80041ec <HAL_RCC_OscConfig+0x98>
 80041d2:	4b7b      	ldr	r3, [pc, #492]	; (80043c0 <HAL_RCC_OscConfig+0x26c>)
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4a7a      	ldr	r2, [pc, #488]	; (80043c0 <HAL_RCC_OscConfig+0x26c>)
 80041d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80041dc:	6013      	str	r3, [r2, #0]
 80041de:	4b78      	ldr	r3, [pc, #480]	; (80043c0 <HAL_RCC_OscConfig+0x26c>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	4a77      	ldr	r2, [pc, #476]	; (80043c0 <HAL_RCC_OscConfig+0x26c>)
 80041e4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80041e8:	6013      	str	r3, [r2, #0]
 80041ea:	e01d      	b.n	8004228 <HAL_RCC_OscConfig+0xd4>
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	685b      	ldr	r3, [r3, #4]
 80041f0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80041f4:	d10c      	bne.n	8004210 <HAL_RCC_OscConfig+0xbc>
 80041f6:	4b72      	ldr	r3, [pc, #456]	; (80043c0 <HAL_RCC_OscConfig+0x26c>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	4a71      	ldr	r2, [pc, #452]	; (80043c0 <HAL_RCC_OscConfig+0x26c>)
 80041fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004200:	6013      	str	r3, [r2, #0]
 8004202:	4b6f      	ldr	r3, [pc, #444]	; (80043c0 <HAL_RCC_OscConfig+0x26c>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4a6e      	ldr	r2, [pc, #440]	; (80043c0 <HAL_RCC_OscConfig+0x26c>)
 8004208:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800420c:	6013      	str	r3, [r2, #0]
 800420e:	e00b      	b.n	8004228 <HAL_RCC_OscConfig+0xd4>
 8004210:	4b6b      	ldr	r3, [pc, #428]	; (80043c0 <HAL_RCC_OscConfig+0x26c>)
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	4a6a      	ldr	r2, [pc, #424]	; (80043c0 <HAL_RCC_OscConfig+0x26c>)
 8004216:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800421a:	6013      	str	r3, [r2, #0]
 800421c:	4b68      	ldr	r3, [pc, #416]	; (80043c0 <HAL_RCC_OscConfig+0x26c>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4a67      	ldr	r2, [pc, #412]	; (80043c0 <HAL_RCC_OscConfig+0x26c>)
 8004222:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004226:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d013      	beq.n	8004258 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004230:	f7fd fa70 	bl	8001714 <HAL_GetTick>
 8004234:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004236:	e008      	b.n	800424a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004238:	f7fd fa6c 	bl	8001714 <HAL_GetTick>
 800423c:	4602      	mov	r2, r0
 800423e:	693b      	ldr	r3, [r7, #16]
 8004240:	1ad3      	subs	r3, r2, r3
 8004242:	2b64      	cmp	r3, #100	; 0x64
 8004244:	d901      	bls.n	800424a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004246:	2303      	movs	r3, #3
 8004248:	e1fa      	b.n	8004640 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800424a:	4b5d      	ldr	r3, [pc, #372]	; (80043c0 <HAL_RCC_OscConfig+0x26c>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004252:	2b00      	cmp	r3, #0
 8004254:	d0f0      	beq.n	8004238 <HAL_RCC_OscConfig+0xe4>
 8004256:	e014      	b.n	8004282 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004258:	f7fd fa5c 	bl	8001714 <HAL_GetTick>
 800425c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800425e:	e008      	b.n	8004272 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004260:	f7fd fa58 	bl	8001714 <HAL_GetTick>
 8004264:	4602      	mov	r2, r0
 8004266:	693b      	ldr	r3, [r7, #16]
 8004268:	1ad3      	subs	r3, r2, r3
 800426a:	2b64      	cmp	r3, #100	; 0x64
 800426c:	d901      	bls.n	8004272 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800426e:	2303      	movs	r3, #3
 8004270:	e1e6      	b.n	8004640 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004272:	4b53      	ldr	r3, [pc, #332]	; (80043c0 <HAL_RCC_OscConfig+0x26c>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800427a:	2b00      	cmp	r3, #0
 800427c:	d1f0      	bne.n	8004260 <HAL_RCC_OscConfig+0x10c>
 800427e:	e000      	b.n	8004282 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004280:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f003 0302 	and.w	r3, r3, #2
 800428a:	2b00      	cmp	r3, #0
 800428c:	d063      	beq.n	8004356 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800428e:	4b4c      	ldr	r3, [pc, #304]	; (80043c0 <HAL_RCC_OscConfig+0x26c>)
 8004290:	685b      	ldr	r3, [r3, #4]
 8004292:	f003 030c 	and.w	r3, r3, #12
 8004296:	2b00      	cmp	r3, #0
 8004298:	d00b      	beq.n	80042b2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800429a:	4b49      	ldr	r3, [pc, #292]	; (80043c0 <HAL_RCC_OscConfig+0x26c>)
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	f003 030c 	and.w	r3, r3, #12
 80042a2:	2b08      	cmp	r3, #8
 80042a4:	d11c      	bne.n	80042e0 <HAL_RCC_OscConfig+0x18c>
 80042a6:	4b46      	ldr	r3, [pc, #280]	; (80043c0 <HAL_RCC_OscConfig+0x26c>)
 80042a8:	685b      	ldr	r3, [r3, #4]
 80042aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d116      	bne.n	80042e0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042b2:	4b43      	ldr	r3, [pc, #268]	; (80043c0 <HAL_RCC_OscConfig+0x26c>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f003 0302 	and.w	r3, r3, #2
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d005      	beq.n	80042ca <HAL_RCC_OscConfig+0x176>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	691b      	ldr	r3, [r3, #16]
 80042c2:	2b01      	cmp	r3, #1
 80042c4:	d001      	beq.n	80042ca <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80042c6:	2301      	movs	r3, #1
 80042c8:	e1ba      	b.n	8004640 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042ca:	4b3d      	ldr	r3, [pc, #244]	; (80043c0 <HAL_RCC_OscConfig+0x26c>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	695b      	ldr	r3, [r3, #20]
 80042d6:	00db      	lsls	r3, r3, #3
 80042d8:	4939      	ldr	r1, [pc, #228]	; (80043c0 <HAL_RCC_OscConfig+0x26c>)
 80042da:	4313      	orrs	r3, r2
 80042dc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042de:	e03a      	b.n	8004356 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	691b      	ldr	r3, [r3, #16]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d020      	beq.n	800432a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80042e8:	4b36      	ldr	r3, [pc, #216]	; (80043c4 <HAL_RCC_OscConfig+0x270>)
 80042ea:	2201      	movs	r2, #1
 80042ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042ee:	f7fd fa11 	bl	8001714 <HAL_GetTick>
 80042f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042f4:	e008      	b.n	8004308 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80042f6:	f7fd fa0d 	bl	8001714 <HAL_GetTick>
 80042fa:	4602      	mov	r2, r0
 80042fc:	693b      	ldr	r3, [r7, #16]
 80042fe:	1ad3      	subs	r3, r2, r3
 8004300:	2b02      	cmp	r3, #2
 8004302:	d901      	bls.n	8004308 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004304:	2303      	movs	r3, #3
 8004306:	e19b      	b.n	8004640 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004308:	4b2d      	ldr	r3, [pc, #180]	; (80043c0 <HAL_RCC_OscConfig+0x26c>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f003 0302 	and.w	r3, r3, #2
 8004310:	2b00      	cmp	r3, #0
 8004312:	d0f0      	beq.n	80042f6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004314:	4b2a      	ldr	r3, [pc, #168]	; (80043c0 <HAL_RCC_OscConfig+0x26c>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	695b      	ldr	r3, [r3, #20]
 8004320:	00db      	lsls	r3, r3, #3
 8004322:	4927      	ldr	r1, [pc, #156]	; (80043c0 <HAL_RCC_OscConfig+0x26c>)
 8004324:	4313      	orrs	r3, r2
 8004326:	600b      	str	r3, [r1, #0]
 8004328:	e015      	b.n	8004356 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800432a:	4b26      	ldr	r3, [pc, #152]	; (80043c4 <HAL_RCC_OscConfig+0x270>)
 800432c:	2200      	movs	r2, #0
 800432e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004330:	f7fd f9f0 	bl	8001714 <HAL_GetTick>
 8004334:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004336:	e008      	b.n	800434a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004338:	f7fd f9ec 	bl	8001714 <HAL_GetTick>
 800433c:	4602      	mov	r2, r0
 800433e:	693b      	ldr	r3, [r7, #16]
 8004340:	1ad3      	subs	r3, r2, r3
 8004342:	2b02      	cmp	r3, #2
 8004344:	d901      	bls.n	800434a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004346:	2303      	movs	r3, #3
 8004348:	e17a      	b.n	8004640 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800434a:	4b1d      	ldr	r3, [pc, #116]	; (80043c0 <HAL_RCC_OscConfig+0x26c>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f003 0302 	and.w	r3, r3, #2
 8004352:	2b00      	cmp	r3, #0
 8004354:	d1f0      	bne.n	8004338 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f003 0308 	and.w	r3, r3, #8
 800435e:	2b00      	cmp	r3, #0
 8004360:	d03a      	beq.n	80043d8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	699b      	ldr	r3, [r3, #24]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d019      	beq.n	800439e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800436a:	4b17      	ldr	r3, [pc, #92]	; (80043c8 <HAL_RCC_OscConfig+0x274>)
 800436c:	2201      	movs	r2, #1
 800436e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004370:	f7fd f9d0 	bl	8001714 <HAL_GetTick>
 8004374:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004376:	e008      	b.n	800438a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004378:	f7fd f9cc 	bl	8001714 <HAL_GetTick>
 800437c:	4602      	mov	r2, r0
 800437e:	693b      	ldr	r3, [r7, #16]
 8004380:	1ad3      	subs	r3, r2, r3
 8004382:	2b02      	cmp	r3, #2
 8004384:	d901      	bls.n	800438a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004386:	2303      	movs	r3, #3
 8004388:	e15a      	b.n	8004640 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800438a:	4b0d      	ldr	r3, [pc, #52]	; (80043c0 <HAL_RCC_OscConfig+0x26c>)
 800438c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800438e:	f003 0302 	and.w	r3, r3, #2
 8004392:	2b00      	cmp	r3, #0
 8004394:	d0f0      	beq.n	8004378 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004396:	2001      	movs	r0, #1
 8004398:	f000 fab8 	bl	800490c <RCC_Delay>
 800439c:	e01c      	b.n	80043d8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800439e:	4b0a      	ldr	r3, [pc, #40]	; (80043c8 <HAL_RCC_OscConfig+0x274>)
 80043a0:	2200      	movs	r2, #0
 80043a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043a4:	f7fd f9b6 	bl	8001714 <HAL_GetTick>
 80043a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043aa:	e00f      	b.n	80043cc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043ac:	f7fd f9b2 	bl	8001714 <HAL_GetTick>
 80043b0:	4602      	mov	r2, r0
 80043b2:	693b      	ldr	r3, [r7, #16]
 80043b4:	1ad3      	subs	r3, r2, r3
 80043b6:	2b02      	cmp	r3, #2
 80043b8:	d908      	bls.n	80043cc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80043ba:	2303      	movs	r3, #3
 80043bc:	e140      	b.n	8004640 <HAL_RCC_OscConfig+0x4ec>
 80043be:	bf00      	nop
 80043c0:	40021000 	.word	0x40021000
 80043c4:	42420000 	.word	0x42420000
 80043c8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043cc:	4b9e      	ldr	r3, [pc, #632]	; (8004648 <HAL_RCC_OscConfig+0x4f4>)
 80043ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043d0:	f003 0302 	and.w	r3, r3, #2
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d1e9      	bne.n	80043ac <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f003 0304 	and.w	r3, r3, #4
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	f000 80a6 	beq.w	8004532 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80043e6:	2300      	movs	r3, #0
 80043e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80043ea:	4b97      	ldr	r3, [pc, #604]	; (8004648 <HAL_RCC_OscConfig+0x4f4>)
 80043ec:	69db      	ldr	r3, [r3, #28]
 80043ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d10d      	bne.n	8004412 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80043f6:	4b94      	ldr	r3, [pc, #592]	; (8004648 <HAL_RCC_OscConfig+0x4f4>)
 80043f8:	69db      	ldr	r3, [r3, #28]
 80043fa:	4a93      	ldr	r2, [pc, #588]	; (8004648 <HAL_RCC_OscConfig+0x4f4>)
 80043fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004400:	61d3      	str	r3, [r2, #28]
 8004402:	4b91      	ldr	r3, [pc, #580]	; (8004648 <HAL_RCC_OscConfig+0x4f4>)
 8004404:	69db      	ldr	r3, [r3, #28]
 8004406:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800440a:	60bb      	str	r3, [r7, #8]
 800440c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800440e:	2301      	movs	r3, #1
 8004410:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004412:	4b8e      	ldr	r3, [pc, #568]	; (800464c <HAL_RCC_OscConfig+0x4f8>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800441a:	2b00      	cmp	r3, #0
 800441c:	d118      	bne.n	8004450 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800441e:	4b8b      	ldr	r3, [pc, #556]	; (800464c <HAL_RCC_OscConfig+0x4f8>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	4a8a      	ldr	r2, [pc, #552]	; (800464c <HAL_RCC_OscConfig+0x4f8>)
 8004424:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004428:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800442a:	f7fd f973 	bl	8001714 <HAL_GetTick>
 800442e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004430:	e008      	b.n	8004444 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004432:	f7fd f96f 	bl	8001714 <HAL_GetTick>
 8004436:	4602      	mov	r2, r0
 8004438:	693b      	ldr	r3, [r7, #16]
 800443a:	1ad3      	subs	r3, r2, r3
 800443c:	2b64      	cmp	r3, #100	; 0x64
 800443e:	d901      	bls.n	8004444 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004440:	2303      	movs	r3, #3
 8004442:	e0fd      	b.n	8004640 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004444:	4b81      	ldr	r3, [pc, #516]	; (800464c <HAL_RCC_OscConfig+0x4f8>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800444c:	2b00      	cmp	r3, #0
 800444e:	d0f0      	beq.n	8004432 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	68db      	ldr	r3, [r3, #12]
 8004454:	2b01      	cmp	r3, #1
 8004456:	d106      	bne.n	8004466 <HAL_RCC_OscConfig+0x312>
 8004458:	4b7b      	ldr	r3, [pc, #492]	; (8004648 <HAL_RCC_OscConfig+0x4f4>)
 800445a:	6a1b      	ldr	r3, [r3, #32]
 800445c:	4a7a      	ldr	r2, [pc, #488]	; (8004648 <HAL_RCC_OscConfig+0x4f4>)
 800445e:	f043 0301 	orr.w	r3, r3, #1
 8004462:	6213      	str	r3, [r2, #32]
 8004464:	e02d      	b.n	80044c2 <HAL_RCC_OscConfig+0x36e>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	68db      	ldr	r3, [r3, #12]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d10c      	bne.n	8004488 <HAL_RCC_OscConfig+0x334>
 800446e:	4b76      	ldr	r3, [pc, #472]	; (8004648 <HAL_RCC_OscConfig+0x4f4>)
 8004470:	6a1b      	ldr	r3, [r3, #32]
 8004472:	4a75      	ldr	r2, [pc, #468]	; (8004648 <HAL_RCC_OscConfig+0x4f4>)
 8004474:	f023 0301 	bic.w	r3, r3, #1
 8004478:	6213      	str	r3, [r2, #32]
 800447a:	4b73      	ldr	r3, [pc, #460]	; (8004648 <HAL_RCC_OscConfig+0x4f4>)
 800447c:	6a1b      	ldr	r3, [r3, #32]
 800447e:	4a72      	ldr	r2, [pc, #456]	; (8004648 <HAL_RCC_OscConfig+0x4f4>)
 8004480:	f023 0304 	bic.w	r3, r3, #4
 8004484:	6213      	str	r3, [r2, #32]
 8004486:	e01c      	b.n	80044c2 <HAL_RCC_OscConfig+0x36e>
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	68db      	ldr	r3, [r3, #12]
 800448c:	2b05      	cmp	r3, #5
 800448e:	d10c      	bne.n	80044aa <HAL_RCC_OscConfig+0x356>
 8004490:	4b6d      	ldr	r3, [pc, #436]	; (8004648 <HAL_RCC_OscConfig+0x4f4>)
 8004492:	6a1b      	ldr	r3, [r3, #32]
 8004494:	4a6c      	ldr	r2, [pc, #432]	; (8004648 <HAL_RCC_OscConfig+0x4f4>)
 8004496:	f043 0304 	orr.w	r3, r3, #4
 800449a:	6213      	str	r3, [r2, #32]
 800449c:	4b6a      	ldr	r3, [pc, #424]	; (8004648 <HAL_RCC_OscConfig+0x4f4>)
 800449e:	6a1b      	ldr	r3, [r3, #32]
 80044a0:	4a69      	ldr	r2, [pc, #420]	; (8004648 <HAL_RCC_OscConfig+0x4f4>)
 80044a2:	f043 0301 	orr.w	r3, r3, #1
 80044a6:	6213      	str	r3, [r2, #32]
 80044a8:	e00b      	b.n	80044c2 <HAL_RCC_OscConfig+0x36e>
 80044aa:	4b67      	ldr	r3, [pc, #412]	; (8004648 <HAL_RCC_OscConfig+0x4f4>)
 80044ac:	6a1b      	ldr	r3, [r3, #32]
 80044ae:	4a66      	ldr	r2, [pc, #408]	; (8004648 <HAL_RCC_OscConfig+0x4f4>)
 80044b0:	f023 0301 	bic.w	r3, r3, #1
 80044b4:	6213      	str	r3, [r2, #32]
 80044b6:	4b64      	ldr	r3, [pc, #400]	; (8004648 <HAL_RCC_OscConfig+0x4f4>)
 80044b8:	6a1b      	ldr	r3, [r3, #32]
 80044ba:	4a63      	ldr	r2, [pc, #396]	; (8004648 <HAL_RCC_OscConfig+0x4f4>)
 80044bc:	f023 0304 	bic.w	r3, r3, #4
 80044c0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	68db      	ldr	r3, [r3, #12]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d015      	beq.n	80044f6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044ca:	f7fd f923 	bl	8001714 <HAL_GetTick>
 80044ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044d0:	e00a      	b.n	80044e8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044d2:	f7fd f91f 	bl	8001714 <HAL_GetTick>
 80044d6:	4602      	mov	r2, r0
 80044d8:	693b      	ldr	r3, [r7, #16]
 80044da:	1ad3      	subs	r3, r2, r3
 80044dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d901      	bls.n	80044e8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80044e4:	2303      	movs	r3, #3
 80044e6:	e0ab      	b.n	8004640 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044e8:	4b57      	ldr	r3, [pc, #348]	; (8004648 <HAL_RCC_OscConfig+0x4f4>)
 80044ea:	6a1b      	ldr	r3, [r3, #32]
 80044ec:	f003 0302 	and.w	r3, r3, #2
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d0ee      	beq.n	80044d2 <HAL_RCC_OscConfig+0x37e>
 80044f4:	e014      	b.n	8004520 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044f6:	f7fd f90d 	bl	8001714 <HAL_GetTick>
 80044fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044fc:	e00a      	b.n	8004514 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044fe:	f7fd f909 	bl	8001714 <HAL_GetTick>
 8004502:	4602      	mov	r2, r0
 8004504:	693b      	ldr	r3, [r7, #16]
 8004506:	1ad3      	subs	r3, r2, r3
 8004508:	f241 3288 	movw	r2, #5000	; 0x1388
 800450c:	4293      	cmp	r3, r2
 800450e:	d901      	bls.n	8004514 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004510:	2303      	movs	r3, #3
 8004512:	e095      	b.n	8004640 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004514:	4b4c      	ldr	r3, [pc, #304]	; (8004648 <HAL_RCC_OscConfig+0x4f4>)
 8004516:	6a1b      	ldr	r3, [r3, #32]
 8004518:	f003 0302 	and.w	r3, r3, #2
 800451c:	2b00      	cmp	r3, #0
 800451e:	d1ee      	bne.n	80044fe <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004520:	7dfb      	ldrb	r3, [r7, #23]
 8004522:	2b01      	cmp	r3, #1
 8004524:	d105      	bne.n	8004532 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004526:	4b48      	ldr	r3, [pc, #288]	; (8004648 <HAL_RCC_OscConfig+0x4f4>)
 8004528:	69db      	ldr	r3, [r3, #28]
 800452a:	4a47      	ldr	r2, [pc, #284]	; (8004648 <HAL_RCC_OscConfig+0x4f4>)
 800452c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004530:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	69db      	ldr	r3, [r3, #28]
 8004536:	2b00      	cmp	r3, #0
 8004538:	f000 8081 	beq.w	800463e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800453c:	4b42      	ldr	r3, [pc, #264]	; (8004648 <HAL_RCC_OscConfig+0x4f4>)
 800453e:	685b      	ldr	r3, [r3, #4]
 8004540:	f003 030c 	and.w	r3, r3, #12
 8004544:	2b08      	cmp	r3, #8
 8004546:	d061      	beq.n	800460c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	69db      	ldr	r3, [r3, #28]
 800454c:	2b02      	cmp	r3, #2
 800454e:	d146      	bne.n	80045de <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004550:	4b3f      	ldr	r3, [pc, #252]	; (8004650 <HAL_RCC_OscConfig+0x4fc>)
 8004552:	2200      	movs	r2, #0
 8004554:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004556:	f7fd f8dd 	bl	8001714 <HAL_GetTick>
 800455a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800455c:	e008      	b.n	8004570 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800455e:	f7fd f8d9 	bl	8001714 <HAL_GetTick>
 8004562:	4602      	mov	r2, r0
 8004564:	693b      	ldr	r3, [r7, #16]
 8004566:	1ad3      	subs	r3, r2, r3
 8004568:	2b02      	cmp	r3, #2
 800456a:	d901      	bls.n	8004570 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800456c:	2303      	movs	r3, #3
 800456e:	e067      	b.n	8004640 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004570:	4b35      	ldr	r3, [pc, #212]	; (8004648 <HAL_RCC_OscConfig+0x4f4>)
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004578:	2b00      	cmp	r3, #0
 800457a:	d1f0      	bne.n	800455e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6a1b      	ldr	r3, [r3, #32]
 8004580:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004584:	d108      	bne.n	8004598 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004586:	4b30      	ldr	r3, [pc, #192]	; (8004648 <HAL_RCC_OscConfig+0x4f4>)
 8004588:	685b      	ldr	r3, [r3, #4]
 800458a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	689b      	ldr	r3, [r3, #8]
 8004592:	492d      	ldr	r1, [pc, #180]	; (8004648 <HAL_RCC_OscConfig+0x4f4>)
 8004594:	4313      	orrs	r3, r2
 8004596:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004598:	4b2b      	ldr	r3, [pc, #172]	; (8004648 <HAL_RCC_OscConfig+0x4f4>)
 800459a:	685b      	ldr	r3, [r3, #4]
 800459c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	6a19      	ldr	r1, [r3, #32]
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045a8:	430b      	orrs	r3, r1
 80045aa:	4927      	ldr	r1, [pc, #156]	; (8004648 <HAL_RCC_OscConfig+0x4f4>)
 80045ac:	4313      	orrs	r3, r2
 80045ae:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80045b0:	4b27      	ldr	r3, [pc, #156]	; (8004650 <HAL_RCC_OscConfig+0x4fc>)
 80045b2:	2201      	movs	r2, #1
 80045b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045b6:	f7fd f8ad 	bl	8001714 <HAL_GetTick>
 80045ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80045bc:	e008      	b.n	80045d0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045be:	f7fd f8a9 	bl	8001714 <HAL_GetTick>
 80045c2:	4602      	mov	r2, r0
 80045c4:	693b      	ldr	r3, [r7, #16]
 80045c6:	1ad3      	subs	r3, r2, r3
 80045c8:	2b02      	cmp	r3, #2
 80045ca:	d901      	bls.n	80045d0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80045cc:	2303      	movs	r3, #3
 80045ce:	e037      	b.n	8004640 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80045d0:	4b1d      	ldr	r3, [pc, #116]	; (8004648 <HAL_RCC_OscConfig+0x4f4>)
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d0f0      	beq.n	80045be <HAL_RCC_OscConfig+0x46a>
 80045dc:	e02f      	b.n	800463e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045de:	4b1c      	ldr	r3, [pc, #112]	; (8004650 <HAL_RCC_OscConfig+0x4fc>)
 80045e0:	2200      	movs	r2, #0
 80045e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045e4:	f7fd f896 	bl	8001714 <HAL_GetTick>
 80045e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80045ea:	e008      	b.n	80045fe <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045ec:	f7fd f892 	bl	8001714 <HAL_GetTick>
 80045f0:	4602      	mov	r2, r0
 80045f2:	693b      	ldr	r3, [r7, #16]
 80045f4:	1ad3      	subs	r3, r2, r3
 80045f6:	2b02      	cmp	r3, #2
 80045f8:	d901      	bls.n	80045fe <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80045fa:	2303      	movs	r3, #3
 80045fc:	e020      	b.n	8004640 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80045fe:	4b12      	ldr	r3, [pc, #72]	; (8004648 <HAL_RCC_OscConfig+0x4f4>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004606:	2b00      	cmp	r3, #0
 8004608:	d1f0      	bne.n	80045ec <HAL_RCC_OscConfig+0x498>
 800460a:	e018      	b.n	800463e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	69db      	ldr	r3, [r3, #28]
 8004610:	2b01      	cmp	r3, #1
 8004612:	d101      	bne.n	8004618 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8004614:	2301      	movs	r3, #1
 8004616:	e013      	b.n	8004640 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004618:	4b0b      	ldr	r3, [pc, #44]	; (8004648 <HAL_RCC_OscConfig+0x4f4>)
 800461a:	685b      	ldr	r3, [r3, #4]
 800461c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6a1b      	ldr	r3, [r3, #32]
 8004628:	429a      	cmp	r2, r3
 800462a:	d106      	bne.n	800463a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004636:	429a      	cmp	r2, r3
 8004638:	d001      	beq.n	800463e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800463a:	2301      	movs	r3, #1
 800463c:	e000      	b.n	8004640 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800463e:	2300      	movs	r3, #0
}
 8004640:	4618      	mov	r0, r3
 8004642:	3718      	adds	r7, #24
 8004644:	46bd      	mov	sp, r7
 8004646:	bd80      	pop	{r7, pc}
 8004648:	40021000 	.word	0x40021000
 800464c:	40007000 	.word	0x40007000
 8004650:	42420060 	.word	0x42420060

08004654 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	b084      	sub	sp, #16
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
 800465c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2b00      	cmp	r3, #0
 8004662:	d101      	bne.n	8004668 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004664:	2301      	movs	r3, #1
 8004666:	e0d0      	b.n	800480a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004668:	4b6a      	ldr	r3, [pc, #424]	; (8004814 <HAL_RCC_ClockConfig+0x1c0>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f003 0307 	and.w	r3, r3, #7
 8004670:	683a      	ldr	r2, [r7, #0]
 8004672:	429a      	cmp	r2, r3
 8004674:	d910      	bls.n	8004698 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004676:	4b67      	ldr	r3, [pc, #412]	; (8004814 <HAL_RCC_ClockConfig+0x1c0>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f023 0207 	bic.w	r2, r3, #7
 800467e:	4965      	ldr	r1, [pc, #404]	; (8004814 <HAL_RCC_ClockConfig+0x1c0>)
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	4313      	orrs	r3, r2
 8004684:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004686:	4b63      	ldr	r3, [pc, #396]	; (8004814 <HAL_RCC_ClockConfig+0x1c0>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f003 0307 	and.w	r3, r3, #7
 800468e:	683a      	ldr	r2, [r7, #0]
 8004690:	429a      	cmp	r2, r3
 8004692:	d001      	beq.n	8004698 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004694:	2301      	movs	r3, #1
 8004696:	e0b8      	b.n	800480a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f003 0302 	and.w	r3, r3, #2
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d020      	beq.n	80046e6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f003 0304 	and.w	r3, r3, #4
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d005      	beq.n	80046bc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80046b0:	4b59      	ldr	r3, [pc, #356]	; (8004818 <HAL_RCC_ClockConfig+0x1c4>)
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	4a58      	ldr	r2, [pc, #352]	; (8004818 <HAL_RCC_ClockConfig+0x1c4>)
 80046b6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80046ba:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f003 0308 	and.w	r3, r3, #8
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d005      	beq.n	80046d4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80046c8:	4b53      	ldr	r3, [pc, #332]	; (8004818 <HAL_RCC_ClockConfig+0x1c4>)
 80046ca:	685b      	ldr	r3, [r3, #4]
 80046cc:	4a52      	ldr	r2, [pc, #328]	; (8004818 <HAL_RCC_ClockConfig+0x1c4>)
 80046ce:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80046d2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046d4:	4b50      	ldr	r3, [pc, #320]	; (8004818 <HAL_RCC_ClockConfig+0x1c4>)
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	689b      	ldr	r3, [r3, #8]
 80046e0:	494d      	ldr	r1, [pc, #308]	; (8004818 <HAL_RCC_ClockConfig+0x1c4>)
 80046e2:	4313      	orrs	r3, r2
 80046e4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f003 0301 	and.w	r3, r3, #1
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d040      	beq.n	8004774 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	2b01      	cmp	r3, #1
 80046f8:	d107      	bne.n	800470a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046fa:	4b47      	ldr	r3, [pc, #284]	; (8004818 <HAL_RCC_ClockConfig+0x1c4>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004702:	2b00      	cmp	r3, #0
 8004704:	d115      	bne.n	8004732 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004706:	2301      	movs	r3, #1
 8004708:	e07f      	b.n	800480a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	685b      	ldr	r3, [r3, #4]
 800470e:	2b02      	cmp	r3, #2
 8004710:	d107      	bne.n	8004722 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004712:	4b41      	ldr	r3, [pc, #260]	; (8004818 <HAL_RCC_ClockConfig+0x1c4>)
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800471a:	2b00      	cmp	r3, #0
 800471c:	d109      	bne.n	8004732 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800471e:	2301      	movs	r3, #1
 8004720:	e073      	b.n	800480a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004722:	4b3d      	ldr	r3, [pc, #244]	; (8004818 <HAL_RCC_ClockConfig+0x1c4>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f003 0302 	and.w	r3, r3, #2
 800472a:	2b00      	cmp	r3, #0
 800472c:	d101      	bne.n	8004732 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800472e:	2301      	movs	r3, #1
 8004730:	e06b      	b.n	800480a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004732:	4b39      	ldr	r3, [pc, #228]	; (8004818 <HAL_RCC_ClockConfig+0x1c4>)
 8004734:	685b      	ldr	r3, [r3, #4]
 8004736:	f023 0203 	bic.w	r2, r3, #3
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	685b      	ldr	r3, [r3, #4]
 800473e:	4936      	ldr	r1, [pc, #216]	; (8004818 <HAL_RCC_ClockConfig+0x1c4>)
 8004740:	4313      	orrs	r3, r2
 8004742:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004744:	f7fc ffe6 	bl	8001714 <HAL_GetTick>
 8004748:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800474a:	e00a      	b.n	8004762 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800474c:	f7fc ffe2 	bl	8001714 <HAL_GetTick>
 8004750:	4602      	mov	r2, r0
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	1ad3      	subs	r3, r2, r3
 8004756:	f241 3288 	movw	r2, #5000	; 0x1388
 800475a:	4293      	cmp	r3, r2
 800475c:	d901      	bls.n	8004762 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800475e:	2303      	movs	r3, #3
 8004760:	e053      	b.n	800480a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004762:	4b2d      	ldr	r3, [pc, #180]	; (8004818 <HAL_RCC_ClockConfig+0x1c4>)
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	f003 020c 	and.w	r2, r3, #12
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	685b      	ldr	r3, [r3, #4]
 800476e:	009b      	lsls	r3, r3, #2
 8004770:	429a      	cmp	r2, r3
 8004772:	d1eb      	bne.n	800474c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004774:	4b27      	ldr	r3, [pc, #156]	; (8004814 <HAL_RCC_ClockConfig+0x1c0>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f003 0307 	and.w	r3, r3, #7
 800477c:	683a      	ldr	r2, [r7, #0]
 800477e:	429a      	cmp	r2, r3
 8004780:	d210      	bcs.n	80047a4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004782:	4b24      	ldr	r3, [pc, #144]	; (8004814 <HAL_RCC_ClockConfig+0x1c0>)
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f023 0207 	bic.w	r2, r3, #7
 800478a:	4922      	ldr	r1, [pc, #136]	; (8004814 <HAL_RCC_ClockConfig+0x1c0>)
 800478c:	683b      	ldr	r3, [r7, #0]
 800478e:	4313      	orrs	r3, r2
 8004790:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004792:	4b20      	ldr	r3, [pc, #128]	; (8004814 <HAL_RCC_ClockConfig+0x1c0>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f003 0307 	and.w	r3, r3, #7
 800479a:	683a      	ldr	r2, [r7, #0]
 800479c:	429a      	cmp	r2, r3
 800479e:	d001      	beq.n	80047a4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80047a0:	2301      	movs	r3, #1
 80047a2:	e032      	b.n	800480a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f003 0304 	and.w	r3, r3, #4
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d008      	beq.n	80047c2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80047b0:	4b19      	ldr	r3, [pc, #100]	; (8004818 <HAL_RCC_ClockConfig+0x1c4>)
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	68db      	ldr	r3, [r3, #12]
 80047bc:	4916      	ldr	r1, [pc, #88]	; (8004818 <HAL_RCC_ClockConfig+0x1c4>)
 80047be:	4313      	orrs	r3, r2
 80047c0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f003 0308 	and.w	r3, r3, #8
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d009      	beq.n	80047e2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80047ce:	4b12      	ldr	r3, [pc, #72]	; (8004818 <HAL_RCC_ClockConfig+0x1c4>)
 80047d0:	685b      	ldr	r3, [r3, #4]
 80047d2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	691b      	ldr	r3, [r3, #16]
 80047da:	00db      	lsls	r3, r3, #3
 80047dc:	490e      	ldr	r1, [pc, #56]	; (8004818 <HAL_RCC_ClockConfig+0x1c4>)
 80047de:	4313      	orrs	r3, r2
 80047e0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80047e2:	f000 f821 	bl	8004828 <HAL_RCC_GetSysClockFreq>
 80047e6:	4602      	mov	r2, r0
 80047e8:	4b0b      	ldr	r3, [pc, #44]	; (8004818 <HAL_RCC_ClockConfig+0x1c4>)
 80047ea:	685b      	ldr	r3, [r3, #4]
 80047ec:	091b      	lsrs	r3, r3, #4
 80047ee:	f003 030f 	and.w	r3, r3, #15
 80047f2:	490a      	ldr	r1, [pc, #40]	; (800481c <HAL_RCC_ClockConfig+0x1c8>)
 80047f4:	5ccb      	ldrb	r3, [r1, r3]
 80047f6:	fa22 f303 	lsr.w	r3, r2, r3
 80047fa:	4a09      	ldr	r2, [pc, #36]	; (8004820 <HAL_RCC_ClockConfig+0x1cc>)
 80047fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80047fe:	4b09      	ldr	r3, [pc, #36]	; (8004824 <HAL_RCC_ClockConfig+0x1d0>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4618      	mov	r0, r3
 8004804:	f7fc ff44 	bl	8001690 <HAL_InitTick>

  return HAL_OK;
 8004808:	2300      	movs	r3, #0
}
 800480a:	4618      	mov	r0, r3
 800480c:	3710      	adds	r7, #16
 800480e:	46bd      	mov	sp, r7
 8004810:	bd80      	pop	{r7, pc}
 8004812:	bf00      	nop
 8004814:	40022000 	.word	0x40022000
 8004818:	40021000 	.word	0x40021000
 800481c:	08005b1c 	.word	0x08005b1c
 8004820:	20000068 	.word	0x20000068
 8004824:	2000006c 	.word	0x2000006c

08004828 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004828:	b480      	push	{r7}
 800482a:	b087      	sub	sp, #28
 800482c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800482e:	2300      	movs	r3, #0
 8004830:	60fb      	str	r3, [r7, #12]
 8004832:	2300      	movs	r3, #0
 8004834:	60bb      	str	r3, [r7, #8]
 8004836:	2300      	movs	r3, #0
 8004838:	617b      	str	r3, [r7, #20]
 800483a:	2300      	movs	r3, #0
 800483c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800483e:	2300      	movs	r3, #0
 8004840:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004842:	4b1e      	ldr	r3, [pc, #120]	; (80048bc <HAL_RCC_GetSysClockFreq+0x94>)
 8004844:	685b      	ldr	r3, [r3, #4]
 8004846:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	f003 030c 	and.w	r3, r3, #12
 800484e:	2b04      	cmp	r3, #4
 8004850:	d002      	beq.n	8004858 <HAL_RCC_GetSysClockFreq+0x30>
 8004852:	2b08      	cmp	r3, #8
 8004854:	d003      	beq.n	800485e <HAL_RCC_GetSysClockFreq+0x36>
 8004856:	e027      	b.n	80048a8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004858:	4b19      	ldr	r3, [pc, #100]	; (80048c0 <HAL_RCC_GetSysClockFreq+0x98>)
 800485a:	613b      	str	r3, [r7, #16]
      break;
 800485c:	e027      	b.n	80048ae <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	0c9b      	lsrs	r3, r3, #18
 8004862:	f003 030f 	and.w	r3, r3, #15
 8004866:	4a17      	ldr	r2, [pc, #92]	; (80048c4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004868:	5cd3      	ldrb	r3, [r2, r3]
 800486a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004872:	2b00      	cmp	r3, #0
 8004874:	d010      	beq.n	8004898 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004876:	4b11      	ldr	r3, [pc, #68]	; (80048bc <HAL_RCC_GetSysClockFreq+0x94>)
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	0c5b      	lsrs	r3, r3, #17
 800487c:	f003 0301 	and.w	r3, r3, #1
 8004880:	4a11      	ldr	r2, [pc, #68]	; (80048c8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004882:	5cd3      	ldrb	r3, [r2, r3]
 8004884:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	4a0d      	ldr	r2, [pc, #52]	; (80048c0 <HAL_RCC_GetSysClockFreq+0x98>)
 800488a:	fb02 f203 	mul.w	r2, r2, r3
 800488e:	68bb      	ldr	r3, [r7, #8]
 8004890:	fbb2 f3f3 	udiv	r3, r2, r3
 8004894:	617b      	str	r3, [r7, #20]
 8004896:	e004      	b.n	80048a2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	4a0c      	ldr	r2, [pc, #48]	; (80048cc <HAL_RCC_GetSysClockFreq+0xa4>)
 800489c:	fb02 f303 	mul.w	r3, r2, r3
 80048a0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80048a2:	697b      	ldr	r3, [r7, #20]
 80048a4:	613b      	str	r3, [r7, #16]
      break;
 80048a6:	e002      	b.n	80048ae <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80048a8:	4b05      	ldr	r3, [pc, #20]	; (80048c0 <HAL_RCC_GetSysClockFreq+0x98>)
 80048aa:	613b      	str	r3, [r7, #16]
      break;
 80048ac:	bf00      	nop
    }
  }
  return sysclockfreq;
 80048ae:	693b      	ldr	r3, [r7, #16]
}
 80048b0:	4618      	mov	r0, r3
 80048b2:	371c      	adds	r7, #28
 80048b4:	46bd      	mov	sp, r7
 80048b6:	bc80      	pop	{r7}
 80048b8:	4770      	bx	lr
 80048ba:	bf00      	nop
 80048bc:	40021000 	.word	0x40021000
 80048c0:	007a1200 	.word	0x007a1200
 80048c4:	08005b34 	.word	0x08005b34
 80048c8:	08005b44 	.word	0x08005b44
 80048cc:	003d0900 	.word	0x003d0900

080048d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80048d0:	b480      	push	{r7}
 80048d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80048d4:	4b02      	ldr	r3, [pc, #8]	; (80048e0 <HAL_RCC_GetHCLKFreq+0x10>)
 80048d6:	681b      	ldr	r3, [r3, #0]
}
 80048d8:	4618      	mov	r0, r3
 80048da:	46bd      	mov	sp, r7
 80048dc:	bc80      	pop	{r7}
 80048de:	4770      	bx	lr
 80048e0:	20000068 	.word	0x20000068

080048e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80048e4:	b580      	push	{r7, lr}
 80048e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80048e8:	f7ff fff2 	bl	80048d0 <HAL_RCC_GetHCLKFreq>
 80048ec:	4602      	mov	r2, r0
 80048ee:	4b05      	ldr	r3, [pc, #20]	; (8004904 <HAL_RCC_GetPCLK1Freq+0x20>)
 80048f0:	685b      	ldr	r3, [r3, #4]
 80048f2:	0a1b      	lsrs	r3, r3, #8
 80048f4:	f003 0307 	and.w	r3, r3, #7
 80048f8:	4903      	ldr	r1, [pc, #12]	; (8004908 <HAL_RCC_GetPCLK1Freq+0x24>)
 80048fa:	5ccb      	ldrb	r3, [r1, r3]
 80048fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004900:	4618      	mov	r0, r3
 8004902:	bd80      	pop	{r7, pc}
 8004904:	40021000 	.word	0x40021000
 8004908:	08005b2c 	.word	0x08005b2c

0800490c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800490c:	b480      	push	{r7}
 800490e:	b085      	sub	sp, #20
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004914:	4b0a      	ldr	r3, [pc, #40]	; (8004940 <RCC_Delay+0x34>)
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	4a0a      	ldr	r2, [pc, #40]	; (8004944 <RCC_Delay+0x38>)
 800491a:	fba2 2303 	umull	r2, r3, r2, r3
 800491e:	0a5b      	lsrs	r3, r3, #9
 8004920:	687a      	ldr	r2, [r7, #4]
 8004922:	fb02 f303 	mul.w	r3, r2, r3
 8004926:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004928:	bf00      	nop
  }
  while (Delay --);
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	1e5a      	subs	r2, r3, #1
 800492e:	60fa      	str	r2, [r7, #12]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d1f9      	bne.n	8004928 <RCC_Delay+0x1c>
}
 8004934:	bf00      	nop
 8004936:	bf00      	nop
 8004938:	3714      	adds	r7, #20
 800493a:	46bd      	mov	sp, r7
 800493c:	bc80      	pop	{r7}
 800493e:	4770      	bx	lr
 8004940:	20000068 	.word	0x20000068
 8004944:	10624dd3 	.word	0x10624dd3

08004948 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b082      	sub	sp, #8
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d101      	bne.n	800495a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004956:	2301      	movs	r3, #1
 8004958:	e041      	b.n	80049de <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004960:	b2db      	uxtb	r3, r3
 8004962:	2b00      	cmp	r3, #0
 8004964:	d106      	bne.n	8004974 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2200      	movs	r2, #0
 800496a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800496e:	6878      	ldr	r0, [r7, #4]
 8004970:	f7fc fdac 	bl	80014cc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2202      	movs	r2, #2
 8004978:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681a      	ldr	r2, [r3, #0]
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	3304      	adds	r3, #4
 8004984:	4619      	mov	r1, r3
 8004986:	4610      	mov	r0, r2
 8004988:	f000 fa5c 	bl	8004e44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2201      	movs	r2, #1
 8004990:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2201      	movs	r2, #1
 8004998:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2201      	movs	r2, #1
 80049a0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2201      	movs	r2, #1
 80049a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2201      	movs	r2, #1
 80049b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2201      	movs	r2, #1
 80049b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2201      	movs	r2, #1
 80049c0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2201      	movs	r2, #1
 80049c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2201      	movs	r2, #1
 80049d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2201      	movs	r2, #1
 80049d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80049dc:	2300      	movs	r3, #0
}
 80049de:	4618      	mov	r0, r3
 80049e0:	3708      	adds	r7, #8
 80049e2:	46bd      	mov	sp, r7
 80049e4:	bd80      	pop	{r7, pc}
	...

080049e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80049e8:	b480      	push	{r7}
 80049ea:	b085      	sub	sp, #20
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049f6:	b2db      	uxtb	r3, r3
 80049f8:	2b01      	cmp	r3, #1
 80049fa:	d001      	beq.n	8004a00 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80049fc:	2301      	movs	r3, #1
 80049fe:	e03a      	b.n	8004a76 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2202      	movs	r2, #2
 8004a04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	68da      	ldr	r2, [r3, #12]
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f042 0201 	orr.w	r2, r2, #1
 8004a16:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	4a18      	ldr	r2, [pc, #96]	; (8004a80 <HAL_TIM_Base_Start_IT+0x98>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d00e      	beq.n	8004a40 <HAL_TIM_Base_Start_IT+0x58>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a2a:	d009      	beq.n	8004a40 <HAL_TIM_Base_Start_IT+0x58>
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4a14      	ldr	r2, [pc, #80]	; (8004a84 <HAL_TIM_Base_Start_IT+0x9c>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d004      	beq.n	8004a40 <HAL_TIM_Base_Start_IT+0x58>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	4a13      	ldr	r2, [pc, #76]	; (8004a88 <HAL_TIM_Base_Start_IT+0xa0>)
 8004a3c:	4293      	cmp	r3, r2
 8004a3e:	d111      	bne.n	8004a64 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	689b      	ldr	r3, [r3, #8]
 8004a46:	f003 0307 	and.w	r3, r3, #7
 8004a4a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	2b06      	cmp	r3, #6
 8004a50:	d010      	beq.n	8004a74 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	681a      	ldr	r2, [r3, #0]
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f042 0201 	orr.w	r2, r2, #1
 8004a60:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a62:	e007      	b.n	8004a74 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	681a      	ldr	r2, [r3, #0]
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f042 0201 	orr.w	r2, r2, #1
 8004a72:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004a74:	2300      	movs	r3, #0
}
 8004a76:	4618      	mov	r0, r3
 8004a78:	3714      	adds	r7, #20
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	bc80      	pop	{r7}
 8004a7e:	4770      	bx	lr
 8004a80:	40012c00 	.word	0x40012c00
 8004a84:	40000400 	.word	0x40000400
 8004a88:	40000800 	.word	0x40000800

08004a8c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b084      	sub	sp, #16
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	68db      	ldr	r3, [r3, #12]
 8004a9a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	691b      	ldr	r3, [r3, #16]
 8004aa2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004aa4:	68bb      	ldr	r3, [r7, #8]
 8004aa6:	f003 0302 	and.w	r3, r3, #2
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d020      	beq.n	8004af0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	f003 0302 	and.w	r3, r3, #2
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d01b      	beq.n	8004af0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f06f 0202 	mvn.w	r2, #2
 8004ac0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	2201      	movs	r2, #1
 8004ac6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	699b      	ldr	r3, [r3, #24]
 8004ace:	f003 0303 	and.w	r3, r3, #3
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d003      	beq.n	8004ade <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004ad6:	6878      	ldr	r0, [r7, #4]
 8004ad8:	f000 f998 	bl	8004e0c <HAL_TIM_IC_CaptureCallback>
 8004adc:	e005      	b.n	8004aea <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ade:	6878      	ldr	r0, [r7, #4]
 8004ae0:	f000 f98b 	bl	8004dfa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ae4:	6878      	ldr	r0, [r7, #4]
 8004ae6:	f000 f99a 	bl	8004e1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2200      	movs	r2, #0
 8004aee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004af0:	68bb      	ldr	r3, [r7, #8]
 8004af2:	f003 0304 	and.w	r3, r3, #4
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d020      	beq.n	8004b3c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	f003 0304 	and.w	r3, r3, #4
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d01b      	beq.n	8004b3c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f06f 0204 	mvn.w	r2, #4
 8004b0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2202      	movs	r2, #2
 8004b12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	699b      	ldr	r3, [r3, #24]
 8004b1a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d003      	beq.n	8004b2a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b22:	6878      	ldr	r0, [r7, #4]
 8004b24:	f000 f972 	bl	8004e0c <HAL_TIM_IC_CaptureCallback>
 8004b28:	e005      	b.n	8004b36 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b2a:	6878      	ldr	r0, [r7, #4]
 8004b2c:	f000 f965 	bl	8004dfa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b30:	6878      	ldr	r0, [r7, #4]
 8004b32:	f000 f974 	bl	8004e1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	2200      	movs	r2, #0
 8004b3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004b3c:	68bb      	ldr	r3, [r7, #8]
 8004b3e:	f003 0308 	and.w	r3, r3, #8
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d020      	beq.n	8004b88 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	f003 0308 	and.w	r3, r3, #8
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d01b      	beq.n	8004b88 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f06f 0208 	mvn.w	r2, #8
 8004b58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2204      	movs	r2, #4
 8004b5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	69db      	ldr	r3, [r3, #28]
 8004b66:	f003 0303 	and.w	r3, r3, #3
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d003      	beq.n	8004b76 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b6e:	6878      	ldr	r0, [r7, #4]
 8004b70:	f000 f94c 	bl	8004e0c <HAL_TIM_IC_CaptureCallback>
 8004b74:	e005      	b.n	8004b82 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b76:	6878      	ldr	r0, [r7, #4]
 8004b78:	f000 f93f 	bl	8004dfa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b7c:	6878      	ldr	r0, [r7, #4]
 8004b7e:	f000 f94e 	bl	8004e1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	2200      	movs	r2, #0
 8004b86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004b88:	68bb      	ldr	r3, [r7, #8]
 8004b8a:	f003 0310 	and.w	r3, r3, #16
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d020      	beq.n	8004bd4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	f003 0310 	and.w	r3, r3, #16
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d01b      	beq.n	8004bd4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f06f 0210 	mvn.w	r2, #16
 8004ba4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	2208      	movs	r2, #8
 8004baa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	69db      	ldr	r3, [r3, #28]
 8004bb2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d003      	beq.n	8004bc2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004bba:	6878      	ldr	r0, [r7, #4]
 8004bbc:	f000 f926 	bl	8004e0c <HAL_TIM_IC_CaptureCallback>
 8004bc0:	e005      	b.n	8004bce <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bc2:	6878      	ldr	r0, [r7, #4]
 8004bc4:	f000 f919 	bl	8004dfa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bc8:	6878      	ldr	r0, [r7, #4]
 8004bca:	f000 f928 	bl	8004e1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004bd4:	68bb      	ldr	r3, [r7, #8]
 8004bd6:	f003 0301 	and.w	r3, r3, #1
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d00c      	beq.n	8004bf8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	f003 0301 	and.w	r3, r3, #1
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d007      	beq.n	8004bf8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f06f 0201 	mvn.w	r2, #1
 8004bf0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004bf2:	6878      	ldr	r0, [r7, #4]
 8004bf4:	f7fc f9e2 	bl	8000fbc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004bf8:	68bb      	ldr	r3, [r7, #8]
 8004bfa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d00c      	beq.n	8004c1c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d007      	beq.n	8004c1c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004c14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004c16:	6878      	ldr	r0, [r7, #4]
 8004c18:	f000 fa7f 	bl	800511a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004c1c:	68bb      	ldr	r3, [r7, #8]
 8004c1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d00c      	beq.n	8004c40 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d007      	beq.n	8004c40 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004c38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004c3a:	6878      	ldr	r0, [r7, #4]
 8004c3c:	f000 f8f8 	bl	8004e30 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004c40:	68bb      	ldr	r3, [r7, #8]
 8004c42:	f003 0320 	and.w	r3, r3, #32
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d00c      	beq.n	8004c64 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	f003 0320 	and.w	r3, r3, #32
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d007      	beq.n	8004c64 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f06f 0220 	mvn.w	r2, #32
 8004c5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004c5e:	6878      	ldr	r0, [r7, #4]
 8004c60:	f000 fa52 	bl	8005108 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004c64:	bf00      	nop
 8004c66:	3710      	adds	r7, #16
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	bd80      	pop	{r7, pc}

08004c6c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	b084      	sub	sp, #16
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
 8004c74:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c76:	2300      	movs	r3, #0
 8004c78:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c80:	2b01      	cmp	r3, #1
 8004c82:	d101      	bne.n	8004c88 <HAL_TIM_ConfigClockSource+0x1c>
 8004c84:	2302      	movs	r3, #2
 8004c86:	e0b4      	b.n	8004df2 <HAL_TIM_ConfigClockSource+0x186>
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2201      	movs	r2, #1
 8004c8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2202      	movs	r2, #2
 8004c94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	689b      	ldr	r3, [r3, #8]
 8004c9e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004ca0:	68bb      	ldr	r3, [r7, #8]
 8004ca2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004ca6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ca8:	68bb      	ldr	r3, [r7, #8]
 8004caa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004cae:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	68ba      	ldr	r2, [r7, #8]
 8004cb6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004cc0:	d03e      	beq.n	8004d40 <HAL_TIM_ConfigClockSource+0xd4>
 8004cc2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004cc6:	f200 8087 	bhi.w	8004dd8 <HAL_TIM_ConfigClockSource+0x16c>
 8004cca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cce:	f000 8086 	beq.w	8004dde <HAL_TIM_ConfigClockSource+0x172>
 8004cd2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cd6:	d87f      	bhi.n	8004dd8 <HAL_TIM_ConfigClockSource+0x16c>
 8004cd8:	2b70      	cmp	r3, #112	; 0x70
 8004cda:	d01a      	beq.n	8004d12 <HAL_TIM_ConfigClockSource+0xa6>
 8004cdc:	2b70      	cmp	r3, #112	; 0x70
 8004cde:	d87b      	bhi.n	8004dd8 <HAL_TIM_ConfigClockSource+0x16c>
 8004ce0:	2b60      	cmp	r3, #96	; 0x60
 8004ce2:	d050      	beq.n	8004d86 <HAL_TIM_ConfigClockSource+0x11a>
 8004ce4:	2b60      	cmp	r3, #96	; 0x60
 8004ce6:	d877      	bhi.n	8004dd8 <HAL_TIM_ConfigClockSource+0x16c>
 8004ce8:	2b50      	cmp	r3, #80	; 0x50
 8004cea:	d03c      	beq.n	8004d66 <HAL_TIM_ConfigClockSource+0xfa>
 8004cec:	2b50      	cmp	r3, #80	; 0x50
 8004cee:	d873      	bhi.n	8004dd8 <HAL_TIM_ConfigClockSource+0x16c>
 8004cf0:	2b40      	cmp	r3, #64	; 0x40
 8004cf2:	d058      	beq.n	8004da6 <HAL_TIM_ConfigClockSource+0x13a>
 8004cf4:	2b40      	cmp	r3, #64	; 0x40
 8004cf6:	d86f      	bhi.n	8004dd8 <HAL_TIM_ConfigClockSource+0x16c>
 8004cf8:	2b30      	cmp	r3, #48	; 0x30
 8004cfa:	d064      	beq.n	8004dc6 <HAL_TIM_ConfigClockSource+0x15a>
 8004cfc:	2b30      	cmp	r3, #48	; 0x30
 8004cfe:	d86b      	bhi.n	8004dd8 <HAL_TIM_ConfigClockSource+0x16c>
 8004d00:	2b20      	cmp	r3, #32
 8004d02:	d060      	beq.n	8004dc6 <HAL_TIM_ConfigClockSource+0x15a>
 8004d04:	2b20      	cmp	r3, #32
 8004d06:	d867      	bhi.n	8004dd8 <HAL_TIM_ConfigClockSource+0x16c>
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d05c      	beq.n	8004dc6 <HAL_TIM_ConfigClockSource+0x15a>
 8004d0c:	2b10      	cmp	r3, #16
 8004d0e:	d05a      	beq.n	8004dc6 <HAL_TIM_ConfigClockSource+0x15a>
 8004d10:	e062      	b.n	8004dd8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6818      	ldr	r0, [r3, #0]
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	6899      	ldr	r1, [r3, #8]
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	685a      	ldr	r2, [r3, #4]
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	68db      	ldr	r3, [r3, #12]
 8004d22:	f000 f974 	bl	800500e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	689b      	ldr	r3, [r3, #8]
 8004d2c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004d2e:	68bb      	ldr	r3, [r7, #8]
 8004d30:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004d34:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	68ba      	ldr	r2, [r7, #8]
 8004d3c:	609a      	str	r2, [r3, #8]
      break;
 8004d3e:	e04f      	b.n	8004de0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	6818      	ldr	r0, [r3, #0]
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	6899      	ldr	r1, [r3, #8]
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	685a      	ldr	r2, [r3, #4]
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	68db      	ldr	r3, [r3, #12]
 8004d50:	f000 f95d 	bl	800500e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	689a      	ldr	r2, [r3, #8]
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004d62:	609a      	str	r2, [r3, #8]
      break;
 8004d64:	e03c      	b.n	8004de0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6818      	ldr	r0, [r3, #0]
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	6859      	ldr	r1, [r3, #4]
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	68db      	ldr	r3, [r3, #12]
 8004d72:	461a      	mov	r2, r3
 8004d74:	f000 f8d4 	bl	8004f20 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	2150      	movs	r1, #80	; 0x50
 8004d7e:	4618      	mov	r0, r3
 8004d80:	f000 f92b 	bl	8004fda <TIM_ITRx_SetConfig>
      break;
 8004d84:	e02c      	b.n	8004de0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6818      	ldr	r0, [r3, #0]
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	6859      	ldr	r1, [r3, #4]
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	68db      	ldr	r3, [r3, #12]
 8004d92:	461a      	mov	r2, r3
 8004d94:	f000 f8f2 	bl	8004f7c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	2160      	movs	r1, #96	; 0x60
 8004d9e:	4618      	mov	r0, r3
 8004da0:	f000 f91b 	bl	8004fda <TIM_ITRx_SetConfig>
      break;
 8004da4:	e01c      	b.n	8004de0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6818      	ldr	r0, [r3, #0]
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	6859      	ldr	r1, [r3, #4]
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	68db      	ldr	r3, [r3, #12]
 8004db2:	461a      	mov	r2, r3
 8004db4:	f000 f8b4 	bl	8004f20 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	2140      	movs	r1, #64	; 0x40
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	f000 f90b 	bl	8004fda <TIM_ITRx_SetConfig>
      break;
 8004dc4:	e00c      	b.n	8004de0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681a      	ldr	r2, [r3, #0]
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	4619      	mov	r1, r3
 8004dd0:	4610      	mov	r0, r2
 8004dd2:	f000 f902 	bl	8004fda <TIM_ITRx_SetConfig>
      break;
 8004dd6:	e003      	b.n	8004de0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004dd8:	2301      	movs	r3, #1
 8004dda:	73fb      	strb	r3, [r7, #15]
      break;
 8004ddc:	e000      	b.n	8004de0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004dde:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2201      	movs	r2, #1
 8004de4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2200      	movs	r2, #0
 8004dec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004df0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004df2:	4618      	mov	r0, r3
 8004df4:	3710      	adds	r7, #16
 8004df6:	46bd      	mov	sp, r7
 8004df8:	bd80      	pop	{r7, pc}

08004dfa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004dfa:	b480      	push	{r7}
 8004dfc:	b083      	sub	sp, #12
 8004dfe:	af00      	add	r7, sp, #0
 8004e00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004e02:	bf00      	nop
 8004e04:	370c      	adds	r7, #12
 8004e06:	46bd      	mov	sp, r7
 8004e08:	bc80      	pop	{r7}
 8004e0a:	4770      	bx	lr

08004e0c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004e0c:	b480      	push	{r7}
 8004e0e:	b083      	sub	sp, #12
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004e14:	bf00      	nop
 8004e16:	370c      	adds	r7, #12
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	bc80      	pop	{r7}
 8004e1c:	4770      	bx	lr

08004e1e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004e1e:	b480      	push	{r7}
 8004e20:	b083      	sub	sp, #12
 8004e22:	af00      	add	r7, sp, #0
 8004e24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004e26:	bf00      	nop
 8004e28:	370c      	adds	r7, #12
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bc80      	pop	{r7}
 8004e2e:	4770      	bx	lr

08004e30 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004e30:	b480      	push	{r7}
 8004e32:	b083      	sub	sp, #12
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004e38:	bf00      	nop
 8004e3a:	370c      	adds	r7, #12
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	bc80      	pop	{r7}
 8004e40:	4770      	bx	lr
	...

08004e44 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004e44:	b480      	push	{r7}
 8004e46:	b085      	sub	sp, #20
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
 8004e4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	4a2f      	ldr	r2, [pc, #188]	; (8004f14 <TIM_Base_SetConfig+0xd0>)
 8004e58:	4293      	cmp	r3, r2
 8004e5a:	d00b      	beq.n	8004e74 <TIM_Base_SetConfig+0x30>
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e62:	d007      	beq.n	8004e74 <TIM_Base_SetConfig+0x30>
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	4a2c      	ldr	r2, [pc, #176]	; (8004f18 <TIM_Base_SetConfig+0xd4>)
 8004e68:	4293      	cmp	r3, r2
 8004e6a:	d003      	beq.n	8004e74 <TIM_Base_SetConfig+0x30>
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	4a2b      	ldr	r2, [pc, #172]	; (8004f1c <TIM_Base_SetConfig+0xd8>)
 8004e70:	4293      	cmp	r3, r2
 8004e72:	d108      	bne.n	8004e86 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e7a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	685b      	ldr	r3, [r3, #4]
 8004e80:	68fa      	ldr	r2, [r7, #12]
 8004e82:	4313      	orrs	r3, r2
 8004e84:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	4a22      	ldr	r2, [pc, #136]	; (8004f14 <TIM_Base_SetConfig+0xd0>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d00b      	beq.n	8004ea6 <TIM_Base_SetConfig+0x62>
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e94:	d007      	beq.n	8004ea6 <TIM_Base_SetConfig+0x62>
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	4a1f      	ldr	r2, [pc, #124]	; (8004f18 <TIM_Base_SetConfig+0xd4>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d003      	beq.n	8004ea6 <TIM_Base_SetConfig+0x62>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	4a1e      	ldr	r2, [pc, #120]	; (8004f1c <TIM_Base_SetConfig+0xd8>)
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d108      	bne.n	8004eb8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004eac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	68db      	ldr	r3, [r3, #12]
 8004eb2:	68fa      	ldr	r2, [r7, #12]
 8004eb4:	4313      	orrs	r3, r2
 8004eb6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	695b      	ldr	r3, [r3, #20]
 8004ec2:	4313      	orrs	r3, r2
 8004ec4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	68fa      	ldr	r2, [r7, #12]
 8004eca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	689a      	ldr	r2, [r3, #8]
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	681a      	ldr	r2, [r3, #0]
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	4a0d      	ldr	r2, [pc, #52]	; (8004f14 <TIM_Base_SetConfig+0xd0>)
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	d103      	bne.n	8004eec <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	691a      	ldr	r2, [r3, #16]
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2201      	movs	r2, #1
 8004ef0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	691b      	ldr	r3, [r3, #16]
 8004ef6:	f003 0301 	and.w	r3, r3, #1
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d005      	beq.n	8004f0a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	691b      	ldr	r3, [r3, #16]
 8004f02:	f023 0201 	bic.w	r2, r3, #1
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	611a      	str	r2, [r3, #16]
  }
}
 8004f0a:	bf00      	nop
 8004f0c:	3714      	adds	r7, #20
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	bc80      	pop	{r7}
 8004f12:	4770      	bx	lr
 8004f14:	40012c00 	.word	0x40012c00
 8004f18:	40000400 	.word	0x40000400
 8004f1c:	40000800 	.word	0x40000800

08004f20 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f20:	b480      	push	{r7}
 8004f22:	b087      	sub	sp, #28
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	60f8      	str	r0, [r7, #12]
 8004f28:	60b9      	str	r1, [r7, #8]
 8004f2a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	6a1b      	ldr	r3, [r3, #32]
 8004f30:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	6a1b      	ldr	r3, [r3, #32]
 8004f36:	f023 0201 	bic.w	r2, r3, #1
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	699b      	ldr	r3, [r3, #24]
 8004f42:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f44:	693b      	ldr	r3, [r7, #16]
 8004f46:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004f4a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	011b      	lsls	r3, r3, #4
 8004f50:	693a      	ldr	r2, [r7, #16]
 8004f52:	4313      	orrs	r3, r2
 8004f54:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f56:	697b      	ldr	r3, [r7, #20]
 8004f58:	f023 030a 	bic.w	r3, r3, #10
 8004f5c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004f5e:	697a      	ldr	r2, [r7, #20]
 8004f60:	68bb      	ldr	r3, [r7, #8]
 8004f62:	4313      	orrs	r3, r2
 8004f64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	693a      	ldr	r2, [r7, #16]
 8004f6a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	697a      	ldr	r2, [r7, #20]
 8004f70:	621a      	str	r2, [r3, #32]
}
 8004f72:	bf00      	nop
 8004f74:	371c      	adds	r7, #28
 8004f76:	46bd      	mov	sp, r7
 8004f78:	bc80      	pop	{r7}
 8004f7a:	4770      	bx	lr

08004f7c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	b087      	sub	sp, #28
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	60f8      	str	r0, [r7, #12]
 8004f84:	60b9      	str	r1, [r7, #8]
 8004f86:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	6a1b      	ldr	r3, [r3, #32]
 8004f8c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	6a1b      	ldr	r3, [r3, #32]
 8004f92:	f023 0210 	bic.w	r2, r3, #16
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	699b      	ldr	r3, [r3, #24]
 8004f9e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004fa0:	693b      	ldr	r3, [r7, #16]
 8004fa2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004fa6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	031b      	lsls	r3, r3, #12
 8004fac:	693a      	ldr	r2, [r7, #16]
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004fb2:	697b      	ldr	r3, [r7, #20]
 8004fb4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004fb8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004fba:	68bb      	ldr	r3, [r7, #8]
 8004fbc:	011b      	lsls	r3, r3, #4
 8004fbe:	697a      	ldr	r2, [r7, #20]
 8004fc0:	4313      	orrs	r3, r2
 8004fc2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	693a      	ldr	r2, [r7, #16]
 8004fc8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	697a      	ldr	r2, [r7, #20]
 8004fce:	621a      	str	r2, [r3, #32]
}
 8004fd0:	bf00      	nop
 8004fd2:	371c      	adds	r7, #28
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	bc80      	pop	{r7}
 8004fd8:	4770      	bx	lr

08004fda <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004fda:	b480      	push	{r7}
 8004fdc:	b085      	sub	sp, #20
 8004fde:	af00      	add	r7, sp, #0
 8004fe0:	6078      	str	r0, [r7, #4]
 8004fe2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	689b      	ldr	r3, [r3, #8]
 8004fe8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ff0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004ff2:	683a      	ldr	r2, [r7, #0]
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	4313      	orrs	r3, r2
 8004ff8:	f043 0307 	orr.w	r3, r3, #7
 8004ffc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	68fa      	ldr	r2, [r7, #12]
 8005002:	609a      	str	r2, [r3, #8]
}
 8005004:	bf00      	nop
 8005006:	3714      	adds	r7, #20
 8005008:	46bd      	mov	sp, r7
 800500a:	bc80      	pop	{r7}
 800500c:	4770      	bx	lr

0800500e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800500e:	b480      	push	{r7}
 8005010:	b087      	sub	sp, #28
 8005012:	af00      	add	r7, sp, #0
 8005014:	60f8      	str	r0, [r7, #12]
 8005016:	60b9      	str	r1, [r7, #8]
 8005018:	607a      	str	r2, [r7, #4]
 800501a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	689b      	ldr	r3, [r3, #8]
 8005020:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005022:	697b      	ldr	r3, [r7, #20]
 8005024:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005028:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	021a      	lsls	r2, r3, #8
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	431a      	orrs	r2, r3
 8005032:	68bb      	ldr	r3, [r7, #8]
 8005034:	4313      	orrs	r3, r2
 8005036:	697a      	ldr	r2, [r7, #20]
 8005038:	4313      	orrs	r3, r2
 800503a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	697a      	ldr	r2, [r7, #20]
 8005040:	609a      	str	r2, [r3, #8]
}
 8005042:	bf00      	nop
 8005044:	371c      	adds	r7, #28
 8005046:	46bd      	mov	sp, r7
 8005048:	bc80      	pop	{r7}
 800504a:	4770      	bx	lr

0800504c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800504c:	b480      	push	{r7}
 800504e:	b085      	sub	sp, #20
 8005050:	af00      	add	r7, sp, #0
 8005052:	6078      	str	r0, [r7, #4]
 8005054:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800505c:	2b01      	cmp	r3, #1
 800505e:	d101      	bne.n	8005064 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005060:	2302      	movs	r3, #2
 8005062:	e046      	b.n	80050f2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2201      	movs	r2, #1
 8005068:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2202      	movs	r2, #2
 8005070:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	685b      	ldr	r3, [r3, #4]
 800507a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	689b      	ldr	r3, [r3, #8]
 8005082:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800508a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	68fa      	ldr	r2, [r7, #12]
 8005092:	4313      	orrs	r3, r2
 8005094:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	68fa      	ldr	r2, [r7, #12]
 800509c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	4a16      	ldr	r2, [pc, #88]	; (80050fc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80050a4:	4293      	cmp	r3, r2
 80050a6:	d00e      	beq.n	80050c6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050b0:	d009      	beq.n	80050c6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	4a12      	ldr	r2, [pc, #72]	; (8005100 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80050b8:	4293      	cmp	r3, r2
 80050ba:	d004      	beq.n	80050c6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	4a10      	ldr	r2, [pc, #64]	; (8005104 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d10c      	bne.n	80050e0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80050c6:	68bb      	ldr	r3, [r7, #8]
 80050c8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80050cc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	685b      	ldr	r3, [r3, #4]
 80050d2:	68ba      	ldr	r2, [r7, #8]
 80050d4:	4313      	orrs	r3, r2
 80050d6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	68ba      	ldr	r2, [r7, #8]
 80050de:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2201      	movs	r2, #1
 80050e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2200      	movs	r2, #0
 80050ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80050f0:	2300      	movs	r3, #0
}
 80050f2:	4618      	mov	r0, r3
 80050f4:	3714      	adds	r7, #20
 80050f6:	46bd      	mov	sp, r7
 80050f8:	bc80      	pop	{r7}
 80050fa:	4770      	bx	lr
 80050fc:	40012c00 	.word	0x40012c00
 8005100:	40000400 	.word	0x40000400
 8005104:	40000800 	.word	0x40000800

08005108 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005108:	b480      	push	{r7}
 800510a:	b083      	sub	sp, #12
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005110:	bf00      	nop
 8005112:	370c      	adds	r7, #12
 8005114:	46bd      	mov	sp, r7
 8005116:	bc80      	pop	{r7}
 8005118:	4770      	bx	lr

0800511a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800511a:	b480      	push	{r7}
 800511c:	b083      	sub	sp, #12
 800511e:	af00      	add	r7, sp, #0
 8005120:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005122:	bf00      	nop
 8005124:	370c      	adds	r7, #12
 8005126:	46bd      	mov	sp, r7
 8005128:	bc80      	pop	{r7}
 800512a:	4770      	bx	lr

0800512c <__errno>:
 800512c:	4b01      	ldr	r3, [pc, #4]	; (8005134 <__errno+0x8>)
 800512e:	6818      	ldr	r0, [r3, #0]
 8005130:	4770      	bx	lr
 8005132:	bf00      	nop
 8005134:	20000074 	.word	0x20000074

08005138 <__libc_init_array>:
 8005138:	b570      	push	{r4, r5, r6, lr}
 800513a:	2600      	movs	r6, #0
 800513c:	4d0c      	ldr	r5, [pc, #48]	; (8005170 <__libc_init_array+0x38>)
 800513e:	4c0d      	ldr	r4, [pc, #52]	; (8005174 <__libc_init_array+0x3c>)
 8005140:	1b64      	subs	r4, r4, r5
 8005142:	10a4      	asrs	r4, r4, #2
 8005144:	42a6      	cmp	r6, r4
 8005146:	d109      	bne.n	800515c <__libc_init_array+0x24>
 8005148:	f000 fc5c 	bl	8005a04 <_init>
 800514c:	2600      	movs	r6, #0
 800514e:	4d0a      	ldr	r5, [pc, #40]	; (8005178 <__libc_init_array+0x40>)
 8005150:	4c0a      	ldr	r4, [pc, #40]	; (800517c <__libc_init_array+0x44>)
 8005152:	1b64      	subs	r4, r4, r5
 8005154:	10a4      	asrs	r4, r4, #2
 8005156:	42a6      	cmp	r6, r4
 8005158:	d105      	bne.n	8005166 <__libc_init_array+0x2e>
 800515a:	bd70      	pop	{r4, r5, r6, pc}
 800515c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005160:	4798      	blx	r3
 8005162:	3601      	adds	r6, #1
 8005164:	e7ee      	b.n	8005144 <__libc_init_array+0xc>
 8005166:	f855 3b04 	ldr.w	r3, [r5], #4
 800516a:	4798      	blx	r3
 800516c:	3601      	adds	r6, #1
 800516e:	e7f2      	b.n	8005156 <__libc_init_array+0x1e>
 8005170:	08005b7c 	.word	0x08005b7c
 8005174:	08005b7c 	.word	0x08005b7c
 8005178:	08005b7c 	.word	0x08005b7c
 800517c:	08005b80 	.word	0x08005b80

08005180 <memset>:
 8005180:	4603      	mov	r3, r0
 8005182:	4402      	add	r2, r0
 8005184:	4293      	cmp	r3, r2
 8005186:	d100      	bne.n	800518a <memset+0xa>
 8005188:	4770      	bx	lr
 800518a:	f803 1b01 	strb.w	r1, [r3], #1
 800518e:	e7f9      	b.n	8005184 <memset+0x4>

08005190 <siprintf>:
 8005190:	b40e      	push	{r1, r2, r3}
 8005192:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005196:	b500      	push	{lr}
 8005198:	b09c      	sub	sp, #112	; 0x70
 800519a:	ab1d      	add	r3, sp, #116	; 0x74
 800519c:	9002      	str	r0, [sp, #8]
 800519e:	9006      	str	r0, [sp, #24]
 80051a0:	9107      	str	r1, [sp, #28]
 80051a2:	9104      	str	r1, [sp, #16]
 80051a4:	4808      	ldr	r0, [pc, #32]	; (80051c8 <siprintf+0x38>)
 80051a6:	4909      	ldr	r1, [pc, #36]	; (80051cc <siprintf+0x3c>)
 80051a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80051ac:	9105      	str	r1, [sp, #20]
 80051ae:	6800      	ldr	r0, [r0, #0]
 80051b0:	a902      	add	r1, sp, #8
 80051b2:	9301      	str	r3, [sp, #4]
 80051b4:	f000 f868 	bl	8005288 <_svfiprintf_r>
 80051b8:	2200      	movs	r2, #0
 80051ba:	9b02      	ldr	r3, [sp, #8]
 80051bc:	701a      	strb	r2, [r3, #0]
 80051be:	b01c      	add	sp, #112	; 0x70
 80051c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80051c4:	b003      	add	sp, #12
 80051c6:	4770      	bx	lr
 80051c8:	20000074 	.word	0x20000074
 80051cc:	ffff0208 	.word	0xffff0208

080051d0 <__ssputs_r>:
 80051d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80051d4:	688e      	ldr	r6, [r1, #8]
 80051d6:	4682      	mov	sl, r0
 80051d8:	429e      	cmp	r6, r3
 80051da:	460c      	mov	r4, r1
 80051dc:	4690      	mov	r8, r2
 80051de:	461f      	mov	r7, r3
 80051e0:	d838      	bhi.n	8005254 <__ssputs_r+0x84>
 80051e2:	898a      	ldrh	r2, [r1, #12]
 80051e4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80051e8:	d032      	beq.n	8005250 <__ssputs_r+0x80>
 80051ea:	6825      	ldr	r5, [r4, #0]
 80051ec:	6909      	ldr	r1, [r1, #16]
 80051ee:	3301      	adds	r3, #1
 80051f0:	eba5 0901 	sub.w	r9, r5, r1
 80051f4:	6965      	ldr	r5, [r4, #20]
 80051f6:	444b      	add	r3, r9
 80051f8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80051fc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005200:	106d      	asrs	r5, r5, #1
 8005202:	429d      	cmp	r5, r3
 8005204:	bf38      	it	cc
 8005206:	461d      	movcc	r5, r3
 8005208:	0553      	lsls	r3, r2, #21
 800520a:	d531      	bpl.n	8005270 <__ssputs_r+0xa0>
 800520c:	4629      	mov	r1, r5
 800520e:	f000 fb53 	bl	80058b8 <_malloc_r>
 8005212:	4606      	mov	r6, r0
 8005214:	b950      	cbnz	r0, 800522c <__ssputs_r+0x5c>
 8005216:	230c      	movs	r3, #12
 8005218:	f04f 30ff 	mov.w	r0, #4294967295
 800521c:	f8ca 3000 	str.w	r3, [sl]
 8005220:	89a3      	ldrh	r3, [r4, #12]
 8005222:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005226:	81a3      	strh	r3, [r4, #12]
 8005228:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800522c:	464a      	mov	r2, r9
 800522e:	6921      	ldr	r1, [r4, #16]
 8005230:	f000 face 	bl	80057d0 <memcpy>
 8005234:	89a3      	ldrh	r3, [r4, #12]
 8005236:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800523a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800523e:	81a3      	strh	r3, [r4, #12]
 8005240:	6126      	str	r6, [r4, #16]
 8005242:	444e      	add	r6, r9
 8005244:	6026      	str	r6, [r4, #0]
 8005246:	463e      	mov	r6, r7
 8005248:	6165      	str	r5, [r4, #20]
 800524a:	eba5 0509 	sub.w	r5, r5, r9
 800524e:	60a5      	str	r5, [r4, #8]
 8005250:	42be      	cmp	r6, r7
 8005252:	d900      	bls.n	8005256 <__ssputs_r+0x86>
 8005254:	463e      	mov	r6, r7
 8005256:	4632      	mov	r2, r6
 8005258:	4641      	mov	r1, r8
 800525a:	6820      	ldr	r0, [r4, #0]
 800525c:	f000 fac6 	bl	80057ec <memmove>
 8005260:	68a3      	ldr	r3, [r4, #8]
 8005262:	6822      	ldr	r2, [r4, #0]
 8005264:	1b9b      	subs	r3, r3, r6
 8005266:	4432      	add	r2, r6
 8005268:	2000      	movs	r0, #0
 800526a:	60a3      	str	r3, [r4, #8]
 800526c:	6022      	str	r2, [r4, #0]
 800526e:	e7db      	b.n	8005228 <__ssputs_r+0x58>
 8005270:	462a      	mov	r2, r5
 8005272:	f000 fb7b 	bl	800596c <_realloc_r>
 8005276:	4606      	mov	r6, r0
 8005278:	2800      	cmp	r0, #0
 800527a:	d1e1      	bne.n	8005240 <__ssputs_r+0x70>
 800527c:	4650      	mov	r0, sl
 800527e:	6921      	ldr	r1, [r4, #16]
 8005280:	f000 face 	bl	8005820 <_free_r>
 8005284:	e7c7      	b.n	8005216 <__ssputs_r+0x46>
	...

08005288 <_svfiprintf_r>:
 8005288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800528c:	4698      	mov	r8, r3
 800528e:	898b      	ldrh	r3, [r1, #12]
 8005290:	4607      	mov	r7, r0
 8005292:	061b      	lsls	r3, r3, #24
 8005294:	460d      	mov	r5, r1
 8005296:	4614      	mov	r4, r2
 8005298:	b09d      	sub	sp, #116	; 0x74
 800529a:	d50e      	bpl.n	80052ba <_svfiprintf_r+0x32>
 800529c:	690b      	ldr	r3, [r1, #16]
 800529e:	b963      	cbnz	r3, 80052ba <_svfiprintf_r+0x32>
 80052a0:	2140      	movs	r1, #64	; 0x40
 80052a2:	f000 fb09 	bl	80058b8 <_malloc_r>
 80052a6:	6028      	str	r0, [r5, #0]
 80052a8:	6128      	str	r0, [r5, #16]
 80052aa:	b920      	cbnz	r0, 80052b6 <_svfiprintf_r+0x2e>
 80052ac:	230c      	movs	r3, #12
 80052ae:	603b      	str	r3, [r7, #0]
 80052b0:	f04f 30ff 	mov.w	r0, #4294967295
 80052b4:	e0d1      	b.n	800545a <_svfiprintf_r+0x1d2>
 80052b6:	2340      	movs	r3, #64	; 0x40
 80052b8:	616b      	str	r3, [r5, #20]
 80052ba:	2300      	movs	r3, #0
 80052bc:	9309      	str	r3, [sp, #36]	; 0x24
 80052be:	2320      	movs	r3, #32
 80052c0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80052c4:	2330      	movs	r3, #48	; 0x30
 80052c6:	f04f 0901 	mov.w	r9, #1
 80052ca:	f8cd 800c 	str.w	r8, [sp, #12]
 80052ce:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8005474 <_svfiprintf_r+0x1ec>
 80052d2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80052d6:	4623      	mov	r3, r4
 80052d8:	469a      	mov	sl, r3
 80052da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80052de:	b10a      	cbz	r2, 80052e4 <_svfiprintf_r+0x5c>
 80052e0:	2a25      	cmp	r2, #37	; 0x25
 80052e2:	d1f9      	bne.n	80052d8 <_svfiprintf_r+0x50>
 80052e4:	ebba 0b04 	subs.w	fp, sl, r4
 80052e8:	d00b      	beq.n	8005302 <_svfiprintf_r+0x7a>
 80052ea:	465b      	mov	r3, fp
 80052ec:	4622      	mov	r2, r4
 80052ee:	4629      	mov	r1, r5
 80052f0:	4638      	mov	r0, r7
 80052f2:	f7ff ff6d 	bl	80051d0 <__ssputs_r>
 80052f6:	3001      	adds	r0, #1
 80052f8:	f000 80aa 	beq.w	8005450 <_svfiprintf_r+0x1c8>
 80052fc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80052fe:	445a      	add	r2, fp
 8005300:	9209      	str	r2, [sp, #36]	; 0x24
 8005302:	f89a 3000 	ldrb.w	r3, [sl]
 8005306:	2b00      	cmp	r3, #0
 8005308:	f000 80a2 	beq.w	8005450 <_svfiprintf_r+0x1c8>
 800530c:	2300      	movs	r3, #0
 800530e:	f04f 32ff 	mov.w	r2, #4294967295
 8005312:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005316:	f10a 0a01 	add.w	sl, sl, #1
 800531a:	9304      	str	r3, [sp, #16]
 800531c:	9307      	str	r3, [sp, #28]
 800531e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005322:	931a      	str	r3, [sp, #104]	; 0x68
 8005324:	4654      	mov	r4, sl
 8005326:	2205      	movs	r2, #5
 8005328:	f814 1b01 	ldrb.w	r1, [r4], #1
 800532c:	4851      	ldr	r0, [pc, #324]	; (8005474 <_svfiprintf_r+0x1ec>)
 800532e:	f000 fa41 	bl	80057b4 <memchr>
 8005332:	9a04      	ldr	r2, [sp, #16]
 8005334:	b9d8      	cbnz	r0, 800536e <_svfiprintf_r+0xe6>
 8005336:	06d0      	lsls	r0, r2, #27
 8005338:	bf44      	itt	mi
 800533a:	2320      	movmi	r3, #32
 800533c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005340:	0711      	lsls	r1, r2, #28
 8005342:	bf44      	itt	mi
 8005344:	232b      	movmi	r3, #43	; 0x2b
 8005346:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800534a:	f89a 3000 	ldrb.w	r3, [sl]
 800534e:	2b2a      	cmp	r3, #42	; 0x2a
 8005350:	d015      	beq.n	800537e <_svfiprintf_r+0xf6>
 8005352:	4654      	mov	r4, sl
 8005354:	2000      	movs	r0, #0
 8005356:	f04f 0c0a 	mov.w	ip, #10
 800535a:	9a07      	ldr	r2, [sp, #28]
 800535c:	4621      	mov	r1, r4
 800535e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005362:	3b30      	subs	r3, #48	; 0x30
 8005364:	2b09      	cmp	r3, #9
 8005366:	d94e      	bls.n	8005406 <_svfiprintf_r+0x17e>
 8005368:	b1b0      	cbz	r0, 8005398 <_svfiprintf_r+0x110>
 800536a:	9207      	str	r2, [sp, #28]
 800536c:	e014      	b.n	8005398 <_svfiprintf_r+0x110>
 800536e:	eba0 0308 	sub.w	r3, r0, r8
 8005372:	fa09 f303 	lsl.w	r3, r9, r3
 8005376:	4313      	orrs	r3, r2
 8005378:	46a2      	mov	sl, r4
 800537a:	9304      	str	r3, [sp, #16]
 800537c:	e7d2      	b.n	8005324 <_svfiprintf_r+0x9c>
 800537e:	9b03      	ldr	r3, [sp, #12]
 8005380:	1d19      	adds	r1, r3, #4
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	9103      	str	r1, [sp, #12]
 8005386:	2b00      	cmp	r3, #0
 8005388:	bfbb      	ittet	lt
 800538a:	425b      	neglt	r3, r3
 800538c:	f042 0202 	orrlt.w	r2, r2, #2
 8005390:	9307      	strge	r3, [sp, #28]
 8005392:	9307      	strlt	r3, [sp, #28]
 8005394:	bfb8      	it	lt
 8005396:	9204      	strlt	r2, [sp, #16]
 8005398:	7823      	ldrb	r3, [r4, #0]
 800539a:	2b2e      	cmp	r3, #46	; 0x2e
 800539c:	d10c      	bne.n	80053b8 <_svfiprintf_r+0x130>
 800539e:	7863      	ldrb	r3, [r4, #1]
 80053a0:	2b2a      	cmp	r3, #42	; 0x2a
 80053a2:	d135      	bne.n	8005410 <_svfiprintf_r+0x188>
 80053a4:	9b03      	ldr	r3, [sp, #12]
 80053a6:	3402      	adds	r4, #2
 80053a8:	1d1a      	adds	r2, r3, #4
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	9203      	str	r2, [sp, #12]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	bfb8      	it	lt
 80053b2:	f04f 33ff 	movlt.w	r3, #4294967295
 80053b6:	9305      	str	r3, [sp, #20]
 80053b8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005484 <_svfiprintf_r+0x1fc>
 80053bc:	2203      	movs	r2, #3
 80053be:	4650      	mov	r0, sl
 80053c0:	7821      	ldrb	r1, [r4, #0]
 80053c2:	f000 f9f7 	bl	80057b4 <memchr>
 80053c6:	b140      	cbz	r0, 80053da <_svfiprintf_r+0x152>
 80053c8:	2340      	movs	r3, #64	; 0x40
 80053ca:	eba0 000a 	sub.w	r0, r0, sl
 80053ce:	fa03 f000 	lsl.w	r0, r3, r0
 80053d2:	9b04      	ldr	r3, [sp, #16]
 80053d4:	3401      	adds	r4, #1
 80053d6:	4303      	orrs	r3, r0
 80053d8:	9304      	str	r3, [sp, #16]
 80053da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80053de:	2206      	movs	r2, #6
 80053e0:	4825      	ldr	r0, [pc, #148]	; (8005478 <_svfiprintf_r+0x1f0>)
 80053e2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80053e6:	f000 f9e5 	bl	80057b4 <memchr>
 80053ea:	2800      	cmp	r0, #0
 80053ec:	d038      	beq.n	8005460 <_svfiprintf_r+0x1d8>
 80053ee:	4b23      	ldr	r3, [pc, #140]	; (800547c <_svfiprintf_r+0x1f4>)
 80053f0:	bb1b      	cbnz	r3, 800543a <_svfiprintf_r+0x1b2>
 80053f2:	9b03      	ldr	r3, [sp, #12]
 80053f4:	3307      	adds	r3, #7
 80053f6:	f023 0307 	bic.w	r3, r3, #7
 80053fa:	3308      	adds	r3, #8
 80053fc:	9303      	str	r3, [sp, #12]
 80053fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005400:	4433      	add	r3, r6
 8005402:	9309      	str	r3, [sp, #36]	; 0x24
 8005404:	e767      	b.n	80052d6 <_svfiprintf_r+0x4e>
 8005406:	460c      	mov	r4, r1
 8005408:	2001      	movs	r0, #1
 800540a:	fb0c 3202 	mla	r2, ip, r2, r3
 800540e:	e7a5      	b.n	800535c <_svfiprintf_r+0xd4>
 8005410:	2300      	movs	r3, #0
 8005412:	f04f 0c0a 	mov.w	ip, #10
 8005416:	4619      	mov	r1, r3
 8005418:	3401      	adds	r4, #1
 800541a:	9305      	str	r3, [sp, #20]
 800541c:	4620      	mov	r0, r4
 800541e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005422:	3a30      	subs	r2, #48	; 0x30
 8005424:	2a09      	cmp	r2, #9
 8005426:	d903      	bls.n	8005430 <_svfiprintf_r+0x1a8>
 8005428:	2b00      	cmp	r3, #0
 800542a:	d0c5      	beq.n	80053b8 <_svfiprintf_r+0x130>
 800542c:	9105      	str	r1, [sp, #20]
 800542e:	e7c3      	b.n	80053b8 <_svfiprintf_r+0x130>
 8005430:	4604      	mov	r4, r0
 8005432:	2301      	movs	r3, #1
 8005434:	fb0c 2101 	mla	r1, ip, r1, r2
 8005438:	e7f0      	b.n	800541c <_svfiprintf_r+0x194>
 800543a:	ab03      	add	r3, sp, #12
 800543c:	9300      	str	r3, [sp, #0]
 800543e:	462a      	mov	r2, r5
 8005440:	4638      	mov	r0, r7
 8005442:	4b0f      	ldr	r3, [pc, #60]	; (8005480 <_svfiprintf_r+0x1f8>)
 8005444:	a904      	add	r1, sp, #16
 8005446:	f3af 8000 	nop.w
 800544a:	1c42      	adds	r2, r0, #1
 800544c:	4606      	mov	r6, r0
 800544e:	d1d6      	bne.n	80053fe <_svfiprintf_r+0x176>
 8005450:	89ab      	ldrh	r3, [r5, #12]
 8005452:	065b      	lsls	r3, r3, #25
 8005454:	f53f af2c 	bmi.w	80052b0 <_svfiprintf_r+0x28>
 8005458:	9809      	ldr	r0, [sp, #36]	; 0x24
 800545a:	b01d      	add	sp, #116	; 0x74
 800545c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005460:	ab03      	add	r3, sp, #12
 8005462:	9300      	str	r3, [sp, #0]
 8005464:	462a      	mov	r2, r5
 8005466:	4638      	mov	r0, r7
 8005468:	4b05      	ldr	r3, [pc, #20]	; (8005480 <_svfiprintf_r+0x1f8>)
 800546a:	a904      	add	r1, sp, #16
 800546c:	f000 f87c 	bl	8005568 <_printf_i>
 8005470:	e7eb      	b.n	800544a <_svfiprintf_r+0x1c2>
 8005472:	bf00      	nop
 8005474:	08005b46 	.word	0x08005b46
 8005478:	08005b50 	.word	0x08005b50
 800547c:	00000000 	.word	0x00000000
 8005480:	080051d1 	.word	0x080051d1
 8005484:	08005b4c 	.word	0x08005b4c

08005488 <_printf_common>:
 8005488:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800548c:	4616      	mov	r6, r2
 800548e:	4699      	mov	r9, r3
 8005490:	688a      	ldr	r2, [r1, #8]
 8005492:	690b      	ldr	r3, [r1, #16]
 8005494:	4607      	mov	r7, r0
 8005496:	4293      	cmp	r3, r2
 8005498:	bfb8      	it	lt
 800549a:	4613      	movlt	r3, r2
 800549c:	6033      	str	r3, [r6, #0]
 800549e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80054a2:	460c      	mov	r4, r1
 80054a4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80054a8:	b10a      	cbz	r2, 80054ae <_printf_common+0x26>
 80054aa:	3301      	adds	r3, #1
 80054ac:	6033      	str	r3, [r6, #0]
 80054ae:	6823      	ldr	r3, [r4, #0]
 80054b0:	0699      	lsls	r1, r3, #26
 80054b2:	bf42      	ittt	mi
 80054b4:	6833      	ldrmi	r3, [r6, #0]
 80054b6:	3302      	addmi	r3, #2
 80054b8:	6033      	strmi	r3, [r6, #0]
 80054ba:	6825      	ldr	r5, [r4, #0]
 80054bc:	f015 0506 	ands.w	r5, r5, #6
 80054c0:	d106      	bne.n	80054d0 <_printf_common+0x48>
 80054c2:	f104 0a19 	add.w	sl, r4, #25
 80054c6:	68e3      	ldr	r3, [r4, #12]
 80054c8:	6832      	ldr	r2, [r6, #0]
 80054ca:	1a9b      	subs	r3, r3, r2
 80054cc:	42ab      	cmp	r3, r5
 80054ce:	dc28      	bgt.n	8005522 <_printf_common+0x9a>
 80054d0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80054d4:	1e13      	subs	r3, r2, #0
 80054d6:	6822      	ldr	r2, [r4, #0]
 80054d8:	bf18      	it	ne
 80054da:	2301      	movne	r3, #1
 80054dc:	0692      	lsls	r2, r2, #26
 80054de:	d42d      	bmi.n	800553c <_printf_common+0xb4>
 80054e0:	4649      	mov	r1, r9
 80054e2:	4638      	mov	r0, r7
 80054e4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80054e8:	47c0      	blx	r8
 80054ea:	3001      	adds	r0, #1
 80054ec:	d020      	beq.n	8005530 <_printf_common+0xa8>
 80054ee:	6823      	ldr	r3, [r4, #0]
 80054f0:	68e5      	ldr	r5, [r4, #12]
 80054f2:	f003 0306 	and.w	r3, r3, #6
 80054f6:	2b04      	cmp	r3, #4
 80054f8:	bf18      	it	ne
 80054fa:	2500      	movne	r5, #0
 80054fc:	6832      	ldr	r2, [r6, #0]
 80054fe:	f04f 0600 	mov.w	r6, #0
 8005502:	68a3      	ldr	r3, [r4, #8]
 8005504:	bf08      	it	eq
 8005506:	1aad      	subeq	r5, r5, r2
 8005508:	6922      	ldr	r2, [r4, #16]
 800550a:	bf08      	it	eq
 800550c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005510:	4293      	cmp	r3, r2
 8005512:	bfc4      	itt	gt
 8005514:	1a9b      	subgt	r3, r3, r2
 8005516:	18ed      	addgt	r5, r5, r3
 8005518:	341a      	adds	r4, #26
 800551a:	42b5      	cmp	r5, r6
 800551c:	d11a      	bne.n	8005554 <_printf_common+0xcc>
 800551e:	2000      	movs	r0, #0
 8005520:	e008      	b.n	8005534 <_printf_common+0xac>
 8005522:	2301      	movs	r3, #1
 8005524:	4652      	mov	r2, sl
 8005526:	4649      	mov	r1, r9
 8005528:	4638      	mov	r0, r7
 800552a:	47c0      	blx	r8
 800552c:	3001      	adds	r0, #1
 800552e:	d103      	bne.n	8005538 <_printf_common+0xb0>
 8005530:	f04f 30ff 	mov.w	r0, #4294967295
 8005534:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005538:	3501      	adds	r5, #1
 800553a:	e7c4      	b.n	80054c6 <_printf_common+0x3e>
 800553c:	2030      	movs	r0, #48	; 0x30
 800553e:	18e1      	adds	r1, r4, r3
 8005540:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005544:	1c5a      	adds	r2, r3, #1
 8005546:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800554a:	4422      	add	r2, r4
 800554c:	3302      	adds	r3, #2
 800554e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005552:	e7c5      	b.n	80054e0 <_printf_common+0x58>
 8005554:	2301      	movs	r3, #1
 8005556:	4622      	mov	r2, r4
 8005558:	4649      	mov	r1, r9
 800555a:	4638      	mov	r0, r7
 800555c:	47c0      	blx	r8
 800555e:	3001      	adds	r0, #1
 8005560:	d0e6      	beq.n	8005530 <_printf_common+0xa8>
 8005562:	3601      	adds	r6, #1
 8005564:	e7d9      	b.n	800551a <_printf_common+0x92>
	...

08005568 <_printf_i>:
 8005568:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800556c:	460c      	mov	r4, r1
 800556e:	7e27      	ldrb	r7, [r4, #24]
 8005570:	4691      	mov	r9, r2
 8005572:	2f78      	cmp	r7, #120	; 0x78
 8005574:	4680      	mov	r8, r0
 8005576:	469a      	mov	sl, r3
 8005578:	990c      	ldr	r1, [sp, #48]	; 0x30
 800557a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800557e:	d807      	bhi.n	8005590 <_printf_i+0x28>
 8005580:	2f62      	cmp	r7, #98	; 0x62
 8005582:	d80a      	bhi.n	800559a <_printf_i+0x32>
 8005584:	2f00      	cmp	r7, #0
 8005586:	f000 80d9 	beq.w	800573c <_printf_i+0x1d4>
 800558a:	2f58      	cmp	r7, #88	; 0x58
 800558c:	f000 80a4 	beq.w	80056d8 <_printf_i+0x170>
 8005590:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005594:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005598:	e03a      	b.n	8005610 <_printf_i+0xa8>
 800559a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800559e:	2b15      	cmp	r3, #21
 80055a0:	d8f6      	bhi.n	8005590 <_printf_i+0x28>
 80055a2:	a001      	add	r0, pc, #4	; (adr r0, 80055a8 <_printf_i+0x40>)
 80055a4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80055a8:	08005601 	.word	0x08005601
 80055ac:	08005615 	.word	0x08005615
 80055b0:	08005591 	.word	0x08005591
 80055b4:	08005591 	.word	0x08005591
 80055b8:	08005591 	.word	0x08005591
 80055bc:	08005591 	.word	0x08005591
 80055c0:	08005615 	.word	0x08005615
 80055c4:	08005591 	.word	0x08005591
 80055c8:	08005591 	.word	0x08005591
 80055cc:	08005591 	.word	0x08005591
 80055d0:	08005591 	.word	0x08005591
 80055d4:	08005723 	.word	0x08005723
 80055d8:	08005645 	.word	0x08005645
 80055dc:	08005705 	.word	0x08005705
 80055e0:	08005591 	.word	0x08005591
 80055e4:	08005591 	.word	0x08005591
 80055e8:	08005745 	.word	0x08005745
 80055ec:	08005591 	.word	0x08005591
 80055f0:	08005645 	.word	0x08005645
 80055f4:	08005591 	.word	0x08005591
 80055f8:	08005591 	.word	0x08005591
 80055fc:	0800570d 	.word	0x0800570d
 8005600:	680b      	ldr	r3, [r1, #0]
 8005602:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005606:	1d1a      	adds	r2, r3, #4
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	600a      	str	r2, [r1, #0]
 800560c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005610:	2301      	movs	r3, #1
 8005612:	e0a4      	b.n	800575e <_printf_i+0x1f6>
 8005614:	6825      	ldr	r5, [r4, #0]
 8005616:	6808      	ldr	r0, [r1, #0]
 8005618:	062e      	lsls	r6, r5, #24
 800561a:	f100 0304 	add.w	r3, r0, #4
 800561e:	d50a      	bpl.n	8005636 <_printf_i+0xce>
 8005620:	6805      	ldr	r5, [r0, #0]
 8005622:	600b      	str	r3, [r1, #0]
 8005624:	2d00      	cmp	r5, #0
 8005626:	da03      	bge.n	8005630 <_printf_i+0xc8>
 8005628:	232d      	movs	r3, #45	; 0x2d
 800562a:	426d      	negs	r5, r5
 800562c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005630:	230a      	movs	r3, #10
 8005632:	485e      	ldr	r0, [pc, #376]	; (80057ac <_printf_i+0x244>)
 8005634:	e019      	b.n	800566a <_printf_i+0x102>
 8005636:	f015 0f40 	tst.w	r5, #64	; 0x40
 800563a:	6805      	ldr	r5, [r0, #0]
 800563c:	600b      	str	r3, [r1, #0]
 800563e:	bf18      	it	ne
 8005640:	b22d      	sxthne	r5, r5
 8005642:	e7ef      	b.n	8005624 <_printf_i+0xbc>
 8005644:	680b      	ldr	r3, [r1, #0]
 8005646:	6825      	ldr	r5, [r4, #0]
 8005648:	1d18      	adds	r0, r3, #4
 800564a:	6008      	str	r0, [r1, #0]
 800564c:	0628      	lsls	r0, r5, #24
 800564e:	d501      	bpl.n	8005654 <_printf_i+0xec>
 8005650:	681d      	ldr	r5, [r3, #0]
 8005652:	e002      	b.n	800565a <_printf_i+0xf2>
 8005654:	0669      	lsls	r1, r5, #25
 8005656:	d5fb      	bpl.n	8005650 <_printf_i+0xe8>
 8005658:	881d      	ldrh	r5, [r3, #0]
 800565a:	2f6f      	cmp	r7, #111	; 0x6f
 800565c:	bf0c      	ite	eq
 800565e:	2308      	moveq	r3, #8
 8005660:	230a      	movne	r3, #10
 8005662:	4852      	ldr	r0, [pc, #328]	; (80057ac <_printf_i+0x244>)
 8005664:	2100      	movs	r1, #0
 8005666:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800566a:	6866      	ldr	r6, [r4, #4]
 800566c:	2e00      	cmp	r6, #0
 800566e:	bfa8      	it	ge
 8005670:	6821      	ldrge	r1, [r4, #0]
 8005672:	60a6      	str	r6, [r4, #8]
 8005674:	bfa4      	itt	ge
 8005676:	f021 0104 	bicge.w	r1, r1, #4
 800567a:	6021      	strge	r1, [r4, #0]
 800567c:	b90d      	cbnz	r5, 8005682 <_printf_i+0x11a>
 800567e:	2e00      	cmp	r6, #0
 8005680:	d04d      	beq.n	800571e <_printf_i+0x1b6>
 8005682:	4616      	mov	r6, r2
 8005684:	fbb5 f1f3 	udiv	r1, r5, r3
 8005688:	fb03 5711 	mls	r7, r3, r1, r5
 800568c:	5dc7      	ldrb	r7, [r0, r7]
 800568e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005692:	462f      	mov	r7, r5
 8005694:	42bb      	cmp	r3, r7
 8005696:	460d      	mov	r5, r1
 8005698:	d9f4      	bls.n	8005684 <_printf_i+0x11c>
 800569a:	2b08      	cmp	r3, #8
 800569c:	d10b      	bne.n	80056b6 <_printf_i+0x14e>
 800569e:	6823      	ldr	r3, [r4, #0]
 80056a0:	07df      	lsls	r7, r3, #31
 80056a2:	d508      	bpl.n	80056b6 <_printf_i+0x14e>
 80056a4:	6923      	ldr	r3, [r4, #16]
 80056a6:	6861      	ldr	r1, [r4, #4]
 80056a8:	4299      	cmp	r1, r3
 80056aa:	bfde      	ittt	le
 80056ac:	2330      	movle	r3, #48	; 0x30
 80056ae:	f806 3c01 	strble.w	r3, [r6, #-1]
 80056b2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80056b6:	1b92      	subs	r2, r2, r6
 80056b8:	6122      	str	r2, [r4, #16]
 80056ba:	464b      	mov	r3, r9
 80056bc:	4621      	mov	r1, r4
 80056be:	4640      	mov	r0, r8
 80056c0:	f8cd a000 	str.w	sl, [sp]
 80056c4:	aa03      	add	r2, sp, #12
 80056c6:	f7ff fedf 	bl	8005488 <_printf_common>
 80056ca:	3001      	adds	r0, #1
 80056cc:	d14c      	bne.n	8005768 <_printf_i+0x200>
 80056ce:	f04f 30ff 	mov.w	r0, #4294967295
 80056d2:	b004      	add	sp, #16
 80056d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056d8:	4834      	ldr	r0, [pc, #208]	; (80057ac <_printf_i+0x244>)
 80056da:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80056de:	680e      	ldr	r6, [r1, #0]
 80056e0:	6823      	ldr	r3, [r4, #0]
 80056e2:	f856 5b04 	ldr.w	r5, [r6], #4
 80056e6:	061f      	lsls	r7, r3, #24
 80056e8:	600e      	str	r6, [r1, #0]
 80056ea:	d514      	bpl.n	8005716 <_printf_i+0x1ae>
 80056ec:	07d9      	lsls	r1, r3, #31
 80056ee:	bf44      	itt	mi
 80056f0:	f043 0320 	orrmi.w	r3, r3, #32
 80056f4:	6023      	strmi	r3, [r4, #0]
 80056f6:	b91d      	cbnz	r5, 8005700 <_printf_i+0x198>
 80056f8:	6823      	ldr	r3, [r4, #0]
 80056fa:	f023 0320 	bic.w	r3, r3, #32
 80056fe:	6023      	str	r3, [r4, #0]
 8005700:	2310      	movs	r3, #16
 8005702:	e7af      	b.n	8005664 <_printf_i+0xfc>
 8005704:	6823      	ldr	r3, [r4, #0]
 8005706:	f043 0320 	orr.w	r3, r3, #32
 800570a:	6023      	str	r3, [r4, #0]
 800570c:	2378      	movs	r3, #120	; 0x78
 800570e:	4828      	ldr	r0, [pc, #160]	; (80057b0 <_printf_i+0x248>)
 8005710:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005714:	e7e3      	b.n	80056de <_printf_i+0x176>
 8005716:	065e      	lsls	r6, r3, #25
 8005718:	bf48      	it	mi
 800571a:	b2ad      	uxthmi	r5, r5
 800571c:	e7e6      	b.n	80056ec <_printf_i+0x184>
 800571e:	4616      	mov	r6, r2
 8005720:	e7bb      	b.n	800569a <_printf_i+0x132>
 8005722:	680b      	ldr	r3, [r1, #0]
 8005724:	6826      	ldr	r6, [r4, #0]
 8005726:	1d1d      	adds	r5, r3, #4
 8005728:	6960      	ldr	r0, [r4, #20]
 800572a:	600d      	str	r5, [r1, #0]
 800572c:	0635      	lsls	r5, r6, #24
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	d501      	bpl.n	8005736 <_printf_i+0x1ce>
 8005732:	6018      	str	r0, [r3, #0]
 8005734:	e002      	b.n	800573c <_printf_i+0x1d4>
 8005736:	0671      	lsls	r1, r6, #25
 8005738:	d5fb      	bpl.n	8005732 <_printf_i+0x1ca>
 800573a:	8018      	strh	r0, [r3, #0]
 800573c:	2300      	movs	r3, #0
 800573e:	4616      	mov	r6, r2
 8005740:	6123      	str	r3, [r4, #16]
 8005742:	e7ba      	b.n	80056ba <_printf_i+0x152>
 8005744:	680b      	ldr	r3, [r1, #0]
 8005746:	1d1a      	adds	r2, r3, #4
 8005748:	600a      	str	r2, [r1, #0]
 800574a:	681e      	ldr	r6, [r3, #0]
 800574c:	2100      	movs	r1, #0
 800574e:	4630      	mov	r0, r6
 8005750:	6862      	ldr	r2, [r4, #4]
 8005752:	f000 f82f 	bl	80057b4 <memchr>
 8005756:	b108      	cbz	r0, 800575c <_printf_i+0x1f4>
 8005758:	1b80      	subs	r0, r0, r6
 800575a:	6060      	str	r0, [r4, #4]
 800575c:	6863      	ldr	r3, [r4, #4]
 800575e:	6123      	str	r3, [r4, #16]
 8005760:	2300      	movs	r3, #0
 8005762:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005766:	e7a8      	b.n	80056ba <_printf_i+0x152>
 8005768:	4632      	mov	r2, r6
 800576a:	4649      	mov	r1, r9
 800576c:	4640      	mov	r0, r8
 800576e:	6923      	ldr	r3, [r4, #16]
 8005770:	47d0      	blx	sl
 8005772:	3001      	adds	r0, #1
 8005774:	d0ab      	beq.n	80056ce <_printf_i+0x166>
 8005776:	6823      	ldr	r3, [r4, #0]
 8005778:	079b      	lsls	r3, r3, #30
 800577a:	d413      	bmi.n	80057a4 <_printf_i+0x23c>
 800577c:	68e0      	ldr	r0, [r4, #12]
 800577e:	9b03      	ldr	r3, [sp, #12]
 8005780:	4298      	cmp	r0, r3
 8005782:	bfb8      	it	lt
 8005784:	4618      	movlt	r0, r3
 8005786:	e7a4      	b.n	80056d2 <_printf_i+0x16a>
 8005788:	2301      	movs	r3, #1
 800578a:	4632      	mov	r2, r6
 800578c:	4649      	mov	r1, r9
 800578e:	4640      	mov	r0, r8
 8005790:	47d0      	blx	sl
 8005792:	3001      	adds	r0, #1
 8005794:	d09b      	beq.n	80056ce <_printf_i+0x166>
 8005796:	3501      	adds	r5, #1
 8005798:	68e3      	ldr	r3, [r4, #12]
 800579a:	9903      	ldr	r1, [sp, #12]
 800579c:	1a5b      	subs	r3, r3, r1
 800579e:	42ab      	cmp	r3, r5
 80057a0:	dcf2      	bgt.n	8005788 <_printf_i+0x220>
 80057a2:	e7eb      	b.n	800577c <_printf_i+0x214>
 80057a4:	2500      	movs	r5, #0
 80057a6:	f104 0619 	add.w	r6, r4, #25
 80057aa:	e7f5      	b.n	8005798 <_printf_i+0x230>
 80057ac:	08005b57 	.word	0x08005b57
 80057b0:	08005b68 	.word	0x08005b68

080057b4 <memchr>:
 80057b4:	4603      	mov	r3, r0
 80057b6:	b510      	push	{r4, lr}
 80057b8:	b2c9      	uxtb	r1, r1
 80057ba:	4402      	add	r2, r0
 80057bc:	4293      	cmp	r3, r2
 80057be:	4618      	mov	r0, r3
 80057c0:	d101      	bne.n	80057c6 <memchr+0x12>
 80057c2:	2000      	movs	r0, #0
 80057c4:	e003      	b.n	80057ce <memchr+0x1a>
 80057c6:	7804      	ldrb	r4, [r0, #0]
 80057c8:	3301      	adds	r3, #1
 80057ca:	428c      	cmp	r4, r1
 80057cc:	d1f6      	bne.n	80057bc <memchr+0x8>
 80057ce:	bd10      	pop	{r4, pc}

080057d0 <memcpy>:
 80057d0:	440a      	add	r2, r1
 80057d2:	4291      	cmp	r1, r2
 80057d4:	f100 33ff 	add.w	r3, r0, #4294967295
 80057d8:	d100      	bne.n	80057dc <memcpy+0xc>
 80057da:	4770      	bx	lr
 80057dc:	b510      	push	{r4, lr}
 80057de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80057e2:	4291      	cmp	r1, r2
 80057e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80057e8:	d1f9      	bne.n	80057de <memcpy+0xe>
 80057ea:	bd10      	pop	{r4, pc}

080057ec <memmove>:
 80057ec:	4288      	cmp	r0, r1
 80057ee:	b510      	push	{r4, lr}
 80057f0:	eb01 0402 	add.w	r4, r1, r2
 80057f4:	d902      	bls.n	80057fc <memmove+0x10>
 80057f6:	4284      	cmp	r4, r0
 80057f8:	4623      	mov	r3, r4
 80057fa:	d807      	bhi.n	800580c <memmove+0x20>
 80057fc:	1e43      	subs	r3, r0, #1
 80057fe:	42a1      	cmp	r1, r4
 8005800:	d008      	beq.n	8005814 <memmove+0x28>
 8005802:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005806:	f803 2f01 	strb.w	r2, [r3, #1]!
 800580a:	e7f8      	b.n	80057fe <memmove+0x12>
 800580c:	4601      	mov	r1, r0
 800580e:	4402      	add	r2, r0
 8005810:	428a      	cmp	r2, r1
 8005812:	d100      	bne.n	8005816 <memmove+0x2a>
 8005814:	bd10      	pop	{r4, pc}
 8005816:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800581a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800581e:	e7f7      	b.n	8005810 <memmove+0x24>

08005820 <_free_r>:
 8005820:	b538      	push	{r3, r4, r5, lr}
 8005822:	4605      	mov	r5, r0
 8005824:	2900      	cmp	r1, #0
 8005826:	d043      	beq.n	80058b0 <_free_r+0x90>
 8005828:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800582c:	1f0c      	subs	r4, r1, #4
 800582e:	2b00      	cmp	r3, #0
 8005830:	bfb8      	it	lt
 8005832:	18e4      	addlt	r4, r4, r3
 8005834:	f000 f8d0 	bl	80059d8 <__malloc_lock>
 8005838:	4a1e      	ldr	r2, [pc, #120]	; (80058b4 <_free_r+0x94>)
 800583a:	6813      	ldr	r3, [r2, #0]
 800583c:	4610      	mov	r0, r2
 800583e:	b933      	cbnz	r3, 800584e <_free_r+0x2e>
 8005840:	6063      	str	r3, [r4, #4]
 8005842:	6014      	str	r4, [r2, #0]
 8005844:	4628      	mov	r0, r5
 8005846:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800584a:	f000 b8cb 	b.w	80059e4 <__malloc_unlock>
 800584e:	42a3      	cmp	r3, r4
 8005850:	d90a      	bls.n	8005868 <_free_r+0x48>
 8005852:	6821      	ldr	r1, [r4, #0]
 8005854:	1862      	adds	r2, r4, r1
 8005856:	4293      	cmp	r3, r2
 8005858:	bf01      	itttt	eq
 800585a:	681a      	ldreq	r2, [r3, #0]
 800585c:	685b      	ldreq	r3, [r3, #4]
 800585e:	1852      	addeq	r2, r2, r1
 8005860:	6022      	streq	r2, [r4, #0]
 8005862:	6063      	str	r3, [r4, #4]
 8005864:	6004      	str	r4, [r0, #0]
 8005866:	e7ed      	b.n	8005844 <_free_r+0x24>
 8005868:	461a      	mov	r2, r3
 800586a:	685b      	ldr	r3, [r3, #4]
 800586c:	b10b      	cbz	r3, 8005872 <_free_r+0x52>
 800586e:	42a3      	cmp	r3, r4
 8005870:	d9fa      	bls.n	8005868 <_free_r+0x48>
 8005872:	6811      	ldr	r1, [r2, #0]
 8005874:	1850      	adds	r0, r2, r1
 8005876:	42a0      	cmp	r0, r4
 8005878:	d10b      	bne.n	8005892 <_free_r+0x72>
 800587a:	6820      	ldr	r0, [r4, #0]
 800587c:	4401      	add	r1, r0
 800587e:	1850      	adds	r0, r2, r1
 8005880:	4283      	cmp	r3, r0
 8005882:	6011      	str	r1, [r2, #0]
 8005884:	d1de      	bne.n	8005844 <_free_r+0x24>
 8005886:	6818      	ldr	r0, [r3, #0]
 8005888:	685b      	ldr	r3, [r3, #4]
 800588a:	4401      	add	r1, r0
 800588c:	6011      	str	r1, [r2, #0]
 800588e:	6053      	str	r3, [r2, #4]
 8005890:	e7d8      	b.n	8005844 <_free_r+0x24>
 8005892:	d902      	bls.n	800589a <_free_r+0x7a>
 8005894:	230c      	movs	r3, #12
 8005896:	602b      	str	r3, [r5, #0]
 8005898:	e7d4      	b.n	8005844 <_free_r+0x24>
 800589a:	6820      	ldr	r0, [r4, #0]
 800589c:	1821      	adds	r1, r4, r0
 800589e:	428b      	cmp	r3, r1
 80058a0:	bf01      	itttt	eq
 80058a2:	6819      	ldreq	r1, [r3, #0]
 80058a4:	685b      	ldreq	r3, [r3, #4]
 80058a6:	1809      	addeq	r1, r1, r0
 80058a8:	6021      	streq	r1, [r4, #0]
 80058aa:	6063      	str	r3, [r4, #4]
 80058ac:	6054      	str	r4, [r2, #4]
 80058ae:	e7c9      	b.n	8005844 <_free_r+0x24>
 80058b0:	bd38      	pop	{r3, r4, r5, pc}
 80058b2:	bf00      	nop
 80058b4:	20000118 	.word	0x20000118

080058b8 <_malloc_r>:
 80058b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058ba:	1ccd      	adds	r5, r1, #3
 80058bc:	f025 0503 	bic.w	r5, r5, #3
 80058c0:	3508      	adds	r5, #8
 80058c2:	2d0c      	cmp	r5, #12
 80058c4:	bf38      	it	cc
 80058c6:	250c      	movcc	r5, #12
 80058c8:	2d00      	cmp	r5, #0
 80058ca:	4606      	mov	r6, r0
 80058cc:	db01      	blt.n	80058d2 <_malloc_r+0x1a>
 80058ce:	42a9      	cmp	r1, r5
 80058d0:	d903      	bls.n	80058da <_malloc_r+0x22>
 80058d2:	230c      	movs	r3, #12
 80058d4:	6033      	str	r3, [r6, #0]
 80058d6:	2000      	movs	r0, #0
 80058d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80058da:	f000 f87d 	bl	80059d8 <__malloc_lock>
 80058de:	4921      	ldr	r1, [pc, #132]	; (8005964 <_malloc_r+0xac>)
 80058e0:	680a      	ldr	r2, [r1, #0]
 80058e2:	4614      	mov	r4, r2
 80058e4:	b99c      	cbnz	r4, 800590e <_malloc_r+0x56>
 80058e6:	4f20      	ldr	r7, [pc, #128]	; (8005968 <_malloc_r+0xb0>)
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	b923      	cbnz	r3, 80058f6 <_malloc_r+0x3e>
 80058ec:	4621      	mov	r1, r4
 80058ee:	4630      	mov	r0, r6
 80058f0:	f000 f862 	bl	80059b8 <_sbrk_r>
 80058f4:	6038      	str	r0, [r7, #0]
 80058f6:	4629      	mov	r1, r5
 80058f8:	4630      	mov	r0, r6
 80058fa:	f000 f85d 	bl	80059b8 <_sbrk_r>
 80058fe:	1c43      	adds	r3, r0, #1
 8005900:	d123      	bne.n	800594a <_malloc_r+0x92>
 8005902:	230c      	movs	r3, #12
 8005904:	4630      	mov	r0, r6
 8005906:	6033      	str	r3, [r6, #0]
 8005908:	f000 f86c 	bl	80059e4 <__malloc_unlock>
 800590c:	e7e3      	b.n	80058d6 <_malloc_r+0x1e>
 800590e:	6823      	ldr	r3, [r4, #0]
 8005910:	1b5b      	subs	r3, r3, r5
 8005912:	d417      	bmi.n	8005944 <_malloc_r+0x8c>
 8005914:	2b0b      	cmp	r3, #11
 8005916:	d903      	bls.n	8005920 <_malloc_r+0x68>
 8005918:	6023      	str	r3, [r4, #0]
 800591a:	441c      	add	r4, r3
 800591c:	6025      	str	r5, [r4, #0]
 800591e:	e004      	b.n	800592a <_malloc_r+0x72>
 8005920:	6863      	ldr	r3, [r4, #4]
 8005922:	42a2      	cmp	r2, r4
 8005924:	bf0c      	ite	eq
 8005926:	600b      	streq	r3, [r1, #0]
 8005928:	6053      	strne	r3, [r2, #4]
 800592a:	4630      	mov	r0, r6
 800592c:	f000 f85a 	bl	80059e4 <__malloc_unlock>
 8005930:	f104 000b 	add.w	r0, r4, #11
 8005934:	1d23      	adds	r3, r4, #4
 8005936:	f020 0007 	bic.w	r0, r0, #7
 800593a:	1ac2      	subs	r2, r0, r3
 800593c:	d0cc      	beq.n	80058d8 <_malloc_r+0x20>
 800593e:	1a1b      	subs	r3, r3, r0
 8005940:	50a3      	str	r3, [r4, r2]
 8005942:	e7c9      	b.n	80058d8 <_malloc_r+0x20>
 8005944:	4622      	mov	r2, r4
 8005946:	6864      	ldr	r4, [r4, #4]
 8005948:	e7cc      	b.n	80058e4 <_malloc_r+0x2c>
 800594a:	1cc4      	adds	r4, r0, #3
 800594c:	f024 0403 	bic.w	r4, r4, #3
 8005950:	42a0      	cmp	r0, r4
 8005952:	d0e3      	beq.n	800591c <_malloc_r+0x64>
 8005954:	1a21      	subs	r1, r4, r0
 8005956:	4630      	mov	r0, r6
 8005958:	f000 f82e 	bl	80059b8 <_sbrk_r>
 800595c:	3001      	adds	r0, #1
 800595e:	d1dd      	bne.n	800591c <_malloc_r+0x64>
 8005960:	e7cf      	b.n	8005902 <_malloc_r+0x4a>
 8005962:	bf00      	nop
 8005964:	20000118 	.word	0x20000118
 8005968:	2000011c 	.word	0x2000011c

0800596c <_realloc_r>:
 800596c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800596e:	4607      	mov	r7, r0
 8005970:	4614      	mov	r4, r2
 8005972:	460e      	mov	r6, r1
 8005974:	b921      	cbnz	r1, 8005980 <_realloc_r+0x14>
 8005976:	4611      	mov	r1, r2
 8005978:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800597c:	f7ff bf9c 	b.w	80058b8 <_malloc_r>
 8005980:	b922      	cbnz	r2, 800598c <_realloc_r+0x20>
 8005982:	f7ff ff4d 	bl	8005820 <_free_r>
 8005986:	4625      	mov	r5, r4
 8005988:	4628      	mov	r0, r5
 800598a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800598c:	f000 f830 	bl	80059f0 <_malloc_usable_size_r>
 8005990:	42a0      	cmp	r0, r4
 8005992:	d20f      	bcs.n	80059b4 <_realloc_r+0x48>
 8005994:	4621      	mov	r1, r4
 8005996:	4638      	mov	r0, r7
 8005998:	f7ff ff8e 	bl	80058b8 <_malloc_r>
 800599c:	4605      	mov	r5, r0
 800599e:	2800      	cmp	r0, #0
 80059a0:	d0f2      	beq.n	8005988 <_realloc_r+0x1c>
 80059a2:	4631      	mov	r1, r6
 80059a4:	4622      	mov	r2, r4
 80059a6:	f7ff ff13 	bl	80057d0 <memcpy>
 80059aa:	4631      	mov	r1, r6
 80059ac:	4638      	mov	r0, r7
 80059ae:	f7ff ff37 	bl	8005820 <_free_r>
 80059b2:	e7e9      	b.n	8005988 <_realloc_r+0x1c>
 80059b4:	4635      	mov	r5, r6
 80059b6:	e7e7      	b.n	8005988 <_realloc_r+0x1c>

080059b8 <_sbrk_r>:
 80059b8:	b538      	push	{r3, r4, r5, lr}
 80059ba:	2300      	movs	r3, #0
 80059bc:	4d05      	ldr	r5, [pc, #20]	; (80059d4 <_sbrk_r+0x1c>)
 80059be:	4604      	mov	r4, r0
 80059c0:	4608      	mov	r0, r1
 80059c2:	602b      	str	r3, [r5, #0]
 80059c4:	f7fb fdec 	bl	80015a0 <_sbrk>
 80059c8:	1c43      	adds	r3, r0, #1
 80059ca:	d102      	bne.n	80059d2 <_sbrk_r+0x1a>
 80059cc:	682b      	ldr	r3, [r5, #0]
 80059ce:	b103      	cbz	r3, 80059d2 <_sbrk_r+0x1a>
 80059d0:	6023      	str	r3, [r4, #0]
 80059d2:	bd38      	pop	{r3, r4, r5, pc}
 80059d4:	20000300 	.word	0x20000300

080059d8 <__malloc_lock>:
 80059d8:	4801      	ldr	r0, [pc, #4]	; (80059e0 <__malloc_lock+0x8>)
 80059da:	f000 b811 	b.w	8005a00 <__retarget_lock_acquire_recursive>
 80059de:	bf00      	nop
 80059e0:	20000308 	.word	0x20000308

080059e4 <__malloc_unlock>:
 80059e4:	4801      	ldr	r0, [pc, #4]	; (80059ec <__malloc_unlock+0x8>)
 80059e6:	f000 b80c 	b.w	8005a02 <__retarget_lock_release_recursive>
 80059ea:	bf00      	nop
 80059ec:	20000308 	.word	0x20000308

080059f0 <_malloc_usable_size_r>:
 80059f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80059f4:	1f18      	subs	r0, r3, #4
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	bfbc      	itt	lt
 80059fa:	580b      	ldrlt	r3, [r1, r0]
 80059fc:	18c0      	addlt	r0, r0, r3
 80059fe:	4770      	bx	lr

08005a00 <__retarget_lock_acquire_recursive>:
 8005a00:	4770      	bx	lr

08005a02 <__retarget_lock_release_recursive>:
 8005a02:	4770      	bx	lr

08005a04 <_init>:
 8005a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a06:	bf00      	nop
 8005a08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a0a:	bc08      	pop	{r3}
 8005a0c:	469e      	mov	lr, r3
 8005a0e:	4770      	bx	lr

08005a10 <_fini>:
 8005a10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a12:	bf00      	nop
 8005a14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a16:	bc08      	pop	{r3}
 8005a18:	469e      	mov	lr, r3
 8005a1a:	4770      	bx	lr
