
Control_LLC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008b20  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e78  08008c30  08008c30  00009c30  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009aa8  08009aa8  0000b250  2**0
                  CONTENTS
  4 .ARM          00000008  08009aa8  08009aa8  0000aaa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009ab0  08009ab0  0000b250  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009ab0  08009ab0  0000aab0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009ab4  08009ab4  0000aab4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000250  20000000  08009ab8  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000058c  20000250  08009d08  0000b250  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200007dc  08009d08  0000b7dc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b250  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ac7f  00000000  00000000  0000b279  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002dca  00000000  00000000  00015ef8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c18  00000000  00000000  00018cc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000891  00000000  00000000  000198e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000160e9  00000000  00000000  0001a171  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f36a  00000000  00000000  0003025a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00068821  00000000  00000000  0003f5c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a7de5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000042c0  00000000  00000000  000a7e28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000ac0e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000250 	.word	0x20000250
 800012c:	00000000 	.word	0x00000000
 8000130:	08008c18 	.word	0x08008c18

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000254 	.word	0x20000254
 800014c:	08008c18 	.word	0x08008c18

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	@ 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	3c01      	subs	r4, #1
 80002b0:	bf28      	it	cs
 80002b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002b6:	d2e9      	bcs.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__gedf2>:
 8000910:	f04f 3cff 	mov.w	ip, #4294967295
 8000914:	e006      	b.n	8000924 <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__ledf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	e002      	b.n	8000924 <__cmpdf2+0x4>
 800091e:	bf00      	nop

08000920 <__cmpdf2>:
 8000920:	f04f 0c01 	mov.w	ip, #1
 8000924:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000934:	bf18      	it	ne
 8000936:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093a:	d01b      	beq.n	8000974 <__cmpdf2+0x54>
 800093c:	b001      	add	sp, #4
 800093e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000942:	bf0c      	ite	eq
 8000944:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000948:	ea91 0f03 	teqne	r1, r3
 800094c:	bf02      	ittt	eq
 800094e:	ea90 0f02 	teqeq	r0, r2
 8000952:	2000      	moveq	r0, #0
 8000954:	4770      	bxeq	lr
 8000956:	f110 0f00 	cmn.w	r0, #0
 800095a:	ea91 0f03 	teq	r1, r3
 800095e:	bf58      	it	pl
 8000960:	4299      	cmppl	r1, r3
 8000962:	bf08      	it	eq
 8000964:	4290      	cmpeq	r0, r2
 8000966:	bf2c      	ite	cs
 8000968:	17d8      	asrcs	r0, r3, #31
 800096a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096e:	f040 0001 	orr.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d102      	bne.n	8000984 <__cmpdf2+0x64>
 800097e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000982:	d107      	bne.n	8000994 <__cmpdf2+0x74>
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d1d6      	bne.n	800093c <__cmpdf2+0x1c>
 800098e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000992:	d0d3      	beq.n	800093c <__cmpdf2+0x1c>
 8000994:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_cdrcmple>:
 800099c:	4684      	mov	ip, r0
 800099e:	4610      	mov	r0, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	468c      	mov	ip, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	4663      	mov	r3, ip
 80009a8:	e000      	b.n	80009ac <__aeabi_cdcmpeq>
 80009aa:	bf00      	nop

080009ac <__aeabi_cdcmpeq>:
 80009ac:	b501      	push	{r0, lr}
 80009ae:	f7ff ffb7 	bl	8000920 <__cmpdf2>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	bf48      	it	mi
 80009b6:	f110 0f00 	cmnmi.w	r0, #0
 80009ba:	bd01      	pop	{r0, pc}

080009bc <__aeabi_dcmpeq>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff fff4 	bl	80009ac <__aeabi_cdcmpeq>
 80009c4:	bf0c      	ite	eq
 80009c6:	2001      	moveq	r0, #1
 80009c8:	2000      	movne	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmplt>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffea 	bl	80009ac <__aeabi_cdcmpeq>
 80009d8:	bf34      	ite	cc
 80009da:	2001      	movcc	r0, #1
 80009dc:	2000      	movcs	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmple>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffe0 	bl	80009ac <__aeabi_cdcmpeq>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpge>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffce 	bl	800099c <__aeabi_cdrcmple>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpgt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffc4 	bl	800099c <__aeabi_cdrcmple>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpun>:
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__aeabi_dcmpun+0x10>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d10a      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__aeabi_dcmpun+0x20>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a40:	f04f 0000 	mov.w	r0, #0
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0001 	mov.w	r0, #1
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_d2iz>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a54:	d215      	bcs.n	8000a82 <__aeabi_d2iz+0x36>
 8000a56:	d511      	bpl.n	8000a7c <__aeabi_d2iz+0x30>
 8000a58:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d912      	bls.n	8000a88 <__aeabi_d2iz+0x3c>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a72:	fa23 f002 	lsr.w	r0, r3, r2
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d105      	bne.n	8000a94 <__aeabi_d2iz+0x48>
 8000a88:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a8c:	bf08      	it	eq
 8000a8e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_d2uiz>:
 8000a9c:	004a      	lsls	r2, r1, #1
 8000a9e:	d211      	bcs.n	8000ac4 <__aeabi_d2uiz+0x28>
 8000aa0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000aa4:	d211      	bcs.n	8000aca <__aeabi_d2uiz+0x2e>
 8000aa6:	d50d      	bpl.n	8000ac4 <__aeabi_d2uiz+0x28>
 8000aa8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000aac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab0:	d40e      	bmi.n	8000ad0 <__aeabi_d2uiz+0x34>
 8000ab2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000abe:	fa23 f002 	lsr.w	r0, r3, r2
 8000ac2:	4770      	bx	lr
 8000ac4:	f04f 0000 	mov.w	r0, #0
 8000ac8:	4770      	bx	lr
 8000aca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ace:	d102      	bne.n	8000ad6 <__aeabi_d2uiz+0x3a>
 8000ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ad4:	4770      	bx	lr
 8000ad6:	f04f 0000 	mov.w	r0, #0
 8000ada:	4770      	bx	lr

08000adc <__aeabi_d2f>:
 8000adc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ae4:	bf24      	itt	cs
 8000ae6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000aea:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000aee:	d90d      	bls.n	8000b0c <__aeabi_d2f+0x30>
 8000af0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000af4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000af8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000afc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b00:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b04:	bf08      	it	eq
 8000b06:	f020 0001 	biceq.w	r0, r0, #1
 8000b0a:	4770      	bx	lr
 8000b0c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b10:	d121      	bne.n	8000b56 <__aeabi_d2f+0x7a>
 8000b12:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b16:	bfbc      	itt	lt
 8000b18:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b1c:	4770      	bxlt	lr
 8000b1e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b22:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b26:	f1c2 0218 	rsb	r2, r2, #24
 8000b2a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b2e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b32:	fa20 f002 	lsr.w	r0, r0, r2
 8000b36:	bf18      	it	ne
 8000b38:	f040 0001 	orrne.w	r0, r0, #1
 8000b3c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b40:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b44:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b48:	ea40 000c 	orr.w	r0, r0, ip
 8000b4c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b50:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b54:	e7cc      	b.n	8000af0 <__aeabi_d2f+0x14>
 8000b56:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b5a:	d107      	bne.n	8000b6c <__aeabi_d2f+0x90>
 8000b5c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b60:	bf1e      	ittt	ne
 8000b62:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b66:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b6a:	4770      	bxne	lr
 8000b6c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b70:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b74:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop

08000b7c <__aeabi_frsub>:
 8000b7c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b80:	e002      	b.n	8000b88 <__addsf3>
 8000b82:	bf00      	nop

08000b84 <__aeabi_fsub>:
 8000b84:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b88 <__addsf3>:
 8000b88:	0042      	lsls	r2, r0, #1
 8000b8a:	bf1f      	itttt	ne
 8000b8c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b90:	ea92 0f03 	teqne	r2, r3
 8000b94:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b98:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b9c:	d06a      	beq.n	8000c74 <__addsf3+0xec>
 8000b9e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ba2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ba6:	bfc1      	itttt	gt
 8000ba8:	18d2      	addgt	r2, r2, r3
 8000baa:	4041      	eorgt	r1, r0
 8000bac:	4048      	eorgt	r0, r1
 8000bae:	4041      	eorgt	r1, r0
 8000bb0:	bfb8      	it	lt
 8000bb2:	425b      	neglt	r3, r3
 8000bb4:	2b19      	cmp	r3, #25
 8000bb6:	bf88      	it	hi
 8000bb8:	4770      	bxhi	lr
 8000bba:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000bbe:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bc2:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bc6:	bf18      	it	ne
 8000bc8:	4240      	negne	r0, r0
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bd2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bd6:	bf18      	it	ne
 8000bd8:	4249      	negne	r1, r1
 8000bda:	ea92 0f03 	teq	r2, r3
 8000bde:	d03f      	beq.n	8000c60 <__addsf3+0xd8>
 8000be0:	f1a2 0201 	sub.w	r2, r2, #1
 8000be4:	fa41 fc03 	asr.w	ip, r1, r3
 8000be8:	eb10 000c 	adds.w	r0, r0, ip
 8000bec:	f1c3 0320 	rsb	r3, r3, #32
 8000bf0:	fa01 f103 	lsl.w	r1, r1, r3
 8000bf4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bf8:	d502      	bpl.n	8000c00 <__addsf3+0x78>
 8000bfa:	4249      	negs	r1, r1
 8000bfc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c00:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000c04:	d313      	bcc.n	8000c2e <__addsf3+0xa6>
 8000c06:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000c0a:	d306      	bcc.n	8000c1a <__addsf3+0x92>
 8000c0c:	0840      	lsrs	r0, r0, #1
 8000c0e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c12:	f102 0201 	add.w	r2, r2, #1
 8000c16:	2afe      	cmp	r2, #254	@ 0xfe
 8000c18:	d251      	bcs.n	8000cbe <__addsf3+0x136>
 8000c1a:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c1e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c22:	bf08      	it	eq
 8000c24:	f020 0001 	biceq.w	r0, r0, #1
 8000c28:	ea40 0003 	orr.w	r0, r0, r3
 8000c2c:	4770      	bx	lr
 8000c2e:	0049      	lsls	r1, r1, #1
 8000c30:	eb40 0000 	adc.w	r0, r0, r0
 8000c34:	3a01      	subs	r2, #1
 8000c36:	bf28      	it	cs
 8000c38:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c3c:	d2ed      	bcs.n	8000c1a <__addsf3+0x92>
 8000c3e:	fab0 fc80 	clz	ip, r0
 8000c42:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c46:	ebb2 020c 	subs.w	r2, r2, ip
 8000c4a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c4e:	bfaa      	itet	ge
 8000c50:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c54:	4252      	neglt	r2, r2
 8000c56:	4318      	orrge	r0, r3
 8000c58:	bfbc      	itt	lt
 8000c5a:	40d0      	lsrlt	r0, r2
 8000c5c:	4318      	orrlt	r0, r3
 8000c5e:	4770      	bx	lr
 8000c60:	f092 0f00 	teq	r2, #0
 8000c64:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c68:	bf06      	itte	eq
 8000c6a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c6e:	3201      	addeq	r2, #1
 8000c70:	3b01      	subne	r3, #1
 8000c72:	e7b5      	b.n	8000be0 <__addsf3+0x58>
 8000c74:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c7c:	bf18      	it	ne
 8000c7e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c82:	d021      	beq.n	8000cc8 <__addsf3+0x140>
 8000c84:	ea92 0f03 	teq	r2, r3
 8000c88:	d004      	beq.n	8000c94 <__addsf3+0x10c>
 8000c8a:	f092 0f00 	teq	r2, #0
 8000c8e:	bf08      	it	eq
 8000c90:	4608      	moveq	r0, r1
 8000c92:	4770      	bx	lr
 8000c94:	ea90 0f01 	teq	r0, r1
 8000c98:	bf1c      	itt	ne
 8000c9a:	2000      	movne	r0, #0
 8000c9c:	4770      	bxne	lr
 8000c9e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000ca2:	d104      	bne.n	8000cae <__addsf3+0x126>
 8000ca4:	0040      	lsls	r0, r0, #1
 8000ca6:	bf28      	it	cs
 8000ca8:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000cac:	4770      	bx	lr
 8000cae:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000cb2:	bf3c      	itt	cc
 8000cb4:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000cb8:	4770      	bxcc	lr
 8000cba:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000cbe:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cc2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc6:	4770      	bx	lr
 8000cc8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ccc:	bf16      	itet	ne
 8000cce:	4608      	movne	r0, r1
 8000cd0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cd4:	4601      	movne	r1, r0
 8000cd6:	0242      	lsls	r2, r0, #9
 8000cd8:	bf06      	itte	eq
 8000cda:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cde:	ea90 0f01 	teqeq	r0, r1
 8000ce2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_ui2f>:
 8000ce8:	f04f 0300 	mov.w	r3, #0
 8000cec:	e004      	b.n	8000cf8 <__aeabi_i2f+0x8>
 8000cee:	bf00      	nop

08000cf0 <__aeabi_i2f>:
 8000cf0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000cf4:	bf48      	it	mi
 8000cf6:	4240      	negmi	r0, r0
 8000cf8:	ea5f 0c00 	movs.w	ip, r0
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000d04:	4601      	mov	r1, r0
 8000d06:	f04f 0000 	mov.w	r0, #0
 8000d0a:	e01c      	b.n	8000d46 <__aeabi_l2f+0x2a>

08000d0c <__aeabi_ul2f>:
 8000d0c:	ea50 0201 	orrs.w	r2, r0, r1
 8000d10:	bf08      	it	eq
 8000d12:	4770      	bxeq	lr
 8000d14:	f04f 0300 	mov.w	r3, #0
 8000d18:	e00a      	b.n	8000d30 <__aeabi_l2f+0x14>
 8000d1a:	bf00      	nop

08000d1c <__aeabi_l2f>:
 8000d1c:	ea50 0201 	orrs.w	r2, r0, r1
 8000d20:	bf08      	it	eq
 8000d22:	4770      	bxeq	lr
 8000d24:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d28:	d502      	bpl.n	8000d30 <__aeabi_l2f+0x14>
 8000d2a:	4240      	negs	r0, r0
 8000d2c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d30:	ea5f 0c01 	movs.w	ip, r1
 8000d34:	bf02      	ittt	eq
 8000d36:	4684      	moveq	ip, r0
 8000d38:	4601      	moveq	r1, r0
 8000d3a:	2000      	moveq	r0, #0
 8000d3c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d40:	bf08      	it	eq
 8000d42:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d46:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d4a:	fabc f28c 	clz	r2, ip
 8000d4e:	3a08      	subs	r2, #8
 8000d50:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d54:	db10      	blt.n	8000d78 <__aeabi_l2f+0x5c>
 8000d56:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d5a:	4463      	add	r3, ip
 8000d5c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d60:	f1c2 0220 	rsb	r2, r2, #32
 8000d64:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d68:	fa20 f202 	lsr.w	r2, r0, r2
 8000d6c:	eb43 0002 	adc.w	r0, r3, r2
 8000d70:	bf08      	it	eq
 8000d72:	f020 0001 	biceq.w	r0, r0, #1
 8000d76:	4770      	bx	lr
 8000d78:	f102 0220 	add.w	r2, r2, #32
 8000d7c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d80:	f1c2 0220 	rsb	r2, r2, #32
 8000d84:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d88:	fa21 f202 	lsr.w	r2, r1, r2
 8000d8c:	eb43 0002 	adc.w	r0, r3, r2
 8000d90:	bf08      	it	eq
 8000d92:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d96:	4770      	bx	lr

08000d98 <__aeabi_fmul>:
 8000d98:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d9c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000da0:	bf1e      	ittt	ne
 8000da2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000da6:	ea92 0f0c 	teqne	r2, ip
 8000daa:	ea93 0f0c 	teqne	r3, ip
 8000dae:	d06f      	beq.n	8000e90 <__aeabi_fmul+0xf8>
 8000db0:	441a      	add	r2, r3
 8000db2:	ea80 0c01 	eor.w	ip, r0, r1
 8000db6:	0240      	lsls	r0, r0, #9
 8000db8:	bf18      	it	ne
 8000dba:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000dbe:	d01e      	beq.n	8000dfe <__aeabi_fmul+0x66>
 8000dc0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000dc4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000dc8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000dcc:	fba0 3101 	umull	r3, r1, r0, r1
 8000dd0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dd4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dd8:	bf3e      	ittt	cc
 8000dda:	0049      	lslcc	r1, r1, #1
 8000ddc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000de0:	005b      	lslcc	r3, r3, #1
 8000de2:	ea40 0001 	orr.w	r0, r0, r1
 8000de6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dea:	2afd      	cmp	r2, #253	@ 0xfd
 8000dec:	d81d      	bhi.n	8000e2a <__aeabi_fmul+0x92>
 8000dee:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000df2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000df6:	bf08      	it	eq
 8000df8:	f020 0001 	biceq.w	r0, r0, #1
 8000dfc:	4770      	bx	lr
 8000dfe:	f090 0f00 	teq	r0, #0
 8000e02:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000e06:	bf08      	it	eq
 8000e08:	0249      	lsleq	r1, r1, #9
 8000e0a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e0e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e12:	3a7f      	subs	r2, #127	@ 0x7f
 8000e14:	bfc2      	ittt	gt
 8000e16:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e1a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e1e:	4770      	bxgt	lr
 8000e20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e24:	f04f 0300 	mov.w	r3, #0
 8000e28:	3a01      	subs	r2, #1
 8000e2a:	dc5d      	bgt.n	8000ee8 <__aeabi_fmul+0x150>
 8000e2c:	f112 0f19 	cmn.w	r2, #25
 8000e30:	bfdc      	itt	le
 8000e32:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e36:	4770      	bxle	lr
 8000e38:	f1c2 0200 	rsb	r2, r2, #0
 8000e3c:	0041      	lsls	r1, r0, #1
 8000e3e:	fa21 f102 	lsr.w	r1, r1, r2
 8000e42:	f1c2 0220 	rsb	r2, r2, #32
 8000e46:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e4a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e4e:	f140 0000 	adc.w	r0, r0, #0
 8000e52:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e56:	bf08      	it	eq
 8000e58:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e5c:	4770      	bx	lr
 8000e5e:	f092 0f00 	teq	r2, #0
 8000e62:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e66:	bf02      	ittt	eq
 8000e68:	0040      	lsleq	r0, r0, #1
 8000e6a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e6e:	3a01      	subeq	r2, #1
 8000e70:	d0f9      	beq.n	8000e66 <__aeabi_fmul+0xce>
 8000e72:	ea40 000c 	orr.w	r0, r0, ip
 8000e76:	f093 0f00 	teq	r3, #0
 8000e7a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e7e:	bf02      	ittt	eq
 8000e80:	0049      	lsleq	r1, r1, #1
 8000e82:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e86:	3b01      	subeq	r3, #1
 8000e88:	d0f9      	beq.n	8000e7e <__aeabi_fmul+0xe6>
 8000e8a:	ea41 010c 	orr.w	r1, r1, ip
 8000e8e:	e78f      	b.n	8000db0 <__aeabi_fmul+0x18>
 8000e90:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e94:	ea92 0f0c 	teq	r2, ip
 8000e98:	bf18      	it	ne
 8000e9a:	ea93 0f0c 	teqne	r3, ip
 8000e9e:	d00a      	beq.n	8000eb6 <__aeabi_fmul+0x11e>
 8000ea0:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000ea4:	bf18      	it	ne
 8000ea6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000eaa:	d1d8      	bne.n	8000e5e <__aeabi_fmul+0xc6>
 8000eac:	ea80 0001 	eor.w	r0, r0, r1
 8000eb0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000eb4:	4770      	bx	lr
 8000eb6:	f090 0f00 	teq	r0, #0
 8000eba:	bf17      	itett	ne
 8000ebc:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000ec0:	4608      	moveq	r0, r1
 8000ec2:	f091 0f00 	teqne	r1, #0
 8000ec6:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eca:	d014      	beq.n	8000ef6 <__aeabi_fmul+0x15e>
 8000ecc:	ea92 0f0c 	teq	r2, ip
 8000ed0:	d101      	bne.n	8000ed6 <__aeabi_fmul+0x13e>
 8000ed2:	0242      	lsls	r2, r0, #9
 8000ed4:	d10f      	bne.n	8000ef6 <__aeabi_fmul+0x15e>
 8000ed6:	ea93 0f0c 	teq	r3, ip
 8000eda:	d103      	bne.n	8000ee4 <__aeabi_fmul+0x14c>
 8000edc:	024b      	lsls	r3, r1, #9
 8000ede:	bf18      	it	ne
 8000ee0:	4608      	movne	r0, r1
 8000ee2:	d108      	bne.n	8000ef6 <__aeabi_fmul+0x15e>
 8000ee4:	ea80 0001 	eor.w	r0, r0, r1
 8000ee8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000eec:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ef0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ef4:	4770      	bx	lr
 8000ef6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000efa:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000efe:	4770      	bx	lr

08000f00 <__aeabi_fdiv>:
 8000f00:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000f04:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f08:	bf1e      	ittt	ne
 8000f0a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f0e:	ea92 0f0c 	teqne	r2, ip
 8000f12:	ea93 0f0c 	teqne	r3, ip
 8000f16:	d069      	beq.n	8000fec <__aeabi_fdiv+0xec>
 8000f18:	eba2 0203 	sub.w	r2, r2, r3
 8000f1c:	ea80 0c01 	eor.w	ip, r0, r1
 8000f20:	0249      	lsls	r1, r1, #9
 8000f22:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f26:	d037      	beq.n	8000f98 <__aeabi_fdiv+0x98>
 8000f28:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f2c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f30:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f34:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f38:	428b      	cmp	r3, r1
 8000f3a:	bf38      	it	cc
 8000f3c:	005b      	lslcc	r3, r3, #1
 8000f3e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f42:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f46:	428b      	cmp	r3, r1
 8000f48:	bf24      	itt	cs
 8000f4a:	1a5b      	subcs	r3, r3, r1
 8000f4c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f50:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f54:	bf24      	itt	cs
 8000f56:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f5a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f5e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f62:	bf24      	itt	cs
 8000f64:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f68:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f6c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f70:	bf24      	itt	cs
 8000f72:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f76:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f7a:	011b      	lsls	r3, r3, #4
 8000f7c:	bf18      	it	ne
 8000f7e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f82:	d1e0      	bne.n	8000f46 <__aeabi_fdiv+0x46>
 8000f84:	2afd      	cmp	r2, #253	@ 0xfd
 8000f86:	f63f af50 	bhi.w	8000e2a <__aeabi_fmul+0x92>
 8000f8a:	428b      	cmp	r3, r1
 8000f8c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f90:	bf08      	it	eq
 8000f92:	f020 0001 	biceq.w	r0, r0, #1
 8000f96:	4770      	bx	lr
 8000f98:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f9c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000fa0:	327f      	adds	r2, #127	@ 0x7f
 8000fa2:	bfc2      	ittt	gt
 8000fa4:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000fa8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000fac:	4770      	bxgt	lr
 8000fae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000fb2:	f04f 0300 	mov.w	r3, #0
 8000fb6:	3a01      	subs	r2, #1
 8000fb8:	e737      	b.n	8000e2a <__aeabi_fmul+0x92>
 8000fba:	f092 0f00 	teq	r2, #0
 8000fbe:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fc2:	bf02      	ittt	eq
 8000fc4:	0040      	lsleq	r0, r0, #1
 8000fc6:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fca:	3a01      	subeq	r2, #1
 8000fcc:	d0f9      	beq.n	8000fc2 <__aeabi_fdiv+0xc2>
 8000fce:	ea40 000c 	orr.w	r0, r0, ip
 8000fd2:	f093 0f00 	teq	r3, #0
 8000fd6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fda:	bf02      	ittt	eq
 8000fdc:	0049      	lsleq	r1, r1, #1
 8000fde:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fe2:	3b01      	subeq	r3, #1
 8000fe4:	d0f9      	beq.n	8000fda <__aeabi_fdiv+0xda>
 8000fe6:	ea41 010c 	orr.w	r1, r1, ip
 8000fea:	e795      	b.n	8000f18 <__aeabi_fdiv+0x18>
 8000fec:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ff0:	ea92 0f0c 	teq	r2, ip
 8000ff4:	d108      	bne.n	8001008 <__aeabi_fdiv+0x108>
 8000ff6:	0242      	lsls	r2, r0, #9
 8000ff8:	f47f af7d 	bne.w	8000ef6 <__aeabi_fmul+0x15e>
 8000ffc:	ea93 0f0c 	teq	r3, ip
 8001000:	f47f af70 	bne.w	8000ee4 <__aeabi_fmul+0x14c>
 8001004:	4608      	mov	r0, r1
 8001006:	e776      	b.n	8000ef6 <__aeabi_fmul+0x15e>
 8001008:	ea93 0f0c 	teq	r3, ip
 800100c:	d104      	bne.n	8001018 <__aeabi_fdiv+0x118>
 800100e:	024b      	lsls	r3, r1, #9
 8001010:	f43f af4c 	beq.w	8000eac <__aeabi_fmul+0x114>
 8001014:	4608      	mov	r0, r1
 8001016:	e76e      	b.n	8000ef6 <__aeabi_fmul+0x15e>
 8001018:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 800101c:	bf18      	it	ne
 800101e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8001022:	d1ca      	bne.n	8000fba <__aeabi_fdiv+0xba>
 8001024:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001028:	f47f af5c 	bne.w	8000ee4 <__aeabi_fmul+0x14c>
 800102c:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8001030:	f47f af3c 	bne.w	8000eac <__aeabi_fmul+0x114>
 8001034:	e75f      	b.n	8000ef6 <__aeabi_fmul+0x15e>
 8001036:	bf00      	nop

08001038 <__gesf2>:
 8001038:	f04f 3cff 	mov.w	ip, #4294967295
 800103c:	e006      	b.n	800104c <__cmpsf2+0x4>
 800103e:	bf00      	nop

08001040 <__lesf2>:
 8001040:	f04f 0c01 	mov.w	ip, #1
 8001044:	e002      	b.n	800104c <__cmpsf2+0x4>
 8001046:	bf00      	nop

08001048 <__cmpsf2>:
 8001048:	f04f 0c01 	mov.w	ip, #1
 800104c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001050:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001054:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001058:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800105c:	bf18      	it	ne
 800105e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001062:	d011      	beq.n	8001088 <__cmpsf2+0x40>
 8001064:	b001      	add	sp, #4
 8001066:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800106a:	bf18      	it	ne
 800106c:	ea90 0f01 	teqne	r0, r1
 8001070:	bf58      	it	pl
 8001072:	ebb2 0003 	subspl.w	r0, r2, r3
 8001076:	bf88      	it	hi
 8001078:	17c8      	asrhi	r0, r1, #31
 800107a:	bf38      	it	cc
 800107c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001080:	bf18      	it	ne
 8001082:	f040 0001 	orrne.w	r0, r0, #1
 8001086:	4770      	bx	lr
 8001088:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800108c:	d102      	bne.n	8001094 <__cmpsf2+0x4c>
 800108e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001092:	d105      	bne.n	80010a0 <__cmpsf2+0x58>
 8001094:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001098:	d1e4      	bne.n	8001064 <__cmpsf2+0x1c>
 800109a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800109e:	d0e1      	beq.n	8001064 <__cmpsf2+0x1c>
 80010a0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80010a4:	4770      	bx	lr
 80010a6:	bf00      	nop

080010a8 <__aeabi_cfrcmple>:
 80010a8:	4684      	mov	ip, r0
 80010aa:	4608      	mov	r0, r1
 80010ac:	4661      	mov	r1, ip
 80010ae:	e7ff      	b.n	80010b0 <__aeabi_cfcmpeq>

080010b0 <__aeabi_cfcmpeq>:
 80010b0:	b50f      	push	{r0, r1, r2, r3, lr}
 80010b2:	f7ff ffc9 	bl	8001048 <__cmpsf2>
 80010b6:	2800      	cmp	r0, #0
 80010b8:	bf48      	it	mi
 80010ba:	f110 0f00 	cmnmi.w	r0, #0
 80010be:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010c0 <__aeabi_fcmpeq>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff fff4 	bl	80010b0 <__aeabi_cfcmpeq>
 80010c8:	bf0c      	ite	eq
 80010ca:	2001      	moveq	r0, #1
 80010cc:	2000      	movne	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmplt>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffea 	bl	80010b0 <__aeabi_cfcmpeq>
 80010dc:	bf34      	ite	cc
 80010de:	2001      	movcc	r0, #1
 80010e0:	2000      	movcs	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmple>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffe0 	bl	80010b0 <__aeabi_cfcmpeq>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpge>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffd2 	bl	80010a8 <__aeabi_cfrcmple>
 8001104:	bf94      	ite	ls
 8001106:	2001      	movls	r0, #1
 8001108:	2000      	movhi	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_fcmpgt>:
 8001110:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001114:	f7ff ffc8 	bl	80010a8 <__aeabi_cfrcmple>
 8001118:	bf34      	ite	cc
 800111a:	2001      	movcc	r0, #1
 800111c:	2000      	movcs	r0, #0
 800111e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001122:	bf00      	nop

08001124 <__aeabi_f2uiz>:
 8001124:	0042      	lsls	r2, r0, #1
 8001126:	d20e      	bcs.n	8001146 <__aeabi_f2uiz+0x22>
 8001128:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 800112c:	d30b      	bcc.n	8001146 <__aeabi_f2uiz+0x22>
 800112e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8001132:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001136:	d409      	bmi.n	800114c <__aeabi_f2uiz+0x28>
 8001138:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800113c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001140:	fa23 f002 	lsr.w	r0, r3, r2
 8001144:	4770      	bx	lr
 8001146:	f04f 0000 	mov.w	r0, #0
 800114a:	4770      	bx	lr
 800114c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001150:	d101      	bne.n	8001156 <__aeabi_f2uiz+0x32>
 8001152:	0242      	lsls	r2, r0, #9
 8001154:	d102      	bne.n	800115c <__aeabi_f2uiz+0x38>
 8001156:	f04f 30ff 	mov.w	r0, #4294967295
 800115a:	4770      	bx	lr
 800115c:	f04f 0000 	mov.w	r0, #0
 8001160:	4770      	bx	lr
 8001162:	bf00      	nop

08001164 <__aeabi_d2lz>:
 8001164:	b538      	push	{r3, r4, r5, lr}
 8001166:	2200      	movs	r2, #0
 8001168:	2300      	movs	r3, #0
 800116a:	4604      	mov	r4, r0
 800116c:	460d      	mov	r5, r1
 800116e:	f7ff fc2f 	bl	80009d0 <__aeabi_dcmplt>
 8001172:	b928      	cbnz	r0, 8001180 <__aeabi_d2lz+0x1c>
 8001174:	4620      	mov	r0, r4
 8001176:	4629      	mov	r1, r5
 8001178:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800117c:	f000 b80a 	b.w	8001194 <__aeabi_d2ulz>
 8001180:	4620      	mov	r0, r4
 8001182:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8001186:	f000 f805 	bl	8001194 <__aeabi_d2ulz>
 800118a:	4240      	negs	r0, r0
 800118c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001190:	bd38      	pop	{r3, r4, r5, pc}
 8001192:	bf00      	nop

08001194 <__aeabi_d2ulz>:
 8001194:	b5d0      	push	{r4, r6, r7, lr}
 8001196:	2200      	movs	r2, #0
 8001198:	4b0b      	ldr	r3, [pc, #44]	@ (80011c8 <__aeabi_d2ulz+0x34>)
 800119a:	4606      	mov	r6, r0
 800119c:	460f      	mov	r7, r1
 800119e:	f7ff f9a5 	bl	80004ec <__aeabi_dmul>
 80011a2:	f7ff fc7b 	bl	8000a9c <__aeabi_d2uiz>
 80011a6:	4604      	mov	r4, r0
 80011a8:	f7ff f926 	bl	80003f8 <__aeabi_ui2d>
 80011ac:	2200      	movs	r2, #0
 80011ae:	4b07      	ldr	r3, [pc, #28]	@ (80011cc <__aeabi_d2ulz+0x38>)
 80011b0:	f7ff f99c 	bl	80004ec <__aeabi_dmul>
 80011b4:	4602      	mov	r2, r0
 80011b6:	460b      	mov	r3, r1
 80011b8:	4630      	mov	r0, r6
 80011ba:	4639      	mov	r1, r7
 80011bc:	f7fe ffde 	bl	800017c <__aeabi_dsub>
 80011c0:	f7ff fc6c 	bl	8000a9c <__aeabi_d2uiz>
 80011c4:	4621      	mov	r1, r4
 80011c6:	bdd0      	pop	{r4, r6, r7, pc}
 80011c8:	3df00000 	.word	0x3df00000
 80011cc:	41f00000 	.word	0x41f00000

080011d0 <CmdLineProcess>:
 * @return Returns CMDLINE_OK if successful, or an error code if an issue
 *         occurs (e.g., command not found, too many arguments).
 */
uint8_t
CmdLineProcess (char *pcCmdLine)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b086      	sub	sp, #24
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
    char          *pcChar;
    uint_fast8_t   ui8Argc;
    bool           bFindArg = true;
 80011d8:	2301      	movs	r3, #1
 80011da:	73fb      	strb	r3, [r7, #15]

    /**
     * Initialize the argument counter, and point to the beginning of the
     * command line string.
     */
    ui8Argc = 0;
 80011dc:	2300      	movs	r3, #0
 80011de:	613b      	str	r3, [r7, #16]
    pcChar  = pcCmdLine;
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	617b      	str	r3, [r7, #20]

    /**
     * Advance through the command line until a zero character is found.
     */
    while (*pcChar)
 80011e4:	e01f      	b.n	8001226 <CmdLineProcess+0x56>
    {
        /**
         * If there is a space, then replace it with a zero, and set the flag
         * to search for the next argument.
         */
        if (*pcChar == ' ')
 80011e6:	697b      	ldr	r3, [r7, #20]
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	2b20      	cmp	r3, #32
 80011ec:	d105      	bne.n	80011fa <CmdLineProcess+0x2a>
        {
            *pcChar  = 0;
 80011ee:	697b      	ldr	r3, [r7, #20]
 80011f0:	2200      	movs	r2, #0
 80011f2:	701a      	strb	r2, [r3, #0]
            bFindArg = true;
 80011f4:	2301      	movs	r3, #1
 80011f6:	73fb      	strb	r3, [r7, #15]
 80011f8:	e012      	b.n	8001220 <CmdLineProcess+0x50>
        {
            /**
             * If bFindArg is set, then that means we are looking for the start
             * of the next argument.
             */
            if (bFindArg)
 80011fa:	7bfb      	ldrb	r3, [r7, #15]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d00f      	beq.n	8001220 <CmdLineProcess+0x50>
                /**
                 * As long as the maximum number of arguments has not been
                 * reached, then save the pointer to the start of this new arg
                 * in the argv array, and increment the count of args, argc.
                 */
                if (ui8Argc < CMDLINE_MAX_ARGS)
 8001200:	693b      	ldr	r3, [r7, #16]
 8001202:	2b07      	cmp	r3, #7
 8001204:	d80a      	bhi.n	800121c <CmdLineProcess+0x4c>
                {
                    g_ppcArgv[ui8Argc] = pcChar;
 8001206:	491d      	ldr	r1, [pc, #116]	@ (800127c <CmdLineProcess+0xac>)
 8001208:	693b      	ldr	r3, [r7, #16]
 800120a:	697a      	ldr	r2, [r7, #20]
 800120c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    ui8Argc++;
 8001210:	693b      	ldr	r3, [r7, #16]
 8001212:	3301      	adds	r3, #1
 8001214:	613b      	str	r3, [r7, #16]
                    bFindArg = false;
 8001216:	2300      	movs	r3, #0
 8001218:	73fb      	strb	r3, [r7, #15]
 800121a:	e001      	b.n	8001220 <CmdLineProcess+0x50>
                 * The maximum number of arguments has been reached so return
                 * the error.
                 */
                else
                {
                    return (CMDLINE_TOO_MANY_ARGS);
 800121c:	2302      	movs	r3, #2
 800121e:	e028      	b.n	8001272 <CmdLineProcess+0xa2>
            }
        }
        /**
         * Advance to the next character in the command line.
         */
        pcChar++;
 8001220:	697b      	ldr	r3, [r7, #20]
 8001222:	3301      	adds	r3, #1
 8001224:	617b      	str	r3, [r7, #20]
    while (*pcChar)
 8001226:	697b      	ldr	r3, [r7, #20]
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	2b00      	cmp	r3, #0
 800122c:	d1db      	bne.n	80011e6 <CmdLineProcess+0x16>
    }

    /**
     * If one or more arguments was found, then process the command.
     */
    if (ui8Argc)
 800122e:	693b      	ldr	r3, [r7, #16]
 8001230:	2b00      	cmp	r3, #0
 8001232:	d01d      	beq.n	8001270 <CmdLineProcess+0xa0>
    {
        /**
         * Start at the beginning of the command table, to look for a matching
         * command.
         */
        psCmdEntry = &g_psCmdTable[0];
 8001234:	4b12      	ldr	r3, [pc, #72]	@ (8001280 <CmdLineProcess+0xb0>)
 8001236:	60bb      	str	r3, [r7, #8]

        /**
         * Search through the command table until a null command string is
         * found, which marks the end of the table.
         */
        while (psCmdEntry->pcCmd)
 8001238:	e016      	b.n	8001268 <CmdLineProcess+0x98>
            /**
             * If this command entry command string matches argv[0], then call
             * the function for this command, passing the command line
             * arguments.
             */
            if (!strcmp(g_ppcArgv[0], psCmdEntry->pcCmd))
 800123a:	4b10      	ldr	r3, [pc, #64]	@ (800127c <CmdLineProcess+0xac>)
 800123c:	681a      	ldr	r2, [r3, #0]
 800123e:	68bb      	ldr	r3, [r7, #8]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	4619      	mov	r1, r3
 8001244:	4610      	mov	r0, r2
 8001246:	f7fe ff83 	bl	8000150 <strcmp>
 800124a:	4603      	mov	r3, r0
 800124c:	2b00      	cmp	r3, #0
 800124e:	d108      	bne.n	8001262 <CmdLineProcess+0x92>
            {
                return (psCmdEntry->pfnCmd(ui8Argc, g_ppcArgv));
 8001250:	68bb      	ldr	r3, [r7, #8]
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	693a      	ldr	r2, [r7, #16]
 8001256:	4909      	ldr	r1, [pc, #36]	@ (800127c <CmdLineProcess+0xac>)
 8001258:	4610      	mov	r0, r2
 800125a:	4798      	blx	r3
 800125c:	4603      	mov	r3, r0
 800125e:	b2db      	uxtb	r3, r3
 8001260:	e007      	b.n	8001272 <CmdLineProcess+0xa2>
            }
            /**
             * Not found, so advance to the next entry.
             */
            psCmdEntry++;
 8001262:	68bb      	ldr	r3, [r7, #8]
 8001264:	330c      	adds	r3, #12
 8001266:	60bb      	str	r3, [r7, #8]
        while (psCmdEntry->pcCmd)
 8001268:	68bb      	ldr	r3, [r7, #8]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	2b00      	cmp	r3, #0
 800126e:	d1e4      	bne.n	800123a <CmdLineProcess+0x6a>

    /**
     * Fall through to here means that no matching command was found, so return
     * an error.
     */
    return (CMDLINE_BAD_CMD);
 8001270:	2301      	movs	r3, #1
 8001272:	4618      	mov	r0, r3
 8001274:	3718      	adds	r7, #24
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	2000026c 	.word	0x2000026c
 8001280:	20000028 	.word	0x20000028

08001284 <APP_COMMAND_Init>:
 *   PUBLIC FUNCTIONS
 **********************/

void
APP_COMMAND_Init (void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	af00      	add	r7, sp, #0
  BSP_UART_Config(&uart_cfg_cml, USART1, USART1_IRQn);
 8001288:	2225      	movs	r2, #37	@ 0x25
 800128a:	4906      	ldr	r1, [pc, #24]	@ (80012a4 <APP_COMMAND_Init+0x20>)
 800128c:	4806      	ldr	r0, [pc, #24]	@ (80012a8 <APP_COMMAND_Init+0x24>)
 800128e:	f000 ffd2 	bl	8002236 <BSP_UART_Config>
  BSP_UART_SendString(&uart_cfg_cml, "> LLC CONTROL FIRMWARE\r\n");
 8001292:	4906      	ldr	r1, [pc, #24]	@ (80012ac <APP_COMMAND_Init+0x28>)
 8001294:	4804      	ldr	r0, [pc, #16]	@ (80012a8 <APP_COMMAND_Init+0x24>)
 8001296:	f001 f834 	bl	8002302 <BSP_UART_SendString>

  // Reset Data
  s_commandBufferIndex = 0;
 800129a:	4b05      	ldr	r3, [pc, #20]	@ (80012b0 <APP_COMMAND_Init+0x2c>)
 800129c:	2200      	movs	r2, #0
 800129e:	701a      	strb	r2, [r3, #0]
}
 80012a0:	bf00      	nop
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	40013800 	.word	0x40013800
 80012a8:	20000390 	.word	0x20000390
 80012ac:	08008d60 	.word	0x08008d60
 80012b0:	2000038f 	.word	0x2000038f

080012b4 <APP_COMMAND_CreateTask>:

void
APP_COMMAND_CreateTask (void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	af00      	add	r7, sp, #0
  SCH_TASK_CreateTask(&s_CommandTaskContext.taskHandle,
 80012b8:	4902      	ldr	r1, [pc, #8]	@ (80012c4 <APP_COMMAND_CreateTask+0x10>)
 80012ba:	4803      	ldr	r0, [pc, #12]	@ (80012c8 <APP_COMMAND_CreateTask+0x14>)
 80012bc:	f003 faa4 	bl	8004808 <SCH_TASK_CreateTask>
                      &s_CommandTaskContext.taskProperty);
}
 80012c0:	bf00      	nop
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	2000001c 	.word	0x2000001c
 80012c8:	20000018 	.word	0x20000018

080012cc <APP_COMMAND_Help>:
 * @param argv The argument list.
 * @return CMDLINE_OK on success.
 */
int
APP_COMMAND_Help (int argc, char *argv[])
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b084      	sub	sp, #16
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
 80012d4:	6039      	str	r1, [r7, #0]
  tCmdLineEntry *pEntry;

  BSP_UART_SendString(&uart_cfg_cml, "\nAvailable commands\r\n");
 80012d6:	4913      	ldr	r1, [pc, #76]	@ (8001324 <APP_COMMAND_Help+0x58>)
 80012d8:	4813      	ldr	r0, [pc, #76]	@ (8001328 <APP_COMMAND_Help+0x5c>)
 80012da:	f001 f812 	bl	8002302 <BSP_UART_SendString>
  BSP_UART_SendString(&uart_cfg_cml, "------------------\r\n");
 80012de:	4913      	ldr	r1, [pc, #76]	@ (800132c <APP_COMMAND_Help+0x60>)
 80012e0:	4811      	ldr	r0, [pc, #68]	@ (8001328 <APP_COMMAND_Help+0x5c>)
 80012e2:	f001 f80e 	bl	8002302 <BSP_UART_SendString>

  // Point at the beginning of the command table.
  pEntry = &g_psCmdTable[0];
 80012e6:	4b12      	ldr	r3, [pc, #72]	@ (8001330 <APP_COMMAND_Help+0x64>)
 80012e8:	60fb      	str	r3, [r7, #12]

  while (pEntry->pcCmd)
 80012ea:	e012      	b.n	8001312 <APP_COMMAND_Help+0x46>
  {
    // Print the command name and the brief description.
    BSP_UART_SendString(&uart_cfg_cml, pEntry->pcCmd);
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4619      	mov	r1, r3
 80012f2:	480d      	ldr	r0, [pc, #52]	@ (8001328 <APP_COMMAND_Help+0x5c>)
 80012f4:	f001 f805 	bl	8002302 <BSP_UART_SendString>
    BSP_UART_SendString(&uart_cfg_cml, pEntry->pcHelp);
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	689b      	ldr	r3, [r3, #8]
 80012fc:	4619      	mov	r1, r3
 80012fe:	480a      	ldr	r0, [pc, #40]	@ (8001328 <APP_COMMAND_Help+0x5c>)
 8001300:	f000 ffff 	bl	8002302 <BSP_UART_SendString>
    BSP_UART_SendString(&uart_cfg_cml, "\r\n");
 8001304:	490b      	ldr	r1, [pc, #44]	@ (8001334 <APP_COMMAND_Help+0x68>)
 8001306:	4808      	ldr	r0, [pc, #32]	@ (8001328 <APP_COMMAND_Help+0x5c>)
 8001308:	f000 fffb 	bl	8002302 <BSP_UART_SendString>

    // Advance to the next entry in the table.
    pEntry++;
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	330c      	adds	r3, #12
 8001310:	60fb      	str	r3, [r7, #12]
  while (pEntry->pcCmd)
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	2b00      	cmp	r3, #0
 8001318:	d1e8      	bne.n	80012ec <APP_COMMAND_Help+0x20>
  }

  return (CMDLINE_OK);
 800131a:	2300      	movs	r3, #0
}
 800131c:	4618      	mov	r0, r3
 800131e:	3710      	adds	r7, #16
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}
 8001324:	08008d7c 	.word	0x08008d7c
 8001328:	20000390 	.word	0x20000390
 800132c:	08008d94 	.word	0x08008d94
 8001330:	20000028 	.word	0x20000028
 8001334:	08008dac 	.word	0x08008dac

08001338 <APP_COMMAND_ReadVoltageLLC>:

// Format: read_voltage_llc
int
APP_COMMAND_ReadVoltageLLC (int argc, char *argv[])
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b086      	sub	sp, #24
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
 8001340:	6039      	str	r1, [r7, #0]
	if (argc < 1) return CMDLINE_TOO_FEW_ARGS;
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	2b00      	cmp	r3, #0
 8001346:	dc01      	bgt.n	800134c <APP_COMMAND_ReadVoltageLLC+0x14>
 8001348:	2303      	movs	r3, #3
 800134a:	e018      	b.n	800137e <APP_COMMAND_ReadVoltageLLC+0x46>
	if (argc > 1) return CMDLINE_TOO_MANY_ARGS;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	2b01      	cmp	r3, #1
 8001350:	dd01      	ble.n	8001356 <APP_COMMAND_ReadVoltageLLC+0x1e>
 8001352:	2302      	movs	r3, #2
 8001354:	e013      	b.n	800137e <APP_COMMAND_ReadVoltageLLC+0x46>

	char voltage[10];
	sprintf(voltage, "%.2f", s_control_llc_data.f_output_voltage);
 8001356:	4b0c      	ldr	r3, [pc, #48]	@ (8001388 <APP_COMMAND_ReadVoltageLLC+0x50>)
 8001358:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800135c:	4618      	mov	r0, r3
 800135e:	f7ff f86d 	bl	800043c <__aeabi_f2d>
 8001362:	4602      	mov	r2, r0
 8001364:	460b      	mov	r3, r1
 8001366:	f107 000c 	add.w	r0, r7, #12
 800136a:	4908      	ldr	r1, [pc, #32]	@ (800138c <APP_COMMAND_ReadVoltageLLC+0x54>)
 800136c:	f004 ff5e 	bl	800622c <siprintf>

	BSP_UART_SendString(&uart_cfg_cml, voltage);
 8001370:	f107 030c 	add.w	r3, r7, #12
 8001374:	4619      	mov	r1, r3
 8001376:	4806      	ldr	r0, [pc, #24]	@ (8001390 <APP_COMMAND_ReadVoltageLLC+0x58>)
 8001378:	f000 ffc3 	bl	8002302 <BSP_UART_SendString>

  return (CMDLINE_OK);
 800137c:	2300      	movs	r3, #0
}
 800137e:	4618      	mov	r0, r3
 8001380:	3718      	adds	r7, #24
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	200003d8 	.word	0x200003d8
 800138c:	08008db0 	.word	0x08008db0
 8001390:	20000390 	.word	0x20000390

08001394 <APP_COMMAND_SetParameterPiControl>:

// Format: set_parameter_pi kp ki
int
APP_COMMAND_SetParameterPiControl (int argc, char *argv[])
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b084      	sub	sp, #16
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
 800139c:	6039      	str	r1, [r7, #0]
	if (argc < 3) return CMDLINE_TOO_FEW_ARGS;
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	2b02      	cmp	r3, #2
 80013a2:	dc01      	bgt.n	80013a8 <APP_COMMAND_SetParameterPiControl+0x14>
 80013a4:	2303      	movs	r3, #3
 80013a6:	e021      	b.n	80013ec <APP_COMMAND_SetParameterPiControl+0x58>
	if (argc > 3) return CMDLINE_TOO_MANY_ARGS;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	2b03      	cmp	r3, #3
 80013ac:	dd01      	ble.n	80013b2 <APP_COMMAND_SetParameterPiControl+0x1e>
 80013ae:	2302      	movs	r3, #2
 80013b0:	e01c      	b.n	80013ec <APP_COMMAND_SetParameterPiControl+0x58>

	float f_kp_temp = atof(argv[1]);
 80013b2:	683b      	ldr	r3, [r7, #0]
 80013b4:	3304      	adds	r3, #4
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	4618      	mov	r0, r3
 80013ba:	f003 fb57 	bl	8004a6c <atof>
 80013be:	4602      	mov	r2, r0
 80013c0:	460b      	mov	r3, r1
 80013c2:	4610      	mov	r0, r2
 80013c4:	4619      	mov	r1, r3
 80013c6:	f7ff fb89 	bl	8000adc <__aeabi_d2f>
 80013ca:	4603      	mov	r3, r0
 80013cc:	60fb      	str	r3, [r7, #12]
	float f_ki_temp = atof(argv[2]);
 80013ce:	683b      	ldr	r3, [r7, #0]
 80013d0:	3308      	adds	r3, #8
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4618      	mov	r0, r3
 80013d6:	f003 fb49 	bl	8004a6c <atof>
 80013da:	4602      	mov	r2, r0
 80013dc:	460b      	mov	r3, r1
 80013de:	4610      	mov	r0, r2
 80013e0:	4619      	mov	r1, r3
 80013e2:	f7ff fb7b 	bl	8000adc <__aeabi_d2f>
 80013e6:	4603      	mov	r3, r0
 80013e8:	60bb      	str	r3, [r7, #8]

//	s_control_llc_data.s_control_system.f_Ki = f_ki_temp;
//	s_control_llc_data.s_control_system.f_Kp = f_kp_temp;

  return (CMDLINE_OK);
 80013ea:	2300      	movs	r3, #0
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	3710      	adds	r7, #16
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}

080013f4 <APP_COMMAND_TaskUpdate>:
 *  PRIVATE FUNCTION
 ********************/

static void
APP_COMMAND_TaskUpdate (void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b082      	sub	sp, #8
 80013f8:	af00      	add	r7, sp, #0
  char   rxData;
  int8_t retVal;

  while (BSP_UART_IsAvailableDataReceive(&uart_cfg_cml))
 80013fa:	e05b      	b.n	80014b4 <APP_COMMAND_TaskUpdate+0xc0>
  {
    rxData = BSP_UART_ReadChar(&uart_cfg_cml);
 80013fc:	4833      	ldr	r0, [pc, #204]	@ (80014cc <APP_COMMAND_TaskUpdate+0xd8>)
 80013fe:	f000 ff97 	bl	8002330 <BSP_UART_ReadChar>
 8001402:	4603      	mov	r3, r0
 8001404:	71fb      	strb	r3, [r7, #7]
    BSP_UART_SendChar(&uart_cfg_cml, rxData);
 8001406:	79fb      	ldrb	r3, [r7, #7]
 8001408:	4619      	mov	r1, r3
 800140a:	4830      	ldr	r0, [pc, #192]	@ (80014cc <APP_COMMAND_TaskUpdate+0xd8>)
 800140c:	f000 ff46 	bl	800229c <BSP_UART_SendChar>
    // Check rxData is ESC key.
    if (rxData == 27)
    {
    }

    if ((rxData == '\r') || (rxData == '\n'))
 8001410:	79fb      	ldrb	r3, [r7, #7]
 8001412:	2b0d      	cmp	r3, #13
 8001414:	d002      	beq.n	800141c <APP_COMMAND_TaskUpdate+0x28>
 8001416:	79fb      	ldrb	r3, [r7, #7]
 8001418:	2b0a      	cmp	r3, #10
 800141a:	d12e      	bne.n	800147a <APP_COMMAND_TaskUpdate+0x86>
    {
      if (s_commandBufferIndex > 0)
 800141c:	4b2c      	ldr	r3, [pc, #176]	@ (80014d0 <APP_COMMAND_TaskUpdate+0xdc>)
 800141e:	781b      	ldrb	r3, [r3, #0]
 8001420:	2b00      	cmp	r3, #0
 8001422:	d025      	beq.n	8001470 <APP_COMMAND_TaskUpdate+0x7c>
      {
        // Processing command form terminal.
        s_commandBuffer[s_commandBufferIndex] = 0;
 8001424:	4b2a      	ldr	r3, [pc, #168]	@ (80014d0 <APP_COMMAND_TaskUpdate+0xdc>)
 8001426:	781b      	ldrb	r3, [r3, #0]
 8001428:	461a      	mov	r2, r3
 800142a:	4b2a      	ldr	r3, [pc, #168]	@ (80014d4 <APP_COMMAND_TaskUpdate+0xe0>)
 800142c:	2100      	movs	r1, #0
 800142e:	5499      	strb	r1, [r3, r2]
        s_commandBufferIndex++;
 8001430:	4b27      	ldr	r3, [pc, #156]	@ (80014d0 <APP_COMMAND_TaskUpdate+0xdc>)
 8001432:	781b      	ldrb	r3, [r3, #0]
 8001434:	3301      	adds	r3, #1
 8001436:	b2da      	uxtb	r2, r3
 8001438:	4b25      	ldr	r3, [pc, #148]	@ (80014d0 <APP_COMMAND_TaskUpdate+0xdc>)
 800143a:	701a      	strb	r2, [r3, #0]
        retVal               = CmdLineProcess(s_commandBuffer);
 800143c:	4825      	ldr	r0, [pc, #148]	@ (80014d4 <APP_COMMAND_TaskUpdate+0xe0>)
 800143e:	f7ff fec7 	bl	80011d0 <CmdLineProcess>
 8001442:	4603      	mov	r3, r0
 8001444:	71bb      	strb	r3, [r7, #6]
        s_commandBufferIndex = 0;
 8001446:	4b22      	ldr	r3, [pc, #136]	@ (80014d0 <APP_COMMAND_TaskUpdate+0xdc>)
 8001448:	2200      	movs	r2, #0
 800144a:	701a      	strb	r2, [r3, #0]

        //Send status command in terminal.
        BSP_UART_SendString(&uart_cfg_cml, "\r\n> ");
 800144c:	4922      	ldr	r1, [pc, #136]	@ (80014d8 <APP_COMMAND_TaskUpdate+0xe4>)
 800144e:	481f      	ldr	r0, [pc, #124]	@ (80014cc <APP_COMMAND_TaskUpdate+0xd8>)
 8001450:	f000 ff57 	bl	8002302 <BSP_UART_SendString>
        BSP_UART_SendString(&uart_cfg_cml, ErrorCode[retVal]);
 8001454:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001458:	4a20      	ldr	r2, [pc, #128]	@ (80014dc <APP_COMMAND_TaskUpdate+0xe8>)
 800145a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800145e:	4619      	mov	r1, r3
 8001460:	481a      	ldr	r0, [pc, #104]	@ (80014cc <APP_COMMAND_TaskUpdate+0xd8>)
 8001462:	f000 ff4e 	bl	8002302 <BSP_UART_SendString>
        BSP_UART_SendString(&uart_cfg_cml, "> ");
 8001466:	491e      	ldr	r1, [pc, #120]	@ (80014e0 <APP_COMMAND_TaskUpdate+0xec>)
 8001468:	4818      	ldr	r0, [pc, #96]	@ (80014cc <APP_COMMAND_TaskUpdate+0xd8>)
 800146a:	f000 ff4a 	bl	8002302 <BSP_UART_SendString>
      if (s_commandBufferIndex > 0)
 800146e:	e021      	b.n	80014b4 <APP_COMMAND_TaskUpdate+0xc0>
      }
      else
      {
        BSP_UART_SendString(&uart_cfg_cml, "\r\n> ");
 8001470:	4919      	ldr	r1, [pc, #100]	@ (80014d8 <APP_COMMAND_TaskUpdate+0xe4>)
 8001472:	4816      	ldr	r0, [pc, #88]	@ (80014cc <APP_COMMAND_TaskUpdate+0xd8>)
 8001474:	f000 ff45 	bl	8002302 <BSP_UART_SendString>
      if (s_commandBufferIndex > 0)
 8001478:	e01c      	b.n	80014b4 <APP_COMMAND_TaskUpdate+0xc0>
      }
    }
    else if ((rxData == 8)
 800147a:	79fb      	ldrb	r3, [r7, #7]
 800147c:	2b08      	cmp	r3, #8
 800147e:	d002      	beq.n	8001486 <APP_COMMAND_TaskUpdate+0x92>
             || (rxData == 127)) // ASCII code for key Delete, Backspace.
 8001480:	79fb      	ldrb	r3, [r7, #7]
 8001482:	2b7f      	cmp	r3, #127	@ 0x7f
 8001484:	d10a      	bne.n	800149c <APP_COMMAND_TaskUpdate+0xa8>
    {
      if (s_commandBufferIndex > 0)
 8001486:	4b12      	ldr	r3, [pc, #72]	@ (80014d0 <APP_COMMAND_TaskUpdate+0xdc>)
 8001488:	781b      	ldrb	r3, [r3, #0]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d012      	beq.n	80014b4 <APP_COMMAND_TaskUpdate+0xc0>
      {
        s_commandBufferIndex--;
 800148e:	4b10      	ldr	r3, [pc, #64]	@ (80014d0 <APP_COMMAND_TaskUpdate+0xdc>)
 8001490:	781b      	ldrb	r3, [r3, #0]
 8001492:	3b01      	subs	r3, #1
 8001494:	b2da      	uxtb	r2, r3
 8001496:	4b0e      	ldr	r3, [pc, #56]	@ (80014d0 <APP_COMMAND_TaskUpdate+0xdc>)
 8001498:	701a      	strb	r2, [r3, #0]
      if (s_commandBufferIndex > 0)
 800149a:	e00b      	b.n	80014b4 <APP_COMMAND_TaskUpdate+0xc0>
      }
    }
    else
    {
      s_commandBuffer[s_commandBufferIndex] = rxData;
 800149c:	4b0c      	ldr	r3, [pc, #48]	@ (80014d0 <APP_COMMAND_TaskUpdate+0xdc>)
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	4619      	mov	r1, r3
 80014a2:	4a0c      	ldr	r2, [pc, #48]	@ (80014d4 <APP_COMMAND_TaskUpdate+0xe0>)
 80014a4:	79fb      	ldrb	r3, [r7, #7]
 80014a6:	5453      	strb	r3, [r2, r1]
      s_commandBufferIndex++;
 80014a8:	4b09      	ldr	r3, [pc, #36]	@ (80014d0 <APP_COMMAND_TaskUpdate+0xdc>)
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	3301      	adds	r3, #1
 80014ae:	b2da      	uxtb	r2, r3
 80014b0:	4b07      	ldr	r3, [pc, #28]	@ (80014d0 <APP_COMMAND_TaskUpdate+0xdc>)
 80014b2:	701a      	strb	r2, [r3, #0]
  while (BSP_UART_IsAvailableDataReceive(&uart_cfg_cml))
 80014b4:	4805      	ldr	r0, [pc, #20]	@ (80014cc <APP_COMMAND_TaskUpdate+0xd8>)
 80014b6:	f000 fedf 	bl	8002278 <BSP_UART_IsAvailableDataReceive>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d19d      	bne.n	80013fc <APP_COMMAND_TaskUpdate+0x8>
      {
        s_commandBufferIndex = 0;
      }
    }
  }
}
 80014c0:	bf00      	nop
 80014c2:	bf00      	nop
 80014c4:	3708      	adds	r7, #8
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	20000390 	.word	0x20000390
 80014d0:	2000038f 	.word	0x2000038f
 80014d4:	20000290 	.word	0x20000290
 80014d8:	08008db8 	.word	0x08008db8
 80014dc:	20000000 	.word	0x20000000
 80014e0:	08008dc0 	.word	0x08008dc0

080014e4 <ACS712_CurrentConverterVoltage>:
  /**********************
   *   PUBLIC FUNCTIONS
   **********************/

  static inline float ACS712_CurrentConverterVoltage(float current)
  {
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b082      	sub	sp, #8
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
	  return 2.5f + 0.1f * current;
 80014ec:	4906      	ldr	r1, [pc, #24]	@ (8001508 <ACS712_CurrentConverterVoltage+0x24>)
 80014ee:	6878      	ldr	r0, [r7, #4]
 80014f0:	f7ff fc52 	bl	8000d98 <__aeabi_fmul>
 80014f4:	4603      	mov	r3, r0
 80014f6:	4905      	ldr	r1, [pc, #20]	@ (800150c <ACS712_CurrentConverterVoltage+0x28>)
 80014f8:	4618      	mov	r0, r3
 80014fa:	f7ff fb45 	bl	8000b88 <__addsf3>
 80014fe:	4603      	mov	r3, r0
  }
 8001500:	4618      	mov	r0, r3
 8001502:	3708      	adds	r7, #8
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}
 8001508:	3dcccccd 	.word	0x3dcccccd
 800150c:	40200000 	.word	0x40200000

08001510 <APP_CONTROL_Init>:
 * PI control parameters, PWM configuration, ADC configuration, and resetting
 * relevant data.
 */
void
APP_CONTROL_Init (void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	af00      	add	r7, sp, #0
  // Link pointer to variable
  s_control_power.p_state = (CONTROL_STATE_t *)&s_control_llc_data.s_state_data;
 8001514:	4b27      	ldr	r3, [pc, #156]	@ (80015b4 <APP_CONTROL_Init+0xa4>)
 8001516:	4a28      	ldr	r2, [pc, #160]	@ (80015b8 <APP_CONTROL_Init+0xa8>)
 8001518:	601a      	str	r2, [r3, #0]
  s_control_power.p_control_voltage
      = (pi_control_t *)&s_control_llc_data.s_control_voltage;
 800151a:	4b26      	ldr	r3, [pc, #152]	@ (80015b4 <APP_CONTROL_Init+0xa4>)
 800151c:	4a27      	ldr	r2, [pc, #156]	@ (80015bc <APP_CONTROL_Init+0xac>)
 800151e:	605a      	str	r2, [r3, #4]
  s_control_power.p_control_current
      = (pi_control_t *)&s_control_llc_data.s_control_current;
 8001520:	4b24      	ldr	r3, [pc, #144]	@ (80015b4 <APP_CONTROL_Init+0xa4>)
 8001522:	4a27      	ldr	r2, [pc, #156]	@ (80015c0 <APP_CONTROL_Init+0xb0>)
 8001524:	609a      	str	r2, [r3, #8]
  s_control_power.p_pwm_control_1
      = (pwm_cfg_t *)&s_control_llc_data.s_control_gate;
 8001526:	4b23      	ldr	r3, [pc, #140]	@ (80015b4 <APP_CONTROL_Init+0xa4>)
 8001528:	4a26      	ldr	r2, [pc, #152]	@ (80015c4 <APP_CONTROL_Init+0xb4>)
 800152a:	60da      	str	r2, [r3, #12]
  s_control_power.p_output_voltage
      = (float *)&s_control_llc_data.f_output_voltage;
 800152c:	4b21      	ldr	r3, [pc, #132]	@ (80015b4 <APP_CONTROL_Init+0xa4>)
 800152e:	4a26      	ldr	r2, [pc, #152]	@ (80015c8 <APP_CONTROL_Init+0xb8>)
 8001530:	615a      	str	r2, [r3, #20]
  s_control_power.p_output_current
      = (float *)&s_control_llc_data.f_output_current;
 8001532:	4b20      	ldr	r3, [pc, #128]	@ (80015b4 <APP_CONTROL_Init+0xa4>)
 8001534:	4a25      	ldr	r2, [pc, #148]	@ (80015cc <APP_CONTROL_Init+0xbc>)
 8001536:	611a      	str	r2, [r3, #16]

  // Prepare data task control power
  *s_control_power.p_state = CGT_WAIT_INPUT_VOLTAGE;
 8001538:	4b1e      	ldr	r3, [pc, #120]	@ (80015b4 <APP_CONTROL_Init+0xa4>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	2200      	movs	r2, #0
 800153e:	701a      	strb	r2, [r3, #0]

  // Initialize PI control parameters of control voltage
  s_control_power.p_control_voltage->f_Ki       = KI_VOLTAGE;
 8001540:	4b1c      	ldr	r3, [pc, #112]	@ (80015b4 <APP_CONTROL_Init+0xa4>)
 8001542:	685b      	ldr	r3, [r3, #4]
 8001544:	4a22      	ldr	r2, [pc, #136]	@ (80015d0 <APP_CONTROL_Init+0xc0>)
 8001546:	61da      	str	r2, [r3, #28]
  s_control_power.p_control_voltage->f_Kp       = KP_VOLTAGE;
 8001548:	4b1a      	ldr	r3, [pc, #104]	@ (80015b4 <APP_CONTROL_Init+0xa4>)
 800154a:	685b      	ldr	r3, [r3, #4]
 800154c:	4a20      	ldr	r2, [pc, #128]	@ (80015d0 <APP_CONTROL_Init+0xc0>)
 800154e:	619a      	str	r2, [r3, #24]
  s_control_power.p_control_voltage->f_setPoint = VOLTAGE_REF;
 8001550:	4b18      	ldr	r3, [pc, #96]	@ (80015b4 <APP_CONTROL_Init+0xa4>)
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	4a1f      	ldr	r2, [pc, #124]	@ (80015d4 <APP_CONTROL_Init+0xc4>)
 8001556:	621a      	str	r2, [r3, #32]

  // Initialize PI control parameters of control current
  s_control_power.p_control_current->f_Ki       = KI_CURRENT;
 8001558:	4b16      	ldr	r3, [pc, #88]	@ (80015b4 <APP_CONTROL_Init+0xa4>)
 800155a:	689b      	ldr	r3, [r3, #8]
 800155c:	4a1c      	ldr	r2, [pc, #112]	@ (80015d0 <APP_CONTROL_Init+0xc0>)
 800155e:	61da      	str	r2, [r3, #28]
  s_control_power.p_control_current->f_Kp       = KP_CURRENT;
 8001560:	4b14      	ldr	r3, [pc, #80]	@ (80015b4 <APP_CONTROL_Init+0xa4>)
 8001562:	689b      	ldr	r3, [r3, #8]
 8001564:	4a1a      	ldr	r2, [pc, #104]	@ (80015d0 <APP_CONTROL_Init+0xc0>)
 8001566:	619a      	str	r2, [r3, #24]
  s_control_power.p_control_current->f_setPoint = CURRENT_REF;
 8001568:	4b12      	ldr	r3, [pc, #72]	@ (80015b4 <APP_CONTROL_Init+0xa4>)
 800156a:	689b      	ldr	r3, [r3, #8]
 800156c:	4a1a      	ldr	r2, [pc, #104]	@ (80015d8 <APP_CONTROL_Init+0xc8>)
 800156e:	621a      	str	r2, [r3, #32]

  // Initialize PWM control parameters
  s_control_power.p_pwm_control_1->channel = PWM_CHANNEL_1;
 8001570:	4b10      	ldr	r3, [pc, #64]	@ (80015b4 <APP_CONTROL_Init+0xa4>)
 8001572:	68db      	ldr	r3, [r3, #12]
 8001574:	2201      	movs	r2, #1
 8001576:	60da      	str	r2, [r3, #12]
  s_control_power.p_pwm_control_1->output  = PWM_POSITIVE_NEGATIVE;
 8001578:	4b0e      	ldr	r3, [pc, #56]	@ (80015b4 <APP_CONTROL_Init+0xa4>)
 800157a:	68da      	ldr	r2, [r3, #12]
 800157c:	7c13      	ldrb	r3, [r2, #16]
 800157e:	2101      	movs	r1, #1
 8001580:	f361 0301 	bfi	r3, r1, #0, #2
 8001584:	7413      	strb	r3, [r2, #16]
  s_control_power.p_pwm_control_1->p_tim   = TIM1;
 8001586:	4b0b      	ldr	r3, [pc, #44]	@ (80015b4 <APP_CONTROL_Init+0xa4>)
 8001588:	68db      	ldr	r3, [r3, #12]
 800158a:	4a14      	ldr	r2, [pc, #80]	@ (80015dc <APP_CONTROL_Init+0xcc>)
 800158c:	601a      	str	r2, [r3, #0]

  // Reset control data
  APP_CONTROL_ResetData();
 800158e:	f000 f903 	bl	8001798 <APP_CONTROL_ResetData>

  // Enable PWM timer
  BSP_PWM_EnableTimer(s_control_power.p_pwm_control_1);
 8001592:	4b08      	ldr	r3, [pc, #32]	@ (80015b4 <APP_CONTROL_Init+0xa4>)
 8001594:	68db      	ldr	r3, [r3, #12]
 8001596:	4618      	mov	r0, r3
 8001598:	f000 fc38 	bl	8001e0c <BSP_PWM_EnableTimer>

  // Reset PI control
  PIControl_Reset(s_control_power.p_control_voltage);
 800159c:	4b05      	ldr	r3, [pc, #20]	@ (80015b4 <APP_CONTROL_Init+0xa4>)
 800159e:	685b      	ldr	r3, [r3, #4]
 80015a0:	4618      	mov	r0, r3
 80015a2:	f002 ffcd 	bl	8004540 <PIControl_Reset>
  PIControl_Reset(s_control_power.p_control_current);
 80015a6:	4b03      	ldr	r3, [pc, #12]	@ (80015b4 <APP_CONTROL_Init+0xa4>)
 80015a8:	689b      	ldr	r3, [r3, #8]
 80015aa:	4618      	mov	r0, r3
 80015ac:	f002 ffc8 	bl	8004540 <PIControl_Reset>
}
 80015b0:	bf00      	nop
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	200003b8 	.word	0x200003b8
 80015b8:	200003d8 	.word	0x200003d8
 80015bc:	200003dc 	.word	0x200003dc
 80015c0:	20000400 	.word	0x20000400
 80015c4:	20000424 	.word	0x20000424
 80015c8:	20000460 	.word	0x20000460
 80015cc:	20000464 	.word	0x20000464
 80015d0:	3dcccccd 	.word	0x3dcccccd
 80015d4:	42680000 	.word	0x42680000
 80015d8:	40c00000 	.word	0x40c00000
 80015dc:	40012c00 	.word	0x40012c00

080015e0 <APP_CONTROL_CreateTask>:
 * This function creates a control task using the scheduler's task creation
 * function, initializing the task handle and task properties.
 */
void
APP_CONTROL_CreateTask (void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	af00      	add	r7, sp, #0
  SCH_TASK_CreateTask(&s_ControlTaskContext.taskHandle,
 80015e4:	4902      	ldr	r1, [pc, #8]	@ (80015f0 <APP_CONTROL_CreateTask+0x10>)
 80015e6:	4803      	ldr	r0, [pc, #12]	@ (80015f4 <APP_CONTROL_CreateTask+0x14>)
 80015e8:	f003 f90e 	bl	8004808 <SCH_TASK_CreateTask>
                      &s_ControlTaskContext.taskProperty);
}
 80015ec:	bf00      	nop
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	20000050 	.word	0x20000050
 80015f4:	2000004c 	.word	0x2000004c

080015f8 <APP_CONTROL_TaskUpdate>:
 * CGT_SOFT_START. After completing the CGT_SOFT_START state, the state will
 * change to CGT_PROCESS.
 */
static void
APP_CONTROL_TaskUpdate (void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	af00      	add	r7, sp, #0
  switch (*s_control_power.p_state)
 80015fc:	4b1b      	ldr	r3, [pc, #108]	@ (800166c <APP_CONTROL_TaskUpdate+0x74>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	781b      	ldrb	r3, [r3, #0]
 8001602:	2b02      	cmp	r3, #2
 8001604:	d01d      	beq.n	8001642 <APP_CONTROL_TaskUpdate+0x4a>
 8001606:	2b02      	cmp	r3, #2
 8001608:	dc2b      	bgt.n	8001662 <APP_CONTROL_TaskUpdate+0x6a>
 800160a:	2b00      	cmp	r3, #0
 800160c:	d02b      	beq.n	8001666 <APP_CONTROL_TaskUpdate+0x6e>
 800160e:	2b01      	cmp	r3, #1
 8001610:	d000      	beq.n	8001614 <APP_CONTROL_TaskUpdate+0x1c>
        s_control_power.u32_times_change_fre = 0;
      }
      s_control_power.u32_times_change_fre++;
      break;
    default:
      break;
 8001612:	e026      	b.n	8001662 <APP_CONTROL_TaskUpdate+0x6a>
      FCP_PhaseStart(s_control_power.u32_times_change_fre);
 8001614:	4b15      	ldr	r3, [pc, #84]	@ (800166c <APP_CONTROL_TaskUpdate+0x74>)
 8001616:	7f1b      	ldrb	r3, [r3, #28]
 8001618:	4618      	mov	r0, r3
 800161a:	f002 fe9d 	bl	8004358 <FCP_PhaseStart>
      if (s_control_power.u32_times_change_fre == TIME_LIMIT_PHASE_START)
 800161e:	4b13      	ldr	r3, [pc, #76]	@ (800166c <APP_CONTROL_TaskUpdate+0x74>)
 8001620:	7f1b      	ldrb	r3, [r3, #28]
 8001622:	2b3c      	cmp	r3, #60	@ 0x3c
 8001624:	d106      	bne.n	8001634 <APP_CONTROL_TaskUpdate+0x3c>
        s_control_power.u32_times_change_fre = 0;
 8001626:	4b11      	ldr	r3, [pc, #68]	@ (800166c <APP_CONTROL_TaskUpdate+0x74>)
 8001628:	2200      	movs	r2, #0
 800162a:	771a      	strb	r2, [r3, #28]
        *s_control_power.p_state             = CGT_PROCESS;
 800162c:	4b0f      	ldr	r3, [pc, #60]	@ (800166c <APP_CONTROL_TaskUpdate+0x74>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	2202      	movs	r2, #2
 8001632:	701a      	strb	r2, [r3, #0]
      s_control_power.u32_times_change_fre++;
 8001634:	4b0d      	ldr	r3, [pc, #52]	@ (800166c <APP_CONTROL_TaskUpdate+0x74>)
 8001636:	7f1b      	ldrb	r3, [r3, #28]
 8001638:	3301      	adds	r3, #1
 800163a:	b2da      	uxtb	r2, r3
 800163c:	4b0b      	ldr	r3, [pc, #44]	@ (800166c <APP_CONTROL_TaskUpdate+0x74>)
 800163e:	771a      	strb	r2, [r3, #28]
      break;
 8001640:	e012      	b.n	8001668 <APP_CONTROL_TaskUpdate+0x70>
      if (s_control_power.u32_times_change_fre == CONTROL_PI_TIME_SAMPLE)
 8001642:	4b0a      	ldr	r3, [pc, #40]	@ (800166c <APP_CONTROL_TaskUpdate+0x74>)
 8001644:	7f1b      	ldrb	r3, [r3, #28]
 8001646:	2b0a      	cmp	r3, #10
 8001648:	d104      	bne.n	8001654 <APP_CONTROL_TaskUpdate+0x5c>
        APP_CONTROL_CCCVChager();
 800164a:	f000 f811 	bl	8001670 <APP_CONTROL_CCCVChager>
        s_control_power.u32_times_change_fre = 0;
 800164e:	4b07      	ldr	r3, [pc, #28]	@ (800166c <APP_CONTROL_TaskUpdate+0x74>)
 8001650:	2200      	movs	r2, #0
 8001652:	771a      	strb	r2, [r3, #28]
      s_control_power.u32_times_change_fre++;
 8001654:	4b05      	ldr	r3, [pc, #20]	@ (800166c <APP_CONTROL_TaskUpdate+0x74>)
 8001656:	7f1b      	ldrb	r3, [r3, #28]
 8001658:	3301      	adds	r3, #1
 800165a:	b2da      	uxtb	r2, r3
 800165c:	4b03      	ldr	r3, [pc, #12]	@ (800166c <APP_CONTROL_TaskUpdate+0x74>)
 800165e:	771a      	strb	r2, [r3, #28]
      break;
 8001660:	e002      	b.n	8001668 <APP_CONTROL_TaskUpdate+0x70>
      break;
 8001662:	bf00      	nop
 8001664:	e000      	b.n	8001668 <APP_CONTROL_TaskUpdate+0x70>
      break;
 8001666:	bf00      	nop
  }
}
 8001668:	bf00      	nop
 800166a:	bd80      	pop	{r7, pc}
 800166c:	200003b8 	.word	0x200003b8

08001670 <APP_CONTROL_CCCVChager>:

static void
APP_CONTROL_CCCVChager (void)
{
 8001670:	b590      	push	{r4, r7, lr}
 8001672:	b083      	sub	sp, #12
 8001674:	af00      	add	r7, sp, #0
  // Read voltage feedback
  *s_control_power.p_output_voltage = ADS1115_Voltage(ADS1115_VOLTAGE_CHANNEL);
 8001676:	4b28      	ldr	r3, [pc, #160]	@ (8001718 <APP_CONTROL_CCCVChager+0xa8>)
 8001678:	695c      	ldr	r4, [r3, #20]
 800167a:	2002      	movs	r0, #2
 800167c:	f001 fe9e 	bl	80033bc <ADS1115_Voltage>
 8001680:	4603      	mov	r3, r0
 8001682:	6023      	str	r3, [r4, #0]
  APP_CONTROL_ConvertVoltageOutput();
 8001684:	f000 f84c 	bl	8001720 <APP_CONTROL_ConvertVoltageOutput>

  // If voltage feedback <= VOLTAGE REFERENCE System in mode CC
  // If voltage feedback > VOLTAGE REFERENCE System in mode CV

  if (*s_control_power.p_output_voltage <= VOLTAGE_REF)
 8001688:	4b23      	ldr	r3, [pc, #140]	@ (8001718 <APP_CONTROL_CCCVChager+0xa8>)
 800168a:	695b      	ldr	r3, [r3, #20]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	4923      	ldr	r1, [pc, #140]	@ (800171c <APP_CONTROL_CCCVChager+0xac>)
 8001690:	4618      	mov	r0, r3
 8001692:	f7ff fd29 	bl	80010e8 <__aeabi_fcmple>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d022      	beq.n	80016e2 <APP_CONTROL_CCCVChager+0x72>
  {
    // Read voltage channel current
    float value_temp = ADS1115_Voltage(ADS1115_CURRENT_CHANNEL);
 800169c:	2001      	movs	r0, #1
 800169e:	f001 fe8d 	bl	80033bc <ADS1115_Voltage>
 80016a2:	6078      	str	r0, [r7, #4]

    // Convert from voltage channel current to current
    *s_control_power.p_output_current
 80016a4:	4b1c      	ldr	r3, [pc, #112]	@ (8001718 <APP_CONTROL_CCCVChager+0xa8>)
 80016a6:	691c      	ldr	r4, [r3, #16]
        = ACS712_CurrentConverterVoltage(value_temp);
 80016a8:	6878      	ldr	r0, [r7, #4]
 80016aa:	f7ff ff1b 	bl	80014e4 <ACS712_CurrentConverterVoltage>
 80016ae:	4603      	mov	r3, r0
 80016b0:	6023      	str	r3, [r4, #0]

    // PI control
    PIControl_Process(*s_control_power.p_output_current,
 80016b2:	4b19      	ldr	r3, [pc, #100]	@ (8001718 <APP_CONTROL_CCCVChager+0xa8>)
 80016b4:	691b      	ldr	r3, [r3, #16]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4a17      	ldr	r2, [pc, #92]	@ (8001718 <APP_CONTROL_CCCVChager+0xa8>)
 80016ba:	6892      	ldr	r2, [r2, #8]
 80016bc:	4611      	mov	r1, r2
 80016be:	4618      	mov	r0, r3
 80016c0:	f002 ff64 	bl	800458c <PIControl_Process>
                      s_control_power.p_control_current);

    // Current convert frequency
    s_control_power.u32_frequency_operation
        = CCF_Process(s_control_power.p_control_current->f_out);
 80016c4:	4b14      	ldr	r3, [pc, #80]	@ (8001718 <APP_CONTROL_CCCVChager+0xa8>)
 80016c6:	689b      	ldr	r3, [r3, #8]
 80016c8:	689b      	ldr	r3, [r3, #8]
 80016ca:	4618      	mov	r0, r3
 80016cc:	f002 fe14 	bl	80042f8 <CCF_Process>
 80016d0:	4603      	mov	r3, r0
 80016d2:	4a11      	ldr	r2, [pc, #68]	@ (8001718 <APP_CONTROL_CCCVChager+0xa8>)
 80016d4:	6193      	str	r3, [r2, #24]

    // Frequency convert pulse
    FCP_PhaseProcess(s_control_power.u32_frequency_operation);
 80016d6:	4b10      	ldr	r3, [pc, #64]	@ (8001718 <APP_CONTROL_CCCVChager+0xa8>)
 80016d8:	699b      	ldr	r3, [r3, #24]
 80016da:	4618      	mov	r0, r3
 80016dc:	f002 fe7a 	bl	80043d4 <FCP_PhaseProcess>
        = VCF_Process(s_control_power.p_control_voltage->f_out);

    // Frequency convert pulse
    FCP_PhaseProcess(s_control_power.u32_frequency_operation);
  }
}
 80016e0:	e016      	b.n	8001710 <APP_CONTROL_CCCVChager+0xa0>
    PIControl_Process(*s_control_power.p_output_voltage,
 80016e2:	4b0d      	ldr	r3, [pc, #52]	@ (8001718 <APP_CONTROL_CCCVChager+0xa8>)
 80016e4:	695b      	ldr	r3, [r3, #20]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	4a0b      	ldr	r2, [pc, #44]	@ (8001718 <APP_CONTROL_CCCVChager+0xa8>)
 80016ea:	6852      	ldr	r2, [r2, #4]
 80016ec:	4611      	mov	r1, r2
 80016ee:	4618      	mov	r0, r3
 80016f0:	f002 ff4c 	bl	800458c <PIControl_Process>
        = VCF_Process(s_control_power.p_control_voltage->f_out);
 80016f4:	4b08      	ldr	r3, [pc, #32]	@ (8001718 <APP_CONTROL_CCCVChager+0xa8>)
 80016f6:	685b      	ldr	r3, [r3, #4]
 80016f8:	689b      	ldr	r3, [r3, #8]
 80016fa:	4618      	mov	r0, r3
 80016fc:	f003 f854 	bl	80047a8 <VCF_Process>
 8001700:	4603      	mov	r3, r0
 8001702:	4a05      	ldr	r2, [pc, #20]	@ (8001718 <APP_CONTROL_CCCVChager+0xa8>)
 8001704:	6193      	str	r3, [r2, #24]
    FCP_PhaseProcess(s_control_power.u32_frequency_operation);
 8001706:	4b04      	ldr	r3, [pc, #16]	@ (8001718 <APP_CONTROL_CCCVChager+0xa8>)
 8001708:	699b      	ldr	r3, [r3, #24]
 800170a:	4618      	mov	r0, r3
 800170c:	f002 fe62 	bl	80043d4 <FCP_PhaseProcess>
}
 8001710:	bf00      	nop
 8001712:	370c      	adds	r7, #12
 8001714:	46bd      	mov	sp, r7
 8001716:	bd90      	pop	{r4, r7, pc}
 8001718:	200003b8 	.word	0x200003b8
 800171c:	42680000 	.word	0x42680000

08001720 <APP_CONTROL_ConvertVoltageOutput>:

static void
APP_CONTROL_ConvertVoltageOutput (void)
{
 8001720:	b590      	push	{r4, r7, lr}
 8001722:	b083      	sub	sp, #12
 8001724:	af00      	add	r7, sp, #0
  float value_temp                  = *s_control_power.p_output_voltage;
 8001726:	4b1a      	ldr	r3, [pc, #104]	@ (8001790 <APP_CONTROL_ConvertVoltageOutput+0x70>)
 8001728:	695b      	ldr	r3, [r3, #20]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	607b      	str	r3, [r7, #4]
  *s_control_power.p_output_voltage = (value_temp / 3.09 + 3.3) * 13;
 800172e:	6878      	ldr	r0, [r7, #4]
 8001730:	f7fe fe84 	bl	800043c <__aeabi_f2d>
 8001734:	a312      	add	r3, pc, #72	@ (adr r3, 8001780 <APP_CONTROL_ConvertVoltageOutput+0x60>)
 8001736:	e9d3 2300 	ldrd	r2, r3, [r3]
 800173a:	f7ff f801 	bl	8000740 <__aeabi_ddiv>
 800173e:	4602      	mov	r2, r0
 8001740:	460b      	mov	r3, r1
 8001742:	4610      	mov	r0, r2
 8001744:	4619      	mov	r1, r3
 8001746:	a310      	add	r3, pc, #64	@ (adr r3, 8001788 <APP_CONTROL_ConvertVoltageOutput+0x68>)
 8001748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800174c:	f7fe fd18 	bl	8000180 <__adddf3>
 8001750:	4602      	mov	r2, r0
 8001752:	460b      	mov	r3, r1
 8001754:	4610      	mov	r0, r2
 8001756:	4619      	mov	r1, r3
 8001758:	f04f 0200 	mov.w	r2, #0
 800175c:	4b0d      	ldr	r3, [pc, #52]	@ (8001794 <APP_CONTROL_ConvertVoltageOutput+0x74>)
 800175e:	f7fe fec5 	bl	80004ec <__aeabi_dmul>
 8001762:	4602      	mov	r2, r0
 8001764:	460b      	mov	r3, r1
 8001766:	490a      	ldr	r1, [pc, #40]	@ (8001790 <APP_CONTROL_ConvertVoltageOutput+0x70>)
 8001768:	694c      	ldr	r4, [r1, #20]
 800176a:	4610      	mov	r0, r2
 800176c:	4619      	mov	r1, r3
 800176e:	f7ff f9b5 	bl	8000adc <__aeabi_d2f>
 8001772:	4603      	mov	r3, r0
 8001774:	6023      	str	r3, [r4, #0]
}
 8001776:	bf00      	nop
 8001778:	370c      	adds	r7, #12
 800177a:	46bd      	mov	sp, r7
 800177c:	bd90      	pop	{r4, r7, pc}
 800177e:	bf00      	nop
 8001780:	eb851eb8 	.word	0xeb851eb8
 8001784:	4008b851 	.word	0x4008b851
 8001788:	66666666 	.word	0x66666666
 800178c:	400a6666 	.word	0x400a6666
 8001790:	200003b8 	.word	0x200003b8
 8001794:	402a0000 	.word	0x402a0000

08001798 <APP_CONTROL_ResetData>:
 * The function `APP_CONTROL_ResetData` resets certain data values related to
 * power control.
 */
static void
APP_CONTROL_ResetData (void)
{
 8001798:	b480      	push	{r7}
 800179a:	af00      	add	r7, sp, #0
  s_control_power.u32_frequency_operation = 60000000;
 800179c:	4b07      	ldr	r3, [pc, #28]	@ (80017bc <APP_CONTROL_ResetData+0x24>)
 800179e:	4a08      	ldr	r2, [pc, #32]	@ (80017c0 <APP_CONTROL_ResetData+0x28>)
 80017a0:	619a      	str	r2, [r3, #24]
  s_control_power.u32_times_change_fre    = 0;
 80017a2:	4b06      	ldr	r3, [pc, #24]	@ (80017bc <APP_CONTROL_ResetData+0x24>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	771a      	strb	r2, [r3, #28]
  *s_control_power.p_output_voltage       = 0;
 80017a8:	4b04      	ldr	r3, [pc, #16]	@ (80017bc <APP_CONTROL_ResetData+0x24>)
 80017aa:	695b      	ldr	r3, [r3, #20]
 80017ac:	f04f 0200 	mov.w	r2, #0
 80017b0:	601a      	str	r2, [r3, #0]
}
 80017b2:	bf00      	nop
 80017b4:	46bd      	mov	sp, r7
 80017b6:	bc80      	pop	{r7}
 80017b8:	4770      	bx	lr
 80017ba:	bf00      	nop
 80017bc:	200003b8 	.word	0x200003b8
 80017c0:	03938700 	.word	0x03938700

080017c4 <APP_STATUS_LED_Init>:
 *   PUBLIC FUNCTIONS
 **********************/

void
APP_STATUS_LED_Init (void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0
//  LL_GPIO_ResetOutputPin(LED_STATUS_1_PORT, LED_STATUS_1_PIN);
//  LL_GPIO_ResetOutputPin(LED_STATUS_2_PORT, LED_STATUS_2_PIN);
//  LL_GPIO_ResetOutputPin(LED_STATUS_3_PORT, LED_STATUS_3_PIN);
  s_status_led.p_status_led
      = (CONTROL_STATE_t *)&s_control_llc_data.s_state_data;
 80017c8:	4b03      	ldr	r3, [pc, #12]	@ (80017d8 <APP_STATUS_LED_Init+0x14>)
 80017ca:	4a04      	ldr	r2, [pc, #16]	@ (80017dc <APP_STATUS_LED_Init+0x18>)
 80017cc:	601a      	str	r2, [r3, #0]
}
 80017ce:	bf00      	nop
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bc80      	pop	{r7}
 80017d4:	4770      	bx	lr
 80017d6:	bf00      	nop
 80017d8:	20000468 	.word	0x20000468
 80017dc:	200003d8 	.word	0x200003d8

080017e0 <APP_STATUS_LED_CreateTask>:
void
APP_STATUS_LED_CreateTask (void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	af00      	add	r7, sp, #0
  SCH_TASK_CreateTask(&s_StatusLedTaskContext.taskHandle,
 80017e4:	4902      	ldr	r1, [pc, #8]	@ (80017f0 <APP_STATUS_LED_CreateTask+0x10>)
 80017e6:	4803      	ldr	r0, [pc, #12]	@ (80017f4 <APP_STATUS_LED_CreateTask+0x14>)
 80017e8:	f003 f80e 	bl	8004808 <SCH_TASK_CreateTask>
                      &s_StatusLedTaskContext.taskProperty);
}
 80017ec:	bf00      	nop
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	20000060 	.word	0x20000060
 80017f4:	2000005c 	.word	0x2000005c

080017f8 <APP_STATUS_LED_TaskUpdate>:
 * - CGT_SOFT_START: LED 1 OFF, LED 2 ON, LED 3 OFF
 * - CGT_PROCESS: LED 1 OFF, LED 2 OFF, LED 3 TOGGLE with frequency 500Hz
 */
static void
APP_STATUS_LED_TaskUpdate (void)
{
 80017f8:	b480      	push	{r7}
 80017fa:	af00      	add	r7, sp, #0
  switch (*s_status_led.p_status_led)
 80017fc:	4b0b      	ldr	r3, [pc, #44]	@ (800182c <APP_STATUS_LED_TaskUpdate+0x34>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	781b      	ldrb	r3, [r3, #0]
 8001802:	2b02      	cmp	r3, #2
 8001804:	d006      	beq.n	8001814 <APP_STATUS_LED_TaskUpdate+0x1c>
 8001806:	2b02      	cmp	r3, #2
 8001808:	dc06      	bgt.n	8001818 <APP_STATUS_LED_TaskUpdate+0x20>
 800180a:	2b00      	cmp	r3, #0
 800180c:	d006      	beq.n	800181c <APP_STATUS_LED_TaskUpdate+0x24>
 800180e:	2b01      	cmp	r3, #1
 8001810:	d006      	beq.n	8001820 <APP_STATUS_LED_TaskUpdate+0x28>
//      LL_GPIO_ResetOutputPin(LED_STATUS_2_PORT, LED_STATUS_2_PIN);
//      LL_GPIO_TogglePin(LED_STATUS_3_PORT, LED_STATUS_3_PIN);
      break;

    default:
      break;
 8001812:	e001      	b.n	8001818 <APP_STATUS_LED_TaskUpdate+0x20>
      break;
 8001814:	bf00      	nop
 8001816:	e004      	b.n	8001822 <APP_STATUS_LED_TaskUpdate+0x2a>
      break;
 8001818:	bf00      	nop
 800181a:	e002      	b.n	8001822 <APP_STATUS_LED_TaskUpdate+0x2a>
      break;
 800181c:	bf00      	nop
 800181e:	e000      	b.n	8001822 <APP_STATUS_LED_TaskUpdate+0x2a>
      break;
 8001820:	bf00      	nop
  }
}
 8001822:	bf00      	nop
 8001824:	46bd      	mov	sp, r7
 8001826:	bc80      	pop	{r7}
 8001828:	4770      	bx	lr
 800182a:	bf00      	nop
 800182c:	20000468 	.word	0x20000468

08001830 <LL_I2C_IsEnabled>:
  * @rmtoll CR1          PE            LL_I2C_IsEnabled
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsEnabled(I2C_TypeDef *I2Cx)
{
 8001830:	b480      	push	{r7}
 8001832:	b083      	sub	sp, #12
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->CR1, I2C_CR1_PE) == (I2C_CR1_PE));
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f003 0301 	and.w	r3, r3, #1
 8001840:	2b01      	cmp	r3, #1
 8001842:	bf0c      	ite	eq
 8001844:	2301      	moveq	r3, #1
 8001846:	2300      	movne	r3, #0
 8001848:	b2db      	uxtb	r3, r3
}
 800184a:	4618      	mov	r0, r3
 800184c:	370c      	adds	r7, #12
 800184e:	46bd      	mov	sp, r7
 8001850:	bc80      	pop	{r7}
 8001852:	4770      	bx	lr

08001854 <LL_I2C_IsActiveFlag_TXE>:
  * @rmtoll SR1          TXE           LL_I2C_IsActiveFlag_TXE
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TXE(I2C_TypeDef *I2Cx)
{
 8001854:	b480      	push	{r7}
 8001856:	b083      	sub	sp, #12
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->SR1, I2C_SR1_TXE) == (I2C_SR1_TXE));
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	695b      	ldr	r3, [r3, #20]
 8001860:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001864:	2b80      	cmp	r3, #128	@ 0x80
 8001866:	bf0c      	ite	eq
 8001868:	2301      	moveq	r3, #1
 800186a:	2300      	movne	r3, #0
 800186c:	b2db      	uxtb	r3, r3
}
 800186e:	4618      	mov	r0, r3
 8001870:	370c      	adds	r7, #12
 8001872:	46bd      	mov	sp, r7
 8001874:	bc80      	pop	{r7}
 8001876:	4770      	bx	lr

08001878 <LL_I2C_IsActiveFlag_BTF>:
  * @rmtoll SR1          BTF           LL_I2C_IsActiveFlag_BTF
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_BTF(I2C_TypeDef *I2Cx)
{
 8001878:	b480      	push	{r7}
 800187a:	b083      	sub	sp, #12
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->SR1, I2C_SR1_BTF) == (I2C_SR1_BTF));
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	695b      	ldr	r3, [r3, #20]
 8001884:	f003 0304 	and.w	r3, r3, #4
 8001888:	2b04      	cmp	r3, #4
 800188a:	bf0c      	ite	eq
 800188c:	2301      	moveq	r3, #1
 800188e:	2300      	movne	r3, #0
 8001890:	b2db      	uxtb	r3, r3
}
 8001892:	4618      	mov	r0, r3
 8001894:	370c      	adds	r7, #12
 8001896:	46bd      	mov	sp, r7
 8001898:	bc80      	pop	{r7}
 800189a:	4770      	bx	lr

0800189c <LL_I2C_IsActiveFlag_RXNE>:
  * @rmtoll SR1          RXNE          LL_I2C_IsActiveFlag_RXNE
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_RXNE(I2C_TypeDef *I2Cx)
{
 800189c:	b480      	push	{r7}
 800189e:	b083      	sub	sp, #12
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->SR1, I2C_SR1_RXNE) == (I2C_SR1_RXNE));
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	695b      	ldr	r3, [r3, #20]
 80018a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80018ac:	2b40      	cmp	r3, #64	@ 0x40
 80018ae:	bf0c      	ite	eq
 80018b0:	2301      	moveq	r3, #1
 80018b2:	2300      	movne	r3, #0
 80018b4:	b2db      	uxtb	r3, r3
}
 80018b6:	4618      	mov	r0, r3
 80018b8:	370c      	adds	r7, #12
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bc80      	pop	{r7}
 80018be:	4770      	bx	lr

080018c0 <LL_I2C_IsActiveFlag_ADDR>:
  * @rmtoll SR1          ADDR          LL_I2C_IsActiveFlag_ADDR
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_ADDR(I2C_TypeDef *I2Cx)
{
 80018c0:	b480      	push	{r7}
 80018c2:	b083      	sub	sp, #12
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->SR1, I2C_SR1_ADDR) == (I2C_SR1_ADDR));
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	695b      	ldr	r3, [r3, #20]
 80018cc:	f003 0302 	and.w	r3, r3, #2
 80018d0:	2b02      	cmp	r3, #2
 80018d2:	bf0c      	ite	eq
 80018d4:	2301      	moveq	r3, #1
 80018d6:	2300      	movne	r3, #0
 80018d8:	b2db      	uxtb	r3, r3
}
 80018da:	4618      	mov	r0, r3
 80018dc:	370c      	adds	r7, #12
 80018de:	46bd      	mov	sp, r7
 80018e0:	bc80      	pop	{r7}
 80018e2:	4770      	bx	lr

080018e4 <LL_I2C_ClearFlag_ADDR>:
  * @rmtoll SR1          ADDR          LL_I2C_ClearFlag_ADDR
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ClearFlag_ADDR(I2C_TypeDef *I2Cx)
{
 80018e4:	b480      	push	{r7}
 80018e6:	b085      	sub	sp, #20
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  tmpreg = I2Cx->SR1;
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	695b      	ldr	r3, [r3, #20]
 80018f0:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 80018f2:	68fb      	ldr	r3, [r7, #12]
  tmpreg = I2Cx->SR2;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	699b      	ldr	r3, [r3, #24]
 80018f8:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 80018fa:	68fb      	ldr	r3, [r7, #12]
}
 80018fc:	bf00      	nop
 80018fe:	3714      	adds	r7, #20
 8001900:	46bd      	mov	sp, r7
 8001902:	bc80      	pop	{r7}
 8001904:	4770      	bx	lr

08001906 <LL_I2C_GenerateStopCondition>:
  * @rmtoll CR1          STOP          LL_I2C_GenerateStopCondition
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_GenerateStopCondition(I2C_TypeDef *I2Cx)
{
 8001906:	b480      	push	{r7}
 8001908:	b083      	sub	sp, #12
 800190a:	af00      	add	r7, sp, #0
 800190c:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_STOP);
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	601a      	str	r2, [r3, #0]
}
 800191a:	bf00      	nop
 800191c:	370c      	adds	r7, #12
 800191e:	46bd      	mov	sp, r7
 8001920:	bc80      	pop	{r7}
 8001922:	4770      	bx	lr

08001924 <LL_I2C_ReceiveData8>:
  * @rmtoll DR           DR            LL_I2C_ReceiveData8
  * @param  I2Cx I2C Instance.
  * @retval Value between Min_Data=0x0 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_I2C_ReceiveData8(I2C_TypeDef *I2Cx)
{
 8001924:	b480      	push	{r7}
 8001926:	b083      	sub	sp, #12
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(I2Cx->DR, I2C_DR_DR));
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	691b      	ldr	r3, [r3, #16]
 8001930:	b2db      	uxtb	r3, r3
}
 8001932:	4618      	mov	r0, r3
 8001934:	370c      	adds	r7, #12
 8001936:	46bd      	mov	sp, r7
 8001938:	bc80      	pop	{r7}
 800193a:	4770      	bx	lr

0800193c <BSP_I2C_MasterTransmit7B>:
 * @param p_i2c Pointer to the I2C configuration data structure.
 * @return Status of the I2C operation.
 */
i2c_status_t
BSP_I2C_MasterTransmit7B (i2c_data_t *p_i2c)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b082      	sub	sp, #8
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  // Start Condition
  p_i2c->status = I2C_MasterStart((I2C_TypeDef *)p_i2c->i2c_reg);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4618      	mov	r0, r3
 800194a:	f000 f8f7 	bl	8001b3c <I2C_MasterStart>
 800194e:	4603      	mov	r3, r0
 8001950:	461a      	mov	r2, r3
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	731a      	strb	r2, [r3, #12]
  if (p_i2c->status == I2C_TIMEOUT)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	7b1b      	ldrb	r3, [r3, #12]
 800195a:	b2db      	uxtb	r3, r3
 800195c:	2b00      	cmp	r3, #0
 800195e:	d101      	bne.n	8001964 <BSP_I2C_MasterTransmit7B+0x28>
  {
    return I2C_TIMEOUT;
 8001960:	2300      	movs	r3, #0
 8001962:	e031      	b.n	80019c8 <BSP_I2C_MasterTransmit7B+0x8c>
  }

  // Transmit Address, Clear ADDR bit
  p_i2c->status = I2C_SetAddress7B((I2C_TypeDef *)p_i2c->i2c_reg,
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681a      	ldr	r2, [r3, #0]
                                   (uint16_t)p_i2c->address);
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	89db      	ldrh	r3, [r3, #14]
 800196c:	b29b      	uxth	r3, r3
  p_i2c->status = I2C_SetAddress7B((I2C_TypeDef *)p_i2c->i2c_reg,
 800196e:	b2db      	uxtb	r3, r3
 8001970:	4619      	mov	r1, r3
 8001972:	4610      	mov	r0, r2
 8001974:	f000 f916 	bl	8001ba4 <I2C_SetAddress7B>
 8001978:	4603      	mov	r3, r0
 800197a:	461a      	mov	r2, r3
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	731a      	strb	r2, [r3, #12]
  if (p_i2c->status == I2C_TIMEOUT)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	7b1b      	ldrb	r3, [r3, #12]
 8001984:	b2db      	uxtb	r3, r3
 8001986:	2b00      	cmp	r3, #0
 8001988:	d101      	bne.n	800198e <BSP_I2C_MasterTransmit7B+0x52>
  {
    return I2C_TIMEOUT;
 800198a:	2300      	movs	r3, #0
 800198c:	e01c      	b.n	80019c8 <BSP_I2C_MasterTransmit7B+0x8c>
  }

  // Transmit Data
  p_i2c->status = I2C_TransmitData7B((I2C_TypeDef *)p_i2c->i2c_reg,
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	6818      	ldr	r0, [r3, #0]
                                     (uint32_t)p_i2c->size_buffer,
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6899      	ldr	r1, [r3, #8]
                                     (uint8_t *)p_i2c->buffer);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	685b      	ldr	r3, [r3, #4]
  p_i2c->status = I2C_TransmitData7B((I2C_TypeDef *)p_i2c->i2c_reg,
 800199a:	461a      	mov	r2, r3
 800199c:	f000 f928 	bl	8001bf0 <I2C_TransmitData7B>
 80019a0:	4603      	mov	r3, r0
 80019a2:	461a      	mov	r2, r3
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	731a      	strb	r2, [r3, #12]
  if (p_i2c->status == I2C_TIMEOUT)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	7b1b      	ldrb	r3, [r3, #12]
 80019ac:	b2db      	uxtb	r3, r3
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d101      	bne.n	80019b6 <BSP_I2C_MasterTransmit7B+0x7a>
  {
    return I2C_TIMEOUT;
 80019b2:	2300      	movs	r3, #0
 80019b4:	e008      	b.n	80019c8 <BSP_I2C_MasterTransmit7B+0x8c>
  }

  // Stop Condition
  I2C_MastterStop((I2C_TypeDef *)p_i2c->i2c_reg);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4618      	mov	r0, r3
 80019bc:	f000 f8e6 	bl	8001b8c <I2C_MastterStop>

  // Done Transmit Frame
  p_i2c->status = I2C_OK;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2201      	movs	r2, #1
 80019c4:	731a      	strb	r2, [r3, #12]
  return I2C_OK;
 80019c6:	2301      	movs	r3, #1
}
 80019c8:	4618      	mov	r0, r3
 80019ca:	3708      	adds	r7, #8
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}

080019d0 <BSP_I2C_MasterReceive7B>:
 * @param p_i2c Pointer to the I2C configuration data structure.
 * @return Status of the I2C operation.
 */
i2c_status_t
BSP_I2C_MasterReceive7B (i2c_data_t *p_i2c)
{
 80019d0:	b590      	push	{r4, r7, lr}
 80019d2:	b085      	sub	sp, #20
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  uint32_t remaining = p_i2c->size_buffer;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	689b      	ldr	r3, [r3, #8]
 80019dc:	60fb      	str	r3, [r7, #12]
  // Start Condition
  p_i2c->status = I2C_MasterStart((I2C_TypeDef *)p_i2c->i2c_reg);
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4618      	mov	r0, r3
 80019e4:	f000 f8aa 	bl	8001b3c <I2C_MasterStart>
 80019e8:	4603      	mov	r3, r0
 80019ea:	461a      	mov	r2, r3
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	731a      	strb	r2, [r3, #12]
  if (p_i2c->status == I2C_TIMEOUT)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	7b1b      	ldrb	r3, [r3, #12]
 80019f4:	b2db      	uxtb	r3, r3
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d101      	bne.n	80019fe <BSP_I2C_MasterReceive7B+0x2e>
  {
    return I2C_TIMEOUT;
 80019fa:	2300      	movs	r3, #0
 80019fc:	e089      	b.n	8001b12 <BSP_I2C_MasterReceive7B+0x142>
  }

  // Transmit Address, Clear ADDR bit
  I2C_SetAddress7B((I2C_TypeDef *)p_i2c->i2c_reg, (uint8_t)p_i2c->address);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681a      	ldr	r2, [r3, #0]
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	89db      	ldrh	r3, [r3, #14]
 8001a06:	b29b      	uxth	r3, r3
 8001a08:	b2db      	uxtb	r3, r3
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	4610      	mov	r0, r2
 8001a0e:	f000 f8c9 	bl	8001ba4 <I2C_SetAddress7B>

  // Receive Data
  if (p_i2c->size_buffer == 1)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	689b      	ldr	r3, [r3, #8]
 8001a16:	2b01      	cmp	r3, #1
 8001a18:	d04c      	beq.n	8001ab4 <BSP_I2C_MasterReceive7B+0xe4>
  {
    goto last_byte;
  }

  while (remaining > 2)
 8001a1a:	e027      	b.n	8001a6c <BSP_I2C_MasterReceive7B+0x9c>
  {
    // Wait for RxNE to set
    p_i2c->status = I2C_WaitBitRXNE((I2C_TypeDef *)p_i2c->i2c_reg);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	4618      	mov	r0, r3
 8001a22:	f000 f935 	bl	8001c90 <I2C_WaitBitRXNE>
 8001a26:	4603      	mov	r3, r0
 8001a28:	461a      	mov	r2, r3
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	731a      	strb	r2, [r3, #12]
    if (p_i2c->status == I2C_TIMEOUT)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	7b1b      	ldrb	r3, [r3, #12]
 8001a32:	b2db      	uxtb	r3, r3
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d101      	bne.n	8001a3c <BSP_I2C_MasterReceive7B+0x6c>
    {
      return I2C_TIMEOUT;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	e06a      	b.n	8001b12 <BSP_I2C_MasterReceive7B+0x142>
    }

    // Copy the data into the buffer
    p_i2c->buffer[p_i2c->size_buffer - remaining]
        = LL_I2C_ReceiveData8((I2C_TypeDef *)p_i2c->i2c_reg);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6818      	ldr	r0, [r3, #0]
    p_i2c->buffer[p_i2c->size_buffer - remaining]
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	685a      	ldr	r2, [r3, #4]
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6899      	ldr	r1, [r3, #8]
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	1acb      	subs	r3, r1, r3
 8001a4c:	18d4      	adds	r4, r2, r3
        = LL_I2C_ReceiveData8((I2C_TypeDef *)p_i2c->i2c_reg);
 8001a4e:	f7ff ff69 	bl	8001924 <LL_I2C_ReceiveData8>
 8001a52:	4603      	mov	r3, r0
 8001a54:	7023      	strb	r3, [r4, #0]

    // Set the ACK bit to Acknowledge the data received
    p_i2c->i2c_reg->CR1 = (p_i2c->i2c_reg->CR1) | I2C_CR1_ACK_Msk;
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	681a      	ldr	r2, [r3, #0]
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001a64:	601a      	str	r2, [r3, #0]

    remaining--;
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	3b01      	subs	r3, #1
 8001a6a:	60fb      	str	r3, [r7, #12]
  while (remaining > 2)
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	2b02      	cmp	r3, #2
 8001a70:	d8d4      	bhi.n	8001a1c <BSP_I2C_MasterReceive7B+0x4c>
  }
  // Read the SECOND LAST BYTE
  // Wait for RxNE to set
  p_i2c->status = I2C_WaitBitRXNE((I2C_TypeDef *)p_i2c->i2c_reg);
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	4618      	mov	r0, r3
 8001a78:	f000 f90a 	bl	8001c90 <I2C_WaitBitRXNE>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	461a      	mov	r2, r3
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	731a      	strb	r2, [r3, #12]
  if (p_i2c->status == I2C_TIMEOUT)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	7b1b      	ldrb	r3, [r3, #12]
 8001a88:	b2db      	uxtb	r3, r3
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d101      	bne.n	8001a92 <BSP_I2C_MasterReceive7B+0xc2>
  {
    return I2C_TIMEOUT;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	e03f      	b.n	8001b12 <BSP_I2C_MasterReceive7B+0x142>
  }

  // Copy the data into the buffer
  p_i2c->buffer[p_i2c->size_buffer - remaining]
      = LL_I2C_ReceiveData8((I2C_TypeDef *)p_i2c->i2c_reg);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	6818      	ldr	r0, [r3, #0]
  p_i2c->buffer[p_i2c->size_buffer - remaining]
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	685a      	ldr	r2, [r3, #4]
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	6899      	ldr	r1, [r3, #8]
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	1acb      	subs	r3, r1, r3
 8001aa2:	18d4      	adds	r4, r2, r3
      = LL_I2C_ReceiveData8((I2C_TypeDef *)p_i2c->i2c_reg);
 8001aa4:	f7ff ff3e 	bl	8001924 <LL_I2C_ReceiveData8>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	7023      	strb	r3, [r4, #0]
  remaining--;
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	3b01      	subs	r3, #1
 8001ab0:	60fb      	str	r3, [r7, #12]
 8001ab2:	e000      	b.n	8001ab6 <BSP_I2C_MasterReceive7B+0xe6>
    goto last_byte;
 8001ab4:	bf00      	nop

last_byte:

  // Clear ACK bit
  p_i2c->i2c_reg->CR1 = (p_i2c->i2c_reg->CR1) & ~I2C_CR1_ACK_Msk;
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	681a      	ldr	r2, [r3, #0]
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001ac4:	601a      	str	r2, [r3, #0]

  // Stop I2C
  I2C_MastterStop((I2C_TypeDef *)p_i2c->i2c_reg);
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	4618      	mov	r0, r3
 8001acc:	f000 f85e 	bl	8001b8c <I2C_MastterStop>

  // Wait for RxNE to set
  p_i2c->status = I2C_WaitBitRXNE((I2C_TypeDef *)p_i2c->i2c_reg);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f000 f8db 	bl	8001c90 <I2C_WaitBitRXNE>
 8001ada:	4603      	mov	r3, r0
 8001adc:	461a      	mov	r2, r3
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	731a      	strb	r2, [r3, #12]
  if (p_i2c->status == I2C_TIMEOUT)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	7b1b      	ldrb	r3, [r3, #12]
 8001ae6:	b2db      	uxtb	r3, r3
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d101      	bne.n	8001af0 <BSP_I2C_MasterReceive7B+0x120>
  {
    return I2C_TIMEOUT;
 8001aec:	2300      	movs	r3, #0
 8001aee:	e010      	b.n	8001b12 <BSP_I2C_MasterReceive7B+0x142>
  }

  // Copy the data into the buffer
  p_i2c->buffer[p_i2c->size_buffer - remaining]
      = LL_I2C_ReceiveData8((I2C_TypeDef *)p_i2c->i2c_reg);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	6818      	ldr	r0, [r3, #0]
  p_i2c->buffer[p_i2c->size_buffer - remaining]
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	685a      	ldr	r2, [r3, #4]
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6899      	ldr	r1, [r3, #8]
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	1acb      	subs	r3, r1, r3
 8001b00:	18d4      	adds	r4, r2, r3
      = LL_I2C_ReceiveData8((I2C_TypeDef *)p_i2c->i2c_reg);
 8001b02:	f7ff ff0f 	bl	8001924 <LL_I2C_ReceiveData8>
 8001b06:	4603      	mov	r3, r0
 8001b08:	7023      	strb	r3, [r4, #0]

  // Done Receive Frame
  p_i2c->status = I2C_OK;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	2201      	movs	r2, #1
 8001b0e:	731a      	strb	r2, [r3, #12]
  return I2C_OK;
 8001b10:	2301      	movs	r3, #1
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	3714      	adds	r7, #20
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd90      	pop	{r4, r7, pc}
	...

08001b1c <BSP_I2C_TimeOut>:
 * This function decrements the u32_timer_wait_set variable used for handling I2C
 * timeouts.
 */
void
BSP_I2C_TimeOut (void)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	af00      	add	r7, sp, #0
  if (u32_timer_wait_set >= 0)
 8001b20:	4b05      	ldr	r3, [pc, #20]	@ (8001b38 <BSP_I2C_TimeOut+0x1c>)
 8001b22:	681b      	ldr	r3, [r3, #0]
  {
    u32_timer_wait_set--;
 8001b24:	4b04      	ldr	r3, [pc, #16]	@ (8001b38 <BSP_I2C_TimeOut+0x1c>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	3b01      	subs	r3, #1
 8001b2a:	4a03      	ldr	r2, [pc, #12]	@ (8001b38 <BSP_I2C_TimeOut+0x1c>)
 8001b2c:	6013      	str	r3, [r2, #0]
  }
}
 8001b2e:	bf00      	nop
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bc80      	pop	{r7}
 8001b34:	4770      	bx	lr
 8001b36:	bf00      	nop
 8001b38:	2000046c 	.word	0x2000046c

08001b3c <I2C_MasterStart>:
 * @param _i2c_reg Pointer to the I2C peripheral instance.
 * @return Status of the I2C operation.
 */
static i2c_status_t
I2C_MasterStart (I2C_TypeDef *_i2c_reg)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b082      	sub	sp, #8
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  _i2c_reg->CR1 |= I2C_CR1_ACK_Msk;   // Enable the ACK
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	601a      	str	r2, [r3, #0]
  _i2c_reg->CR1 |= I2C_CR1_START_Msk; // Generate START
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	601a      	str	r2, [r3, #0]

  // Wait for PE bit to set
  u32_timer_wait_set = TIMEOUT_WAIT_SET;
 8001b5c:	4b0a      	ldr	r3, [pc, #40]	@ (8001b88 <I2C_MasterStart+0x4c>)
 8001b5e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001b62:	601a      	str	r2, [r3, #0]
  while (LL_I2C_IsEnabled(_i2c_reg))
 8001b64:	e005      	b.n	8001b72 <I2C_MasterStart+0x36>
  {
    if (u32_timer_wait_set == 0)
 8001b66:	4b08      	ldr	r3, [pc, #32]	@ (8001b88 <I2C_MasterStart+0x4c>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d101      	bne.n	8001b72 <I2C_MasterStart+0x36>
    {
      return I2C_TIMEOUT;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	e006      	b.n	8001b80 <I2C_MasterStart+0x44>
  while (LL_I2C_IsEnabled(_i2c_reg))
 8001b72:	6878      	ldr	r0, [r7, #4]
 8001b74:	f7ff fe5c 	bl	8001830 <LL_I2C_IsEnabled>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d1f3      	bne.n	8001b66 <I2C_MasterStart+0x2a>
    }
  }
  return I2C_OK;
 8001b7e:	2301      	movs	r3, #1
}
 8001b80:	4618      	mov	r0, r3
 8001b82:	3708      	adds	r7, #8
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	2000046c 	.word	0x2000046c

08001b8c <I2C_MastterStop>:
 *
 * @param _i2c_reg Pointer to the I2C peripheral instance.
 */
static void
I2C_MastterStop (I2C_TypeDef *_i2c_reg)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b082      	sub	sp, #8
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  LL_I2C_GenerateStopCondition(_i2c_reg);
 8001b94:	6878      	ldr	r0, [r7, #4]
 8001b96:	f7ff feb6 	bl	8001906 <LL_I2C_GenerateStopCondition>
}
 8001b9a:	bf00      	nop
 8001b9c:	3708      	adds	r7, #8
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd80      	pop	{r7, pc}
	...

08001ba4 <I2C_SetAddress7B>:
 * @param _address 7-bit address of the I2C device.
 * @return Status of the I2C operation.
 */
static i2c_status_t
I2C_SetAddress7B (I2C_TypeDef *_i2c_reg, uint8_t _address)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b082      	sub	sp, #8
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
 8001bac:	460b      	mov	r3, r1
 8001bae:	70fb      	strb	r3, [r7, #3]
  // Send the address
  I2C1->DR = _address;
 8001bb0:	4a0d      	ldr	r2, [pc, #52]	@ (8001be8 <I2C_SetAddress7B+0x44>)
 8001bb2:	78fb      	ldrb	r3, [r7, #3]
 8001bb4:	6113      	str	r3, [r2, #16]

  // Wait for ADDR bit to set
  u32_timer_wait_set = TIMEOUT_WAIT_SET;
 8001bb6:	4b0d      	ldr	r3, [pc, #52]	@ (8001bec <I2C_SetAddress7B+0x48>)
 8001bb8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001bbc:	601a      	str	r2, [r3, #0]
  while (!LL_I2C_IsActiveFlag_ADDR(_i2c_reg))
 8001bbe:	e005      	b.n	8001bcc <I2C_SetAddress7B+0x28>
  {
    if (u32_timer_wait_set == 0)
 8001bc0:	4b0a      	ldr	r3, [pc, #40]	@ (8001bec <I2C_SetAddress7B+0x48>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d101      	bne.n	8001bcc <I2C_SetAddress7B+0x28>
    {
      return I2C_TIMEOUT;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	e009      	b.n	8001be0 <I2C_SetAddress7B+0x3c>
  while (!LL_I2C_IsActiveFlag_ADDR(_i2c_reg))
 8001bcc:	6878      	ldr	r0, [r7, #4]
 8001bce:	f7ff fe77 	bl	80018c0 <LL_I2C_IsActiveFlag_ADDR>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d0f3      	beq.n	8001bc0 <I2C_SetAddress7B+0x1c>
    }
  }

  // Read SR1 and SR2 to clear the ADDR bit
  LL_I2C_ClearFlag_ADDR(_i2c_reg);
 8001bd8:	6878      	ldr	r0, [r7, #4]
 8001bda:	f7ff fe83 	bl	80018e4 <LL_I2C_ClearFlag_ADDR>

  return I2C_OK;
 8001bde:	2301      	movs	r3, #1
}
 8001be0:	4618      	mov	r0, r3
 8001be2:	3708      	adds	r7, #8
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	40005400 	.word	0x40005400
 8001bec:	2000046c 	.word	0x2000046c

08001bf0 <I2C_TransmitData7B>:
 * @param _buffer  Pointer to the data buffer.
 * @return Status of the I2C operation.
 */
static i2c_status_t
I2C_TransmitData7B (I2C_TypeDef *_i2c_reg, uint32_t _size, uint8_t *_buffer)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b084      	sub	sp, #16
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	60f8      	str	r0, [r7, #12]
 8001bf8:	60b9      	str	r1, [r7, #8]
 8001bfa:	607a      	str	r2, [r7, #4]
  // Wait for TXE bit to set
  u32_timer_wait_set = TIMEOUT_WAIT_SET;
 8001bfc:	4b22      	ldr	r3, [pc, #136]	@ (8001c88 <I2C_TransmitData7B+0x98>)
 8001bfe:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001c02:	601a      	str	r2, [r3, #0]
  while (!LL_I2C_IsActiveFlag_TXE(_i2c_reg))
 8001c04:	e005      	b.n	8001c12 <I2C_TransmitData7B+0x22>
  {
    if (u32_timer_wait_set == 0)
 8001c06:	4b20      	ldr	r3, [pc, #128]	@ (8001c88 <I2C_TransmitData7B+0x98>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d101      	bne.n	8001c12 <I2C_TransmitData7B+0x22>
    {
      return I2C_TIMEOUT;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	e035      	b.n	8001c7e <I2C_TransmitData7B+0x8e>
  while (!LL_I2C_IsActiveFlag_TXE(_i2c_reg))
 8001c12:	68f8      	ldr	r0, [r7, #12]
 8001c14:	f7ff fe1e 	bl	8001854 <LL_I2C_IsActiveFlag_TXE>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d0f3      	beq.n	8001c06 <I2C_TransmitData7B+0x16>
    }
  }

  while (_size > 0)
 8001c1e:	e019      	b.n	8001c54 <I2C_TransmitData7B+0x64>
  {
    // Wait for TXE bit to set
    u32_timer_wait_set = TIMEOUT_WAIT_SET;
 8001c20:	4b19      	ldr	r3, [pc, #100]	@ (8001c88 <I2C_TransmitData7B+0x98>)
 8001c22:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001c26:	601a      	str	r2, [r3, #0]
    while (!LL_I2C_IsActiveFlag_TXE(_i2c_reg))
 8001c28:	e005      	b.n	8001c36 <I2C_TransmitData7B+0x46>
    {
      if (u32_timer_wait_set == 0)
 8001c2a:	4b17      	ldr	r3, [pc, #92]	@ (8001c88 <I2C_TransmitData7B+0x98>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d101      	bne.n	8001c36 <I2C_TransmitData7B+0x46>
      {
        return I2C_TIMEOUT;
 8001c32:	2300      	movs	r3, #0
 8001c34:	e023      	b.n	8001c7e <I2C_TransmitData7B+0x8e>
    while (!LL_I2C_IsActiveFlag_TXE(_i2c_reg))
 8001c36:	68f8      	ldr	r0, [r7, #12]
 8001c38:	f7ff fe0c 	bl	8001854 <LL_I2C_IsActiveFlag_TXE>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d0f3      	beq.n	8001c2a <I2C_TransmitData7B+0x3a>
      }
    }

    // Transmit Data
    I2C1->DR = (uint32_t)*_buffer++;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	1c5a      	adds	r2, r3, #1
 8001c46:	607a      	str	r2, [r7, #4]
 8001c48:	781a      	ldrb	r2, [r3, #0]
 8001c4a:	4b10      	ldr	r3, [pc, #64]	@ (8001c8c <I2C_TransmitData7B+0x9c>)
 8001c4c:	611a      	str	r2, [r3, #16]
    _size--;
 8001c4e:	68bb      	ldr	r3, [r7, #8]
 8001c50:	3b01      	subs	r3, #1
 8001c52:	60bb      	str	r3, [r7, #8]
  while (_size > 0)
 8001c54:	68bb      	ldr	r3, [r7, #8]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d1e2      	bne.n	8001c20 <I2C_TransmitData7B+0x30>
  }

  // Wait for BTF to set
  u32_timer_wait_set = TIMEOUT_WAIT_SET;
 8001c5a:	4b0b      	ldr	r3, [pc, #44]	@ (8001c88 <I2C_TransmitData7B+0x98>)
 8001c5c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001c60:	601a      	str	r2, [r3, #0]
  while (!LL_I2C_IsActiveFlag_BTF(_i2c_reg))
 8001c62:	e005      	b.n	8001c70 <I2C_TransmitData7B+0x80>
  {
    if (u32_timer_wait_set == 0)
 8001c64:	4b08      	ldr	r3, [pc, #32]	@ (8001c88 <I2C_TransmitData7B+0x98>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d101      	bne.n	8001c70 <I2C_TransmitData7B+0x80>
    {
      return I2C_TIMEOUT;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	e006      	b.n	8001c7e <I2C_TransmitData7B+0x8e>
  while (!LL_I2C_IsActiveFlag_BTF(_i2c_reg))
 8001c70:	68f8      	ldr	r0, [r7, #12]
 8001c72:	f7ff fe01 	bl	8001878 <LL_I2C_IsActiveFlag_BTF>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d0f3      	beq.n	8001c64 <I2C_TransmitData7B+0x74>
    }
  }

  return I2C_OK;
 8001c7c:	2301      	movs	r3, #1
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	3710      	adds	r7, #16
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	2000046c 	.word	0x2000046c
 8001c8c:	40005400 	.word	0x40005400

08001c90 <I2C_WaitBitRXNE>:
 * @param _i2c_reg Pointer to the I2C peripheral instance.
 * @return Status of the I2C operation.
 */
static i2c_status_t
I2C_WaitBitRXNE (I2C_TypeDef *_i2c_reg)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b082      	sub	sp, #8
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  u32_timer_wait_set = TIMEOUT_WAIT_SET;
 8001c98:	4b0a      	ldr	r3, [pc, #40]	@ (8001cc4 <I2C_WaitBitRXNE+0x34>)
 8001c9a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001c9e:	601a      	str	r2, [r3, #0]
  while (!LL_I2C_IsActiveFlag_RXNE(_i2c_reg))
 8001ca0:	e005      	b.n	8001cae <I2C_WaitBitRXNE+0x1e>
  {
    if (u32_timer_wait_set == 0)
 8001ca2:	4b08      	ldr	r3, [pc, #32]	@ (8001cc4 <I2C_WaitBitRXNE+0x34>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d101      	bne.n	8001cae <I2C_WaitBitRXNE+0x1e>
    {
      return I2C_TIMEOUT;
 8001caa:	2300      	movs	r3, #0
 8001cac:	e006      	b.n	8001cbc <I2C_WaitBitRXNE+0x2c>
  while (!LL_I2C_IsActiveFlag_RXNE(_i2c_reg))
 8001cae:	6878      	ldr	r0, [r7, #4]
 8001cb0:	f7ff fdf4 	bl	800189c <LL_I2C_IsActiveFlag_RXNE>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d0f3      	beq.n	8001ca2 <I2C_WaitBitRXNE+0x12>
    }
  }
  return I2C_OK;
 8001cba:	2301      	movs	r3, #1
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	3708      	adds	r7, #8
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}
 8001cc4:	2000046c 	.word	0x2000046c

08001cc8 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b083      	sub	sp, #12
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f043 0201 	orr.w	r2, r3, #1
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	601a      	str	r2, [r3, #0]
}
 8001cdc:	bf00      	nop
 8001cde:	370c      	adds	r7, #12
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bc80      	pop	{r7}
 8001ce4:	4770      	bx	lr

08001ce6 <LL_TIM_SetPrescaler>:
  * @param  TIMx Timer instance
  * @param  Prescaler between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
{
 8001ce6:	b480      	push	{r7}
 8001ce8:	b083      	sub	sp, #12
 8001cea:	af00      	add	r7, sp, #0
 8001cec:	6078      	str	r0, [r7, #4]
 8001cee:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	683a      	ldr	r2, [r7, #0]
 8001cf4:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001cf6:	bf00      	nop
 8001cf8:	370c      	adds	r7, #12
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bc80      	pop	{r7}
 8001cfe:	4770      	bx	lr

08001d00 <LL_TIM_SetAutoReload>:
  * @param  TIMx Timer instance
  * @param  AutoReload between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
{
 8001d00:	b480      	push	{r7}
 8001d02:	b083      	sub	sp, #12
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
 8001d08:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	683a      	ldr	r2, [r7, #0]
 8001d0e:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8001d10:	bf00      	nop
 8001d12:	370c      	adds	r7, #12
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bc80      	pop	{r7}
 8001d18:	4770      	bx	lr

08001d1a <LL_TIM_CC_EnableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8001d1a:	b480      	push	{r7}
 8001d1c:	b083      	sub	sp, #12
 8001d1e:	af00      	add	r7, sp, #0
 8001d20:	6078      	str	r0, [r7, #4]
 8001d22:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	6a1a      	ldr	r2, [r3, #32]
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	431a      	orrs	r2, r3
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	621a      	str	r2, [r3, #32]
}
 8001d30:	bf00      	nop
 8001d32:	370c      	adds	r7, #12
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bc80      	pop	{r7}
 8001d38:	4770      	bx	lr
	...

08001d3c <LL_TIM_OC_SetMode>:
  *         @arg @ref LL_TIM_OCMODE_PWM1
  *         @arg @ref LL_TIM_OCMODE_PWM2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetMode(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Mode)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	b087      	sub	sp, #28
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	60f8      	str	r0, [r7, #12]
 8001d44:	60b9      	str	r1, [r7, #8]
 8001d46:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8001d48:	68bb      	ldr	r3, [r7, #8]
 8001d4a:	2b01      	cmp	r3, #1
 8001d4c:	d01c      	beq.n	8001d88 <LL_TIM_OC_SetMode+0x4c>
 8001d4e:	68bb      	ldr	r3, [r7, #8]
 8001d50:	2b04      	cmp	r3, #4
 8001d52:	d017      	beq.n	8001d84 <LL_TIM_OC_SetMode+0x48>
 8001d54:	68bb      	ldr	r3, [r7, #8]
 8001d56:	2b10      	cmp	r3, #16
 8001d58:	d012      	beq.n	8001d80 <LL_TIM_OC_SetMode+0x44>
 8001d5a:	68bb      	ldr	r3, [r7, #8]
 8001d5c:	2b40      	cmp	r3, #64	@ 0x40
 8001d5e:	d00d      	beq.n	8001d7c <LL_TIM_OC_SetMode+0x40>
 8001d60:	68bb      	ldr	r3, [r7, #8]
 8001d62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001d66:	d007      	beq.n	8001d78 <LL_TIM_OC_SetMode+0x3c>
 8001d68:	68bb      	ldr	r3, [r7, #8]
 8001d6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d6e:	d101      	bne.n	8001d74 <LL_TIM_OC_SetMode+0x38>
 8001d70:	2305      	movs	r3, #5
 8001d72:	e00a      	b.n	8001d8a <LL_TIM_OC_SetMode+0x4e>
 8001d74:	2306      	movs	r3, #6
 8001d76:	e008      	b.n	8001d8a <LL_TIM_OC_SetMode+0x4e>
 8001d78:	2304      	movs	r3, #4
 8001d7a:	e006      	b.n	8001d8a <LL_TIM_OC_SetMode+0x4e>
 8001d7c:	2303      	movs	r3, #3
 8001d7e:	e004      	b.n	8001d8a <LL_TIM_OC_SetMode+0x4e>
 8001d80:	2302      	movs	r3, #2
 8001d82:	e002      	b.n	8001d8a <LL_TIM_OC_SetMode+0x4e>
 8001d84:	2301      	movs	r3, #1
 8001d86:	e000      	b.n	8001d8a <LL_TIM_OC_SetMode+0x4e>
 8001d88:	2300      	movs	r3, #0
 8001d8a:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	3318      	adds	r3, #24
 8001d90:	4619      	mov	r1, r3
 8001d92:	7dfb      	ldrb	r3, [r7, #23]
 8001d94:	4a0d      	ldr	r2, [pc, #52]	@ (8001dcc <LL_TIM_OC_SetMode+0x90>)
 8001d96:	5cd3      	ldrb	r3, [r2, r3]
 8001d98:	440b      	add	r3, r1
 8001d9a:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8001d9c:	693b      	ldr	r3, [r7, #16]
 8001d9e:	681a      	ldr	r2, [r3, #0]
 8001da0:	7dfb      	ldrb	r3, [r7, #23]
 8001da2:	490b      	ldr	r1, [pc, #44]	@ (8001dd0 <LL_TIM_OC_SetMode+0x94>)
 8001da4:	5ccb      	ldrb	r3, [r1, r3]
 8001da6:	4619      	mov	r1, r3
 8001da8:	2373      	movs	r3, #115	@ 0x73
 8001daa:	408b      	lsls	r3, r1
 8001dac:	43db      	mvns	r3, r3
 8001dae:	401a      	ands	r2, r3
 8001db0:	7dfb      	ldrb	r3, [r7, #23]
 8001db2:	4907      	ldr	r1, [pc, #28]	@ (8001dd0 <LL_TIM_OC_SetMode+0x94>)
 8001db4:	5ccb      	ldrb	r3, [r1, r3]
 8001db6:	4619      	mov	r1, r3
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	408b      	lsls	r3, r1
 8001dbc:	431a      	orrs	r2, r3
 8001dbe:	693b      	ldr	r3, [r7, #16]
 8001dc0:	601a      	str	r2, [r3, #0]
}
 8001dc2:	bf00      	nop
 8001dc4:	371c      	adds	r7, #28
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bc80      	pop	{r7}
 8001dca:	4770      	bx	lr
 8001dcc:	08008dc4 	.word	0x08008dc4
 8001dd0:	08008dcc 	.word	0x08008dcc

08001dd4 <LL_TIM_OC_SetCompareCH1>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	b083      	sub	sp, #12
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
 8001ddc:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	683a      	ldr	r2, [r7, #0]
 8001de2:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001de4:	bf00      	nop
 8001de6:	370c      	adds	r7, #12
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bc80      	pop	{r7}
 8001dec:	4770      	bx	lr

08001dee <LL_TIM_EnableAllOutputs>:
  * @rmtoll BDTR         MOE           LL_TIM_EnableAllOutputs
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableAllOutputs(TIM_TypeDef *TIMx)
{
 8001dee:	b480      	push	{r7}
 8001df0:	b083      	sub	sp, #12
 8001df2:	af00      	add	r7, sp, #0
 8001df4:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dfa:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	645a      	str	r2, [r3, #68]	@ 0x44
}
 8001e02:	bf00      	nop
 8001e04:	370c      	adds	r7, #12
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bc80      	pop	{r7}
 8001e0a:	4770      	bx	lr

08001e0c <BSP_PWM_EnableTimer>:
 *    PUBLIC FUNCTIONS
 **********************/

void
BSP_PWM_EnableTimer (pwm_cfg_t *pwm_cfg)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b084      	sub	sp, #16
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  uint32_t u32_mode;

  if ((pwm_cfg->output == PWM_POSITIVE)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	7c1b      	ldrb	r3, [r3, #16]
 8001e18:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8001e1c:	b2db      	uxtb	r3, r3
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d006      	beq.n	8001e30 <BSP_PWM_EnableTimer+0x24>
      || (pwm_cfg->output == PWM_POSITIVE_NEGATIVE))
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	7c1b      	ldrb	r3, [r3, #16]
 8001e26:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8001e2a:	b2db      	uxtb	r3, r3
 8001e2c:	2b01      	cmp	r3, #1
 8001e2e:	d11e      	bne.n	8001e6e <BSP_PWM_EnableTimer+0x62>
  {
    if (pwm_cfg->channel == PWM_CHANNEL_1)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	68db      	ldr	r3, [r3, #12]
 8001e34:	2b01      	cmp	r3, #1
 8001e36:	d102      	bne.n	8001e3e <BSP_PWM_EnableTimer+0x32>
    {
      u32_mode = TIM_CCER_CC1E;
 8001e38:	2301      	movs	r3, #1
 8001e3a:	60fb      	str	r3, [r7, #12]
 8001e3c:	e017      	b.n	8001e6e <BSP_PWM_EnableTimer+0x62>
    }
    else if (pwm_cfg->channel == PWM_CHANNEL_2)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	68db      	ldr	r3, [r3, #12]
 8001e42:	2b10      	cmp	r3, #16
 8001e44:	d102      	bne.n	8001e4c <BSP_PWM_EnableTimer+0x40>
    {
      u32_mode = TIM_CCER_CC2E;
 8001e46:	2310      	movs	r3, #16
 8001e48:	60fb      	str	r3, [r7, #12]
 8001e4a:	e010      	b.n	8001e6e <BSP_PWM_EnableTimer+0x62>
    }
    else if (pwm_cfg->channel == PWM_CHANNEL_3)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	68db      	ldr	r3, [r3, #12]
 8001e50:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001e54:	d103      	bne.n	8001e5e <BSP_PWM_EnableTimer+0x52>
    {
      u32_mode = TIM_CCER_CC3E;
 8001e56:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e5a:	60fb      	str	r3, [r7, #12]
 8001e5c:	e007      	b.n	8001e6e <BSP_PWM_EnableTimer+0x62>
    }
    else if (pwm_cfg->channel == PWM_CHANNEL_4)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	68db      	ldr	r3, [r3, #12]
 8001e62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001e66:	d102      	bne.n	8001e6e <BSP_PWM_EnableTimer+0x62>
    {
      u32_mode = TIM_CCER_CC4E;
 8001e68:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e6c:	60fb      	str	r3, [r7, #12]
    }
  }
  if (pwm_cfg->output == PWM_POSITIVE_NEGATIVE)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	7c1b      	ldrb	r3, [r3, #16]
 8001e72:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8001e76:	b2db      	uxtb	r3, r3
 8001e78:	2b01      	cmp	r3, #1
 8001e7a:	d11a      	bne.n	8001eb2 <BSP_PWM_EnableTimer+0xa6>
  {
    if (pwm_cfg->channel == PWM_CHANNEL_1)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	68db      	ldr	r3, [r3, #12]
 8001e80:	2b01      	cmp	r3, #1
 8001e82:	d104      	bne.n	8001e8e <BSP_PWM_EnableTimer+0x82>
    {
      u32_mode |= TIM_CCER_CC1NE;
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	f043 0304 	orr.w	r3, r3, #4
 8001e8a:	60fb      	str	r3, [r7, #12]
 8001e8c:	e011      	b.n	8001eb2 <BSP_PWM_EnableTimer+0xa6>
    }
    else if (pwm_cfg->channel == PWM_CHANNEL_2)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	68db      	ldr	r3, [r3, #12]
 8001e92:	2b10      	cmp	r3, #16
 8001e94:	d104      	bne.n	8001ea0 <BSP_PWM_EnableTimer+0x94>
    {
      u32_mode |= TIM_CCER_CC2NE;
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001e9c:	60fb      	str	r3, [r7, #12]
 8001e9e:	e008      	b.n	8001eb2 <BSP_PWM_EnableTimer+0xa6>
    }
    else if (pwm_cfg->channel == PWM_CHANNEL_3)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	68db      	ldr	r3, [r3, #12]
 8001ea4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001ea8:	d103      	bne.n	8001eb2 <BSP_PWM_EnableTimer+0xa6>
    {
      u32_mode |= TIM_CCER_CC3NE;
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001eb0:	60fb      	str	r3, [r7, #12]
    }
  }

  // Configure Channel of Timer PWM Mode
  LL_TIM_OC_SetMode(
      (TIM_TypeDef *)pwm_cfg->p_tim, pwm_cfg->channel, LL_TIM_OCMODE_PWM1);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6818      	ldr	r0, [r3, #0]
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	68db      	ldr	r3, [r3, #12]
  LL_TIM_OC_SetMode(
 8001eba:	2260      	movs	r2, #96	@ 0x60
 8001ebc:	4619      	mov	r1, r3
 8001ebe:	f7ff ff3d 	bl	8001d3c <LL_TIM_OC_SetMode>

  // Enable Channel of Timer
  LL_TIM_CC_EnableChannel((TIM_TypeDef *)pwm_cfg->p_tim, u32_mode);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	68f9      	ldr	r1, [r7, #12]
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f7ff ff26 	bl	8001d1a <LL_TIM_CC_EnableChannel>

  // Enable Main output
  LL_TIM_EnableAllOutputs((TIM_TypeDef *)pwm_cfg->p_tim);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f7ff ff8b 	bl	8001dee <LL_TIM_EnableAllOutputs>

  // Enable Timer
  LL_TIM_EnableCounter((TIM_TypeDef *)pwm_cfg->p_tim);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4618      	mov	r0, r3
 8001ede:	f7ff fef3 	bl	8001cc8 <LL_TIM_EnableCounter>
}
 8001ee2:	bf00      	nop
 8001ee4:	3710      	adds	r7, #16
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}

08001eea <BSP_PWM_SetParameterProcess>:
 * @note Ensure that the `pwm_cfg` structure is properly initialized before
 * calling this function.
 */
void
BSP_PWM_SetParameterProcess (pwm_cfg_t *pwm_cfg)
{
 8001eea:	b580      	push	{r7, lr}
 8001eec:	b082      	sub	sp, #8
 8001eee:	af00      	add	r7, sp, #0
 8001ef0:	6078      	str	r0, [r7, #4]
  // Set value for PSC (Prescaler)
  LL_TIM_SetPrescaler((TIM_TypeDef *)pwm_cfg->p_tim, pwm_cfg->u16_prescaler);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681a      	ldr	r2, [r3, #0]
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	891b      	ldrh	r3, [r3, #8]
 8001efa:	b29b      	uxth	r3, r3
 8001efc:	4619      	mov	r1, r3
 8001efe:	4610      	mov	r0, r2
 8001f00:	f7ff fef1 	bl	8001ce6 <LL_TIM_SetPrescaler>

  // Set value for ARR (Auto-Reload Register)
  LL_TIM_SetAutoReload((TIM_TypeDef *)pwm_cfg->p_tim, pwm_cfg->u16_reg_auto_reload);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681a      	ldr	r2, [r3, #0]
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	889b      	ldrh	r3, [r3, #4]
 8001f0c:	b29b      	uxth	r3, r3
 8001f0e:	4619      	mov	r1, r3
 8001f10:	4610      	mov	r0, r2
 8001f12:	f7ff fef5 	bl	8001d00 <LL_TIM_SetAutoReload>

  // Set value for CRR (Compare Register)
  LL_TIM_OC_SetCompareCH1((TIM_TypeDef *)pwm_cfg->p_tim, pwm_cfg->u16_reg_compare);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681a      	ldr	r2, [r3, #0]
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	88db      	ldrh	r3, [r3, #6]
 8001f1e:	b29b      	uxth	r3, r3
 8001f20:	4619      	mov	r1, r3
 8001f22:	4610      	mov	r0, r2
 8001f24:	f7ff ff56 	bl	8001dd4 <LL_TIM_OC_SetCompareCH1>
 8001f28:	bf00      	nop
 8001f2a:	3708      	adds	r7, #8
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}

08001f30 <BSP_SYSTICK_TimerStart>:
 *
 * This function enables the SysTick timer.
 */
void
BSP_SYSTICK_TimerStart (void)
{
 8001f30:	b480      	push	{r7}
 8001f32:	af00      	add	r7, sp, #0

  SysTick->CTRL |= SysTick_CTRL_ENABLE_Msk;
 8001f34:	4b04      	ldr	r3, [pc, #16]	@ (8001f48 <BSP_SYSTICK_TimerStart+0x18>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4a03      	ldr	r2, [pc, #12]	@ (8001f48 <BSP_SYSTICK_TimerStart+0x18>)
 8001f3a:	f043 0301 	orr.w	r3, r3, #1
 8001f3e:	6013      	str	r3, [r2, #0]
}
 8001f40:	bf00      	nop
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bc80      	pop	{r7}
 8001f46:	4770      	bx	lr
 8001f48:	e000e010 	.word	0xe000e010

08001f4c <LL_USART_IsActiveFlag_FE>:
  * @rmtoll SR           FE            LL_USART_IsActiveFlag_FE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_FE(const USART_TypeDef *USARTx)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	b083      	sub	sp, #12
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_FE) == (USART_SR_FE));
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f003 0302 	and.w	r3, r3, #2
 8001f5c:	2b02      	cmp	r3, #2
 8001f5e:	bf0c      	ite	eq
 8001f60:	2301      	moveq	r3, #1
 8001f62:	2300      	movne	r3, #0
 8001f64:	b2db      	uxtb	r3, r3
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	370c      	adds	r7, #12
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bc80      	pop	{r7}
 8001f6e:	4770      	bx	lr

08001f70 <LL_USART_IsActiveFlag_NE>:
  * @rmtoll SR           NF            LL_USART_IsActiveFlag_NE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_NE(const USART_TypeDef *USARTx)
{
 8001f70:	b480      	push	{r7}
 8001f72:	b083      	sub	sp, #12
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_NE) == (USART_SR_NE));
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f003 0304 	and.w	r3, r3, #4
 8001f80:	2b04      	cmp	r3, #4
 8001f82:	bf0c      	ite	eq
 8001f84:	2301      	moveq	r3, #1
 8001f86:	2300      	movne	r3, #0
 8001f88:	b2db      	uxtb	r3, r3
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	370c      	adds	r7, #12
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bc80      	pop	{r7}
 8001f92:	4770      	bx	lr

08001f94 <LL_USART_IsActiveFlag_ORE>:
  * @rmtoll SR           ORE           LL_USART_IsActiveFlag_ORE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_ORE(const USART_TypeDef *USARTx)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b083      	sub	sp, #12
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_ORE) == (USART_SR_ORE));
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f003 0308 	and.w	r3, r3, #8
 8001fa4:	2b08      	cmp	r3, #8
 8001fa6:	bf0c      	ite	eq
 8001fa8:	2301      	moveq	r3, #1
 8001faa:	2300      	movne	r3, #0
 8001fac:	b2db      	uxtb	r3, r3
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	370c      	adds	r7, #12
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bc80      	pop	{r7}
 8001fb6:	4770      	bx	lr

08001fb8 <LL_USART_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_USART_IsActiveFlag_RXNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE(const USART_TypeDef *USARTx)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b083      	sub	sp, #12
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f003 0320 	and.w	r3, r3, #32
 8001fc8:	2b20      	cmp	r3, #32
 8001fca:	bf0c      	ite	eq
 8001fcc:	2301      	moveq	r3, #1
 8001fce:	2300      	movne	r3, #0
 8001fd0:	b2db      	uxtb	r3, r3
}
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	370c      	adds	r7, #12
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bc80      	pop	{r7}
 8001fda:	4770      	bx	lr

08001fdc <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(const USART_TypeDef *USARTx)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b083      	sub	sp, #12
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fec:	2b80      	cmp	r3, #128	@ 0x80
 8001fee:	bf0c      	ite	eq
 8001ff0:	2301      	moveq	r3, #1
 8001ff2:	2300      	movne	r3, #0
 8001ff4:	b2db      	uxtb	r3, r3
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	370c      	adds	r7, #12
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bc80      	pop	{r7}
 8001ffe:	4770      	bx	lr

08002000 <LL_USART_ClearFlag_FE>:
  * @rmtoll SR           FE            LL_USART_ClearFlag_FE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_FE(USART_TypeDef *USARTx)
{
 8002000:	b480      	push	{r7}
 8002002:	b085      	sub	sp, #20
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  tmpreg = USARTx->SR;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 800200e:	68fb      	ldr	r3, [r7, #12]
  tmpreg = USARTx->DR;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 8002016:	68fb      	ldr	r3, [r7, #12]
}
 8002018:	bf00      	nop
 800201a:	3714      	adds	r7, #20
 800201c:	46bd      	mov	sp, r7
 800201e:	bc80      	pop	{r7}
 8002020:	4770      	bx	lr

08002022 <LL_USART_ClearFlag_NE>:
  * @rmtoll SR           NF            LL_USART_ClearFlag_NE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_NE(USART_TypeDef *USARTx)
{
 8002022:	b480      	push	{r7}
 8002024:	b085      	sub	sp, #20
 8002026:	af00      	add	r7, sp, #0
 8002028:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  tmpreg = USARTx->SR;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 8002030:	68fb      	ldr	r3, [r7, #12]
  tmpreg = USARTx->DR;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	685b      	ldr	r3, [r3, #4]
 8002036:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 8002038:	68fb      	ldr	r3, [r7, #12]
}
 800203a:	bf00      	nop
 800203c:	3714      	adds	r7, #20
 800203e:	46bd      	mov	sp, r7
 8002040:	bc80      	pop	{r7}
 8002042:	4770      	bx	lr

08002044 <LL_USART_ClearFlag_ORE>:
  * @rmtoll SR           ORE           LL_USART_ClearFlag_ORE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_ORE(USART_TypeDef *USARTx)
{
 8002044:	b480      	push	{r7}
 8002046:	b085      	sub	sp, #20
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  tmpreg = USARTx->SR;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 8002052:	68fb      	ldr	r3, [r7, #12]
  tmpreg = USARTx->DR;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 800205a:	68fb      	ldr	r3, [r7, #12]
}
 800205c:	bf00      	nop
 800205e:	3714      	adds	r7, #20
 8002060:	46bd      	mov	sp, r7
 8002062:	bc80      	pop	{r7}
 8002064:	4770      	bx	lr

08002066 <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 8002066:	b480      	push	{r7}
 8002068:	b089      	sub	sp, #36	@ 0x24
 800206a:	af00      	add	r7, sp, #0
 800206c:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	330c      	adds	r3, #12
 8002072:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	e853 3f00 	ldrex	r3, [r3]
 800207a:	60bb      	str	r3, [r7, #8]
   return(result);
 800207c:	68bb      	ldr	r3, [r7, #8]
 800207e:	f043 0320 	orr.w	r3, r3, #32
 8002082:	61fb      	str	r3, [r7, #28]
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	330c      	adds	r3, #12
 8002088:	69fa      	ldr	r2, [r7, #28]
 800208a:	61ba      	str	r2, [r7, #24]
 800208c:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800208e:	6979      	ldr	r1, [r7, #20]
 8002090:	69ba      	ldr	r2, [r7, #24]
 8002092:	e841 2300 	strex	r3, r2, [r1]
 8002096:	613b      	str	r3, [r7, #16]
   return(result);
 8002098:	693b      	ldr	r3, [r7, #16]
 800209a:	2b00      	cmp	r3, #0
 800209c:	d1e7      	bne.n	800206e <LL_USART_EnableIT_RXNE+0x8>
}
 800209e:	bf00      	nop
 80020a0:	bf00      	nop
 80020a2:	3724      	adds	r7, #36	@ 0x24
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bc80      	pop	{r7}
 80020a8:	4770      	bx	lr

080020aa <LL_USART_EnableIT_TXE>:
  * @rmtoll CR1          TXEIE         LL_USART_EnableIT_TXE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_TXE(USART_TypeDef *USARTx)
{
 80020aa:	b480      	push	{r7}
 80020ac:	b089      	sub	sp, #36	@ 0x24
 80020ae:	af00      	add	r7, sp, #0
 80020b0:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TXEIE);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	330c      	adds	r3, #12
 80020b6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	e853 3f00 	ldrex	r3, [r3]
 80020be:	60bb      	str	r3, [r7, #8]
   return(result);
 80020c0:	68bb      	ldr	r3, [r7, #8]
 80020c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80020c6:	61fb      	str	r3, [r7, #28]
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	330c      	adds	r3, #12
 80020cc:	69fa      	ldr	r2, [r7, #28]
 80020ce:	61ba      	str	r2, [r7, #24]
 80020d0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80020d2:	6979      	ldr	r1, [r7, #20]
 80020d4:	69ba      	ldr	r2, [r7, #24]
 80020d6:	e841 2300 	strex	r3, r2, [r1]
 80020da:	613b      	str	r3, [r7, #16]
   return(result);
 80020dc:	693b      	ldr	r3, [r7, #16]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d1e7      	bne.n	80020b2 <LL_USART_EnableIT_TXE+0x8>
}
 80020e2:	bf00      	nop
 80020e4:	bf00      	nop
 80020e6:	3724      	adds	r7, #36	@ 0x24
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bc80      	pop	{r7}
 80020ec:	4770      	bx	lr

080020ee <LL_USART_EnableIT_ERROR>:
  * @rmtoll CR3          EIE           LL_USART_EnableIT_ERROR
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_ERROR(USART_TypeDef *USARTx)
{
 80020ee:	b480      	push	{r7}
 80020f0:	b089      	sub	sp, #36	@ 0x24
 80020f2:	af00      	add	r7, sp, #0
 80020f4:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	3314      	adds	r3, #20
 80020fa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	e853 3f00 	ldrex	r3, [r3]
 8002102:	60bb      	str	r3, [r7, #8]
   return(result);
 8002104:	68bb      	ldr	r3, [r7, #8]
 8002106:	f043 0301 	orr.w	r3, r3, #1
 800210a:	61fb      	str	r3, [r7, #28]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	3314      	adds	r3, #20
 8002110:	69fa      	ldr	r2, [r7, #28]
 8002112:	61ba      	str	r2, [r7, #24]
 8002114:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002116:	6979      	ldr	r1, [r7, #20]
 8002118:	69ba      	ldr	r2, [r7, #24]
 800211a:	e841 2300 	strex	r3, r2, [r1]
 800211e:	613b      	str	r3, [r7, #16]
   return(result);
 8002120:	693b      	ldr	r3, [r7, #16]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d1e7      	bne.n	80020f6 <LL_USART_EnableIT_ERROR+0x8>
}
 8002126:	bf00      	nop
 8002128:	bf00      	nop
 800212a:	3724      	adds	r7, #36	@ 0x24
 800212c:	46bd      	mov	sp, r7
 800212e:	bc80      	pop	{r7}
 8002130:	4770      	bx	lr

08002132 <LL_USART_DisableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_DisableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_RXNE(USART_TypeDef *USARTx)
{
 8002132:	b480      	push	{r7}
 8002134:	b089      	sub	sp, #36	@ 0x24
 8002136:	af00      	add	r7, sp, #0
 8002138:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	330c      	adds	r3, #12
 800213e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	e853 3f00 	ldrex	r3, [r3]
 8002146:	60bb      	str	r3, [r7, #8]
   return(result);
 8002148:	68bb      	ldr	r3, [r7, #8]
 800214a:	f023 0320 	bic.w	r3, r3, #32
 800214e:	61fb      	str	r3, [r7, #28]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	330c      	adds	r3, #12
 8002154:	69fa      	ldr	r2, [r7, #28]
 8002156:	61ba      	str	r2, [r7, #24]
 8002158:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800215a:	6979      	ldr	r1, [r7, #20]
 800215c:	69ba      	ldr	r2, [r7, #24]
 800215e:	e841 2300 	strex	r3, r2, [r1]
 8002162:	613b      	str	r3, [r7, #16]
   return(result);
 8002164:	693b      	ldr	r3, [r7, #16]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d1e7      	bne.n	800213a <LL_USART_DisableIT_RXNE+0x8>
}
 800216a:	bf00      	nop
 800216c:	bf00      	nop
 800216e:	3724      	adds	r7, #36	@ 0x24
 8002170:	46bd      	mov	sp, r7
 8002172:	bc80      	pop	{r7}
 8002174:	4770      	bx	lr

08002176 <LL_USART_DisableIT_TXE>:
  * @rmtoll CR1          TXEIE         LL_USART_DisableIT_TXE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_TXE(USART_TypeDef *USARTx)
{
 8002176:	b480      	push	{r7}
 8002178:	b089      	sub	sp, #36	@ 0x24
 800217a:	af00      	add	r7, sp, #0
 800217c:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	330c      	adds	r3, #12
 8002182:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	e853 3f00 	ldrex	r3, [r3]
 800218a:	60bb      	str	r3, [r7, #8]
   return(result);
 800218c:	68bb      	ldr	r3, [r7, #8]
 800218e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002192:	61fb      	str	r3, [r7, #28]
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	330c      	adds	r3, #12
 8002198:	69fa      	ldr	r2, [r7, #28]
 800219a:	61ba      	str	r2, [r7, #24]
 800219c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800219e:	6979      	ldr	r1, [r7, #20]
 80021a0:	69ba      	ldr	r2, [r7, #24]
 80021a2:	e841 2300 	strex	r3, r2, [r1]
 80021a6:	613b      	str	r3, [r7, #16]
   return(result);
 80021a8:	693b      	ldr	r3, [r7, #16]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d1e7      	bne.n	800217e <LL_USART_DisableIT_TXE+0x8>
}
 80021ae:	bf00      	nop
 80021b0:	bf00      	nop
 80021b2:	3724      	adds	r7, #36	@ 0x24
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bc80      	pop	{r7}
 80021b8:	4770      	bx	lr

080021ba <LL_USART_IsEnabledIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_IsEnabledIT_RXNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RXNE(const USART_TypeDef *USARTx)
{
 80021ba:	b480      	push	{r7}
 80021bc:	b083      	sub	sp, #12
 80021be:	af00      	add	r7, sp, #0
 80021c0:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_RXNEIE) == (USART_CR1_RXNEIE));
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	68db      	ldr	r3, [r3, #12]
 80021c6:	f003 0320 	and.w	r3, r3, #32
 80021ca:	2b20      	cmp	r3, #32
 80021cc:	bf0c      	ite	eq
 80021ce:	2301      	moveq	r3, #1
 80021d0:	2300      	movne	r3, #0
 80021d2:	b2db      	uxtb	r3, r3
}
 80021d4:	4618      	mov	r0, r3
 80021d6:	370c      	adds	r7, #12
 80021d8:	46bd      	mov	sp, r7
 80021da:	bc80      	pop	{r7}
 80021dc:	4770      	bx	lr

080021de <LL_USART_IsEnabledIT_TXE>:
  * @rmtoll CR1          TXEIE         LL_USART_IsEnabledIT_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TXE(const USART_TypeDef *USARTx)
{
 80021de:	b480      	push	{r7}
 80021e0:	b083      	sub	sp, #12
 80021e2:	af00      	add	r7, sp, #0
 80021e4:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_TXEIE) == (USART_CR1_TXEIE));
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	68db      	ldr	r3, [r3, #12]
 80021ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021ee:	2b80      	cmp	r3, #128	@ 0x80
 80021f0:	bf0c      	ite	eq
 80021f2:	2301      	moveq	r3, #1
 80021f4:	2300      	movne	r3, #0
 80021f6:	b2db      	uxtb	r3, r3
}
 80021f8:	4618      	mov	r0, r3
 80021fa:	370c      	adds	r7, #12
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bc80      	pop	{r7}
 8002200:	4770      	bx	lr

08002202 <LL_USART_ReceiveData8>:
  * @rmtoll DR           DR            LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(const USART_TypeDef *USARTx)
{
 8002202:	b480      	push	{r7}
 8002204:	b083      	sub	sp, #12
 8002206:	af00      	add	r7, sp, #0
 8002208:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	685b      	ldr	r3, [r3, #4]
 800220e:	b2db      	uxtb	r3, r3
}
 8002210:	4618      	mov	r0, r3
 8002212:	370c      	adds	r7, #12
 8002214:	46bd      	mov	sp, r7
 8002216:	bc80      	pop	{r7}
 8002218:	4770      	bx	lr

0800221a <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 800221a:	b480      	push	{r7}
 800221c:	b083      	sub	sp, #12
 800221e:	af00      	add	r7, sp, #0
 8002220:	6078      	str	r0, [r7, #4]
 8002222:	460b      	mov	r3, r1
 8002224:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8002226:	78fa      	ldrb	r2, [r7, #3]
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	605a      	str	r2, [r3, #4]
}
 800222c:	bf00      	nop
 800222e:	370c      	adds	r7, #12
 8002230:	46bd      	mov	sp, r7
 8002232:	bc80      	pop	{r7}
 8002234:	4770      	bx	lr

08002236 <BSP_UART_Config>:
 */
void
BSP_UART_Config (uart_cfg_t    *uartstdio_device,
                 USART_TypeDef *uart,
                 IRQn_Type      uart_irqn)
{
 8002236:	b580      	push	{r7, lr}
 8002238:	b084      	sub	sp, #16
 800223a:	af00      	add	r7, sp, #0
 800223c:	60f8      	str	r0, [r7, #12]
 800223e:	60b9      	str	r1, [r7, #8]
 8002240:	4613      	mov	r3, r2
 8002242:	71fb      	strb	r3, [r7, #7]
  uartstdio_device->p_uart      = uart;
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	68ba      	ldr	r2, [r7, #8]
 8002248:	621a      	str	r2, [r3, #32]
  uartstdio_device->e_uart_irqn = uart_irqn;
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	79fa      	ldrb	r2, [r7, #7]
 800224e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  QUEUE_Init((ring_buffer_t *)&uartstdio_device->s_tx_buffer);
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	3310      	adds	r3, #16
 8002256:	4618      	mov	r0, r3
 8002258:	f002 fa10 	bl	800467c <QUEUE_Init>
  QUEUE_Init((ring_buffer_t *)&uartstdio_device->s_rx_buffer);
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	4618      	mov	r0, r3
 8002260:	f002 fa0c 	bl	800467c <QUEUE_Init>

  /**
   * Enable the UART Error Interrupt:
   * (Frame error, noise error, overrun error)
   */
  LL_USART_EnableIT_ERROR(uart);
 8002264:	68b8      	ldr	r0, [r7, #8]
 8002266:	f7ff ff42 	bl	80020ee <LL_USART_EnableIT_ERROR>

  /* Enable the UART Data Register not empty Interrupt */
  LL_USART_EnableIT_RXNE(uart);
 800226a:	68b8      	ldr	r0, [r7, #8]
 800226c:	f7ff fefb 	bl	8002066 <LL_USART_EnableIT_RXNE>
}
 8002270:	bf00      	nop
 8002272:	3710      	adds	r7, #16
 8002274:	46bd      	mov	sp, r7
 8002276:	bd80      	pop	{r7, pc}

08002278 <BSP_UART_IsAvailableDataReceive>:

uint8_t
BSP_UART_IsAvailableDataReceive (uart_cfg_t *uartstdio_device)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b082      	sub	sp, #8
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  if (QUEUE_Is_Empty((ring_buffer_t *)&uartstdio_device->s_rx_buffer))
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	4618      	mov	r0, r3
 8002284:	f002 fa24 	bl	80046d0 <QUEUE_Is_Empty>
 8002288:	4603      	mov	r3, r0
 800228a:	2b00      	cmp	r3, #0
 800228c:	d001      	beq.n	8002292 <BSP_UART_IsAvailableDataReceive+0x1a>
  {
    return 0;
 800228e:	2300      	movs	r3, #0
 8002290:	e000      	b.n	8002294 <BSP_UART_IsAvailableDataReceive+0x1c>
  }
  return 1;
 8002292:	2301      	movs	r3, #1
}
 8002294:	4618      	mov	r0, r3
 8002296:	3708      	adds	r7, #8
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}

0800229c <BSP_UART_SendChar>:
 * @return If the u32_uart_timeout reaches 0, the function will return without sending
 * the character.
 */
void
BSP_UART_SendChar (uart_cfg_t *uartstdio_device, char c)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b084      	sub	sp, #16
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
 80022a4:	460b      	mov	r3, r1
 80022a6:	70fb      	strb	r3, [r7, #3]
  uint32_t u32_uart_timeout = LIMIT_WAIT_BUFFER;
 80022a8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022ac:	60fb      	str	r3, [r7, #12]

  // Wait until there is space in the transmit buffer or u32_uart_timeout occurs
  while (QUEUE_Is_Full((ring_buffer_t *)&uartstdio_device->s_tx_buffer))
 80022ae:	e005      	b.n	80022bc <BSP_UART_SendChar+0x20>
  {
    if (u32_uart_timeout == 0)
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d021      	beq.n	80022fa <BSP_UART_SendChar+0x5e>
    {
      return;
    }
    u32_uart_timeout--;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	3b01      	subs	r3, #1
 80022ba:	60fb      	str	r3, [r7, #12]
  while (QUEUE_Is_Full((ring_buffer_t *)&uartstdio_device->s_tx_buffer))
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	3310      	adds	r3, #16
 80022c0:	4618      	mov	r0, r3
 80022c2:	f002 fa15 	bl	80046f0 <QUEUE_Is_Full>
 80022c6:	4603      	mov	r3, r0
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d1f1      	bne.n	80022b0 <BSP_UART_SendChar+0x14>
  }

  // Critical section to ensure atomic access to the buffer
  ATOMIC_BLOCK_START(uartstdio_device->p_uart);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6a1b      	ldr	r3, [r3, #32]
 80022d0:	4618      	mov	r0, r3
 80022d2:	f7ff ff2e 	bl	8002132 <LL_USART_DisableIT_RXNE>
  QUEUE_Push_Data((ring_buffer_t *)&uartstdio_device->s_tx_buffer, c);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	3310      	adds	r3, #16
 80022da:	78fa      	ldrb	r2, [r7, #3]
 80022dc:	4611      	mov	r1, r2
 80022de:	4618      	mov	r0, r3
 80022e0:	f002 fa16 	bl	8004710 <QUEUE_Push_Data>
  ATOMIC_BLOCK_END(uartstdio_device->p_uart);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6a1b      	ldr	r3, [r3, #32]
 80022e8:	4618      	mov	r0, r3
 80022ea:	f7ff febc 	bl	8002066 <LL_USART_EnableIT_RXNE>

  // Enable Transmit Data Register Empty interrupt
  LL_USART_EnableIT_TXE(uartstdio_device->p_uart);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6a1b      	ldr	r3, [r3, #32]
 80022f2:	4618      	mov	r0, r3
 80022f4:	f7ff fed9 	bl	80020aa <LL_USART_EnableIT_TXE>
 80022f8:	e000      	b.n	80022fc <BSP_UART_SendChar+0x60>
      return;
 80022fa:	bf00      	nop
}
 80022fc:	3710      	adds	r7, #16
 80022fe:	46bd      	mov	sp, r7
 8002300:	bd80      	pop	{r7, pc}

08002302 <BSP_UART_SendString>:
 * @param s Pointer to the constant character array (string) to be sent via
 * UART.
 */
void
BSP_UART_SendString (uart_cfg_t *uartstdio_device, const char *s)
{
 8002302:	b580      	push	{r7, lr}
 8002304:	b082      	sub	sp, #8
 8002306:	af00      	add	r7, sp, #0
 8002308:	6078      	str	r0, [r7, #4]
 800230a:	6039      	str	r1, [r7, #0]
  while (*s)
 800230c:	e007      	b.n	800231e <BSP_UART_SendString+0x1c>
  {
    BSP_UART_SendChar(uartstdio_device, *s++);
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	1c5a      	adds	r2, r3, #1
 8002312:	603a      	str	r2, [r7, #0]
 8002314:	781b      	ldrb	r3, [r3, #0]
 8002316:	4619      	mov	r1, r3
 8002318:	6878      	ldr	r0, [r7, #4]
 800231a:	f7ff ffbf 	bl	800229c <BSP_UART_SendChar>
  while (*s)
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	781b      	ldrb	r3, [r3, #0]
 8002322:	2b00      	cmp	r3, #0
 8002324:	d1f3      	bne.n	800230e <BSP_UART_SendString+0xc>
  }
}
 8002326:	bf00      	nop
 8002328:	bf00      	nop
 800232a:	3708      	adds	r7, #8
 800232c:	46bd      	mov	sp, r7
 800232e:	bd80      	pop	{r7, pc}

08002330 <BSP_UART_ReadChar>:
 * from the buffer and returns it. If the buffer is empty, it returns the null
 * character '\0'.
 */
char
BSP_UART_ReadChar (uart_cfg_t *uartstdio_device)
{
 8002330:	b590      	push	{r4, r7, lr}
 8002332:	b083      	sub	sp, #12
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  register char c = '\0';
 8002338:	2400      	movs	r4, #0
  if (!QUEUE_Is_Empty((ring_buffer_t *)&uartstdio_device->s_rx_buffer))
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	4618      	mov	r0, r3
 800233e:	f002 f9c7 	bl	80046d0 <QUEUE_Is_Empty>
 8002342:	4603      	mov	r3, r0
 8002344:	f083 0301 	eor.w	r3, r3, #1
 8002348:	b2db      	uxtb	r3, r3
 800234a:	2b00      	cmp	r3, #0
 800234c:	d011      	beq.n	8002372 <BSP_UART_ReadChar+0x42>
  {
    ATOMIC_BLOCK_START(uartstdio_device->p_uart);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6a1b      	ldr	r3, [r3, #32]
 8002352:	4618      	mov	r0, r3
 8002354:	f7ff feed 	bl	8002132 <LL_USART_DisableIT_RXNE>
    c = (char)QUEUE_Pull_Data((ring_buffer_t *)&uartstdio_device->s_rx_buffer);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	4618      	mov	r0, r3
 800235c:	f002 f9fe 	bl	800475c <QUEUE_Pull_Data>
 8002360:	4603      	mov	r3, r0
 8002362:	461c      	mov	r4, r3
    ATOMIC_BLOCK_END(uartstdio_device->p_uart);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6a1b      	ldr	r3, [r3, #32]
 8002368:	4618      	mov	r0, r3
 800236a:	f7ff fe7c 	bl	8002066 <LL_USART_EnableIT_RXNE>
    return c;
 800236e:	4623      	mov	r3, r4
 8002370:	e000      	b.n	8002374 <BSP_UART_ReadChar+0x44>
  }
  return c;
 8002372:	4623      	mov	r3, r4
}
 8002374:	4618      	mov	r0, r3
 8002376:	370c      	adds	r7, #12
 8002378:	46bd      	mov	sp, r7
 800237a:	bd90      	pop	{r4, r7, pc}

0800237c <BSP_UART_TimeOut>:
 * The function `UART_u32_uart_TimeOut` decrements the variable `u32_uart_timeout` if it is not
 * equal to 0.
 */
void
BSP_UART_TimeOut (void)
{
 800237c:	b480      	push	{r7}
 800237e:	af00      	add	r7, sp, #0
  if (u32_uart_timeout != 0)
 8002380:	4b06      	ldr	r3, [pc, #24]	@ (800239c <BSP_UART_TimeOut+0x20>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d004      	beq.n	8002392 <BSP_UART_TimeOut+0x16>
  {
    u32_uart_timeout--;
 8002388:	4b04      	ldr	r3, [pc, #16]	@ (800239c <BSP_UART_TimeOut+0x20>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	3b01      	subs	r3, #1
 800238e:	4a03      	ldr	r2, [pc, #12]	@ (800239c <BSP_UART_TimeOut+0x20>)
 8002390:	6013      	str	r3, [r2, #0]
  }
}
 8002392:	bf00      	nop
 8002394:	46bd      	mov	sp, r7
 8002396:	bc80      	pop	{r7}
 8002398:	4770      	bx	lr
 800239a:	bf00      	nop
 800239c:	20000470 	.word	0x20000470

080023a0 <BSP_UART_ISR>:
 *
 * @param uartstdio_device Pointer to the UART configuration data structure.
 */
void
BSP_UART_ISR (uart_cfg_t *uartstdio_device)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b084      	sub	sp, #16
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  // If DR is not empty and the Rx Int is enabled
  if ((LL_USART_IsActiveFlag_RXNE(uartstdio_device->p_uart) != RESET)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6a1b      	ldr	r3, [r3, #32]
 80023ac:	4618      	mov	r0, r3
 80023ae:	f7ff fe03 	bl	8001fb8 <LL_USART_IsActiveFlag_RXNE>
 80023b2:	4603      	mov	r3, r0
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d03d      	beq.n	8002434 <BSP_UART_ISR+0x94>
      && (LL_USART_IsEnabledIT_RXNE(uartstdio_device->p_uart) != RESET))
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6a1b      	ldr	r3, [r3, #32]
 80023bc:	4618      	mov	r0, r3
 80023be:	f7ff fefc 	bl	80021ba <LL_USART_IsEnabledIT_RXNE>
 80023c2:	4603      	mov	r3, r0
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d035      	beq.n	8002434 <BSP_UART_ISR+0x94>
  {
    uint8_t c = LL_USART_ReceiveData8(uartstdio_device->p_uart);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6a1b      	ldr	r3, [r3, #32]
 80023cc:	4618      	mov	r0, r3
 80023ce:	f7ff ff18 	bl	8002202 <LL_USART_ReceiveData8>
 80023d2:	4603      	mov	r3, r0
 80023d4:	73fb      	strb	r3, [r7, #15]

    // If there are errors, clear the flags
    if ((LL_USART_IsActiveFlag_ORE(uartstdio_device->p_uart) != RESET)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6a1b      	ldr	r3, [r3, #32]
 80023da:	4618      	mov	r0, r3
 80023dc:	f7ff fdda 	bl	8001f94 <LL_USART_IsActiveFlag_ORE>
 80023e0:	4603      	mov	r3, r0
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d10f      	bne.n	8002406 <BSP_UART_ISR+0x66>
        || (LL_USART_IsActiveFlag_FE(uartstdio_device->p_uart) != RESET)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6a1b      	ldr	r3, [r3, #32]
 80023ea:	4618      	mov	r0, r3
 80023ec:	f7ff fdae 	bl	8001f4c <LL_USART_IsActiveFlag_FE>
 80023f0:	4603      	mov	r3, r0
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d107      	bne.n	8002406 <BSP_UART_ISR+0x66>
        || (LL_USART_IsActiveFlag_NE(uartstdio_device->p_uart) != RESET))
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6a1b      	ldr	r3, [r3, #32]
 80023fa:	4618      	mov	r0, r3
 80023fc:	f7ff fdb8 	bl	8001f70 <LL_USART_IsActiveFlag_NE>
 8002400:	4603      	mov	r3, r0
 8002402:	2b00      	cmp	r3, #0
 8002404:	d00f      	beq.n	8002426 <BSP_UART_ISR+0x86>
    {
      LL_USART_ClearFlag_ORE(uartstdio_device->p_uart);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6a1b      	ldr	r3, [r3, #32]
 800240a:	4618      	mov	r0, r3
 800240c:	f7ff fe1a 	bl	8002044 <LL_USART_ClearFlag_ORE>
      LL_USART_ClearFlag_FE(uartstdio_device->p_uart);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6a1b      	ldr	r3, [r3, #32]
 8002414:	4618      	mov	r0, r3
 8002416:	f7ff fdf3 	bl	8002000 <LL_USART_ClearFlag_FE>
      LL_USART_ClearFlag_NE(uartstdio_device->p_uart);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6a1b      	ldr	r3, [r3, #32]
 800241e:	4618      	mov	r0, r3
 8002420:	f7ff fdff 	bl	8002022 <LL_USART_ClearFlag_NE>
    }
    else
    {
      QUEUE_Push_Data((ring_buffer_t *)&uartstdio_device->s_rx_buffer, c);
    }
    return;
 8002424:	e033      	b.n	800248e <BSP_UART_ISR+0xee>
      QUEUE_Push_Data((ring_buffer_t *)&uartstdio_device->s_rx_buffer, c);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	7bfa      	ldrb	r2, [r7, #15]
 800242a:	4611      	mov	r1, r2
 800242c:	4618      	mov	r0, r3
 800242e:	f002 f96f 	bl	8004710 <QUEUE_Push_Data>
    return;
 8002432:	e02c      	b.n	800248e <BSP_UART_ISR+0xee>
  }

  // If interrupt is caused due to Transmit Data Register Empty
  if ((LL_USART_IsActiveFlag_TXE(uartstdio_device->p_uart) != RESET)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6a1b      	ldr	r3, [r3, #32]
 8002438:	4618      	mov	r0, r3
 800243a:	f7ff fdcf 	bl	8001fdc <LL_USART_IsActiveFlag_TXE>
 800243e:	4603      	mov	r3, r0
 8002440:	2b00      	cmp	r3, #0
 8002442:	d024      	beq.n	800248e <BSP_UART_ISR+0xee>
      && (LL_USART_IsEnabledIT_TXE(uartstdio_device->p_uart) != RESET))
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6a1b      	ldr	r3, [r3, #32]
 8002448:	4618      	mov	r0, r3
 800244a:	f7ff fec8 	bl	80021de <LL_USART_IsEnabledIT_TXE>
 800244e:	4603      	mov	r3, r0
 8002450:	2b00      	cmp	r3, #0
 8002452:	d01c      	beq.n	800248e <BSP_UART_ISR+0xee>
  {
    if (QUEUE_Is_Empty((ring_buffer_t *)&uartstdio_device->s_tx_buffer))
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	3310      	adds	r3, #16
 8002458:	4618      	mov	r0, r3
 800245a:	f002 f939 	bl	80046d0 <QUEUE_Is_Empty>
 800245e:	4603      	mov	r3, r0
 8002460:	2b00      	cmp	r3, #0
 8002462:	d005      	beq.n	8002470 <BSP_UART_ISR+0xd0>
    {
      LL_USART_DisableIT_TXE(uartstdio_device->p_uart);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6a1b      	ldr	r3, [r3, #32]
 8002468:	4618      	mov	r0, r3
 800246a:	f7ff fe84 	bl	8002176 <LL_USART_DisableIT_TXE>
    {
      uint8_t c
          = QUEUE_Pull_Data((ring_buffer_t *)&uartstdio_device->s_tx_buffer);
      LL_USART_TransmitData8(uartstdio_device->p_uart, c);
    }
    return;
 800246e:	e00d      	b.n	800248c <BSP_UART_ISR+0xec>
          = QUEUE_Pull_Data((ring_buffer_t *)&uartstdio_device->s_tx_buffer);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	3310      	adds	r3, #16
 8002474:	4618      	mov	r0, r3
 8002476:	f002 f971 	bl	800475c <QUEUE_Pull_Data>
 800247a:	4603      	mov	r3, r0
 800247c:	73bb      	strb	r3, [r7, #14]
      LL_USART_TransmitData8(uartstdio_device->p_uart, c);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6a1b      	ldr	r3, [r3, #32]
 8002482:	7bba      	ldrb	r2, [r7, #14]
 8002484:	4611      	mov	r1, r2
 8002486:	4618      	mov	r0, r3
 8002488:	f7ff fec7 	bl	800221a <LL_USART_TransmitData8>
    return;
 800248c:	bf00      	nop
  }
}
 800248e:	3710      	adds	r7, #16
 8002490:	46bd      	mov	sp, r7
 8002492:	bd80      	pop	{r7, pc}

08002494 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002494:	b480      	push	{r7}
 8002496:	b085      	sub	sp, #20
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	f003 0307 	and.w	r3, r3, #7
 80024a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024a4:	4b0c      	ldr	r3, [pc, #48]	@ (80024d8 <__NVIC_SetPriorityGrouping+0x44>)
 80024a6:	68db      	ldr	r3, [r3, #12]
 80024a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024aa:	68ba      	ldr	r2, [r7, #8]
 80024ac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80024b0:	4013      	ands	r3, r2
 80024b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024b8:	68bb      	ldr	r3, [r7, #8]
 80024ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024bc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80024c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80024c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024c6:	4a04      	ldr	r2, [pc, #16]	@ (80024d8 <__NVIC_SetPriorityGrouping+0x44>)
 80024c8:	68bb      	ldr	r3, [r7, #8]
 80024ca:	60d3      	str	r3, [r2, #12]
}
 80024cc:	bf00      	nop
 80024ce:	3714      	adds	r7, #20
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bc80      	pop	{r7}
 80024d4:	4770      	bx	lr
 80024d6:	bf00      	nop
 80024d8:	e000ed00 	.word	0xe000ed00

080024dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024dc:	b480      	push	{r7}
 80024de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024e0:	4b04      	ldr	r3, [pc, #16]	@ (80024f4 <__NVIC_GetPriorityGrouping+0x18>)
 80024e2:	68db      	ldr	r3, [r3, #12]
 80024e4:	0a1b      	lsrs	r3, r3, #8
 80024e6:	f003 0307 	and.w	r3, r3, #7
}
 80024ea:	4618      	mov	r0, r3
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bc80      	pop	{r7}
 80024f0:	4770      	bx	lr
 80024f2:	bf00      	nop
 80024f4:	e000ed00 	.word	0xe000ed00

080024f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b083      	sub	sp, #12
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	4603      	mov	r3, r0
 8002500:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002502:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002506:	2b00      	cmp	r3, #0
 8002508:	db0b      	blt.n	8002522 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800250a:	79fb      	ldrb	r3, [r7, #7]
 800250c:	f003 021f 	and.w	r2, r3, #31
 8002510:	4906      	ldr	r1, [pc, #24]	@ (800252c <__NVIC_EnableIRQ+0x34>)
 8002512:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002516:	095b      	lsrs	r3, r3, #5
 8002518:	2001      	movs	r0, #1
 800251a:	fa00 f202 	lsl.w	r2, r0, r2
 800251e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002522:	bf00      	nop
 8002524:	370c      	adds	r7, #12
 8002526:	46bd      	mov	sp, r7
 8002528:	bc80      	pop	{r7}
 800252a:	4770      	bx	lr
 800252c:	e000e100 	.word	0xe000e100

08002530 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002530:	b480      	push	{r7}
 8002532:	b083      	sub	sp, #12
 8002534:	af00      	add	r7, sp, #0
 8002536:	4603      	mov	r3, r0
 8002538:	6039      	str	r1, [r7, #0]
 800253a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800253c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002540:	2b00      	cmp	r3, #0
 8002542:	db0a      	blt.n	800255a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	b2da      	uxtb	r2, r3
 8002548:	490c      	ldr	r1, [pc, #48]	@ (800257c <__NVIC_SetPriority+0x4c>)
 800254a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800254e:	0112      	lsls	r2, r2, #4
 8002550:	b2d2      	uxtb	r2, r2
 8002552:	440b      	add	r3, r1
 8002554:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002558:	e00a      	b.n	8002570 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	b2da      	uxtb	r2, r3
 800255e:	4908      	ldr	r1, [pc, #32]	@ (8002580 <__NVIC_SetPriority+0x50>)
 8002560:	79fb      	ldrb	r3, [r7, #7]
 8002562:	f003 030f 	and.w	r3, r3, #15
 8002566:	3b04      	subs	r3, #4
 8002568:	0112      	lsls	r2, r2, #4
 800256a:	b2d2      	uxtb	r2, r2
 800256c:	440b      	add	r3, r1
 800256e:	761a      	strb	r2, [r3, #24]
}
 8002570:	bf00      	nop
 8002572:	370c      	adds	r7, #12
 8002574:	46bd      	mov	sp, r7
 8002576:	bc80      	pop	{r7}
 8002578:	4770      	bx	lr
 800257a:	bf00      	nop
 800257c:	e000e100 	.word	0xe000e100
 8002580:	e000ed00 	.word	0xe000ed00

08002584 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002584:	b480      	push	{r7}
 8002586:	b089      	sub	sp, #36	@ 0x24
 8002588:	af00      	add	r7, sp, #0
 800258a:	60f8      	str	r0, [r7, #12]
 800258c:	60b9      	str	r1, [r7, #8]
 800258e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	f003 0307 	and.w	r3, r3, #7
 8002596:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002598:	69fb      	ldr	r3, [r7, #28]
 800259a:	f1c3 0307 	rsb	r3, r3, #7
 800259e:	2b04      	cmp	r3, #4
 80025a0:	bf28      	it	cs
 80025a2:	2304      	movcs	r3, #4
 80025a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025a6:	69fb      	ldr	r3, [r7, #28]
 80025a8:	3304      	adds	r3, #4
 80025aa:	2b06      	cmp	r3, #6
 80025ac:	d902      	bls.n	80025b4 <NVIC_EncodePriority+0x30>
 80025ae:	69fb      	ldr	r3, [r7, #28]
 80025b0:	3b03      	subs	r3, #3
 80025b2:	e000      	b.n	80025b6 <NVIC_EncodePriority+0x32>
 80025b4:	2300      	movs	r3, #0
 80025b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025b8:	f04f 32ff 	mov.w	r2, #4294967295
 80025bc:	69bb      	ldr	r3, [r7, #24]
 80025be:	fa02 f303 	lsl.w	r3, r2, r3
 80025c2:	43da      	mvns	r2, r3
 80025c4:	68bb      	ldr	r3, [r7, #8]
 80025c6:	401a      	ands	r2, r3
 80025c8:	697b      	ldr	r3, [r7, #20]
 80025ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025cc:	f04f 31ff 	mov.w	r1, #4294967295
 80025d0:	697b      	ldr	r3, [r7, #20]
 80025d2:	fa01 f303 	lsl.w	r3, r1, r3
 80025d6:	43d9      	mvns	r1, r3
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025dc:	4313      	orrs	r3, r2
         );
}
 80025de:	4618      	mov	r0, r3
 80025e0:	3724      	adds	r7, #36	@ 0x24
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bc80      	pop	{r7}
 80025e6:	4770      	bx	lr

080025e8 <LL_I2C_EnableClockStretching>:
{
 80025e8:	b480      	push	{r7}
 80025ea:	b083      	sub	sp, #12
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	601a      	str	r2, [r3, #0]
}
 80025fc:	bf00      	nop
 80025fe:	370c      	adds	r7, #12
 8002600:	46bd      	mov	sp, r7
 8002602:	bc80      	pop	{r7}
 8002604:	4770      	bx	lr

08002606 <LL_I2C_DisableGeneralCall>:
{
 8002606:	b480      	push	{r7}
 8002608:	b083      	sub	sp, #12
 800260a:	af00      	add	r7, sp, #0
 800260c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_ENGC);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	601a      	str	r2, [r3, #0]
}
 800261a:	bf00      	nop
 800261c:	370c      	adds	r7, #12
 800261e:	46bd      	mov	sp, r7
 8002620:	bc80      	pop	{r7}
 8002622:	4770      	bx	lr

08002624 <LL_I2C_SetOwnAddress2>:
{
 8002624:	b480      	push	{r7}
 8002626:	b083      	sub	sp, #12
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
 800262c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->OAR2, I2C_OAR2_ADD2, OwnAddress2);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	68db      	ldr	r3, [r3, #12]
 8002632:	f023 02fe 	bic.w	r2, r3, #254	@ 0xfe
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	431a      	orrs	r2, r3
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	60da      	str	r2, [r3, #12]
}
 800263e:	bf00      	nop
 8002640:	370c      	adds	r7, #12
 8002642:	46bd      	mov	sp, r7
 8002644:	bc80      	pop	{r7}
 8002646:	4770      	bx	lr

08002648 <LL_I2C_DisableOwnAddress2>:
{
 8002648:	b480      	push	{r7}
 800264a:	b083      	sub	sp, #12
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_ENDUAL);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	68db      	ldr	r3, [r3, #12]
 8002654:	f023 0201 	bic.w	r2, r3, #1
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	60da      	str	r2, [r3, #12]
}
 800265c:	bf00      	nop
 800265e:	370c      	adds	r7, #12
 8002660:	46bd      	mov	sp, r7
 8002662:	bc80      	pop	{r7}
 8002664:	4770      	bx	lr
	...

08002668 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8002668:	b480      	push	{r7}
 800266a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 800266c:	4b04      	ldr	r3, [pc, #16]	@ (8002680 <LL_RCC_HSE_Enable+0x18>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a03      	ldr	r2, [pc, #12]	@ (8002680 <LL_RCC_HSE_Enable+0x18>)
 8002672:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002676:	6013      	str	r3, [r2, #0]
}
 8002678:	bf00      	nop
 800267a:	46bd      	mov	sp, r7
 800267c:	bc80      	pop	{r7}
 800267e:	4770      	bx	lr
 8002680:	40021000 	.word	0x40021000

08002684 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8002684:	b480      	push	{r7}
 8002686:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 8002688:	4b06      	ldr	r3, [pc, #24]	@ (80026a4 <LL_RCC_HSE_IsReady+0x20>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002690:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002694:	bf0c      	ite	eq
 8002696:	2301      	moveq	r3, #1
 8002698:	2300      	movne	r3, #0
 800269a:	b2db      	uxtb	r3, r3
}
 800269c:	4618      	mov	r0, r3
 800269e:	46bd      	mov	sp, r7
 80026a0:	bc80      	pop	{r7}
 80026a2:	4770      	bx	lr
 80026a4:	40021000 	.word	0x40021000

080026a8 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b083      	sub	sp, #12
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80026b0:	4b06      	ldr	r3, [pc, #24]	@ (80026cc <LL_RCC_SetSysClkSource+0x24>)
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	f023 0203 	bic.w	r2, r3, #3
 80026b8:	4904      	ldr	r1, [pc, #16]	@ (80026cc <LL_RCC_SetSysClkSource+0x24>)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	4313      	orrs	r3, r2
 80026be:	604b      	str	r3, [r1, #4]
}
 80026c0:	bf00      	nop
 80026c2:	370c      	adds	r7, #12
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bc80      	pop	{r7}
 80026c8:	4770      	bx	lr
 80026ca:	bf00      	nop
 80026cc:	40021000 	.word	0x40021000

080026d0 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80026d0:	b480      	push	{r7}
 80026d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80026d4:	4b03      	ldr	r3, [pc, #12]	@ (80026e4 <LL_RCC_GetSysClkSource+0x14>)
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	f003 030c 	and.w	r3, r3, #12
}
 80026dc:	4618      	mov	r0, r3
 80026de:	46bd      	mov	sp, r7
 80026e0:	bc80      	pop	{r7}
 80026e2:	4770      	bx	lr
 80026e4:	40021000 	.word	0x40021000

080026e8 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80026e8:	b480      	push	{r7}
 80026ea:	b083      	sub	sp, #12
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80026f0:	4b06      	ldr	r3, [pc, #24]	@ (800270c <LL_RCC_SetAHBPrescaler+0x24>)
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80026f8:	4904      	ldr	r1, [pc, #16]	@ (800270c <LL_RCC_SetAHBPrescaler+0x24>)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	4313      	orrs	r3, r2
 80026fe:	604b      	str	r3, [r1, #4]
}
 8002700:	bf00      	nop
 8002702:	370c      	adds	r7, #12
 8002704:	46bd      	mov	sp, r7
 8002706:	bc80      	pop	{r7}
 8002708:	4770      	bx	lr
 800270a:	bf00      	nop
 800270c:	40021000 	.word	0x40021000

08002710 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8002710:	b480      	push	{r7}
 8002712:	b083      	sub	sp, #12
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8002718:	4b06      	ldr	r3, [pc, #24]	@ (8002734 <LL_RCC_SetAPB1Prescaler+0x24>)
 800271a:	685b      	ldr	r3, [r3, #4]
 800271c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002720:	4904      	ldr	r1, [pc, #16]	@ (8002734 <LL_RCC_SetAPB1Prescaler+0x24>)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	4313      	orrs	r3, r2
 8002726:	604b      	str	r3, [r1, #4]
}
 8002728:	bf00      	nop
 800272a:	370c      	adds	r7, #12
 800272c:	46bd      	mov	sp, r7
 800272e:	bc80      	pop	{r7}
 8002730:	4770      	bx	lr
 8002732:	bf00      	nop
 8002734:	40021000 	.word	0x40021000

08002738 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8002738:	b480      	push	{r7}
 800273a:	b083      	sub	sp, #12
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8002740:	4b06      	ldr	r3, [pc, #24]	@ (800275c <LL_RCC_SetAPB2Prescaler+0x24>)
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002748:	4904      	ldr	r1, [pc, #16]	@ (800275c <LL_RCC_SetAPB2Prescaler+0x24>)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	4313      	orrs	r3, r2
 800274e:	604b      	str	r3, [r1, #4]
}
 8002750:	bf00      	nop
 8002752:	370c      	adds	r7, #12
 8002754:	46bd      	mov	sp, r7
 8002756:	bc80      	pop	{r7}
 8002758:	4770      	bx	lr
 800275a:	bf00      	nop
 800275c:	40021000 	.word	0x40021000

08002760 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8002760:	b480      	push	{r7}
 8002762:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8002764:	4b04      	ldr	r3, [pc, #16]	@ (8002778 <LL_RCC_PLL_Enable+0x18>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a03      	ldr	r2, [pc, #12]	@ (8002778 <LL_RCC_PLL_Enable+0x18>)
 800276a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800276e:	6013      	str	r3, [r2, #0]
}
 8002770:	bf00      	nop
 8002772:	46bd      	mov	sp, r7
 8002774:	bc80      	pop	{r7}
 8002776:	4770      	bx	lr
 8002778:	40021000 	.word	0x40021000

0800277c <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 800277c:	b480      	push	{r7}
 800277e:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8002780:	4b06      	ldr	r3, [pc, #24]	@ (800279c <LL_RCC_PLL_IsReady+0x20>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002788:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800278c:	bf0c      	ite	eq
 800278e:	2301      	moveq	r3, #1
 8002790:	2300      	movne	r3, #0
 8002792:	b2db      	uxtb	r3, r3
}
 8002794:	4618      	mov	r0, r3
 8002796:	46bd      	mov	sp, r7
 8002798:	bc80      	pop	{r7}
 800279a:	4770      	bx	lr
 800279c:	40021000 	.word	0x40021000

080027a0 <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul)
{
 80027a0:	b480      	push	{r7}
 80027a2:	b083      	sub	sp, #12
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
 80027a8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL,
 80027aa:	4b08      	ldr	r3, [pc, #32]	@ (80027cc <LL_RCC_PLL_ConfigDomain_SYS+0x2c>)
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	430b      	orrs	r3, r1
 80027bc:	4903      	ldr	r1, [pc, #12]	@ (80027cc <LL_RCC_PLL_ConfigDomain_SYS+0x2c>)
 80027be:	4313      	orrs	r3, r2
 80027c0:	604b      	str	r3, [r1, #4]
             (Source & RCC_CFGR2_PREDIV1) | ((Source & (RCC_CFGR2_PREDIV1SRC << 4U)) >> 4U));
#else
  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV1, (Source & RCC_CFGR2_PREDIV1));
#endif /*RCC_CFGR2_PREDIV1SRC*/
#endif /*RCC_CFGR2_PREDIV1*/
}
 80027c2:	bf00      	nop
 80027c4:	370c      	adds	r7, #12
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bc80      	pop	{r7}
 80027ca:	4770      	bx	lr
 80027cc:	40021000 	.word	0x40021000

080027d0 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b085      	sub	sp, #20
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 80027d8:	4b08      	ldr	r3, [pc, #32]	@ (80027fc <LL_APB1_GRP1_EnableClock+0x2c>)
 80027da:	69da      	ldr	r2, [r3, #28]
 80027dc:	4907      	ldr	r1, [pc, #28]	@ (80027fc <LL_APB1_GRP1_EnableClock+0x2c>)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	4313      	orrs	r3, r2
 80027e2:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80027e4:	4b05      	ldr	r3, [pc, #20]	@ (80027fc <LL_APB1_GRP1_EnableClock+0x2c>)
 80027e6:	69da      	ldr	r2, [r3, #28]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	4013      	ands	r3, r2
 80027ec:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80027ee:	68fb      	ldr	r3, [r7, #12]
}
 80027f0:	bf00      	nop
 80027f2:	3714      	adds	r7, #20
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bc80      	pop	{r7}
 80027f8:	4770      	bx	lr
 80027fa:	bf00      	nop
 80027fc:	40021000 	.word	0x40021000

08002800 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8002800:	b480      	push	{r7}
 8002802:	b085      	sub	sp, #20
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8002808:	4b08      	ldr	r3, [pc, #32]	@ (800282c <LL_APB2_GRP1_EnableClock+0x2c>)
 800280a:	699a      	ldr	r2, [r3, #24]
 800280c:	4907      	ldr	r1, [pc, #28]	@ (800282c <LL_APB2_GRP1_EnableClock+0x2c>)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	4313      	orrs	r3, r2
 8002812:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002814:	4b05      	ldr	r3, [pc, #20]	@ (800282c <LL_APB2_GRP1_EnableClock+0x2c>)
 8002816:	699a      	ldr	r2, [r3, #24]
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	4013      	ands	r3, r2
 800281c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800281e:	68fb      	ldr	r3, [r7, #12]
}
 8002820:	bf00      	nop
 8002822:	3714      	adds	r7, #20
 8002824:	46bd      	mov	sp, r7
 8002826:	bc80      	pop	{r7}
 8002828:	4770      	bx	lr
 800282a:	bf00      	nop
 800282c:	40021000 	.word	0x40021000

08002830 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8002830:	b480      	push	{r7}
 8002832:	b083      	sub	sp, #12
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8002838:	4b06      	ldr	r3, [pc, #24]	@ (8002854 <LL_FLASH_SetLatency+0x24>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f023 0207 	bic.w	r2, r3, #7
 8002840:	4904      	ldr	r1, [pc, #16]	@ (8002854 <LL_FLASH_SetLatency+0x24>)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	4313      	orrs	r3, r2
 8002846:	600b      	str	r3, [r1, #0]
}
 8002848:	bf00      	nop
 800284a:	370c      	adds	r7, #12
 800284c:	46bd      	mov	sp, r7
 800284e:	bc80      	pop	{r7}
 8002850:	4770      	bx	lr
 8002852:	bf00      	nop
 8002854:	40022000 	.word	0x40022000

08002858 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8002858:	b480      	push	{r7}
 800285a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 800285c:	4b03      	ldr	r3, [pc, #12]	@ (800286c <LL_FLASH_GetLatency+0x14>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f003 0307 	and.w	r3, r3, #7
}
 8002864:	4618      	mov	r0, r3
 8002866:	46bd      	mov	sp, r7
 8002868:	bc80      	pop	{r7}
 800286a:	4770      	bx	lr
 800286c:	40022000 	.word	0x40022000

08002870 <LL_TIM_EnableARRPreload>:
{
 8002870:	b480      	push	{r7}
 8002872:	b083      	sub	sp, #12
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	601a      	str	r2, [r3, #0]
}
 8002884:	bf00      	nop
 8002886:	370c      	adds	r7, #12
 8002888:	46bd      	mov	sp, r7
 800288a:	bc80      	pop	{r7}
 800288c:	4770      	bx	lr

0800288e <LL_TIM_DisableARRPreload>:
{
 800288e:	b480      	push	{r7}
 8002890:	b083      	sub	sp, #12
 8002892:	af00      	add	r7, sp, #0
 8002894:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	601a      	str	r2, [r3, #0]
}
 80028a2:	bf00      	nop
 80028a4:	370c      	adds	r7, #12
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bc80      	pop	{r7}
 80028aa:	4770      	bx	lr

080028ac <LL_TIM_OC_DisableFast>:
{
 80028ac:	b480      	push	{r7}
 80028ae:	b085      	sub	sp, #20
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
 80028b4:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	2b01      	cmp	r3, #1
 80028ba:	d01c      	beq.n	80028f6 <LL_TIM_OC_DisableFast+0x4a>
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	2b04      	cmp	r3, #4
 80028c0:	d017      	beq.n	80028f2 <LL_TIM_OC_DisableFast+0x46>
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	2b10      	cmp	r3, #16
 80028c6:	d012      	beq.n	80028ee <LL_TIM_OC_DisableFast+0x42>
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	2b40      	cmp	r3, #64	@ 0x40
 80028cc:	d00d      	beq.n	80028ea <LL_TIM_OC_DisableFast+0x3e>
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80028d4:	d007      	beq.n	80028e6 <LL_TIM_OC_DisableFast+0x3a>
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80028dc:	d101      	bne.n	80028e2 <LL_TIM_OC_DisableFast+0x36>
 80028de:	2305      	movs	r3, #5
 80028e0:	e00a      	b.n	80028f8 <LL_TIM_OC_DisableFast+0x4c>
 80028e2:	2306      	movs	r3, #6
 80028e4:	e008      	b.n	80028f8 <LL_TIM_OC_DisableFast+0x4c>
 80028e6:	2304      	movs	r3, #4
 80028e8:	e006      	b.n	80028f8 <LL_TIM_OC_DisableFast+0x4c>
 80028ea:	2303      	movs	r3, #3
 80028ec:	e004      	b.n	80028f8 <LL_TIM_OC_DisableFast+0x4c>
 80028ee:	2302      	movs	r3, #2
 80028f0:	e002      	b.n	80028f8 <LL_TIM_OC_DisableFast+0x4c>
 80028f2:	2301      	movs	r3, #1
 80028f4:	e000      	b.n	80028f8 <LL_TIM_OC_DisableFast+0x4c>
 80028f6:	2300      	movs	r3, #0
 80028f8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	3318      	adds	r3, #24
 80028fe:	4619      	mov	r1, r3
 8002900:	7bfb      	ldrb	r3, [r7, #15]
 8002902:	4a0a      	ldr	r2, [pc, #40]	@ (800292c <LL_TIM_OC_DisableFast+0x80>)
 8002904:	5cd3      	ldrb	r3, [r2, r3]
 8002906:	440b      	add	r3, r1
 8002908:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 800290a:	68bb      	ldr	r3, [r7, #8]
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	7bfb      	ldrb	r3, [r7, #15]
 8002910:	4907      	ldr	r1, [pc, #28]	@ (8002930 <LL_TIM_OC_DisableFast+0x84>)
 8002912:	5ccb      	ldrb	r3, [r1, r3]
 8002914:	4619      	mov	r1, r3
 8002916:	2304      	movs	r3, #4
 8002918:	408b      	lsls	r3, r1
 800291a:	43db      	mvns	r3, r3
 800291c:	401a      	ands	r2, r3
 800291e:	68bb      	ldr	r3, [r7, #8]
 8002920:	601a      	str	r2, [r3, #0]
}
 8002922:	bf00      	nop
 8002924:	3714      	adds	r7, #20
 8002926:	46bd      	mov	sp, r7
 8002928:	bc80      	pop	{r7}
 800292a:	4770      	bx	lr
 800292c:	08008dd4 	.word	0x08008dd4
 8002930:	08008ddc 	.word	0x08008ddc

08002934 <LL_TIM_OC_EnablePreload>:
{
 8002934:	b480      	push	{r7}
 8002936:	b085      	sub	sp, #20
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
 800293c:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	2b01      	cmp	r3, #1
 8002942:	d01c      	beq.n	800297e <LL_TIM_OC_EnablePreload+0x4a>
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	2b04      	cmp	r3, #4
 8002948:	d017      	beq.n	800297a <LL_TIM_OC_EnablePreload+0x46>
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	2b10      	cmp	r3, #16
 800294e:	d012      	beq.n	8002976 <LL_TIM_OC_EnablePreload+0x42>
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	2b40      	cmp	r3, #64	@ 0x40
 8002954:	d00d      	beq.n	8002972 <LL_TIM_OC_EnablePreload+0x3e>
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800295c:	d007      	beq.n	800296e <LL_TIM_OC_EnablePreload+0x3a>
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002964:	d101      	bne.n	800296a <LL_TIM_OC_EnablePreload+0x36>
 8002966:	2305      	movs	r3, #5
 8002968:	e00a      	b.n	8002980 <LL_TIM_OC_EnablePreload+0x4c>
 800296a:	2306      	movs	r3, #6
 800296c:	e008      	b.n	8002980 <LL_TIM_OC_EnablePreload+0x4c>
 800296e:	2304      	movs	r3, #4
 8002970:	e006      	b.n	8002980 <LL_TIM_OC_EnablePreload+0x4c>
 8002972:	2303      	movs	r3, #3
 8002974:	e004      	b.n	8002980 <LL_TIM_OC_EnablePreload+0x4c>
 8002976:	2302      	movs	r3, #2
 8002978:	e002      	b.n	8002980 <LL_TIM_OC_EnablePreload+0x4c>
 800297a:	2301      	movs	r3, #1
 800297c:	e000      	b.n	8002980 <LL_TIM_OC_EnablePreload+0x4c>
 800297e:	2300      	movs	r3, #0
 8002980:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	3318      	adds	r3, #24
 8002986:	4619      	mov	r1, r3
 8002988:	7bfb      	ldrb	r3, [r7, #15]
 800298a:	4a0a      	ldr	r2, [pc, #40]	@ (80029b4 <LL_TIM_OC_EnablePreload+0x80>)
 800298c:	5cd3      	ldrb	r3, [r2, r3]
 800298e:	440b      	add	r3, r1
 8002990:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8002992:	68bb      	ldr	r3, [r7, #8]
 8002994:	681a      	ldr	r2, [r3, #0]
 8002996:	7bfb      	ldrb	r3, [r7, #15]
 8002998:	4907      	ldr	r1, [pc, #28]	@ (80029b8 <LL_TIM_OC_EnablePreload+0x84>)
 800299a:	5ccb      	ldrb	r3, [r1, r3]
 800299c:	4619      	mov	r1, r3
 800299e:	2308      	movs	r3, #8
 80029a0:	408b      	lsls	r3, r1
 80029a2:	431a      	orrs	r2, r3
 80029a4:	68bb      	ldr	r3, [r7, #8]
 80029a6:	601a      	str	r2, [r3, #0]
}
 80029a8:	bf00      	nop
 80029aa:	3714      	adds	r7, #20
 80029ac:	46bd      	mov	sp, r7
 80029ae:	bc80      	pop	{r7}
 80029b0:	4770      	bx	lr
 80029b2:	bf00      	nop
 80029b4:	08008dd4 	.word	0x08008dd4
 80029b8:	08008ddc 	.word	0x08008ddc

080029bc <LL_TIM_SetClockSource>:
{
 80029bc:	b480      	push	{r7}
 80029be:	b083      	sub	sp, #12
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
 80029c4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	689b      	ldr	r3, [r3, #8]
 80029ca:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80029ce:	f023 0307 	bic.w	r3, r3, #7
 80029d2:	683a      	ldr	r2, [r7, #0]
 80029d4:	431a      	orrs	r2, r3
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	609a      	str	r2, [r3, #8]
}
 80029da:	bf00      	nop
 80029dc:	370c      	adds	r7, #12
 80029de:	46bd      	mov	sp, r7
 80029e0:	bc80      	pop	{r7}
 80029e2:	4770      	bx	lr

080029e4 <LL_TIM_SetTriggerOutput>:
{
 80029e4:	b480      	push	{r7}
 80029e6:	b083      	sub	sp, #12
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
 80029ec:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	431a      	orrs	r2, r3
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	605a      	str	r2, [r3, #4]
}
 80029fe:	bf00      	nop
 8002a00:	370c      	adds	r7, #12
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bc80      	pop	{r7}
 8002a06:	4770      	bx	lr

08002a08 <LL_TIM_DisableMasterSlaveMode>:
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b083      	sub	sp, #12
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	689b      	ldr	r3, [r3, #8]
 8002a14:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	609a      	str	r2, [r3, #8]
}
 8002a1c:	bf00      	nop
 8002a1e:	370c      	adds	r7, #12
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bc80      	pop	{r7}
 8002a24:	4770      	bx	lr

08002a26 <LL_USART_Enable>:
{
 8002a26:	b480      	push	{r7}
 8002a28:	b083      	sub	sp, #12
 8002a2a:	af00      	add	r7, sp, #0
 8002a2c:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	68db      	ldr	r3, [r3, #12]
 8002a32:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	60da      	str	r2, [r3, #12]
}
 8002a3a:	bf00      	nop
 8002a3c:	370c      	adds	r7, #12
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bc80      	pop	{r7}
 8002a42:	4770      	bx	lr

08002a44 <LL_USART_ConfigAsyncMode>:
{
 8002a44:	b480      	push	{r7}
 8002a46:	b083      	sub	sp, #12
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	691b      	ldr	r3, [r3, #16]
 8002a50:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	695b      	ldr	r3, [r3, #20]
 8002a5c:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	615a      	str	r2, [r3, #20]
}
 8002a64:	bf00      	nop
 8002a66:	370c      	adds	r7, #12
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bc80      	pop	{r7}
 8002a6c:	4770      	bx	lr

08002a6e <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8002a6e:	b480      	push	{r7}
 8002a70:	b083      	sub	sp, #12
 8002a72:	af00      	add	r7, sp, #0
 8002a74:	6078      	str	r0, [r7, #4]
 8002a76:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	0a1b      	lsrs	r3, r3, #8
 8002a7c:	b29a      	uxth	r2, r3
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	615a      	str	r2, [r3, #20]
}
 8002a82:	bf00      	nop
 8002a84:	370c      	adds	r7, #12
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bc80      	pop	{r7}
 8002a8a:	4770      	bx	lr

08002a8c <LL_GPIO_AF_RemapPartial_TIM1>:
  * @rmtoll MAPR          TIM1_REMAP           LL_GPIO_AF_RemapPartial_TIM1
  * @note  PARTIAL: Partial remap (ETR/PA12, CH1/PA8, CH2/PA9,  CH3/PA10, CH4/PA11, BKIN/PA6,  CH1N/PA7,  CH2N/PB0,  CH3N/PB1)
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_AF_RemapPartial_TIM1(void)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	af00      	add	r7, sp, #0
  MODIFY_REG(AFIO->MAPR, (AFIO_MAPR_TIM1_REMAP | AFIO_MAPR_SWJ_CFG), (AFIO_MAPR_TIM1_REMAP_PARTIALREMAP | AFIO_MAPR_SWJ_CFG));
 8002a90:	4b07      	ldr	r3, [pc, #28]	@ (8002ab0 <LL_GPIO_AF_RemapPartial_TIM1+0x24>)
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002a98:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8002a9c:	4a04      	ldr	r2, [pc, #16]	@ (8002ab0 <LL_GPIO_AF_RemapPartial_TIM1+0x24>)
 8002a9e:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8002aa2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002aa6:	6053      	str	r3, [r2, #4]
}
 8002aa8:	bf00      	nop
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bc80      	pop	{r7}
 8002aae:	4770      	bx	lr
 8002ab0:	40010000 	.word	0x40010000

08002ab4 <LL_GPIO_AF_Remap_SWJ_NOJTAG>:
  * @rmtoll MAPR          SWJ_CFG           LL_GPIO_AF_Remap_SWJ_NOJTAG
  * @note  NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_AF_Remap_SWJ_NOJTAG(void)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	af00      	add	r7, sp, #0
  MODIFY_REG(AFIO->MAPR, AFIO_MAPR_SWJ_CFG, AFIO_MAPR_SWJ_CFG_JTAGDISABLE);
 8002ab8:	4b05      	ldr	r3, [pc, #20]	@ (8002ad0 <LL_GPIO_AF_Remap_SWJ_NOJTAG+0x1c>)
 8002aba:	685b      	ldr	r3, [r3, #4]
 8002abc:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002ac0:	4a03      	ldr	r2, [pc, #12]	@ (8002ad0 <LL_GPIO_AF_Remap_SWJ_NOJTAG+0x1c>)
 8002ac2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002ac6:	6053      	str	r3, [r2, #4]
}
 8002ac8:	bf00      	nop
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bc80      	pop	{r7}
 8002ace:	4770      	bx	lr
 8002ad0:	40010000 	.word	0x40010000

08002ad4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_AFIO);
 8002ad8:	2001      	movs	r0, #1
 8002ada:	f7ff fe91 	bl	8002800 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8002ade:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8002ae2:	f7ff fe75 	bl	80027d0 <LL_APB1_GRP1_EnableClock>

  /* System interrupt init*/
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ae6:	2003      	movs	r0, #3
 8002ae8:	f7ff fcd4 	bl	8002494 <__NVIC_SetPriorityGrouping>

  /* SysTick_IRQn interrupt configuration */
  NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
 8002aec:	f7ff fcf6 	bl	80024dc <__NVIC_GetPriorityGrouping>
 8002af0:	4603      	mov	r3, r0
 8002af2:	2200      	movs	r2, #0
 8002af4:	210f      	movs	r1, #15
 8002af6:	4618      	mov	r0, r3
 8002af8:	f7ff fd44 	bl	8002584 <NVIC_EncodePriority>
 8002afc:	4603      	mov	r3, r0
 8002afe:	4619      	mov	r1, r3
 8002b00:	f04f 30ff 	mov.w	r0, #4294967295
 8002b04:	f7ff fd14 	bl	8002530 <__NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  LL_GPIO_AF_Remap_SWJ_NOJTAG();
 8002b08:	f7ff ffd4 	bl	8002ab4 <LL_GPIO_AF_Remap_SWJ_NOJTAG>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002b0c:	f000 f81e 	bl	8002b4c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002b10:	f000 fa56 	bl	8002fc0 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8002b14:	f000 f986 	bl	8002e24 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8002b18:	f000 f8aa 	bl	8002c70 <MX_TIM1_Init>
  MX_I2C1_Init();
 8002b1c:	f000 f854 	bl	8002bc8 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8002b20:	f000 f9e8 	bl	8002ef4 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8002b24:	f000 f93c 	bl	8002da0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  // Initialization Application
  APP_COMMAND_Init();
 8002b28:	f7fe fbac 	bl	8001284 <APP_COMMAND_Init>
  APP_CONTROL_Init();
 8002b2c:	f7fe fcf0 	bl	8001510 <APP_CONTROL_Init>
  APP_STATUS_LED_Init();
 8002b30:	f7fe fe48 	bl	80017c4 <APP_STATUS_LED_Init>

  // Create Task
  APP_COMMAND_CreateTask();
 8002b34:	f7fe fbbe 	bl	80012b4 <APP_COMMAND_CreateTask>
  APP_CONTROL_CreateTask();
 8002b38:	f7fe fd52 	bl	80015e0 <APP_CONTROL_CreateTask>
  APP_STATUS_LED_CreateTask();
 8002b3c:	f7fe fe50 	bl	80017e0 <APP_STATUS_LED_CreateTask>

  SCH_StartScheduler();
 8002b40:	f001 ff34 	bl	80049ac <SCH_StartScheduler>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    SCH_HandleScheduledTask();
 8002b44:	f001 ff38 	bl	80049b8 <SCH_HandleScheduledTask>
 8002b48:	e7fc      	b.n	8002b44 <main+0x70>
	...

08002b4c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_2);
 8002b50:	2002      	movs	r0, #2
 8002b52:	f7ff fe6d 	bl	8002830 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_2)
 8002b56:	bf00      	nop
 8002b58:	f7ff fe7e 	bl	8002858 <LL_FLASH_GetLatency>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	2b02      	cmp	r3, #2
 8002b60:	d1fa      	bne.n	8002b58 <SystemClock_Config+0xc>
  {
  }
  LL_RCC_HSE_Enable();
 8002b62:	f7ff fd81 	bl	8002668 <LL_RCC_HSE_Enable>

   /* Wait till HSE is ready */
  while(LL_RCC_HSE_IsReady() != 1)
 8002b66:	bf00      	nop
 8002b68:	f7ff fd8c 	bl	8002684 <LL_RCC_HSE_IsReady>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	2b01      	cmp	r3, #1
 8002b70:	d1fa      	bne.n	8002b68 <SystemClock_Config+0x1c>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE_DIV_2, LL_RCC_PLL_MUL_15);
 8002b72:	f44f 1150 	mov.w	r1, #3407872	@ 0x340000
 8002b76:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 8002b7a:	f7ff fe11 	bl	80027a0 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 8002b7e:	f7ff fdef 	bl	8002760 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8002b82:	bf00      	nop
 8002b84:	f7ff fdfa 	bl	800277c <LL_RCC_PLL_IsReady>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	2b01      	cmp	r3, #1
 8002b8c:	d1fa      	bne.n	8002b84 <SystemClock_Config+0x38>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8002b8e:	2000      	movs	r0, #0
 8002b90:	f7ff fdaa 	bl	80026e8 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
 8002b94:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8002b98:	f7ff fdba 	bl	8002710 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8002b9c:	2000      	movs	r0, #0
 8002b9e:	f7ff fdcb 	bl	8002738 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8002ba2:	2002      	movs	r0, #2
 8002ba4:	f7ff fd80 	bl	80026a8 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8002ba8:	bf00      	nop
 8002baa:	f7ff fd91 	bl	80026d0 <LL_RCC_GetSysClkSource>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	2b08      	cmp	r3, #8
 8002bb2:	d1fa      	bne.n	8002baa <SystemClock_Config+0x5e>
  {

  }
  LL_Init1msTick(60000000);
 8002bb4:	4803      	ldr	r0, [pc, #12]	@ (8002bc4 <SystemClock_Config+0x78>)
 8002bb6:	f001 fb5f 	bl	8004278 <LL_Init1msTick>
  LL_SetSystemCoreClock(60000000);
 8002bba:	4802      	ldr	r0, [pc, #8]	@ (8002bc4 <SystemClock_Config+0x78>)
 8002bbc:	f001 fb8e 	bl	80042dc <LL_SetSystemCoreClock>
}
 8002bc0:	bf00      	nop
 8002bc2:	bd80      	pop	{r7, pc}
 8002bc4:	03938700 	.word	0x03938700

08002bc8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b08c      	sub	sp, #48	@ 0x30
 8002bcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C1_Init 0 */

  /* USER CODE END I2C1_Init 0 */

  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 8002bce:	f107 0318 	add.w	r3, r7, #24
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	601a      	str	r2, [r3, #0]
 8002bd6:	605a      	str	r2, [r3, #4]
 8002bd8:	609a      	str	r2, [r3, #8]
 8002bda:	60da      	str	r2, [r3, #12]
 8002bdc:	611a      	str	r2, [r3, #16]
 8002bde:	615a      	str	r2, [r3, #20]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002be0:	1d3b      	adds	r3, r7, #4
 8002be2:	2200      	movs	r2, #0
 8002be4:	601a      	str	r2, [r3, #0]
 8002be6:	605a      	str	r2, [r3, #4]
 8002be8:	609a      	str	r2, [r3, #8]
 8002bea:	60da      	str	r2, [r3, #12]
 8002bec:	611a      	str	r2, [r3, #16]

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOB);
 8002bee:	2008      	movs	r0, #8
 8002bf0:	f7ff fe06 	bl	8002800 <LL_APB2_GRP1_EnableClock>
  /**I2C1 GPIO Configuration
  PB6   ------> I2C1_SCL
  PB7   ------> I2C1_SDA
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8002bf4:	f24c 03c0 	movw	r3, #49344	@ 0xc0c0
 8002bf8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002bfa:	2309      	movs	r3, #9
 8002bfc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8002bfe:	2303      	movs	r3, #3
 8002c00:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8002c02:	2304      	movs	r3, #4
 8002c04:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c06:	1d3b      	adds	r3, r7, #4
 8002c08:	4619      	mov	r1, r3
 8002c0a:	4816      	ldr	r0, [pc, #88]	@ (8002c64 <MX_I2C1_Init+0x9c>)
 8002c0c:	f000 fcb4 	bl	8003578 <LL_GPIO_Init>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C1);
 8002c10:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8002c14:	f7ff fddc 	bl	80027d0 <LL_APB1_GRP1_EnableClock>

  /* USER CODE END I2C1_Init 1 */

  /** I2C Initialization
  */
  LL_I2C_DisableOwnAddress2(I2C1);
 8002c18:	4813      	ldr	r0, [pc, #76]	@ (8002c68 <MX_I2C1_Init+0xa0>)
 8002c1a:	f7ff fd15 	bl	8002648 <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C1);
 8002c1e:	4812      	ldr	r0, [pc, #72]	@ (8002c68 <MX_I2C1_Init+0xa0>)
 8002c20:	f7ff fcf1 	bl	8002606 <LL_I2C_DisableGeneralCall>
  LL_I2C_EnableClockStretching(I2C1);
 8002c24:	4810      	ldr	r0, [pc, #64]	@ (8002c68 <MX_I2C1_Init+0xa0>)
 8002c26:	f7ff fcdf 	bl	80025e8 <LL_I2C_EnableClockStretching>
  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	61bb      	str	r3, [r7, #24]
  I2C_InitStruct.ClockSpeed = 400000;
 8002c2e:	4b0f      	ldr	r3, [pc, #60]	@ (8002c6c <MX_I2C1_Init+0xa4>)
 8002c30:	61fb      	str	r3, [r7, #28]
  I2C_InitStruct.DutyCycle = LL_I2C_DUTYCYCLE_2;
 8002c32:	2300      	movs	r3, #0
 8002c34:	623b      	str	r3, [r7, #32]
  I2C_InitStruct.OwnAddress1 = 0;
 8002c36:	2300      	movs	r3, #0
 8002c38:	627b      	str	r3, [r7, #36]	@ 0x24
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 8002c3a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002c3e:	62bb      	str	r3, [r7, #40]	@ 0x28
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 8002c40:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002c44:	62fb      	str	r3, [r7, #44]	@ 0x2c
  LL_I2C_Init(I2C1, &I2C_InitStruct);
 8002c46:	f107 0318 	add.w	r3, r7, #24
 8002c4a:	4619      	mov	r1, r3
 8002c4c:	4806      	ldr	r0, [pc, #24]	@ (8002c68 <MX_I2C1_Init+0xa0>)
 8002c4e:	f000 fde9 	bl	8003824 <LL_I2C_Init>
  LL_I2C_SetOwnAddress2(I2C1, 0);
 8002c52:	2100      	movs	r1, #0
 8002c54:	4804      	ldr	r0, [pc, #16]	@ (8002c68 <MX_I2C1_Init+0xa0>)
 8002c56:	f7ff fce5 	bl	8002624 <LL_I2C_SetOwnAddress2>
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002c5a:	bf00      	nop
 8002c5c:	3730      	adds	r7, #48	@ 0x30
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}
 8002c62:	bf00      	nop
 8002c64:	40010c00 	.word	0x40010c00
 8002c68:	40005400 	.word	0x40005400
 8002c6c:	00061a80 	.word	0x00061a80

08002c70 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b098      	sub	sp, #96	@ 0x60
 8002c74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8002c76:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	601a      	str	r2, [r3, #0]
 8002c7e:	605a      	str	r2, [r3, #4]
 8002c80:	609a      	str	r2, [r3, #8]
 8002c82:	60da      	str	r2, [r3, #12]
 8002c84:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8002c86:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002c8a:	2220      	movs	r2, #32
 8002c8c:	2100      	movs	r1, #0
 8002c8e:	4618      	mov	r0, r3
 8002c90:	f003 fb2f 	bl	80062f2 <memset>
  LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 8002c94:	f107 0314 	add.w	r3, r7, #20
 8002c98:	2200      	movs	r2, #0
 8002c9a:	601a      	str	r2, [r3, #0]
 8002c9c:	605a      	str	r2, [r3, #4]
 8002c9e:	609a      	str	r2, [r3, #8]
 8002ca0:	60da      	str	r2, [r3, #12]
 8002ca2:	611a      	str	r2, [r3, #16]
 8002ca4:	615a      	str	r2, [r3, #20]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ca6:	463b      	mov	r3, r7
 8002ca8:	2200      	movs	r2, #0
 8002caa:	601a      	str	r2, [r3, #0]
 8002cac:	605a      	str	r2, [r3, #4]
 8002cae:	609a      	str	r2, [r3, #8]
 8002cb0:	60da      	str	r2, [r3, #12]
 8002cb2:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM1);
 8002cb4:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8002cb8:	f7ff fda2 	bl	8002800 <LL_APB2_GRP1_EnableClock>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	653b      	str	r3, [r7, #80]	@ 0x50
  TIM_InitStruct.Autoreload = 65535;
 8002cc6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002cca:	657b      	str	r3, [r7, #84]	@ 0x54
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	65bb      	str	r3, [r7, #88]	@ 0x58
  TIM_InitStruct.RepetitionCounter = 0;
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  LL_TIM_Init(TIM1, &TIM_InitStruct);
 8002cd4:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002cd8:	4619      	mov	r1, r3
 8002cda:	482e      	ldr	r0, [pc, #184]	@ (8002d94 <MX_TIM1_Init+0x124>)
 8002cdc:	f000 ff50 	bl	8003b80 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM1);
 8002ce0:	482c      	ldr	r0, [pc, #176]	@ (8002d94 <MX_TIM1_Init+0x124>)
 8002ce2:	f7ff fdd4 	bl	800288e <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM1, LL_TIM_CLOCKSOURCE_INTERNAL);
 8002ce6:	2100      	movs	r1, #0
 8002ce8:	482a      	ldr	r0, [pc, #168]	@ (8002d94 <MX_TIM1_Init+0x124>)
 8002cea:	f7ff fe67 	bl	80029bc <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM1, LL_TIM_CHANNEL_CH1);
 8002cee:	2101      	movs	r1, #1
 8002cf0:	4828      	ldr	r0, [pc, #160]	@ (8002d94 <MX_TIM1_Init+0x124>)
 8002cf2:	f7ff fe1f 	bl	8002934 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8002cf6:	2360      	movs	r3, #96	@ 0x60
 8002cf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	633b      	str	r3, [r7, #48]	@ 0x30
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8002cfe:	2300      	movs	r3, #0
 8002d00:	637b      	str	r3, [r7, #52]	@ 0x34
  TIM_OC_InitStruct.CompareValue = 0;
 8002d02:	2300      	movs	r3, #0
 8002d04:	63bb      	str	r3, [r7, #56]	@ 0x38
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8002d06:	2300      	movs	r3, #0
 8002d08:	63fb      	str	r3, [r7, #60]	@ 0x3c
  TIM_OC_InitStruct.OCNPolarity = LL_TIM_OCPOLARITY_HIGH;
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	643b      	str	r3, [r7, #64]	@ 0x40
  TIM_OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_LOW;
 8002d0e:	2300      	movs	r3, #0
 8002d10:	647b      	str	r3, [r7, #68]	@ 0x44
  TIM_OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 8002d12:	2300      	movs	r3, #0
 8002d14:	64bb      	str	r3, [r7, #72]	@ 0x48
  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8002d16:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002d1a:	461a      	mov	r2, r3
 8002d1c:	2101      	movs	r1, #1
 8002d1e:	481d      	ldr	r0, [pc, #116]	@ (8002d94 <MX_TIM1_Init+0x124>)
 8002d20:	f000 ff8c 	bl	8003c3c <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH1);
 8002d24:	2101      	movs	r1, #1
 8002d26:	481b      	ldr	r0, [pc, #108]	@ (8002d94 <MX_TIM1_Init+0x124>)
 8002d28:	f7ff fdc0 	bl	80028ac <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM1, LL_TIM_TRGO_RESET);
 8002d2c:	2100      	movs	r1, #0
 8002d2e:	4819      	ldr	r0, [pc, #100]	@ (8002d94 <MX_TIM1_Init+0x124>)
 8002d30:	f7ff fe58 	bl	80029e4 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM1);
 8002d34:	4817      	ldr	r0, [pc, #92]	@ (8002d94 <MX_TIM1_Init+0x124>)
 8002d36:	f7ff fe67 	bl	8002a08 <LL_TIM_DisableMasterSlaveMode>
  TIM_BDTRInitStruct.OSSRState = LL_TIM_OSSR_DISABLE;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	617b      	str	r3, [r7, #20]
  TIM_BDTRInitStruct.OSSIState = LL_TIM_OSSI_DISABLE;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	61bb      	str	r3, [r7, #24]
  TIM_BDTRInitStruct.LockLevel = LL_TIM_LOCKLEVEL_OFF;
 8002d42:	2300      	movs	r3, #0
 8002d44:	61fb      	str	r3, [r7, #28]
  TIM_BDTRInitStruct.DeadTime = 84;
 8002d46:	2354      	movs	r3, #84	@ 0x54
 8002d48:	f887 3020 	strb.w	r3, [r7, #32]
  TIM_BDTRInitStruct.BreakState = LL_TIM_BREAK_DISABLE;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	847b      	strh	r3, [r7, #34]	@ 0x22
  TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;
 8002d50:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002d54:	627b      	str	r3, [r7, #36]	@ 0x24
  TIM_BDTRInitStruct.AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;
 8002d56:	2300      	movs	r3, #0
 8002d58:	62bb      	str	r3, [r7, #40]	@ 0x28
  LL_TIM_BDTR_Init(TIM1, &TIM_BDTRInitStruct);
 8002d5a:	f107 0314 	add.w	r3, r7, #20
 8002d5e:	4619      	mov	r1, r3
 8002d60:	480c      	ldr	r0, [pc, #48]	@ (8002d94 <MX_TIM1_Init+0x124>)
 8002d62:	f000 ffac 	bl	8003cbe <LL_TIM_BDTR_Init>
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 8002d66:	2004      	movs	r0, #4
 8002d68:	f7ff fd4a 	bl	8002800 <LL_APB2_GRP1_EnableClock>
  /**TIM1 GPIO Configuration
  PA7   ------> TIM1_CH1N
  PA8   ------> TIM1_CH1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_7|LL_GPIO_PIN_8;
 8002d6c:	4b0a      	ldr	r3, [pc, #40]	@ (8002d98 <MX_TIM1_Init+0x128>)
 8002d6e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002d70:	2309      	movs	r3, #9
 8002d72:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002d74:	2302      	movs	r3, #2
 8002d76:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	60fb      	str	r3, [r7, #12]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d7c:	463b      	mov	r3, r7
 8002d7e:	4619      	mov	r1, r3
 8002d80:	4806      	ldr	r0, [pc, #24]	@ (8002d9c <MX_TIM1_Init+0x12c>)
 8002d82:	f000 fbf9 	bl	8003578 <LL_GPIO_Init>

  LL_GPIO_AF_RemapPartial_TIM1();
 8002d86:	f7ff fe81 	bl	8002a8c <LL_GPIO_AF_RemapPartial_TIM1>

}
 8002d8a:	bf00      	nop
 8002d8c:	3760      	adds	r7, #96	@ 0x60
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bd80      	pop	{r7, pc}
 8002d92:	bf00      	nop
 8002d94:	40012c00 	.word	0x40012c00
 8002d98:	04018081 	.word	0x04018081
 8002d9c:	40010800 	.word	0x40010800

08002da0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b086      	sub	sp, #24
 8002da4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8002da6:	1d3b      	adds	r3, r7, #4
 8002da8:	2200      	movs	r2, #0
 8002daa:	601a      	str	r2, [r3, #0]
 8002dac:	605a      	str	r2, [r3, #4]
 8002dae:	609a      	str	r2, [r3, #8]
 8002db0:	60da      	str	r2, [r3, #12]
 8002db2:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 8002db4:	2001      	movs	r0, #1
 8002db6:	f7ff fd0b 	bl	80027d0 <LL_APB1_GRP1_EnableClock>

  /* TIM2 interrupt Init */
  NVIC_SetPriority(TIM2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),2, 0));
 8002dba:	f7ff fb8f 	bl	80024dc <__NVIC_GetPriorityGrouping>
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	2102      	movs	r1, #2
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	f7ff fbdd 	bl	8002584 <NVIC_EncodePriority>
 8002dca:	4603      	mov	r3, r0
 8002dcc:	4619      	mov	r1, r3
 8002dce:	201c      	movs	r0, #28
 8002dd0:	f7ff fbae 	bl	8002530 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM2_IRQn);
 8002dd4:	201c      	movs	r0, #28
 8002dd6:	f7ff fb8f 	bl	80024f8 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8002dde:	2300      	movs	r3, #0
 8002de0:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 65535;
 8002de2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002de6:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8002de8:	2300      	movs	r3, #0
 8002dea:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 8002dec:	1d3b      	adds	r3, r7, #4
 8002dee:	4619      	mov	r1, r3
 8002df0:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8002df4:	f000 fec4 	bl	8003b80 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM2);
 8002df8:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8002dfc:	f7ff fd38 	bl	8002870 <LL_TIM_EnableARRPreload>
  LL_TIM_SetClockSource(TIM2, LL_TIM_CLOCKSOURCE_INTERNAL);
 8002e00:	2100      	movs	r1, #0
 8002e02:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8002e06:	f7ff fdd9 	bl	80029bc <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 8002e0a:	2100      	movs	r1, #0
 8002e0c:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8002e10:	f7ff fde8 	bl	80029e4 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 8002e14:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8002e18:	f7ff fdf6 	bl	8002a08 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002e1c:	bf00      	nop
 8002e1e:	3718      	adds	r7, #24
 8002e20:	46bd      	mov	sp, r7
 8002e22:	bd80      	pop	{r7, pc}

08002e24 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b08c      	sub	sp, #48	@ 0x30
 8002e28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART1_Init 0 */

  /* USER CODE END USART1_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8002e2a:	f107 0314 	add.w	r3, r7, #20
 8002e2e:	2200      	movs	r2, #0
 8002e30:	601a      	str	r2, [r3, #0]
 8002e32:	605a      	str	r2, [r3, #4]
 8002e34:	609a      	str	r2, [r3, #8]
 8002e36:	60da      	str	r2, [r3, #12]
 8002e38:	611a      	str	r2, [r3, #16]
 8002e3a:	615a      	str	r2, [r3, #20]
 8002e3c:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e3e:	463b      	mov	r3, r7
 8002e40:	2200      	movs	r2, #0
 8002e42:	601a      	str	r2, [r3, #0]
 8002e44:	605a      	str	r2, [r3, #4]
 8002e46:	609a      	str	r2, [r3, #8]
 8002e48:	60da      	str	r2, [r3, #12]
 8002e4a:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 8002e4c:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002e50:	f7ff fcd6 	bl	8002800 <LL_APB2_GRP1_EnableClock>

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 8002e54:	2004      	movs	r0, #4
 8002e56:	f7ff fcd3 	bl	8002800 <LL_APB2_GRP1_EnableClock>
  /**USART1 GPIO Configuration
  PA9   ------> USART1_TX
  PA10   ------> USART1_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 8002e5a:	4b22      	ldr	r3, [pc, #136]	@ (8002ee4 <MX_USART1_UART_Init+0xc0>)
 8002e5c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002e5e:	2309      	movs	r3, #9
 8002e60:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8002e62:	2303      	movs	r3, #3
 8002e64:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002e66:	2300      	movs	r3, #0
 8002e68:	60fb      	str	r3, [r7, #12]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e6a:	463b      	mov	r3, r7
 8002e6c:	4619      	mov	r1, r3
 8002e6e:	481e      	ldr	r0, [pc, #120]	@ (8002ee8 <MX_USART1_UART_Init+0xc4>)
 8002e70:	f000 fb82 	bl	8003578 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 8002e74:	4b1d      	ldr	r3, [pc, #116]	@ (8002eec <MX_USART1_UART_Init+0xc8>)
 8002e76:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
 8002e78:	2304      	movs	r3, #4
 8002e7a:	607b      	str	r3, [r7, #4]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e7c:	463b      	mov	r3, r7
 8002e7e:	4619      	mov	r1, r3
 8002e80:	4819      	ldr	r0, [pc, #100]	@ (8002ee8 <MX_USART1_UART_Init+0xc4>)
 8002e82:	f000 fb79 	bl	8003578 <LL_GPIO_Init>

  /* USART1 interrupt Init */
  NVIC_SetPriority(USART1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),1, 0));
 8002e86:	f7ff fb29 	bl	80024dc <__NVIC_GetPriorityGrouping>
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	2101      	movs	r1, #1
 8002e90:	4618      	mov	r0, r3
 8002e92:	f7ff fb77 	bl	8002584 <NVIC_EncodePriority>
 8002e96:	4603      	mov	r3, r0
 8002e98:	4619      	mov	r1, r3
 8002e9a:	2025      	movs	r0, #37	@ 0x25
 8002e9c:	f7ff fb48 	bl	8002530 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART1_IRQn);
 8002ea0:	2025      	movs	r0, #37	@ 0x25
 8002ea2:	f7ff fb29 	bl	80024f8 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8002ea6:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8002eaa:	617b      	str	r3, [r7, #20]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002eac:	2300      	movs	r3, #0
 8002eae:	61bb      	str	r3, [r7, #24]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	623b      	str	r3, [r7, #32]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002eb8:	230c      	movs	r3, #12
 8002eba:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  LL_USART_Init(USART1, &USART_InitStruct);
 8002ec4:	f107 0314 	add.w	r3, r7, #20
 8002ec8:	4619      	mov	r1, r3
 8002eca:	4809      	ldr	r0, [pc, #36]	@ (8002ef0 <MX_USART1_UART_Init+0xcc>)
 8002ecc:	f001 f95a 	bl	8004184 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART1);
 8002ed0:	4807      	ldr	r0, [pc, #28]	@ (8002ef0 <MX_USART1_UART_Init+0xcc>)
 8002ed2:	f7ff fdb7 	bl	8002a44 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART1);
 8002ed6:	4806      	ldr	r0, [pc, #24]	@ (8002ef0 <MX_USART1_UART_Init+0xcc>)
 8002ed8:	f7ff fda5 	bl	8002a26 <LL_USART_Enable>
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002edc:	bf00      	nop
 8002ede:	3730      	adds	r7, #48	@ 0x30
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bd80      	pop	{r7, pc}
 8002ee4:	04020002 	.word	0x04020002
 8002ee8:	40010800 	.word	0x40010800
 8002eec:	04040004 	.word	0x04040004
 8002ef0:	40013800 	.word	0x40013800

08002ef4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b08c      	sub	sp, #48	@ 0x30
 8002ef8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8002efa:	f107 0314 	add.w	r3, r7, #20
 8002efe:	2200      	movs	r2, #0
 8002f00:	601a      	str	r2, [r3, #0]
 8002f02:	605a      	str	r2, [r3, #4]
 8002f04:	609a      	str	r2, [r3, #8]
 8002f06:	60da      	str	r2, [r3, #12]
 8002f08:	611a      	str	r2, [r3, #16]
 8002f0a:	615a      	str	r2, [r3, #20]
 8002f0c:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f0e:	463b      	mov	r3, r7
 8002f10:	2200      	movs	r2, #0
 8002f12:	601a      	str	r2, [r3, #0]
 8002f14:	605a      	str	r2, [r3, #4]
 8002f16:	609a      	str	r2, [r3, #8]
 8002f18:	60da      	str	r2, [r3, #12]
 8002f1a:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8002f1c:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8002f20:	f7ff fc56 	bl	80027d0 <LL_APB1_GRP1_EnableClock>

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 8002f24:	2004      	movs	r0, #4
 8002f26:	f7ff fc6b 	bl	8002800 <LL_APB2_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 8002f2a:	f240 4304 	movw	r3, #1028	@ 0x404
 8002f2e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002f30:	2309      	movs	r3, #9
 8002f32:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8002f34:	2303      	movs	r3, #3
 8002f36:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002f38:	2300      	movs	r3, #0
 8002f3a:	60fb      	str	r3, [r7, #12]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f3c:	463b      	mov	r3, r7
 8002f3e:	4619      	mov	r1, r3
 8002f40:	481d      	ldr	r0, [pc, #116]	@ (8002fb8 <MX_USART2_UART_Init+0xc4>)
 8002f42:	f000 fb19 	bl	8003578 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 8002f46:	f640 0308 	movw	r3, #2056	@ 0x808
 8002f4a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
 8002f4c:	2304      	movs	r3, #4
 8002f4e:	607b      	str	r3, [r7, #4]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f50:	463b      	mov	r3, r7
 8002f52:	4619      	mov	r1, r3
 8002f54:	4818      	ldr	r0, [pc, #96]	@ (8002fb8 <MX_USART2_UART_Init+0xc4>)
 8002f56:	f000 fb0f 	bl	8003578 <LL_GPIO_Init>

  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),1, 0));
 8002f5a:	f7ff fabf 	bl	80024dc <__NVIC_GetPriorityGrouping>
 8002f5e:	4603      	mov	r3, r0
 8002f60:	2200      	movs	r2, #0
 8002f62:	2101      	movs	r1, #1
 8002f64:	4618      	mov	r0, r3
 8002f66:	f7ff fb0d 	bl	8002584 <NVIC_EncodePriority>
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	4619      	mov	r1, r3
 8002f6e:	2026      	movs	r0, #38	@ 0x26
 8002f70:	f7ff fade 	bl	8002530 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 8002f74:	2026      	movs	r0, #38	@ 0x26
 8002f76:	f7ff fabf 	bl	80024f8 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8002f7a:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8002f7e:	617b      	str	r3, [r7, #20]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002f80:	2300      	movs	r3, #0
 8002f82:	61bb      	str	r3, [r7, #24]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8002f84:	2300      	movs	r3, #0
 8002f86:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002f88:	2300      	movs	r3, #0
 8002f8a:	623b      	str	r3, [r7, #32]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002f8c:	230c      	movs	r3, #12
 8002f8e:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002f90:	2300      	movs	r3, #0
 8002f92:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002f94:	2300      	movs	r3, #0
 8002f96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  LL_USART_Init(USART2, &USART_InitStruct);
 8002f98:	f107 0314 	add.w	r3, r7, #20
 8002f9c:	4619      	mov	r1, r3
 8002f9e:	4807      	ldr	r0, [pc, #28]	@ (8002fbc <MX_USART2_UART_Init+0xc8>)
 8002fa0:	f001 f8f0 	bl	8004184 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 8002fa4:	4805      	ldr	r0, [pc, #20]	@ (8002fbc <MX_USART2_UART_Init+0xc8>)
 8002fa6:	f7ff fd4d 	bl	8002a44 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8002faa:	4804      	ldr	r0, [pc, #16]	@ (8002fbc <MX_USART2_UART_Init+0xc8>)
 8002fac:	f7ff fd3b 	bl	8002a26 <LL_USART_Enable>
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002fb0:	bf00      	nop
 8002fb2:	3730      	adds	r7, #48	@ 0x30
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}
 8002fb8:	40010800 	.word	0x40010800
 8002fbc:	40004400 	.word	0x40004400

08002fc0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b086      	sub	sp, #24
 8002fc4:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fc6:	1d3b      	adds	r3, r7, #4
 8002fc8:	2200      	movs	r2, #0
 8002fca:	601a      	str	r2, [r3, #0]
 8002fcc:	605a      	str	r2, [r3, #4]
 8002fce:	609a      	str	r2, [r3, #8]
 8002fd0:	60da      	str	r2, [r3, #12]
 8002fd2:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOD);
 8002fd4:	2020      	movs	r0, #32
 8002fd6:	f7ff fc13 	bl	8002800 <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 8002fda:	2004      	movs	r0, #4
 8002fdc:	f7ff fc10 	bl	8002800 <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOB);
 8002fe0:	2008      	movs	r0, #8
 8002fe2:	f7ff fc0d 	bl	8002800 <LL_APB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, PFC_ON_OFF_Pin|LED_TEST_Pin);
 8002fe6:	f244 2142 	movw	r1, #16962	@ 0x4242
 8002fea:	4813      	ldr	r0, [pc, #76]	@ (8003038 <MX_GPIO_Init+0x78>)
 8002fec:	f7ff fd3f 	bl	8002a6e <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LED_WAIT_Pin|LED_SOFT_START_Pin|LED_PROCESS_Pin|RS485_CONTROL_Pin
 8002ff0:	4912      	ldr	r1, [pc, #72]	@ (800303c <MX_GPIO_Init+0x7c>)
 8002ff2:	4813      	ldr	r0, [pc, #76]	@ (8003040 <MX_GPIO_Init+0x80>)
 8002ff4:	f7ff fd3b 	bl	8002a6e <LL_GPIO_ResetOutputPin>
                          |VOLTAGE_PROTECTION_Pin);

  /**/
  GPIO_InitStruct.Pin = PFC_ON_OFF_Pin|LED_TEST_Pin;
 8002ff8:	f244 2342 	movw	r3, #16962	@ 0x4242
 8002ffc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002ffe:	2301      	movs	r3, #1
 8003000:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003002:	2302      	movs	r3, #2
 8003004:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003006:	2300      	movs	r3, #0
 8003008:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800300a:	1d3b      	adds	r3, r7, #4
 800300c:	4619      	mov	r1, r3
 800300e:	480a      	ldr	r0, [pc, #40]	@ (8003038 <MX_GPIO_Init+0x78>)
 8003010:	f000 fab2 	bl	8003578 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_WAIT_Pin|LED_SOFT_START_Pin|LED_PROCESS_Pin|RS485_CONTROL_Pin
 8003014:	4b09      	ldr	r3, [pc, #36]	@ (800303c <MX_GPIO_Init+0x7c>)
 8003016:	607b      	str	r3, [r7, #4]
                          |VOLTAGE_PROTECTION_Pin;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8003018:	2301      	movs	r3, #1
 800301a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800301c:	2302      	movs	r3, #2
 800301e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003020:	2300      	movs	r3, #0
 8003022:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003024:	1d3b      	adds	r3, r7, #4
 8003026:	4619      	mov	r1, r3
 8003028:	4805      	ldr	r0, [pc, #20]	@ (8003040 <MX_GPIO_Init+0x80>)
 800302a:	f000 faa5 	bl	8003578 <LL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800302e:	bf00      	nop
 8003030:	3718      	adds	r7, #24
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}
 8003036:	bf00      	nop
 8003038:	40010800 	.word	0x40010800
 800303c:	04840787 	.word	0x04840787
 8003040:	40010c00 	.word	0x40010c00

08003044 <BSP_BOARD_TimeOut>:
   *   PUBLIC FUNCTION
   *********************/

  // Call Function in "SysTick ISR"
  static inline void BSP_BOARD_TimeOut (void)
  {
 8003044:	b580      	push	{r7, lr}
 8003046:	af00      	add	r7, sp, #0
    BSP_UART_TimeOut();
 8003048:	f7ff f998 	bl	800237c <BSP_UART_TimeOut>
    BSP_I2C_TimeOut();
 800304c:	f7fe fd66 	bl	8001b1c <BSP_I2C_TimeOut>
  }
 8003050:	bf00      	nop
 8003052:	bd80      	pop	{r7, pc}

08003054 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003054:	b480      	push	{r7}
 8003056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003058:	bf00      	nop
 800305a:	e7fd      	b.n	8003058 <NMI_Handler+0x4>

0800305c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800305c:	b480      	push	{r7}
 800305e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003060:	bf00      	nop
 8003062:	e7fd      	b.n	8003060 <HardFault_Handler+0x4>

08003064 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003064:	b480      	push	{r7}
 8003066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003068:	bf00      	nop
 800306a:	e7fd      	b.n	8003068 <MemManage_Handler+0x4>

0800306c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800306c:	b480      	push	{r7}
 800306e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003070:	bf00      	nop
 8003072:	e7fd      	b.n	8003070 <BusFault_Handler+0x4>

08003074 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003074:	b480      	push	{r7}
 8003076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003078:	bf00      	nop
 800307a:	e7fd      	b.n	8003078 <UsageFault_Handler+0x4>

0800307c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800307c:	b480      	push	{r7}
 800307e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003080:	bf00      	nop
 8003082:	46bd      	mov	sp, r7
 8003084:	bc80      	pop	{r7}
 8003086:	4770      	bx	lr

08003088 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003088:	b480      	push	{r7}
 800308a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800308c:	bf00      	nop
 800308e:	46bd      	mov	sp, r7
 8003090:	bc80      	pop	{r7}
 8003092:	4770      	bx	lr

08003094 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003094:	b480      	push	{r7}
 8003096:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003098:	bf00      	nop
 800309a:	46bd      	mov	sp, r7
 800309c:	bc80      	pop	{r7}
 800309e:	4770      	bx	lr

080030a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	BSP_BOARD_TimeOut();
 80030a4:	f7ff ffce 	bl	8003044 <BSP_BOARD_TimeOut>
	SCH_RunSystemTickTimer();
 80030a8:	f001 fbec 	bl	8004884 <SCH_RunSystemTickTimer>
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80030ac:	bf00      	nop
 80030ae:	bd80      	pop	{r7, pc}

080030b0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80030b0:	b480      	push	{r7}
 80030b2:	af00      	add	r7, sp, #0

  /* USER CODE END TIM2_IRQn 0 */
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80030b4:	bf00      	nop
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bc80      	pop	{r7}
 80030ba:	4770      	bx	lr

080030bc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	BSP_UART_ISR((uart_cfg_t *)p_uart1);
 80030c0:	4b03      	ldr	r3, [pc, #12]	@ (80030d0 <USART1_IRQHandler+0x14>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4618      	mov	r0, r3
 80030c6:	f7ff f96b 	bl	80023a0 <BSP_UART_ISR>
  /* USER CODE END USART1_IRQn 0 */
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80030ca:	bf00      	nop
 80030cc:	bd80      	pop	{r7, pc}
 80030ce:	bf00      	nop
 80030d0:	2000006c 	.word	0x2000006c

080030d4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80030d4:	b480      	push	{r7}
 80030d6:	af00      	add	r7, sp, #0

  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80030d8:	bf00      	nop
 80030da:	46bd      	mov	sp, r7
 80030dc:	bc80      	pop	{r7}
 80030de:	4770      	bx	lr

080030e0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80030e0:	b480      	push	{r7}
 80030e2:	af00      	add	r7, sp, #0
  return 1;
 80030e4:	2301      	movs	r3, #1
}
 80030e6:	4618      	mov	r0, r3
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bc80      	pop	{r7}
 80030ec:	4770      	bx	lr

080030ee <_kill>:

int _kill(int pid, int sig)
{
 80030ee:	b580      	push	{r7, lr}
 80030f0:	b082      	sub	sp, #8
 80030f2:	af00      	add	r7, sp, #0
 80030f4:	6078      	str	r0, [r7, #4]
 80030f6:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80030f8:	f003 f970 	bl	80063dc <__errno>
 80030fc:	4603      	mov	r3, r0
 80030fe:	2216      	movs	r2, #22
 8003100:	601a      	str	r2, [r3, #0]
  return -1;
 8003102:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003106:	4618      	mov	r0, r3
 8003108:	3708      	adds	r7, #8
 800310a:	46bd      	mov	sp, r7
 800310c:	bd80      	pop	{r7, pc}

0800310e <_exit>:

void _exit (int status)
{
 800310e:	b580      	push	{r7, lr}
 8003110:	b082      	sub	sp, #8
 8003112:	af00      	add	r7, sp, #0
 8003114:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003116:	f04f 31ff 	mov.w	r1, #4294967295
 800311a:	6878      	ldr	r0, [r7, #4]
 800311c:	f7ff ffe7 	bl	80030ee <_kill>
  while (1) {}    /* Make sure we hang here */
 8003120:	bf00      	nop
 8003122:	e7fd      	b.n	8003120 <_exit+0x12>

08003124 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b086      	sub	sp, #24
 8003128:	af00      	add	r7, sp, #0
 800312a:	60f8      	str	r0, [r7, #12]
 800312c:	60b9      	str	r1, [r7, #8]
 800312e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003130:	2300      	movs	r3, #0
 8003132:	617b      	str	r3, [r7, #20]
 8003134:	e00a      	b.n	800314c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003136:	f3af 8000 	nop.w
 800313a:	4601      	mov	r1, r0
 800313c:	68bb      	ldr	r3, [r7, #8]
 800313e:	1c5a      	adds	r2, r3, #1
 8003140:	60ba      	str	r2, [r7, #8]
 8003142:	b2ca      	uxtb	r2, r1
 8003144:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003146:	697b      	ldr	r3, [r7, #20]
 8003148:	3301      	adds	r3, #1
 800314a:	617b      	str	r3, [r7, #20]
 800314c:	697a      	ldr	r2, [r7, #20]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	429a      	cmp	r2, r3
 8003152:	dbf0      	blt.n	8003136 <_read+0x12>
  }

  return len;
 8003154:	687b      	ldr	r3, [r7, #4]
}
 8003156:	4618      	mov	r0, r3
 8003158:	3718      	adds	r7, #24
 800315a:	46bd      	mov	sp, r7
 800315c:	bd80      	pop	{r7, pc}

0800315e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800315e:	b580      	push	{r7, lr}
 8003160:	b086      	sub	sp, #24
 8003162:	af00      	add	r7, sp, #0
 8003164:	60f8      	str	r0, [r7, #12]
 8003166:	60b9      	str	r1, [r7, #8]
 8003168:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800316a:	2300      	movs	r3, #0
 800316c:	617b      	str	r3, [r7, #20]
 800316e:	e009      	b.n	8003184 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003170:	68bb      	ldr	r3, [r7, #8]
 8003172:	1c5a      	adds	r2, r3, #1
 8003174:	60ba      	str	r2, [r7, #8]
 8003176:	781b      	ldrb	r3, [r3, #0]
 8003178:	4618      	mov	r0, r3
 800317a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800317e:	697b      	ldr	r3, [r7, #20]
 8003180:	3301      	adds	r3, #1
 8003182:	617b      	str	r3, [r7, #20]
 8003184:	697a      	ldr	r2, [r7, #20]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	429a      	cmp	r2, r3
 800318a:	dbf1      	blt.n	8003170 <_write+0x12>
  }
  return len;
 800318c:	687b      	ldr	r3, [r7, #4]
}
 800318e:	4618      	mov	r0, r3
 8003190:	3718      	adds	r7, #24
 8003192:	46bd      	mov	sp, r7
 8003194:	bd80      	pop	{r7, pc}

08003196 <_close>:

int _close(int file)
{
 8003196:	b480      	push	{r7}
 8003198:	b083      	sub	sp, #12
 800319a:	af00      	add	r7, sp, #0
 800319c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800319e:	f04f 33ff 	mov.w	r3, #4294967295
}
 80031a2:	4618      	mov	r0, r3
 80031a4:	370c      	adds	r7, #12
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bc80      	pop	{r7}
 80031aa:	4770      	bx	lr

080031ac <_fstat>:


int _fstat(int file, struct stat *st)
{
 80031ac:	b480      	push	{r7}
 80031ae:	b083      	sub	sp, #12
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
 80031b4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80031bc:	605a      	str	r2, [r3, #4]
  return 0;
 80031be:	2300      	movs	r3, #0
}
 80031c0:	4618      	mov	r0, r3
 80031c2:	370c      	adds	r7, #12
 80031c4:	46bd      	mov	sp, r7
 80031c6:	bc80      	pop	{r7}
 80031c8:	4770      	bx	lr

080031ca <_isatty>:

int _isatty(int file)
{
 80031ca:	b480      	push	{r7}
 80031cc:	b083      	sub	sp, #12
 80031ce:	af00      	add	r7, sp, #0
 80031d0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80031d2:	2301      	movs	r3, #1
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	370c      	adds	r7, #12
 80031d8:	46bd      	mov	sp, r7
 80031da:	bc80      	pop	{r7}
 80031dc:	4770      	bx	lr

080031de <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80031de:	b480      	push	{r7}
 80031e0:	b085      	sub	sp, #20
 80031e2:	af00      	add	r7, sp, #0
 80031e4:	60f8      	str	r0, [r7, #12]
 80031e6:	60b9      	str	r1, [r7, #8]
 80031e8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80031ea:	2300      	movs	r3, #0
}
 80031ec:	4618      	mov	r0, r3
 80031ee:	3714      	adds	r7, #20
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bc80      	pop	{r7}
 80031f4:	4770      	bx	lr
	...

080031f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b086      	sub	sp, #24
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003200:	4a14      	ldr	r2, [pc, #80]	@ (8003254 <_sbrk+0x5c>)
 8003202:	4b15      	ldr	r3, [pc, #84]	@ (8003258 <_sbrk+0x60>)
 8003204:	1ad3      	subs	r3, r2, r3
 8003206:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003208:	697b      	ldr	r3, [r7, #20]
 800320a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800320c:	4b13      	ldr	r3, [pc, #76]	@ (800325c <_sbrk+0x64>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	2b00      	cmp	r3, #0
 8003212:	d102      	bne.n	800321a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003214:	4b11      	ldr	r3, [pc, #68]	@ (800325c <_sbrk+0x64>)
 8003216:	4a12      	ldr	r2, [pc, #72]	@ (8003260 <_sbrk+0x68>)
 8003218:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800321a:	4b10      	ldr	r3, [pc, #64]	@ (800325c <_sbrk+0x64>)
 800321c:	681a      	ldr	r2, [r3, #0]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	4413      	add	r3, r2
 8003222:	693a      	ldr	r2, [r7, #16]
 8003224:	429a      	cmp	r2, r3
 8003226:	d207      	bcs.n	8003238 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003228:	f003 f8d8 	bl	80063dc <__errno>
 800322c:	4603      	mov	r3, r0
 800322e:	220c      	movs	r2, #12
 8003230:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003232:	f04f 33ff 	mov.w	r3, #4294967295
 8003236:	e009      	b.n	800324c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003238:	4b08      	ldr	r3, [pc, #32]	@ (800325c <_sbrk+0x64>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800323e:	4b07      	ldr	r3, [pc, #28]	@ (800325c <_sbrk+0x64>)
 8003240:	681a      	ldr	r2, [r3, #0]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	4413      	add	r3, r2
 8003246:	4a05      	ldr	r2, [pc, #20]	@ (800325c <_sbrk+0x64>)
 8003248:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800324a:	68fb      	ldr	r3, [r7, #12]
}
 800324c:	4618      	mov	r0, r3
 800324e:	3718      	adds	r7, #24
 8003250:	46bd      	mov	sp, r7
 8003252:	bd80      	pop	{r7, pc}
 8003254:	20005000 	.word	0x20005000
 8003258:	00000400 	.word	0x00000400
 800325c:	20000474 	.word	0x20000474
 8003260:	200007e0 	.word	0x200007e0

08003264 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003264:	b480      	push	{r7}
 8003266:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003268:	bf00      	nop
 800326a:	46bd      	mov	sp, r7
 800326c:	bc80      	pop	{r7}
 800326e:	4770      	bx	lr

08003270 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003270:	f7ff fff8 	bl	8003264 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003274:	480b      	ldr	r0, [pc, #44]	@ (80032a4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8003276:	490c      	ldr	r1, [pc, #48]	@ (80032a8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8003278:	4a0c      	ldr	r2, [pc, #48]	@ (80032ac <LoopFillZerobss+0x16>)
  movs r3, #0
 800327a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800327c:	e002      	b.n	8003284 <LoopCopyDataInit>

0800327e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800327e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003280:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003282:	3304      	adds	r3, #4

08003284 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003284:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003286:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003288:	d3f9      	bcc.n	800327e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800328a:	4a09      	ldr	r2, [pc, #36]	@ (80032b0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800328c:	4c09      	ldr	r4, [pc, #36]	@ (80032b4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800328e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003290:	e001      	b.n	8003296 <LoopFillZerobss>

08003292 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003292:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003294:	3204      	adds	r2, #4

08003296 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003296:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003298:	d3fb      	bcc.n	8003292 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800329a:	f003 f8a5 	bl	80063e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800329e:	f7ff fc19 	bl	8002ad4 <main>
  bx lr
 80032a2:	4770      	bx	lr
  ldr r0, =_sdata
 80032a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80032a8:	20000250 	.word	0x20000250
  ldr r2, =_sidata
 80032ac:	08009ab8 	.word	0x08009ab8
  ldr r2, =_sbss
 80032b0:	20000250 	.word	0x20000250
  ldr r4, =_ebss
 80032b4:	200007dc 	.word	0x200007dc

080032b8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80032b8:	e7fe      	b.n	80032b8 <ADC1_2_IRQHandler>
	...

080032bc <ADS1115_GetData>:
 * @return The data reading from the specified channel. If a timeout occurs,
 * returns 0.
 */
uint16_t
ADS1115_GetData (ads1115_channel_t channel)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b082      	sub	sp, #8
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	4603      	mov	r3, r0
 80032c4:	71fb      	strb	r3, [r7, #7]
  i2c_1.buffer[0] = 0x01;
 80032c6:	4b3b      	ldr	r3, [pc, #236]	@ (80033b4 <ADS1115_GetData+0xf8>)
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	2201      	movs	r2, #1
 80032cc:	701a      	strb	r2, [r3, #0]
  switch (channel)
 80032ce:	79fb      	ldrb	r3, [r7, #7]
 80032d0:	2b03      	cmp	r3, #3
 80032d2:	d823      	bhi.n	800331c <ADS1115_GetData+0x60>
 80032d4:	a201      	add	r2, pc, #4	@ (adr r2, 80032dc <ADS1115_GetData+0x20>)
 80032d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032da:	bf00      	nop
 80032dc:	080032ed 	.word	0x080032ed
 80032e0:	080032f9 	.word	0x080032f9
 80032e4:	08003305 	.word	0x08003305
 80032e8:	08003311 	.word	0x08003311
  {
    case DEV_ADS1115_CHANNEL_0:
      i2c_1.buffer[1] = 0xC1;
 80032ec:	4b31      	ldr	r3, [pc, #196]	@ (80033b4 <ADS1115_GetData+0xf8>)
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	3301      	adds	r3, #1
 80032f2:	22c1      	movs	r2, #193	@ 0xc1
 80032f4:	701a      	strb	r2, [r3, #0]
      break;
 80032f6:	e011      	b.n	800331c <ADS1115_GetData+0x60>
    case DEV_ADS1115_CHANNEL_1:
      i2c_1.buffer[1] = 0xD1;
 80032f8:	4b2e      	ldr	r3, [pc, #184]	@ (80033b4 <ADS1115_GetData+0xf8>)
 80032fa:	685b      	ldr	r3, [r3, #4]
 80032fc:	3301      	adds	r3, #1
 80032fe:	22d1      	movs	r2, #209	@ 0xd1
 8003300:	701a      	strb	r2, [r3, #0]
      break;
 8003302:	e00b      	b.n	800331c <ADS1115_GetData+0x60>
    case DEV_ADS1115_CHANNEL_2:
      i2c_1.buffer[1] = 0xE1;
 8003304:	4b2b      	ldr	r3, [pc, #172]	@ (80033b4 <ADS1115_GetData+0xf8>)
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	3301      	adds	r3, #1
 800330a:	22e1      	movs	r2, #225	@ 0xe1
 800330c:	701a      	strb	r2, [r3, #0]
      break;
 800330e:	e005      	b.n	800331c <ADS1115_GetData+0x60>
    case DEV_ADS1115_CHANNEL_3:
      i2c_1.buffer[1] = 0xF1;
 8003310:	4b28      	ldr	r3, [pc, #160]	@ (80033b4 <ADS1115_GetData+0xf8>)
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	3301      	adds	r3, #1
 8003316:	22f1      	movs	r2, #241	@ 0xf1
 8003318:	701a      	strb	r2, [r3, #0]
      break;
 800331a:	bf00      	nop
  }

  i2c_1.buffer[0]   = 0x83;
 800331c:	4b25      	ldr	r3, [pc, #148]	@ (80033b4 <ADS1115_GetData+0xf8>)
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	2283      	movs	r2, #131	@ 0x83
 8003322:	701a      	strb	r2, [r3, #0]
  i2c_1.size_buffer = 3;
 8003324:	4b23      	ldr	r3, [pc, #140]	@ (80033b4 <ADS1115_GetData+0xf8>)
 8003326:	2203      	movs	r2, #3
 8003328:	609a      	str	r2, [r3, #8]
  BSP_I2C_MasterTransmit7B((i2c_data_t *)&i2c_1);
 800332a:	4822      	ldr	r0, [pc, #136]	@ (80033b4 <ADS1115_GetData+0xf8>)
 800332c:	f7fe fb06 	bl	800193c <BSP_I2C_MasterTransmit7B>
  if (i2c_1.status == I2C_TIMEOUT)
 8003330:	4b20      	ldr	r3, [pc, #128]	@ (80033b4 <ADS1115_GetData+0xf8>)
 8003332:	7b1b      	ldrb	r3, [r3, #12]
 8003334:	b2db      	uxtb	r3, r3
 8003336:	2b00      	cmp	r3, #0
 8003338:	d101      	bne.n	800333e <ADS1115_GetData+0x82>
  {
    return 0;
 800333a:	2300      	movs	r3, #0
 800333c:	e035      	b.n	80033aa <ADS1115_GetData+0xee>
  }

  i2c_1.buffer[0]   = 0x00;
 800333e:	4b1d      	ldr	r3, [pc, #116]	@ (80033b4 <ADS1115_GetData+0xf8>)
 8003340:	685b      	ldr	r3, [r3, #4]
 8003342:	2200      	movs	r2, #0
 8003344:	701a      	strb	r2, [r3, #0]
  i2c_1.size_buffer = 1;
 8003346:	4b1b      	ldr	r3, [pc, #108]	@ (80033b4 <ADS1115_GetData+0xf8>)
 8003348:	2201      	movs	r2, #1
 800334a:	609a      	str	r2, [r3, #8]
  BSP_I2C_MasterTransmit7B((i2c_data_t *)&i2c_1);
 800334c:	4819      	ldr	r0, [pc, #100]	@ (80033b4 <ADS1115_GetData+0xf8>)
 800334e:	f7fe faf5 	bl	800193c <BSP_I2C_MasterTransmit7B>
  if (i2c_1.status == I2C_TIMEOUT)
 8003352:	4b18      	ldr	r3, [pc, #96]	@ (80033b4 <ADS1115_GetData+0xf8>)
 8003354:	7b1b      	ldrb	r3, [r3, #12]
 8003356:	b2db      	uxtb	r3, r3
 8003358:	2b00      	cmp	r3, #0
 800335a:	d101      	bne.n	8003360 <ADS1115_GetData+0xa4>
  {
    return 0;
 800335c:	2300      	movs	r3, #0
 800335e:	e024      	b.n	80033aa <ADS1115_GetData+0xee>
  }

  LL_mDelay(20);
 8003360:	2014      	movs	r0, #20
 8003362:	f000 ff97 	bl	8004294 <LL_mDelay>
  i2c_1.size_buffer = 2;
 8003366:	4b13      	ldr	r3, [pc, #76]	@ (80033b4 <ADS1115_GetData+0xf8>)
 8003368:	2202      	movs	r2, #2
 800336a:	609a      	str	r2, [r3, #8]
  BSP_I2C_MasterReceive7B((i2c_data_t *)&i2c_1);
 800336c:	4811      	ldr	r0, [pc, #68]	@ (80033b4 <ADS1115_GetData+0xf8>)
 800336e:	f7fe fb2f 	bl	80019d0 <BSP_I2C_MasterReceive7B>

  data[channel].data_reading = (i2c_1.buffer[0] << 8 | i2c_1.buffer[1]);
 8003372:	4b10      	ldr	r3, [pc, #64]	@ (80033b4 <ADS1115_GetData+0xf8>)
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	781b      	ldrb	r3, [r3, #0]
 8003378:	b2db      	uxtb	r3, r3
 800337a:	021b      	lsls	r3, r3, #8
 800337c:	b21a      	sxth	r2, r3
 800337e:	4b0d      	ldr	r3, [pc, #52]	@ (80033b4 <ADS1115_GetData+0xf8>)
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	3301      	adds	r3, #1
 8003384:	781b      	ldrb	r3, [r3, #0]
 8003386:	b2db      	uxtb	r3, r3
 8003388:	b21b      	sxth	r3, r3
 800338a:	4313      	orrs	r3, r2
 800338c:	b21a      	sxth	r2, r3
 800338e:	79fb      	ldrb	r3, [r7, #7]
 8003390:	b291      	uxth	r1, r2
 8003392:	4a09      	ldr	r2, [pc, #36]	@ (80033b8 <ADS1115_GetData+0xfc>)
 8003394:	f822 1033 	strh.w	r1, [r2, r3, lsl #3]
  if (data[channel].data_reading < 0)
 8003398:	79fb      	ldrb	r3, [r7, #7]
 800339a:	4a07      	ldr	r2, [pc, #28]	@ (80033b8 <ADS1115_GetData+0xfc>)
 800339c:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
  {
    data[channel].data_reading = 0;
  }

  return data[channel].data_reading;
 80033a0:	79fb      	ldrb	r3, [r7, #7]
 80033a2:	4a05      	ldr	r2, [pc, #20]	@ (80033b8 <ADS1115_GetData+0xfc>)
 80033a4:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
 80033a8:	b29b      	uxth	r3, r3
}
 80033aa:	4618      	mov	r0, r3
 80033ac:	3708      	adds	r7, #8
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bd80      	pop	{r7, pc}
 80033b2:	bf00      	nop
 80033b4:	20000074 	.word	0x20000074
 80033b8:	20000478 	.word	0x20000478

080033bc <ADS1115_Voltage>:

float
ADS1115_Voltage (ads1115_channel_t channel)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b082      	sub	sp, #8
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	4603      	mov	r3, r0
 80033c4:	71fb      	strb	r3, [r7, #7]
  /**< Read raw Data */
  ADS1115_GetData(channel);
 80033c6:	79fb      	ldrb	r3, [r7, #7]
 80033c8:	4618      	mov	r0, r3
 80033ca:	f7ff ff77 	bl	80032bc <ADS1115_GetData>

  /**< Calibrate ADC */

  /**< Convert voltage */
  data[0].voltage = (float)(data[0].data_reading * ADS1115_VREF) / ADS1115_STEP;
 80033ce:	4b0d      	ldr	r3, [pc, #52]	@ (8003404 <ADS1115_Voltage+0x48>)
 80033d0:	881b      	ldrh	r3, [r3, #0]
 80033d2:	b29b      	uxth	r3, r3
 80033d4:	031b      	lsls	r3, r3, #12
 80033d6:	4618      	mov	r0, r3
 80033d8:	f7fd fc8a 	bl	8000cf0 <__aeabi_i2f>
 80033dc:	4603      	mov	r3, r0
 80033de:	f04f 418f 	mov.w	r1, #1199570944	@ 0x47800000
 80033e2:	4618      	mov	r0, r3
 80033e4:	f7fd fd8c 	bl	8000f00 <__aeabi_fdiv>
 80033e8:	4603      	mov	r3, r0
 80033ea:	461a      	mov	r2, r3
 80033ec:	4b05      	ldr	r3, [pc, #20]	@ (8003404 <ADS1115_Voltage+0x48>)
 80033ee:	605a      	str	r2, [r3, #4]

  return data[channel].voltage;
 80033f0:	79fb      	ldrb	r3, [r7, #7]
 80033f2:	4a04      	ldr	r2, [pc, #16]	@ (8003404 <ADS1115_Voltage+0x48>)
 80033f4:	00db      	lsls	r3, r3, #3
 80033f6:	4413      	add	r3, r2
 80033f8:	685b      	ldr	r3, [r3, #4]
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	3708      	adds	r7, #8
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}
 8003402:	bf00      	nop
 8003404:	20000478 	.word	0x20000478

08003408 <LL_GPIO_SetPinMode>:
{
 8003408:	b490      	push	{r4, r7}
 800340a:	b088      	sub	sp, #32
 800340c:	af00      	add	r7, sp, #0
 800340e:	60f8      	str	r0, [r7, #12]
 8003410:	60b9      	str	r1, [r7, #8]
 8003412:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	461a      	mov	r2, r3
 8003418:	68bb      	ldr	r3, [r7, #8]
 800341a:	0e1b      	lsrs	r3, r3, #24
 800341c:	4413      	add	r3, r2
 800341e:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 8003420:	6822      	ldr	r2, [r4, #0]
 8003422:	68bb      	ldr	r3, [r7, #8]
 8003424:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003426:	697b      	ldr	r3, [r7, #20]
 8003428:	fa93 f3a3 	rbit	r3, r3
 800342c:	613b      	str	r3, [r7, #16]
  return result;
 800342e:	693b      	ldr	r3, [r7, #16]
 8003430:	fab3 f383 	clz	r3, r3
 8003434:	b2db      	uxtb	r3, r3
 8003436:	009b      	lsls	r3, r3, #2
 8003438:	210f      	movs	r1, #15
 800343a:	fa01 f303 	lsl.w	r3, r1, r3
 800343e:	43db      	mvns	r3, r3
 8003440:	401a      	ands	r2, r3
 8003442:	68bb      	ldr	r3, [r7, #8]
 8003444:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003446:	69fb      	ldr	r3, [r7, #28]
 8003448:	fa93 f3a3 	rbit	r3, r3
 800344c:	61bb      	str	r3, [r7, #24]
  return result;
 800344e:	69bb      	ldr	r3, [r7, #24]
 8003450:	fab3 f383 	clz	r3, r3
 8003454:	b2db      	uxtb	r3, r3
 8003456:	009b      	lsls	r3, r3, #2
 8003458:	6879      	ldr	r1, [r7, #4]
 800345a:	fa01 f303 	lsl.w	r3, r1, r3
 800345e:	4313      	orrs	r3, r2
 8003460:	6023      	str	r3, [r4, #0]
}
 8003462:	bf00      	nop
 8003464:	3720      	adds	r7, #32
 8003466:	46bd      	mov	sp, r7
 8003468:	bc90      	pop	{r4, r7}
 800346a:	4770      	bx	lr

0800346c <LL_GPIO_SetPinSpeed>:
{
 800346c:	b490      	push	{r4, r7}
 800346e:	b088      	sub	sp, #32
 8003470:	af00      	add	r7, sp, #0
 8003472:	60f8      	str	r0, [r7, #12]
 8003474:	60b9      	str	r1, [r7, #8]
 8003476:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	461a      	mov	r2, r3
 800347c:	68bb      	ldr	r3, [r7, #8]
 800347e:	0e1b      	lsrs	r3, r3, #24
 8003480:	4413      	add	r3, r2
 8003482:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_MODE0 << (POSITION_VAL(Pin) * 4U)),
 8003484:	6822      	ldr	r2, [r4, #0]
 8003486:	68bb      	ldr	r3, [r7, #8]
 8003488:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800348a:	697b      	ldr	r3, [r7, #20]
 800348c:	fa93 f3a3 	rbit	r3, r3
 8003490:	613b      	str	r3, [r7, #16]
  return result;
 8003492:	693b      	ldr	r3, [r7, #16]
 8003494:	fab3 f383 	clz	r3, r3
 8003498:	b2db      	uxtb	r3, r3
 800349a:	009b      	lsls	r3, r3, #2
 800349c:	2103      	movs	r1, #3
 800349e:	fa01 f303 	lsl.w	r3, r1, r3
 80034a2:	43db      	mvns	r3, r3
 80034a4:	401a      	ands	r2, r3
 80034a6:	68bb      	ldr	r3, [r7, #8]
 80034a8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034aa:	69fb      	ldr	r3, [r7, #28]
 80034ac:	fa93 f3a3 	rbit	r3, r3
 80034b0:	61bb      	str	r3, [r7, #24]
  return result;
 80034b2:	69bb      	ldr	r3, [r7, #24]
 80034b4:	fab3 f383 	clz	r3, r3
 80034b8:	b2db      	uxtb	r3, r3
 80034ba:	009b      	lsls	r3, r3, #2
 80034bc:	6879      	ldr	r1, [r7, #4]
 80034be:	fa01 f303 	lsl.w	r3, r1, r3
 80034c2:	4313      	orrs	r3, r2
 80034c4:	6023      	str	r3, [r4, #0]
}
 80034c6:	bf00      	nop
 80034c8:	3720      	adds	r7, #32
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bc90      	pop	{r4, r7}
 80034ce:	4770      	bx	lr

080034d0 <LL_GPIO_SetPinOutputType>:
{
 80034d0:	b490      	push	{r4, r7}
 80034d2:	b088      	sub	sp, #32
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	60f8      	str	r0, [r7, #12]
 80034d8:	60b9      	str	r1, [r7, #8]
 80034da:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	461a      	mov	r2, r3
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	0e1b      	lsrs	r3, r3, #24
 80034e4:	4413      	add	r3, r2
 80034e6:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_CNF0_0 << (POSITION_VAL(Pin) * 4U)),
 80034e8:	6822      	ldr	r2, [r4, #0]
 80034ea:	68bb      	ldr	r3, [r7, #8]
 80034ec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034ee:	697b      	ldr	r3, [r7, #20]
 80034f0:	fa93 f3a3 	rbit	r3, r3
 80034f4:	613b      	str	r3, [r7, #16]
  return result;
 80034f6:	693b      	ldr	r3, [r7, #16]
 80034f8:	fab3 f383 	clz	r3, r3
 80034fc:	b2db      	uxtb	r3, r3
 80034fe:	009b      	lsls	r3, r3, #2
 8003500:	2104      	movs	r1, #4
 8003502:	fa01 f303 	lsl.w	r3, r1, r3
 8003506:	43db      	mvns	r3, r3
 8003508:	401a      	ands	r2, r3
 800350a:	68bb      	ldr	r3, [r7, #8]
 800350c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800350e:	69fb      	ldr	r3, [r7, #28]
 8003510:	fa93 f3a3 	rbit	r3, r3
 8003514:	61bb      	str	r3, [r7, #24]
  return result;
 8003516:	69bb      	ldr	r3, [r7, #24]
 8003518:	fab3 f383 	clz	r3, r3
 800351c:	b2db      	uxtb	r3, r3
 800351e:	009b      	lsls	r3, r3, #2
 8003520:	6879      	ldr	r1, [r7, #4]
 8003522:	fa01 f303 	lsl.w	r3, r1, r3
 8003526:	4313      	orrs	r3, r2
 8003528:	6023      	str	r3, [r4, #0]
}
 800352a:	bf00      	nop
 800352c:	3720      	adds	r7, #32
 800352e:	46bd      	mov	sp, r7
 8003530:	bc90      	pop	{r4, r7}
 8003532:	4770      	bx	lr

08003534 <LL_GPIO_SetPinPull>:
{
 8003534:	b480      	push	{r7}
 8003536:	b087      	sub	sp, #28
 8003538:	af00      	add	r7, sp, #0
 800353a:	60f8      	str	r0, [r7, #12]
 800353c:	60b9      	str	r1, [r7, #8]
 800353e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->ODR, (Pin >> GPIO_PIN_MASK_POS), Pull << (POSITION_VAL(Pin >> GPIO_PIN_MASK_POS)));
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	68da      	ldr	r2, [r3, #12]
 8003544:	68bb      	ldr	r3, [r7, #8]
 8003546:	0a1b      	lsrs	r3, r3, #8
 8003548:	43db      	mvns	r3, r3
 800354a:	401a      	ands	r2, r3
 800354c:	68bb      	ldr	r3, [r7, #8]
 800354e:	0a1b      	lsrs	r3, r3, #8
 8003550:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003552:	697b      	ldr	r3, [r7, #20]
 8003554:	fa93 f3a3 	rbit	r3, r3
 8003558:	613b      	str	r3, [r7, #16]
  return result;
 800355a:	693b      	ldr	r3, [r7, #16]
 800355c:	fab3 f383 	clz	r3, r3
 8003560:	b2db      	uxtb	r3, r3
 8003562:	4619      	mov	r1, r3
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	408b      	lsls	r3, r1
 8003568:	431a      	orrs	r2, r3
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	60da      	str	r2, [r3, #12]
}
 800356e:	bf00      	nop
 8003570:	371c      	adds	r7, #28
 8003572:	46bd      	mov	sp, r7
 8003574:	bc80      	pop	{r7}
 8003576:	4770      	bx	lr

08003578 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b088      	sub	sp, #32
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
 8003580:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_PIN(GPIO_InitStruct->Pin));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */

  pinmask = ((GPIO_InitStruct->Pin) << GPIO_PIN_MASK_POS) >> GPIO_PIN_NB;
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	021b      	lsls	r3, r3, #8
 8003588:	0c1b      	lsrs	r3, r3, #16
 800358a:	617b      	str	r3, [r7, #20]
 800358c:	697b      	ldr	r3, [r7, #20]
 800358e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003590:	693b      	ldr	r3, [r7, #16]
 8003592:	fa93 f3a3 	rbit	r3, r3
 8003596:	60fb      	str	r3, [r7, #12]
  return result;
 8003598:	68fb      	ldr	r3, [r7, #12]
  pinpos = POSITION_VAL(pinmask);
 800359a:	fab3 f383 	clz	r3, r3
 800359e:	b2db      	uxtb	r3, r3
 80035a0:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while ((pinmask  >> pinpos) != 0u)
 80035a2:	e044      	b.n	800362e <LL_GPIO_Init+0xb6>
  {
    /* skip if bit is not set */
    if ((pinmask & (1u << pinpos)) != 0u)
 80035a4:	2201      	movs	r2, #1
 80035a6:	69fb      	ldr	r3, [r7, #28]
 80035a8:	409a      	lsls	r2, r3
 80035aa:	697b      	ldr	r3, [r7, #20]
 80035ac:	4013      	ands	r3, r2
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d03a      	beq.n	8003628 <LL_GPIO_Init+0xb0>
    {
      /* Get current io position */
      if (pinpos < GPIO_PIN_MASK_POS)
 80035b2:	69fb      	ldr	r3, [r7, #28]
 80035b4:	2b07      	cmp	r3, #7
 80035b6:	d806      	bhi.n	80035c6 <LL_GPIO_Init+0x4e>
      {
        currentpin = (0x00000101uL << pinpos);
 80035b8:	f240 1201 	movw	r2, #257	@ 0x101
 80035bc:	69fb      	ldr	r3, [r7, #28]
 80035be:	fa02 f303 	lsl.w	r3, r2, r3
 80035c2:	61bb      	str	r3, [r7, #24]
 80035c4:	e008      	b.n	80035d8 <LL_GPIO_Init+0x60>
      }
      else
      {
        currentpin = ((0x00010001u << (pinpos - GPIO_PIN_MASK_POS)) | 0x04000000u);
 80035c6:	69fb      	ldr	r3, [r7, #28]
 80035c8:	3b08      	subs	r3, #8
 80035ca:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 80035ce:	fa02 f303 	lsl.w	r3, r2, r3
 80035d2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80035d6:	61bb      	str	r3, [r7, #24]
      }

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_INPUT)
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	2b08      	cmp	r3, #8
 80035de:	d106      	bne.n	80035ee <LL_GPIO_Init+0x76>
      {
        /* Check The Pull parameter */
        assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

        /* Pull-up Pull-down resistor configuration*/
        LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	691b      	ldr	r3, [r3, #16]
 80035e4:	461a      	mov	r2, r3
 80035e6:	69b9      	ldr	r1, [r7, #24]
 80035e8:	6878      	ldr	r0, [r7, #4]
 80035ea:	f7ff ffa3 	bl	8003534 <LL_GPIO_SetPinPull>
      
      /* Check Pin Mode parameters */
      assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	685b      	ldr	r3, [r3, #4]
 80035f2:	461a      	mov	r2, r3
 80035f4:	69b9      	ldr	r1, [r7, #24]
 80035f6:	6878      	ldr	r0, [r7, #4]
 80035f8:	f7ff ff06 	bl	8003408 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	685b      	ldr	r3, [r3, #4]
 8003600:	2b01      	cmp	r3, #1
 8003602:	d003      	beq.n	800360c <LL_GPIO_Init+0x94>
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	2b09      	cmp	r3, #9
 800360a:	d10d      	bne.n	8003628 <LL_GPIO_Init+0xb0>
        /* Check speed and Output mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	689b      	ldr	r3, [r3, #8]
 8003610:	461a      	mov	r2, r3
 8003612:	69b9      	ldr	r1, [r7, #24]
 8003614:	6878      	ldr	r0, [r7, #4]
 8003616:	f7ff ff29 	bl	800346c <LL_GPIO_SetPinSpeed>

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	68db      	ldr	r3, [r3, #12]
 800361e:	461a      	mov	r2, r3
 8003620:	69b9      	ldr	r1, [r7, #24]
 8003622:	6878      	ldr	r0, [r7, #4]
 8003624:	f7ff ff54 	bl	80034d0 <LL_GPIO_SetPinOutputType>
      }
    }
    pinpos++;
 8003628:	69fb      	ldr	r3, [r7, #28]
 800362a:	3301      	adds	r3, #1
 800362c:	61fb      	str	r3, [r7, #28]
  while ((pinmask  >> pinpos) != 0u)
 800362e:	697a      	ldr	r2, [r7, #20]
 8003630:	69fb      	ldr	r3, [r7, #28]
 8003632:	fa22 f303 	lsr.w	r3, r2, r3
 8003636:	2b00      	cmp	r3, #0
 8003638:	d1b4      	bne.n	80035a4 <LL_GPIO_Init+0x2c>
  }
  return (SUCCESS);
 800363a:	2300      	movs	r3, #0
}
 800363c:	4618      	mov	r0, r3
 800363e:	3720      	adds	r7, #32
 8003640:	46bd      	mov	sp, r7
 8003642:	bd80      	pop	{r7, pc}

08003644 <LL_I2C_Enable>:
{
 8003644:	b480      	push	{r7}
 8003646:	b083      	sub	sp, #12
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f043 0201 	orr.w	r2, r3, #1
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	601a      	str	r2, [r3, #0]
}
 8003658:	bf00      	nop
 800365a:	370c      	adds	r7, #12
 800365c:	46bd      	mov	sp, r7
 800365e:	bc80      	pop	{r7}
 8003660:	4770      	bx	lr

08003662 <LL_I2C_Disable>:
{
 8003662:	b480      	push	{r7}
 8003664:	b083      	sub	sp, #12
 8003666:	af00      	add	r7, sp, #0
 8003668:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f023 0201 	bic.w	r2, r3, #1
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	601a      	str	r2, [r3, #0]
}
 8003676:	bf00      	nop
 8003678:	370c      	adds	r7, #12
 800367a:	46bd      	mov	sp, r7
 800367c:	bc80      	pop	{r7}
 800367e:	4770      	bx	lr

08003680 <LL_I2C_SetOwnAddress1>:
{
 8003680:	b480      	push	{r7}
 8003682:	b085      	sub	sp, #20
 8003684:	af00      	add	r7, sp, #0
 8003686:	60f8      	str	r0, [r7, #12]
 8003688:	60b9      	str	r1, [r7, #8]
 800368a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_ADD0 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD8_9 | I2C_OAR1_ADDMODE, OwnAddress1 | OwnAddrSize);
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	689b      	ldr	r3, [r3, #8]
 8003690:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003694:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003698:	68b9      	ldr	r1, [r7, #8]
 800369a:	687a      	ldr	r2, [r7, #4]
 800369c:	430a      	orrs	r2, r1
 800369e:	431a      	orrs	r2, r3
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	609a      	str	r2, [r3, #8]
}
 80036a4:	bf00      	nop
 80036a6:	3714      	adds	r7, #20
 80036a8:	46bd      	mov	sp, r7
 80036aa:	bc80      	pop	{r7}
 80036ac:	4770      	bx	lr
	...

080036b0 <LL_I2C_ConfigSpeed>:
{
 80036b0:	b480      	push	{r7}
 80036b2:	b087      	sub	sp, #28
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	60f8      	str	r0, [r7, #12]
 80036b8:	60b9      	str	r1, [r7, #8]
 80036ba:	607a      	str	r2, [r7, #4]
 80036bc:	603b      	str	r3, [r7, #0]
  uint32_t freqrange = 0x0U;
 80036be:	2300      	movs	r3, #0
 80036c0:	613b      	str	r3, [r7, #16]
  uint32_t clockconfig = 0x0U;
 80036c2:	2300      	movs	r3, #0
 80036c4:	617b      	str	r3, [r7, #20]
  freqrange = __LL_I2C_FREQ_HZ_TO_MHZ(PeriphClock);
 80036c6:	68bb      	ldr	r3, [r7, #8]
 80036c8:	4a41      	ldr	r2, [pc, #260]	@ (80037d0 <LL_I2C_ConfigSpeed+0x120>)
 80036ca:	fba2 2303 	umull	r2, r3, r2, r3
 80036ce:	0c9b      	lsrs	r3, r3, #18
 80036d0:	613b      	str	r3, [r7, #16]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_FREQ, freqrange);
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 80036da:	693b      	ldr	r3, [r7, #16]
 80036dc:	431a      	orrs	r2, r3
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	605a      	str	r2, [r3, #4]
  MODIFY_REG(I2Cx->TRISE, I2C_TRISE_TRISE, __LL_I2C_RISE_TIME(freqrange, ClockSpeed));
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	6a1b      	ldr	r3, [r3, #32]
 80036e6:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	4939      	ldr	r1, [pc, #228]	@ (80037d4 <LL_I2C_ConfigSpeed+0x124>)
 80036ee:	428b      	cmp	r3, r1
 80036f0:	d802      	bhi.n	80036f8 <LL_I2C_ConfigSpeed+0x48>
 80036f2:	693b      	ldr	r3, [r7, #16]
 80036f4:	3301      	adds	r3, #1
 80036f6:	e009      	b.n	800370c <LL_I2C_ConfigSpeed+0x5c>
 80036f8:	693b      	ldr	r3, [r7, #16]
 80036fa:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 80036fe:	fb01 f303 	mul.w	r3, r1, r3
 8003702:	4935      	ldr	r1, [pc, #212]	@ (80037d8 <LL_I2C_ConfigSpeed+0x128>)
 8003704:	fba1 1303 	umull	r1, r3, r1, r3
 8003708:	099b      	lsrs	r3, r3, #6
 800370a:	3301      	adds	r3, #1
 800370c:	431a      	orrs	r2, r3
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	621a      	str	r2, [r3, #32]
  if (ClockSpeed > LL_I2C_MAX_SPEED_STANDARD)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	4a2f      	ldr	r2, [pc, #188]	@ (80037d4 <LL_I2C_ConfigSpeed+0x124>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d939      	bls.n	800378e <LL_I2C_ConfigSpeed+0xde>
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d117      	bne.n	8003750 <LL_I2C_ConfigSpeed+0xa0>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 8003720:	687a      	ldr	r2, [r7, #4]
 8003722:	4613      	mov	r3, r2
 8003724:	005b      	lsls	r3, r3, #1
 8003726:	4413      	add	r3, r2
 8003728:	68ba      	ldr	r2, [r7, #8]
 800372a:	fbb2 f3f3 	udiv	r3, r2, r3
 800372e:	f3c3 030b 	ubfx	r3, r3, #0, #12
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 8003732:	2b00      	cmp	r3, #0
 8003734:	d009      	beq.n	800374a <LL_I2C_ConfigSpeed+0x9a>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 8003736:	687a      	ldr	r2, [r7, #4]
 8003738:	4613      	mov	r3, r2
 800373a:	005b      	lsls	r3, r3, #1
 800373c:	4413      	add	r3, r2
 800373e:	68ba      	ldr	r2, [r7, #8]
 8003740:	fbb2 f3f3 	udiv	r3, r2, r3
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 8003744:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003748:	e01d      	b.n	8003786 <LL_I2C_ConfigSpeed+0xd6>
 800374a:	f248 0301 	movw	r3, #32769	@ 0x8001
 800374e:	e01a      	b.n	8003786 <LL_I2C_ConfigSpeed+0xd6>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 8003750:	687a      	ldr	r2, [r7, #4]
 8003752:	4613      	mov	r3, r2
 8003754:	009b      	lsls	r3, r3, #2
 8003756:	4413      	add	r3, r2
 8003758:	009a      	lsls	r2, r3, #2
 800375a:	4413      	add	r3, r2
 800375c:	68ba      	ldr	r2, [r7, #8]
 800375e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003762:	f3c3 030b 	ubfx	r3, r3, #0, #12
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 8003766:	2b00      	cmp	r3, #0
 8003768:	d00b      	beq.n	8003782 <LL_I2C_ConfigSpeed+0xd2>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 800376a:	687a      	ldr	r2, [r7, #4]
 800376c:	4613      	mov	r3, r2
 800376e:	009b      	lsls	r3, r3, #2
 8003770:	4413      	add	r3, r2
 8003772:	009a      	lsls	r2, r3, #2
 8003774:	4413      	add	r3, r2
 8003776:	68ba      	ldr	r2, [r7, #8]
 8003778:	fbb2 f3f3 	udiv	r3, r2, r3
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 800377c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003780:	e001      	b.n	8003786 <LL_I2C_ConfigSpeed+0xd6>
 8003782:	f248 0301 	movw	r3, #32769	@ 0x8001
 8003786:	683a      	ldr	r2, [r7, #0]
 8003788:	4313      	orrs	r3, r2
 800378a:	617b      	str	r3, [r7, #20]
 800378c:	e011      	b.n	80037b2 <LL_I2C_ConfigSpeed+0x102>
                  __LL_I2C_SPEED_STANDARD_TO_CCR(PeriphClock, ClockSpeed);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	005b      	lsls	r3, r3, #1
 8003792:	68ba      	ldr	r2, [r7, #8]
 8003794:	fbb2 f2f3 	udiv	r2, r2, r3
 8003798:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800379c:	4013      	ands	r3, r2
    clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d005      	beq.n	80037ae <LL_I2C_ConfigSpeed+0xfe>
                  __LL_I2C_SPEED_STANDARD_TO_CCR(PeriphClock, ClockSpeed);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	005b      	lsls	r3, r3, #1
    clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
 80037a6:	68ba      	ldr	r2, [r7, #8]
 80037a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80037ac:	e000      	b.n	80037b0 <LL_I2C_ConfigSpeed+0x100>
 80037ae:	2304      	movs	r3, #4
 80037b0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(I2Cx->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), clockconfig);
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	69db      	ldr	r3, [r3, #28]
 80037b6:	f423 434f 	bic.w	r3, r3, #52992	@ 0xcf00
 80037ba:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80037be:	697a      	ldr	r2, [r7, #20]
 80037c0:	431a      	orrs	r2, r3
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	61da      	str	r2, [r3, #28]
}
 80037c6:	bf00      	nop
 80037c8:	371c      	adds	r7, #28
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bc80      	pop	{r7}
 80037ce:	4770      	bx	lr
 80037d0:	431bde83 	.word	0x431bde83
 80037d4:	000186a0 	.word	0x000186a0
 80037d8:	10624dd3 	.word	0x10624dd3

080037dc <LL_I2C_SetMode>:
{
 80037dc:	b480      	push	{r7}
 80037de:	b083      	sub	sp, #12
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
 80037e4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBUS | I2C_CR1_SMBTYPE | I2C_CR1_ENARP, PeripheralMode);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f023 021a 	bic.w	r2, r3, #26
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	431a      	orrs	r2, r3
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	601a      	str	r2, [r3, #0]
}
 80037f6:	bf00      	nop
 80037f8:	370c      	adds	r7, #12
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bc80      	pop	{r7}
 80037fe:	4770      	bx	lr

08003800 <LL_I2C_AcknowledgeNextData>:
{
 8003800:	b480      	push	{r7}
 8003802:	b083      	sub	sp, #12
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
 8003808:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ACK, TypeAcknowledge);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	431a      	orrs	r2, r3
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	601a      	str	r2, [r3, #0]
}
 800381a:	bf00      	nop
 800381c:	370c      	adds	r7, #12
 800381e:	46bd      	mov	sp, r7
 8003820:	bc80      	pop	{r7}
 8003822:	4770      	bx	lr

08003824 <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS  I2C registers are initialized
  *          - ERROR  Not applicable
  */
uint32_t LL_I2C_Init(I2C_TypeDef *I2Cx, LL_I2C_InitTypeDef *I2C_InitStruct)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b086      	sub	sp, #24
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
 800382c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 800382e:	6878      	ldr	r0, [r7, #4]
 8003830:	f7ff ff17 	bl	8003662 <LL_I2C_Disable>

  /* Retrieve Clock frequencies */
  LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8003834:	f107 0308 	add.w	r3, r7, #8
 8003838:	4618      	mov	r0, r3
 800383a:	f000 f87b 	bl	8003934 <LL_RCC_GetSystemClocksFreq>
   * Configure the SCL speed :
   * - ClockSpeed: I2C_CR2_FREQ[5:0], I2C_TRISE_TRISE[5:0], I2C_CCR_FS,
   *           and I2C_CCR_CCR[11:0] bits
   * - DutyCycle: I2C_CCR_DUTY[7:0] bits
   */
  LL_I2C_ConfigSpeed(I2Cx, rcc_clocks.PCLK1_Frequency, I2C_InitStruct->ClockSpeed, I2C_InitStruct->DutyCycle);
 800383e:	6939      	ldr	r1, [r7, #16]
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	685a      	ldr	r2, [r3, #4]
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	689b      	ldr	r3, [r3, #8]
 8003848:	6878      	ldr	r0, [r7, #4]
 800384a:	f7ff ff31 	bl	80036b0 <LL_I2C_ConfigSpeed>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_ADD[9:8], I2C_OAR1_ADD[7:1] and I2C_OAR1_ADD0 bits
   * - OwnAddrSize:  I2C_OAR1_ADDMODE bit
   */
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	68d9      	ldr	r1, [r3, #12]
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	695b      	ldr	r3, [r3, #20]
 8003856:	461a      	mov	r2, r3
 8003858:	6878      	ldr	r0, [r7, #4]
 800385a:	f7ff ff11 	bl	8003680 <LL_I2C_SetOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBUS, I2C_CR1_SMBTYPE and I2C_CR1_ENARP bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4619      	mov	r1, r3
 8003864:	6878      	ldr	r0, [r7, #4]
 8003866:	f7ff ffb9 	bl	80037dc <LL_I2C_SetMode>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 800386a:	6878      	ldr	r0, [r7, #4]
 800386c:	f7ff feea 	bl	8003644 <LL_I2C_Enable>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	691b      	ldr	r3, [r3, #16]
 8003874:	4619      	mov	r1, r3
 8003876:	6878      	ldr	r0, [r7, #4]
 8003878:	f7ff ffc2 	bl	8003800 <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 800387c:	2300      	movs	r3, #0
}
 800387e:	4618      	mov	r0, r3
 8003880:	3718      	adds	r7, #24
 8003882:	46bd      	mov	sp, r7
 8003884:	bd80      	pop	{r7, pc}
	...

08003888 <LL_RCC_GetSysClkSource>:
{
 8003888:	b480      	push	{r7}
 800388a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800388c:	4b03      	ldr	r3, [pc, #12]	@ (800389c <LL_RCC_GetSysClkSource+0x14>)
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	f003 030c 	and.w	r3, r3, #12
}
 8003894:	4618      	mov	r0, r3
 8003896:	46bd      	mov	sp, r7
 8003898:	bc80      	pop	{r7}
 800389a:	4770      	bx	lr
 800389c:	40021000 	.word	0x40021000

080038a0 <LL_RCC_GetAHBPrescaler>:
{
 80038a0:	b480      	push	{r7}
 80038a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80038a4:	4b03      	ldr	r3, [pc, #12]	@ (80038b4 <LL_RCC_GetAHBPrescaler+0x14>)
 80038a6:	685b      	ldr	r3, [r3, #4]
 80038a8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bc80      	pop	{r7}
 80038b2:	4770      	bx	lr
 80038b4:	40021000 	.word	0x40021000

080038b8 <LL_RCC_GetAPB1Prescaler>:
{
 80038b8:	b480      	push	{r7}
 80038ba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80038bc:	4b03      	ldr	r3, [pc, #12]	@ (80038cc <LL_RCC_GetAPB1Prescaler+0x14>)
 80038be:	685b      	ldr	r3, [r3, #4]
 80038c0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 80038c4:	4618      	mov	r0, r3
 80038c6:	46bd      	mov	sp, r7
 80038c8:	bc80      	pop	{r7}
 80038ca:	4770      	bx	lr
 80038cc:	40021000 	.word	0x40021000

080038d0 <LL_RCC_GetAPB2Prescaler>:
{
 80038d0:	b480      	push	{r7}
 80038d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80038d4:	4b03      	ldr	r3, [pc, #12]	@ (80038e4 <LL_RCC_GetAPB2Prescaler+0x14>)
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 80038dc:	4618      	mov	r0, r3
 80038de:	46bd      	mov	sp, r7
 80038e0:	bc80      	pop	{r7}
 80038e2:	4770      	bx	lr
 80038e4:	40021000 	.word	0x40021000

080038e8 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_PLL2 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80038e8:	b480      	push	{r7}
 80038ea:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t pllsrc = READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC);
  uint32_t predivsrc = (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC) << 4U);
  return (uint32_t)(pllsrc | predivsrc);
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 80038ec:	4b03      	ldr	r3, [pc, #12]	@ (80038fc <LL_RCC_PLL_GetMainSource+0x14>)
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
#endif /*RCC_CFGR2_PREDIV1SRC*/
}
 80038f4:	4618      	mov	r0, r3
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bc80      	pop	{r7}
 80038fa:	4770      	bx	lr
 80038fc:	40021000 	.word	0x40021000

08003900 <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_16 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 8003900:	b480      	push	{r7}
 8003902:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMULL));
 8003904:	4b03      	ldr	r3, [pc, #12]	@ (8003914 <LL_RCC_PLL_GetMultiplicator+0x14>)
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
}
 800390c:	4618      	mov	r0, r3
 800390e:	46bd      	mov	sp, r7
 8003910:	bc80      	pop	{r7}
 8003912:	4770      	bx	lr
 8003914:	40021000 	.word	0x40021000

08003918 <LL_RCC_PLL_GetPrediv>:
  *         @arg @ref LL_RCC_PREDIV_DIV_16 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
 8003918:	b480      	push	{r7}
 800391a:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1)
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1));
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos);
 800391c:	4b04      	ldr	r3, [pc, #16]	@ (8003930 <LL_RCC_PLL_GetPrediv+0x18>)
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	0c5b      	lsrs	r3, r3, #17
 8003922:	f003 0301 	and.w	r3, r3, #1
#endif /*RCC_CFGR2_PREDIV1*/
}
 8003926:	4618      	mov	r0, r3
 8003928:	46bd      	mov	sp, r7
 800392a:	bc80      	pop	{r7}
 800392c:	4770      	bx	lr
 800392e:	bf00      	nop
 8003930:	40021000 	.word	0x40021000

08003934 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b082      	sub	sp, #8
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 800393c:	f000 f820 	bl	8003980 <RCC_GetSystemClockFreq>
 8003940:	4602      	mov	r2, r0
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4618      	mov	r0, r3
 800394c:	f000 f83e 	bl	80039cc <RCC_GetHCLKClockFreq>
 8003950:	4602      	mov	r2, r0
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	4618      	mov	r0, r3
 800395c:	f000 f84c 	bl	80039f8 <RCC_GetPCLK1ClockFreq>
 8003960:	4602      	mov	r2, r0
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	685b      	ldr	r3, [r3, #4]
 800396a:	4618      	mov	r0, r3
 800396c:	f000 f858 	bl	8003a20 <RCC_GetPCLK2ClockFreq>
 8003970:	4602      	mov	r2, r0
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	60da      	str	r2, [r3, #12]
}
 8003976:	bf00      	nop
 8003978:	3708      	adds	r7, #8
 800397a:	46bd      	mov	sp, r7
 800397c:	bd80      	pop	{r7, pc}
	...

08003980 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b082      	sub	sp, #8
 8003984:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8003986:	2300      	movs	r3, #0
 8003988:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800398a:	f7ff ff7d 	bl	8003888 <LL_RCC_GetSysClkSource>
 800398e:	4603      	mov	r3, r0
 8003990:	2b08      	cmp	r3, #8
 8003992:	d00c      	beq.n	80039ae <RCC_GetSystemClockFreq+0x2e>
 8003994:	2b08      	cmp	r3, #8
 8003996:	d80e      	bhi.n	80039b6 <RCC_GetSystemClockFreq+0x36>
 8003998:	2b00      	cmp	r3, #0
 800399a:	d002      	beq.n	80039a2 <RCC_GetSystemClockFreq+0x22>
 800399c:	2b04      	cmp	r3, #4
 800399e:	d003      	beq.n	80039a8 <RCC_GetSystemClockFreq+0x28>
 80039a0:	e009      	b.n	80039b6 <RCC_GetSystemClockFreq+0x36>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 80039a2:	4b09      	ldr	r3, [pc, #36]	@ (80039c8 <RCC_GetSystemClockFreq+0x48>)
 80039a4:	607b      	str	r3, [r7, #4]
      break;
 80039a6:	e009      	b.n	80039bc <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 80039a8:	4b07      	ldr	r3, [pc, #28]	@ (80039c8 <RCC_GetSystemClockFreq+0x48>)
 80039aa:	607b      	str	r3, [r7, #4]
      break;
 80039ac:	e006      	b.n	80039bc <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 80039ae:	f000 f84b 	bl	8003a48 <RCC_PLL_GetFreqDomain_SYS>
 80039b2:	6078      	str	r0, [r7, #4]
      break;
 80039b4:	e002      	b.n	80039bc <RCC_GetSystemClockFreq+0x3c>

    default:
      frequency = HSI_VALUE;
 80039b6:	4b04      	ldr	r3, [pc, #16]	@ (80039c8 <RCC_GetSystemClockFreq+0x48>)
 80039b8:	607b      	str	r3, [r7, #4]
      break;
 80039ba:	bf00      	nop
  }

  return frequency;
 80039bc:	687b      	ldr	r3, [r7, #4]
}
 80039be:	4618      	mov	r0, r3
 80039c0:	3708      	adds	r7, #8
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd80      	pop	{r7, pc}
 80039c6:	bf00      	nop
 80039c8:	007a1200 	.word	0x007a1200

080039cc <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b082      	sub	sp, #8
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80039d4:	f7ff ff64 	bl	80038a0 <LL_RCC_GetAHBPrescaler>
 80039d8:	4603      	mov	r3, r0
 80039da:	091b      	lsrs	r3, r3, #4
 80039dc:	f003 030f 	and.w	r3, r3, #15
 80039e0:	4a04      	ldr	r2, [pc, #16]	@ (80039f4 <RCC_GetHCLKClockFreq+0x28>)
 80039e2:	5cd3      	ldrb	r3, [r2, r3]
 80039e4:	461a      	mov	r2, r3
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	40d3      	lsrs	r3, r2
}
 80039ea:	4618      	mov	r0, r3
 80039ec:	3708      	adds	r7, #8
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bd80      	pop	{r7, pc}
 80039f2:	bf00      	nop
 80039f4:	08008de4 	.word	0x08008de4

080039f8 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b082      	sub	sp, #8
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8003a00:	f7ff ff5a 	bl	80038b8 <LL_RCC_GetAPB1Prescaler>
 8003a04:	4603      	mov	r3, r0
 8003a06:	0a1b      	lsrs	r3, r3, #8
 8003a08:	4a04      	ldr	r2, [pc, #16]	@ (8003a1c <RCC_GetPCLK1ClockFreq+0x24>)
 8003a0a:	5cd3      	ldrb	r3, [r2, r3]
 8003a0c:	461a      	mov	r2, r3
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	40d3      	lsrs	r3, r2
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	3708      	adds	r7, #8
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bd80      	pop	{r7, pc}
 8003a1a:	bf00      	nop
 8003a1c:	08008df4 	.word	0x08008df4

08003a20 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b082      	sub	sp, #8
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8003a28:	f7ff ff52 	bl	80038d0 <LL_RCC_GetAPB2Prescaler>
 8003a2c:	4603      	mov	r3, r0
 8003a2e:	0adb      	lsrs	r3, r3, #11
 8003a30:	4a04      	ldr	r2, [pc, #16]	@ (8003a44 <RCC_GetPCLK2ClockFreq+0x24>)
 8003a32:	5cd3      	ldrb	r3, [r2, r3]
 8003a34:	461a      	mov	r2, r3
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	40d3      	lsrs	r3, r2
}
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	3708      	adds	r7, #8
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bd80      	pop	{r7, pc}
 8003a42:	bf00      	nop
 8003a44:	08008df4 	.word	0x08008df4

08003a48 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b082      	sub	sp, #8
 8003a4c:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 8003a4e:	2300      	movs	r3, #0
 8003a50:	607b      	str	r3, [r7, #4]
 8003a52:	2300      	movs	r3, #0
 8003a54:	603b      	str	r3, [r7, #0]

  /* PLL_VCO = (HSE_VALUE, HSI_VALUE or PLL2 / PLL Predivider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 8003a56:	f7ff ff47 	bl	80038e8 <LL_RCC_PLL_GetMainSource>
 8003a5a:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d004      	beq.n	8003a6c <RCC_PLL_GetFreqDomain_SYS+0x24>
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a68:	d003      	beq.n	8003a72 <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8003a6a:	e00b      	b.n	8003a84 <RCC_PLL_GetFreqDomain_SYS+0x3c>
  {
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 8003a6c:	4b0d      	ldr	r3, [pc, #52]	@ (8003aa4 <RCC_PLL_GetFreqDomain_SYS+0x5c>)
 8003a6e:	607b      	str	r3, [r7, #4]
      break;
 8003a70:	e00b      	b.n	8003a8a <RCC_PLL_GetFreqDomain_SYS+0x42>

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE / (LL_RCC_PLL_GetPrediv() + 1U);
 8003a72:	f7ff ff51 	bl	8003918 <LL_RCC_PLL_GetPrediv>
 8003a76:	4603      	mov	r3, r0
 8003a78:	3301      	adds	r3, #1
 8003a7a:	4a0b      	ldr	r2, [pc, #44]	@ (8003aa8 <RCC_PLL_GetFreqDomain_SYS+0x60>)
 8003a7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a80:	607b      	str	r3, [r7, #4]
      break;
 8003a82:	e002      	b.n	8003a8a <RCC_PLL_GetFreqDomain_SYS+0x42>
      pllinputfreq = RCC_PLL2_GetFreqClockFreq() / (LL_RCC_PLL_GetPrediv() + 1U);
      break;
#endif /* RCC_PLL2_SUPPORT */

    default:
      pllinputfreq = HSI_VALUE / 2U;
 8003a84:	4b07      	ldr	r3, [pc, #28]	@ (8003aa4 <RCC_PLL_GetFreqDomain_SYS+0x5c>)
 8003a86:	607b      	str	r3, [r7, #4]
      break;
 8003a88:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator());
 8003a8a:	f7ff ff39 	bl	8003900 <LL_RCC_PLL_GetMultiplicator>
 8003a8e:	4603      	mov	r3, r0
 8003a90:	0c9b      	lsrs	r3, r3, #18
 8003a92:	3302      	adds	r3, #2
 8003a94:	687a      	ldr	r2, [r7, #4]
 8003a96:	fb02 f303 	mul.w	r3, r2, r3
}
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	3708      	adds	r7, #8
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd80      	pop	{r7, pc}
 8003aa2:	bf00      	nop
 8003aa4:	003d0900 	.word	0x003d0900
 8003aa8:	007a1200 	.word	0x007a1200

08003aac <LL_TIM_SetPrescaler>:
{
 8003aac:	b480      	push	{r7}
 8003aae:	b083      	sub	sp, #12
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
 8003ab4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	683a      	ldr	r2, [r7, #0]
 8003aba:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003abc:	bf00      	nop
 8003abe:	370c      	adds	r7, #12
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	bc80      	pop	{r7}
 8003ac4:	4770      	bx	lr

08003ac6 <LL_TIM_SetAutoReload>:
{
 8003ac6:	b480      	push	{r7}
 8003ac8:	b083      	sub	sp, #12
 8003aca:	af00      	add	r7, sp, #0
 8003acc:	6078      	str	r0, [r7, #4]
 8003ace:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	683a      	ldr	r2, [r7, #0]
 8003ad4:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8003ad6:	bf00      	nop
 8003ad8:	370c      	adds	r7, #12
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bc80      	pop	{r7}
 8003ade:	4770      	bx	lr

08003ae0 <LL_TIM_SetRepetitionCounter>:
{
 8003ae0:	b480      	push	{r7}
 8003ae2:	b083      	sub	sp, #12
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
 8003ae8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	683a      	ldr	r2, [r7, #0]
 8003aee:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003af0:	bf00      	nop
 8003af2:	370c      	adds	r7, #12
 8003af4:	46bd      	mov	sp, r7
 8003af6:	bc80      	pop	{r7}
 8003af8:	4770      	bx	lr

08003afa <LL_TIM_OC_SetCompareCH1>:
{
 8003afa:	b480      	push	{r7}
 8003afc:	b083      	sub	sp, #12
 8003afe:	af00      	add	r7, sp, #0
 8003b00:	6078      	str	r0, [r7, #4]
 8003b02:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	683a      	ldr	r2, [r7, #0]
 8003b08:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8003b0a:	bf00      	nop
 8003b0c:	370c      	adds	r7, #12
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	bc80      	pop	{r7}
 8003b12:	4770      	bx	lr

08003b14 <LL_TIM_OC_SetCompareCH2>:
{
 8003b14:	b480      	push	{r7}
 8003b16:	b083      	sub	sp, #12
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
 8003b1c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	683a      	ldr	r2, [r7, #0]
 8003b22:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8003b24:	bf00      	nop
 8003b26:	370c      	adds	r7, #12
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	bc80      	pop	{r7}
 8003b2c:	4770      	bx	lr

08003b2e <LL_TIM_OC_SetCompareCH3>:
{
 8003b2e:	b480      	push	{r7}
 8003b30:	b083      	sub	sp, #12
 8003b32:	af00      	add	r7, sp, #0
 8003b34:	6078      	str	r0, [r7, #4]
 8003b36:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	683a      	ldr	r2, [r7, #0]
 8003b3c:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8003b3e:	bf00      	nop
 8003b40:	370c      	adds	r7, #12
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bc80      	pop	{r7}
 8003b46:	4770      	bx	lr

08003b48 <LL_TIM_OC_SetCompareCH4>:
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b083      	sub	sp, #12
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
 8003b50:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	683a      	ldr	r2, [r7, #0]
 8003b56:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8003b58:	bf00      	nop
 8003b5a:	370c      	adds	r7, #12
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	bc80      	pop	{r7}
 8003b60:	4770      	bx	lr

08003b62 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8003b62:	b480      	push	{r7}
 8003b64:	b083      	sub	sp, #12
 8003b66:	af00      	add	r7, sp, #0
 8003b68:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	695b      	ldr	r3, [r3, #20]
 8003b6e:	f043 0201 	orr.w	r2, r3, #1
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	615a      	str	r2, [r3, #20]
}
 8003b76:	bf00      	nop
 8003b78:	370c      	adds	r7, #12
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bc80      	pop	{r7}
 8003b7e:	4770      	bx	lr

08003b80 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b084      	sub	sp, #16
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
 8003b88:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	4a27      	ldr	r2, [pc, #156]	@ (8003c30 <LL_TIM_Init+0xb0>)
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d00b      	beq.n	8003bb0 <LL_TIM_Init+0x30>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b9e:	d007      	beq.n	8003bb0 <LL_TIM_Init+0x30>
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	4a24      	ldr	r2, [pc, #144]	@ (8003c34 <LL_TIM_Init+0xb4>)
 8003ba4:	4293      	cmp	r3, r2
 8003ba6:	d003      	beq.n	8003bb0 <LL_TIM_Init+0x30>
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	4a23      	ldr	r2, [pc, #140]	@ (8003c38 <LL_TIM_Init+0xb8>)
 8003bac:	4293      	cmp	r3, r2
 8003bae:	d106      	bne.n	8003bbe <LL_TIM_Init+0x3e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	4313      	orrs	r3, r2
 8003bbc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	4a1b      	ldr	r2, [pc, #108]	@ (8003c30 <LL_TIM_Init+0xb0>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d00b      	beq.n	8003bde <LL_TIM_Init+0x5e>
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003bcc:	d007      	beq.n	8003bde <LL_TIM_Init+0x5e>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	4a18      	ldr	r2, [pc, #96]	@ (8003c34 <LL_TIM_Init+0xb4>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d003      	beq.n	8003bde <LL_TIM_Init+0x5e>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	4a17      	ldr	r2, [pc, #92]	@ (8003c38 <LL_TIM_Init+0xb8>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d106      	bne.n	8003bec <LL_TIM_Init+0x6c>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	68db      	ldr	r3, [r3, #12]
 8003be8:	4313      	orrs	r3, r2
 8003bea:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	68fa      	ldr	r2, [r7, #12]
 8003bf0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	689b      	ldr	r3, [r3, #8]
 8003bf6:	4619      	mov	r1, r3
 8003bf8:	6878      	ldr	r0, [r7, #4]
 8003bfa:	f7ff ff64 	bl	8003ac6 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	881b      	ldrh	r3, [r3, #0]
 8003c02:	4619      	mov	r1, r3
 8003c04:	6878      	ldr	r0, [r7, #4]
 8003c06:	f7ff ff51 	bl	8003aac <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	4a08      	ldr	r2, [pc, #32]	@ (8003c30 <LL_TIM_Init+0xb0>)
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d105      	bne.n	8003c1e <LL_TIM_Init+0x9e>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	691b      	ldr	r3, [r3, #16]
 8003c16:	4619      	mov	r1, r3
 8003c18:	6878      	ldr	r0, [r7, #4]
 8003c1a:	f7ff ff61 	bl	8003ae0 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8003c1e:	6878      	ldr	r0, [r7, #4]
 8003c20:	f7ff ff9f 	bl	8003b62 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8003c24:	2300      	movs	r3, #0
}
 8003c26:	4618      	mov	r0, r3
 8003c28:	3710      	adds	r7, #16
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	bd80      	pop	{r7, pc}
 8003c2e:	bf00      	nop
 8003c30:	40012c00 	.word	0x40012c00
 8003c34:	40000400 	.word	0x40000400
 8003c38:	40000800 	.word	0x40000800

08003c3c <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, const LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b086      	sub	sp, #24
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	60f8      	str	r0, [r7, #12]
 8003c44:	60b9      	str	r1, [r7, #8]
 8003c46:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8003c48:	2301      	movs	r3, #1
 8003c4a:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8003c4c:	68bb      	ldr	r3, [r7, #8]
 8003c4e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c52:	d027      	beq.n	8003ca4 <LL_TIM_OC_Init+0x68>
 8003c54:	68bb      	ldr	r3, [r7, #8]
 8003c56:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c5a:	d82a      	bhi.n	8003cb2 <LL_TIM_OC_Init+0x76>
 8003c5c:	68bb      	ldr	r3, [r7, #8]
 8003c5e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c62:	d018      	beq.n	8003c96 <LL_TIM_OC_Init+0x5a>
 8003c64:	68bb      	ldr	r3, [r7, #8]
 8003c66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c6a:	d822      	bhi.n	8003cb2 <LL_TIM_OC_Init+0x76>
 8003c6c:	68bb      	ldr	r3, [r7, #8]
 8003c6e:	2b01      	cmp	r3, #1
 8003c70:	d003      	beq.n	8003c7a <LL_TIM_OC_Init+0x3e>
 8003c72:	68bb      	ldr	r3, [r7, #8]
 8003c74:	2b10      	cmp	r3, #16
 8003c76:	d007      	beq.n	8003c88 <LL_TIM_OC_Init+0x4c>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8003c78:	e01b      	b.n	8003cb2 <LL_TIM_OC_Init+0x76>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8003c7a:	6879      	ldr	r1, [r7, #4]
 8003c7c:	68f8      	ldr	r0, [r7, #12]
 8003c7e:	f000 f85f 	bl	8003d40 <OC1Config>
 8003c82:	4603      	mov	r3, r0
 8003c84:	75fb      	strb	r3, [r7, #23]
      break;
 8003c86:	e015      	b.n	8003cb4 <LL_TIM_OC_Init+0x78>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8003c88:	6879      	ldr	r1, [r7, #4]
 8003c8a:	68f8      	ldr	r0, [r7, #12]
 8003c8c:	f000 f8be 	bl	8003e0c <OC2Config>
 8003c90:	4603      	mov	r3, r0
 8003c92:	75fb      	strb	r3, [r7, #23]
      break;
 8003c94:	e00e      	b.n	8003cb4 <LL_TIM_OC_Init+0x78>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8003c96:	6879      	ldr	r1, [r7, #4]
 8003c98:	68f8      	ldr	r0, [r7, #12]
 8003c9a:	f000 f921 	bl	8003ee0 <OC3Config>
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	75fb      	strb	r3, [r7, #23]
      break;
 8003ca2:	e007      	b.n	8003cb4 <LL_TIM_OC_Init+0x78>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8003ca4:	6879      	ldr	r1, [r7, #4]
 8003ca6:	68f8      	ldr	r0, [r7, #12]
 8003ca8:	f000 f984 	bl	8003fb4 <OC4Config>
 8003cac:	4603      	mov	r3, r0
 8003cae:	75fb      	strb	r3, [r7, #23]
      break;
 8003cb0:	e000      	b.n	8003cb4 <LL_TIM_OC_Init+0x78>
      break;
 8003cb2:	bf00      	nop
  }

  return result;
 8003cb4:	7dfb      	ldrb	r3, [r7, #23]
}
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	3718      	adds	r7, #24
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bd80      	pop	{r7, pc}

08003cbe <LL_TIM_BDTR_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: Break and Dead Time is initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_BDTR_Init(TIM_TypeDef *TIMx, const LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct)
{
 8003cbe:	b480      	push	{r7}
 8003cc0:	b085      	sub	sp, #20
 8003cc2:	af00      	add	r7, sp, #0
 8003cc4:	6078      	str	r0, [r7, #4]
 8003cc6:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0;
 8003cc8:	2300      	movs	r3, #0
 8003cca:	60fb      	str	r3, [r7, #12]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
  the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, TIM_BDTRInitStruct->DeadTime);
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003cd2:	683a      	ldr	r2, [r7, #0]
 8003cd4:	7b12      	ldrb	r2, [r2, #12]
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, TIM_BDTRInitStruct->LockLevel);
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	689b      	ldr	r3, [r3, #8]
 8003ce4:	4313      	orrs	r3, r2
 8003ce6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, TIM_BDTRInitStruct->OSSIState);
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	685b      	ldr	r3, [r3, #4]
 8003cf2:	4313      	orrs	r3, r2
 8003cf4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, TIM_BDTRInitStruct->OSSRState);
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4313      	orrs	r3, r2
 8003d02:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, TIM_BDTRInitStruct->BreakState);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003d0a:	683a      	ldr	r2, [r7, #0]
 8003d0c:	89d2      	ldrh	r2, [r2, #14]
 8003d0e:	4313      	orrs	r3, r2
 8003d10:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct->BreakPolarity);
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	691b      	ldr	r3, [r3, #16]
 8003d1c:	4313      	orrs	r3, r2
 8003d1e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, TIM_BDTRInitStruct->AutomaticOutput);
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	695b      	ldr	r3, [r3, #20]
 8003d2a:	4313      	orrs	r3, r2
 8003d2c:	60fb      	str	r3, [r7, #12]

  /* Set TIMx_BDTR */
  LL_TIM_WriteReg(TIMx, BDTR, tmpbdtr);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	68fa      	ldr	r2, [r7, #12]
 8003d32:	645a      	str	r2, [r3, #68]	@ 0x44

  return SUCCESS;
 8003d34:	2300      	movs	r3, #0
}
 8003d36:	4618      	mov	r0, r3
 8003d38:	3714      	adds	r7, #20
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bc80      	pop	{r7}
 8003d3e:	4770      	bx	lr

08003d40 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b086      	sub	sp, #24
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
 8003d48:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6a1b      	ldr	r3, [r3, #32]
 8003d4e:	f023 0201 	bic.w	r2, r3, #1
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6a1b      	ldr	r3, [r3, #32]
 8003d5a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	699b      	ldr	r3, [r3, #24]
 8003d66:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	f023 0303 	bic.w	r3, r3, #3
 8003d6e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4313      	orrs	r3, r2
 8003d7c:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8003d7e:	697b      	ldr	r3, [r7, #20]
 8003d80:	f023 0202 	bic.w	r2, r3, #2
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	691b      	ldr	r3, [r3, #16]
 8003d88:	4313      	orrs	r3, r2
 8003d8a:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8003d8c:	697b      	ldr	r3, [r7, #20]
 8003d8e:	f023 0201 	bic.w	r2, r3, #1
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	685b      	ldr	r3, [r3, #4]
 8003d96:	4313      	orrs	r3, r2
 8003d98:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	4a1a      	ldr	r2, [pc, #104]	@ (8003e08 <OC1Config+0xc8>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d11e      	bne.n	8003de0 <OC1Config+0xa0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8003da2:	697b      	ldr	r3, [r7, #20]
 8003da4:	f023 0208 	bic.w	r2, r3, #8
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	695b      	ldr	r3, [r3, #20]
 8003dac:	009b      	lsls	r3, r3, #2
 8003dae:	4313      	orrs	r3, r2
 8003db0:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8003db2:	697b      	ldr	r3, [r7, #20]
 8003db4:	f023 0204 	bic.w	r2, r3, #4
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	689b      	ldr	r3, [r3, #8]
 8003dbc:	009b      	lsls	r3, r3, #2
 8003dbe:	4313      	orrs	r3, r2
 8003dc0:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8003dc2:	693b      	ldr	r3, [r7, #16]
 8003dc4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	699b      	ldr	r3, [r3, #24]
 8003dcc:	4313      	orrs	r3, r2
 8003dce:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8003dd0:	693b      	ldr	r3, [r7, #16]
 8003dd2:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	69db      	ldr	r3, [r3, #28]
 8003dda:	005b      	lsls	r3, r3, #1
 8003ddc:	4313      	orrs	r3, r2
 8003dde:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	693a      	ldr	r2, [r7, #16]
 8003de4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	68fa      	ldr	r2, [r7, #12]
 8003dea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	68db      	ldr	r3, [r3, #12]
 8003df0:	4619      	mov	r1, r3
 8003df2:	6878      	ldr	r0, [r7, #4]
 8003df4:	f7ff fe81 	bl	8003afa <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	697a      	ldr	r2, [r7, #20]
 8003dfc:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8003dfe:	2300      	movs	r3, #0
}
 8003e00:	4618      	mov	r0, r3
 8003e02:	3718      	adds	r7, #24
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bd80      	pop	{r7, pc}
 8003e08:	40012c00 	.word	0x40012c00

08003e0c <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b086      	sub	sp, #24
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
 8003e14:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6a1b      	ldr	r3, [r3, #32]
 8003e1a:	f023 0210 	bic.w	r2, r3, #16
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6a1b      	ldr	r3, [r3, #32]
 8003e26:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	699b      	ldr	r3, [r3, #24]
 8003e32:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e3a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	021b      	lsls	r3, r3, #8
 8003e48:	4313      	orrs	r3, r2
 8003e4a:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8003e4c:	697b      	ldr	r3, [r7, #20]
 8003e4e:	f023 0220 	bic.w	r2, r3, #32
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	691b      	ldr	r3, [r3, #16]
 8003e56:	011b      	lsls	r3, r3, #4
 8003e58:	4313      	orrs	r3, r2
 8003e5a:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8003e5c:	697b      	ldr	r3, [r7, #20]
 8003e5e:	f023 0210 	bic.w	r2, r3, #16
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	011b      	lsls	r3, r3, #4
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	4a1b      	ldr	r2, [pc, #108]	@ (8003edc <OC2Config+0xd0>)
 8003e70:	4293      	cmp	r3, r2
 8003e72:	d11f      	bne.n	8003eb4 <OC2Config+0xa8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8003e74:	697b      	ldr	r3, [r7, #20]
 8003e76:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	695b      	ldr	r3, [r3, #20]
 8003e7e:	019b      	lsls	r3, r3, #6
 8003e80:	4313      	orrs	r3, r2
 8003e82:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8003e84:	697b      	ldr	r3, [r7, #20]
 8003e86:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	689b      	ldr	r3, [r3, #8]
 8003e8e:	019b      	lsls	r3, r3, #6
 8003e90:	4313      	orrs	r3, r2
 8003e92:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8003e94:	693b      	ldr	r3, [r7, #16]
 8003e96:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	699b      	ldr	r3, [r3, #24]
 8003e9e:	009b      	lsls	r3, r3, #2
 8003ea0:	4313      	orrs	r3, r2
 8003ea2:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8003ea4:	693b      	ldr	r3, [r7, #16]
 8003ea6:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	69db      	ldr	r3, [r3, #28]
 8003eae:	00db      	lsls	r3, r3, #3
 8003eb0:	4313      	orrs	r3, r2
 8003eb2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	693a      	ldr	r2, [r7, #16]
 8003eb8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	68fa      	ldr	r2, [r7, #12]
 8003ebe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	68db      	ldr	r3, [r3, #12]
 8003ec4:	4619      	mov	r1, r3
 8003ec6:	6878      	ldr	r0, [r7, #4]
 8003ec8:	f7ff fe24 	bl	8003b14 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	697a      	ldr	r2, [r7, #20]
 8003ed0:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8003ed2:	2300      	movs	r3, #0
}
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	3718      	adds	r7, #24
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bd80      	pop	{r7, pc}
 8003edc:	40012c00 	.word	0x40012c00

08003ee0 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b086      	sub	sp, #24
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
 8003ee8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6a1b      	ldr	r3, [r3, #32]
 8003eee:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6a1b      	ldr	r3, [r3, #32]
 8003efa:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	685b      	ldr	r3, [r3, #4]
 8003f00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	69db      	ldr	r3, [r3, #28]
 8003f06:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	f023 0303 	bic.w	r3, r3, #3
 8003f0e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	4313      	orrs	r3, r2
 8003f1c:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8003f1e:	697b      	ldr	r3, [r7, #20]
 8003f20:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	691b      	ldr	r3, [r3, #16]
 8003f28:	021b      	lsls	r3, r3, #8
 8003f2a:	4313      	orrs	r3, r2
 8003f2c:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8003f2e:	697b      	ldr	r3, [r7, #20]
 8003f30:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	685b      	ldr	r3, [r3, #4]
 8003f38:	021b      	lsls	r3, r3, #8
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	4a1b      	ldr	r2, [pc, #108]	@ (8003fb0 <OC3Config+0xd0>)
 8003f42:	4293      	cmp	r3, r2
 8003f44:	d11f      	bne.n	8003f86 <OC3Config+0xa6>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8003f46:	697b      	ldr	r3, [r7, #20]
 8003f48:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	695b      	ldr	r3, [r3, #20]
 8003f50:	029b      	lsls	r3, r3, #10
 8003f52:	4313      	orrs	r3, r2
 8003f54:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8003f56:	697b      	ldr	r3, [r7, #20]
 8003f58:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	689b      	ldr	r3, [r3, #8]
 8003f60:	029b      	lsls	r3, r3, #10
 8003f62:	4313      	orrs	r3, r2
 8003f64:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8003f66:	693b      	ldr	r3, [r7, #16]
 8003f68:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	699b      	ldr	r3, [r3, #24]
 8003f70:	011b      	lsls	r3, r3, #4
 8003f72:	4313      	orrs	r3, r2
 8003f74:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8003f76:	693b      	ldr	r3, [r7, #16]
 8003f78:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	69db      	ldr	r3, [r3, #28]
 8003f80:	015b      	lsls	r3, r3, #5
 8003f82:	4313      	orrs	r3, r2
 8003f84:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	693a      	ldr	r2, [r7, #16]
 8003f8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	68fa      	ldr	r2, [r7, #12]
 8003f90:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	68db      	ldr	r3, [r3, #12]
 8003f96:	4619      	mov	r1, r3
 8003f98:	6878      	ldr	r0, [r7, #4]
 8003f9a:	f7ff fdc8 	bl	8003b2e <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	697a      	ldr	r2, [r7, #20]
 8003fa2:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8003fa4:	2300      	movs	r3, #0
}
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	3718      	adds	r7, #24
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bd80      	pop	{r7, pc}
 8003fae:	bf00      	nop
 8003fb0:	40012c00 	.word	0x40012c00

08003fb4 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b086      	sub	sp, #24
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
 8003fbc:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6a1b      	ldr	r3, [r3, #32]
 8003fc2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6a1b      	ldr	r3, [r3, #32]
 8003fce:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	69db      	ldr	r3, [r3, #28]
 8003fda:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003fe2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	021b      	lsls	r3, r3, #8
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8003ff4:	693b      	ldr	r3, [r7, #16]
 8003ff6:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	691b      	ldr	r3, [r3, #16]
 8003ffe:	031b      	lsls	r3, r3, #12
 8004000:	4313      	orrs	r3, r2
 8004002:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8004004:	693b      	ldr	r3, [r7, #16]
 8004006:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800400a:	683b      	ldr	r3, [r7, #0]
 800400c:	685b      	ldr	r3, [r3, #4]
 800400e:	031b      	lsls	r3, r3, #12
 8004010:	4313      	orrs	r3, r2
 8004012:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	4a0f      	ldr	r2, [pc, #60]	@ (8004054 <OC4Config+0xa0>)
 8004018:	4293      	cmp	r3, r2
 800401a:	d107      	bne.n	800402c <OC4Config+0x78>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 800401c:	697b      	ldr	r3, [r7, #20]
 800401e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	699b      	ldr	r3, [r3, #24]
 8004026:	019b      	lsls	r3, r3, #6
 8004028:	4313      	orrs	r3, r2
 800402a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	697a      	ldr	r2, [r7, #20]
 8004030:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	68fa      	ldr	r2, [r7, #12]
 8004036:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	68db      	ldr	r3, [r3, #12]
 800403c:	4619      	mov	r1, r3
 800403e:	6878      	ldr	r0, [r7, #4]
 8004040:	f7ff fd82 	bl	8003b48 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	693a      	ldr	r2, [r7, #16]
 8004048:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800404a:	2300      	movs	r3, #0
}
 800404c:	4618      	mov	r0, r3
 800404e:	3718      	adds	r7, #24
 8004050:	46bd      	mov	sp, r7
 8004052:	bd80      	pop	{r7, pc}
 8004054:	40012c00 	.word	0x40012c00

08004058 <LL_USART_IsEnabled>:
{
 8004058:	b480      	push	{r7}
 800405a:	b083      	sub	sp, #12
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	68db      	ldr	r3, [r3, #12]
 8004064:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004068:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800406c:	bf0c      	ite	eq
 800406e:	2301      	moveq	r3, #1
 8004070:	2300      	movne	r3, #0
 8004072:	b2db      	uxtb	r3, r3
}
 8004074:	4618      	mov	r0, r3
 8004076:	370c      	adds	r7, #12
 8004078:	46bd      	mov	sp, r7
 800407a:	bc80      	pop	{r7}
 800407c:	4770      	bx	lr

0800407e <LL_USART_SetStopBitsLength>:
{
 800407e:	b480      	push	{r7}
 8004080:	b083      	sub	sp, #12
 8004082:	af00      	add	r7, sp, #0
 8004084:	6078      	str	r0, [r7, #4]
 8004086:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	691b      	ldr	r3, [r3, #16]
 800408c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	431a      	orrs	r2, r3
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	611a      	str	r2, [r3, #16]
}
 8004098:	bf00      	nop
 800409a:	370c      	adds	r7, #12
 800409c:	46bd      	mov	sp, r7
 800409e:	bc80      	pop	{r7}
 80040a0:	4770      	bx	lr

080040a2 <LL_USART_SetHWFlowCtrl>:
{
 80040a2:	b480      	push	{r7}
 80040a4:	b083      	sub	sp, #12
 80040a6:	af00      	add	r7, sp, #0
 80040a8:	6078      	str	r0, [r7, #4]
 80040aa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	695b      	ldr	r3, [r3, #20]
 80040b0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	431a      	orrs	r2, r3
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	615a      	str	r2, [r3, #20]
}
 80040bc:	bf00      	nop
 80040be:	370c      	adds	r7, #12
 80040c0:	46bd      	mov	sp, r7
 80040c2:	bc80      	pop	{r7}
 80040c4:	4770      	bx	lr
	...

080040c8 <LL_USART_SetBaudRate>:
{
 80040c8:	b480      	push	{r7}
 80040ca:	b085      	sub	sp, #20
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	60f8      	str	r0, [r7, #12]
 80040d0:	60b9      	str	r1, [r7, #8]
 80040d2:	607a      	str	r2, [r7, #4]
  USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 80040d4:	68ba      	ldr	r2, [r7, #8]
 80040d6:	4613      	mov	r3, r2
 80040d8:	009b      	lsls	r3, r3, #2
 80040da:	4413      	add	r3, r2
 80040dc:	009a      	lsls	r2, r3, #2
 80040de:	441a      	add	r2, r3
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	009b      	lsls	r3, r3, #2
 80040e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80040e8:	4a25      	ldr	r2, [pc, #148]	@ (8004180 <LL_USART_SetBaudRate+0xb8>)
 80040ea:	fba2 2303 	umull	r2, r3, r2, r3
 80040ee:	095b      	lsrs	r3, r3, #5
 80040f0:	b29b      	uxth	r3, r3
 80040f2:	011b      	lsls	r3, r3, #4
 80040f4:	b299      	uxth	r1, r3
 80040f6:	68ba      	ldr	r2, [r7, #8]
 80040f8:	4613      	mov	r3, r2
 80040fa:	009b      	lsls	r3, r3, #2
 80040fc:	4413      	add	r3, r2
 80040fe:	009a      	lsls	r2, r3, #2
 8004100:	441a      	add	r2, r3
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	009b      	lsls	r3, r3, #2
 8004106:	fbb2 f2f3 	udiv	r2, r2, r3
 800410a:	4b1d      	ldr	r3, [pc, #116]	@ (8004180 <LL_USART_SetBaudRate+0xb8>)
 800410c:	fba3 0302 	umull	r0, r3, r3, r2
 8004110:	095b      	lsrs	r3, r3, #5
 8004112:	2064      	movs	r0, #100	@ 0x64
 8004114:	fb00 f303 	mul.w	r3, r0, r3
 8004118:	1ad3      	subs	r3, r2, r3
 800411a:	011b      	lsls	r3, r3, #4
 800411c:	3332      	adds	r3, #50	@ 0x32
 800411e:	4a18      	ldr	r2, [pc, #96]	@ (8004180 <LL_USART_SetBaudRate+0xb8>)
 8004120:	fba2 2303 	umull	r2, r3, r2, r3
 8004124:	095b      	lsrs	r3, r3, #5
 8004126:	b29b      	uxth	r3, r3
 8004128:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800412c:	b29b      	uxth	r3, r3
 800412e:	440b      	add	r3, r1
 8004130:	b299      	uxth	r1, r3
 8004132:	68ba      	ldr	r2, [r7, #8]
 8004134:	4613      	mov	r3, r2
 8004136:	009b      	lsls	r3, r3, #2
 8004138:	4413      	add	r3, r2
 800413a:	009a      	lsls	r2, r3, #2
 800413c:	441a      	add	r2, r3
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	009b      	lsls	r3, r3, #2
 8004142:	fbb2 f2f3 	udiv	r2, r2, r3
 8004146:	4b0e      	ldr	r3, [pc, #56]	@ (8004180 <LL_USART_SetBaudRate+0xb8>)
 8004148:	fba3 0302 	umull	r0, r3, r3, r2
 800414c:	095b      	lsrs	r3, r3, #5
 800414e:	2064      	movs	r0, #100	@ 0x64
 8004150:	fb00 f303 	mul.w	r3, r0, r3
 8004154:	1ad3      	subs	r3, r2, r3
 8004156:	011b      	lsls	r3, r3, #4
 8004158:	3332      	adds	r3, #50	@ 0x32
 800415a:	4a09      	ldr	r2, [pc, #36]	@ (8004180 <LL_USART_SetBaudRate+0xb8>)
 800415c:	fba2 2303 	umull	r2, r3, r2, r3
 8004160:	095b      	lsrs	r3, r3, #5
 8004162:	b29b      	uxth	r3, r3
 8004164:	f003 030f 	and.w	r3, r3, #15
 8004168:	b29b      	uxth	r3, r3
 800416a:	440b      	add	r3, r1
 800416c:	b29b      	uxth	r3, r3
 800416e:	461a      	mov	r2, r3
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	609a      	str	r2, [r3, #8]
}
 8004174:	bf00      	nop
 8004176:	3714      	adds	r7, #20
 8004178:	46bd      	mov	sp, r7
 800417a:	bc80      	pop	{r7}
 800417c:	4770      	bx	lr
 800417e:	bf00      	nop
 8004180:	51eb851f 	.word	0x51eb851f

08004184 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b088      	sub	sp, #32
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
 800418c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800418e:	2301      	movs	r3, #1
 8004190:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8004192:	2300      	movs	r3, #0
 8004194:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));
#endif /* USART_OverSampling_Feature */

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8004196:	6878      	ldr	r0, [r7, #4]
 8004198:	f7ff ff5e 	bl	8004058 <LL_USART_IsEnabled>
 800419c:	4603      	mov	r3, r0
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d145      	bne.n	800422e <LL_USART_Init+0xaa>
               (USART_CR1_M | USART_CR1_PCE | USART_CR1_PS |
                USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
               (USART_InitStruct->DataWidth | USART_InitStruct->Parity |
                USART_InitStruct->TransferDirection | USART_InitStruct->OverSampling));
#else
    MODIFY_REG(USARTx->CR1,
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	68db      	ldr	r3, [r3, #12]
 80041a6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80041aa:	f023 030c 	bic.w	r3, r3, #12
 80041ae:	683a      	ldr	r2, [r7, #0]
 80041b0:	6851      	ldr	r1, [r2, #4]
 80041b2:	683a      	ldr	r2, [r7, #0]
 80041b4:	68d2      	ldr	r2, [r2, #12]
 80041b6:	4311      	orrs	r1, r2
 80041b8:	683a      	ldr	r2, [r7, #0]
 80041ba:	6912      	ldr	r2, [r2, #16]
 80041bc:	430a      	orrs	r2, r1
 80041be:	431a      	orrs	r2, r3
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	689b      	ldr	r3, [r3, #8]
 80041c8:	4619      	mov	r1, r3
 80041ca:	6878      	ldr	r0, [r7, #4]
 80041cc:	f7ff ff57 	bl	800407e <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	695b      	ldr	r3, [r3, #20]
 80041d4:	4619      	mov	r1, r3
 80041d6:	6878      	ldr	r0, [r7, #4]
 80041d8:	f7ff ff63 	bl	80040a2 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 80041dc:	f107 0308 	add.w	r3, r7, #8
 80041e0:	4618      	mov	r0, r3
 80041e2:	f7ff fba7 	bl	8003934 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	4a13      	ldr	r2, [pc, #76]	@ (8004238 <LL_USART_Init+0xb4>)
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d102      	bne.n	80041f4 <LL_USART_Init+0x70>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 80041ee:	697b      	ldr	r3, [r7, #20]
 80041f0:	61bb      	str	r3, [r7, #24]
 80041f2:	e00c      	b.n	800420e <LL_USART_Init+0x8a>
    }
    else if (USARTx == USART2)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	4a11      	ldr	r2, [pc, #68]	@ (800423c <LL_USART_Init+0xb8>)
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d102      	bne.n	8004202 <LL_USART_Init+0x7e>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80041fc:	693b      	ldr	r3, [r7, #16]
 80041fe:	61bb      	str	r3, [r7, #24]
 8004200:	e005      	b.n	800420e <LL_USART_Init+0x8a>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	4a0e      	ldr	r2, [pc, #56]	@ (8004240 <LL_USART_Init+0xbc>)
 8004206:	4293      	cmp	r3, r2
 8004208:	d101      	bne.n	800420e <LL_USART_Init+0x8a>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800420a:	693b      	ldr	r3, [r7, #16]
 800420c:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800420e:	69bb      	ldr	r3, [r7, #24]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d00c      	beq.n	800422e <LL_USART_Init+0xaa>
        && (USART_InitStruct->BaudRate != 0U))
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	2b00      	cmp	r3, #0
 800421a:	d008      	beq.n	800422e <LL_USART_Init+0xaa>
    {
      status = SUCCESS;
 800421c:	2300      	movs	r3, #0
 800421e:	77fb      	strb	r3, [r7, #31]
                           USART_InitStruct->OverSampling,
                           USART_InitStruct->BaudRate);
#else
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->BaudRate);
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 8004224:	461a      	mov	r2, r3
 8004226:	69b9      	ldr	r1, [r7, #24]
 8004228:	6878      	ldr	r0, [r7, #4]
 800422a:	f7ff ff4d 	bl	80040c8 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 800422e:	7ffb      	ldrb	r3, [r7, #31]
}
 8004230:	4618      	mov	r0, r3
 8004232:	3720      	adds	r7, #32
 8004234:	46bd      	mov	sp, r7
 8004236:	bd80      	pop	{r7, pc}
 8004238:	40013800 	.word	0x40013800
 800423c:	40004400 	.word	0x40004400
 8004240:	40004800 	.word	0x40004800

08004244 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8004244:	b480      	push	{r7}
 8004246:	b083      	sub	sp, #12
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
 800424c:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 800424e:	687a      	ldr	r2, [r7, #4]
 8004250:	683b      	ldr	r3, [r7, #0]
 8004252:	fbb2 f3f3 	udiv	r3, r2, r3
 8004256:	4a07      	ldr	r2, [pc, #28]	@ (8004274 <LL_InitTick+0x30>)
 8004258:	3b01      	subs	r3, #1
 800425a:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 800425c:	4b05      	ldr	r3, [pc, #20]	@ (8004274 <LL_InitTick+0x30>)
 800425e:	2200      	movs	r2, #0
 8004260:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004262:	4b04      	ldr	r3, [pc, #16]	@ (8004274 <LL_InitTick+0x30>)
 8004264:	2205      	movs	r2, #5
 8004266:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8004268:	bf00      	nop
 800426a:	370c      	adds	r7, #12
 800426c:	46bd      	mov	sp, r7
 800426e:	bc80      	pop	{r7}
 8004270:	4770      	bx	lr
 8004272:	bf00      	nop
 8004274:	e000e010 	.word	0xe000e010

08004278 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b082      	sub	sp, #8
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8004280:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8004284:	6878      	ldr	r0, [r7, #4]
 8004286:	f7ff ffdd 	bl	8004244 <LL_InitTick>
}
 800428a:	bf00      	nop
 800428c:	3708      	adds	r7, #8
 800428e:	46bd      	mov	sp, r7
 8004290:	bd80      	pop	{r7, pc}
	...

08004294 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8004294:	b480      	push	{r7}
 8004296:	b085      	sub	sp, #20
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 800429c:	4b0e      	ldr	r3, [pc, #56]	@ (80042d8 <LL_mDelay+0x44>)
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 80042a2:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042aa:	d00c      	beq.n	80042c6 <LL_mDelay+0x32>
  {
    Delay++;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	3301      	adds	r3, #1
 80042b0:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 80042b2:	e008      	b.n	80042c6 <LL_mDelay+0x32>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 80042b4:	4b08      	ldr	r3, [pc, #32]	@ (80042d8 <LL_mDelay+0x44>)
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d002      	beq.n	80042c6 <LL_mDelay+0x32>
    {
      Delay--;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	3b01      	subs	r3, #1
 80042c4:	607b      	str	r3, [r7, #4]
  while (Delay)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d1f3      	bne.n	80042b4 <LL_mDelay+0x20>
    }
  }
}
 80042cc:	bf00      	nop
 80042ce:	bf00      	nop
 80042d0:	3714      	adds	r7, #20
 80042d2:	46bd      	mov	sp, r7
 80042d4:	bc80      	pop	{r7}
 80042d6:	4770      	bx	lr
 80042d8:	e000e010 	.word	0xe000e010

080042dc <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 80042dc:	b480      	push	{r7}
 80042de:	b083      	sub	sp, #12
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 80042e4:	4a03      	ldr	r2, [pc, #12]	@ (80042f4 <LL_SetSystemCoreClock+0x18>)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6013      	str	r3, [r2, #0]
}
 80042ea:	bf00      	nop
 80042ec:	370c      	adds	r7, #12
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bc80      	pop	{r7}
 80042f2:	4770      	bx	lr
 80042f4:	20000070 	.word	0x20000070

080042f8 <CCF_Process>:
/**********************
 *    PUBLIC FUNCTIONS
 **********************/
uint32_t
CCF_Process(float current)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b084      	sub	sp, #16
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  float temp = -0.172233513 * current + 115.5723622;
 8004300:	6878      	ldr	r0, [r7, #4]
 8004302:	f7fc f89b 	bl	800043c <__aeabi_f2d>
 8004306:	a310      	add	r3, pc, #64	@ (adr r3, 8004348 <CCF_Process+0x50>)
 8004308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800430c:	f7fc f8ee 	bl	80004ec <__aeabi_dmul>
 8004310:	4602      	mov	r2, r0
 8004312:	460b      	mov	r3, r1
 8004314:	4610      	mov	r0, r2
 8004316:	4619      	mov	r1, r3
 8004318:	a30d      	add	r3, pc, #52	@ (adr r3, 8004350 <CCF_Process+0x58>)
 800431a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800431e:	f7fb ff2f 	bl	8000180 <__adddf3>
 8004322:	4602      	mov	r2, r0
 8004324:	460b      	mov	r3, r1
 8004326:	4610      	mov	r0, r2
 8004328:	4619      	mov	r1, r3
 800432a:	f7fc fbd7 	bl	8000adc <__aeabi_d2f>
 800432e:	4603      	mov	r3, r0
 8004330:	60fb      	str	r3, [r7, #12]
  return (uint32_t)temp;
 8004332:	68f8      	ldr	r0, [r7, #12]
 8004334:	f7fc fef6 	bl	8001124 <__aeabi_f2uiz>
 8004338:	4603      	mov	r3, r0
}
 800433a:	4618      	mov	r0, r3
 800433c:	3710      	adds	r7, #16
 800433e:	46bd      	mov	sp, r7
 8004340:	bd80      	pop	{r7, pc}
 8004342:	bf00      	nop
 8004344:	f3af 8000 	nop.w
 8004348:	6cce1abc 	.word	0x6cce1abc
 800434c:	bfc60bbf 	.word	0xbfc60bbf
 8004350:	95109ddd 	.word	0x95109ddd
 8004354:	405ce4a1 	.word	0x405ce4a1

08004358 <FCP_PhaseStart>:
 *
 * @param time The time value used to determine the PWM parameters.
 */
void
FCP_PhaseStart (uint8_t time)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b082      	sub	sp, #8
 800435c:	af00      	add	r7, sp, #0
 800435e:	4603      	mov	r3, r0
 8004360:	71fb      	strb	r3, [r7, #7]
  time = time > 20 ? (time - 20) : 0;
 8004362:	79fb      	ldrb	r3, [r7, #7]
 8004364:	2b14      	cmp	r3, #20
 8004366:	bf38      	it	cc
 8004368:	2314      	movcc	r3, #20
 800436a:	b2db      	uxtb	r3, r3
 800436c:	3b14      	subs	r3, #20
 800436e:	71fb      	strb	r3, [r7, #7]

  // Set the prescaler value
  pwm_control_1->u16_prescaler = table_data_start[time].prescaler_timer - 1;
 8004370:	79fb      	ldrb	r3, [r7, #7]
 8004372:	4a16      	ldr	r2, [pc, #88]	@ (80043cc <FCP_PhaseStart+0x74>)
 8004374:	00db      	lsls	r3, r3, #3
 8004376:	4413      	add	r3, r2
 8004378:	889b      	ldrh	r3, [r3, #4]
 800437a:	b29a      	uxth	r2, r3
 800437c:	4b14      	ldr	r3, [pc, #80]	@ (80043d0 <FCP_PhaseStart+0x78>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	3a01      	subs	r2, #1
 8004382:	b292      	uxth	r2, r2
 8004384:	811a      	strh	r2, [r3, #8]
  // Set the auto-reload register value
  pwm_control_1->u16_reg_auto_reload
      = table_data_start[time].auto_reload_reg_timer - 1;
 8004386:	79fb      	ldrb	r3, [r7, #7]
 8004388:	4a10      	ldr	r2, [pc, #64]	@ (80043cc <FCP_PhaseStart+0x74>)
 800438a:	00db      	lsls	r3, r3, #3
 800438c:	4413      	add	r3, r2
 800438e:	88db      	ldrh	r3, [r3, #6]
 8004390:	b29a      	uxth	r2, r3
  pwm_control_1->u16_reg_auto_reload
 8004392:	4b0f      	ldr	r3, [pc, #60]	@ (80043d0 <FCP_PhaseStart+0x78>)
 8004394:	681b      	ldr	r3, [r3, #0]
      = table_data_start[time].auto_reload_reg_timer - 1;
 8004396:	3a01      	subs	r2, #1
 8004398:	b292      	uxth	r2, r2
 800439a:	809a      	strh	r2, [r3, #4]
  // Set the compare register value
  pwm_control_1->u16_reg_compare
      = table_data_start[time].auto_reload_reg_timer * DUTY_CYCLE / 100;
 800439c:	79fb      	ldrb	r3, [r7, #7]
 800439e:	4a0b      	ldr	r2, [pc, #44]	@ (80043cc <FCP_PhaseStart+0x74>)
 80043a0:	00db      	lsls	r3, r3, #3
 80043a2:	4413      	add	r3, r2
 80043a4:	88db      	ldrh	r3, [r3, #6]
 80043a6:	b29b      	uxth	r3, r3
 80043a8:	0fda      	lsrs	r2, r3, #31
 80043aa:	4413      	add	r3, r2
 80043ac:	105b      	asrs	r3, r3, #1
 80043ae:	461a      	mov	r2, r3
  pwm_control_1->u16_reg_compare
 80043b0:	4b07      	ldr	r3, [pc, #28]	@ (80043d0 <FCP_PhaseStart+0x78>)
 80043b2:	681b      	ldr	r3, [r3, #0]
      = table_data_start[time].auto_reload_reg_timer * DUTY_CYCLE / 100;
 80043b4:	b292      	uxth	r2, r2
 80043b6:	80da      	strh	r2, [r3, #6]

  // Apply the PWM parameters
  BSP_PWM_SetParameterProcess(pwm_control_1);
 80043b8:	4b05      	ldr	r3, [pc, #20]	@ (80043d0 <FCP_PhaseStart+0x78>)
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4618      	mov	r0, r3
 80043be:	f7fd fd94 	bl	8001eea <BSP_PWM_SetParameterProcess>
}
 80043c2:	bf00      	nop
 80043c4:	3708      	adds	r7, #8
 80043c6:	46bd      	mov	sp, r7
 80043c8:	bd80      	pop	{r7, pc}
 80043ca:	bf00      	nop
 80043cc:	08009584 	.word	0x08009584
 80043d0:	20000084 	.word	0x20000084

080043d4 <FCP_PhaseProcess>:
 *
 * @param frequency The frequency value used to determine the PWM parameters.
 */
void
FCP_PhaseProcess (uint32_t frequency)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b086      	sub	sp, #24
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
  if (frequency > FRE_END_THRESHOLD)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	4a4c      	ldr	r2, [pc, #304]	@ (8004510 <FCP_PhaseProcess+0x13c>)
 80043e0:	4293      	cmp	r3, r2
 80043e2:	d91e      	bls.n	8004422 <FCP_PhaseProcess+0x4e>
  {
    // Set the prescaler value
    pwm_control_1->u16_prescaler = PRE_END_THRESHOLD - 1;
 80043e4:	4b4b      	ldr	r3, [pc, #300]	@ (8004514 <FCP_PhaseProcess+0x140>)
 80043e6:	f8b3 354c 	ldrh.w	r3, [r3, #1356]	@ 0x54c
 80043ea:	b29a      	uxth	r2, r3
 80043ec:	4b4a      	ldr	r3, [pc, #296]	@ (8004518 <FCP_PhaseProcess+0x144>)
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	3a01      	subs	r2, #1
 80043f2:	b292      	uxth	r2, r2
 80043f4:	811a      	strh	r2, [r3, #8]
    // Set the auto-reload register value
    pwm_control_1->u16_reg_auto_reload = REG_END_THRESHOLD - 1;
 80043f6:	4b47      	ldr	r3, [pc, #284]	@ (8004514 <FCP_PhaseProcess+0x140>)
 80043f8:	f8b3 354e 	ldrh.w	r3, [r3, #1358]	@ 0x54e
 80043fc:	b29a      	uxth	r2, r3
 80043fe:	4b46      	ldr	r3, [pc, #280]	@ (8004518 <FCP_PhaseProcess+0x144>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	3a01      	subs	r2, #1
 8004404:	b292      	uxth	r2, r2
 8004406:	809a      	strh	r2, [r3, #4]
    // Set the compare register value
    pwm_control_1->u16_reg_compare = REG_END_THRESHOLD * DUTY_CYCLE / 100;
 8004408:	4b42      	ldr	r3, [pc, #264]	@ (8004514 <FCP_PhaseProcess+0x140>)
 800440a:	f8b3 354e 	ldrh.w	r3, [r3, #1358]	@ 0x54e
 800440e:	b29b      	uxth	r3, r3
 8004410:	0fda      	lsrs	r2, r3, #31
 8004412:	4413      	add	r3, r2
 8004414:	105b      	asrs	r3, r3, #1
 8004416:	461a      	mov	r2, r3
 8004418:	4b3f      	ldr	r3, [pc, #252]	@ (8004518 <FCP_PhaseProcess+0x144>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	b292      	uxth	r2, r2
 800441e:	80da      	strh	r2, [r3, #6]
 8004420:	e06d      	b.n	80044fe <FCP_PhaseProcess+0x12a>
  }
  else if (frequency < FRE_START_THRESHOLD)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	4a3d      	ldr	r2, [pc, #244]	@ (800451c <FCP_PhaseProcess+0x148>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d81b      	bhi.n	8004462 <FCP_PhaseProcess+0x8e>
  {
    // Set the prescaler value
    pwm_control_1->u16_prescaler = PRE_START_THRESHOLD - 1;
 800442a:	4b3a      	ldr	r3, [pc, #232]	@ (8004514 <FCP_PhaseProcess+0x140>)
 800442c:	889b      	ldrh	r3, [r3, #4]
 800442e:	b29a      	uxth	r2, r3
 8004430:	4b39      	ldr	r3, [pc, #228]	@ (8004518 <FCP_PhaseProcess+0x144>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	3a01      	subs	r2, #1
 8004436:	b292      	uxth	r2, r2
 8004438:	811a      	strh	r2, [r3, #8]
    // Set the auto-reload register value
    pwm_control_1->u16_reg_auto_reload = REG_START_THRESHOLD - 1;
 800443a:	4b36      	ldr	r3, [pc, #216]	@ (8004514 <FCP_PhaseProcess+0x140>)
 800443c:	88db      	ldrh	r3, [r3, #6]
 800443e:	b29a      	uxth	r2, r3
 8004440:	4b35      	ldr	r3, [pc, #212]	@ (8004518 <FCP_PhaseProcess+0x144>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	3a01      	subs	r2, #1
 8004446:	b292      	uxth	r2, r2
 8004448:	809a      	strh	r2, [r3, #4]
    // Set the compare register value
    pwm_control_1->u16_reg_compare = REG_START_THRESHOLD * DUTY_CYCLE / 100;
 800444a:	4b32      	ldr	r3, [pc, #200]	@ (8004514 <FCP_PhaseProcess+0x140>)
 800444c:	88db      	ldrh	r3, [r3, #6]
 800444e:	b29b      	uxth	r3, r3
 8004450:	0fda      	lsrs	r2, r3, #31
 8004452:	4413      	add	r3, r2
 8004454:	105b      	asrs	r3, r3, #1
 8004456:	461a      	mov	r2, r3
 8004458:	4b2f      	ldr	r3, [pc, #188]	@ (8004518 <FCP_PhaseProcess+0x144>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	b292      	uxth	r2, r2
 800445e:	80da      	strh	r2, [r3, #6]
 8004460:	e04d      	b.n	80044fe <FCP_PhaseProcess+0x12a>
  }
  else
  {
    uint32_t i;
    int32_t  delta_1 = 0;
 8004462:	2300      	movs	r3, #0
 8004464:	613b      	str	r3, [r7, #16]
    int32_t  delta_2 = 0;
 8004466:	2300      	movs	r3, #0
 8004468:	60fb      	str	r3, [r7, #12]
    for (i = 0; i < SIZE_TABLE_DATA_PROCESS - 1; i++)
 800446a:	2300      	movs	r3, #0
 800446c:	617b      	str	r3, [r7, #20]
 800446e:	e043      	b.n	80044f8 <FCP_PhaseProcess+0x124>
    {
      delta_1 = abs_32((int32_t)(frequency - table_data_process[i].frequency));
 8004470:	4a28      	ldr	r2, [pc, #160]	@ (8004514 <FCP_PhaseProcess+0x140>)
 8004472:	697b      	ldr	r3, [r7, #20]
 8004474:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004478:	687a      	ldr	r2, [r7, #4]
 800447a:	1ad3      	subs	r3, r2, r3
 800447c:	4618      	mov	r0, r3
 800447e:	f000 f84f 	bl	8004520 <abs_32>
 8004482:	6138      	str	r0, [r7, #16]
      delta_2
          = abs_32((int32_t)(frequency - table_data_process[i + 1].frequency));
 8004484:	697b      	ldr	r3, [r7, #20]
 8004486:	3301      	adds	r3, #1
 8004488:	4a22      	ldr	r2, [pc, #136]	@ (8004514 <FCP_PhaseProcess+0x140>)
 800448a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800448e:	687a      	ldr	r2, [r7, #4]
 8004490:	1ad3      	subs	r3, r2, r3
 8004492:	4618      	mov	r0, r3
 8004494:	f000 f844 	bl	8004520 <abs_32>
 8004498:	60f8      	str	r0, [r7, #12]

      if (delta_1 <= delta_2)
 800449a:	693a      	ldr	r2, [r7, #16]
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	429a      	cmp	r2, r3
 80044a0:	dc27      	bgt.n	80044f2 <FCP_PhaseProcess+0x11e>
      {
        // Set the prescaler value
        pwm_control_1->u16_prescaler
            = table_data_process[i - 1].prescaler_timer - 1;
 80044a2:	697b      	ldr	r3, [r7, #20]
 80044a4:	3b01      	subs	r3, #1
 80044a6:	4a1b      	ldr	r2, [pc, #108]	@ (8004514 <FCP_PhaseProcess+0x140>)
 80044a8:	00db      	lsls	r3, r3, #3
 80044aa:	4413      	add	r3, r2
 80044ac:	889b      	ldrh	r3, [r3, #4]
 80044ae:	b29a      	uxth	r2, r3
        pwm_control_1->u16_prescaler
 80044b0:	4b19      	ldr	r3, [pc, #100]	@ (8004518 <FCP_PhaseProcess+0x144>)
 80044b2:	681b      	ldr	r3, [r3, #0]
            = table_data_process[i - 1].prescaler_timer - 1;
 80044b4:	3a01      	subs	r2, #1
 80044b6:	b292      	uxth	r2, r2
 80044b8:	811a      	strh	r2, [r3, #8]
        // Set the auto-reload register value
        pwm_control_1->u16_reg_auto_reload
            = table_data_process[i - 1].auto_reload_reg_timer - 1;
 80044ba:	697b      	ldr	r3, [r7, #20]
 80044bc:	3b01      	subs	r3, #1
 80044be:	4a15      	ldr	r2, [pc, #84]	@ (8004514 <FCP_PhaseProcess+0x140>)
 80044c0:	00db      	lsls	r3, r3, #3
 80044c2:	4413      	add	r3, r2
 80044c4:	88db      	ldrh	r3, [r3, #6]
 80044c6:	b29a      	uxth	r2, r3
        pwm_control_1->u16_reg_auto_reload
 80044c8:	4b13      	ldr	r3, [pc, #76]	@ (8004518 <FCP_PhaseProcess+0x144>)
 80044ca:	681b      	ldr	r3, [r3, #0]
            = table_data_process[i - 1].auto_reload_reg_timer - 1;
 80044cc:	3a01      	subs	r2, #1
 80044ce:	b292      	uxth	r2, r2
 80044d0:	809a      	strh	r2, [r3, #4]
        // Set the compare register value
        pwm_control_1->u16_reg_compare
            = table_data_process[i - 1].auto_reload_reg_timer * DUTY_CYCLE
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	3b01      	subs	r3, #1
 80044d6:	4a0f      	ldr	r2, [pc, #60]	@ (8004514 <FCP_PhaseProcess+0x140>)
 80044d8:	00db      	lsls	r3, r3, #3
 80044da:	4413      	add	r3, r2
 80044dc:	88db      	ldrh	r3, [r3, #6]
 80044de:	b29b      	uxth	r3, r3
              / 100;
 80044e0:	0fda      	lsrs	r2, r3, #31
 80044e2:	4413      	add	r3, r2
 80044e4:	105b      	asrs	r3, r3, #1
 80044e6:	461a      	mov	r2, r3
        pwm_control_1->u16_reg_compare
 80044e8:	4b0b      	ldr	r3, [pc, #44]	@ (8004518 <FCP_PhaseProcess+0x144>)
 80044ea:	681b      	ldr	r3, [r3, #0]
            = table_data_process[i - 1].auto_reload_reg_timer * DUTY_CYCLE
 80044ec:	b292      	uxth	r2, r2
 80044ee:	80da      	strh	r2, [r3, #6]
        break;
 80044f0:	e005      	b.n	80044fe <FCP_PhaseProcess+0x12a>
    for (i = 0; i < SIZE_TABLE_DATA_PROCESS - 1; i++)
 80044f2:	697b      	ldr	r3, [r7, #20]
 80044f4:	3301      	adds	r3, #1
 80044f6:	617b      	str	r3, [r7, #20]
 80044f8:	697b      	ldr	r3, [r7, #20]
 80044fa:	2ba8      	cmp	r3, #168	@ 0xa8
 80044fc:	d9b8      	bls.n	8004470 <FCP_PhaseProcess+0x9c>
      }
    }
  }

  BSP_PWM_SetParameterProcess(pwm_control_1);
 80044fe:	4b06      	ldr	r3, [pc, #24]	@ (8004518 <FCP_PhaseProcess+0x144>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4618      	mov	r0, r3
 8004504:	f7fd fcf1 	bl	8001eea <BSP_PWM_SetParameterProcess>
}
 8004508:	bf00      	nop
 800450a:	3718      	adds	r7, #24
 800450c:	46bd      	mov	sp, r7
 800450e:	bd80      	pop	{r7, pc}
 8004510:	00020788 	.word	0x00020788
 8004514:	08008dfc 	.word	0x08008dfc
 8004518:	20000084 	.word	0x20000084
 800451c:	000128df 	.word	0x000128df

08004520 <abs_32>:
 * @param num The 32-bit integer for which the absolute value is to be computed.
 * @return The absolute value of the input 32-bit integer.
 */
static int32_t
abs_32 (int32_t num)
{
 8004520:	b480      	push	{r7}
 8004522:	b083      	sub	sp, #12
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
  if (num >= 0)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2b00      	cmp	r3, #0
 800452c:	db01      	blt.n	8004532 <abs_32+0x12>
  {
    return num;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	e001      	b.n	8004536 <abs_32+0x16>
  }
  else
  {
    return -num;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	425b      	negs	r3, r3
  }
}
 8004536:	4618      	mov	r0, r3
 8004538:	370c      	adds	r7, #12
 800453a:	46bd      	mov	sp, r7
 800453c:	bc80      	pop	{r7}
 800453e:	4770      	bx	lr

08004540 <PIControl_Reset>:
 *
 * @param p_pi Pointer to the PI controller structure to be reset.
 */
void
PIControl_Reset (pi_control_t *p_pi)
{
 8004540:	b480      	push	{r7}
 8004542:	b083      	sub	sp, #12
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
  p_pi->f_p_part    = 0; /**< @brief Reset proportional part. */
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	f04f 0200 	mov.w	r2, #0
 800454e:	601a      	str	r2, [r3, #0]
  p_pi->f_i_part    = 0; /**< @brief Reset integral part. */
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	f04f 0200 	mov.w	r2, #0
 8004556:	605a      	str	r2, [r3, #4]
  p_pi->f_out       = 0; /**< @brief Reset current output. */
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	f04f 0200 	mov.w	r2, #0
 800455e:	609a      	str	r2, [r3, #8]
  p_pi->f_pre_out   = 0; /**< @brief Reset previous output. */
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	f04f 0200 	mov.w	r2, #0
 8004566:	60da      	str	r2, [r3, #12]
  p_pi->f_error     = 0; /**< @brief Reset current error. */
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	f04f 0200 	mov.w	r2, #0
 800456e:	611a      	str	r2, [r3, #16]
  p_pi->f_pre_error = 0; /**< @brief Reset previous error. */
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	f04f 0200 	mov.w	r2, #0
 8004576:	615a      	str	r2, [r3, #20]
  p_pi->f_setPoint  = 0; /**< @brief Reset set point. */
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	f04f 0200 	mov.w	r2, #0
 800457e:	621a      	str	r2, [r3, #32]
}
 8004580:	bf00      	nop
 8004582:	370c      	adds	r7, #12
 8004584:	46bd      	mov	sp, r7
 8004586:	bc80      	pop	{r7}
 8004588:	4770      	bx	lr
	...

0800458c <PIControl_Process>:
 * @param f_new_value New input value (feedback).
 * @param p_pi Pointer to the PI controller structure.
 */
void
PIControl_Process (float f_new_value, pi_control_t *p_pi)
{
 800458c:	b5b0      	push	{r4, r5, r7, lr}
 800458e:	b082      	sub	sp, #8
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
 8004594:	6039      	str	r1, [r7, #0]
  /**< @brief Calculate current error. */
  p_pi->f_error = f_new_value - p_pi->f_setPoint;
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	6a1b      	ldr	r3, [r3, #32]
 800459a:	4619      	mov	r1, r3
 800459c:	6878      	ldr	r0, [r7, #4]
 800459e:	f7fc faf1 	bl	8000b84 <__aeabi_fsub>
 80045a2:	4603      	mov	r3, r0
 80045a4:	461a      	mov	r2, r3
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	611a      	str	r2, [r3, #16]

  /**< @brief Calculate proportional part. */
  p_pi->f_p_part = p_pi->f_Kp * (p_pi->f_error - p_pi->f_pre_error);
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	699c      	ldr	r4, [r3, #24]
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	691a      	ldr	r2, [r3, #16]
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	695b      	ldr	r3, [r3, #20]
 80045b6:	4619      	mov	r1, r3
 80045b8:	4610      	mov	r0, r2
 80045ba:	f7fc fae3 	bl	8000b84 <__aeabi_fsub>
 80045be:	4603      	mov	r3, r0
 80045c0:	4619      	mov	r1, r3
 80045c2:	4620      	mov	r0, r4
 80045c4:	f7fc fbe8 	bl	8000d98 <__aeabi_fmul>
 80045c8:	4603      	mov	r3, r0
 80045ca:	461a      	mov	r2, r3
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	601a      	str	r2, [r3, #0]

  /**< @brief Calculate integral part. */
  p_pi->f_i_part = 0.5 * p_pi->f_Ki * CONTROL_PI_TIME_SAMPLE
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	69db      	ldr	r3, [r3, #28]
 80045d4:	4618      	mov	r0, r3
 80045d6:	f7fb ff31 	bl	800043c <__aeabi_f2d>
 80045da:	f04f 0200 	mov.w	r2, #0
 80045de:	4b25      	ldr	r3, [pc, #148]	@ (8004674 <PIControl_Process+0xe8>)
 80045e0:	f7fb ff84 	bl	80004ec <__aeabi_dmul>
 80045e4:	4602      	mov	r2, r0
 80045e6:	460b      	mov	r3, r1
 80045e8:	4610      	mov	r0, r2
 80045ea:	4619      	mov	r1, r3
 80045ec:	f04f 0200 	mov.w	r2, #0
 80045f0:	4b21      	ldr	r3, [pc, #132]	@ (8004678 <PIControl_Process+0xec>)
 80045f2:	f7fb ff7b 	bl	80004ec <__aeabi_dmul>
 80045f6:	4602      	mov	r2, r0
 80045f8:	460b      	mov	r3, r1
 80045fa:	4614      	mov	r4, r2
 80045fc:	461d      	mov	r5, r3
                   * (p_pi->f_error + p_pi->f_pre_error);
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	691a      	ldr	r2, [r3, #16]
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	695b      	ldr	r3, [r3, #20]
 8004606:	4619      	mov	r1, r3
 8004608:	4610      	mov	r0, r2
 800460a:	f7fc fabd 	bl	8000b88 <__addsf3>
 800460e:	4603      	mov	r3, r0
 8004610:	4618      	mov	r0, r3
 8004612:	f7fb ff13 	bl	800043c <__aeabi_f2d>
 8004616:	4602      	mov	r2, r0
 8004618:	460b      	mov	r3, r1
 800461a:	4620      	mov	r0, r4
 800461c:	4629      	mov	r1, r5
 800461e:	f7fb ff65 	bl	80004ec <__aeabi_dmul>
 8004622:	4602      	mov	r2, r0
 8004624:	460b      	mov	r3, r1
 8004626:	4610      	mov	r0, r2
 8004628:	4619      	mov	r1, r3
 800462a:	f7fc fa57 	bl	8000adc <__aeabi_d2f>
 800462e:	4602      	mov	r2, r0
  p_pi->f_i_part = 0.5 * p_pi->f_Ki * CONTROL_PI_TIME_SAMPLE
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	605a      	str	r2, [r3, #4]

  /**< @brief Calculate current output. */
  p_pi->f_out = p_pi->f_pre_out + p_pi->f_p_part + p_pi->f_i_part;
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	68da      	ldr	r2, [r3, #12]
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	4619      	mov	r1, r3
 800463e:	4610      	mov	r0, r2
 8004640:	f7fc faa2 	bl	8000b88 <__addsf3>
 8004644:	4603      	mov	r3, r0
 8004646:	461a      	mov	r2, r3
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	4619      	mov	r1, r3
 800464e:	4610      	mov	r0, r2
 8004650:	f7fc fa9a 	bl	8000b88 <__addsf3>
 8004654:	4603      	mov	r3, r0
 8004656:	461a      	mov	r2, r3
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	609a      	str	r2, [r3, #8]

  // Update previous error and output for next iteration
  p_pi->f_pre_error = p_pi->f_error; /**< @brief Update previous error. */
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	691a      	ldr	r2, [r3, #16]
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	615a      	str	r2, [r3, #20]
  p_pi->f_pre_out   = p_pi->f_out;   /**< @brief Update previous output. */
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	689a      	ldr	r2, [r3, #8]
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	60da      	str	r2, [r3, #12]
}
 800466c:	bf00      	nop
 800466e:	3708      	adds	r7, #8
 8004670:	46bd      	mov	sp, r7
 8004672:	bdb0      	pop	{r4, r5, r7, pc}
 8004674:	3fe00000 	.word	0x3fe00000
 8004678:	40240000 	.word	0x40240000

0800467c <QUEUE_Init>:
 * @param rb The parameter `rb` is a pointer to a `ring_buffer_t` structure,
 * which is used to implement a queue data structure.
 */
void
QUEUE_Init (ring_buffer_t *rb)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b082      	sub	sp, #8
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
  rb->u8_buffer = (uint8_t *)malloc(RING_BUFFER_SIZE);
 8004684:	2080      	movs	r0, #128	@ 0x80
 8004686:	f000 f9f5 	bl	8004a74 <malloc>
 800468a:	4603      	mov	r3, r0
 800468c:	461a      	mov	r2, r3
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	601a      	str	r2, [r3, #0]
  rb->u32_in     = 0;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2200      	movs	r2, #0
 8004696:	605a      	str	r2, [r3, #4]
  rb->u32_out    = 0;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2200      	movs	r2, #0
 800469c:	609a      	str	r2, [r3, #8]
  rb->u32_count  = 0;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2200      	movs	r2, #0
 80046a2:	60da      	str	r2, [r3, #12]
}
 80046a4:	bf00      	nop
 80046a6:	3708      	adds	r7, #8
 80046a8:	46bd      	mov	sp, r7
 80046aa:	bd80      	pop	{r7, pc}

080046ac <QUEUE_Reset>:
 *
 * @param rb Pointer to the ring buffer to reset.
 */
void
QUEUE_Reset (ring_buffer_t *rb)
{
 80046ac:	b480      	push	{r7}
 80046ae:	b083      	sub	sp, #12
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]
  rb->u32_in    = 0;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2200      	movs	r2, #0
 80046b8:	605a      	str	r2, [r3, #4]
  rb->u32_out   = 0;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2200      	movs	r2, #0
 80046be:	609a      	str	r2, [r3, #8]
  rb->u32_count = 0;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2200      	movs	r2, #0
 80046c4:	60da      	str	r2, [r3, #12]
}
 80046c6:	bf00      	nop
 80046c8:	370c      	adds	r7, #12
 80046ca:	46bd      	mov	sp, r7
 80046cc:	bc80      	pop	{r7}
 80046ce:	4770      	bx	lr

080046d0 <QUEUE_Is_Empty>:
 * of elements in the ring buffer is 0, indicating that the buffer is empty, and
 * `false` otherwise.
 */
bool
QUEUE_Is_Empty (ring_buffer_t *rb)
{
 80046d0:	b480      	push	{r7}
 80046d2:	b083      	sub	sp, #12
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
  return (rb->u32_count == 0);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	68db      	ldr	r3, [r3, #12]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	bf0c      	ite	eq
 80046e0:	2301      	moveq	r3, #1
 80046e2:	2300      	movne	r3, #0
 80046e4:	b2db      	uxtb	r3, r3
}
 80046e6:	4618      	mov	r0, r3
 80046e8:	370c      	adds	r7, #12
 80046ea:	46bd      	mov	sp, r7
 80046ec:	bc80      	pop	{r7}
 80046ee:	4770      	bx	lr

080046f0 <QUEUE_Is_Full>:
 * `true` or `false`, based on whether the count of elements in the ring buffer
 * `rb` is equal to the predefined size `RING_BUFFER_SIZE`.
 */
bool
QUEUE_Is_Full (ring_buffer_t *rb)
{
 80046f0:	b480      	push	{r7}
 80046f2:	b083      	sub	sp, #12
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
  return (rb->u32_count == (uint32_t)RING_BUFFER_SIZE);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	68db      	ldr	r3, [r3, #12]
 80046fc:	2b80      	cmp	r3, #128	@ 0x80
 80046fe:	bf0c      	ite	eq
 8004700:	2301      	moveq	r3, #1
 8004702:	2300      	movne	r3, #0
 8004704:	b2db      	uxtb	r3, r3
}
 8004706:	4618      	mov	r0, r3
 8004708:	370c      	adds	r7, #12
 800470a:	46bd      	mov	sp, r7
 800470c:	bc80      	pop	{r7}
 800470e:	4770      	bx	lr

08004710 <QUEUE_Push_Data>:
 * represents the data element that needs to be added to the ring buffer. It is
 * of type `char`, which means it can store a single character (1 byte) of data.
 */
void
QUEUE_Push_Data (ring_buffer_t *rb, char element)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b082      	sub	sp, #8
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
 8004718:	460b      	mov	r3, r1
 800471a:	70fb      	strb	r3, [r7, #3]
  if (QUEUE_Is_Full(rb))
 800471c:	6878      	ldr	r0, [r7, #4]
 800471e:	f7ff ffe7 	bl	80046f0 <QUEUE_Is_Full>
 8004722:	4603      	mov	r3, r0
 8004724:	2b00      	cmp	r3, #0
 8004726:	d002      	beq.n	800472e <QUEUE_Push_Data+0x1e>
  {
    QUEUE_Reset(rb);
 8004728:	6878      	ldr	r0, [r7, #4]
 800472a:	f7ff ffbf 	bl	80046ac <QUEUE_Reset>
  }
  *(rb->u8_buffer + rb->u32_in) = element;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681a      	ldr	r2, [r3, #0]
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	685b      	ldr	r3, [r3, #4]
 8004736:	4413      	add	r3, r2
 8004738:	78fa      	ldrb	r2, [r7, #3]
 800473a:	701a      	strb	r2, [r3, #0]

  rb->u32_in = (rb->u32_in + 1) & ((uint32_t)RING_BUFFER_SIZE - 1);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	685b      	ldr	r3, [r3, #4]
 8004740:	3301      	adds	r3, #1
 8004742:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	605a      	str	r2, [r3, #4]
  rb->u32_count++;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	68db      	ldr	r3, [r3, #12]
 800474e:	1c5a      	adds	r2, r3, #1
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	60da      	str	r2, [r3, #12]
}
 8004754:	bf00      	nop
 8004756:	3708      	adds	r7, #8
 8004758:	46bd      	mov	sp, r7
 800475a:	bd80      	pop	{r7, pc}

0800475c <QUEUE_Pull_Data>:
 * @return The function `QUEUE_Pull_Data` is returning a `uint8_t` data value
 * from the ring buffer pointed to by the `rb` parameter.
 */
uint8_t
QUEUE_Pull_Data (ring_buffer_t *rb)
{
 800475c:	b590      	push	{r4, r7, lr}
 800475e:	b083      	sub	sp, #12
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
  if (QUEUE_Is_Empty(rb))
 8004764:	6878      	ldr	r0, [r7, #4]
 8004766:	f7ff ffb3 	bl	80046d0 <QUEUE_Is_Empty>
 800476a:	4603      	mov	r3, r0
 800476c:	2b00      	cmp	r3, #0
 800476e:	d001      	beq.n	8004774 <QUEUE_Pull_Data+0x18>
  {
    return 0xFF;
 8004770:	23ff      	movs	r3, #255	@ 0xff
 8004772:	e013      	b.n	800479c <QUEUE_Pull_Data+0x40>
  }
  register uint8_t data = *(rb->u8_buffer + rb->u32_out);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681a      	ldr	r2, [r3, #0]
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	689b      	ldr	r3, [r3, #8]
 800477c:	4413      	add	r3, r2
 800477e:	781b      	ldrb	r3, [r3, #0]
 8004780:	b2dc      	uxtb	r4, r3

  rb->u32_out = (rb->u32_out + 1) & ((uint32_t)RING_BUFFER_SIZE - 1);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	689b      	ldr	r3, [r3, #8]
 8004786:	3301      	adds	r3, #1
 8004788:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	609a      	str	r2, [r3, #8]
  rb->u32_count--;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	68db      	ldr	r3, [r3, #12]
 8004794:	1e5a      	subs	r2, r3, #1
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	60da      	str	r2, [r3, #12]

  return data;
 800479a:	4623      	mov	r3, r4
}
 800479c:	4618      	mov	r0, r3
 800479e:	370c      	adds	r7, #12
 80047a0:	46bd      	mov	sp, r7
 80047a2:	bd90      	pop	{r4, r7, pc}
 80047a4:	0000      	movs	r0, r0
	...

080047a8 <VCF_Process>:
/**********************
 *    PUBLIC FUNCTIONS
 **********************/
uint32_t
VCF_Process (float voltage)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b084      	sub	sp, #16
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
  float temp = -0.172233513 * voltage + 115.5723622;
 80047b0:	6878      	ldr	r0, [r7, #4]
 80047b2:	f7fb fe43 	bl	800043c <__aeabi_f2d>
 80047b6:	a310      	add	r3, pc, #64	@ (adr r3, 80047f8 <VCF_Process+0x50>)
 80047b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047bc:	f7fb fe96 	bl	80004ec <__aeabi_dmul>
 80047c0:	4602      	mov	r2, r0
 80047c2:	460b      	mov	r3, r1
 80047c4:	4610      	mov	r0, r2
 80047c6:	4619      	mov	r1, r3
 80047c8:	a30d      	add	r3, pc, #52	@ (adr r3, 8004800 <VCF_Process+0x58>)
 80047ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047ce:	f7fb fcd7 	bl	8000180 <__adddf3>
 80047d2:	4602      	mov	r2, r0
 80047d4:	460b      	mov	r3, r1
 80047d6:	4610      	mov	r0, r2
 80047d8:	4619      	mov	r1, r3
 80047da:	f7fc f97f 	bl	8000adc <__aeabi_d2f>
 80047de:	4603      	mov	r3, r0
 80047e0:	60fb      	str	r3, [r7, #12]
  return (uint32_t)temp;
 80047e2:	68f8      	ldr	r0, [r7, #12]
 80047e4:	f7fc fc9e 	bl	8001124 <__aeabi_f2uiz>
 80047e8:	4603      	mov	r3, r0
}
 80047ea:	4618      	mov	r0, r3
 80047ec:	3710      	adds	r7, #16
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bd80      	pop	{r7, pc}
 80047f2:	bf00      	nop
 80047f4:	f3af 8000 	nop.w
 80047f8:	6cce1abc 	.word	0x6cce1abc
 80047fc:	bfc60bbf 	.word	0xbfc60bbf
 8004800:	95109ddd 	.word	0x95109ddd
 8004804:	405ce4a1 	.word	0x405ce4a1

08004808 <SCH_TASK_CreateTask>:
 *         otherwise returns STS_ERROR.
 */
status_t
SCH_TASK_CreateTask (SCH_TASK_HANDLE         *pHandle,
                     SCH_TaskPropertyTypedef *pTaskProperty)
{
 8004808:	b480      	push	{r7}
 800480a:	b085      	sub	sp, #20
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
 8004810:	6039      	str	r1, [r7, #0]
  status_t status
 8004812:	2301      	movs	r3, #1
 8004814:	73fb      	strb	r3, [r7, #15]
      = STS_ERROR; /**< @brief Initialize status to indicate error. */

  /**< @brief Ensure valid parameters are provided */
  if (pHandle && pTaskProperty)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d029      	beq.n	8004870 <SCH_TASK_CreateTask+0x68>
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	2b00      	cmp	r3, #0
 8004820:	d026      	beq.n	8004870 <SCH_TASK_CreateTask+0x68>
  {
    /**< @brief Check if there's room for more tasks */
    if (s_NumOfTaskScheduled < (MAX_TASK - 1))
 8004822:	4b16      	ldr	r3, [pc, #88]	@ (800487c <SCH_TASK_CreateTask+0x74>)
 8004824:	781b      	ldrb	r3, [r3, #0]
 8004826:	2b12      	cmp	r3, #18
 8004828:	d822      	bhi.n	8004870 <SCH_TASK_CreateTask+0x68>
    {
      SCH_TaskContextTypedef *pTaskContext
          = &s_TaskContext[s_NumOfTaskScheduled];
 800482a:	4b14      	ldr	r3, [pc, #80]	@ (800487c <SCH_TASK_CreateTask+0x74>)
 800482c:	781b      	ldrb	r3, [r3, #0]
 800482e:	461a      	mov	r2, r3
      SCH_TaskContextTypedef *pTaskContext
 8004830:	4613      	mov	r3, r2
 8004832:	005b      	lsls	r3, r3, #1
 8004834:	4413      	add	r3, r2
 8004836:	009b      	lsls	r3, r3, #2
 8004838:	4a11      	ldr	r2, [pc, #68]	@ (8004880 <SCH_TASK_CreateTask+0x78>)
 800483a:	4413      	add	r3, r2
 800483c:	60bb      	str	r3, [r7, #8]

      /**< @brief Set task properties in task context */
      pTaskContext->pTaskProperty = pTaskProperty;
 800483e:	68bb      	ldr	r3, [r7, #8]
 8004840:	683a      	ldr	r2, [r7, #0]
 8004842:	609a      	str	r2, [r3, #8]
      pTaskContext->taskFlag      = FALSE;
 8004844:	68bb      	ldr	r3, [r7, #8]
 8004846:	2200      	movs	r2, #0
 8004848:	805a      	strh	r2, [r3, #2]
      pTaskContext->taskTick      = pTaskProperty->taskTick;
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	689a      	ldr	r2, [r3, #8]
 800484e:	68bb      	ldr	r3, [r7, #8]
 8004850:	605a      	str	r2, [r3, #4]
      pTaskContext->taskState     = TASK_StateReady;
 8004852:	68bb      	ldr	r3, [r7, #8]
 8004854:	2201      	movs	r2, #1
 8004856:	701a      	strb	r2, [r3, #0]

      /**< @brief Provide task handle to caller */
      *pHandle = s_NumOfTaskScheduled;
 8004858:	4b08      	ldr	r3, [pc, #32]	@ (800487c <SCH_TASK_CreateTask+0x74>)
 800485a:	781a      	ldrb	r2, [r3, #0]
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	701a      	strb	r2, [r3, #0]

      /**< @brief Increment task count */
      s_NumOfTaskScheduled++;
 8004860:	4b06      	ldr	r3, [pc, #24]	@ (800487c <SCH_TASK_CreateTask+0x74>)
 8004862:	781b      	ldrb	r3, [r3, #0]
 8004864:	3301      	adds	r3, #1
 8004866:	b2da      	uxtb	r2, r3
 8004868:	4b04      	ldr	r3, [pc, #16]	@ (800487c <SCH_TASK_CreateTask+0x74>)
 800486a:	701a      	strb	r2, [r3, #0]

      /**< @brief Task registered successfully */
      status = STS_DONE;
 800486c:	2300      	movs	r3, #0
 800486e:	73fb      	strb	r3, [r7, #15]
    }
  }

  /**< @brief Return the status of the operation. */
  return status;
 8004870:	7bfb      	ldrb	r3, [r7, #15]
}
 8004872:	4618      	mov	r0, r3
 8004874:	3714      	adds	r7, #20
 8004876:	46bd      	mov	sp, r7
 8004878:	bc80      	pop	{r7}
 800487a:	4770      	bx	lr
 800487c:	2000058c 	.word	0x2000058c
 8004880:	2000049c 	.word	0x2000049c

08004884 <SCH_RunSystemTickTimer>:
 * and timer ticks, checks if their periods have elapsed, and updates their
 * flags accordingly. Additionally, it decrements software timers.
 */
void
SCH_RunSystemTickTimer (void)
{
 8004884:	b480      	push	{r7}
 8004886:	b085      	sub	sp, #20
 8004888:	af00      	add	r7, sp, #0
  uint8_t                 timerIndex; /**< @brief Index variable for timers. */
  SCH_TimerContextTypedef
      *pTimerContext; /**< @brief Pointer to timer context. */

  /**< @brief Increment System Tick counter */
  s_SystemTick++;
 800488a:	4b42      	ldr	r3, [pc, #264]	@ (8004994 <SCH_RunSystemTickTimer+0x110>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	3301      	adds	r3, #1
 8004890:	4a40      	ldr	r2, [pc, #256]	@ (8004994 <SCH_RunSystemTickTimer+0x110>)
 8004892:	6013      	str	r3, [r2, #0]

  /**< @brief Check Status of periodic tasks */
  for (taskIndex = 0; taskIndex < s_NumOfTaskScheduled; taskIndex++)
 8004894:	2300      	movs	r3, #0
 8004896:	73fb      	strb	r3, [r7, #15]
 8004898:	e025      	b.n	80048e6 <SCH_RunSystemTickTimer+0x62>
  {
    /**< @brief Get Task Context */
    pTaskContext = &s_TaskContext[taskIndex];
 800489a:	7bfa      	ldrb	r2, [r7, #15]
 800489c:	4613      	mov	r3, r2
 800489e:	005b      	lsls	r3, r3, #1
 80048a0:	4413      	add	r3, r2
 80048a2:	009b      	lsls	r3, r3, #2
 80048a4:	4a3c      	ldr	r2, [pc, #240]	@ (8004998 <SCH_RunSystemTickTimer+0x114>)
 80048a6:	4413      	add	r3, r2
 80048a8:	607b      	str	r3, [r7, #4]

    /**< @brief Check type and State of the task */
    if ((SCH_TASK_SYNC == pTaskContext->pTaskProperty->taskType)
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	689b      	ldr	r3, [r3, #8]
 80048ae:	781b      	ldrb	r3, [r3, #0]
 80048b0:	2b01      	cmp	r3, #1
 80048b2:	d115      	bne.n	80048e0 <SCH_RunSystemTickTimer+0x5c>
        && (TASK_StateReady == pTaskContext->taskState))
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	781b      	ldrb	r3, [r3, #0]
 80048b8:	2b01      	cmp	r3, #1
 80048ba:	d111      	bne.n	80048e0 <SCH_RunSystemTickTimer+0x5c>
    {
      /**< @brief Increment task tick */
      pTaskContext->taskTick += 1;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	685b      	ldr	r3, [r3, #4]
 80048c0:	1c5a      	adds	r2, r3, #1
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	605a      	str	r2, [r3, #4]

      /**< @brief Check if we reached task period */
      if (pTaskContext->taskTick >= pTaskContext->pTaskProperty->taskPeriodInMS)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	687a      	ldr	r2, [r7, #4]
 80048cc:	6892      	ldr	r2, [r2, #8]
 80048ce:	8852      	ldrh	r2, [r2, #2]
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d305      	bcc.n	80048e0 <SCH_RunSystemTickTimer+0x5c>
      {
        /**< @brief Reset Task tick timer */
        pTaskContext->taskTick = RESET;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2200      	movs	r2, #0
 80048d8:	605a      	str	r2, [r3, #4]
        /**< @brief Enable Flag */
        pTaskContext->taskFlag = TRUE;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2201      	movs	r2, #1
 80048de:	805a      	strh	r2, [r3, #2]
  for (taskIndex = 0; taskIndex < s_NumOfTaskScheduled; taskIndex++)
 80048e0:	7bfb      	ldrb	r3, [r7, #15]
 80048e2:	3301      	adds	r3, #1
 80048e4:	73fb      	strb	r3, [r7, #15]
 80048e6:	4b2d      	ldr	r3, [pc, #180]	@ (800499c <SCH_RunSystemTickTimer+0x118>)
 80048e8:	781b      	ldrb	r3, [r3, #0]
 80048ea:	7bfa      	ldrb	r2, [r7, #15]
 80048ec:	429a      	cmp	r2, r3
 80048ee:	d3d4      	bcc.n	800489a <SCH_RunSystemTickTimer+0x16>
      }
    }
  }

  /**< @brief Check Status of timers */
  for (timerIndex = 0; timerIndex < s_NumOfTimers; timerIndex++)
 80048f0:	2300      	movs	r3, #0
 80048f2:	73bb      	strb	r3, [r7, #14]
 80048f4:	e02b      	b.n	800494e <SCH_RunSystemTickTimer+0xca>
  {
    /**< @brief Get Timer Context */
    pTimerContext = &s_TimerContext[timerIndex];
 80048f6:	7bba      	ldrb	r2, [r7, #14]
 80048f8:	4613      	mov	r3, r2
 80048fa:	005b      	lsls	r3, r3, #1
 80048fc:	4413      	add	r3, r2
 80048fe:	009b      	lsls	r3, r3, #2
 8004900:	4a27      	ldr	r2, [pc, #156]	@ (80049a0 <SCH_RunSystemTickTimer+0x11c>)
 8004902:	4413      	add	r3, r2
 8004904:	60bb      	str	r3, [r7, #8]

    /**< @brief Check type and State of the timer */
    if (TIM_StateRun == pTimerContext->timerState)
 8004906:	68bb      	ldr	r3, [r7, #8]
 8004908:	781b      	ldrb	r3, [r3, #0]
 800490a:	2b01      	cmp	r3, #1
 800490c:	d11c      	bne.n	8004948 <SCH_RunSystemTickTimer+0xc4>
    {
      /**< @brief Increment timer tick */
      pTimerContext->timerTick += 1;
 800490e:	68bb      	ldr	r3, [r7, #8]
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	1c5a      	adds	r2, r3, #1
 8004914:	68bb      	ldr	r3, [r7, #8]
 8004916:	605a      	str	r2, [r3, #4]

      /**< @brief Check if we reached timer period */
      if (pTimerContext->timerTick
 8004918:	68bb      	ldr	r3, [r7, #8]
 800491a:	685b      	ldr	r3, [r3, #4]
          >= pTimerContext->pTimerProperty->timerPeriodInMS)
 800491c:	68ba      	ldr	r2, [r7, #8]
 800491e:	6892      	ldr	r2, [r2, #8]
 8004920:	8852      	ldrh	r2, [r2, #2]
      if (pTimerContext->timerTick
 8004922:	4293      	cmp	r3, r2
 8004924:	d310      	bcc.n	8004948 <SCH_RunSystemTickTimer+0xc4>
      {
        /**< @brief Enable Flag */
        pTimerContext->timerFlag = TRUE;
 8004926:	68bb      	ldr	r3, [r7, #8]
 8004928:	2201      	movs	r2, #1
 800492a:	805a      	strh	r2, [r3, #2]
        /**< @brief Reset tick timer */
        pTimerContext->timerTick = RESET;
 800492c:	68bb      	ldr	r3, [r7, #8]
 800492e:	2200      	movs	r2, #0
 8004930:	605a      	str	r2, [r3, #4]
        /**< @brief Check timer type and change the state */
        pTimerContext->timerState
            = (SCH_TIMER_PERIODIC == pTimerContext->pTimerProperty->timerType)
 8004932:	68bb      	ldr	r3, [r7, #8]
 8004934:	689b      	ldr	r3, [r3, #8]
 8004936:	781b      	ldrb	r3, [r3, #0]
                  ? TIM_StateRun
                  : TIM_StateStop;
 8004938:	2b02      	cmp	r3, #2
 800493a:	bf0c      	ite	eq
 800493c:	2301      	moveq	r3, #1
 800493e:	2300      	movne	r3, #0
 8004940:	b2db      	uxtb	r3, r3
 8004942:	461a      	mov	r2, r3
            = (SCH_TIMER_PERIODIC == pTimerContext->pTimerProperty->timerType)
 8004944:	68bb      	ldr	r3, [r7, #8]
 8004946:	701a      	strb	r2, [r3, #0]
  for (timerIndex = 0; timerIndex < s_NumOfTimers; timerIndex++)
 8004948:	7bbb      	ldrb	r3, [r7, #14]
 800494a:	3301      	adds	r3, #1
 800494c:	73bb      	strb	r3, [r7, #14]
 800494e:	4b15      	ldr	r3, [pc, #84]	@ (80049a4 <SCH_RunSystemTickTimer+0x120>)
 8004950:	781b      	ldrb	r3, [r3, #0]
 8004952:	7bba      	ldrb	r2, [r7, #14]
 8004954:	429a      	cmp	r2, r3
 8004956:	d3ce      	bcc.n	80048f6 <SCH_RunSystemTickTimer+0x72>
      }
    }
  }

  /**< @brief Update software timers */
  for (timerIndex = 0; timerIndex < SCH_TIM_LAST; timerIndex++)
 8004958:	2300      	movs	r3, #0
 800495a:	73bb      	strb	r3, [r7, #14]
 800495c:	e010      	b.n	8004980 <SCH_RunSystemTickTimer+0xfc>
  {
    if (s_SoftTimers[timerIndex] > 0)
 800495e:	7bbb      	ldrb	r3, [r7, #14]
 8004960:	4a11      	ldr	r2, [pc, #68]	@ (80049a8 <SCH_RunSystemTickTimer+0x124>)
 8004962:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d007      	beq.n	800497a <SCH_RunSystemTickTimer+0xf6>
    {
      s_SoftTimers[timerIndex]--;
 800496a:	7bbb      	ldrb	r3, [r7, #14]
 800496c:	4a0e      	ldr	r2, [pc, #56]	@ (80049a8 <SCH_RunSystemTickTimer+0x124>)
 800496e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004972:	3a01      	subs	r2, #1
 8004974:	490c      	ldr	r1, [pc, #48]	@ (80049a8 <SCH_RunSystemTickTimer+0x124>)
 8004976:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (timerIndex = 0; timerIndex < SCH_TIM_LAST; timerIndex++)
 800497a:	7bbb      	ldrb	r3, [r7, #14]
 800497c:	3301      	adds	r3, #1
 800497e:	73bb      	strb	r3, [r7, #14]
 8004980:	7bbb      	ldrb	r3, [r7, #14]
 8004982:	2b01      	cmp	r3, #1
 8004984:	d9eb      	bls.n	800495e <SCH_RunSystemTickTimer+0xda>
    }
  }
}
 8004986:	bf00      	nop
 8004988:	bf00      	nop
 800498a:	3714      	adds	r7, #20
 800498c:	46bd      	mov	sp, r7
 800498e:	bc80      	pop	{r7}
 8004990:	4770      	bx	lr
 8004992:	bf00      	nop
 8004994:	20000684 	.word	0x20000684
 8004998:	2000049c 	.word	0x2000049c
 800499c:	2000058c 	.word	0x2000058c
 80049a0:	20000590 	.word	0x20000590
 80049a4:	20000680 	.word	0x20000680
 80049a8:	20000688 	.word	0x20000688

080049ac <SCH_StartScheduler>:
 * the system tick timer or performs any necessary operations to begin the
 * scheduling of tasks and timers.
 */
void
SCH_StartScheduler (void)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	af00      	add	r7, sp, #0
  /**< @brief Scheduler by initiating the system tick timer */
  SCH_START;
 80049b0:	f7fd fabe 	bl	8001f30 <BSP_SYSTICK_TimerStart>
}
 80049b4:	bf00      	nop
 80049b6:	bd80      	pop	{r7, pc}

080049b8 <SCH_HandleScheduledTask>:
 * is set and it is in the ready state, its associated function is called.
 * Similarly, if a timer's flag is set, its callback function is invoked.
 */
void
SCH_HandleScheduledTask (void)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b084      	sub	sp, #16
 80049bc:	af00      	add	r7, sp, #0
  uint8_t                 timerIndex; /**< @brief Index variable for timers. */
  SCH_TimerContextTypedef
      *pTimerContext; /**< @brief Pointer to timer context. */

  /**< @brief Handle scheduled tasks */
  for (taskIndex = 0; taskIndex < s_NumOfTaskScheduled; taskIndex++)
 80049be:	2300      	movs	r3, #0
 80049c0:	73fb      	strb	r3, [r7, #15]
 80049c2:	e01e      	b.n	8004a02 <SCH_HandleScheduledTask+0x4a>
  {
    /**< @brief Get Task Context */
    pTaskContext = &s_TaskContext[taskIndex];
 80049c4:	7bfa      	ldrb	r2, [r7, #15]
 80049c6:	4613      	mov	r3, r2
 80049c8:	005b      	lsls	r3, r3, #1
 80049ca:	4413      	add	r3, r2
 80049cc:	009b      	lsls	r3, r3, #2
 80049ce:	4a23      	ldr	r2, [pc, #140]	@ (8004a5c <SCH_HandleScheduledTask+0xa4>)
 80049d0:	4413      	add	r3, r2
 80049d2:	607b      	str	r3, [r7, #4]

    /**< @brief Check type and State of the task */
    if ((TRUE == pTaskContext->taskFlag)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	885b      	ldrh	r3, [r3, #2]
 80049d8:	2b01      	cmp	r3, #1
 80049da:	d10f      	bne.n	80049fc <SCH_HandleScheduledTask+0x44>
        && (TASK_StateReady == pTaskContext->taskState))
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	781b      	ldrb	r3, [r3, #0]
 80049e0:	2b01      	cmp	r3, #1
 80049e2:	d10b      	bne.n	80049fc <SCH_HandleScheduledTask+0x44>
    {
      pTaskContext->taskFlag = FALSE;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2200      	movs	r2, #0
 80049e8:	805a      	strh	r2, [r3, #2]
      /**< @brief Call task function if defined */
      if (pTaskContext->pTaskProperty->taskFunction)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	689b      	ldr	r3, [r3, #8]
 80049ee:	685b      	ldr	r3, [r3, #4]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d003      	beq.n	80049fc <SCH_HandleScheduledTask+0x44>
      {
        pTaskContext->pTaskProperty->taskFunction();
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	689b      	ldr	r3, [r3, #8]
 80049f8:	685b      	ldr	r3, [r3, #4]
 80049fa:	4798      	blx	r3
  for (taskIndex = 0; taskIndex < s_NumOfTaskScheduled; taskIndex++)
 80049fc:	7bfb      	ldrb	r3, [r7, #15]
 80049fe:	3301      	adds	r3, #1
 8004a00:	73fb      	strb	r3, [r7, #15]
 8004a02:	4b17      	ldr	r3, [pc, #92]	@ (8004a60 <SCH_HandleScheduledTask+0xa8>)
 8004a04:	781b      	ldrb	r3, [r3, #0]
 8004a06:	7bfa      	ldrb	r2, [r7, #15]
 8004a08:	429a      	cmp	r2, r3
 8004a0a:	d3db      	bcc.n	80049c4 <SCH_HandleScheduledTask+0xc>
      }
    }
  }

  /**< @brief Handle scheduled timers */
  for (timerIndex = 0; timerIndex < s_NumOfTimers; timerIndex++)
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	73bb      	strb	r3, [r7, #14]
 8004a10:	e01a      	b.n	8004a48 <SCH_HandleScheduledTask+0x90>
  {
    /**< @brief Get Timer Context */
    pTimerContext = &s_TimerContext[timerIndex];
 8004a12:	7bba      	ldrb	r2, [r7, #14]
 8004a14:	4613      	mov	r3, r2
 8004a16:	005b      	lsls	r3, r3, #1
 8004a18:	4413      	add	r3, r2
 8004a1a:	009b      	lsls	r3, r3, #2
 8004a1c:	4a11      	ldr	r2, [pc, #68]	@ (8004a64 <SCH_HandleScheduledTask+0xac>)
 8004a1e:	4413      	add	r3, r2
 8004a20:	60bb      	str	r3, [r7, #8]

    /**< @brief Check timer flag */
    if (TRUE == pTimerContext->timerFlag)
 8004a22:	68bb      	ldr	r3, [r7, #8]
 8004a24:	885b      	ldrh	r3, [r3, #2]
 8004a26:	2b01      	cmp	r3, #1
 8004a28:	d10b      	bne.n	8004a42 <SCH_HandleScheduledTask+0x8a>
    {
      pTimerContext->timerFlag = FALSE;
 8004a2a:	68bb      	ldr	r3, [r7, #8]
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	805a      	strh	r2, [r3, #2]
      /**< @brief Call timer callback function if defined */
      if (pTimerContext->pTimerProperty->timerCallbackFunction)
 8004a30:	68bb      	ldr	r3, [r7, #8]
 8004a32:	689b      	ldr	r3, [r3, #8]
 8004a34:	685b      	ldr	r3, [r3, #4]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d003      	beq.n	8004a42 <SCH_HandleScheduledTask+0x8a>
      {
        pTimerContext->pTimerProperty->timerCallbackFunction();
 8004a3a:	68bb      	ldr	r3, [r7, #8]
 8004a3c:	689b      	ldr	r3, [r3, #8]
 8004a3e:	685b      	ldr	r3, [r3, #4]
 8004a40:	4798      	blx	r3
  for (timerIndex = 0; timerIndex < s_NumOfTimers; timerIndex++)
 8004a42:	7bbb      	ldrb	r3, [r7, #14]
 8004a44:	3301      	adds	r3, #1
 8004a46:	73bb      	strb	r3, [r7, #14]
 8004a48:	4b07      	ldr	r3, [pc, #28]	@ (8004a68 <SCH_HandleScheduledTask+0xb0>)
 8004a4a:	781b      	ldrb	r3, [r3, #0]
 8004a4c:	7bba      	ldrb	r2, [r7, #14]
 8004a4e:	429a      	cmp	r2, r3
 8004a50:	d3df      	bcc.n	8004a12 <SCH_HandleScheduledTask+0x5a>
      }
    }
  }
}
 8004a52:	bf00      	nop
 8004a54:	bf00      	nop
 8004a56:	3710      	adds	r7, #16
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	bd80      	pop	{r7, pc}
 8004a5c:	2000049c 	.word	0x2000049c
 8004a60:	2000058c 	.word	0x2000058c
 8004a64:	20000590 	.word	0x20000590
 8004a68:	20000680 	.word	0x20000680

08004a6c <atof>:
 8004a6c:	2100      	movs	r1, #0
 8004a6e:	f000 beb3 	b.w	80057d8 <strtod>
	...

08004a74 <malloc>:
 8004a74:	4b02      	ldr	r3, [pc, #8]	@ (8004a80 <malloc+0xc>)
 8004a76:	4601      	mov	r1, r0
 8004a78:	6818      	ldr	r0, [r3, #0]
 8004a7a:	f000 b825 	b.w	8004ac8 <_malloc_r>
 8004a7e:	bf00      	nop
 8004a80:	20000200 	.word	0x20000200

08004a84 <sbrk_aligned>:
 8004a84:	b570      	push	{r4, r5, r6, lr}
 8004a86:	4e0f      	ldr	r6, [pc, #60]	@ (8004ac4 <sbrk_aligned+0x40>)
 8004a88:	460c      	mov	r4, r1
 8004a8a:	6831      	ldr	r1, [r6, #0]
 8004a8c:	4605      	mov	r5, r0
 8004a8e:	b911      	cbnz	r1, 8004a96 <sbrk_aligned+0x12>
 8004a90:	f001 fc82 	bl	8006398 <_sbrk_r>
 8004a94:	6030      	str	r0, [r6, #0]
 8004a96:	4621      	mov	r1, r4
 8004a98:	4628      	mov	r0, r5
 8004a9a:	f001 fc7d 	bl	8006398 <_sbrk_r>
 8004a9e:	1c43      	adds	r3, r0, #1
 8004aa0:	d103      	bne.n	8004aaa <sbrk_aligned+0x26>
 8004aa2:	f04f 34ff 	mov.w	r4, #4294967295
 8004aa6:	4620      	mov	r0, r4
 8004aa8:	bd70      	pop	{r4, r5, r6, pc}
 8004aaa:	1cc4      	adds	r4, r0, #3
 8004aac:	f024 0403 	bic.w	r4, r4, #3
 8004ab0:	42a0      	cmp	r0, r4
 8004ab2:	d0f8      	beq.n	8004aa6 <sbrk_aligned+0x22>
 8004ab4:	1a21      	subs	r1, r4, r0
 8004ab6:	4628      	mov	r0, r5
 8004ab8:	f001 fc6e 	bl	8006398 <_sbrk_r>
 8004abc:	3001      	adds	r0, #1
 8004abe:	d1f2      	bne.n	8004aa6 <sbrk_aligned+0x22>
 8004ac0:	e7ef      	b.n	8004aa2 <sbrk_aligned+0x1e>
 8004ac2:	bf00      	nop
 8004ac4:	20000690 	.word	0x20000690

08004ac8 <_malloc_r>:
 8004ac8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004acc:	1ccd      	adds	r5, r1, #3
 8004ace:	f025 0503 	bic.w	r5, r5, #3
 8004ad2:	3508      	adds	r5, #8
 8004ad4:	2d0c      	cmp	r5, #12
 8004ad6:	bf38      	it	cc
 8004ad8:	250c      	movcc	r5, #12
 8004ada:	2d00      	cmp	r5, #0
 8004adc:	4606      	mov	r6, r0
 8004ade:	db01      	blt.n	8004ae4 <_malloc_r+0x1c>
 8004ae0:	42a9      	cmp	r1, r5
 8004ae2:	d904      	bls.n	8004aee <_malloc_r+0x26>
 8004ae4:	230c      	movs	r3, #12
 8004ae6:	6033      	str	r3, [r6, #0]
 8004ae8:	2000      	movs	r0, #0
 8004aea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004aee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004bc4 <_malloc_r+0xfc>
 8004af2:	f000 f869 	bl	8004bc8 <__malloc_lock>
 8004af6:	f8d8 3000 	ldr.w	r3, [r8]
 8004afa:	461c      	mov	r4, r3
 8004afc:	bb44      	cbnz	r4, 8004b50 <_malloc_r+0x88>
 8004afe:	4629      	mov	r1, r5
 8004b00:	4630      	mov	r0, r6
 8004b02:	f7ff ffbf 	bl	8004a84 <sbrk_aligned>
 8004b06:	1c43      	adds	r3, r0, #1
 8004b08:	4604      	mov	r4, r0
 8004b0a:	d158      	bne.n	8004bbe <_malloc_r+0xf6>
 8004b0c:	f8d8 4000 	ldr.w	r4, [r8]
 8004b10:	4627      	mov	r7, r4
 8004b12:	2f00      	cmp	r7, #0
 8004b14:	d143      	bne.n	8004b9e <_malloc_r+0xd6>
 8004b16:	2c00      	cmp	r4, #0
 8004b18:	d04b      	beq.n	8004bb2 <_malloc_r+0xea>
 8004b1a:	6823      	ldr	r3, [r4, #0]
 8004b1c:	4639      	mov	r1, r7
 8004b1e:	4630      	mov	r0, r6
 8004b20:	eb04 0903 	add.w	r9, r4, r3
 8004b24:	f001 fc38 	bl	8006398 <_sbrk_r>
 8004b28:	4581      	cmp	r9, r0
 8004b2a:	d142      	bne.n	8004bb2 <_malloc_r+0xea>
 8004b2c:	6821      	ldr	r1, [r4, #0]
 8004b2e:	4630      	mov	r0, r6
 8004b30:	1a6d      	subs	r5, r5, r1
 8004b32:	4629      	mov	r1, r5
 8004b34:	f7ff ffa6 	bl	8004a84 <sbrk_aligned>
 8004b38:	3001      	adds	r0, #1
 8004b3a:	d03a      	beq.n	8004bb2 <_malloc_r+0xea>
 8004b3c:	6823      	ldr	r3, [r4, #0]
 8004b3e:	442b      	add	r3, r5
 8004b40:	6023      	str	r3, [r4, #0]
 8004b42:	f8d8 3000 	ldr.w	r3, [r8]
 8004b46:	685a      	ldr	r2, [r3, #4]
 8004b48:	bb62      	cbnz	r2, 8004ba4 <_malloc_r+0xdc>
 8004b4a:	f8c8 7000 	str.w	r7, [r8]
 8004b4e:	e00f      	b.n	8004b70 <_malloc_r+0xa8>
 8004b50:	6822      	ldr	r2, [r4, #0]
 8004b52:	1b52      	subs	r2, r2, r5
 8004b54:	d420      	bmi.n	8004b98 <_malloc_r+0xd0>
 8004b56:	2a0b      	cmp	r2, #11
 8004b58:	d917      	bls.n	8004b8a <_malloc_r+0xc2>
 8004b5a:	1961      	adds	r1, r4, r5
 8004b5c:	42a3      	cmp	r3, r4
 8004b5e:	6025      	str	r5, [r4, #0]
 8004b60:	bf18      	it	ne
 8004b62:	6059      	strne	r1, [r3, #4]
 8004b64:	6863      	ldr	r3, [r4, #4]
 8004b66:	bf08      	it	eq
 8004b68:	f8c8 1000 	streq.w	r1, [r8]
 8004b6c:	5162      	str	r2, [r4, r5]
 8004b6e:	604b      	str	r3, [r1, #4]
 8004b70:	4630      	mov	r0, r6
 8004b72:	f000 f82f 	bl	8004bd4 <__malloc_unlock>
 8004b76:	f104 000b 	add.w	r0, r4, #11
 8004b7a:	1d23      	adds	r3, r4, #4
 8004b7c:	f020 0007 	bic.w	r0, r0, #7
 8004b80:	1ac2      	subs	r2, r0, r3
 8004b82:	bf1c      	itt	ne
 8004b84:	1a1b      	subne	r3, r3, r0
 8004b86:	50a3      	strne	r3, [r4, r2]
 8004b88:	e7af      	b.n	8004aea <_malloc_r+0x22>
 8004b8a:	6862      	ldr	r2, [r4, #4]
 8004b8c:	42a3      	cmp	r3, r4
 8004b8e:	bf0c      	ite	eq
 8004b90:	f8c8 2000 	streq.w	r2, [r8]
 8004b94:	605a      	strne	r2, [r3, #4]
 8004b96:	e7eb      	b.n	8004b70 <_malloc_r+0xa8>
 8004b98:	4623      	mov	r3, r4
 8004b9a:	6864      	ldr	r4, [r4, #4]
 8004b9c:	e7ae      	b.n	8004afc <_malloc_r+0x34>
 8004b9e:	463c      	mov	r4, r7
 8004ba0:	687f      	ldr	r7, [r7, #4]
 8004ba2:	e7b6      	b.n	8004b12 <_malloc_r+0x4a>
 8004ba4:	461a      	mov	r2, r3
 8004ba6:	685b      	ldr	r3, [r3, #4]
 8004ba8:	42a3      	cmp	r3, r4
 8004baa:	d1fb      	bne.n	8004ba4 <_malloc_r+0xdc>
 8004bac:	2300      	movs	r3, #0
 8004bae:	6053      	str	r3, [r2, #4]
 8004bb0:	e7de      	b.n	8004b70 <_malloc_r+0xa8>
 8004bb2:	230c      	movs	r3, #12
 8004bb4:	4630      	mov	r0, r6
 8004bb6:	6033      	str	r3, [r6, #0]
 8004bb8:	f000 f80c 	bl	8004bd4 <__malloc_unlock>
 8004bbc:	e794      	b.n	8004ae8 <_malloc_r+0x20>
 8004bbe:	6005      	str	r5, [r0, #0]
 8004bc0:	e7d6      	b.n	8004b70 <_malloc_r+0xa8>
 8004bc2:	bf00      	nop
 8004bc4:	20000694 	.word	0x20000694

08004bc8 <__malloc_lock>:
 8004bc8:	4801      	ldr	r0, [pc, #4]	@ (8004bd0 <__malloc_lock+0x8>)
 8004bca:	f001 bc32 	b.w	8006432 <__retarget_lock_acquire_recursive>
 8004bce:	bf00      	nop
 8004bd0:	200007d8 	.word	0x200007d8

08004bd4 <__malloc_unlock>:
 8004bd4:	4801      	ldr	r0, [pc, #4]	@ (8004bdc <__malloc_unlock+0x8>)
 8004bd6:	f001 bc2d 	b.w	8006434 <__retarget_lock_release_recursive>
 8004bda:	bf00      	nop
 8004bdc:	200007d8 	.word	0x200007d8

08004be0 <sulp>:
 8004be0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004be4:	460f      	mov	r7, r1
 8004be6:	4690      	mov	r8, r2
 8004be8:	f003 f9a0 	bl	8007f2c <__ulp>
 8004bec:	4604      	mov	r4, r0
 8004bee:	460d      	mov	r5, r1
 8004bf0:	f1b8 0f00 	cmp.w	r8, #0
 8004bf4:	d011      	beq.n	8004c1a <sulp+0x3a>
 8004bf6:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8004bfa:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	dd0b      	ble.n	8004c1a <sulp+0x3a>
 8004c02:	2400      	movs	r4, #0
 8004c04:	051b      	lsls	r3, r3, #20
 8004c06:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8004c0a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8004c0e:	4622      	mov	r2, r4
 8004c10:	462b      	mov	r3, r5
 8004c12:	f7fb fc6b 	bl	80004ec <__aeabi_dmul>
 8004c16:	4604      	mov	r4, r0
 8004c18:	460d      	mov	r5, r1
 8004c1a:	4620      	mov	r0, r4
 8004c1c:	4629      	mov	r1, r5
 8004c1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004c22:	0000      	movs	r0, r0
 8004c24:	0000      	movs	r0, r0
	...

08004c28 <_strtod_l>:
 8004c28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c2c:	b09f      	sub	sp, #124	@ 0x7c
 8004c2e:	9217      	str	r2, [sp, #92]	@ 0x5c
 8004c30:	2200      	movs	r2, #0
 8004c32:	460c      	mov	r4, r1
 8004c34:	921a      	str	r2, [sp, #104]	@ 0x68
 8004c36:	f04f 0a00 	mov.w	sl, #0
 8004c3a:	f04f 0b00 	mov.w	fp, #0
 8004c3e:	460a      	mov	r2, r1
 8004c40:	9005      	str	r0, [sp, #20]
 8004c42:	9219      	str	r2, [sp, #100]	@ 0x64
 8004c44:	7811      	ldrb	r1, [r2, #0]
 8004c46:	292b      	cmp	r1, #43	@ 0x2b
 8004c48:	d048      	beq.n	8004cdc <_strtod_l+0xb4>
 8004c4a:	d836      	bhi.n	8004cba <_strtod_l+0x92>
 8004c4c:	290d      	cmp	r1, #13
 8004c4e:	d830      	bhi.n	8004cb2 <_strtod_l+0x8a>
 8004c50:	2908      	cmp	r1, #8
 8004c52:	d830      	bhi.n	8004cb6 <_strtod_l+0x8e>
 8004c54:	2900      	cmp	r1, #0
 8004c56:	d039      	beq.n	8004ccc <_strtod_l+0xa4>
 8004c58:	2200      	movs	r2, #0
 8004c5a:	920b      	str	r2, [sp, #44]	@ 0x2c
 8004c5c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8004c5e:	782a      	ldrb	r2, [r5, #0]
 8004c60:	2a30      	cmp	r2, #48	@ 0x30
 8004c62:	f040 80b1 	bne.w	8004dc8 <_strtod_l+0x1a0>
 8004c66:	786a      	ldrb	r2, [r5, #1]
 8004c68:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8004c6c:	2a58      	cmp	r2, #88	@ 0x58
 8004c6e:	d16c      	bne.n	8004d4a <_strtod_l+0x122>
 8004c70:	9302      	str	r3, [sp, #8]
 8004c72:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004c74:	4a8e      	ldr	r2, [pc, #568]	@ (8004eb0 <_strtod_l+0x288>)
 8004c76:	9301      	str	r3, [sp, #4]
 8004c78:	ab1a      	add	r3, sp, #104	@ 0x68
 8004c7a:	9300      	str	r3, [sp, #0]
 8004c7c:	9805      	ldr	r0, [sp, #20]
 8004c7e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8004c80:	a919      	add	r1, sp, #100	@ 0x64
 8004c82:	f002 fafd 	bl	8007280 <__gethex>
 8004c86:	f010 060f 	ands.w	r6, r0, #15
 8004c8a:	4604      	mov	r4, r0
 8004c8c:	d005      	beq.n	8004c9a <_strtod_l+0x72>
 8004c8e:	2e06      	cmp	r6, #6
 8004c90:	d126      	bne.n	8004ce0 <_strtod_l+0xb8>
 8004c92:	2300      	movs	r3, #0
 8004c94:	3501      	adds	r5, #1
 8004c96:	9519      	str	r5, [sp, #100]	@ 0x64
 8004c98:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004c9a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	f040 8584 	bne.w	80057aa <_strtod_l+0xb82>
 8004ca2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004ca4:	b1bb      	cbz	r3, 8004cd6 <_strtod_l+0xae>
 8004ca6:	4650      	mov	r0, sl
 8004ca8:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 8004cac:	b01f      	add	sp, #124	@ 0x7c
 8004cae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004cb2:	2920      	cmp	r1, #32
 8004cb4:	d1d0      	bne.n	8004c58 <_strtod_l+0x30>
 8004cb6:	3201      	adds	r2, #1
 8004cb8:	e7c3      	b.n	8004c42 <_strtod_l+0x1a>
 8004cba:	292d      	cmp	r1, #45	@ 0x2d
 8004cbc:	d1cc      	bne.n	8004c58 <_strtod_l+0x30>
 8004cbe:	2101      	movs	r1, #1
 8004cc0:	910b      	str	r1, [sp, #44]	@ 0x2c
 8004cc2:	1c51      	adds	r1, r2, #1
 8004cc4:	9119      	str	r1, [sp, #100]	@ 0x64
 8004cc6:	7852      	ldrb	r2, [r2, #1]
 8004cc8:	2a00      	cmp	r2, #0
 8004cca:	d1c7      	bne.n	8004c5c <_strtod_l+0x34>
 8004ccc:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8004cce:	9419      	str	r4, [sp, #100]	@ 0x64
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	f040 8568 	bne.w	80057a6 <_strtod_l+0xb7e>
 8004cd6:	4650      	mov	r0, sl
 8004cd8:	4659      	mov	r1, fp
 8004cda:	e7e7      	b.n	8004cac <_strtod_l+0x84>
 8004cdc:	2100      	movs	r1, #0
 8004cde:	e7ef      	b.n	8004cc0 <_strtod_l+0x98>
 8004ce0:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8004ce2:	b13a      	cbz	r2, 8004cf4 <_strtod_l+0xcc>
 8004ce4:	2135      	movs	r1, #53	@ 0x35
 8004ce6:	a81c      	add	r0, sp, #112	@ 0x70
 8004ce8:	f003 fa10 	bl	800810c <__copybits>
 8004cec:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8004cee:	9805      	ldr	r0, [sp, #20]
 8004cf0:	f002 fdea 	bl	80078c8 <_Bfree>
 8004cf4:	3e01      	subs	r6, #1
 8004cf6:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8004cf8:	2e04      	cmp	r6, #4
 8004cfa:	d806      	bhi.n	8004d0a <_strtod_l+0xe2>
 8004cfc:	e8df f006 	tbb	[pc, r6]
 8004d00:	201d0314 	.word	0x201d0314
 8004d04:	14          	.byte	0x14
 8004d05:	00          	.byte	0x00
 8004d06:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8004d0a:	05e1      	lsls	r1, r4, #23
 8004d0c:	bf48      	it	mi
 8004d0e:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8004d12:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8004d16:	0d1b      	lsrs	r3, r3, #20
 8004d18:	051b      	lsls	r3, r3, #20
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d1bd      	bne.n	8004c9a <_strtod_l+0x72>
 8004d1e:	f001 fb5d 	bl	80063dc <__errno>
 8004d22:	2322      	movs	r3, #34	@ 0x22
 8004d24:	6003      	str	r3, [r0, #0]
 8004d26:	e7b8      	b.n	8004c9a <_strtod_l+0x72>
 8004d28:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8004d2c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8004d30:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004d34:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8004d38:	e7e7      	b.n	8004d0a <_strtod_l+0xe2>
 8004d3a:	f8df b178 	ldr.w	fp, [pc, #376]	@ 8004eb4 <_strtod_l+0x28c>
 8004d3e:	e7e4      	b.n	8004d0a <_strtod_l+0xe2>
 8004d40:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8004d44:	f04f 3aff 	mov.w	sl, #4294967295
 8004d48:	e7df      	b.n	8004d0a <_strtod_l+0xe2>
 8004d4a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004d4c:	1c5a      	adds	r2, r3, #1
 8004d4e:	9219      	str	r2, [sp, #100]	@ 0x64
 8004d50:	785b      	ldrb	r3, [r3, #1]
 8004d52:	2b30      	cmp	r3, #48	@ 0x30
 8004d54:	d0f9      	beq.n	8004d4a <_strtod_l+0x122>
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d09f      	beq.n	8004c9a <_strtod_l+0x72>
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8004d5e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004d60:	220a      	movs	r2, #10
 8004d62:	930c      	str	r3, [sp, #48]	@ 0x30
 8004d64:	2300      	movs	r3, #0
 8004d66:	461f      	mov	r7, r3
 8004d68:	9308      	str	r3, [sp, #32]
 8004d6a:	930a      	str	r3, [sp, #40]	@ 0x28
 8004d6c:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8004d6e:	7805      	ldrb	r5, [r0, #0]
 8004d70:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8004d74:	b2d9      	uxtb	r1, r3
 8004d76:	2909      	cmp	r1, #9
 8004d78:	d928      	bls.n	8004dcc <_strtod_l+0x1a4>
 8004d7a:	2201      	movs	r2, #1
 8004d7c:	494e      	ldr	r1, [pc, #312]	@ (8004eb8 <_strtod_l+0x290>)
 8004d7e:	f001 fac0 	bl	8006302 <strncmp>
 8004d82:	2800      	cmp	r0, #0
 8004d84:	d032      	beq.n	8004dec <_strtod_l+0x1c4>
 8004d86:	2000      	movs	r0, #0
 8004d88:	462a      	mov	r2, r5
 8004d8a:	4681      	mov	r9, r0
 8004d8c:	463d      	mov	r5, r7
 8004d8e:	4603      	mov	r3, r0
 8004d90:	2a65      	cmp	r2, #101	@ 0x65
 8004d92:	d001      	beq.n	8004d98 <_strtod_l+0x170>
 8004d94:	2a45      	cmp	r2, #69	@ 0x45
 8004d96:	d114      	bne.n	8004dc2 <_strtod_l+0x19a>
 8004d98:	b91d      	cbnz	r5, 8004da2 <_strtod_l+0x17a>
 8004d9a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004d9c:	4302      	orrs	r2, r0
 8004d9e:	d095      	beq.n	8004ccc <_strtod_l+0xa4>
 8004da0:	2500      	movs	r5, #0
 8004da2:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8004da4:	1c62      	adds	r2, r4, #1
 8004da6:	9219      	str	r2, [sp, #100]	@ 0x64
 8004da8:	7862      	ldrb	r2, [r4, #1]
 8004daa:	2a2b      	cmp	r2, #43	@ 0x2b
 8004dac:	d077      	beq.n	8004e9e <_strtod_l+0x276>
 8004dae:	2a2d      	cmp	r2, #45	@ 0x2d
 8004db0:	d07b      	beq.n	8004eaa <_strtod_l+0x282>
 8004db2:	f04f 0c00 	mov.w	ip, #0
 8004db6:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8004dba:	2909      	cmp	r1, #9
 8004dbc:	f240 8082 	bls.w	8004ec4 <_strtod_l+0x29c>
 8004dc0:	9419      	str	r4, [sp, #100]	@ 0x64
 8004dc2:	f04f 0800 	mov.w	r8, #0
 8004dc6:	e0a2      	b.n	8004f0e <_strtod_l+0x2e6>
 8004dc8:	2300      	movs	r3, #0
 8004dca:	e7c7      	b.n	8004d5c <_strtod_l+0x134>
 8004dcc:	2f08      	cmp	r7, #8
 8004dce:	bfd5      	itete	le
 8004dd0:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8004dd2:	9908      	ldrgt	r1, [sp, #32]
 8004dd4:	fb02 3301 	mlale	r3, r2, r1, r3
 8004dd8:	fb02 3301 	mlagt	r3, r2, r1, r3
 8004ddc:	f100 0001 	add.w	r0, r0, #1
 8004de0:	bfd4      	ite	le
 8004de2:	930a      	strle	r3, [sp, #40]	@ 0x28
 8004de4:	9308      	strgt	r3, [sp, #32]
 8004de6:	3701      	adds	r7, #1
 8004de8:	9019      	str	r0, [sp, #100]	@ 0x64
 8004dea:	e7bf      	b.n	8004d6c <_strtod_l+0x144>
 8004dec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004dee:	1c5a      	adds	r2, r3, #1
 8004df0:	9219      	str	r2, [sp, #100]	@ 0x64
 8004df2:	785a      	ldrb	r2, [r3, #1]
 8004df4:	b37f      	cbz	r7, 8004e56 <_strtod_l+0x22e>
 8004df6:	4681      	mov	r9, r0
 8004df8:	463d      	mov	r5, r7
 8004dfa:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8004dfe:	2b09      	cmp	r3, #9
 8004e00:	d912      	bls.n	8004e28 <_strtod_l+0x200>
 8004e02:	2301      	movs	r3, #1
 8004e04:	e7c4      	b.n	8004d90 <_strtod_l+0x168>
 8004e06:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004e08:	3001      	adds	r0, #1
 8004e0a:	1c5a      	adds	r2, r3, #1
 8004e0c:	9219      	str	r2, [sp, #100]	@ 0x64
 8004e0e:	785a      	ldrb	r2, [r3, #1]
 8004e10:	2a30      	cmp	r2, #48	@ 0x30
 8004e12:	d0f8      	beq.n	8004e06 <_strtod_l+0x1de>
 8004e14:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8004e18:	2b08      	cmp	r3, #8
 8004e1a:	f200 84cb 	bhi.w	80057b4 <_strtod_l+0xb8c>
 8004e1e:	4681      	mov	r9, r0
 8004e20:	2000      	movs	r0, #0
 8004e22:	4605      	mov	r5, r0
 8004e24:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004e26:	930c      	str	r3, [sp, #48]	@ 0x30
 8004e28:	3a30      	subs	r2, #48	@ 0x30
 8004e2a:	f100 0301 	add.w	r3, r0, #1
 8004e2e:	d02a      	beq.n	8004e86 <_strtod_l+0x25e>
 8004e30:	4499      	add	r9, r3
 8004e32:	210a      	movs	r1, #10
 8004e34:	462b      	mov	r3, r5
 8004e36:	eb00 0c05 	add.w	ip, r0, r5
 8004e3a:	4563      	cmp	r3, ip
 8004e3c:	d10d      	bne.n	8004e5a <_strtod_l+0x232>
 8004e3e:	1c69      	adds	r1, r5, #1
 8004e40:	4401      	add	r1, r0
 8004e42:	4428      	add	r0, r5
 8004e44:	2808      	cmp	r0, #8
 8004e46:	dc16      	bgt.n	8004e76 <_strtod_l+0x24e>
 8004e48:	230a      	movs	r3, #10
 8004e4a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8004e4c:	fb03 2300 	mla	r3, r3, r0, r2
 8004e50:	930a      	str	r3, [sp, #40]	@ 0x28
 8004e52:	2300      	movs	r3, #0
 8004e54:	e018      	b.n	8004e88 <_strtod_l+0x260>
 8004e56:	4638      	mov	r0, r7
 8004e58:	e7da      	b.n	8004e10 <_strtod_l+0x1e8>
 8004e5a:	2b08      	cmp	r3, #8
 8004e5c:	f103 0301 	add.w	r3, r3, #1
 8004e60:	dc03      	bgt.n	8004e6a <_strtod_l+0x242>
 8004e62:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8004e64:	434e      	muls	r6, r1
 8004e66:	960a      	str	r6, [sp, #40]	@ 0x28
 8004e68:	e7e7      	b.n	8004e3a <_strtod_l+0x212>
 8004e6a:	2b10      	cmp	r3, #16
 8004e6c:	bfde      	ittt	le
 8004e6e:	9e08      	ldrle	r6, [sp, #32]
 8004e70:	434e      	mulle	r6, r1
 8004e72:	9608      	strle	r6, [sp, #32]
 8004e74:	e7e1      	b.n	8004e3a <_strtod_l+0x212>
 8004e76:	280f      	cmp	r0, #15
 8004e78:	dceb      	bgt.n	8004e52 <_strtod_l+0x22a>
 8004e7a:	230a      	movs	r3, #10
 8004e7c:	9808      	ldr	r0, [sp, #32]
 8004e7e:	fb03 2300 	mla	r3, r3, r0, r2
 8004e82:	9308      	str	r3, [sp, #32]
 8004e84:	e7e5      	b.n	8004e52 <_strtod_l+0x22a>
 8004e86:	4629      	mov	r1, r5
 8004e88:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8004e8a:	460d      	mov	r5, r1
 8004e8c:	1c50      	adds	r0, r2, #1
 8004e8e:	9019      	str	r0, [sp, #100]	@ 0x64
 8004e90:	7852      	ldrb	r2, [r2, #1]
 8004e92:	4618      	mov	r0, r3
 8004e94:	e7b1      	b.n	8004dfa <_strtod_l+0x1d2>
 8004e96:	f04f 0900 	mov.w	r9, #0
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	e77d      	b.n	8004d9a <_strtod_l+0x172>
 8004e9e:	f04f 0c00 	mov.w	ip, #0
 8004ea2:	1ca2      	adds	r2, r4, #2
 8004ea4:	9219      	str	r2, [sp, #100]	@ 0x64
 8004ea6:	78a2      	ldrb	r2, [r4, #2]
 8004ea8:	e785      	b.n	8004db6 <_strtod_l+0x18e>
 8004eaa:	f04f 0c01 	mov.w	ip, #1
 8004eae:	e7f8      	b.n	8004ea2 <_strtod_l+0x27a>
 8004eb0:	0800969c 	.word	0x0800969c
 8004eb4:	7ff00000 	.word	0x7ff00000
 8004eb8:	08009684 	.word	0x08009684
 8004ebc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8004ebe:	1c51      	adds	r1, r2, #1
 8004ec0:	9119      	str	r1, [sp, #100]	@ 0x64
 8004ec2:	7852      	ldrb	r2, [r2, #1]
 8004ec4:	2a30      	cmp	r2, #48	@ 0x30
 8004ec6:	d0f9      	beq.n	8004ebc <_strtod_l+0x294>
 8004ec8:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8004ecc:	2908      	cmp	r1, #8
 8004ece:	f63f af78 	bhi.w	8004dc2 <_strtod_l+0x19a>
 8004ed2:	f04f 080a 	mov.w	r8, #10
 8004ed6:	3a30      	subs	r2, #48	@ 0x30
 8004ed8:	920e      	str	r2, [sp, #56]	@ 0x38
 8004eda:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8004edc:	920f      	str	r2, [sp, #60]	@ 0x3c
 8004ede:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8004ee0:	1c56      	adds	r6, r2, #1
 8004ee2:	9619      	str	r6, [sp, #100]	@ 0x64
 8004ee4:	7852      	ldrb	r2, [r2, #1]
 8004ee6:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8004eea:	f1be 0f09 	cmp.w	lr, #9
 8004eee:	d939      	bls.n	8004f64 <_strtod_l+0x33c>
 8004ef0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004ef2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8004ef6:	1a76      	subs	r6, r6, r1
 8004ef8:	2e08      	cmp	r6, #8
 8004efa:	dc03      	bgt.n	8004f04 <_strtod_l+0x2dc>
 8004efc:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8004efe:	4588      	cmp	r8, r1
 8004f00:	bfa8      	it	ge
 8004f02:	4688      	movge	r8, r1
 8004f04:	f1bc 0f00 	cmp.w	ip, #0
 8004f08:	d001      	beq.n	8004f0e <_strtod_l+0x2e6>
 8004f0a:	f1c8 0800 	rsb	r8, r8, #0
 8004f0e:	2d00      	cmp	r5, #0
 8004f10:	d14e      	bne.n	8004fb0 <_strtod_l+0x388>
 8004f12:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004f14:	4308      	orrs	r0, r1
 8004f16:	f47f aec0 	bne.w	8004c9a <_strtod_l+0x72>
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	f47f aed6 	bne.w	8004ccc <_strtod_l+0xa4>
 8004f20:	2a69      	cmp	r2, #105	@ 0x69
 8004f22:	d028      	beq.n	8004f76 <_strtod_l+0x34e>
 8004f24:	dc25      	bgt.n	8004f72 <_strtod_l+0x34a>
 8004f26:	2a49      	cmp	r2, #73	@ 0x49
 8004f28:	d025      	beq.n	8004f76 <_strtod_l+0x34e>
 8004f2a:	2a4e      	cmp	r2, #78	@ 0x4e
 8004f2c:	f47f aece 	bne.w	8004ccc <_strtod_l+0xa4>
 8004f30:	499a      	ldr	r1, [pc, #616]	@ (800519c <_strtod_l+0x574>)
 8004f32:	a819      	add	r0, sp, #100	@ 0x64
 8004f34:	f002 fbc6 	bl	80076c4 <__match>
 8004f38:	2800      	cmp	r0, #0
 8004f3a:	f43f aec7 	beq.w	8004ccc <_strtod_l+0xa4>
 8004f3e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004f40:	781b      	ldrb	r3, [r3, #0]
 8004f42:	2b28      	cmp	r3, #40	@ 0x28
 8004f44:	d12e      	bne.n	8004fa4 <_strtod_l+0x37c>
 8004f46:	4996      	ldr	r1, [pc, #600]	@ (80051a0 <_strtod_l+0x578>)
 8004f48:	aa1c      	add	r2, sp, #112	@ 0x70
 8004f4a:	a819      	add	r0, sp, #100	@ 0x64
 8004f4c:	f002 fbce 	bl	80076ec <__hexnan>
 8004f50:	2805      	cmp	r0, #5
 8004f52:	d127      	bne.n	8004fa4 <_strtod_l+0x37c>
 8004f54:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8004f56:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8004f5a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8004f5e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8004f62:	e69a      	b.n	8004c9a <_strtod_l+0x72>
 8004f64:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8004f66:	fb08 2101 	mla	r1, r8, r1, r2
 8004f6a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8004f6e:	920e      	str	r2, [sp, #56]	@ 0x38
 8004f70:	e7b5      	b.n	8004ede <_strtod_l+0x2b6>
 8004f72:	2a6e      	cmp	r2, #110	@ 0x6e
 8004f74:	e7da      	b.n	8004f2c <_strtod_l+0x304>
 8004f76:	498b      	ldr	r1, [pc, #556]	@ (80051a4 <_strtod_l+0x57c>)
 8004f78:	a819      	add	r0, sp, #100	@ 0x64
 8004f7a:	f002 fba3 	bl	80076c4 <__match>
 8004f7e:	2800      	cmp	r0, #0
 8004f80:	f43f aea4 	beq.w	8004ccc <_strtod_l+0xa4>
 8004f84:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004f86:	4988      	ldr	r1, [pc, #544]	@ (80051a8 <_strtod_l+0x580>)
 8004f88:	3b01      	subs	r3, #1
 8004f8a:	a819      	add	r0, sp, #100	@ 0x64
 8004f8c:	9319      	str	r3, [sp, #100]	@ 0x64
 8004f8e:	f002 fb99 	bl	80076c4 <__match>
 8004f92:	b910      	cbnz	r0, 8004f9a <_strtod_l+0x372>
 8004f94:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004f96:	3301      	adds	r3, #1
 8004f98:	9319      	str	r3, [sp, #100]	@ 0x64
 8004f9a:	f04f 0a00 	mov.w	sl, #0
 8004f9e:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 80051ac <_strtod_l+0x584>
 8004fa2:	e67a      	b.n	8004c9a <_strtod_l+0x72>
 8004fa4:	4882      	ldr	r0, [pc, #520]	@ (80051b0 <_strtod_l+0x588>)
 8004fa6:	f001 fa63 	bl	8006470 <nan>
 8004faa:	4682      	mov	sl, r0
 8004fac:	468b      	mov	fp, r1
 8004fae:	e674      	b.n	8004c9a <_strtod_l+0x72>
 8004fb0:	eba8 0309 	sub.w	r3, r8, r9
 8004fb4:	2f00      	cmp	r7, #0
 8004fb6:	bf08      	it	eq
 8004fb8:	462f      	moveq	r7, r5
 8004fba:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8004fbc:	2d10      	cmp	r5, #16
 8004fbe:	462c      	mov	r4, r5
 8004fc0:	9309      	str	r3, [sp, #36]	@ 0x24
 8004fc2:	bfa8      	it	ge
 8004fc4:	2410      	movge	r4, #16
 8004fc6:	f7fb fa17 	bl	80003f8 <__aeabi_ui2d>
 8004fca:	2d09      	cmp	r5, #9
 8004fcc:	4682      	mov	sl, r0
 8004fce:	468b      	mov	fp, r1
 8004fd0:	dc11      	bgt.n	8004ff6 <_strtod_l+0x3ce>
 8004fd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	f43f ae60 	beq.w	8004c9a <_strtod_l+0x72>
 8004fda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004fdc:	dd76      	ble.n	80050cc <_strtod_l+0x4a4>
 8004fde:	2b16      	cmp	r3, #22
 8004fe0:	dc5d      	bgt.n	800509e <_strtod_l+0x476>
 8004fe2:	4974      	ldr	r1, [pc, #464]	@ (80051b4 <_strtod_l+0x58c>)
 8004fe4:	4652      	mov	r2, sl
 8004fe6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8004fea:	465b      	mov	r3, fp
 8004fec:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004ff0:	f7fb fa7c 	bl	80004ec <__aeabi_dmul>
 8004ff4:	e7d9      	b.n	8004faa <_strtod_l+0x382>
 8004ff6:	4b6f      	ldr	r3, [pc, #444]	@ (80051b4 <_strtod_l+0x58c>)
 8004ff8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004ffc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8005000:	f7fb fa74 	bl	80004ec <__aeabi_dmul>
 8005004:	4682      	mov	sl, r0
 8005006:	9808      	ldr	r0, [sp, #32]
 8005008:	468b      	mov	fp, r1
 800500a:	f7fb f9f5 	bl	80003f8 <__aeabi_ui2d>
 800500e:	4602      	mov	r2, r0
 8005010:	460b      	mov	r3, r1
 8005012:	4650      	mov	r0, sl
 8005014:	4659      	mov	r1, fp
 8005016:	f7fb f8b3 	bl	8000180 <__adddf3>
 800501a:	2d0f      	cmp	r5, #15
 800501c:	4682      	mov	sl, r0
 800501e:	468b      	mov	fp, r1
 8005020:	ddd7      	ble.n	8004fd2 <_strtod_l+0x3aa>
 8005022:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005024:	1b2c      	subs	r4, r5, r4
 8005026:	441c      	add	r4, r3
 8005028:	2c00      	cmp	r4, #0
 800502a:	f340 8096 	ble.w	800515a <_strtod_l+0x532>
 800502e:	f014 030f 	ands.w	r3, r4, #15
 8005032:	d00a      	beq.n	800504a <_strtod_l+0x422>
 8005034:	495f      	ldr	r1, [pc, #380]	@ (80051b4 <_strtod_l+0x58c>)
 8005036:	4652      	mov	r2, sl
 8005038:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800503c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005040:	465b      	mov	r3, fp
 8005042:	f7fb fa53 	bl	80004ec <__aeabi_dmul>
 8005046:	4682      	mov	sl, r0
 8005048:	468b      	mov	fp, r1
 800504a:	f034 040f 	bics.w	r4, r4, #15
 800504e:	d073      	beq.n	8005138 <_strtod_l+0x510>
 8005050:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8005054:	dd48      	ble.n	80050e8 <_strtod_l+0x4c0>
 8005056:	2400      	movs	r4, #0
 8005058:	46a0      	mov	r8, r4
 800505a:	46a1      	mov	r9, r4
 800505c:	940a      	str	r4, [sp, #40]	@ 0x28
 800505e:	2322      	movs	r3, #34	@ 0x22
 8005060:	f04f 0a00 	mov.w	sl, #0
 8005064:	9a05      	ldr	r2, [sp, #20]
 8005066:	f8df b144 	ldr.w	fp, [pc, #324]	@ 80051ac <_strtod_l+0x584>
 800506a:	6013      	str	r3, [r2, #0]
 800506c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800506e:	2b00      	cmp	r3, #0
 8005070:	f43f ae13 	beq.w	8004c9a <_strtod_l+0x72>
 8005074:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005076:	9805      	ldr	r0, [sp, #20]
 8005078:	f002 fc26 	bl	80078c8 <_Bfree>
 800507c:	4649      	mov	r1, r9
 800507e:	9805      	ldr	r0, [sp, #20]
 8005080:	f002 fc22 	bl	80078c8 <_Bfree>
 8005084:	4641      	mov	r1, r8
 8005086:	9805      	ldr	r0, [sp, #20]
 8005088:	f002 fc1e 	bl	80078c8 <_Bfree>
 800508c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800508e:	9805      	ldr	r0, [sp, #20]
 8005090:	f002 fc1a 	bl	80078c8 <_Bfree>
 8005094:	4621      	mov	r1, r4
 8005096:	9805      	ldr	r0, [sp, #20]
 8005098:	f002 fc16 	bl	80078c8 <_Bfree>
 800509c:	e5fd      	b.n	8004c9a <_strtod_l+0x72>
 800509e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80050a0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80050a4:	4293      	cmp	r3, r2
 80050a6:	dbbc      	blt.n	8005022 <_strtod_l+0x3fa>
 80050a8:	4c42      	ldr	r4, [pc, #264]	@ (80051b4 <_strtod_l+0x58c>)
 80050aa:	f1c5 050f 	rsb	r5, r5, #15
 80050ae:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80050b2:	4652      	mov	r2, sl
 80050b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80050b8:	465b      	mov	r3, fp
 80050ba:	f7fb fa17 	bl	80004ec <__aeabi_dmul>
 80050be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80050c0:	1b5d      	subs	r5, r3, r5
 80050c2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80050c6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80050ca:	e791      	b.n	8004ff0 <_strtod_l+0x3c8>
 80050cc:	3316      	adds	r3, #22
 80050ce:	dba8      	blt.n	8005022 <_strtod_l+0x3fa>
 80050d0:	4b38      	ldr	r3, [pc, #224]	@ (80051b4 <_strtod_l+0x58c>)
 80050d2:	eba9 0808 	sub.w	r8, r9, r8
 80050d6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80050da:	4650      	mov	r0, sl
 80050dc:	e9d8 2300 	ldrd	r2, r3, [r8]
 80050e0:	4659      	mov	r1, fp
 80050e2:	f7fb fb2d 	bl	8000740 <__aeabi_ddiv>
 80050e6:	e760      	b.n	8004faa <_strtod_l+0x382>
 80050e8:	4b33      	ldr	r3, [pc, #204]	@ (80051b8 <_strtod_l+0x590>)
 80050ea:	4650      	mov	r0, sl
 80050ec:	9308      	str	r3, [sp, #32]
 80050ee:	2300      	movs	r3, #0
 80050f0:	4659      	mov	r1, fp
 80050f2:	461e      	mov	r6, r3
 80050f4:	1124      	asrs	r4, r4, #4
 80050f6:	2c01      	cmp	r4, #1
 80050f8:	dc21      	bgt.n	800513e <_strtod_l+0x516>
 80050fa:	b10b      	cbz	r3, 8005100 <_strtod_l+0x4d8>
 80050fc:	4682      	mov	sl, r0
 80050fe:	468b      	mov	fp, r1
 8005100:	492d      	ldr	r1, [pc, #180]	@ (80051b8 <_strtod_l+0x590>)
 8005102:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8005106:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800510a:	4652      	mov	r2, sl
 800510c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005110:	465b      	mov	r3, fp
 8005112:	f7fb f9eb 	bl	80004ec <__aeabi_dmul>
 8005116:	4b25      	ldr	r3, [pc, #148]	@ (80051ac <_strtod_l+0x584>)
 8005118:	460a      	mov	r2, r1
 800511a:	400b      	ands	r3, r1
 800511c:	4927      	ldr	r1, [pc, #156]	@ (80051bc <_strtod_l+0x594>)
 800511e:	4682      	mov	sl, r0
 8005120:	428b      	cmp	r3, r1
 8005122:	d898      	bhi.n	8005056 <_strtod_l+0x42e>
 8005124:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8005128:	428b      	cmp	r3, r1
 800512a:	bf86      	itte	hi
 800512c:	f04f 3aff 	movhi.w	sl, #4294967295
 8005130:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 80051c0 <_strtod_l+0x598>
 8005134:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8005138:	2300      	movs	r3, #0
 800513a:	9308      	str	r3, [sp, #32]
 800513c:	e07a      	b.n	8005234 <_strtod_l+0x60c>
 800513e:	07e2      	lsls	r2, r4, #31
 8005140:	d505      	bpl.n	800514e <_strtod_l+0x526>
 8005142:	9b08      	ldr	r3, [sp, #32]
 8005144:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005148:	f7fb f9d0 	bl	80004ec <__aeabi_dmul>
 800514c:	2301      	movs	r3, #1
 800514e:	9a08      	ldr	r2, [sp, #32]
 8005150:	3601      	adds	r6, #1
 8005152:	3208      	adds	r2, #8
 8005154:	1064      	asrs	r4, r4, #1
 8005156:	9208      	str	r2, [sp, #32]
 8005158:	e7cd      	b.n	80050f6 <_strtod_l+0x4ce>
 800515a:	d0ed      	beq.n	8005138 <_strtod_l+0x510>
 800515c:	4264      	negs	r4, r4
 800515e:	f014 020f 	ands.w	r2, r4, #15
 8005162:	d00a      	beq.n	800517a <_strtod_l+0x552>
 8005164:	4b13      	ldr	r3, [pc, #76]	@ (80051b4 <_strtod_l+0x58c>)
 8005166:	4650      	mov	r0, sl
 8005168:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800516c:	4659      	mov	r1, fp
 800516e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005172:	f7fb fae5 	bl	8000740 <__aeabi_ddiv>
 8005176:	4682      	mov	sl, r0
 8005178:	468b      	mov	fp, r1
 800517a:	1124      	asrs	r4, r4, #4
 800517c:	d0dc      	beq.n	8005138 <_strtod_l+0x510>
 800517e:	2c1f      	cmp	r4, #31
 8005180:	dd20      	ble.n	80051c4 <_strtod_l+0x59c>
 8005182:	2400      	movs	r4, #0
 8005184:	46a0      	mov	r8, r4
 8005186:	46a1      	mov	r9, r4
 8005188:	940a      	str	r4, [sp, #40]	@ 0x28
 800518a:	2322      	movs	r3, #34	@ 0x22
 800518c:	9a05      	ldr	r2, [sp, #20]
 800518e:	f04f 0a00 	mov.w	sl, #0
 8005192:	f04f 0b00 	mov.w	fp, #0
 8005196:	6013      	str	r3, [r2, #0]
 8005198:	e768      	b.n	800506c <_strtod_l+0x444>
 800519a:	bf00      	nop
 800519c:	080096e5 	.word	0x080096e5
 80051a0:	08009688 	.word	0x08009688
 80051a4:	080096dd 	.word	0x080096dd
 80051a8:	08009717 	.word	0x08009717
 80051ac:	7ff00000 	.word	0x7ff00000
 80051b0:	08009aa5 	.word	0x08009aa5
 80051b4:	08009890 	.word	0x08009890
 80051b8:	08009868 	.word	0x08009868
 80051bc:	7ca00000 	.word	0x7ca00000
 80051c0:	7fefffff 	.word	0x7fefffff
 80051c4:	f014 0310 	ands.w	r3, r4, #16
 80051c8:	bf18      	it	ne
 80051ca:	236a      	movne	r3, #106	@ 0x6a
 80051cc:	4650      	mov	r0, sl
 80051ce:	9308      	str	r3, [sp, #32]
 80051d0:	4659      	mov	r1, fp
 80051d2:	2300      	movs	r3, #0
 80051d4:	4ea9      	ldr	r6, [pc, #676]	@ (800547c <_strtod_l+0x854>)
 80051d6:	07e2      	lsls	r2, r4, #31
 80051d8:	d504      	bpl.n	80051e4 <_strtod_l+0x5bc>
 80051da:	e9d6 2300 	ldrd	r2, r3, [r6]
 80051de:	f7fb f985 	bl	80004ec <__aeabi_dmul>
 80051e2:	2301      	movs	r3, #1
 80051e4:	1064      	asrs	r4, r4, #1
 80051e6:	f106 0608 	add.w	r6, r6, #8
 80051ea:	d1f4      	bne.n	80051d6 <_strtod_l+0x5ae>
 80051ec:	b10b      	cbz	r3, 80051f2 <_strtod_l+0x5ca>
 80051ee:	4682      	mov	sl, r0
 80051f0:	468b      	mov	fp, r1
 80051f2:	9b08      	ldr	r3, [sp, #32]
 80051f4:	b1b3      	cbz	r3, 8005224 <_strtod_l+0x5fc>
 80051f6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80051fa:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80051fe:	2b00      	cmp	r3, #0
 8005200:	4659      	mov	r1, fp
 8005202:	dd0f      	ble.n	8005224 <_strtod_l+0x5fc>
 8005204:	2b1f      	cmp	r3, #31
 8005206:	dd57      	ble.n	80052b8 <_strtod_l+0x690>
 8005208:	2b34      	cmp	r3, #52	@ 0x34
 800520a:	bfd8      	it	le
 800520c:	f04f 33ff 	movle.w	r3, #4294967295
 8005210:	f04f 0a00 	mov.w	sl, #0
 8005214:	bfcf      	iteee	gt
 8005216:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800521a:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800521e:	4093      	lslle	r3, r2
 8005220:	ea03 0b01 	andle.w	fp, r3, r1
 8005224:	2200      	movs	r2, #0
 8005226:	2300      	movs	r3, #0
 8005228:	4650      	mov	r0, sl
 800522a:	4659      	mov	r1, fp
 800522c:	f7fb fbc6 	bl	80009bc <__aeabi_dcmpeq>
 8005230:	2800      	cmp	r0, #0
 8005232:	d1a6      	bne.n	8005182 <_strtod_l+0x55a>
 8005234:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005236:	463a      	mov	r2, r7
 8005238:	9300      	str	r3, [sp, #0]
 800523a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800523c:	462b      	mov	r3, r5
 800523e:	9805      	ldr	r0, [sp, #20]
 8005240:	f002 fbaa 	bl	8007998 <__s2b>
 8005244:	900a      	str	r0, [sp, #40]	@ 0x28
 8005246:	2800      	cmp	r0, #0
 8005248:	f43f af05 	beq.w	8005056 <_strtod_l+0x42e>
 800524c:	2400      	movs	r4, #0
 800524e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005250:	eba9 0308 	sub.w	r3, r9, r8
 8005254:	2a00      	cmp	r2, #0
 8005256:	bfa8      	it	ge
 8005258:	2300      	movge	r3, #0
 800525a:	46a0      	mov	r8, r4
 800525c:	9312      	str	r3, [sp, #72]	@ 0x48
 800525e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8005262:	9316      	str	r3, [sp, #88]	@ 0x58
 8005264:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005266:	9805      	ldr	r0, [sp, #20]
 8005268:	6859      	ldr	r1, [r3, #4]
 800526a:	f002 faed 	bl	8007848 <_Balloc>
 800526e:	4681      	mov	r9, r0
 8005270:	2800      	cmp	r0, #0
 8005272:	f43f aef4 	beq.w	800505e <_strtod_l+0x436>
 8005276:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005278:	300c      	adds	r0, #12
 800527a:	691a      	ldr	r2, [r3, #16]
 800527c:	f103 010c 	add.w	r1, r3, #12
 8005280:	3202      	adds	r2, #2
 8005282:	0092      	lsls	r2, r2, #2
 8005284:	f001 f8e5 	bl	8006452 <memcpy>
 8005288:	ab1c      	add	r3, sp, #112	@ 0x70
 800528a:	9301      	str	r3, [sp, #4]
 800528c:	ab1b      	add	r3, sp, #108	@ 0x6c
 800528e:	9300      	str	r3, [sp, #0]
 8005290:	4652      	mov	r2, sl
 8005292:	465b      	mov	r3, fp
 8005294:	9805      	ldr	r0, [sp, #20]
 8005296:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800529a:	f002 feaf 	bl	8007ffc <__d2b>
 800529e:	901a      	str	r0, [sp, #104]	@ 0x68
 80052a0:	2800      	cmp	r0, #0
 80052a2:	f43f aedc 	beq.w	800505e <_strtod_l+0x436>
 80052a6:	2101      	movs	r1, #1
 80052a8:	9805      	ldr	r0, [sp, #20]
 80052aa:	f002 fc0b 	bl	8007ac4 <__i2b>
 80052ae:	4680      	mov	r8, r0
 80052b0:	b948      	cbnz	r0, 80052c6 <_strtod_l+0x69e>
 80052b2:	f04f 0800 	mov.w	r8, #0
 80052b6:	e6d2      	b.n	800505e <_strtod_l+0x436>
 80052b8:	f04f 32ff 	mov.w	r2, #4294967295
 80052bc:	fa02 f303 	lsl.w	r3, r2, r3
 80052c0:	ea03 0a0a 	and.w	sl, r3, sl
 80052c4:	e7ae      	b.n	8005224 <_strtod_l+0x5fc>
 80052c6:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80052c8:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80052ca:	2d00      	cmp	r5, #0
 80052cc:	bfab      	itete	ge
 80052ce:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80052d0:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80052d2:	18ef      	addge	r7, r5, r3
 80052d4:	1b5e      	sublt	r6, r3, r5
 80052d6:	9b08      	ldr	r3, [sp, #32]
 80052d8:	bfa8      	it	ge
 80052da:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80052dc:	eba5 0503 	sub.w	r5, r5, r3
 80052e0:	4415      	add	r5, r2
 80052e2:	4b67      	ldr	r3, [pc, #412]	@ (8005480 <_strtod_l+0x858>)
 80052e4:	f105 35ff 	add.w	r5, r5, #4294967295
 80052e8:	bfb8      	it	lt
 80052ea:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80052ec:	429d      	cmp	r5, r3
 80052ee:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80052f2:	da50      	bge.n	8005396 <_strtod_l+0x76e>
 80052f4:	1b5b      	subs	r3, r3, r5
 80052f6:	2b1f      	cmp	r3, #31
 80052f8:	f04f 0101 	mov.w	r1, #1
 80052fc:	eba2 0203 	sub.w	r2, r2, r3
 8005300:	dc3d      	bgt.n	800537e <_strtod_l+0x756>
 8005302:	fa01 f303 	lsl.w	r3, r1, r3
 8005306:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005308:	2300      	movs	r3, #0
 800530a:	9310      	str	r3, [sp, #64]	@ 0x40
 800530c:	18bd      	adds	r5, r7, r2
 800530e:	9b08      	ldr	r3, [sp, #32]
 8005310:	42af      	cmp	r7, r5
 8005312:	4416      	add	r6, r2
 8005314:	441e      	add	r6, r3
 8005316:	463b      	mov	r3, r7
 8005318:	bfa8      	it	ge
 800531a:	462b      	movge	r3, r5
 800531c:	42b3      	cmp	r3, r6
 800531e:	bfa8      	it	ge
 8005320:	4633      	movge	r3, r6
 8005322:	2b00      	cmp	r3, #0
 8005324:	bfc2      	ittt	gt
 8005326:	1aed      	subgt	r5, r5, r3
 8005328:	1af6      	subgt	r6, r6, r3
 800532a:	1aff      	subgt	r7, r7, r3
 800532c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800532e:	2b00      	cmp	r3, #0
 8005330:	dd16      	ble.n	8005360 <_strtod_l+0x738>
 8005332:	4641      	mov	r1, r8
 8005334:	461a      	mov	r2, r3
 8005336:	9805      	ldr	r0, [sp, #20]
 8005338:	f002 fc82 	bl	8007c40 <__pow5mult>
 800533c:	4680      	mov	r8, r0
 800533e:	2800      	cmp	r0, #0
 8005340:	d0b7      	beq.n	80052b2 <_strtod_l+0x68a>
 8005342:	4601      	mov	r1, r0
 8005344:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8005346:	9805      	ldr	r0, [sp, #20]
 8005348:	f002 fbd2 	bl	8007af0 <__multiply>
 800534c:	900e      	str	r0, [sp, #56]	@ 0x38
 800534e:	2800      	cmp	r0, #0
 8005350:	f43f ae85 	beq.w	800505e <_strtod_l+0x436>
 8005354:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005356:	9805      	ldr	r0, [sp, #20]
 8005358:	f002 fab6 	bl	80078c8 <_Bfree>
 800535c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800535e:	931a      	str	r3, [sp, #104]	@ 0x68
 8005360:	2d00      	cmp	r5, #0
 8005362:	dc1d      	bgt.n	80053a0 <_strtod_l+0x778>
 8005364:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005366:	2b00      	cmp	r3, #0
 8005368:	dd23      	ble.n	80053b2 <_strtod_l+0x78a>
 800536a:	4649      	mov	r1, r9
 800536c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800536e:	9805      	ldr	r0, [sp, #20]
 8005370:	f002 fc66 	bl	8007c40 <__pow5mult>
 8005374:	4681      	mov	r9, r0
 8005376:	b9e0      	cbnz	r0, 80053b2 <_strtod_l+0x78a>
 8005378:	f04f 0900 	mov.w	r9, #0
 800537c:	e66f      	b.n	800505e <_strtod_l+0x436>
 800537e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8005382:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8005386:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800538a:	35e2      	adds	r5, #226	@ 0xe2
 800538c:	fa01 f305 	lsl.w	r3, r1, r5
 8005390:	9310      	str	r3, [sp, #64]	@ 0x40
 8005392:	9113      	str	r1, [sp, #76]	@ 0x4c
 8005394:	e7ba      	b.n	800530c <_strtod_l+0x6e4>
 8005396:	2300      	movs	r3, #0
 8005398:	9310      	str	r3, [sp, #64]	@ 0x40
 800539a:	2301      	movs	r3, #1
 800539c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800539e:	e7b5      	b.n	800530c <_strtod_l+0x6e4>
 80053a0:	462a      	mov	r2, r5
 80053a2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80053a4:	9805      	ldr	r0, [sp, #20]
 80053a6:	f002 fca5 	bl	8007cf4 <__lshift>
 80053aa:	901a      	str	r0, [sp, #104]	@ 0x68
 80053ac:	2800      	cmp	r0, #0
 80053ae:	d1d9      	bne.n	8005364 <_strtod_l+0x73c>
 80053b0:	e655      	b.n	800505e <_strtod_l+0x436>
 80053b2:	2e00      	cmp	r6, #0
 80053b4:	dd07      	ble.n	80053c6 <_strtod_l+0x79e>
 80053b6:	4649      	mov	r1, r9
 80053b8:	4632      	mov	r2, r6
 80053ba:	9805      	ldr	r0, [sp, #20]
 80053bc:	f002 fc9a 	bl	8007cf4 <__lshift>
 80053c0:	4681      	mov	r9, r0
 80053c2:	2800      	cmp	r0, #0
 80053c4:	d0d8      	beq.n	8005378 <_strtod_l+0x750>
 80053c6:	2f00      	cmp	r7, #0
 80053c8:	dd08      	ble.n	80053dc <_strtod_l+0x7b4>
 80053ca:	4641      	mov	r1, r8
 80053cc:	463a      	mov	r2, r7
 80053ce:	9805      	ldr	r0, [sp, #20]
 80053d0:	f002 fc90 	bl	8007cf4 <__lshift>
 80053d4:	4680      	mov	r8, r0
 80053d6:	2800      	cmp	r0, #0
 80053d8:	f43f ae41 	beq.w	800505e <_strtod_l+0x436>
 80053dc:	464a      	mov	r2, r9
 80053de:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80053e0:	9805      	ldr	r0, [sp, #20]
 80053e2:	f002 fd0f 	bl	8007e04 <__mdiff>
 80053e6:	4604      	mov	r4, r0
 80053e8:	2800      	cmp	r0, #0
 80053ea:	f43f ae38 	beq.w	800505e <_strtod_l+0x436>
 80053ee:	68c3      	ldr	r3, [r0, #12]
 80053f0:	4641      	mov	r1, r8
 80053f2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80053f4:	2300      	movs	r3, #0
 80053f6:	60c3      	str	r3, [r0, #12]
 80053f8:	f002 fce8 	bl	8007dcc <__mcmp>
 80053fc:	2800      	cmp	r0, #0
 80053fe:	da45      	bge.n	800548c <_strtod_l+0x864>
 8005400:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005402:	ea53 030a 	orrs.w	r3, r3, sl
 8005406:	d16b      	bne.n	80054e0 <_strtod_l+0x8b8>
 8005408:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800540c:	2b00      	cmp	r3, #0
 800540e:	d167      	bne.n	80054e0 <_strtod_l+0x8b8>
 8005410:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005414:	0d1b      	lsrs	r3, r3, #20
 8005416:	051b      	lsls	r3, r3, #20
 8005418:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800541c:	d960      	bls.n	80054e0 <_strtod_l+0x8b8>
 800541e:	6963      	ldr	r3, [r4, #20]
 8005420:	b913      	cbnz	r3, 8005428 <_strtod_l+0x800>
 8005422:	6923      	ldr	r3, [r4, #16]
 8005424:	2b01      	cmp	r3, #1
 8005426:	dd5b      	ble.n	80054e0 <_strtod_l+0x8b8>
 8005428:	4621      	mov	r1, r4
 800542a:	2201      	movs	r2, #1
 800542c:	9805      	ldr	r0, [sp, #20]
 800542e:	f002 fc61 	bl	8007cf4 <__lshift>
 8005432:	4641      	mov	r1, r8
 8005434:	4604      	mov	r4, r0
 8005436:	f002 fcc9 	bl	8007dcc <__mcmp>
 800543a:	2800      	cmp	r0, #0
 800543c:	dd50      	ble.n	80054e0 <_strtod_l+0x8b8>
 800543e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005442:	9a08      	ldr	r2, [sp, #32]
 8005444:	0d1b      	lsrs	r3, r3, #20
 8005446:	051b      	lsls	r3, r3, #20
 8005448:	2a00      	cmp	r2, #0
 800544a:	d06a      	beq.n	8005522 <_strtod_l+0x8fa>
 800544c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8005450:	d867      	bhi.n	8005522 <_strtod_l+0x8fa>
 8005452:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8005456:	f67f ae98 	bls.w	800518a <_strtod_l+0x562>
 800545a:	4650      	mov	r0, sl
 800545c:	4659      	mov	r1, fp
 800545e:	4b09      	ldr	r3, [pc, #36]	@ (8005484 <_strtod_l+0x85c>)
 8005460:	2200      	movs	r2, #0
 8005462:	f7fb f843 	bl	80004ec <__aeabi_dmul>
 8005466:	4b08      	ldr	r3, [pc, #32]	@ (8005488 <_strtod_l+0x860>)
 8005468:	4682      	mov	sl, r0
 800546a:	400b      	ands	r3, r1
 800546c:	468b      	mov	fp, r1
 800546e:	2b00      	cmp	r3, #0
 8005470:	f47f ae00 	bne.w	8005074 <_strtod_l+0x44c>
 8005474:	2322      	movs	r3, #34	@ 0x22
 8005476:	9a05      	ldr	r2, [sp, #20]
 8005478:	6013      	str	r3, [r2, #0]
 800547a:	e5fb      	b.n	8005074 <_strtod_l+0x44c>
 800547c:	080096b0 	.word	0x080096b0
 8005480:	fffffc02 	.word	0xfffffc02
 8005484:	39500000 	.word	0x39500000
 8005488:	7ff00000 	.word	0x7ff00000
 800548c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8005490:	d165      	bne.n	800555e <_strtod_l+0x936>
 8005492:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8005494:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005498:	b35a      	cbz	r2, 80054f2 <_strtod_l+0x8ca>
 800549a:	4a99      	ldr	r2, [pc, #612]	@ (8005700 <_strtod_l+0xad8>)
 800549c:	4293      	cmp	r3, r2
 800549e:	d12b      	bne.n	80054f8 <_strtod_l+0x8d0>
 80054a0:	9b08      	ldr	r3, [sp, #32]
 80054a2:	4651      	mov	r1, sl
 80054a4:	b303      	cbz	r3, 80054e8 <_strtod_l+0x8c0>
 80054a6:	465a      	mov	r2, fp
 80054a8:	4b96      	ldr	r3, [pc, #600]	@ (8005704 <_strtod_l+0xadc>)
 80054aa:	4013      	ands	r3, r2
 80054ac:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80054b0:	f04f 32ff 	mov.w	r2, #4294967295
 80054b4:	d81b      	bhi.n	80054ee <_strtod_l+0x8c6>
 80054b6:	0d1b      	lsrs	r3, r3, #20
 80054b8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80054bc:	fa02 f303 	lsl.w	r3, r2, r3
 80054c0:	4299      	cmp	r1, r3
 80054c2:	d119      	bne.n	80054f8 <_strtod_l+0x8d0>
 80054c4:	4b90      	ldr	r3, [pc, #576]	@ (8005708 <_strtod_l+0xae0>)
 80054c6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80054c8:	429a      	cmp	r2, r3
 80054ca:	d102      	bne.n	80054d2 <_strtod_l+0x8aa>
 80054cc:	3101      	adds	r1, #1
 80054ce:	f43f adc6 	beq.w	800505e <_strtod_l+0x436>
 80054d2:	f04f 0a00 	mov.w	sl, #0
 80054d6:	4b8b      	ldr	r3, [pc, #556]	@ (8005704 <_strtod_l+0xadc>)
 80054d8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80054da:	401a      	ands	r2, r3
 80054dc:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80054e0:	9b08      	ldr	r3, [sp, #32]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d1b9      	bne.n	800545a <_strtod_l+0x832>
 80054e6:	e5c5      	b.n	8005074 <_strtod_l+0x44c>
 80054e8:	f04f 33ff 	mov.w	r3, #4294967295
 80054ec:	e7e8      	b.n	80054c0 <_strtod_l+0x898>
 80054ee:	4613      	mov	r3, r2
 80054f0:	e7e6      	b.n	80054c0 <_strtod_l+0x898>
 80054f2:	ea53 030a 	orrs.w	r3, r3, sl
 80054f6:	d0a2      	beq.n	800543e <_strtod_l+0x816>
 80054f8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80054fa:	b1db      	cbz	r3, 8005534 <_strtod_l+0x90c>
 80054fc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80054fe:	4213      	tst	r3, r2
 8005500:	d0ee      	beq.n	80054e0 <_strtod_l+0x8b8>
 8005502:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005504:	4650      	mov	r0, sl
 8005506:	4659      	mov	r1, fp
 8005508:	9a08      	ldr	r2, [sp, #32]
 800550a:	b1bb      	cbz	r3, 800553c <_strtod_l+0x914>
 800550c:	f7ff fb68 	bl	8004be0 <sulp>
 8005510:	4602      	mov	r2, r0
 8005512:	460b      	mov	r3, r1
 8005514:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005518:	f7fa fe32 	bl	8000180 <__adddf3>
 800551c:	4682      	mov	sl, r0
 800551e:	468b      	mov	fp, r1
 8005520:	e7de      	b.n	80054e0 <_strtod_l+0x8b8>
 8005522:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8005526:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800552a:	f04f 3aff 	mov.w	sl, #4294967295
 800552e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8005532:	e7d5      	b.n	80054e0 <_strtod_l+0x8b8>
 8005534:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005536:	ea13 0f0a 	tst.w	r3, sl
 800553a:	e7e1      	b.n	8005500 <_strtod_l+0x8d8>
 800553c:	f7ff fb50 	bl	8004be0 <sulp>
 8005540:	4602      	mov	r2, r0
 8005542:	460b      	mov	r3, r1
 8005544:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005548:	f7fa fe18 	bl	800017c <__aeabi_dsub>
 800554c:	2200      	movs	r2, #0
 800554e:	2300      	movs	r3, #0
 8005550:	4682      	mov	sl, r0
 8005552:	468b      	mov	fp, r1
 8005554:	f7fb fa32 	bl	80009bc <__aeabi_dcmpeq>
 8005558:	2800      	cmp	r0, #0
 800555a:	d0c1      	beq.n	80054e0 <_strtod_l+0x8b8>
 800555c:	e615      	b.n	800518a <_strtod_l+0x562>
 800555e:	4641      	mov	r1, r8
 8005560:	4620      	mov	r0, r4
 8005562:	f002 fda3 	bl	80080ac <__ratio>
 8005566:	2200      	movs	r2, #0
 8005568:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800556c:	4606      	mov	r6, r0
 800556e:	460f      	mov	r7, r1
 8005570:	f7fb fa38 	bl	80009e4 <__aeabi_dcmple>
 8005574:	2800      	cmp	r0, #0
 8005576:	d06d      	beq.n	8005654 <_strtod_l+0xa2c>
 8005578:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800557a:	2b00      	cmp	r3, #0
 800557c:	d178      	bne.n	8005670 <_strtod_l+0xa48>
 800557e:	f1ba 0f00 	cmp.w	sl, #0
 8005582:	d156      	bne.n	8005632 <_strtod_l+0xa0a>
 8005584:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005586:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800558a:	2b00      	cmp	r3, #0
 800558c:	d158      	bne.n	8005640 <_strtod_l+0xa18>
 800558e:	2200      	movs	r2, #0
 8005590:	4630      	mov	r0, r6
 8005592:	4639      	mov	r1, r7
 8005594:	4b5d      	ldr	r3, [pc, #372]	@ (800570c <_strtod_l+0xae4>)
 8005596:	f7fb fa1b 	bl	80009d0 <__aeabi_dcmplt>
 800559a:	2800      	cmp	r0, #0
 800559c:	d157      	bne.n	800564e <_strtod_l+0xa26>
 800559e:	4630      	mov	r0, r6
 80055a0:	4639      	mov	r1, r7
 80055a2:	2200      	movs	r2, #0
 80055a4:	4b5a      	ldr	r3, [pc, #360]	@ (8005710 <_strtod_l+0xae8>)
 80055a6:	f7fa ffa1 	bl	80004ec <__aeabi_dmul>
 80055aa:	4606      	mov	r6, r0
 80055ac:	460f      	mov	r7, r1
 80055ae:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80055b2:	9606      	str	r6, [sp, #24]
 80055b4:	9307      	str	r3, [sp, #28]
 80055b6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80055ba:	4d52      	ldr	r5, [pc, #328]	@ (8005704 <_strtod_l+0xadc>)
 80055bc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80055c0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80055c2:	401d      	ands	r5, r3
 80055c4:	4b53      	ldr	r3, [pc, #332]	@ (8005714 <_strtod_l+0xaec>)
 80055c6:	429d      	cmp	r5, r3
 80055c8:	f040 80aa 	bne.w	8005720 <_strtod_l+0xaf8>
 80055cc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80055ce:	4650      	mov	r0, sl
 80055d0:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80055d4:	4659      	mov	r1, fp
 80055d6:	f002 fca9 	bl	8007f2c <__ulp>
 80055da:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80055de:	f7fa ff85 	bl	80004ec <__aeabi_dmul>
 80055e2:	4652      	mov	r2, sl
 80055e4:	465b      	mov	r3, fp
 80055e6:	f7fa fdcb 	bl	8000180 <__adddf3>
 80055ea:	460b      	mov	r3, r1
 80055ec:	4945      	ldr	r1, [pc, #276]	@ (8005704 <_strtod_l+0xadc>)
 80055ee:	4a4a      	ldr	r2, [pc, #296]	@ (8005718 <_strtod_l+0xaf0>)
 80055f0:	4019      	ands	r1, r3
 80055f2:	4291      	cmp	r1, r2
 80055f4:	4682      	mov	sl, r0
 80055f6:	d942      	bls.n	800567e <_strtod_l+0xa56>
 80055f8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80055fa:	4b43      	ldr	r3, [pc, #268]	@ (8005708 <_strtod_l+0xae0>)
 80055fc:	429a      	cmp	r2, r3
 80055fe:	d103      	bne.n	8005608 <_strtod_l+0x9e0>
 8005600:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005602:	3301      	adds	r3, #1
 8005604:	f43f ad2b 	beq.w	800505e <_strtod_l+0x436>
 8005608:	f04f 3aff 	mov.w	sl, #4294967295
 800560c:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 8005708 <_strtod_l+0xae0>
 8005610:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005612:	9805      	ldr	r0, [sp, #20]
 8005614:	f002 f958 	bl	80078c8 <_Bfree>
 8005618:	4649      	mov	r1, r9
 800561a:	9805      	ldr	r0, [sp, #20]
 800561c:	f002 f954 	bl	80078c8 <_Bfree>
 8005620:	4641      	mov	r1, r8
 8005622:	9805      	ldr	r0, [sp, #20]
 8005624:	f002 f950 	bl	80078c8 <_Bfree>
 8005628:	4621      	mov	r1, r4
 800562a:	9805      	ldr	r0, [sp, #20]
 800562c:	f002 f94c 	bl	80078c8 <_Bfree>
 8005630:	e618      	b.n	8005264 <_strtod_l+0x63c>
 8005632:	f1ba 0f01 	cmp.w	sl, #1
 8005636:	d103      	bne.n	8005640 <_strtod_l+0xa18>
 8005638:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800563a:	2b00      	cmp	r3, #0
 800563c:	f43f ada5 	beq.w	800518a <_strtod_l+0x562>
 8005640:	2200      	movs	r2, #0
 8005642:	4b36      	ldr	r3, [pc, #216]	@ (800571c <_strtod_l+0xaf4>)
 8005644:	2600      	movs	r6, #0
 8005646:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800564a:	4f30      	ldr	r7, [pc, #192]	@ (800570c <_strtod_l+0xae4>)
 800564c:	e7b3      	b.n	80055b6 <_strtod_l+0x98e>
 800564e:	2600      	movs	r6, #0
 8005650:	4f2f      	ldr	r7, [pc, #188]	@ (8005710 <_strtod_l+0xae8>)
 8005652:	e7ac      	b.n	80055ae <_strtod_l+0x986>
 8005654:	4630      	mov	r0, r6
 8005656:	4639      	mov	r1, r7
 8005658:	4b2d      	ldr	r3, [pc, #180]	@ (8005710 <_strtod_l+0xae8>)
 800565a:	2200      	movs	r2, #0
 800565c:	f7fa ff46 	bl	80004ec <__aeabi_dmul>
 8005660:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005662:	4606      	mov	r6, r0
 8005664:	460f      	mov	r7, r1
 8005666:	2b00      	cmp	r3, #0
 8005668:	d0a1      	beq.n	80055ae <_strtod_l+0x986>
 800566a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800566e:	e7a2      	b.n	80055b6 <_strtod_l+0x98e>
 8005670:	2200      	movs	r2, #0
 8005672:	4b26      	ldr	r3, [pc, #152]	@ (800570c <_strtod_l+0xae4>)
 8005674:	4616      	mov	r6, r2
 8005676:	461f      	mov	r7, r3
 8005678:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800567c:	e79b      	b.n	80055b6 <_strtod_l+0x98e>
 800567e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8005682:	9b08      	ldr	r3, [sp, #32]
 8005684:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8005688:	2b00      	cmp	r3, #0
 800568a:	d1c1      	bne.n	8005610 <_strtod_l+0x9e8>
 800568c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005690:	0d1b      	lsrs	r3, r3, #20
 8005692:	051b      	lsls	r3, r3, #20
 8005694:	429d      	cmp	r5, r3
 8005696:	d1bb      	bne.n	8005610 <_strtod_l+0x9e8>
 8005698:	4630      	mov	r0, r6
 800569a:	4639      	mov	r1, r7
 800569c:	f7fb fd62 	bl	8001164 <__aeabi_d2lz>
 80056a0:	f7fa fef6 	bl	8000490 <__aeabi_l2d>
 80056a4:	4602      	mov	r2, r0
 80056a6:	460b      	mov	r3, r1
 80056a8:	4630      	mov	r0, r6
 80056aa:	4639      	mov	r1, r7
 80056ac:	f7fa fd66 	bl	800017c <__aeabi_dsub>
 80056b0:	460b      	mov	r3, r1
 80056b2:	4602      	mov	r2, r0
 80056b4:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80056b8:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80056bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80056be:	ea46 060a 	orr.w	r6, r6, sl
 80056c2:	431e      	orrs	r6, r3
 80056c4:	d069      	beq.n	800579a <_strtod_l+0xb72>
 80056c6:	a30a      	add	r3, pc, #40	@ (adr r3, 80056f0 <_strtod_l+0xac8>)
 80056c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056cc:	f7fb f980 	bl	80009d0 <__aeabi_dcmplt>
 80056d0:	2800      	cmp	r0, #0
 80056d2:	f47f accf 	bne.w	8005074 <_strtod_l+0x44c>
 80056d6:	a308      	add	r3, pc, #32	@ (adr r3, 80056f8 <_strtod_l+0xad0>)
 80056d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056dc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80056e0:	f7fb f994 	bl	8000a0c <__aeabi_dcmpgt>
 80056e4:	2800      	cmp	r0, #0
 80056e6:	d093      	beq.n	8005610 <_strtod_l+0x9e8>
 80056e8:	e4c4      	b.n	8005074 <_strtod_l+0x44c>
 80056ea:	bf00      	nop
 80056ec:	f3af 8000 	nop.w
 80056f0:	94a03595 	.word	0x94a03595
 80056f4:	3fdfffff 	.word	0x3fdfffff
 80056f8:	35afe535 	.word	0x35afe535
 80056fc:	3fe00000 	.word	0x3fe00000
 8005700:	000fffff 	.word	0x000fffff
 8005704:	7ff00000 	.word	0x7ff00000
 8005708:	7fefffff 	.word	0x7fefffff
 800570c:	3ff00000 	.word	0x3ff00000
 8005710:	3fe00000 	.word	0x3fe00000
 8005714:	7fe00000 	.word	0x7fe00000
 8005718:	7c9fffff 	.word	0x7c9fffff
 800571c:	bff00000 	.word	0xbff00000
 8005720:	9b08      	ldr	r3, [sp, #32]
 8005722:	b323      	cbz	r3, 800576e <_strtod_l+0xb46>
 8005724:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8005728:	d821      	bhi.n	800576e <_strtod_l+0xb46>
 800572a:	a327      	add	r3, pc, #156	@ (adr r3, 80057c8 <_strtod_l+0xba0>)
 800572c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005730:	4630      	mov	r0, r6
 8005732:	4639      	mov	r1, r7
 8005734:	f7fb f956 	bl	80009e4 <__aeabi_dcmple>
 8005738:	b1a0      	cbz	r0, 8005764 <_strtod_l+0xb3c>
 800573a:	4639      	mov	r1, r7
 800573c:	4630      	mov	r0, r6
 800573e:	f7fb f9ad 	bl	8000a9c <__aeabi_d2uiz>
 8005742:	2801      	cmp	r0, #1
 8005744:	bf38      	it	cc
 8005746:	2001      	movcc	r0, #1
 8005748:	f7fa fe56 	bl	80003f8 <__aeabi_ui2d>
 800574c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800574e:	4606      	mov	r6, r0
 8005750:	460f      	mov	r7, r1
 8005752:	b9fb      	cbnz	r3, 8005794 <_strtod_l+0xb6c>
 8005754:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8005758:	9014      	str	r0, [sp, #80]	@ 0x50
 800575a:	9315      	str	r3, [sp, #84]	@ 0x54
 800575c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8005760:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8005764:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005766:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800576a:	1b5b      	subs	r3, r3, r5
 800576c:	9311      	str	r3, [sp, #68]	@ 0x44
 800576e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005772:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8005776:	f002 fbd9 	bl	8007f2c <__ulp>
 800577a:	4602      	mov	r2, r0
 800577c:	460b      	mov	r3, r1
 800577e:	4650      	mov	r0, sl
 8005780:	4659      	mov	r1, fp
 8005782:	f7fa feb3 	bl	80004ec <__aeabi_dmul>
 8005786:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800578a:	f7fa fcf9 	bl	8000180 <__adddf3>
 800578e:	4682      	mov	sl, r0
 8005790:	468b      	mov	fp, r1
 8005792:	e776      	b.n	8005682 <_strtod_l+0xa5a>
 8005794:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8005798:	e7e0      	b.n	800575c <_strtod_l+0xb34>
 800579a:	a30d      	add	r3, pc, #52	@ (adr r3, 80057d0 <_strtod_l+0xba8>)
 800579c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057a0:	f7fb f916 	bl	80009d0 <__aeabi_dcmplt>
 80057a4:	e79e      	b.n	80056e4 <_strtod_l+0xabc>
 80057a6:	2300      	movs	r3, #0
 80057a8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80057aa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80057ac:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80057ae:	6013      	str	r3, [r2, #0]
 80057b0:	f7ff ba77 	b.w	8004ca2 <_strtod_l+0x7a>
 80057b4:	2a65      	cmp	r2, #101	@ 0x65
 80057b6:	f43f ab6e 	beq.w	8004e96 <_strtod_l+0x26e>
 80057ba:	2a45      	cmp	r2, #69	@ 0x45
 80057bc:	f43f ab6b 	beq.w	8004e96 <_strtod_l+0x26e>
 80057c0:	2301      	movs	r3, #1
 80057c2:	f7ff bba6 	b.w	8004f12 <_strtod_l+0x2ea>
 80057c6:	bf00      	nop
 80057c8:	ffc00000 	.word	0xffc00000
 80057cc:	41dfffff 	.word	0x41dfffff
 80057d0:	94a03595 	.word	0x94a03595
 80057d4:	3fcfffff 	.word	0x3fcfffff

080057d8 <strtod>:
 80057d8:	460a      	mov	r2, r1
 80057da:	4601      	mov	r1, r0
 80057dc:	4802      	ldr	r0, [pc, #8]	@ (80057e8 <strtod+0x10>)
 80057de:	4b03      	ldr	r3, [pc, #12]	@ (80057ec <strtod+0x14>)
 80057e0:	6800      	ldr	r0, [r0, #0]
 80057e2:	f7ff ba21 	b.w	8004c28 <_strtod_l>
 80057e6:	bf00      	nop
 80057e8:	20000200 	.word	0x20000200
 80057ec:	20000094 	.word	0x20000094

080057f0 <__cvt>:
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80057f6:	461d      	mov	r5, r3
 80057f8:	bfbb      	ittet	lt
 80057fa:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80057fe:	461d      	movlt	r5, r3
 8005800:	2300      	movge	r3, #0
 8005802:	232d      	movlt	r3, #45	@ 0x2d
 8005804:	b088      	sub	sp, #32
 8005806:	4614      	mov	r4, r2
 8005808:	bfb8      	it	lt
 800580a:	4614      	movlt	r4, r2
 800580c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800580e:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8005810:	7013      	strb	r3, [r2, #0]
 8005812:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005814:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8005818:	f023 0820 	bic.w	r8, r3, #32
 800581c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005820:	d005      	beq.n	800582e <__cvt+0x3e>
 8005822:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005826:	d100      	bne.n	800582a <__cvt+0x3a>
 8005828:	3601      	adds	r6, #1
 800582a:	2302      	movs	r3, #2
 800582c:	e000      	b.n	8005830 <__cvt+0x40>
 800582e:	2303      	movs	r3, #3
 8005830:	aa07      	add	r2, sp, #28
 8005832:	9204      	str	r2, [sp, #16]
 8005834:	aa06      	add	r2, sp, #24
 8005836:	e9cd a202 	strd	sl, r2, [sp, #8]
 800583a:	e9cd 3600 	strd	r3, r6, [sp]
 800583e:	4622      	mov	r2, r4
 8005840:	462b      	mov	r3, r5
 8005842:	f000 fea5 	bl	8006590 <_dtoa_r>
 8005846:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800584a:	4607      	mov	r7, r0
 800584c:	d119      	bne.n	8005882 <__cvt+0x92>
 800584e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005850:	07db      	lsls	r3, r3, #31
 8005852:	d50e      	bpl.n	8005872 <__cvt+0x82>
 8005854:	eb00 0906 	add.w	r9, r0, r6
 8005858:	2200      	movs	r2, #0
 800585a:	2300      	movs	r3, #0
 800585c:	4620      	mov	r0, r4
 800585e:	4629      	mov	r1, r5
 8005860:	f7fb f8ac 	bl	80009bc <__aeabi_dcmpeq>
 8005864:	b108      	cbz	r0, 800586a <__cvt+0x7a>
 8005866:	f8cd 901c 	str.w	r9, [sp, #28]
 800586a:	2230      	movs	r2, #48	@ 0x30
 800586c:	9b07      	ldr	r3, [sp, #28]
 800586e:	454b      	cmp	r3, r9
 8005870:	d31e      	bcc.n	80058b0 <__cvt+0xc0>
 8005872:	4638      	mov	r0, r7
 8005874:	9b07      	ldr	r3, [sp, #28]
 8005876:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8005878:	1bdb      	subs	r3, r3, r7
 800587a:	6013      	str	r3, [r2, #0]
 800587c:	b008      	add	sp, #32
 800587e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005882:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005886:	eb00 0906 	add.w	r9, r0, r6
 800588a:	d1e5      	bne.n	8005858 <__cvt+0x68>
 800588c:	7803      	ldrb	r3, [r0, #0]
 800588e:	2b30      	cmp	r3, #48	@ 0x30
 8005890:	d10a      	bne.n	80058a8 <__cvt+0xb8>
 8005892:	2200      	movs	r2, #0
 8005894:	2300      	movs	r3, #0
 8005896:	4620      	mov	r0, r4
 8005898:	4629      	mov	r1, r5
 800589a:	f7fb f88f 	bl	80009bc <__aeabi_dcmpeq>
 800589e:	b918      	cbnz	r0, 80058a8 <__cvt+0xb8>
 80058a0:	f1c6 0601 	rsb	r6, r6, #1
 80058a4:	f8ca 6000 	str.w	r6, [sl]
 80058a8:	f8da 3000 	ldr.w	r3, [sl]
 80058ac:	4499      	add	r9, r3
 80058ae:	e7d3      	b.n	8005858 <__cvt+0x68>
 80058b0:	1c59      	adds	r1, r3, #1
 80058b2:	9107      	str	r1, [sp, #28]
 80058b4:	701a      	strb	r2, [r3, #0]
 80058b6:	e7d9      	b.n	800586c <__cvt+0x7c>

080058b8 <__exponent>:
 80058b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80058ba:	2900      	cmp	r1, #0
 80058bc:	bfb6      	itet	lt
 80058be:	232d      	movlt	r3, #45	@ 0x2d
 80058c0:	232b      	movge	r3, #43	@ 0x2b
 80058c2:	4249      	neglt	r1, r1
 80058c4:	2909      	cmp	r1, #9
 80058c6:	7002      	strb	r2, [r0, #0]
 80058c8:	7043      	strb	r3, [r0, #1]
 80058ca:	dd29      	ble.n	8005920 <__exponent+0x68>
 80058cc:	f10d 0307 	add.w	r3, sp, #7
 80058d0:	461d      	mov	r5, r3
 80058d2:	270a      	movs	r7, #10
 80058d4:	fbb1 f6f7 	udiv	r6, r1, r7
 80058d8:	461a      	mov	r2, r3
 80058da:	fb07 1416 	mls	r4, r7, r6, r1
 80058de:	3430      	adds	r4, #48	@ 0x30
 80058e0:	f802 4c01 	strb.w	r4, [r2, #-1]
 80058e4:	460c      	mov	r4, r1
 80058e6:	2c63      	cmp	r4, #99	@ 0x63
 80058e8:	4631      	mov	r1, r6
 80058ea:	f103 33ff 	add.w	r3, r3, #4294967295
 80058ee:	dcf1      	bgt.n	80058d4 <__exponent+0x1c>
 80058f0:	3130      	adds	r1, #48	@ 0x30
 80058f2:	1e94      	subs	r4, r2, #2
 80058f4:	f803 1c01 	strb.w	r1, [r3, #-1]
 80058f8:	4623      	mov	r3, r4
 80058fa:	1c41      	adds	r1, r0, #1
 80058fc:	42ab      	cmp	r3, r5
 80058fe:	d30a      	bcc.n	8005916 <__exponent+0x5e>
 8005900:	f10d 0309 	add.w	r3, sp, #9
 8005904:	1a9b      	subs	r3, r3, r2
 8005906:	42ac      	cmp	r4, r5
 8005908:	bf88      	it	hi
 800590a:	2300      	movhi	r3, #0
 800590c:	3302      	adds	r3, #2
 800590e:	4403      	add	r3, r0
 8005910:	1a18      	subs	r0, r3, r0
 8005912:	b003      	add	sp, #12
 8005914:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005916:	f813 6b01 	ldrb.w	r6, [r3], #1
 800591a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800591e:	e7ed      	b.n	80058fc <__exponent+0x44>
 8005920:	2330      	movs	r3, #48	@ 0x30
 8005922:	3130      	adds	r1, #48	@ 0x30
 8005924:	7083      	strb	r3, [r0, #2]
 8005926:	70c1      	strb	r1, [r0, #3]
 8005928:	1d03      	adds	r3, r0, #4
 800592a:	e7f1      	b.n	8005910 <__exponent+0x58>

0800592c <_printf_float>:
 800592c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005930:	b091      	sub	sp, #68	@ 0x44
 8005932:	460c      	mov	r4, r1
 8005934:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8005938:	4616      	mov	r6, r2
 800593a:	461f      	mov	r7, r3
 800593c:	4605      	mov	r5, r0
 800593e:	f000 fcf3 	bl	8006328 <_localeconv_r>
 8005942:	6803      	ldr	r3, [r0, #0]
 8005944:	4618      	mov	r0, r3
 8005946:	9308      	str	r3, [sp, #32]
 8005948:	f7fa fc0c 	bl	8000164 <strlen>
 800594c:	2300      	movs	r3, #0
 800594e:	930e      	str	r3, [sp, #56]	@ 0x38
 8005950:	f8d8 3000 	ldr.w	r3, [r8]
 8005954:	9009      	str	r0, [sp, #36]	@ 0x24
 8005956:	3307      	adds	r3, #7
 8005958:	f023 0307 	bic.w	r3, r3, #7
 800595c:	f103 0208 	add.w	r2, r3, #8
 8005960:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005964:	f8d4 b000 	ldr.w	fp, [r4]
 8005968:	f8c8 2000 	str.w	r2, [r8]
 800596c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005970:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005974:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005976:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800597a:	f04f 32ff 	mov.w	r2, #4294967295
 800597e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005982:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005986:	4b9c      	ldr	r3, [pc, #624]	@ (8005bf8 <_printf_float+0x2cc>)
 8005988:	f7fb f84a 	bl	8000a20 <__aeabi_dcmpun>
 800598c:	bb70      	cbnz	r0, 80059ec <_printf_float+0xc0>
 800598e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005992:	f04f 32ff 	mov.w	r2, #4294967295
 8005996:	4b98      	ldr	r3, [pc, #608]	@ (8005bf8 <_printf_float+0x2cc>)
 8005998:	f7fb f824 	bl	80009e4 <__aeabi_dcmple>
 800599c:	bb30      	cbnz	r0, 80059ec <_printf_float+0xc0>
 800599e:	2200      	movs	r2, #0
 80059a0:	2300      	movs	r3, #0
 80059a2:	4640      	mov	r0, r8
 80059a4:	4649      	mov	r1, r9
 80059a6:	f7fb f813 	bl	80009d0 <__aeabi_dcmplt>
 80059aa:	b110      	cbz	r0, 80059b2 <_printf_float+0x86>
 80059ac:	232d      	movs	r3, #45	@ 0x2d
 80059ae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80059b2:	4a92      	ldr	r2, [pc, #584]	@ (8005bfc <_printf_float+0x2d0>)
 80059b4:	4b92      	ldr	r3, [pc, #584]	@ (8005c00 <_printf_float+0x2d4>)
 80059b6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80059ba:	bf94      	ite	ls
 80059bc:	4690      	movls	r8, r2
 80059be:	4698      	movhi	r8, r3
 80059c0:	2303      	movs	r3, #3
 80059c2:	f04f 0900 	mov.w	r9, #0
 80059c6:	6123      	str	r3, [r4, #16]
 80059c8:	f02b 0304 	bic.w	r3, fp, #4
 80059cc:	6023      	str	r3, [r4, #0]
 80059ce:	4633      	mov	r3, r6
 80059d0:	4621      	mov	r1, r4
 80059d2:	4628      	mov	r0, r5
 80059d4:	9700      	str	r7, [sp, #0]
 80059d6:	aa0f      	add	r2, sp, #60	@ 0x3c
 80059d8:	f000 f9d4 	bl	8005d84 <_printf_common>
 80059dc:	3001      	adds	r0, #1
 80059de:	f040 8090 	bne.w	8005b02 <_printf_float+0x1d6>
 80059e2:	f04f 30ff 	mov.w	r0, #4294967295
 80059e6:	b011      	add	sp, #68	@ 0x44
 80059e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059ec:	4642      	mov	r2, r8
 80059ee:	464b      	mov	r3, r9
 80059f0:	4640      	mov	r0, r8
 80059f2:	4649      	mov	r1, r9
 80059f4:	f7fb f814 	bl	8000a20 <__aeabi_dcmpun>
 80059f8:	b148      	cbz	r0, 8005a0e <_printf_float+0xe2>
 80059fa:	464b      	mov	r3, r9
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	bfb8      	it	lt
 8005a00:	232d      	movlt	r3, #45	@ 0x2d
 8005a02:	4a80      	ldr	r2, [pc, #512]	@ (8005c04 <_printf_float+0x2d8>)
 8005a04:	bfb8      	it	lt
 8005a06:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005a0a:	4b7f      	ldr	r3, [pc, #508]	@ (8005c08 <_printf_float+0x2dc>)
 8005a0c:	e7d3      	b.n	80059b6 <_printf_float+0x8a>
 8005a0e:	6863      	ldr	r3, [r4, #4]
 8005a10:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8005a14:	1c5a      	adds	r2, r3, #1
 8005a16:	d13f      	bne.n	8005a98 <_printf_float+0x16c>
 8005a18:	2306      	movs	r3, #6
 8005a1a:	6063      	str	r3, [r4, #4]
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8005a22:	6023      	str	r3, [r4, #0]
 8005a24:	9206      	str	r2, [sp, #24]
 8005a26:	aa0e      	add	r2, sp, #56	@ 0x38
 8005a28:	e9cd a204 	strd	sl, r2, [sp, #16]
 8005a2c:	aa0d      	add	r2, sp, #52	@ 0x34
 8005a2e:	9203      	str	r2, [sp, #12]
 8005a30:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8005a34:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005a38:	6863      	ldr	r3, [r4, #4]
 8005a3a:	4642      	mov	r2, r8
 8005a3c:	9300      	str	r3, [sp, #0]
 8005a3e:	4628      	mov	r0, r5
 8005a40:	464b      	mov	r3, r9
 8005a42:	910a      	str	r1, [sp, #40]	@ 0x28
 8005a44:	f7ff fed4 	bl	80057f0 <__cvt>
 8005a48:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005a4a:	4680      	mov	r8, r0
 8005a4c:	2947      	cmp	r1, #71	@ 0x47
 8005a4e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8005a50:	d128      	bne.n	8005aa4 <_printf_float+0x178>
 8005a52:	1cc8      	adds	r0, r1, #3
 8005a54:	db02      	blt.n	8005a5c <_printf_float+0x130>
 8005a56:	6863      	ldr	r3, [r4, #4]
 8005a58:	4299      	cmp	r1, r3
 8005a5a:	dd40      	ble.n	8005ade <_printf_float+0x1b2>
 8005a5c:	f1aa 0a02 	sub.w	sl, sl, #2
 8005a60:	fa5f fa8a 	uxtb.w	sl, sl
 8005a64:	4652      	mov	r2, sl
 8005a66:	3901      	subs	r1, #1
 8005a68:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005a6c:	910d      	str	r1, [sp, #52]	@ 0x34
 8005a6e:	f7ff ff23 	bl	80058b8 <__exponent>
 8005a72:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005a74:	4681      	mov	r9, r0
 8005a76:	1813      	adds	r3, r2, r0
 8005a78:	2a01      	cmp	r2, #1
 8005a7a:	6123      	str	r3, [r4, #16]
 8005a7c:	dc02      	bgt.n	8005a84 <_printf_float+0x158>
 8005a7e:	6822      	ldr	r2, [r4, #0]
 8005a80:	07d2      	lsls	r2, r2, #31
 8005a82:	d501      	bpl.n	8005a88 <_printf_float+0x15c>
 8005a84:	3301      	adds	r3, #1
 8005a86:	6123      	str	r3, [r4, #16]
 8005a88:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d09e      	beq.n	80059ce <_printf_float+0xa2>
 8005a90:	232d      	movs	r3, #45	@ 0x2d
 8005a92:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005a96:	e79a      	b.n	80059ce <_printf_float+0xa2>
 8005a98:	2947      	cmp	r1, #71	@ 0x47
 8005a9a:	d1bf      	bne.n	8005a1c <_printf_float+0xf0>
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d1bd      	bne.n	8005a1c <_printf_float+0xf0>
 8005aa0:	2301      	movs	r3, #1
 8005aa2:	e7ba      	b.n	8005a1a <_printf_float+0xee>
 8005aa4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005aa8:	d9dc      	bls.n	8005a64 <_printf_float+0x138>
 8005aaa:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005aae:	d118      	bne.n	8005ae2 <_printf_float+0x1b6>
 8005ab0:	2900      	cmp	r1, #0
 8005ab2:	6863      	ldr	r3, [r4, #4]
 8005ab4:	dd0b      	ble.n	8005ace <_printf_float+0x1a2>
 8005ab6:	6121      	str	r1, [r4, #16]
 8005ab8:	b913      	cbnz	r3, 8005ac0 <_printf_float+0x194>
 8005aba:	6822      	ldr	r2, [r4, #0]
 8005abc:	07d0      	lsls	r0, r2, #31
 8005abe:	d502      	bpl.n	8005ac6 <_printf_float+0x19a>
 8005ac0:	3301      	adds	r3, #1
 8005ac2:	440b      	add	r3, r1
 8005ac4:	6123      	str	r3, [r4, #16]
 8005ac6:	f04f 0900 	mov.w	r9, #0
 8005aca:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005acc:	e7dc      	b.n	8005a88 <_printf_float+0x15c>
 8005ace:	b913      	cbnz	r3, 8005ad6 <_printf_float+0x1aa>
 8005ad0:	6822      	ldr	r2, [r4, #0]
 8005ad2:	07d2      	lsls	r2, r2, #31
 8005ad4:	d501      	bpl.n	8005ada <_printf_float+0x1ae>
 8005ad6:	3302      	adds	r3, #2
 8005ad8:	e7f4      	b.n	8005ac4 <_printf_float+0x198>
 8005ada:	2301      	movs	r3, #1
 8005adc:	e7f2      	b.n	8005ac4 <_printf_float+0x198>
 8005ade:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005ae2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005ae4:	4299      	cmp	r1, r3
 8005ae6:	db05      	blt.n	8005af4 <_printf_float+0x1c8>
 8005ae8:	6823      	ldr	r3, [r4, #0]
 8005aea:	6121      	str	r1, [r4, #16]
 8005aec:	07d8      	lsls	r0, r3, #31
 8005aee:	d5ea      	bpl.n	8005ac6 <_printf_float+0x19a>
 8005af0:	1c4b      	adds	r3, r1, #1
 8005af2:	e7e7      	b.n	8005ac4 <_printf_float+0x198>
 8005af4:	2900      	cmp	r1, #0
 8005af6:	bfcc      	ite	gt
 8005af8:	2201      	movgt	r2, #1
 8005afa:	f1c1 0202 	rsble	r2, r1, #2
 8005afe:	4413      	add	r3, r2
 8005b00:	e7e0      	b.n	8005ac4 <_printf_float+0x198>
 8005b02:	6823      	ldr	r3, [r4, #0]
 8005b04:	055a      	lsls	r2, r3, #21
 8005b06:	d407      	bmi.n	8005b18 <_printf_float+0x1ec>
 8005b08:	6923      	ldr	r3, [r4, #16]
 8005b0a:	4642      	mov	r2, r8
 8005b0c:	4631      	mov	r1, r6
 8005b0e:	4628      	mov	r0, r5
 8005b10:	47b8      	blx	r7
 8005b12:	3001      	adds	r0, #1
 8005b14:	d12b      	bne.n	8005b6e <_printf_float+0x242>
 8005b16:	e764      	b.n	80059e2 <_printf_float+0xb6>
 8005b18:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005b1c:	f240 80dc 	bls.w	8005cd8 <_printf_float+0x3ac>
 8005b20:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005b24:	2200      	movs	r2, #0
 8005b26:	2300      	movs	r3, #0
 8005b28:	f7fa ff48 	bl	80009bc <__aeabi_dcmpeq>
 8005b2c:	2800      	cmp	r0, #0
 8005b2e:	d033      	beq.n	8005b98 <_printf_float+0x26c>
 8005b30:	2301      	movs	r3, #1
 8005b32:	4631      	mov	r1, r6
 8005b34:	4628      	mov	r0, r5
 8005b36:	4a35      	ldr	r2, [pc, #212]	@ (8005c0c <_printf_float+0x2e0>)
 8005b38:	47b8      	blx	r7
 8005b3a:	3001      	adds	r0, #1
 8005b3c:	f43f af51 	beq.w	80059e2 <_printf_float+0xb6>
 8005b40:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8005b44:	4543      	cmp	r3, r8
 8005b46:	db02      	blt.n	8005b4e <_printf_float+0x222>
 8005b48:	6823      	ldr	r3, [r4, #0]
 8005b4a:	07d8      	lsls	r0, r3, #31
 8005b4c:	d50f      	bpl.n	8005b6e <_printf_float+0x242>
 8005b4e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005b52:	4631      	mov	r1, r6
 8005b54:	4628      	mov	r0, r5
 8005b56:	47b8      	blx	r7
 8005b58:	3001      	adds	r0, #1
 8005b5a:	f43f af42 	beq.w	80059e2 <_printf_float+0xb6>
 8005b5e:	f04f 0900 	mov.w	r9, #0
 8005b62:	f108 38ff 	add.w	r8, r8, #4294967295
 8005b66:	f104 0a1a 	add.w	sl, r4, #26
 8005b6a:	45c8      	cmp	r8, r9
 8005b6c:	dc09      	bgt.n	8005b82 <_printf_float+0x256>
 8005b6e:	6823      	ldr	r3, [r4, #0]
 8005b70:	079b      	lsls	r3, r3, #30
 8005b72:	f100 8102 	bmi.w	8005d7a <_printf_float+0x44e>
 8005b76:	68e0      	ldr	r0, [r4, #12]
 8005b78:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005b7a:	4298      	cmp	r0, r3
 8005b7c:	bfb8      	it	lt
 8005b7e:	4618      	movlt	r0, r3
 8005b80:	e731      	b.n	80059e6 <_printf_float+0xba>
 8005b82:	2301      	movs	r3, #1
 8005b84:	4652      	mov	r2, sl
 8005b86:	4631      	mov	r1, r6
 8005b88:	4628      	mov	r0, r5
 8005b8a:	47b8      	blx	r7
 8005b8c:	3001      	adds	r0, #1
 8005b8e:	f43f af28 	beq.w	80059e2 <_printf_float+0xb6>
 8005b92:	f109 0901 	add.w	r9, r9, #1
 8005b96:	e7e8      	b.n	8005b6a <_printf_float+0x23e>
 8005b98:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	dc38      	bgt.n	8005c10 <_printf_float+0x2e4>
 8005b9e:	2301      	movs	r3, #1
 8005ba0:	4631      	mov	r1, r6
 8005ba2:	4628      	mov	r0, r5
 8005ba4:	4a19      	ldr	r2, [pc, #100]	@ (8005c0c <_printf_float+0x2e0>)
 8005ba6:	47b8      	blx	r7
 8005ba8:	3001      	adds	r0, #1
 8005baa:	f43f af1a 	beq.w	80059e2 <_printf_float+0xb6>
 8005bae:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8005bb2:	ea59 0303 	orrs.w	r3, r9, r3
 8005bb6:	d102      	bne.n	8005bbe <_printf_float+0x292>
 8005bb8:	6823      	ldr	r3, [r4, #0]
 8005bba:	07d9      	lsls	r1, r3, #31
 8005bbc:	d5d7      	bpl.n	8005b6e <_printf_float+0x242>
 8005bbe:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005bc2:	4631      	mov	r1, r6
 8005bc4:	4628      	mov	r0, r5
 8005bc6:	47b8      	blx	r7
 8005bc8:	3001      	adds	r0, #1
 8005bca:	f43f af0a 	beq.w	80059e2 <_printf_float+0xb6>
 8005bce:	f04f 0a00 	mov.w	sl, #0
 8005bd2:	f104 0b1a 	add.w	fp, r4, #26
 8005bd6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005bd8:	425b      	negs	r3, r3
 8005bda:	4553      	cmp	r3, sl
 8005bdc:	dc01      	bgt.n	8005be2 <_printf_float+0x2b6>
 8005bde:	464b      	mov	r3, r9
 8005be0:	e793      	b.n	8005b0a <_printf_float+0x1de>
 8005be2:	2301      	movs	r3, #1
 8005be4:	465a      	mov	r2, fp
 8005be6:	4631      	mov	r1, r6
 8005be8:	4628      	mov	r0, r5
 8005bea:	47b8      	blx	r7
 8005bec:	3001      	adds	r0, #1
 8005bee:	f43f aef8 	beq.w	80059e2 <_printf_float+0xb6>
 8005bf2:	f10a 0a01 	add.w	sl, sl, #1
 8005bf6:	e7ee      	b.n	8005bd6 <_printf_float+0x2aa>
 8005bf8:	7fefffff 	.word	0x7fefffff
 8005bfc:	080096d8 	.word	0x080096d8
 8005c00:	080096dc 	.word	0x080096dc
 8005c04:	080096e0 	.word	0x080096e0
 8005c08:	080096e4 	.word	0x080096e4
 8005c0c:	080096e8 	.word	0x080096e8
 8005c10:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005c12:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005c16:	4553      	cmp	r3, sl
 8005c18:	bfa8      	it	ge
 8005c1a:	4653      	movge	r3, sl
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	4699      	mov	r9, r3
 8005c20:	dc36      	bgt.n	8005c90 <_printf_float+0x364>
 8005c22:	f04f 0b00 	mov.w	fp, #0
 8005c26:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005c2a:	f104 021a 	add.w	r2, r4, #26
 8005c2e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005c30:	930a      	str	r3, [sp, #40]	@ 0x28
 8005c32:	eba3 0309 	sub.w	r3, r3, r9
 8005c36:	455b      	cmp	r3, fp
 8005c38:	dc31      	bgt.n	8005c9e <_printf_float+0x372>
 8005c3a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005c3c:	459a      	cmp	sl, r3
 8005c3e:	dc3a      	bgt.n	8005cb6 <_printf_float+0x38a>
 8005c40:	6823      	ldr	r3, [r4, #0]
 8005c42:	07da      	lsls	r2, r3, #31
 8005c44:	d437      	bmi.n	8005cb6 <_printf_float+0x38a>
 8005c46:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005c48:	ebaa 0903 	sub.w	r9, sl, r3
 8005c4c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005c4e:	ebaa 0303 	sub.w	r3, sl, r3
 8005c52:	4599      	cmp	r9, r3
 8005c54:	bfa8      	it	ge
 8005c56:	4699      	movge	r9, r3
 8005c58:	f1b9 0f00 	cmp.w	r9, #0
 8005c5c:	dc33      	bgt.n	8005cc6 <_printf_float+0x39a>
 8005c5e:	f04f 0800 	mov.w	r8, #0
 8005c62:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005c66:	f104 0b1a 	add.w	fp, r4, #26
 8005c6a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005c6c:	ebaa 0303 	sub.w	r3, sl, r3
 8005c70:	eba3 0309 	sub.w	r3, r3, r9
 8005c74:	4543      	cmp	r3, r8
 8005c76:	f77f af7a 	ble.w	8005b6e <_printf_float+0x242>
 8005c7a:	2301      	movs	r3, #1
 8005c7c:	465a      	mov	r2, fp
 8005c7e:	4631      	mov	r1, r6
 8005c80:	4628      	mov	r0, r5
 8005c82:	47b8      	blx	r7
 8005c84:	3001      	adds	r0, #1
 8005c86:	f43f aeac 	beq.w	80059e2 <_printf_float+0xb6>
 8005c8a:	f108 0801 	add.w	r8, r8, #1
 8005c8e:	e7ec      	b.n	8005c6a <_printf_float+0x33e>
 8005c90:	4642      	mov	r2, r8
 8005c92:	4631      	mov	r1, r6
 8005c94:	4628      	mov	r0, r5
 8005c96:	47b8      	blx	r7
 8005c98:	3001      	adds	r0, #1
 8005c9a:	d1c2      	bne.n	8005c22 <_printf_float+0x2f6>
 8005c9c:	e6a1      	b.n	80059e2 <_printf_float+0xb6>
 8005c9e:	2301      	movs	r3, #1
 8005ca0:	4631      	mov	r1, r6
 8005ca2:	4628      	mov	r0, r5
 8005ca4:	920a      	str	r2, [sp, #40]	@ 0x28
 8005ca6:	47b8      	blx	r7
 8005ca8:	3001      	adds	r0, #1
 8005caa:	f43f ae9a 	beq.w	80059e2 <_printf_float+0xb6>
 8005cae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005cb0:	f10b 0b01 	add.w	fp, fp, #1
 8005cb4:	e7bb      	b.n	8005c2e <_printf_float+0x302>
 8005cb6:	4631      	mov	r1, r6
 8005cb8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005cbc:	4628      	mov	r0, r5
 8005cbe:	47b8      	blx	r7
 8005cc0:	3001      	adds	r0, #1
 8005cc2:	d1c0      	bne.n	8005c46 <_printf_float+0x31a>
 8005cc4:	e68d      	b.n	80059e2 <_printf_float+0xb6>
 8005cc6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005cc8:	464b      	mov	r3, r9
 8005cca:	4631      	mov	r1, r6
 8005ccc:	4628      	mov	r0, r5
 8005cce:	4442      	add	r2, r8
 8005cd0:	47b8      	blx	r7
 8005cd2:	3001      	adds	r0, #1
 8005cd4:	d1c3      	bne.n	8005c5e <_printf_float+0x332>
 8005cd6:	e684      	b.n	80059e2 <_printf_float+0xb6>
 8005cd8:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005cdc:	f1ba 0f01 	cmp.w	sl, #1
 8005ce0:	dc01      	bgt.n	8005ce6 <_printf_float+0x3ba>
 8005ce2:	07db      	lsls	r3, r3, #31
 8005ce4:	d536      	bpl.n	8005d54 <_printf_float+0x428>
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	4642      	mov	r2, r8
 8005cea:	4631      	mov	r1, r6
 8005cec:	4628      	mov	r0, r5
 8005cee:	47b8      	blx	r7
 8005cf0:	3001      	adds	r0, #1
 8005cf2:	f43f ae76 	beq.w	80059e2 <_printf_float+0xb6>
 8005cf6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005cfa:	4631      	mov	r1, r6
 8005cfc:	4628      	mov	r0, r5
 8005cfe:	47b8      	blx	r7
 8005d00:	3001      	adds	r0, #1
 8005d02:	f43f ae6e 	beq.w	80059e2 <_printf_float+0xb6>
 8005d06:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	2300      	movs	r3, #0
 8005d0e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005d12:	f7fa fe53 	bl	80009bc <__aeabi_dcmpeq>
 8005d16:	b9c0      	cbnz	r0, 8005d4a <_printf_float+0x41e>
 8005d18:	4653      	mov	r3, sl
 8005d1a:	f108 0201 	add.w	r2, r8, #1
 8005d1e:	4631      	mov	r1, r6
 8005d20:	4628      	mov	r0, r5
 8005d22:	47b8      	blx	r7
 8005d24:	3001      	adds	r0, #1
 8005d26:	d10c      	bne.n	8005d42 <_printf_float+0x416>
 8005d28:	e65b      	b.n	80059e2 <_printf_float+0xb6>
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	465a      	mov	r2, fp
 8005d2e:	4631      	mov	r1, r6
 8005d30:	4628      	mov	r0, r5
 8005d32:	47b8      	blx	r7
 8005d34:	3001      	adds	r0, #1
 8005d36:	f43f ae54 	beq.w	80059e2 <_printf_float+0xb6>
 8005d3a:	f108 0801 	add.w	r8, r8, #1
 8005d3e:	45d0      	cmp	r8, sl
 8005d40:	dbf3      	blt.n	8005d2a <_printf_float+0x3fe>
 8005d42:	464b      	mov	r3, r9
 8005d44:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005d48:	e6e0      	b.n	8005b0c <_printf_float+0x1e0>
 8005d4a:	f04f 0800 	mov.w	r8, #0
 8005d4e:	f104 0b1a 	add.w	fp, r4, #26
 8005d52:	e7f4      	b.n	8005d3e <_printf_float+0x412>
 8005d54:	2301      	movs	r3, #1
 8005d56:	4642      	mov	r2, r8
 8005d58:	e7e1      	b.n	8005d1e <_printf_float+0x3f2>
 8005d5a:	2301      	movs	r3, #1
 8005d5c:	464a      	mov	r2, r9
 8005d5e:	4631      	mov	r1, r6
 8005d60:	4628      	mov	r0, r5
 8005d62:	47b8      	blx	r7
 8005d64:	3001      	adds	r0, #1
 8005d66:	f43f ae3c 	beq.w	80059e2 <_printf_float+0xb6>
 8005d6a:	f108 0801 	add.w	r8, r8, #1
 8005d6e:	68e3      	ldr	r3, [r4, #12]
 8005d70:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8005d72:	1a5b      	subs	r3, r3, r1
 8005d74:	4543      	cmp	r3, r8
 8005d76:	dcf0      	bgt.n	8005d5a <_printf_float+0x42e>
 8005d78:	e6fd      	b.n	8005b76 <_printf_float+0x24a>
 8005d7a:	f04f 0800 	mov.w	r8, #0
 8005d7e:	f104 0919 	add.w	r9, r4, #25
 8005d82:	e7f4      	b.n	8005d6e <_printf_float+0x442>

08005d84 <_printf_common>:
 8005d84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d88:	4616      	mov	r6, r2
 8005d8a:	4698      	mov	r8, r3
 8005d8c:	688a      	ldr	r2, [r1, #8]
 8005d8e:	690b      	ldr	r3, [r1, #16]
 8005d90:	4607      	mov	r7, r0
 8005d92:	4293      	cmp	r3, r2
 8005d94:	bfb8      	it	lt
 8005d96:	4613      	movlt	r3, r2
 8005d98:	6033      	str	r3, [r6, #0]
 8005d9a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005d9e:	460c      	mov	r4, r1
 8005da0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005da4:	b10a      	cbz	r2, 8005daa <_printf_common+0x26>
 8005da6:	3301      	adds	r3, #1
 8005da8:	6033      	str	r3, [r6, #0]
 8005daa:	6823      	ldr	r3, [r4, #0]
 8005dac:	0699      	lsls	r1, r3, #26
 8005dae:	bf42      	ittt	mi
 8005db0:	6833      	ldrmi	r3, [r6, #0]
 8005db2:	3302      	addmi	r3, #2
 8005db4:	6033      	strmi	r3, [r6, #0]
 8005db6:	6825      	ldr	r5, [r4, #0]
 8005db8:	f015 0506 	ands.w	r5, r5, #6
 8005dbc:	d106      	bne.n	8005dcc <_printf_common+0x48>
 8005dbe:	f104 0a19 	add.w	sl, r4, #25
 8005dc2:	68e3      	ldr	r3, [r4, #12]
 8005dc4:	6832      	ldr	r2, [r6, #0]
 8005dc6:	1a9b      	subs	r3, r3, r2
 8005dc8:	42ab      	cmp	r3, r5
 8005dca:	dc2b      	bgt.n	8005e24 <_printf_common+0xa0>
 8005dcc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005dd0:	6822      	ldr	r2, [r4, #0]
 8005dd2:	3b00      	subs	r3, #0
 8005dd4:	bf18      	it	ne
 8005dd6:	2301      	movne	r3, #1
 8005dd8:	0692      	lsls	r2, r2, #26
 8005dda:	d430      	bmi.n	8005e3e <_printf_common+0xba>
 8005ddc:	4641      	mov	r1, r8
 8005dde:	4638      	mov	r0, r7
 8005de0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005de4:	47c8      	blx	r9
 8005de6:	3001      	adds	r0, #1
 8005de8:	d023      	beq.n	8005e32 <_printf_common+0xae>
 8005dea:	6823      	ldr	r3, [r4, #0]
 8005dec:	6922      	ldr	r2, [r4, #16]
 8005dee:	f003 0306 	and.w	r3, r3, #6
 8005df2:	2b04      	cmp	r3, #4
 8005df4:	bf14      	ite	ne
 8005df6:	2500      	movne	r5, #0
 8005df8:	6833      	ldreq	r3, [r6, #0]
 8005dfa:	f04f 0600 	mov.w	r6, #0
 8005dfe:	bf08      	it	eq
 8005e00:	68e5      	ldreq	r5, [r4, #12]
 8005e02:	f104 041a 	add.w	r4, r4, #26
 8005e06:	bf08      	it	eq
 8005e08:	1aed      	subeq	r5, r5, r3
 8005e0a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005e0e:	bf08      	it	eq
 8005e10:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005e14:	4293      	cmp	r3, r2
 8005e16:	bfc4      	itt	gt
 8005e18:	1a9b      	subgt	r3, r3, r2
 8005e1a:	18ed      	addgt	r5, r5, r3
 8005e1c:	42b5      	cmp	r5, r6
 8005e1e:	d11a      	bne.n	8005e56 <_printf_common+0xd2>
 8005e20:	2000      	movs	r0, #0
 8005e22:	e008      	b.n	8005e36 <_printf_common+0xb2>
 8005e24:	2301      	movs	r3, #1
 8005e26:	4652      	mov	r2, sl
 8005e28:	4641      	mov	r1, r8
 8005e2a:	4638      	mov	r0, r7
 8005e2c:	47c8      	blx	r9
 8005e2e:	3001      	adds	r0, #1
 8005e30:	d103      	bne.n	8005e3a <_printf_common+0xb6>
 8005e32:	f04f 30ff 	mov.w	r0, #4294967295
 8005e36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e3a:	3501      	adds	r5, #1
 8005e3c:	e7c1      	b.n	8005dc2 <_printf_common+0x3e>
 8005e3e:	2030      	movs	r0, #48	@ 0x30
 8005e40:	18e1      	adds	r1, r4, r3
 8005e42:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005e46:	1c5a      	adds	r2, r3, #1
 8005e48:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005e4c:	4422      	add	r2, r4
 8005e4e:	3302      	adds	r3, #2
 8005e50:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005e54:	e7c2      	b.n	8005ddc <_printf_common+0x58>
 8005e56:	2301      	movs	r3, #1
 8005e58:	4622      	mov	r2, r4
 8005e5a:	4641      	mov	r1, r8
 8005e5c:	4638      	mov	r0, r7
 8005e5e:	47c8      	blx	r9
 8005e60:	3001      	adds	r0, #1
 8005e62:	d0e6      	beq.n	8005e32 <_printf_common+0xae>
 8005e64:	3601      	adds	r6, #1
 8005e66:	e7d9      	b.n	8005e1c <_printf_common+0x98>

08005e68 <_printf_i>:
 8005e68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005e6c:	7e0f      	ldrb	r7, [r1, #24]
 8005e6e:	4691      	mov	r9, r2
 8005e70:	2f78      	cmp	r7, #120	@ 0x78
 8005e72:	4680      	mov	r8, r0
 8005e74:	460c      	mov	r4, r1
 8005e76:	469a      	mov	sl, r3
 8005e78:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005e7a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005e7e:	d807      	bhi.n	8005e90 <_printf_i+0x28>
 8005e80:	2f62      	cmp	r7, #98	@ 0x62
 8005e82:	d80a      	bhi.n	8005e9a <_printf_i+0x32>
 8005e84:	2f00      	cmp	r7, #0
 8005e86:	f000 80d3 	beq.w	8006030 <_printf_i+0x1c8>
 8005e8a:	2f58      	cmp	r7, #88	@ 0x58
 8005e8c:	f000 80ba 	beq.w	8006004 <_printf_i+0x19c>
 8005e90:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005e94:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005e98:	e03a      	b.n	8005f10 <_printf_i+0xa8>
 8005e9a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005e9e:	2b15      	cmp	r3, #21
 8005ea0:	d8f6      	bhi.n	8005e90 <_printf_i+0x28>
 8005ea2:	a101      	add	r1, pc, #4	@ (adr r1, 8005ea8 <_printf_i+0x40>)
 8005ea4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005ea8:	08005f01 	.word	0x08005f01
 8005eac:	08005f15 	.word	0x08005f15
 8005eb0:	08005e91 	.word	0x08005e91
 8005eb4:	08005e91 	.word	0x08005e91
 8005eb8:	08005e91 	.word	0x08005e91
 8005ebc:	08005e91 	.word	0x08005e91
 8005ec0:	08005f15 	.word	0x08005f15
 8005ec4:	08005e91 	.word	0x08005e91
 8005ec8:	08005e91 	.word	0x08005e91
 8005ecc:	08005e91 	.word	0x08005e91
 8005ed0:	08005e91 	.word	0x08005e91
 8005ed4:	08006017 	.word	0x08006017
 8005ed8:	08005f3f 	.word	0x08005f3f
 8005edc:	08005fd1 	.word	0x08005fd1
 8005ee0:	08005e91 	.word	0x08005e91
 8005ee4:	08005e91 	.word	0x08005e91
 8005ee8:	08006039 	.word	0x08006039
 8005eec:	08005e91 	.word	0x08005e91
 8005ef0:	08005f3f 	.word	0x08005f3f
 8005ef4:	08005e91 	.word	0x08005e91
 8005ef8:	08005e91 	.word	0x08005e91
 8005efc:	08005fd9 	.word	0x08005fd9
 8005f00:	6833      	ldr	r3, [r6, #0]
 8005f02:	1d1a      	adds	r2, r3, #4
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	6032      	str	r2, [r6, #0]
 8005f08:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005f0c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005f10:	2301      	movs	r3, #1
 8005f12:	e09e      	b.n	8006052 <_printf_i+0x1ea>
 8005f14:	6833      	ldr	r3, [r6, #0]
 8005f16:	6820      	ldr	r0, [r4, #0]
 8005f18:	1d19      	adds	r1, r3, #4
 8005f1a:	6031      	str	r1, [r6, #0]
 8005f1c:	0606      	lsls	r6, r0, #24
 8005f1e:	d501      	bpl.n	8005f24 <_printf_i+0xbc>
 8005f20:	681d      	ldr	r5, [r3, #0]
 8005f22:	e003      	b.n	8005f2c <_printf_i+0xc4>
 8005f24:	0645      	lsls	r5, r0, #25
 8005f26:	d5fb      	bpl.n	8005f20 <_printf_i+0xb8>
 8005f28:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005f2c:	2d00      	cmp	r5, #0
 8005f2e:	da03      	bge.n	8005f38 <_printf_i+0xd0>
 8005f30:	232d      	movs	r3, #45	@ 0x2d
 8005f32:	426d      	negs	r5, r5
 8005f34:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005f38:	230a      	movs	r3, #10
 8005f3a:	4859      	ldr	r0, [pc, #356]	@ (80060a0 <_printf_i+0x238>)
 8005f3c:	e011      	b.n	8005f62 <_printf_i+0xfa>
 8005f3e:	6821      	ldr	r1, [r4, #0]
 8005f40:	6833      	ldr	r3, [r6, #0]
 8005f42:	0608      	lsls	r0, r1, #24
 8005f44:	f853 5b04 	ldr.w	r5, [r3], #4
 8005f48:	d402      	bmi.n	8005f50 <_printf_i+0xe8>
 8005f4a:	0649      	lsls	r1, r1, #25
 8005f4c:	bf48      	it	mi
 8005f4e:	b2ad      	uxthmi	r5, r5
 8005f50:	2f6f      	cmp	r7, #111	@ 0x6f
 8005f52:	6033      	str	r3, [r6, #0]
 8005f54:	bf14      	ite	ne
 8005f56:	230a      	movne	r3, #10
 8005f58:	2308      	moveq	r3, #8
 8005f5a:	4851      	ldr	r0, [pc, #324]	@ (80060a0 <_printf_i+0x238>)
 8005f5c:	2100      	movs	r1, #0
 8005f5e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005f62:	6866      	ldr	r6, [r4, #4]
 8005f64:	2e00      	cmp	r6, #0
 8005f66:	bfa8      	it	ge
 8005f68:	6821      	ldrge	r1, [r4, #0]
 8005f6a:	60a6      	str	r6, [r4, #8]
 8005f6c:	bfa4      	itt	ge
 8005f6e:	f021 0104 	bicge.w	r1, r1, #4
 8005f72:	6021      	strge	r1, [r4, #0]
 8005f74:	b90d      	cbnz	r5, 8005f7a <_printf_i+0x112>
 8005f76:	2e00      	cmp	r6, #0
 8005f78:	d04b      	beq.n	8006012 <_printf_i+0x1aa>
 8005f7a:	4616      	mov	r6, r2
 8005f7c:	fbb5 f1f3 	udiv	r1, r5, r3
 8005f80:	fb03 5711 	mls	r7, r3, r1, r5
 8005f84:	5dc7      	ldrb	r7, [r0, r7]
 8005f86:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005f8a:	462f      	mov	r7, r5
 8005f8c:	42bb      	cmp	r3, r7
 8005f8e:	460d      	mov	r5, r1
 8005f90:	d9f4      	bls.n	8005f7c <_printf_i+0x114>
 8005f92:	2b08      	cmp	r3, #8
 8005f94:	d10b      	bne.n	8005fae <_printf_i+0x146>
 8005f96:	6823      	ldr	r3, [r4, #0]
 8005f98:	07df      	lsls	r7, r3, #31
 8005f9a:	d508      	bpl.n	8005fae <_printf_i+0x146>
 8005f9c:	6923      	ldr	r3, [r4, #16]
 8005f9e:	6861      	ldr	r1, [r4, #4]
 8005fa0:	4299      	cmp	r1, r3
 8005fa2:	bfde      	ittt	le
 8005fa4:	2330      	movle	r3, #48	@ 0x30
 8005fa6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005faa:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005fae:	1b92      	subs	r2, r2, r6
 8005fb0:	6122      	str	r2, [r4, #16]
 8005fb2:	464b      	mov	r3, r9
 8005fb4:	4621      	mov	r1, r4
 8005fb6:	4640      	mov	r0, r8
 8005fb8:	f8cd a000 	str.w	sl, [sp]
 8005fbc:	aa03      	add	r2, sp, #12
 8005fbe:	f7ff fee1 	bl	8005d84 <_printf_common>
 8005fc2:	3001      	adds	r0, #1
 8005fc4:	d14a      	bne.n	800605c <_printf_i+0x1f4>
 8005fc6:	f04f 30ff 	mov.w	r0, #4294967295
 8005fca:	b004      	add	sp, #16
 8005fcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fd0:	6823      	ldr	r3, [r4, #0]
 8005fd2:	f043 0320 	orr.w	r3, r3, #32
 8005fd6:	6023      	str	r3, [r4, #0]
 8005fd8:	2778      	movs	r7, #120	@ 0x78
 8005fda:	4832      	ldr	r0, [pc, #200]	@ (80060a4 <_printf_i+0x23c>)
 8005fdc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005fe0:	6823      	ldr	r3, [r4, #0]
 8005fe2:	6831      	ldr	r1, [r6, #0]
 8005fe4:	061f      	lsls	r7, r3, #24
 8005fe6:	f851 5b04 	ldr.w	r5, [r1], #4
 8005fea:	d402      	bmi.n	8005ff2 <_printf_i+0x18a>
 8005fec:	065f      	lsls	r7, r3, #25
 8005fee:	bf48      	it	mi
 8005ff0:	b2ad      	uxthmi	r5, r5
 8005ff2:	6031      	str	r1, [r6, #0]
 8005ff4:	07d9      	lsls	r1, r3, #31
 8005ff6:	bf44      	itt	mi
 8005ff8:	f043 0320 	orrmi.w	r3, r3, #32
 8005ffc:	6023      	strmi	r3, [r4, #0]
 8005ffe:	b11d      	cbz	r5, 8006008 <_printf_i+0x1a0>
 8006000:	2310      	movs	r3, #16
 8006002:	e7ab      	b.n	8005f5c <_printf_i+0xf4>
 8006004:	4826      	ldr	r0, [pc, #152]	@ (80060a0 <_printf_i+0x238>)
 8006006:	e7e9      	b.n	8005fdc <_printf_i+0x174>
 8006008:	6823      	ldr	r3, [r4, #0]
 800600a:	f023 0320 	bic.w	r3, r3, #32
 800600e:	6023      	str	r3, [r4, #0]
 8006010:	e7f6      	b.n	8006000 <_printf_i+0x198>
 8006012:	4616      	mov	r6, r2
 8006014:	e7bd      	b.n	8005f92 <_printf_i+0x12a>
 8006016:	6833      	ldr	r3, [r6, #0]
 8006018:	6825      	ldr	r5, [r4, #0]
 800601a:	1d18      	adds	r0, r3, #4
 800601c:	6961      	ldr	r1, [r4, #20]
 800601e:	6030      	str	r0, [r6, #0]
 8006020:	062e      	lsls	r6, r5, #24
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	d501      	bpl.n	800602a <_printf_i+0x1c2>
 8006026:	6019      	str	r1, [r3, #0]
 8006028:	e002      	b.n	8006030 <_printf_i+0x1c8>
 800602a:	0668      	lsls	r0, r5, #25
 800602c:	d5fb      	bpl.n	8006026 <_printf_i+0x1be>
 800602e:	8019      	strh	r1, [r3, #0]
 8006030:	2300      	movs	r3, #0
 8006032:	4616      	mov	r6, r2
 8006034:	6123      	str	r3, [r4, #16]
 8006036:	e7bc      	b.n	8005fb2 <_printf_i+0x14a>
 8006038:	6833      	ldr	r3, [r6, #0]
 800603a:	2100      	movs	r1, #0
 800603c:	1d1a      	adds	r2, r3, #4
 800603e:	6032      	str	r2, [r6, #0]
 8006040:	681e      	ldr	r6, [r3, #0]
 8006042:	6862      	ldr	r2, [r4, #4]
 8006044:	4630      	mov	r0, r6
 8006046:	f000 f9f6 	bl	8006436 <memchr>
 800604a:	b108      	cbz	r0, 8006050 <_printf_i+0x1e8>
 800604c:	1b80      	subs	r0, r0, r6
 800604e:	6060      	str	r0, [r4, #4]
 8006050:	6863      	ldr	r3, [r4, #4]
 8006052:	6123      	str	r3, [r4, #16]
 8006054:	2300      	movs	r3, #0
 8006056:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800605a:	e7aa      	b.n	8005fb2 <_printf_i+0x14a>
 800605c:	4632      	mov	r2, r6
 800605e:	4649      	mov	r1, r9
 8006060:	4640      	mov	r0, r8
 8006062:	6923      	ldr	r3, [r4, #16]
 8006064:	47d0      	blx	sl
 8006066:	3001      	adds	r0, #1
 8006068:	d0ad      	beq.n	8005fc6 <_printf_i+0x15e>
 800606a:	6823      	ldr	r3, [r4, #0]
 800606c:	079b      	lsls	r3, r3, #30
 800606e:	d413      	bmi.n	8006098 <_printf_i+0x230>
 8006070:	68e0      	ldr	r0, [r4, #12]
 8006072:	9b03      	ldr	r3, [sp, #12]
 8006074:	4298      	cmp	r0, r3
 8006076:	bfb8      	it	lt
 8006078:	4618      	movlt	r0, r3
 800607a:	e7a6      	b.n	8005fca <_printf_i+0x162>
 800607c:	2301      	movs	r3, #1
 800607e:	4632      	mov	r2, r6
 8006080:	4649      	mov	r1, r9
 8006082:	4640      	mov	r0, r8
 8006084:	47d0      	blx	sl
 8006086:	3001      	adds	r0, #1
 8006088:	d09d      	beq.n	8005fc6 <_printf_i+0x15e>
 800608a:	3501      	adds	r5, #1
 800608c:	68e3      	ldr	r3, [r4, #12]
 800608e:	9903      	ldr	r1, [sp, #12]
 8006090:	1a5b      	subs	r3, r3, r1
 8006092:	42ab      	cmp	r3, r5
 8006094:	dcf2      	bgt.n	800607c <_printf_i+0x214>
 8006096:	e7eb      	b.n	8006070 <_printf_i+0x208>
 8006098:	2500      	movs	r5, #0
 800609a:	f104 0619 	add.w	r6, r4, #25
 800609e:	e7f5      	b.n	800608c <_printf_i+0x224>
 80060a0:	080096ea 	.word	0x080096ea
 80060a4:	080096fb 	.word	0x080096fb

080060a8 <std>:
 80060a8:	2300      	movs	r3, #0
 80060aa:	b510      	push	{r4, lr}
 80060ac:	4604      	mov	r4, r0
 80060ae:	e9c0 3300 	strd	r3, r3, [r0]
 80060b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80060b6:	6083      	str	r3, [r0, #8]
 80060b8:	8181      	strh	r1, [r0, #12]
 80060ba:	6643      	str	r3, [r0, #100]	@ 0x64
 80060bc:	81c2      	strh	r2, [r0, #14]
 80060be:	6183      	str	r3, [r0, #24]
 80060c0:	4619      	mov	r1, r3
 80060c2:	2208      	movs	r2, #8
 80060c4:	305c      	adds	r0, #92	@ 0x5c
 80060c6:	f000 f914 	bl	80062f2 <memset>
 80060ca:	4b0d      	ldr	r3, [pc, #52]	@ (8006100 <std+0x58>)
 80060cc:	6224      	str	r4, [r4, #32]
 80060ce:	6263      	str	r3, [r4, #36]	@ 0x24
 80060d0:	4b0c      	ldr	r3, [pc, #48]	@ (8006104 <std+0x5c>)
 80060d2:	62a3      	str	r3, [r4, #40]	@ 0x28
 80060d4:	4b0c      	ldr	r3, [pc, #48]	@ (8006108 <std+0x60>)
 80060d6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80060d8:	4b0c      	ldr	r3, [pc, #48]	@ (800610c <std+0x64>)
 80060da:	6323      	str	r3, [r4, #48]	@ 0x30
 80060dc:	4b0c      	ldr	r3, [pc, #48]	@ (8006110 <std+0x68>)
 80060de:	429c      	cmp	r4, r3
 80060e0:	d006      	beq.n	80060f0 <std+0x48>
 80060e2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80060e6:	4294      	cmp	r4, r2
 80060e8:	d002      	beq.n	80060f0 <std+0x48>
 80060ea:	33d0      	adds	r3, #208	@ 0xd0
 80060ec:	429c      	cmp	r4, r3
 80060ee:	d105      	bne.n	80060fc <std+0x54>
 80060f0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80060f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80060f8:	f000 b99a 	b.w	8006430 <__retarget_lock_init_recursive>
 80060fc:	bd10      	pop	{r4, pc}
 80060fe:	bf00      	nop
 8006100:	0800626d 	.word	0x0800626d
 8006104:	0800628f 	.word	0x0800628f
 8006108:	080062c7 	.word	0x080062c7
 800610c:	080062eb 	.word	0x080062eb
 8006110:	20000698 	.word	0x20000698

08006114 <stdio_exit_handler>:
 8006114:	4a02      	ldr	r2, [pc, #8]	@ (8006120 <stdio_exit_handler+0xc>)
 8006116:	4903      	ldr	r1, [pc, #12]	@ (8006124 <stdio_exit_handler+0x10>)
 8006118:	4803      	ldr	r0, [pc, #12]	@ (8006128 <stdio_exit_handler+0x14>)
 800611a:	f000 b869 	b.w	80061f0 <_fwalk_sglue>
 800611e:	bf00      	nop
 8006120:	20000088 	.word	0x20000088
 8006124:	0800855d 	.word	0x0800855d
 8006128:	20000204 	.word	0x20000204

0800612c <cleanup_stdio>:
 800612c:	6841      	ldr	r1, [r0, #4]
 800612e:	4b0c      	ldr	r3, [pc, #48]	@ (8006160 <cleanup_stdio+0x34>)
 8006130:	b510      	push	{r4, lr}
 8006132:	4299      	cmp	r1, r3
 8006134:	4604      	mov	r4, r0
 8006136:	d001      	beq.n	800613c <cleanup_stdio+0x10>
 8006138:	f002 fa10 	bl	800855c <_fflush_r>
 800613c:	68a1      	ldr	r1, [r4, #8]
 800613e:	4b09      	ldr	r3, [pc, #36]	@ (8006164 <cleanup_stdio+0x38>)
 8006140:	4299      	cmp	r1, r3
 8006142:	d002      	beq.n	800614a <cleanup_stdio+0x1e>
 8006144:	4620      	mov	r0, r4
 8006146:	f002 fa09 	bl	800855c <_fflush_r>
 800614a:	68e1      	ldr	r1, [r4, #12]
 800614c:	4b06      	ldr	r3, [pc, #24]	@ (8006168 <cleanup_stdio+0x3c>)
 800614e:	4299      	cmp	r1, r3
 8006150:	d004      	beq.n	800615c <cleanup_stdio+0x30>
 8006152:	4620      	mov	r0, r4
 8006154:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006158:	f002 ba00 	b.w	800855c <_fflush_r>
 800615c:	bd10      	pop	{r4, pc}
 800615e:	bf00      	nop
 8006160:	20000698 	.word	0x20000698
 8006164:	20000700 	.word	0x20000700
 8006168:	20000768 	.word	0x20000768

0800616c <global_stdio_init.part.0>:
 800616c:	b510      	push	{r4, lr}
 800616e:	4b0b      	ldr	r3, [pc, #44]	@ (800619c <global_stdio_init.part.0+0x30>)
 8006170:	4c0b      	ldr	r4, [pc, #44]	@ (80061a0 <global_stdio_init.part.0+0x34>)
 8006172:	4a0c      	ldr	r2, [pc, #48]	@ (80061a4 <global_stdio_init.part.0+0x38>)
 8006174:	4620      	mov	r0, r4
 8006176:	601a      	str	r2, [r3, #0]
 8006178:	2104      	movs	r1, #4
 800617a:	2200      	movs	r2, #0
 800617c:	f7ff ff94 	bl	80060a8 <std>
 8006180:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006184:	2201      	movs	r2, #1
 8006186:	2109      	movs	r1, #9
 8006188:	f7ff ff8e 	bl	80060a8 <std>
 800618c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006190:	2202      	movs	r2, #2
 8006192:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006196:	2112      	movs	r1, #18
 8006198:	f7ff bf86 	b.w	80060a8 <std>
 800619c:	200007d0 	.word	0x200007d0
 80061a0:	20000698 	.word	0x20000698
 80061a4:	08006115 	.word	0x08006115

080061a8 <__sfp_lock_acquire>:
 80061a8:	4801      	ldr	r0, [pc, #4]	@ (80061b0 <__sfp_lock_acquire+0x8>)
 80061aa:	f000 b942 	b.w	8006432 <__retarget_lock_acquire_recursive>
 80061ae:	bf00      	nop
 80061b0:	200007d9 	.word	0x200007d9

080061b4 <__sfp_lock_release>:
 80061b4:	4801      	ldr	r0, [pc, #4]	@ (80061bc <__sfp_lock_release+0x8>)
 80061b6:	f000 b93d 	b.w	8006434 <__retarget_lock_release_recursive>
 80061ba:	bf00      	nop
 80061bc:	200007d9 	.word	0x200007d9

080061c0 <__sinit>:
 80061c0:	b510      	push	{r4, lr}
 80061c2:	4604      	mov	r4, r0
 80061c4:	f7ff fff0 	bl	80061a8 <__sfp_lock_acquire>
 80061c8:	6a23      	ldr	r3, [r4, #32]
 80061ca:	b11b      	cbz	r3, 80061d4 <__sinit+0x14>
 80061cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80061d0:	f7ff bff0 	b.w	80061b4 <__sfp_lock_release>
 80061d4:	4b04      	ldr	r3, [pc, #16]	@ (80061e8 <__sinit+0x28>)
 80061d6:	6223      	str	r3, [r4, #32]
 80061d8:	4b04      	ldr	r3, [pc, #16]	@ (80061ec <__sinit+0x2c>)
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d1f5      	bne.n	80061cc <__sinit+0xc>
 80061e0:	f7ff ffc4 	bl	800616c <global_stdio_init.part.0>
 80061e4:	e7f2      	b.n	80061cc <__sinit+0xc>
 80061e6:	bf00      	nop
 80061e8:	0800612d 	.word	0x0800612d
 80061ec:	200007d0 	.word	0x200007d0

080061f0 <_fwalk_sglue>:
 80061f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80061f4:	4607      	mov	r7, r0
 80061f6:	4688      	mov	r8, r1
 80061f8:	4614      	mov	r4, r2
 80061fa:	2600      	movs	r6, #0
 80061fc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006200:	f1b9 0901 	subs.w	r9, r9, #1
 8006204:	d505      	bpl.n	8006212 <_fwalk_sglue+0x22>
 8006206:	6824      	ldr	r4, [r4, #0]
 8006208:	2c00      	cmp	r4, #0
 800620a:	d1f7      	bne.n	80061fc <_fwalk_sglue+0xc>
 800620c:	4630      	mov	r0, r6
 800620e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006212:	89ab      	ldrh	r3, [r5, #12]
 8006214:	2b01      	cmp	r3, #1
 8006216:	d907      	bls.n	8006228 <_fwalk_sglue+0x38>
 8006218:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800621c:	3301      	adds	r3, #1
 800621e:	d003      	beq.n	8006228 <_fwalk_sglue+0x38>
 8006220:	4629      	mov	r1, r5
 8006222:	4638      	mov	r0, r7
 8006224:	47c0      	blx	r8
 8006226:	4306      	orrs	r6, r0
 8006228:	3568      	adds	r5, #104	@ 0x68
 800622a:	e7e9      	b.n	8006200 <_fwalk_sglue+0x10>

0800622c <siprintf>:
 800622c:	b40e      	push	{r1, r2, r3}
 800622e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006232:	b500      	push	{lr}
 8006234:	b09c      	sub	sp, #112	@ 0x70
 8006236:	ab1d      	add	r3, sp, #116	@ 0x74
 8006238:	9002      	str	r0, [sp, #8]
 800623a:	9006      	str	r0, [sp, #24]
 800623c:	9107      	str	r1, [sp, #28]
 800623e:	9104      	str	r1, [sp, #16]
 8006240:	4808      	ldr	r0, [pc, #32]	@ (8006264 <siprintf+0x38>)
 8006242:	4909      	ldr	r1, [pc, #36]	@ (8006268 <siprintf+0x3c>)
 8006244:	f853 2b04 	ldr.w	r2, [r3], #4
 8006248:	9105      	str	r1, [sp, #20]
 800624a:	6800      	ldr	r0, [r0, #0]
 800624c:	a902      	add	r1, sp, #8
 800624e:	9301      	str	r3, [sp, #4]
 8006250:	f002 f808 	bl	8008264 <_svfiprintf_r>
 8006254:	2200      	movs	r2, #0
 8006256:	9b02      	ldr	r3, [sp, #8]
 8006258:	701a      	strb	r2, [r3, #0]
 800625a:	b01c      	add	sp, #112	@ 0x70
 800625c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006260:	b003      	add	sp, #12
 8006262:	4770      	bx	lr
 8006264:	20000200 	.word	0x20000200
 8006268:	ffff0208 	.word	0xffff0208

0800626c <__sread>:
 800626c:	b510      	push	{r4, lr}
 800626e:	460c      	mov	r4, r1
 8006270:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006274:	f000 f87e 	bl	8006374 <_read_r>
 8006278:	2800      	cmp	r0, #0
 800627a:	bfab      	itete	ge
 800627c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800627e:	89a3      	ldrhlt	r3, [r4, #12]
 8006280:	181b      	addge	r3, r3, r0
 8006282:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006286:	bfac      	ite	ge
 8006288:	6563      	strge	r3, [r4, #84]	@ 0x54
 800628a:	81a3      	strhlt	r3, [r4, #12]
 800628c:	bd10      	pop	{r4, pc}

0800628e <__swrite>:
 800628e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006292:	461f      	mov	r7, r3
 8006294:	898b      	ldrh	r3, [r1, #12]
 8006296:	4605      	mov	r5, r0
 8006298:	05db      	lsls	r3, r3, #23
 800629a:	460c      	mov	r4, r1
 800629c:	4616      	mov	r6, r2
 800629e:	d505      	bpl.n	80062ac <__swrite+0x1e>
 80062a0:	2302      	movs	r3, #2
 80062a2:	2200      	movs	r2, #0
 80062a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062a8:	f000 f852 	bl	8006350 <_lseek_r>
 80062ac:	89a3      	ldrh	r3, [r4, #12]
 80062ae:	4632      	mov	r2, r6
 80062b0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80062b4:	81a3      	strh	r3, [r4, #12]
 80062b6:	4628      	mov	r0, r5
 80062b8:	463b      	mov	r3, r7
 80062ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80062be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80062c2:	f000 b879 	b.w	80063b8 <_write_r>

080062c6 <__sseek>:
 80062c6:	b510      	push	{r4, lr}
 80062c8:	460c      	mov	r4, r1
 80062ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062ce:	f000 f83f 	bl	8006350 <_lseek_r>
 80062d2:	1c43      	adds	r3, r0, #1
 80062d4:	89a3      	ldrh	r3, [r4, #12]
 80062d6:	bf15      	itete	ne
 80062d8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80062da:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80062de:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80062e2:	81a3      	strheq	r3, [r4, #12]
 80062e4:	bf18      	it	ne
 80062e6:	81a3      	strhne	r3, [r4, #12]
 80062e8:	bd10      	pop	{r4, pc}

080062ea <__sclose>:
 80062ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062ee:	f000 b81f 	b.w	8006330 <_close_r>

080062f2 <memset>:
 80062f2:	4603      	mov	r3, r0
 80062f4:	4402      	add	r2, r0
 80062f6:	4293      	cmp	r3, r2
 80062f8:	d100      	bne.n	80062fc <memset+0xa>
 80062fa:	4770      	bx	lr
 80062fc:	f803 1b01 	strb.w	r1, [r3], #1
 8006300:	e7f9      	b.n	80062f6 <memset+0x4>

08006302 <strncmp>:
 8006302:	b510      	push	{r4, lr}
 8006304:	b16a      	cbz	r2, 8006322 <strncmp+0x20>
 8006306:	3901      	subs	r1, #1
 8006308:	1884      	adds	r4, r0, r2
 800630a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800630e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8006312:	429a      	cmp	r2, r3
 8006314:	d103      	bne.n	800631e <strncmp+0x1c>
 8006316:	42a0      	cmp	r0, r4
 8006318:	d001      	beq.n	800631e <strncmp+0x1c>
 800631a:	2a00      	cmp	r2, #0
 800631c:	d1f5      	bne.n	800630a <strncmp+0x8>
 800631e:	1ad0      	subs	r0, r2, r3
 8006320:	bd10      	pop	{r4, pc}
 8006322:	4610      	mov	r0, r2
 8006324:	e7fc      	b.n	8006320 <strncmp+0x1e>
	...

08006328 <_localeconv_r>:
 8006328:	4800      	ldr	r0, [pc, #0]	@ (800632c <_localeconv_r+0x4>)
 800632a:	4770      	bx	lr
 800632c:	20000184 	.word	0x20000184

08006330 <_close_r>:
 8006330:	b538      	push	{r3, r4, r5, lr}
 8006332:	2300      	movs	r3, #0
 8006334:	4d05      	ldr	r5, [pc, #20]	@ (800634c <_close_r+0x1c>)
 8006336:	4604      	mov	r4, r0
 8006338:	4608      	mov	r0, r1
 800633a:	602b      	str	r3, [r5, #0]
 800633c:	f7fc ff2b 	bl	8003196 <_close>
 8006340:	1c43      	adds	r3, r0, #1
 8006342:	d102      	bne.n	800634a <_close_r+0x1a>
 8006344:	682b      	ldr	r3, [r5, #0]
 8006346:	b103      	cbz	r3, 800634a <_close_r+0x1a>
 8006348:	6023      	str	r3, [r4, #0]
 800634a:	bd38      	pop	{r3, r4, r5, pc}
 800634c:	200007d4 	.word	0x200007d4

08006350 <_lseek_r>:
 8006350:	b538      	push	{r3, r4, r5, lr}
 8006352:	4604      	mov	r4, r0
 8006354:	4608      	mov	r0, r1
 8006356:	4611      	mov	r1, r2
 8006358:	2200      	movs	r2, #0
 800635a:	4d05      	ldr	r5, [pc, #20]	@ (8006370 <_lseek_r+0x20>)
 800635c:	602a      	str	r2, [r5, #0]
 800635e:	461a      	mov	r2, r3
 8006360:	f7fc ff3d 	bl	80031de <_lseek>
 8006364:	1c43      	adds	r3, r0, #1
 8006366:	d102      	bne.n	800636e <_lseek_r+0x1e>
 8006368:	682b      	ldr	r3, [r5, #0]
 800636a:	b103      	cbz	r3, 800636e <_lseek_r+0x1e>
 800636c:	6023      	str	r3, [r4, #0]
 800636e:	bd38      	pop	{r3, r4, r5, pc}
 8006370:	200007d4 	.word	0x200007d4

08006374 <_read_r>:
 8006374:	b538      	push	{r3, r4, r5, lr}
 8006376:	4604      	mov	r4, r0
 8006378:	4608      	mov	r0, r1
 800637a:	4611      	mov	r1, r2
 800637c:	2200      	movs	r2, #0
 800637e:	4d05      	ldr	r5, [pc, #20]	@ (8006394 <_read_r+0x20>)
 8006380:	602a      	str	r2, [r5, #0]
 8006382:	461a      	mov	r2, r3
 8006384:	f7fc fece 	bl	8003124 <_read>
 8006388:	1c43      	adds	r3, r0, #1
 800638a:	d102      	bne.n	8006392 <_read_r+0x1e>
 800638c:	682b      	ldr	r3, [r5, #0]
 800638e:	b103      	cbz	r3, 8006392 <_read_r+0x1e>
 8006390:	6023      	str	r3, [r4, #0]
 8006392:	bd38      	pop	{r3, r4, r5, pc}
 8006394:	200007d4 	.word	0x200007d4

08006398 <_sbrk_r>:
 8006398:	b538      	push	{r3, r4, r5, lr}
 800639a:	2300      	movs	r3, #0
 800639c:	4d05      	ldr	r5, [pc, #20]	@ (80063b4 <_sbrk_r+0x1c>)
 800639e:	4604      	mov	r4, r0
 80063a0:	4608      	mov	r0, r1
 80063a2:	602b      	str	r3, [r5, #0]
 80063a4:	f7fc ff28 	bl	80031f8 <_sbrk>
 80063a8:	1c43      	adds	r3, r0, #1
 80063aa:	d102      	bne.n	80063b2 <_sbrk_r+0x1a>
 80063ac:	682b      	ldr	r3, [r5, #0]
 80063ae:	b103      	cbz	r3, 80063b2 <_sbrk_r+0x1a>
 80063b0:	6023      	str	r3, [r4, #0]
 80063b2:	bd38      	pop	{r3, r4, r5, pc}
 80063b4:	200007d4 	.word	0x200007d4

080063b8 <_write_r>:
 80063b8:	b538      	push	{r3, r4, r5, lr}
 80063ba:	4604      	mov	r4, r0
 80063bc:	4608      	mov	r0, r1
 80063be:	4611      	mov	r1, r2
 80063c0:	2200      	movs	r2, #0
 80063c2:	4d05      	ldr	r5, [pc, #20]	@ (80063d8 <_write_r+0x20>)
 80063c4:	602a      	str	r2, [r5, #0]
 80063c6:	461a      	mov	r2, r3
 80063c8:	f7fc fec9 	bl	800315e <_write>
 80063cc:	1c43      	adds	r3, r0, #1
 80063ce:	d102      	bne.n	80063d6 <_write_r+0x1e>
 80063d0:	682b      	ldr	r3, [r5, #0]
 80063d2:	b103      	cbz	r3, 80063d6 <_write_r+0x1e>
 80063d4:	6023      	str	r3, [r4, #0]
 80063d6:	bd38      	pop	{r3, r4, r5, pc}
 80063d8:	200007d4 	.word	0x200007d4

080063dc <__errno>:
 80063dc:	4b01      	ldr	r3, [pc, #4]	@ (80063e4 <__errno+0x8>)
 80063de:	6818      	ldr	r0, [r3, #0]
 80063e0:	4770      	bx	lr
 80063e2:	bf00      	nop
 80063e4:	20000200 	.word	0x20000200

080063e8 <__libc_init_array>:
 80063e8:	b570      	push	{r4, r5, r6, lr}
 80063ea:	2600      	movs	r6, #0
 80063ec:	4d0c      	ldr	r5, [pc, #48]	@ (8006420 <__libc_init_array+0x38>)
 80063ee:	4c0d      	ldr	r4, [pc, #52]	@ (8006424 <__libc_init_array+0x3c>)
 80063f0:	1b64      	subs	r4, r4, r5
 80063f2:	10a4      	asrs	r4, r4, #2
 80063f4:	42a6      	cmp	r6, r4
 80063f6:	d109      	bne.n	800640c <__libc_init_array+0x24>
 80063f8:	f002 fc0e 	bl	8008c18 <_init>
 80063fc:	2600      	movs	r6, #0
 80063fe:	4d0a      	ldr	r5, [pc, #40]	@ (8006428 <__libc_init_array+0x40>)
 8006400:	4c0a      	ldr	r4, [pc, #40]	@ (800642c <__libc_init_array+0x44>)
 8006402:	1b64      	subs	r4, r4, r5
 8006404:	10a4      	asrs	r4, r4, #2
 8006406:	42a6      	cmp	r6, r4
 8006408:	d105      	bne.n	8006416 <__libc_init_array+0x2e>
 800640a:	bd70      	pop	{r4, r5, r6, pc}
 800640c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006410:	4798      	blx	r3
 8006412:	3601      	adds	r6, #1
 8006414:	e7ee      	b.n	80063f4 <__libc_init_array+0xc>
 8006416:	f855 3b04 	ldr.w	r3, [r5], #4
 800641a:	4798      	blx	r3
 800641c:	3601      	adds	r6, #1
 800641e:	e7f2      	b.n	8006406 <__libc_init_array+0x1e>
 8006420:	08009ab0 	.word	0x08009ab0
 8006424:	08009ab0 	.word	0x08009ab0
 8006428:	08009ab0 	.word	0x08009ab0
 800642c:	08009ab4 	.word	0x08009ab4

08006430 <__retarget_lock_init_recursive>:
 8006430:	4770      	bx	lr

08006432 <__retarget_lock_acquire_recursive>:
 8006432:	4770      	bx	lr

08006434 <__retarget_lock_release_recursive>:
 8006434:	4770      	bx	lr

08006436 <memchr>:
 8006436:	4603      	mov	r3, r0
 8006438:	b510      	push	{r4, lr}
 800643a:	b2c9      	uxtb	r1, r1
 800643c:	4402      	add	r2, r0
 800643e:	4293      	cmp	r3, r2
 8006440:	4618      	mov	r0, r3
 8006442:	d101      	bne.n	8006448 <memchr+0x12>
 8006444:	2000      	movs	r0, #0
 8006446:	e003      	b.n	8006450 <memchr+0x1a>
 8006448:	7804      	ldrb	r4, [r0, #0]
 800644a:	3301      	adds	r3, #1
 800644c:	428c      	cmp	r4, r1
 800644e:	d1f6      	bne.n	800643e <memchr+0x8>
 8006450:	bd10      	pop	{r4, pc}

08006452 <memcpy>:
 8006452:	440a      	add	r2, r1
 8006454:	4291      	cmp	r1, r2
 8006456:	f100 33ff 	add.w	r3, r0, #4294967295
 800645a:	d100      	bne.n	800645e <memcpy+0xc>
 800645c:	4770      	bx	lr
 800645e:	b510      	push	{r4, lr}
 8006460:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006464:	4291      	cmp	r1, r2
 8006466:	f803 4f01 	strb.w	r4, [r3, #1]!
 800646a:	d1f9      	bne.n	8006460 <memcpy+0xe>
 800646c:	bd10      	pop	{r4, pc}
	...

08006470 <nan>:
 8006470:	2000      	movs	r0, #0
 8006472:	4901      	ldr	r1, [pc, #4]	@ (8006478 <nan+0x8>)
 8006474:	4770      	bx	lr
 8006476:	bf00      	nop
 8006478:	7ff80000 	.word	0x7ff80000

0800647c <quorem>:
 800647c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006480:	6903      	ldr	r3, [r0, #16]
 8006482:	690c      	ldr	r4, [r1, #16]
 8006484:	4607      	mov	r7, r0
 8006486:	42a3      	cmp	r3, r4
 8006488:	db7e      	blt.n	8006588 <quorem+0x10c>
 800648a:	3c01      	subs	r4, #1
 800648c:	00a3      	lsls	r3, r4, #2
 800648e:	f100 0514 	add.w	r5, r0, #20
 8006492:	f101 0814 	add.w	r8, r1, #20
 8006496:	9300      	str	r3, [sp, #0]
 8006498:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800649c:	9301      	str	r3, [sp, #4]
 800649e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80064a2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80064a6:	3301      	adds	r3, #1
 80064a8:	429a      	cmp	r2, r3
 80064aa:	fbb2 f6f3 	udiv	r6, r2, r3
 80064ae:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80064b2:	d32e      	bcc.n	8006512 <quorem+0x96>
 80064b4:	f04f 0a00 	mov.w	sl, #0
 80064b8:	46c4      	mov	ip, r8
 80064ba:	46ae      	mov	lr, r5
 80064bc:	46d3      	mov	fp, sl
 80064be:	f85c 3b04 	ldr.w	r3, [ip], #4
 80064c2:	b298      	uxth	r0, r3
 80064c4:	fb06 a000 	mla	r0, r6, r0, sl
 80064c8:	0c1b      	lsrs	r3, r3, #16
 80064ca:	0c02      	lsrs	r2, r0, #16
 80064cc:	fb06 2303 	mla	r3, r6, r3, r2
 80064d0:	f8de 2000 	ldr.w	r2, [lr]
 80064d4:	b280      	uxth	r0, r0
 80064d6:	b292      	uxth	r2, r2
 80064d8:	1a12      	subs	r2, r2, r0
 80064da:	445a      	add	r2, fp
 80064dc:	f8de 0000 	ldr.w	r0, [lr]
 80064e0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80064e4:	b29b      	uxth	r3, r3
 80064e6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80064ea:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80064ee:	b292      	uxth	r2, r2
 80064f0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80064f4:	45e1      	cmp	r9, ip
 80064f6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80064fa:	f84e 2b04 	str.w	r2, [lr], #4
 80064fe:	d2de      	bcs.n	80064be <quorem+0x42>
 8006500:	9b00      	ldr	r3, [sp, #0]
 8006502:	58eb      	ldr	r3, [r5, r3]
 8006504:	b92b      	cbnz	r3, 8006512 <quorem+0x96>
 8006506:	9b01      	ldr	r3, [sp, #4]
 8006508:	3b04      	subs	r3, #4
 800650a:	429d      	cmp	r5, r3
 800650c:	461a      	mov	r2, r3
 800650e:	d32f      	bcc.n	8006570 <quorem+0xf4>
 8006510:	613c      	str	r4, [r7, #16]
 8006512:	4638      	mov	r0, r7
 8006514:	f001 fc5a 	bl	8007dcc <__mcmp>
 8006518:	2800      	cmp	r0, #0
 800651a:	db25      	blt.n	8006568 <quorem+0xec>
 800651c:	4629      	mov	r1, r5
 800651e:	2000      	movs	r0, #0
 8006520:	f858 2b04 	ldr.w	r2, [r8], #4
 8006524:	f8d1 c000 	ldr.w	ip, [r1]
 8006528:	fa1f fe82 	uxth.w	lr, r2
 800652c:	fa1f f38c 	uxth.w	r3, ip
 8006530:	eba3 030e 	sub.w	r3, r3, lr
 8006534:	4403      	add	r3, r0
 8006536:	0c12      	lsrs	r2, r2, #16
 8006538:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800653c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006540:	b29b      	uxth	r3, r3
 8006542:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006546:	45c1      	cmp	r9, r8
 8006548:	ea4f 4022 	mov.w	r0, r2, asr #16
 800654c:	f841 3b04 	str.w	r3, [r1], #4
 8006550:	d2e6      	bcs.n	8006520 <quorem+0xa4>
 8006552:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006556:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800655a:	b922      	cbnz	r2, 8006566 <quorem+0xea>
 800655c:	3b04      	subs	r3, #4
 800655e:	429d      	cmp	r5, r3
 8006560:	461a      	mov	r2, r3
 8006562:	d30b      	bcc.n	800657c <quorem+0x100>
 8006564:	613c      	str	r4, [r7, #16]
 8006566:	3601      	adds	r6, #1
 8006568:	4630      	mov	r0, r6
 800656a:	b003      	add	sp, #12
 800656c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006570:	6812      	ldr	r2, [r2, #0]
 8006572:	3b04      	subs	r3, #4
 8006574:	2a00      	cmp	r2, #0
 8006576:	d1cb      	bne.n	8006510 <quorem+0x94>
 8006578:	3c01      	subs	r4, #1
 800657a:	e7c6      	b.n	800650a <quorem+0x8e>
 800657c:	6812      	ldr	r2, [r2, #0]
 800657e:	3b04      	subs	r3, #4
 8006580:	2a00      	cmp	r2, #0
 8006582:	d1ef      	bne.n	8006564 <quorem+0xe8>
 8006584:	3c01      	subs	r4, #1
 8006586:	e7ea      	b.n	800655e <quorem+0xe2>
 8006588:	2000      	movs	r0, #0
 800658a:	e7ee      	b.n	800656a <quorem+0xee>
 800658c:	0000      	movs	r0, r0
	...

08006590 <_dtoa_r>:
 8006590:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006594:	4614      	mov	r4, r2
 8006596:	461d      	mov	r5, r3
 8006598:	69c7      	ldr	r7, [r0, #28]
 800659a:	b097      	sub	sp, #92	@ 0x5c
 800659c:	4683      	mov	fp, r0
 800659e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80065a2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 80065a4:	b97f      	cbnz	r7, 80065c6 <_dtoa_r+0x36>
 80065a6:	2010      	movs	r0, #16
 80065a8:	f7fe fa64 	bl	8004a74 <malloc>
 80065ac:	4602      	mov	r2, r0
 80065ae:	f8cb 001c 	str.w	r0, [fp, #28]
 80065b2:	b920      	cbnz	r0, 80065be <_dtoa_r+0x2e>
 80065b4:	21ef      	movs	r1, #239	@ 0xef
 80065b6:	4ba8      	ldr	r3, [pc, #672]	@ (8006858 <_dtoa_r+0x2c8>)
 80065b8:	48a8      	ldr	r0, [pc, #672]	@ (800685c <_dtoa_r+0x2cc>)
 80065ba:	f002 f811 	bl	80085e0 <__assert_func>
 80065be:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80065c2:	6007      	str	r7, [r0, #0]
 80065c4:	60c7      	str	r7, [r0, #12]
 80065c6:	f8db 301c 	ldr.w	r3, [fp, #28]
 80065ca:	6819      	ldr	r1, [r3, #0]
 80065cc:	b159      	cbz	r1, 80065e6 <_dtoa_r+0x56>
 80065ce:	685a      	ldr	r2, [r3, #4]
 80065d0:	2301      	movs	r3, #1
 80065d2:	4093      	lsls	r3, r2
 80065d4:	604a      	str	r2, [r1, #4]
 80065d6:	608b      	str	r3, [r1, #8]
 80065d8:	4658      	mov	r0, fp
 80065da:	f001 f975 	bl	80078c8 <_Bfree>
 80065de:	2200      	movs	r2, #0
 80065e0:	f8db 301c 	ldr.w	r3, [fp, #28]
 80065e4:	601a      	str	r2, [r3, #0]
 80065e6:	1e2b      	subs	r3, r5, #0
 80065e8:	bfaf      	iteee	ge
 80065ea:	2300      	movge	r3, #0
 80065ec:	2201      	movlt	r2, #1
 80065ee:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80065f2:	9303      	strlt	r3, [sp, #12]
 80065f4:	bfa8      	it	ge
 80065f6:	6033      	strge	r3, [r6, #0]
 80065f8:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80065fc:	4b98      	ldr	r3, [pc, #608]	@ (8006860 <_dtoa_r+0x2d0>)
 80065fe:	bfb8      	it	lt
 8006600:	6032      	strlt	r2, [r6, #0]
 8006602:	ea33 0308 	bics.w	r3, r3, r8
 8006606:	d112      	bne.n	800662e <_dtoa_r+0x9e>
 8006608:	f242 730f 	movw	r3, #9999	@ 0x270f
 800660c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800660e:	6013      	str	r3, [r2, #0]
 8006610:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8006614:	4323      	orrs	r3, r4
 8006616:	f000 8550 	beq.w	80070ba <_dtoa_r+0xb2a>
 800661a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800661c:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8006864 <_dtoa_r+0x2d4>
 8006620:	2b00      	cmp	r3, #0
 8006622:	f000 8552 	beq.w	80070ca <_dtoa_r+0xb3a>
 8006626:	f10a 0303 	add.w	r3, sl, #3
 800662a:	f000 bd4c 	b.w	80070c6 <_dtoa_r+0xb36>
 800662e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006632:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8006636:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800663a:	2200      	movs	r2, #0
 800663c:	2300      	movs	r3, #0
 800663e:	f7fa f9bd 	bl	80009bc <__aeabi_dcmpeq>
 8006642:	4607      	mov	r7, r0
 8006644:	b158      	cbz	r0, 800665e <_dtoa_r+0xce>
 8006646:	2301      	movs	r3, #1
 8006648:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800664a:	6013      	str	r3, [r2, #0]
 800664c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800664e:	b113      	cbz	r3, 8006656 <_dtoa_r+0xc6>
 8006650:	4b85      	ldr	r3, [pc, #532]	@ (8006868 <_dtoa_r+0x2d8>)
 8006652:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006654:	6013      	str	r3, [r2, #0]
 8006656:	f8df a214 	ldr.w	sl, [pc, #532]	@ 800686c <_dtoa_r+0x2dc>
 800665a:	f000 bd36 	b.w	80070ca <_dtoa_r+0xb3a>
 800665e:	ab14      	add	r3, sp, #80	@ 0x50
 8006660:	9301      	str	r3, [sp, #4]
 8006662:	ab15      	add	r3, sp, #84	@ 0x54
 8006664:	9300      	str	r3, [sp, #0]
 8006666:	4658      	mov	r0, fp
 8006668:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800666c:	f001 fcc6 	bl	8007ffc <__d2b>
 8006670:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8006674:	4681      	mov	r9, r0
 8006676:	2e00      	cmp	r6, #0
 8006678:	d077      	beq.n	800676a <_dtoa_r+0x1da>
 800667a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800667e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006680:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006684:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006688:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800668c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006690:	9712      	str	r7, [sp, #72]	@ 0x48
 8006692:	4619      	mov	r1, r3
 8006694:	2200      	movs	r2, #0
 8006696:	4b76      	ldr	r3, [pc, #472]	@ (8006870 <_dtoa_r+0x2e0>)
 8006698:	f7f9 fd70 	bl	800017c <__aeabi_dsub>
 800669c:	a368      	add	r3, pc, #416	@ (adr r3, 8006840 <_dtoa_r+0x2b0>)
 800669e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066a2:	f7f9 ff23 	bl	80004ec <__aeabi_dmul>
 80066a6:	a368      	add	r3, pc, #416	@ (adr r3, 8006848 <_dtoa_r+0x2b8>)
 80066a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066ac:	f7f9 fd68 	bl	8000180 <__adddf3>
 80066b0:	4604      	mov	r4, r0
 80066b2:	4630      	mov	r0, r6
 80066b4:	460d      	mov	r5, r1
 80066b6:	f7f9 feaf 	bl	8000418 <__aeabi_i2d>
 80066ba:	a365      	add	r3, pc, #404	@ (adr r3, 8006850 <_dtoa_r+0x2c0>)
 80066bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066c0:	f7f9 ff14 	bl	80004ec <__aeabi_dmul>
 80066c4:	4602      	mov	r2, r0
 80066c6:	460b      	mov	r3, r1
 80066c8:	4620      	mov	r0, r4
 80066ca:	4629      	mov	r1, r5
 80066cc:	f7f9 fd58 	bl	8000180 <__adddf3>
 80066d0:	4604      	mov	r4, r0
 80066d2:	460d      	mov	r5, r1
 80066d4:	f7fa f9ba 	bl	8000a4c <__aeabi_d2iz>
 80066d8:	2200      	movs	r2, #0
 80066da:	4607      	mov	r7, r0
 80066dc:	2300      	movs	r3, #0
 80066de:	4620      	mov	r0, r4
 80066e0:	4629      	mov	r1, r5
 80066e2:	f7fa f975 	bl	80009d0 <__aeabi_dcmplt>
 80066e6:	b140      	cbz	r0, 80066fa <_dtoa_r+0x16a>
 80066e8:	4638      	mov	r0, r7
 80066ea:	f7f9 fe95 	bl	8000418 <__aeabi_i2d>
 80066ee:	4622      	mov	r2, r4
 80066f0:	462b      	mov	r3, r5
 80066f2:	f7fa f963 	bl	80009bc <__aeabi_dcmpeq>
 80066f6:	b900      	cbnz	r0, 80066fa <_dtoa_r+0x16a>
 80066f8:	3f01      	subs	r7, #1
 80066fa:	2f16      	cmp	r7, #22
 80066fc:	d853      	bhi.n	80067a6 <_dtoa_r+0x216>
 80066fe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006702:	4b5c      	ldr	r3, [pc, #368]	@ (8006874 <_dtoa_r+0x2e4>)
 8006704:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006708:	e9d3 2300 	ldrd	r2, r3, [r3]
 800670c:	f7fa f960 	bl	80009d0 <__aeabi_dcmplt>
 8006710:	2800      	cmp	r0, #0
 8006712:	d04a      	beq.n	80067aa <_dtoa_r+0x21a>
 8006714:	2300      	movs	r3, #0
 8006716:	3f01      	subs	r7, #1
 8006718:	930f      	str	r3, [sp, #60]	@ 0x3c
 800671a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800671c:	1b9b      	subs	r3, r3, r6
 800671e:	1e5a      	subs	r2, r3, #1
 8006720:	bf46      	itte	mi
 8006722:	f1c3 0801 	rsbmi	r8, r3, #1
 8006726:	2300      	movmi	r3, #0
 8006728:	f04f 0800 	movpl.w	r8, #0
 800672c:	9209      	str	r2, [sp, #36]	@ 0x24
 800672e:	bf48      	it	mi
 8006730:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8006732:	2f00      	cmp	r7, #0
 8006734:	db3b      	blt.n	80067ae <_dtoa_r+0x21e>
 8006736:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006738:	970e      	str	r7, [sp, #56]	@ 0x38
 800673a:	443b      	add	r3, r7
 800673c:	9309      	str	r3, [sp, #36]	@ 0x24
 800673e:	2300      	movs	r3, #0
 8006740:	930a      	str	r3, [sp, #40]	@ 0x28
 8006742:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006744:	2b09      	cmp	r3, #9
 8006746:	d866      	bhi.n	8006816 <_dtoa_r+0x286>
 8006748:	2b05      	cmp	r3, #5
 800674a:	bfc4      	itt	gt
 800674c:	3b04      	subgt	r3, #4
 800674e:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8006750:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006752:	bfc8      	it	gt
 8006754:	2400      	movgt	r4, #0
 8006756:	f1a3 0302 	sub.w	r3, r3, #2
 800675a:	bfd8      	it	le
 800675c:	2401      	movle	r4, #1
 800675e:	2b03      	cmp	r3, #3
 8006760:	d864      	bhi.n	800682c <_dtoa_r+0x29c>
 8006762:	e8df f003 	tbb	[pc, r3]
 8006766:	382b      	.short	0x382b
 8006768:	5636      	.short	0x5636
 800676a:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800676e:	441e      	add	r6, r3
 8006770:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006774:	2b20      	cmp	r3, #32
 8006776:	bfc1      	itttt	gt
 8006778:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800677c:	fa08 f803 	lslgt.w	r8, r8, r3
 8006780:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006784:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006788:	bfd6      	itet	le
 800678a:	f1c3 0320 	rsble	r3, r3, #32
 800678e:	ea48 0003 	orrgt.w	r0, r8, r3
 8006792:	fa04 f003 	lslle.w	r0, r4, r3
 8006796:	f7f9 fe2f 	bl	80003f8 <__aeabi_ui2d>
 800679a:	2201      	movs	r2, #1
 800679c:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80067a0:	3e01      	subs	r6, #1
 80067a2:	9212      	str	r2, [sp, #72]	@ 0x48
 80067a4:	e775      	b.n	8006692 <_dtoa_r+0x102>
 80067a6:	2301      	movs	r3, #1
 80067a8:	e7b6      	b.n	8006718 <_dtoa_r+0x188>
 80067aa:	900f      	str	r0, [sp, #60]	@ 0x3c
 80067ac:	e7b5      	b.n	800671a <_dtoa_r+0x18a>
 80067ae:	427b      	negs	r3, r7
 80067b0:	930a      	str	r3, [sp, #40]	@ 0x28
 80067b2:	2300      	movs	r3, #0
 80067b4:	eba8 0807 	sub.w	r8, r8, r7
 80067b8:	930e      	str	r3, [sp, #56]	@ 0x38
 80067ba:	e7c2      	b.n	8006742 <_dtoa_r+0x1b2>
 80067bc:	2300      	movs	r3, #0
 80067be:	930b      	str	r3, [sp, #44]	@ 0x2c
 80067c0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	dc35      	bgt.n	8006832 <_dtoa_r+0x2a2>
 80067c6:	2301      	movs	r3, #1
 80067c8:	461a      	mov	r2, r3
 80067ca:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80067ce:	9221      	str	r2, [sp, #132]	@ 0x84
 80067d0:	e00b      	b.n	80067ea <_dtoa_r+0x25a>
 80067d2:	2301      	movs	r3, #1
 80067d4:	e7f3      	b.n	80067be <_dtoa_r+0x22e>
 80067d6:	2300      	movs	r3, #0
 80067d8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80067da:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80067dc:	18fb      	adds	r3, r7, r3
 80067de:	9308      	str	r3, [sp, #32]
 80067e0:	3301      	adds	r3, #1
 80067e2:	2b01      	cmp	r3, #1
 80067e4:	9307      	str	r3, [sp, #28]
 80067e6:	bfb8      	it	lt
 80067e8:	2301      	movlt	r3, #1
 80067ea:	2100      	movs	r1, #0
 80067ec:	2204      	movs	r2, #4
 80067ee:	f8db 001c 	ldr.w	r0, [fp, #28]
 80067f2:	f102 0514 	add.w	r5, r2, #20
 80067f6:	429d      	cmp	r5, r3
 80067f8:	d91f      	bls.n	800683a <_dtoa_r+0x2aa>
 80067fa:	6041      	str	r1, [r0, #4]
 80067fc:	4658      	mov	r0, fp
 80067fe:	f001 f823 	bl	8007848 <_Balloc>
 8006802:	4682      	mov	sl, r0
 8006804:	2800      	cmp	r0, #0
 8006806:	d139      	bne.n	800687c <_dtoa_r+0x2ec>
 8006808:	4602      	mov	r2, r0
 800680a:	f240 11af 	movw	r1, #431	@ 0x1af
 800680e:	4b1a      	ldr	r3, [pc, #104]	@ (8006878 <_dtoa_r+0x2e8>)
 8006810:	e6d2      	b.n	80065b8 <_dtoa_r+0x28>
 8006812:	2301      	movs	r3, #1
 8006814:	e7e0      	b.n	80067d8 <_dtoa_r+0x248>
 8006816:	2401      	movs	r4, #1
 8006818:	2300      	movs	r3, #0
 800681a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800681c:	9320      	str	r3, [sp, #128]	@ 0x80
 800681e:	f04f 33ff 	mov.w	r3, #4294967295
 8006822:	2200      	movs	r2, #0
 8006824:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8006828:	2312      	movs	r3, #18
 800682a:	e7d0      	b.n	80067ce <_dtoa_r+0x23e>
 800682c:	2301      	movs	r3, #1
 800682e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006830:	e7f5      	b.n	800681e <_dtoa_r+0x28e>
 8006832:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006834:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8006838:	e7d7      	b.n	80067ea <_dtoa_r+0x25a>
 800683a:	3101      	adds	r1, #1
 800683c:	0052      	lsls	r2, r2, #1
 800683e:	e7d8      	b.n	80067f2 <_dtoa_r+0x262>
 8006840:	636f4361 	.word	0x636f4361
 8006844:	3fd287a7 	.word	0x3fd287a7
 8006848:	8b60c8b3 	.word	0x8b60c8b3
 800684c:	3fc68a28 	.word	0x3fc68a28
 8006850:	509f79fb 	.word	0x509f79fb
 8006854:	3fd34413 	.word	0x3fd34413
 8006858:	08009721 	.word	0x08009721
 800685c:	08009738 	.word	0x08009738
 8006860:	7ff00000 	.word	0x7ff00000
 8006864:	0800971d 	.word	0x0800971d
 8006868:	080096e9 	.word	0x080096e9
 800686c:	080096e8 	.word	0x080096e8
 8006870:	3ff80000 	.word	0x3ff80000
 8006874:	08009890 	.word	0x08009890
 8006878:	08009790 	.word	0x08009790
 800687c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006880:	6018      	str	r0, [r3, #0]
 8006882:	9b07      	ldr	r3, [sp, #28]
 8006884:	2b0e      	cmp	r3, #14
 8006886:	f200 80a4 	bhi.w	80069d2 <_dtoa_r+0x442>
 800688a:	2c00      	cmp	r4, #0
 800688c:	f000 80a1 	beq.w	80069d2 <_dtoa_r+0x442>
 8006890:	2f00      	cmp	r7, #0
 8006892:	dd33      	ble.n	80068fc <_dtoa_r+0x36c>
 8006894:	4b86      	ldr	r3, [pc, #536]	@ (8006ab0 <_dtoa_r+0x520>)
 8006896:	f007 020f 	and.w	r2, r7, #15
 800689a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800689e:	05f8      	lsls	r0, r7, #23
 80068a0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80068a4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80068a8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80068ac:	d516      	bpl.n	80068dc <_dtoa_r+0x34c>
 80068ae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80068b2:	4b80      	ldr	r3, [pc, #512]	@ (8006ab4 <_dtoa_r+0x524>)
 80068b4:	2603      	movs	r6, #3
 80068b6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80068ba:	f7f9 ff41 	bl	8000740 <__aeabi_ddiv>
 80068be:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80068c2:	f004 040f 	and.w	r4, r4, #15
 80068c6:	4d7b      	ldr	r5, [pc, #492]	@ (8006ab4 <_dtoa_r+0x524>)
 80068c8:	b954      	cbnz	r4, 80068e0 <_dtoa_r+0x350>
 80068ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80068ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80068d2:	f7f9 ff35 	bl	8000740 <__aeabi_ddiv>
 80068d6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80068da:	e028      	b.n	800692e <_dtoa_r+0x39e>
 80068dc:	2602      	movs	r6, #2
 80068de:	e7f2      	b.n	80068c6 <_dtoa_r+0x336>
 80068e0:	07e1      	lsls	r1, r4, #31
 80068e2:	d508      	bpl.n	80068f6 <_dtoa_r+0x366>
 80068e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80068e8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80068ec:	f7f9 fdfe 	bl	80004ec <__aeabi_dmul>
 80068f0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80068f4:	3601      	adds	r6, #1
 80068f6:	1064      	asrs	r4, r4, #1
 80068f8:	3508      	adds	r5, #8
 80068fa:	e7e5      	b.n	80068c8 <_dtoa_r+0x338>
 80068fc:	f000 80d2 	beq.w	8006aa4 <_dtoa_r+0x514>
 8006900:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006904:	427c      	negs	r4, r7
 8006906:	4b6a      	ldr	r3, [pc, #424]	@ (8006ab0 <_dtoa_r+0x520>)
 8006908:	f004 020f 	and.w	r2, r4, #15
 800690c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006914:	f7f9 fdea 	bl	80004ec <__aeabi_dmul>
 8006918:	2602      	movs	r6, #2
 800691a:	2300      	movs	r3, #0
 800691c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006920:	4d64      	ldr	r5, [pc, #400]	@ (8006ab4 <_dtoa_r+0x524>)
 8006922:	1124      	asrs	r4, r4, #4
 8006924:	2c00      	cmp	r4, #0
 8006926:	f040 80b2 	bne.w	8006a8e <_dtoa_r+0x4fe>
 800692a:	2b00      	cmp	r3, #0
 800692c:	d1d3      	bne.n	80068d6 <_dtoa_r+0x346>
 800692e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006932:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006934:	2b00      	cmp	r3, #0
 8006936:	f000 80b7 	beq.w	8006aa8 <_dtoa_r+0x518>
 800693a:	2200      	movs	r2, #0
 800693c:	4620      	mov	r0, r4
 800693e:	4629      	mov	r1, r5
 8006940:	4b5d      	ldr	r3, [pc, #372]	@ (8006ab8 <_dtoa_r+0x528>)
 8006942:	f7fa f845 	bl	80009d0 <__aeabi_dcmplt>
 8006946:	2800      	cmp	r0, #0
 8006948:	f000 80ae 	beq.w	8006aa8 <_dtoa_r+0x518>
 800694c:	9b07      	ldr	r3, [sp, #28]
 800694e:	2b00      	cmp	r3, #0
 8006950:	f000 80aa 	beq.w	8006aa8 <_dtoa_r+0x518>
 8006954:	9b08      	ldr	r3, [sp, #32]
 8006956:	2b00      	cmp	r3, #0
 8006958:	dd37      	ble.n	80069ca <_dtoa_r+0x43a>
 800695a:	1e7b      	subs	r3, r7, #1
 800695c:	4620      	mov	r0, r4
 800695e:	9304      	str	r3, [sp, #16]
 8006960:	2200      	movs	r2, #0
 8006962:	4629      	mov	r1, r5
 8006964:	4b55      	ldr	r3, [pc, #340]	@ (8006abc <_dtoa_r+0x52c>)
 8006966:	f7f9 fdc1 	bl	80004ec <__aeabi_dmul>
 800696a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800696e:	9c08      	ldr	r4, [sp, #32]
 8006970:	3601      	adds	r6, #1
 8006972:	4630      	mov	r0, r6
 8006974:	f7f9 fd50 	bl	8000418 <__aeabi_i2d>
 8006978:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800697c:	f7f9 fdb6 	bl	80004ec <__aeabi_dmul>
 8006980:	2200      	movs	r2, #0
 8006982:	4b4f      	ldr	r3, [pc, #316]	@ (8006ac0 <_dtoa_r+0x530>)
 8006984:	f7f9 fbfc 	bl	8000180 <__adddf3>
 8006988:	4605      	mov	r5, r0
 800698a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800698e:	2c00      	cmp	r4, #0
 8006990:	f040 809a 	bne.w	8006ac8 <_dtoa_r+0x538>
 8006994:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006998:	2200      	movs	r2, #0
 800699a:	4b4a      	ldr	r3, [pc, #296]	@ (8006ac4 <_dtoa_r+0x534>)
 800699c:	f7f9 fbee 	bl	800017c <__aeabi_dsub>
 80069a0:	4602      	mov	r2, r0
 80069a2:	460b      	mov	r3, r1
 80069a4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80069a8:	462a      	mov	r2, r5
 80069aa:	4633      	mov	r3, r6
 80069ac:	f7fa f82e 	bl	8000a0c <__aeabi_dcmpgt>
 80069b0:	2800      	cmp	r0, #0
 80069b2:	f040 828e 	bne.w	8006ed2 <_dtoa_r+0x942>
 80069b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80069ba:	462a      	mov	r2, r5
 80069bc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80069c0:	f7fa f806 	bl	80009d0 <__aeabi_dcmplt>
 80069c4:	2800      	cmp	r0, #0
 80069c6:	f040 8127 	bne.w	8006c18 <_dtoa_r+0x688>
 80069ca:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80069ce:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80069d2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	f2c0 8163 	blt.w	8006ca0 <_dtoa_r+0x710>
 80069da:	2f0e      	cmp	r7, #14
 80069dc:	f300 8160 	bgt.w	8006ca0 <_dtoa_r+0x710>
 80069e0:	4b33      	ldr	r3, [pc, #204]	@ (8006ab0 <_dtoa_r+0x520>)
 80069e2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80069e6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80069ea:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80069ee:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	da03      	bge.n	80069fc <_dtoa_r+0x46c>
 80069f4:	9b07      	ldr	r3, [sp, #28]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	f340 8100 	ble.w	8006bfc <_dtoa_r+0x66c>
 80069fc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006a00:	4656      	mov	r6, sl
 8006a02:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a06:	4620      	mov	r0, r4
 8006a08:	4629      	mov	r1, r5
 8006a0a:	f7f9 fe99 	bl	8000740 <__aeabi_ddiv>
 8006a0e:	f7fa f81d 	bl	8000a4c <__aeabi_d2iz>
 8006a12:	4680      	mov	r8, r0
 8006a14:	f7f9 fd00 	bl	8000418 <__aeabi_i2d>
 8006a18:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a1c:	f7f9 fd66 	bl	80004ec <__aeabi_dmul>
 8006a20:	4602      	mov	r2, r0
 8006a22:	460b      	mov	r3, r1
 8006a24:	4620      	mov	r0, r4
 8006a26:	4629      	mov	r1, r5
 8006a28:	f7f9 fba8 	bl	800017c <__aeabi_dsub>
 8006a2c:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006a30:	9d07      	ldr	r5, [sp, #28]
 8006a32:	f806 4b01 	strb.w	r4, [r6], #1
 8006a36:	eba6 040a 	sub.w	r4, r6, sl
 8006a3a:	42a5      	cmp	r5, r4
 8006a3c:	4602      	mov	r2, r0
 8006a3e:	460b      	mov	r3, r1
 8006a40:	f040 8116 	bne.w	8006c70 <_dtoa_r+0x6e0>
 8006a44:	f7f9 fb9c 	bl	8000180 <__adddf3>
 8006a48:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a4c:	4604      	mov	r4, r0
 8006a4e:	460d      	mov	r5, r1
 8006a50:	f7f9 ffdc 	bl	8000a0c <__aeabi_dcmpgt>
 8006a54:	2800      	cmp	r0, #0
 8006a56:	f040 80f8 	bne.w	8006c4a <_dtoa_r+0x6ba>
 8006a5a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a5e:	4620      	mov	r0, r4
 8006a60:	4629      	mov	r1, r5
 8006a62:	f7f9 ffab 	bl	80009bc <__aeabi_dcmpeq>
 8006a66:	b118      	cbz	r0, 8006a70 <_dtoa_r+0x4e0>
 8006a68:	f018 0f01 	tst.w	r8, #1
 8006a6c:	f040 80ed 	bne.w	8006c4a <_dtoa_r+0x6ba>
 8006a70:	4649      	mov	r1, r9
 8006a72:	4658      	mov	r0, fp
 8006a74:	f000 ff28 	bl	80078c8 <_Bfree>
 8006a78:	2300      	movs	r3, #0
 8006a7a:	7033      	strb	r3, [r6, #0]
 8006a7c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8006a7e:	3701      	adds	r7, #1
 8006a80:	601f      	str	r7, [r3, #0]
 8006a82:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	f000 8320 	beq.w	80070ca <_dtoa_r+0xb3a>
 8006a8a:	601e      	str	r6, [r3, #0]
 8006a8c:	e31d      	b.n	80070ca <_dtoa_r+0xb3a>
 8006a8e:	07e2      	lsls	r2, r4, #31
 8006a90:	d505      	bpl.n	8006a9e <_dtoa_r+0x50e>
 8006a92:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006a96:	f7f9 fd29 	bl	80004ec <__aeabi_dmul>
 8006a9a:	2301      	movs	r3, #1
 8006a9c:	3601      	adds	r6, #1
 8006a9e:	1064      	asrs	r4, r4, #1
 8006aa0:	3508      	adds	r5, #8
 8006aa2:	e73f      	b.n	8006924 <_dtoa_r+0x394>
 8006aa4:	2602      	movs	r6, #2
 8006aa6:	e742      	b.n	800692e <_dtoa_r+0x39e>
 8006aa8:	9c07      	ldr	r4, [sp, #28]
 8006aaa:	9704      	str	r7, [sp, #16]
 8006aac:	e761      	b.n	8006972 <_dtoa_r+0x3e2>
 8006aae:	bf00      	nop
 8006ab0:	08009890 	.word	0x08009890
 8006ab4:	08009868 	.word	0x08009868
 8006ab8:	3ff00000 	.word	0x3ff00000
 8006abc:	40240000 	.word	0x40240000
 8006ac0:	401c0000 	.word	0x401c0000
 8006ac4:	40140000 	.word	0x40140000
 8006ac8:	4b70      	ldr	r3, [pc, #448]	@ (8006c8c <_dtoa_r+0x6fc>)
 8006aca:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006acc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006ad0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006ad4:	4454      	add	r4, sl
 8006ad6:	2900      	cmp	r1, #0
 8006ad8:	d045      	beq.n	8006b66 <_dtoa_r+0x5d6>
 8006ada:	2000      	movs	r0, #0
 8006adc:	496c      	ldr	r1, [pc, #432]	@ (8006c90 <_dtoa_r+0x700>)
 8006ade:	f7f9 fe2f 	bl	8000740 <__aeabi_ddiv>
 8006ae2:	4633      	mov	r3, r6
 8006ae4:	462a      	mov	r2, r5
 8006ae6:	f7f9 fb49 	bl	800017c <__aeabi_dsub>
 8006aea:	4656      	mov	r6, sl
 8006aec:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006af0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006af4:	f7f9 ffaa 	bl	8000a4c <__aeabi_d2iz>
 8006af8:	4605      	mov	r5, r0
 8006afa:	f7f9 fc8d 	bl	8000418 <__aeabi_i2d>
 8006afe:	4602      	mov	r2, r0
 8006b00:	460b      	mov	r3, r1
 8006b02:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006b06:	f7f9 fb39 	bl	800017c <__aeabi_dsub>
 8006b0a:	4602      	mov	r2, r0
 8006b0c:	460b      	mov	r3, r1
 8006b0e:	3530      	adds	r5, #48	@ 0x30
 8006b10:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006b14:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006b18:	f806 5b01 	strb.w	r5, [r6], #1
 8006b1c:	f7f9 ff58 	bl	80009d0 <__aeabi_dcmplt>
 8006b20:	2800      	cmp	r0, #0
 8006b22:	d163      	bne.n	8006bec <_dtoa_r+0x65c>
 8006b24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006b28:	2000      	movs	r0, #0
 8006b2a:	495a      	ldr	r1, [pc, #360]	@ (8006c94 <_dtoa_r+0x704>)
 8006b2c:	f7f9 fb26 	bl	800017c <__aeabi_dsub>
 8006b30:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006b34:	f7f9 ff4c 	bl	80009d0 <__aeabi_dcmplt>
 8006b38:	2800      	cmp	r0, #0
 8006b3a:	f040 8087 	bne.w	8006c4c <_dtoa_r+0x6bc>
 8006b3e:	42a6      	cmp	r6, r4
 8006b40:	f43f af43 	beq.w	80069ca <_dtoa_r+0x43a>
 8006b44:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006b48:	2200      	movs	r2, #0
 8006b4a:	4b53      	ldr	r3, [pc, #332]	@ (8006c98 <_dtoa_r+0x708>)
 8006b4c:	f7f9 fcce 	bl	80004ec <__aeabi_dmul>
 8006b50:	2200      	movs	r2, #0
 8006b52:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006b56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006b5a:	4b4f      	ldr	r3, [pc, #316]	@ (8006c98 <_dtoa_r+0x708>)
 8006b5c:	f7f9 fcc6 	bl	80004ec <__aeabi_dmul>
 8006b60:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006b64:	e7c4      	b.n	8006af0 <_dtoa_r+0x560>
 8006b66:	4631      	mov	r1, r6
 8006b68:	4628      	mov	r0, r5
 8006b6a:	f7f9 fcbf 	bl	80004ec <__aeabi_dmul>
 8006b6e:	4656      	mov	r6, sl
 8006b70:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006b74:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006b76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006b7a:	f7f9 ff67 	bl	8000a4c <__aeabi_d2iz>
 8006b7e:	4605      	mov	r5, r0
 8006b80:	f7f9 fc4a 	bl	8000418 <__aeabi_i2d>
 8006b84:	4602      	mov	r2, r0
 8006b86:	460b      	mov	r3, r1
 8006b88:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006b8c:	f7f9 faf6 	bl	800017c <__aeabi_dsub>
 8006b90:	4602      	mov	r2, r0
 8006b92:	460b      	mov	r3, r1
 8006b94:	3530      	adds	r5, #48	@ 0x30
 8006b96:	f806 5b01 	strb.w	r5, [r6], #1
 8006b9a:	42a6      	cmp	r6, r4
 8006b9c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006ba0:	f04f 0200 	mov.w	r2, #0
 8006ba4:	d124      	bne.n	8006bf0 <_dtoa_r+0x660>
 8006ba6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006baa:	4b39      	ldr	r3, [pc, #228]	@ (8006c90 <_dtoa_r+0x700>)
 8006bac:	f7f9 fae8 	bl	8000180 <__adddf3>
 8006bb0:	4602      	mov	r2, r0
 8006bb2:	460b      	mov	r3, r1
 8006bb4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006bb8:	f7f9 ff28 	bl	8000a0c <__aeabi_dcmpgt>
 8006bbc:	2800      	cmp	r0, #0
 8006bbe:	d145      	bne.n	8006c4c <_dtoa_r+0x6bc>
 8006bc0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006bc4:	2000      	movs	r0, #0
 8006bc6:	4932      	ldr	r1, [pc, #200]	@ (8006c90 <_dtoa_r+0x700>)
 8006bc8:	f7f9 fad8 	bl	800017c <__aeabi_dsub>
 8006bcc:	4602      	mov	r2, r0
 8006bce:	460b      	mov	r3, r1
 8006bd0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006bd4:	f7f9 fefc 	bl	80009d0 <__aeabi_dcmplt>
 8006bd8:	2800      	cmp	r0, #0
 8006bda:	f43f aef6 	beq.w	80069ca <_dtoa_r+0x43a>
 8006bde:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006be0:	1e73      	subs	r3, r6, #1
 8006be2:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006be4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006be8:	2b30      	cmp	r3, #48	@ 0x30
 8006bea:	d0f8      	beq.n	8006bde <_dtoa_r+0x64e>
 8006bec:	9f04      	ldr	r7, [sp, #16]
 8006bee:	e73f      	b.n	8006a70 <_dtoa_r+0x4e0>
 8006bf0:	4b29      	ldr	r3, [pc, #164]	@ (8006c98 <_dtoa_r+0x708>)
 8006bf2:	f7f9 fc7b 	bl	80004ec <__aeabi_dmul>
 8006bf6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006bfa:	e7bc      	b.n	8006b76 <_dtoa_r+0x5e6>
 8006bfc:	d10c      	bne.n	8006c18 <_dtoa_r+0x688>
 8006bfe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006c02:	2200      	movs	r2, #0
 8006c04:	4b25      	ldr	r3, [pc, #148]	@ (8006c9c <_dtoa_r+0x70c>)
 8006c06:	f7f9 fc71 	bl	80004ec <__aeabi_dmul>
 8006c0a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006c0e:	f7f9 fef3 	bl	80009f8 <__aeabi_dcmpge>
 8006c12:	2800      	cmp	r0, #0
 8006c14:	f000 815b 	beq.w	8006ece <_dtoa_r+0x93e>
 8006c18:	2400      	movs	r4, #0
 8006c1a:	4625      	mov	r5, r4
 8006c1c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006c1e:	4656      	mov	r6, sl
 8006c20:	43db      	mvns	r3, r3
 8006c22:	9304      	str	r3, [sp, #16]
 8006c24:	2700      	movs	r7, #0
 8006c26:	4621      	mov	r1, r4
 8006c28:	4658      	mov	r0, fp
 8006c2a:	f000 fe4d 	bl	80078c8 <_Bfree>
 8006c2e:	2d00      	cmp	r5, #0
 8006c30:	d0dc      	beq.n	8006bec <_dtoa_r+0x65c>
 8006c32:	b12f      	cbz	r7, 8006c40 <_dtoa_r+0x6b0>
 8006c34:	42af      	cmp	r7, r5
 8006c36:	d003      	beq.n	8006c40 <_dtoa_r+0x6b0>
 8006c38:	4639      	mov	r1, r7
 8006c3a:	4658      	mov	r0, fp
 8006c3c:	f000 fe44 	bl	80078c8 <_Bfree>
 8006c40:	4629      	mov	r1, r5
 8006c42:	4658      	mov	r0, fp
 8006c44:	f000 fe40 	bl	80078c8 <_Bfree>
 8006c48:	e7d0      	b.n	8006bec <_dtoa_r+0x65c>
 8006c4a:	9704      	str	r7, [sp, #16]
 8006c4c:	4633      	mov	r3, r6
 8006c4e:	461e      	mov	r6, r3
 8006c50:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006c54:	2a39      	cmp	r2, #57	@ 0x39
 8006c56:	d107      	bne.n	8006c68 <_dtoa_r+0x6d8>
 8006c58:	459a      	cmp	sl, r3
 8006c5a:	d1f8      	bne.n	8006c4e <_dtoa_r+0x6be>
 8006c5c:	9a04      	ldr	r2, [sp, #16]
 8006c5e:	3201      	adds	r2, #1
 8006c60:	9204      	str	r2, [sp, #16]
 8006c62:	2230      	movs	r2, #48	@ 0x30
 8006c64:	f88a 2000 	strb.w	r2, [sl]
 8006c68:	781a      	ldrb	r2, [r3, #0]
 8006c6a:	3201      	adds	r2, #1
 8006c6c:	701a      	strb	r2, [r3, #0]
 8006c6e:	e7bd      	b.n	8006bec <_dtoa_r+0x65c>
 8006c70:	2200      	movs	r2, #0
 8006c72:	4b09      	ldr	r3, [pc, #36]	@ (8006c98 <_dtoa_r+0x708>)
 8006c74:	f7f9 fc3a 	bl	80004ec <__aeabi_dmul>
 8006c78:	2200      	movs	r2, #0
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	4604      	mov	r4, r0
 8006c7e:	460d      	mov	r5, r1
 8006c80:	f7f9 fe9c 	bl	80009bc <__aeabi_dcmpeq>
 8006c84:	2800      	cmp	r0, #0
 8006c86:	f43f aebc 	beq.w	8006a02 <_dtoa_r+0x472>
 8006c8a:	e6f1      	b.n	8006a70 <_dtoa_r+0x4e0>
 8006c8c:	08009890 	.word	0x08009890
 8006c90:	3fe00000 	.word	0x3fe00000
 8006c94:	3ff00000 	.word	0x3ff00000
 8006c98:	40240000 	.word	0x40240000
 8006c9c:	40140000 	.word	0x40140000
 8006ca0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006ca2:	2a00      	cmp	r2, #0
 8006ca4:	f000 80db 	beq.w	8006e5e <_dtoa_r+0x8ce>
 8006ca8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006caa:	2a01      	cmp	r2, #1
 8006cac:	f300 80bf 	bgt.w	8006e2e <_dtoa_r+0x89e>
 8006cb0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006cb2:	2a00      	cmp	r2, #0
 8006cb4:	f000 80b7 	beq.w	8006e26 <_dtoa_r+0x896>
 8006cb8:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006cbc:	4646      	mov	r6, r8
 8006cbe:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006cc0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006cc2:	2101      	movs	r1, #1
 8006cc4:	441a      	add	r2, r3
 8006cc6:	4658      	mov	r0, fp
 8006cc8:	4498      	add	r8, r3
 8006cca:	9209      	str	r2, [sp, #36]	@ 0x24
 8006ccc:	f000 fefa 	bl	8007ac4 <__i2b>
 8006cd0:	4605      	mov	r5, r0
 8006cd2:	b15e      	cbz	r6, 8006cec <_dtoa_r+0x75c>
 8006cd4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	dd08      	ble.n	8006cec <_dtoa_r+0x75c>
 8006cda:	42b3      	cmp	r3, r6
 8006cdc:	bfa8      	it	ge
 8006cde:	4633      	movge	r3, r6
 8006ce0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006ce2:	eba8 0803 	sub.w	r8, r8, r3
 8006ce6:	1af6      	subs	r6, r6, r3
 8006ce8:	1ad3      	subs	r3, r2, r3
 8006cea:	9309      	str	r3, [sp, #36]	@ 0x24
 8006cec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006cee:	b1f3      	cbz	r3, 8006d2e <_dtoa_r+0x79e>
 8006cf0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	f000 80b7 	beq.w	8006e66 <_dtoa_r+0x8d6>
 8006cf8:	b18c      	cbz	r4, 8006d1e <_dtoa_r+0x78e>
 8006cfa:	4629      	mov	r1, r5
 8006cfc:	4622      	mov	r2, r4
 8006cfe:	4658      	mov	r0, fp
 8006d00:	f000 ff9e 	bl	8007c40 <__pow5mult>
 8006d04:	464a      	mov	r2, r9
 8006d06:	4601      	mov	r1, r0
 8006d08:	4605      	mov	r5, r0
 8006d0a:	4658      	mov	r0, fp
 8006d0c:	f000 fef0 	bl	8007af0 <__multiply>
 8006d10:	4649      	mov	r1, r9
 8006d12:	9004      	str	r0, [sp, #16]
 8006d14:	4658      	mov	r0, fp
 8006d16:	f000 fdd7 	bl	80078c8 <_Bfree>
 8006d1a:	9b04      	ldr	r3, [sp, #16]
 8006d1c:	4699      	mov	r9, r3
 8006d1e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006d20:	1b1a      	subs	r2, r3, r4
 8006d22:	d004      	beq.n	8006d2e <_dtoa_r+0x79e>
 8006d24:	4649      	mov	r1, r9
 8006d26:	4658      	mov	r0, fp
 8006d28:	f000 ff8a 	bl	8007c40 <__pow5mult>
 8006d2c:	4681      	mov	r9, r0
 8006d2e:	2101      	movs	r1, #1
 8006d30:	4658      	mov	r0, fp
 8006d32:	f000 fec7 	bl	8007ac4 <__i2b>
 8006d36:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006d38:	4604      	mov	r4, r0
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	f000 81c9 	beq.w	80070d2 <_dtoa_r+0xb42>
 8006d40:	461a      	mov	r2, r3
 8006d42:	4601      	mov	r1, r0
 8006d44:	4658      	mov	r0, fp
 8006d46:	f000 ff7b 	bl	8007c40 <__pow5mult>
 8006d4a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006d4c:	4604      	mov	r4, r0
 8006d4e:	2b01      	cmp	r3, #1
 8006d50:	f300 808f 	bgt.w	8006e72 <_dtoa_r+0x8e2>
 8006d54:	9b02      	ldr	r3, [sp, #8]
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	f040 8087 	bne.w	8006e6a <_dtoa_r+0x8da>
 8006d5c:	9b03      	ldr	r3, [sp, #12]
 8006d5e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	f040 8083 	bne.w	8006e6e <_dtoa_r+0x8de>
 8006d68:	9b03      	ldr	r3, [sp, #12]
 8006d6a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006d6e:	0d1b      	lsrs	r3, r3, #20
 8006d70:	051b      	lsls	r3, r3, #20
 8006d72:	b12b      	cbz	r3, 8006d80 <_dtoa_r+0x7f0>
 8006d74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d76:	f108 0801 	add.w	r8, r8, #1
 8006d7a:	3301      	adds	r3, #1
 8006d7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d7e:	2301      	movs	r3, #1
 8006d80:	930a      	str	r3, [sp, #40]	@ 0x28
 8006d82:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	f000 81aa 	beq.w	80070de <_dtoa_r+0xb4e>
 8006d8a:	6923      	ldr	r3, [r4, #16]
 8006d8c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006d90:	6918      	ldr	r0, [r3, #16]
 8006d92:	f000 fe4b 	bl	8007a2c <__hi0bits>
 8006d96:	f1c0 0020 	rsb	r0, r0, #32
 8006d9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d9c:	4418      	add	r0, r3
 8006d9e:	f010 001f 	ands.w	r0, r0, #31
 8006da2:	d071      	beq.n	8006e88 <_dtoa_r+0x8f8>
 8006da4:	f1c0 0320 	rsb	r3, r0, #32
 8006da8:	2b04      	cmp	r3, #4
 8006daa:	dd65      	ble.n	8006e78 <_dtoa_r+0x8e8>
 8006dac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006dae:	f1c0 001c 	rsb	r0, r0, #28
 8006db2:	4403      	add	r3, r0
 8006db4:	4480      	add	r8, r0
 8006db6:	4406      	add	r6, r0
 8006db8:	9309      	str	r3, [sp, #36]	@ 0x24
 8006dba:	f1b8 0f00 	cmp.w	r8, #0
 8006dbe:	dd05      	ble.n	8006dcc <_dtoa_r+0x83c>
 8006dc0:	4649      	mov	r1, r9
 8006dc2:	4642      	mov	r2, r8
 8006dc4:	4658      	mov	r0, fp
 8006dc6:	f000 ff95 	bl	8007cf4 <__lshift>
 8006dca:	4681      	mov	r9, r0
 8006dcc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	dd05      	ble.n	8006dde <_dtoa_r+0x84e>
 8006dd2:	4621      	mov	r1, r4
 8006dd4:	461a      	mov	r2, r3
 8006dd6:	4658      	mov	r0, fp
 8006dd8:	f000 ff8c 	bl	8007cf4 <__lshift>
 8006ddc:	4604      	mov	r4, r0
 8006dde:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d053      	beq.n	8006e8c <_dtoa_r+0x8fc>
 8006de4:	4621      	mov	r1, r4
 8006de6:	4648      	mov	r0, r9
 8006de8:	f000 fff0 	bl	8007dcc <__mcmp>
 8006dec:	2800      	cmp	r0, #0
 8006dee:	da4d      	bge.n	8006e8c <_dtoa_r+0x8fc>
 8006df0:	1e7b      	subs	r3, r7, #1
 8006df2:	4649      	mov	r1, r9
 8006df4:	9304      	str	r3, [sp, #16]
 8006df6:	220a      	movs	r2, #10
 8006df8:	2300      	movs	r3, #0
 8006dfa:	4658      	mov	r0, fp
 8006dfc:	f000 fd86 	bl	800790c <__multadd>
 8006e00:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006e02:	4681      	mov	r9, r0
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	f000 816c 	beq.w	80070e2 <_dtoa_r+0xb52>
 8006e0a:	2300      	movs	r3, #0
 8006e0c:	4629      	mov	r1, r5
 8006e0e:	220a      	movs	r2, #10
 8006e10:	4658      	mov	r0, fp
 8006e12:	f000 fd7b 	bl	800790c <__multadd>
 8006e16:	9b08      	ldr	r3, [sp, #32]
 8006e18:	4605      	mov	r5, r0
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	dc61      	bgt.n	8006ee2 <_dtoa_r+0x952>
 8006e1e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006e20:	2b02      	cmp	r3, #2
 8006e22:	dc3b      	bgt.n	8006e9c <_dtoa_r+0x90c>
 8006e24:	e05d      	b.n	8006ee2 <_dtoa_r+0x952>
 8006e26:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006e28:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006e2c:	e746      	b.n	8006cbc <_dtoa_r+0x72c>
 8006e2e:	9b07      	ldr	r3, [sp, #28]
 8006e30:	1e5c      	subs	r4, r3, #1
 8006e32:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006e34:	42a3      	cmp	r3, r4
 8006e36:	bfbf      	itttt	lt
 8006e38:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8006e3a:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8006e3c:	1ae3      	sublt	r3, r4, r3
 8006e3e:	18d2      	addlt	r2, r2, r3
 8006e40:	bfa8      	it	ge
 8006e42:	1b1c      	subge	r4, r3, r4
 8006e44:	9b07      	ldr	r3, [sp, #28]
 8006e46:	bfbe      	ittt	lt
 8006e48:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8006e4a:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8006e4c:	2400      	movlt	r4, #0
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	bfb5      	itete	lt
 8006e52:	eba8 0603 	sublt.w	r6, r8, r3
 8006e56:	4646      	movge	r6, r8
 8006e58:	2300      	movlt	r3, #0
 8006e5a:	9b07      	ldrge	r3, [sp, #28]
 8006e5c:	e730      	b.n	8006cc0 <_dtoa_r+0x730>
 8006e5e:	4646      	mov	r6, r8
 8006e60:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006e62:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006e64:	e735      	b.n	8006cd2 <_dtoa_r+0x742>
 8006e66:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006e68:	e75c      	b.n	8006d24 <_dtoa_r+0x794>
 8006e6a:	2300      	movs	r3, #0
 8006e6c:	e788      	b.n	8006d80 <_dtoa_r+0x7f0>
 8006e6e:	9b02      	ldr	r3, [sp, #8]
 8006e70:	e786      	b.n	8006d80 <_dtoa_r+0x7f0>
 8006e72:	2300      	movs	r3, #0
 8006e74:	930a      	str	r3, [sp, #40]	@ 0x28
 8006e76:	e788      	b.n	8006d8a <_dtoa_r+0x7fa>
 8006e78:	d09f      	beq.n	8006dba <_dtoa_r+0x82a>
 8006e7a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006e7c:	331c      	adds	r3, #28
 8006e7e:	441a      	add	r2, r3
 8006e80:	4498      	add	r8, r3
 8006e82:	441e      	add	r6, r3
 8006e84:	9209      	str	r2, [sp, #36]	@ 0x24
 8006e86:	e798      	b.n	8006dba <_dtoa_r+0x82a>
 8006e88:	4603      	mov	r3, r0
 8006e8a:	e7f6      	b.n	8006e7a <_dtoa_r+0x8ea>
 8006e8c:	9b07      	ldr	r3, [sp, #28]
 8006e8e:	9704      	str	r7, [sp, #16]
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	dc20      	bgt.n	8006ed6 <_dtoa_r+0x946>
 8006e94:	9308      	str	r3, [sp, #32]
 8006e96:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006e98:	2b02      	cmp	r3, #2
 8006e9a:	dd1e      	ble.n	8006eda <_dtoa_r+0x94a>
 8006e9c:	9b08      	ldr	r3, [sp, #32]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	f47f aebc 	bne.w	8006c1c <_dtoa_r+0x68c>
 8006ea4:	4621      	mov	r1, r4
 8006ea6:	2205      	movs	r2, #5
 8006ea8:	4658      	mov	r0, fp
 8006eaa:	f000 fd2f 	bl	800790c <__multadd>
 8006eae:	4601      	mov	r1, r0
 8006eb0:	4604      	mov	r4, r0
 8006eb2:	4648      	mov	r0, r9
 8006eb4:	f000 ff8a 	bl	8007dcc <__mcmp>
 8006eb8:	2800      	cmp	r0, #0
 8006eba:	f77f aeaf 	ble.w	8006c1c <_dtoa_r+0x68c>
 8006ebe:	2331      	movs	r3, #49	@ 0x31
 8006ec0:	4656      	mov	r6, sl
 8006ec2:	f806 3b01 	strb.w	r3, [r6], #1
 8006ec6:	9b04      	ldr	r3, [sp, #16]
 8006ec8:	3301      	adds	r3, #1
 8006eca:	9304      	str	r3, [sp, #16]
 8006ecc:	e6aa      	b.n	8006c24 <_dtoa_r+0x694>
 8006ece:	9c07      	ldr	r4, [sp, #28]
 8006ed0:	9704      	str	r7, [sp, #16]
 8006ed2:	4625      	mov	r5, r4
 8006ed4:	e7f3      	b.n	8006ebe <_dtoa_r+0x92e>
 8006ed6:	9b07      	ldr	r3, [sp, #28]
 8006ed8:	9308      	str	r3, [sp, #32]
 8006eda:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	f000 8104 	beq.w	80070ea <_dtoa_r+0xb5a>
 8006ee2:	2e00      	cmp	r6, #0
 8006ee4:	dd05      	ble.n	8006ef2 <_dtoa_r+0x962>
 8006ee6:	4629      	mov	r1, r5
 8006ee8:	4632      	mov	r2, r6
 8006eea:	4658      	mov	r0, fp
 8006eec:	f000 ff02 	bl	8007cf4 <__lshift>
 8006ef0:	4605      	mov	r5, r0
 8006ef2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d05a      	beq.n	8006fae <_dtoa_r+0xa1e>
 8006ef8:	4658      	mov	r0, fp
 8006efa:	6869      	ldr	r1, [r5, #4]
 8006efc:	f000 fca4 	bl	8007848 <_Balloc>
 8006f00:	4606      	mov	r6, r0
 8006f02:	b928      	cbnz	r0, 8006f10 <_dtoa_r+0x980>
 8006f04:	4602      	mov	r2, r0
 8006f06:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006f0a:	4b83      	ldr	r3, [pc, #524]	@ (8007118 <_dtoa_r+0xb88>)
 8006f0c:	f7ff bb54 	b.w	80065b8 <_dtoa_r+0x28>
 8006f10:	692a      	ldr	r2, [r5, #16]
 8006f12:	f105 010c 	add.w	r1, r5, #12
 8006f16:	3202      	adds	r2, #2
 8006f18:	0092      	lsls	r2, r2, #2
 8006f1a:	300c      	adds	r0, #12
 8006f1c:	f7ff fa99 	bl	8006452 <memcpy>
 8006f20:	2201      	movs	r2, #1
 8006f22:	4631      	mov	r1, r6
 8006f24:	4658      	mov	r0, fp
 8006f26:	f000 fee5 	bl	8007cf4 <__lshift>
 8006f2a:	462f      	mov	r7, r5
 8006f2c:	4605      	mov	r5, r0
 8006f2e:	f10a 0301 	add.w	r3, sl, #1
 8006f32:	9307      	str	r3, [sp, #28]
 8006f34:	9b08      	ldr	r3, [sp, #32]
 8006f36:	4453      	add	r3, sl
 8006f38:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006f3a:	9b02      	ldr	r3, [sp, #8]
 8006f3c:	f003 0301 	and.w	r3, r3, #1
 8006f40:	930a      	str	r3, [sp, #40]	@ 0x28
 8006f42:	9b07      	ldr	r3, [sp, #28]
 8006f44:	4621      	mov	r1, r4
 8006f46:	3b01      	subs	r3, #1
 8006f48:	4648      	mov	r0, r9
 8006f4a:	9302      	str	r3, [sp, #8]
 8006f4c:	f7ff fa96 	bl	800647c <quorem>
 8006f50:	4639      	mov	r1, r7
 8006f52:	9008      	str	r0, [sp, #32]
 8006f54:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006f58:	4648      	mov	r0, r9
 8006f5a:	f000 ff37 	bl	8007dcc <__mcmp>
 8006f5e:	462a      	mov	r2, r5
 8006f60:	9009      	str	r0, [sp, #36]	@ 0x24
 8006f62:	4621      	mov	r1, r4
 8006f64:	4658      	mov	r0, fp
 8006f66:	f000 ff4d 	bl	8007e04 <__mdiff>
 8006f6a:	68c2      	ldr	r2, [r0, #12]
 8006f6c:	4606      	mov	r6, r0
 8006f6e:	bb02      	cbnz	r2, 8006fb2 <_dtoa_r+0xa22>
 8006f70:	4601      	mov	r1, r0
 8006f72:	4648      	mov	r0, r9
 8006f74:	f000 ff2a 	bl	8007dcc <__mcmp>
 8006f78:	4602      	mov	r2, r0
 8006f7a:	4631      	mov	r1, r6
 8006f7c:	4658      	mov	r0, fp
 8006f7e:	920c      	str	r2, [sp, #48]	@ 0x30
 8006f80:	f000 fca2 	bl	80078c8 <_Bfree>
 8006f84:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006f86:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006f88:	9e07      	ldr	r6, [sp, #28]
 8006f8a:	ea43 0102 	orr.w	r1, r3, r2
 8006f8e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006f90:	4319      	orrs	r1, r3
 8006f92:	d110      	bne.n	8006fb6 <_dtoa_r+0xa26>
 8006f94:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006f98:	d029      	beq.n	8006fee <_dtoa_r+0xa5e>
 8006f9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	dd02      	ble.n	8006fa6 <_dtoa_r+0xa16>
 8006fa0:	9b08      	ldr	r3, [sp, #32]
 8006fa2:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006fa6:	9b02      	ldr	r3, [sp, #8]
 8006fa8:	f883 8000 	strb.w	r8, [r3]
 8006fac:	e63b      	b.n	8006c26 <_dtoa_r+0x696>
 8006fae:	4628      	mov	r0, r5
 8006fb0:	e7bb      	b.n	8006f2a <_dtoa_r+0x99a>
 8006fb2:	2201      	movs	r2, #1
 8006fb4:	e7e1      	b.n	8006f7a <_dtoa_r+0x9ea>
 8006fb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	db04      	blt.n	8006fc6 <_dtoa_r+0xa36>
 8006fbc:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8006fbe:	430b      	orrs	r3, r1
 8006fc0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006fc2:	430b      	orrs	r3, r1
 8006fc4:	d120      	bne.n	8007008 <_dtoa_r+0xa78>
 8006fc6:	2a00      	cmp	r2, #0
 8006fc8:	dded      	ble.n	8006fa6 <_dtoa_r+0xa16>
 8006fca:	4649      	mov	r1, r9
 8006fcc:	2201      	movs	r2, #1
 8006fce:	4658      	mov	r0, fp
 8006fd0:	f000 fe90 	bl	8007cf4 <__lshift>
 8006fd4:	4621      	mov	r1, r4
 8006fd6:	4681      	mov	r9, r0
 8006fd8:	f000 fef8 	bl	8007dcc <__mcmp>
 8006fdc:	2800      	cmp	r0, #0
 8006fde:	dc03      	bgt.n	8006fe8 <_dtoa_r+0xa58>
 8006fe0:	d1e1      	bne.n	8006fa6 <_dtoa_r+0xa16>
 8006fe2:	f018 0f01 	tst.w	r8, #1
 8006fe6:	d0de      	beq.n	8006fa6 <_dtoa_r+0xa16>
 8006fe8:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006fec:	d1d8      	bne.n	8006fa0 <_dtoa_r+0xa10>
 8006fee:	2339      	movs	r3, #57	@ 0x39
 8006ff0:	9a02      	ldr	r2, [sp, #8]
 8006ff2:	7013      	strb	r3, [r2, #0]
 8006ff4:	4633      	mov	r3, r6
 8006ff6:	461e      	mov	r6, r3
 8006ff8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006ffc:	3b01      	subs	r3, #1
 8006ffe:	2a39      	cmp	r2, #57	@ 0x39
 8007000:	d052      	beq.n	80070a8 <_dtoa_r+0xb18>
 8007002:	3201      	adds	r2, #1
 8007004:	701a      	strb	r2, [r3, #0]
 8007006:	e60e      	b.n	8006c26 <_dtoa_r+0x696>
 8007008:	2a00      	cmp	r2, #0
 800700a:	dd07      	ble.n	800701c <_dtoa_r+0xa8c>
 800700c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007010:	d0ed      	beq.n	8006fee <_dtoa_r+0xa5e>
 8007012:	9a02      	ldr	r2, [sp, #8]
 8007014:	f108 0301 	add.w	r3, r8, #1
 8007018:	7013      	strb	r3, [r2, #0]
 800701a:	e604      	b.n	8006c26 <_dtoa_r+0x696>
 800701c:	9b07      	ldr	r3, [sp, #28]
 800701e:	9a07      	ldr	r2, [sp, #28]
 8007020:	f803 8c01 	strb.w	r8, [r3, #-1]
 8007024:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007026:	4293      	cmp	r3, r2
 8007028:	d028      	beq.n	800707c <_dtoa_r+0xaec>
 800702a:	4649      	mov	r1, r9
 800702c:	2300      	movs	r3, #0
 800702e:	220a      	movs	r2, #10
 8007030:	4658      	mov	r0, fp
 8007032:	f000 fc6b 	bl	800790c <__multadd>
 8007036:	42af      	cmp	r7, r5
 8007038:	4681      	mov	r9, r0
 800703a:	f04f 0300 	mov.w	r3, #0
 800703e:	f04f 020a 	mov.w	r2, #10
 8007042:	4639      	mov	r1, r7
 8007044:	4658      	mov	r0, fp
 8007046:	d107      	bne.n	8007058 <_dtoa_r+0xac8>
 8007048:	f000 fc60 	bl	800790c <__multadd>
 800704c:	4607      	mov	r7, r0
 800704e:	4605      	mov	r5, r0
 8007050:	9b07      	ldr	r3, [sp, #28]
 8007052:	3301      	adds	r3, #1
 8007054:	9307      	str	r3, [sp, #28]
 8007056:	e774      	b.n	8006f42 <_dtoa_r+0x9b2>
 8007058:	f000 fc58 	bl	800790c <__multadd>
 800705c:	4629      	mov	r1, r5
 800705e:	4607      	mov	r7, r0
 8007060:	2300      	movs	r3, #0
 8007062:	220a      	movs	r2, #10
 8007064:	4658      	mov	r0, fp
 8007066:	f000 fc51 	bl	800790c <__multadd>
 800706a:	4605      	mov	r5, r0
 800706c:	e7f0      	b.n	8007050 <_dtoa_r+0xac0>
 800706e:	9b08      	ldr	r3, [sp, #32]
 8007070:	2700      	movs	r7, #0
 8007072:	2b00      	cmp	r3, #0
 8007074:	bfcc      	ite	gt
 8007076:	461e      	movgt	r6, r3
 8007078:	2601      	movle	r6, #1
 800707a:	4456      	add	r6, sl
 800707c:	4649      	mov	r1, r9
 800707e:	2201      	movs	r2, #1
 8007080:	4658      	mov	r0, fp
 8007082:	f000 fe37 	bl	8007cf4 <__lshift>
 8007086:	4621      	mov	r1, r4
 8007088:	4681      	mov	r9, r0
 800708a:	f000 fe9f 	bl	8007dcc <__mcmp>
 800708e:	2800      	cmp	r0, #0
 8007090:	dcb0      	bgt.n	8006ff4 <_dtoa_r+0xa64>
 8007092:	d102      	bne.n	800709a <_dtoa_r+0xb0a>
 8007094:	f018 0f01 	tst.w	r8, #1
 8007098:	d1ac      	bne.n	8006ff4 <_dtoa_r+0xa64>
 800709a:	4633      	mov	r3, r6
 800709c:	461e      	mov	r6, r3
 800709e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80070a2:	2a30      	cmp	r2, #48	@ 0x30
 80070a4:	d0fa      	beq.n	800709c <_dtoa_r+0xb0c>
 80070a6:	e5be      	b.n	8006c26 <_dtoa_r+0x696>
 80070a8:	459a      	cmp	sl, r3
 80070aa:	d1a4      	bne.n	8006ff6 <_dtoa_r+0xa66>
 80070ac:	9b04      	ldr	r3, [sp, #16]
 80070ae:	3301      	adds	r3, #1
 80070b0:	9304      	str	r3, [sp, #16]
 80070b2:	2331      	movs	r3, #49	@ 0x31
 80070b4:	f88a 3000 	strb.w	r3, [sl]
 80070b8:	e5b5      	b.n	8006c26 <_dtoa_r+0x696>
 80070ba:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80070bc:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800711c <_dtoa_r+0xb8c>
 80070c0:	b11b      	cbz	r3, 80070ca <_dtoa_r+0xb3a>
 80070c2:	f10a 0308 	add.w	r3, sl, #8
 80070c6:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80070c8:	6013      	str	r3, [r2, #0]
 80070ca:	4650      	mov	r0, sl
 80070cc:	b017      	add	sp, #92	@ 0x5c
 80070ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070d2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80070d4:	2b01      	cmp	r3, #1
 80070d6:	f77f ae3d 	ble.w	8006d54 <_dtoa_r+0x7c4>
 80070da:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80070dc:	930a      	str	r3, [sp, #40]	@ 0x28
 80070de:	2001      	movs	r0, #1
 80070e0:	e65b      	b.n	8006d9a <_dtoa_r+0x80a>
 80070e2:	9b08      	ldr	r3, [sp, #32]
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	f77f aed6 	ble.w	8006e96 <_dtoa_r+0x906>
 80070ea:	4656      	mov	r6, sl
 80070ec:	4621      	mov	r1, r4
 80070ee:	4648      	mov	r0, r9
 80070f0:	f7ff f9c4 	bl	800647c <quorem>
 80070f4:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80070f8:	9b08      	ldr	r3, [sp, #32]
 80070fa:	f806 8b01 	strb.w	r8, [r6], #1
 80070fe:	eba6 020a 	sub.w	r2, r6, sl
 8007102:	4293      	cmp	r3, r2
 8007104:	ddb3      	ble.n	800706e <_dtoa_r+0xade>
 8007106:	4649      	mov	r1, r9
 8007108:	2300      	movs	r3, #0
 800710a:	220a      	movs	r2, #10
 800710c:	4658      	mov	r0, fp
 800710e:	f000 fbfd 	bl	800790c <__multadd>
 8007112:	4681      	mov	r9, r0
 8007114:	e7ea      	b.n	80070ec <_dtoa_r+0xb5c>
 8007116:	bf00      	nop
 8007118:	08009790 	.word	0x08009790
 800711c:	08009714 	.word	0x08009714

08007120 <_free_r>:
 8007120:	b538      	push	{r3, r4, r5, lr}
 8007122:	4605      	mov	r5, r0
 8007124:	2900      	cmp	r1, #0
 8007126:	d040      	beq.n	80071aa <_free_r+0x8a>
 8007128:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800712c:	1f0c      	subs	r4, r1, #4
 800712e:	2b00      	cmp	r3, #0
 8007130:	bfb8      	it	lt
 8007132:	18e4      	addlt	r4, r4, r3
 8007134:	f7fd fd48 	bl	8004bc8 <__malloc_lock>
 8007138:	4a1c      	ldr	r2, [pc, #112]	@ (80071ac <_free_r+0x8c>)
 800713a:	6813      	ldr	r3, [r2, #0]
 800713c:	b933      	cbnz	r3, 800714c <_free_r+0x2c>
 800713e:	6063      	str	r3, [r4, #4]
 8007140:	6014      	str	r4, [r2, #0]
 8007142:	4628      	mov	r0, r5
 8007144:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007148:	f7fd bd44 	b.w	8004bd4 <__malloc_unlock>
 800714c:	42a3      	cmp	r3, r4
 800714e:	d908      	bls.n	8007162 <_free_r+0x42>
 8007150:	6820      	ldr	r0, [r4, #0]
 8007152:	1821      	adds	r1, r4, r0
 8007154:	428b      	cmp	r3, r1
 8007156:	bf01      	itttt	eq
 8007158:	6819      	ldreq	r1, [r3, #0]
 800715a:	685b      	ldreq	r3, [r3, #4]
 800715c:	1809      	addeq	r1, r1, r0
 800715e:	6021      	streq	r1, [r4, #0]
 8007160:	e7ed      	b.n	800713e <_free_r+0x1e>
 8007162:	461a      	mov	r2, r3
 8007164:	685b      	ldr	r3, [r3, #4]
 8007166:	b10b      	cbz	r3, 800716c <_free_r+0x4c>
 8007168:	42a3      	cmp	r3, r4
 800716a:	d9fa      	bls.n	8007162 <_free_r+0x42>
 800716c:	6811      	ldr	r1, [r2, #0]
 800716e:	1850      	adds	r0, r2, r1
 8007170:	42a0      	cmp	r0, r4
 8007172:	d10b      	bne.n	800718c <_free_r+0x6c>
 8007174:	6820      	ldr	r0, [r4, #0]
 8007176:	4401      	add	r1, r0
 8007178:	1850      	adds	r0, r2, r1
 800717a:	4283      	cmp	r3, r0
 800717c:	6011      	str	r1, [r2, #0]
 800717e:	d1e0      	bne.n	8007142 <_free_r+0x22>
 8007180:	6818      	ldr	r0, [r3, #0]
 8007182:	685b      	ldr	r3, [r3, #4]
 8007184:	4408      	add	r0, r1
 8007186:	6010      	str	r0, [r2, #0]
 8007188:	6053      	str	r3, [r2, #4]
 800718a:	e7da      	b.n	8007142 <_free_r+0x22>
 800718c:	d902      	bls.n	8007194 <_free_r+0x74>
 800718e:	230c      	movs	r3, #12
 8007190:	602b      	str	r3, [r5, #0]
 8007192:	e7d6      	b.n	8007142 <_free_r+0x22>
 8007194:	6820      	ldr	r0, [r4, #0]
 8007196:	1821      	adds	r1, r4, r0
 8007198:	428b      	cmp	r3, r1
 800719a:	bf01      	itttt	eq
 800719c:	6819      	ldreq	r1, [r3, #0]
 800719e:	685b      	ldreq	r3, [r3, #4]
 80071a0:	1809      	addeq	r1, r1, r0
 80071a2:	6021      	streq	r1, [r4, #0]
 80071a4:	6063      	str	r3, [r4, #4]
 80071a6:	6054      	str	r4, [r2, #4]
 80071a8:	e7cb      	b.n	8007142 <_free_r+0x22>
 80071aa:	bd38      	pop	{r3, r4, r5, pc}
 80071ac:	20000694 	.word	0x20000694

080071b0 <rshift>:
 80071b0:	6903      	ldr	r3, [r0, #16]
 80071b2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80071b6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80071ba:	f100 0414 	add.w	r4, r0, #20
 80071be:	ea4f 1261 	mov.w	r2, r1, asr #5
 80071c2:	dd46      	ble.n	8007252 <rshift+0xa2>
 80071c4:	f011 011f 	ands.w	r1, r1, #31
 80071c8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80071cc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80071d0:	d10c      	bne.n	80071ec <rshift+0x3c>
 80071d2:	4629      	mov	r1, r5
 80071d4:	f100 0710 	add.w	r7, r0, #16
 80071d8:	42b1      	cmp	r1, r6
 80071da:	d335      	bcc.n	8007248 <rshift+0x98>
 80071dc:	1a9b      	subs	r3, r3, r2
 80071de:	009b      	lsls	r3, r3, #2
 80071e0:	1eea      	subs	r2, r5, #3
 80071e2:	4296      	cmp	r6, r2
 80071e4:	bf38      	it	cc
 80071e6:	2300      	movcc	r3, #0
 80071e8:	4423      	add	r3, r4
 80071ea:	e015      	b.n	8007218 <rshift+0x68>
 80071ec:	46a1      	mov	r9, r4
 80071ee:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80071f2:	f1c1 0820 	rsb	r8, r1, #32
 80071f6:	40cf      	lsrs	r7, r1
 80071f8:	f105 0e04 	add.w	lr, r5, #4
 80071fc:	4576      	cmp	r6, lr
 80071fe:	46f4      	mov	ip, lr
 8007200:	d816      	bhi.n	8007230 <rshift+0x80>
 8007202:	1a9a      	subs	r2, r3, r2
 8007204:	0092      	lsls	r2, r2, #2
 8007206:	3a04      	subs	r2, #4
 8007208:	3501      	adds	r5, #1
 800720a:	42ae      	cmp	r6, r5
 800720c:	bf38      	it	cc
 800720e:	2200      	movcc	r2, #0
 8007210:	18a3      	adds	r3, r4, r2
 8007212:	50a7      	str	r7, [r4, r2]
 8007214:	b107      	cbz	r7, 8007218 <rshift+0x68>
 8007216:	3304      	adds	r3, #4
 8007218:	42a3      	cmp	r3, r4
 800721a:	eba3 0204 	sub.w	r2, r3, r4
 800721e:	bf08      	it	eq
 8007220:	2300      	moveq	r3, #0
 8007222:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007226:	6102      	str	r2, [r0, #16]
 8007228:	bf08      	it	eq
 800722a:	6143      	streq	r3, [r0, #20]
 800722c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007230:	f8dc c000 	ldr.w	ip, [ip]
 8007234:	fa0c fc08 	lsl.w	ip, ip, r8
 8007238:	ea4c 0707 	orr.w	r7, ip, r7
 800723c:	f849 7b04 	str.w	r7, [r9], #4
 8007240:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007244:	40cf      	lsrs	r7, r1
 8007246:	e7d9      	b.n	80071fc <rshift+0x4c>
 8007248:	f851 cb04 	ldr.w	ip, [r1], #4
 800724c:	f847 cf04 	str.w	ip, [r7, #4]!
 8007250:	e7c2      	b.n	80071d8 <rshift+0x28>
 8007252:	4623      	mov	r3, r4
 8007254:	e7e0      	b.n	8007218 <rshift+0x68>

08007256 <__hexdig_fun>:
 8007256:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800725a:	2b09      	cmp	r3, #9
 800725c:	d802      	bhi.n	8007264 <__hexdig_fun+0xe>
 800725e:	3820      	subs	r0, #32
 8007260:	b2c0      	uxtb	r0, r0
 8007262:	4770      	bx	lr
 8007264:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8007268:	2b05      	cmp	r3, #5
 800726a:	d801      	bhi.n	8007270 <__hexdig_fun+0x1a>
 800726c:	3847      	subs	r0, #71	@ 0x47
 800726e:	e7f7      	b.n	8007260 <__hexdig_fun+0xa>
 8007270:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8007274:	2b05      	cmp	r3, #5
 8007276:	d801      	bhi.n	800727c <__hexdig_fun+0x26>
 8007278:	3827      	subs	r0, #39	@ 0x27
 800727a:	e7f1      	b.n	8007260 <__hexdig_fun+0xa>
 800727c:	2000      	movs	r0, #0
 800727e:	4770      	bx	lr

08007280 <__gethex>:
 8007280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007284:	468a      	mov	sl, r1
 8007286:	4690      	mov	r8, r2
 8007288:	b085      	sub	sp, #20
 800728a:	9302      	str	r3, [sp, #8]
 800728c:	680b      	ldr	r3, [r1, #0]
 800728e:	9001      	str	r0, [sp, #4]
 8007290:	1c9c      	adds	r4, r3, #2
 8007292:	46a1      	mov	r9, r4
 8007294:	f814 0b01 	ldrb.w	r0, [r4], #1
 8007298:	2830      	cmp	r0, #48	@ 0x30
 800729a:	d0fa      	beq.n	8007292 <__gethex+0x12>
 800729c:	eba9 0303 	sub.w	r3, r9, r3
 80072a0:	f1a3 0b02 	sub.w	fp, r3, #2
 80072a4:	f7ff ffd7 	bl	8007256 <__hexdig_fun>
 80072a8:	4605      	mov	r5, r0
 80072aa:	2800      	cmp	r0, #0
 80072ac:	d168      	bne.n	8007380 <__gethex+0x100>
 80072ae:	2201      	movs	r2, #1
 80072b0:	4648      	mov	r0, r9
 80072b2:	499f      	ldr	r1, [pc, #636]	@ (8007530 <__gethex+0x2b0>)
 80072b4:	f7ff f825 	bl	8006302 <strncmp>
 80072b8:	4607      	mov	r7, r0
 80072ba:	2800      	cmp	r0, #0
 80072bc:	d167      	bne.n	800738e <__gethex+0x10e>
 80072be:	f899 0001 	ldrb.w	r0, [r9, #1]
 80072c2:	4626      	mov	r6, r4
 80072c4:	f7ff ffc7 	bl	8007256 <__hexdig_fun>
 80072c8:	2800      	cmp	r0, #0
 80072ca:	d062      	beq.n	8007392 <__gethex+0x112>
 80072cc:	4623      	mov	r3, r4
 80072ce:	7818      	ldrb	r0, [r3, #0]
 80072d0:	4699      	mov	r9, r3
 80072d2:	2830      	cmp	r0, #48	@ 0x30
 80072d4:	f103 0301 	add.w	r3, r3, #1
 80072d8:	d0f9      	beq.n	80072ce <__gethex+0x4e>
 80072da:	f7ff ffbc 	bl	8007256 <__hexdig_fun>
 80072de:	fab0 f580 	clz	r5, r0
 80072e2:	f04f 0b01 	mov.w	fp, #1
 80072e6:	096d      	lsrs	r5, r5, #5
 80072e8:	464a      	mov	r2, r9
 80072ea:	4616      	mov	r6, r2
 80072ec:	7830      	ldrb	r0, [r6, #0]
 80072ee:	3201      	adds	r2, #1
 80072f0:	f7ff ffb1 	bl	8007256 <__hexdig_fun>
 80072f4:	2800      	cmp	r0, #0
 80072f6:	d1f8      	bne.n	80072ea <__gethex+0x6a>
 80072f8:	2201      	movs	r2, #1
 80072fa:	4630      	mov	r0, r6
 80072fc:	498c      	ldr	r1, [pc, #560]	@ (8007530 <__gethex+0x2b0>)
 80072fe:	f7ff f800 	bl	8006302 <strncmp>
 8007302:	2800      	cmp	r0, #0
 8007304:	d13f      	bne.n	8007386 <__gethex+0x106>
 8007306:	b944      	cbnz	r4, 800731a <__gethex+0x9a>
 8007308:	1c74      	adds	r4, r6, #1
 800730a:	4622      	mov	r2, r4
 800730c:	4616      	mov	r6, r2
 800730e:	7830      	ldrb	r0, [r6, #0]
 8007310:	3201      	adds	r2, #1
 8007312:	f7ff ffa0 	bl	8007256 <__hexdig_fun>
 8007316:	2800      	cmp	r0, #0
 8007318:	d1f8      	bne.n	800730c <__gethex+0x8c>
 800731a:	1ba4      	subs	r4, r4, r6
 800731c:	00a7      	lsls	r7, r4, #2
 800731e:	7833      	ldrb	r3, [r6, #0]
 8007320:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8007324:	2b50      	cmp	r3, #80	@ 0x50
 8007326:	d13e      	bne.n	80073a6 <__gethex+0x126>
 8007328:	7873      	ldrb	r3, [r6, #1]
 800732a:	2b2b      	cmp	r3, #43	@ 0x2b
 800732c:	d033      	beq.n	8007396 <__gethex+0x116>
 800732e:	2b2d      	cmp	r3, #45	@ 0x2d
 8007330:	d034      	beq.n	800739c <__gethex+0x11c>
 8007332:	2400      	movs	r4, #0
 8007334:	1c71      	adds	r1, r6, #1
 8007336:	7808      	ldrb	r0, [r1, #0]
 8007338:	f7ff ff8d 	bl	8007256 <__hexdig_fun>
 800733c:	1e43      	subs	r3, r0, #1
 800733e:	b2db      	uxtb	r3, r3
 8007340:	2b18      	cmp	r3, #24
 8007342:	d830      	bhi.n	80073a6 <__gethex+0x126>
 8007344:	f1a0 0210 	sub.w	r2, r0, #16
 8007348:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800734c:	f7ff ff83 	bl	8007256 <__hexdig_fun>
 8007350:	f100 3cff 	add.w	ip, r0, #4294967295
 8007354:	fa5f fc8c 	uxtb.w	ip, ip
 8007358:	f1bc 0f18 	cmp.w	ip, #24
 800735c:	f04f 030a 	mov.w	r3, #10
 8007360:	d91e      	bls.n	80073a0 <__gethex+0x120>
 8007362:	b104      	cbz	r4, 8007366 <__gethex+0xe6>
 8007364:	4252      	negs	r2, r2
 8007366:	4417      	add	r7, r2
 8007368:	f8ca 1000 	str.w	r1, [sl]
 800736c:	b1ed      	cbz	r5, 80073aa <__gethex+0x12a>
 800736e:	f1bb 0f00 	cmp.w	fp, #0
 8007372:	bf0c      	ite	eq
 8007374:	2506      	moveq	r5, #6
 8007376:	2500      	movne	r5, #0
 8007378:	4628      	mov	r0, r5
 800737a:	b005      	add	sp, #20
 800737c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007380:	2500      	movs	r5, #0
 8007382:	462c      	mov	r4, r5
 8007384:	e7b0      	b.n	80072e8 <__gethex+0x68>
 8007386:	2c00      	cmp	r4, #0
 8007388:	d1c7      	bne.n	800731a <__gethex+0x9a>
 800738a:	4627      	mov	r7, r4
 800738c:	e7c7      	b.n	800731e <__gethex+0x9e>
 800738e:	464e      	mov	r6, r9
 8007390:	462f      	mov	r7, r5
 8007392:	2501      	movs	r5, #1
 8007394:	e7c3      	b.n	800731e <__gethex+0x9e>
 8007396:	2400      	movs	r4, #0
 8007398:	1cb1      	adds	r1, r6, #2
 800739a:	e7cc      	b.n	8007336 <__gethex+0xb6>
 800739c:	2401      	movs	r4, #1
 800739e:	e7fb      	b.n	8007398 <__gethex+0x118>
 80073a0:	fb03 0002 	mla	r0, r3, r2, r0
 80073a4:	e7ce      	b.n	8007344 <__gethex+0xc4>
 80073a6:	4631      	mov	r1, r6
 80073a8:	e7de      	b.n	8007368 <__gethex+0xe8>
 80073aa:	4629      	mov	r1, r5
 80073ac:	eba6 0309 	sub.w	r3, r6, r9
 80073b0:	3b01      	subs	r3, #1
 80073b2:	2b07      	cmp	r3, #7
 80073b4:	dc0a      	bgt.n	80073cc <__gethex+0x14c>
 80073b6:	9801      	ldr	r0, [sp, #4]
 80073b8:	f000 fa46 	bl	8007848 <_Balloc>
 80073bc:	4604      	mov	r4, r0
 80073be:	b940      	cbnz	r0, 80073d2 <__gethex+0x152>
 80073c0:	4602      	mov	r2, r0
 80073c2:	21e4      	movs	r1, #228	@ 0xe4
 80073c4:	4b5b      	ldr	r3, [pc, #364]	@ (8007534 <__gethex+0x2b4>)
 80073c6:	485c      	ldr	r0, [pc, #368]	@ (8007538 <__gethex+0x2b8>)
 80073c8:	f001 f90a 	bl	80085e0 <__assert_func>
 80073cc:	3101      	adds	r1, #1
 80073ce:	105b      	asrs	r3, r3, #1
 80073d0:	e7ef      	b.n	80073b2 <__gethex+0x132>
 80073d2:	2300      	movs	r3, #0
 80073d4:	f100 0a14 	add.w	sl, r0, #20
 80073d8:	4655      	mov	r5, sl
 80073da:	469b      	mov	fp, r3
 80073dc:	45b1      	cmp	r9, r6
 80073de:	d337      	bcc.n	8007450 <__gethex+0x1d0>
 80073e0:	f845 bb04 	str.w	fp, [r5], #4
 80073e4:	eba5 050a 	sub.w	r5, r5, sl
 80073e8:	10ad      	asrs	r5, r5, #2
 80073ea:	6125      	str	r5, [r4, #16]
 80073ec:	4658      	mov	r0, fp
 80073ee:	f000 fb1d 	bl	8007a2c <__hi0bits>
 80073f2:	016d      	lsls	r5, r5, #5
 80073f4:	f8d8 6000 	ldr.w	r6, [r8]
 80073f8:	1a2d      	subs	r5, r5, r0
 80073fa:	42b5      	cmp	r5, r6
 80073fc:	dd54      	ble.n	80074a8 <__gethex+0x228>
 80073fe:	1bad      	subs	r5, r5, r6
 8007400:	4629      	mov	r1, r5
 8007402:	4620      	mov	r0, r4
 8007404:	f000 fea5 	bl	8008152 <__any_on>
 8007408:	4681      	mov	r9, r0
 800740a:	b178      	cbz	r0, 800742c <__gethex+0x1ac>
 800740c:	f04f 0901 	mov.w	r9, #1
 8007410:	1e6b      	subs	r3, r5, #1
 8007412:	1159      	asrs	r1, r3, #5
 8007414:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8007418:	f003 021f 	and.w	r2, r3, #31
 800741c:	fa09 f202 	lsl.w	r2, r9, r2
 8007420:	420a      	tst	r2, r1
 8007422:	d003      	beq.n	800742c <__gethex+0x1ac>
 8007424:	454b      	cmp	r3, r9
 8007426:	dc36      	bgt.n	8007496 <__gethex+0x216>
 8007428:	f04f 0902 	mov.w	r9, #2
 800742c:	4629      	mov	r1, r5
 800742e:	4620      	mov	r0, r4
 8007430:	f7ff febe 	bl	80071b0 <rshift>
 8007434:	442f      	add	r7, r5
 8007436:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800743a:	42bb      	cmp	r3, r7
 800743c:	da42      	bge.n	80074c4 <__gethex+0x244>
 800743e:	4621      	mov	r1, r4
 8007440:	9801      	ldr	r0, [sp, #4]
 8007442:	f000 fa41 	bl	80078c8 <_Bfree>
 8007446:	2300      	movs	r3, #0
 8007448:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800744a:	25a3      	movs	r5, #163	@ 0xa3
 800744c:	6013      	str	r3, [r2, #0]
 800744e:	e793      	b.n	8007378 <__gethex+0xf8>
 8007450:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8007454:	2a2e      	cmp	r2, #46	@ 0x2e
 8007456:	d012      	beq.n	800747e <__gethex+0x1fe>
 8007458:	2b20      	cmp	r3, #32
 800745a:	d104      	bne.n	8007466 <__gethex+0x1e6>
 800745c:	f845 bb04 	str.w	fp, [r5], #4
 8007460:	f04f 0b00 	mov.w	fp, #0
 8007464:	465b      	mov	r3, fp
 8007466:	7830      	ldrb	r0, [r6, #0]
 8007468:	9303      	str	r3, [sp, #12]
 800746a:	f7ff fef4 	bl	8007256 <__hexdig_fun>
 800746e:	9b03      	ldr	r3, [sp, #12]
 8007470:	f000 000f 	and.w	r0, r0, #15
 8007474:	4098      	lsls	r0, r3
 8007476:	ea4b 0b00 	orr.w	fp, fp, r0
 800747a:	3304      	adds	r3, #4
 800747c:	e7ae      	b.n	80073dc <__gethex+0x15c>
 800747e:	45b1      	cmp	r9, r6
 8007480:	d8ea      	bhi.n	8007458 <__gethex+0x1d8>
 8007482:	2201      	movs	r2, #1
 8007484:	4630      	mov	r0, r6
 8007486:	492a      	ldr	r1, [pc, #168]	@ (8007530 <__gethex+0x2b0>)
 8007488:	9303      	str	r3, [sp, #12]
 800748a:	f7fe ff3a 	bl	8006302 <strncmp>
 800748e:	9b03      	ldr	r3, [sp, #12]
 8007490:	2800      	cmp	r0, #0
 8007492:	d1e1      	bne.n	8007458 <__gethex+0x1d8>
 8007494:	e7a2      	b.n	80073dc <__gethex+0x15c>
 8007496:	4620      	mov	r0, r4
 8007498:	1ea9      	subs	r1, r5, #2
 800749a:	f000 fe5a 	bl	8008152 <__any_on>
 800749e:	2800      	cmp	r0, #0
 80074a0:	d0c2      	beq.n	8007428 <__gethex+0x1a8>
 80074a2:	f04f 0903 	mov.w	r9, #3
 80074a6:	e7c1      	b.n	800742c <__gethex+0x1ac>
 80074a8:	da09      	bge.n	80074be <__gethex+0x23e>
 80074aa:	1b75      	subs	r5, r6, r5
 80074ac:	4621      	mov	r1, r4
 80074ae:	462a      	mov	r2, r5
 80074b0:	9801      	ldr	r0, [sp, #4]
 80074b2:	f000 fc1f 	bl	8007cf4 <__lshift>
 80074b6:	4604      	mov	r4, r0
 80074b8:	1b7f      	subs	r7, r7, r5
 80074ba:	f100 0a14 	add.w	sl, r0, #20
 80074be:	f04f 0900 	mov.w	r9, #0
 80074c2:	e7b8      	b.n	8007436 <__gethex+0x1b6>
 80074c4:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80074c8:	42bd      	cmp	r5, r7
 80074ca:	dd6f      	ble.n	80075ac <__gethex+0x32c>
 80074cc:	1bed      	subs	r5, r5, r7
 80074ce:	42ae      	cmp	r6, r5
 80074d0:	dc34      	bgt.n	800753c <__gethex+0x2bc>
 80074d2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80074d6:	2b02      	cmp	r3, #2
 80074d8:	d022      	beq.n	8007520 <__gethex+0x2a0>
 80074da:	2b03      	cmp	r3, #3
 80074dc:	d024      	beq.n	8007528 <__gethex+0x2a8>
 80074de:	2b01      	cmp	r3, #1
 80074e0:	d115      	bne.n	800750e <__gethex+0x28e>
 80074e2:	42ae      	cmp	r6, r5
 80074e4:	d113      	bne.n	800750e <__gethex+0x28e>
 80074e6:	2e01      	cmp	r6, #1
 80074e8:	d10b      	bne.n	8007502 <__gethex+0x282>
 80074ea:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80074ee:	9a02      	ldr	r2, [sp, #8]
 80074f0:	2562      	movs	r5, #98	@ 0x62
 80074f2:	6013      	str	r3, [r2, #0]
 80074f4:	2301      	movs	r3, #1
 80074f6:	6123      	str	r3, [r4, #16]
 80074f8:	f8ca 3000 	str.w	r3, [sl]
 80074fc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80074fe:	601c      	str	r4, [r3, #0]
 8007500:	e73a      	b.n	8007378 <__gethex+0xf8>
 8007502:	4620      	mov	r0, r4
 8007504:	1e71      	subs	r1, r6, #1
 8007506:	f000 fe24 	bl	8008152 <__any_on>
 800750a:	2800      	cmp	r0, #0
 800750c:	d1ed      	bne.n	80074ea <__gethex+0x26a>
 800750e:	4621      	mov	r1, r4
 8007510:	9801      	ldr	r0, [sp, #4]
 8007512:	f000 f9d9 	bl	80078c8 <_Bfree>
 8007516:	2300      	movs	r3, #0
 8007518:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800751a:	2550      	movs	r5, #80	@ 0x50
 800751c:	6013      	str	r3, [r2, #0]
 800751e:	e72b      	b.n	8007378 <__gethex+0xf8>
 8007520:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007522:	2b00      	cmp	r3, #0
 8007524:	d1f3      	bne.n	800750e <__gethex+0x28e>
 8007526:	e7e0      	b.n	80074ea <__gethex+0x26a>
 8007528:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800752a:	2b00      	cmp	r3, #0
 800752c:	d1dd      	bne.n	80074ea <__gethex+0x26a>
 800752e:	e7ee      	b.n	800750e <__gethex+0x28e>
 8007530:	08009684 	.word	0x08009684
 8007534:	08009790 	.word	0x08009790
 8007538:	080097a1 	.word	0x080097a1
 800753c:	1e6f      	subs	r7, r5, #1
 800753e:	f1b9 0f00 	cmp.w	r9, #0
 8007542:	d130      	bne.n	80075a6 <__gethex+0x326>
 8007544:	b127      	cbz	r7, 8007550 <__gethex+0x2d0>
 8007546:	4639      	mov	r1, r7
 8007548:	4620      	mov	r0, r4
 800754a:	f000 fe02 	bl	8008152 <__any_on>
 800754e:	4681      	mov	r9, r0
 8007550:	2301      	movs	r3, #1
 8007552:	4629      	mov	r1, r5
 8007554:	1b76      	subs	r6, r6, r5
 8007556:	2502      	movs	r5, #2
 8007558:	117a      	asrs	r2, r7, #5
 800755a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800755e:	f007 071f 	and.w	r7, r7, #31
 8007562:	40bb      	lsls	r3, r7
 8007564:	4213      	tst	r3, r2
 8007566:	4620      	mov	r0, r4
 8007568:	bf18      	it	ne
 800756a:	f049 0902 	orrne.w	r9, r9, #2
 800756e:	f7ff fe1f 	bl	80071b0 <rshift>
 8007572:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8007576:	f1b9 0f00 	cmp.w	r9, #0
 800757a:	d047      	beq.n	800760c <__gethex+0x38c>
 800757c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007580:	2b02      	cmp	r3, #2
 8007582:	d015      	beq.n	80075b0 <__gethex+0x330>
 8007584:	2b03      	cmp	r3, #3
 8007586:	d017      	beq.n	80075b8 <__gethex+0x338>
 8007588:	2b01      	cmp	r3, #1
 800758a:	d109      	bne.n	80075a0 <__gethex+0x320>
 800758c:	f019 0f02 	tst.w	r9, #2
 8007590:	d006      	beq.n	80075a0 <__gethex+0x320>
 8007592:	f8da 3000 	ldr.w	r3, [sl]
 8007596:	ea49 0903 	orr.w	r9, r9, r3
 800759a:	f019 0f01 	tst.w	r9, #1
 800759e:	d10e      	bne.n	80075be <__gethex+0x33e>
 80075a0:	f045 0510 	orr.w	r5, r5, #16
 80075a4:	e032      	b.n	800760c <__gethex+0x38c>
 80075a6:	f04f 0901 	mov.w	r9, #1
 80075aa:	e7d1      	b.n	8007550 <__gethex+0x2d0>
 80075ac:	2501      	movs	r5, #1
 80075ae:	e7e2      	b.n	8007576 <__gethex+0x2f6>
 80075b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80075b2:	f1c3 0301 	rsb	r3, r3, #1
 80075b6:	930f      	str	r3, [sp, #60]	@ 0x3c
 80075b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d0f0      	beq.n	80075a0 <__gethex+0x320>
 80075be:	f04f 0c00 	mov.w	ip, #0
 80075c2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80075c6:	f104 0314 	add.w	r3, r4, #20
 80075ca:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80075ce:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80075d2:	4618      	mov	r0, r3
 80075d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80075d8:	f1b2 3fff 	cmp.w	r2, #4294967295
 80075dc:	d01b      	beq.n	8007616 <__gethex+0x396>
 80075de:	3201      	adds	r2, #1
 80075e0:	6002      	str	r2, [r0, #0]
 80075e2:	2d02      	cmp	r5, #2
 80075e4:	f104 0314 	add.w	r3, r4, #20
 80075e8:	d13c      	bne.n	8007664 <__gethex+0x3e4>
 80075ea:	f8d8 2000 	ldr.w	r2, [r8]
 80075ee:	3a01      	subs	r2, #1
 80075f0:	42b2      	cmp	r2, r6
 80075f2:	d109      	bne.n	8007608 <__gethex+0x388>
 80075f4:	2201      	movs	r2, #1
 80075f6:	1171      	asrs	r1, r6, #5
 80075f8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80075fc:	f006 061f 	and.w	r6, r6, #31
 8007600:	fa02 f606 	lsl.w	r6, r2, r6
 8007604:	421e      	tst	r6, r3
 8007606:	d13a      	bne.n	800767e <__gethex+0x3fe>
 8007608:	f045 0520 	orr.w	r5, r5, #32
 800760c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800760e:	601c      	str	r4, [r3, #0]
 8007610:	9b02      	ldr	r3, [sp, #8]
 8007612:	601f      	str	r7, [r3, #0]
 8007614:	e6b0      	b.n	8007378 <__gethex+0xf8>
 8007616:	4299      	cmp	r1, r3
 8007618:	f843 cc04 	str.w	ip, [r3, #-4]
 800761c:	d8d9      	bhi.n	80075d2 <__gethex+0x352>
 800761e:	68a3      	ldr	r3, [r4, #8]
 8007620:	459b      	cmp	fp, r3
 8007622:	db17      	blt.n	8007654 <__gethex+0x3d4>
 8007624:	6861      	ldr	r1, [r4, #4]
 8007626:	9801      	ldr	r0, [sp, #4]
 8007628:	3101      	adds	r1, #1
 800762a:	f000 f90d 	bl	8007848 <_Balloc>
 800762e:	4681      	mov	r9, r0
 8007630:	b918      	cbnz	r0, 800763a <__gethex+0x3ba>
 8007632:	4602      	mov	r2, r0
 8007634:	2184      	movs	r1, #132	@ 0x84
 8007636:	4b19      	ldr	r3, [pc, #100]	@ (800769c <__gethex+0x41c>)
 8007638:	e6c5      	b.n	80073c6 <__gethex+0x146>
 800763a:	6922      	ldr	r2, [r4, #16]
 800763c:	f104 010c 	add.w	r1, r4, #12
 8007640:	3202      	adds	r2, #2
 8007642:	0092      	lsls	r2, r2, #2
 8007644:	300c      	adds	r0, #12
 8007646:	f7fe ff04 	bl	8006452 <memcpy>
 800764a:	4621      	mov	r1, r4
 800764c:	9801      	ldr	r0, [sp, #4]
 800764e:	f000 f93b 	bl	80078c8 <_Bfree>
 8007652:	464c      	mov	r4, r9
 8007654:	6923      	ldr	r3, [r4, #16]
 8007656:	1c5a      	adds	r2, r3, #1
 8007658:	6122      	str	r2, [r4, #16]
 800765a:	2201      	movs	r2, #1
 800765c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007660:	615a      	str	r2, [r3, #20]
 8007662:	e7be      	b.n	80075e2 <__gethex+0x362>
 8007664:	6922      	ldr	r2, [r4, #16]
 8007666:	455a      	cmp	r2, fp
 8007668:	dd0b      	ble.n	8007682 <__gethex+0x402>
 800766a:	2101      	movs	r1, #1
 800766c:	4620      	mov	r0, r4
 800766e:	f7ff fd9f 	bl	80071b0 <rshift>
 8007672:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007676:	3701      	adds	r7, #1
 8007678:	42bb      	cmp	r3, r7
 800767a:	f6ff aee0 	blt.w	800743e <__gethex+0x1be>
 800767e:	2501      	movs	r5, #1
 8007680:	e7c2      	b.n	8007608 <__gethex+0x388>
 8007682:	f016 061f 	ands.w	r6, r6, #31
 8007686:	d0fa      	beq.n	800767e <__gethex+0x3fe>
 8007688:	4453      	add	r3, sl
 800768a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800768e:	f000 f9cd 	bl	8007a2c <__hi0bits>
 8007692:	f1c6 0620 	rsb	r6, r6, #32
 8007696:	42b0      	cmp	r0, r6
 8007698:	dbe7      	blt.n	800766a <__gethex+0x3ea>
 800769a:	e7f0      	b.n	800767e <__gethex+0x3fe>
 800769c:	08009790 	.word	0x08009790

080076a0 <L_shift>:
 80076a0:	f1c2 0208 	rsb	r2, r2, #8
 80076a4:	0092      	lsls	r2, r2, #2
 80076a6:	b570      	push	{r4, r5, r6, lr}
 80076a8:	f1c2 0620 	rsb	r6, r2, #32
 80076ac:	6843      	ldr	r3, [r0, #4]
 80076ae:	6804      	ldr	r4, [r0, #0]
 80076b0:	fa03 f506 	lsl.w	r5, r3, r6
 80076b4:	432c      	orrs	r4, r5
 80076b6:	40d3      	lsrs	r3, r2
 80076b8:	6004      	str	r4, [r0, #0]
 80076ba:	f840 3f04 	str.w	r3, [r0, #4]!
 80076be:	4288      	cmp	r0, r1
 80076c0:	d3f4      	bcc.n	80076ac <L_shift+0xc>
 80076c2:	bd70      	pop	{r4, r5, r6, pc}

080076c4 <__match>:
 80076c4:	b530      	push	{r4, r5, lr}
 80076c6:	6803      	ldr	r3, [r0, #0]
 80076c8:	3301      	adds	r3, #1
 80076ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80076ce:	b914      	cbnz	r4, 80076d6 <__match+0x12>
 80076d0:	6003      	str	r3, [r0, #0]
 80076d2:	2001      	movs	r0, #1
 80076d4:	bd30      	pop	{r4, r5, pc}
 80076d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80076da:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80076de:	2d19      	cmp	r5, #25
 80076e0:	bf98      	it	ls
 80076e2:	3220      	addls	r2, #32
 80076e4:	42a2      	cmp	r2, r4
 80076e6:	d0f0      	beq.n	80076ca <__match+0x6>
 80076e8:	2000      	movs	r0, #0
 80076ea:	e7f3      	b.n	80076d4 <__match+0x10>

080076ec <__hexnan>:
 80076ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076f0:	2500      	movs	r5, #0
 80076f2:	680b      	ldr	r3, [r1, #0]
 80076f4:	4682      	mov	sl, r0
 80076f6:	115e      	asrs	r6, r3, #5
 80076f8:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80076fc:	f013 031f 	ands.w	r3, r3, #31
 8007700:	bf18      	it	ne
 8007702:	3604      	addne	r6, #4
 8007704:	1f37      	subs	r7, r6, #4
 8007706:	4690      	mov	r8, r2
 8007708:	46b9      	mov	r9, r7
 800770a:	463c      	mov	r4, r7
 800770c:	46ab      	mov	fp, r5
 800770e:	b087      	sub	sp, #28
 8007710:	6801      	ldr	r1, [r0, #0]
 8007712:	9301      	str	r3, [sp, #4]
 8007714:	f846 5c04 	str.w	r5, [r6, #-4]
 8007718:	9502      	str	r5, [sp, #8]
 800771a:	784a      	ldrb	r2, [r1, #1]
 800771c:	1c4b      	adds	r3, r1, #1
 800771e:	9303      	str	r3, [sp, #12]
 8007720:	b342      	cbz	r2, 8007774 <__hexnan+0x88>
 8007722:	4610      	mov	r0, r2
 8007724:	9105      	str	r1, [sp, #20]
 8007726:	9204      	str	r2, [sp, #16]
 8007728:	f7ff fd95 	bl	8007256 <__hexdig_fun>
 800772c:	2800      	cmp	r0, #0
 800772e:	d151      	bne.n	80077d4 <__hexnan+0xe8>
 8007730:	9a04      	ldr	r2, [sp, #16]
 8007732:	9905      	ldr	r1, [sp, #20]
 8007734:	2a20      	cmp	r2, #32
 8007736:	d818      	bhi.n	800776a <__hexnan+0x7e>
 8007738:	9b02      	ldr	r3, [sp, #8]
 800773a:	459b      	cmp	fp, r3
 800773c:	dd13      	ble.n	8007766 <__hexnan+0x7a>
 800773e:	454c      	cmp	r4, r9
 8007740:	d206      	bcs.n	8007750 <__hexnan+0x64>
 8007742:	2d07      	cmp	r5, #7
 8007744:	dc04      	bgt.n	8007750 <__hexnan+0x64>
 8007746:	462a      	mov	r2, r5
 8007748:	4649      	mov	r1, r9
 800774a:	4620      	mov	r0, r4
 800774c:	f7ff ffa8 	bl	80076a0 <L_shift>
 8007750:	4544      	cmp	r4, r8
 8007752:	d952      	bls.n	80077fa <__hexnan+0x10e>
 8007754:	2300      	movs	r3, #0
 8007756:	f1a4 0904 	sub.w	r9, r4, #4
 800775a:	f844 3c04 	str.w	r3, [r4, #-4]
 800775e:	461d      	mov	r5, r3
 8007760:	464c      	mov	r4, r9
 8007762:	f8cd b008 	str.w	fp, [sp, #8]
 8007766:	9903      	ldr	r1, [sp, #12]
 8007768:	e7d7      	b.n	800771a <__hexnan+0x2e>
 800776a:	2a29      	cmp	r2, #41	@ 0x29
 800776c:	d157      	bne.n	800781e <__hexnan+0x132>
 800776e:	3102      	adds	r1, #2
 8007770:	f8ca 1000 	str.w	r1, [sl]
 8007774:	f1bb 0f00 	cmp.w	fp, #0
 8007778:	d051      	beq.n	800781e <__hexnan+0x132>
 800777a:	454c      	cmp	r4, r9
 800777c:	d206      	bcs.n	800778c <__hexnan+0xa0>
 800777e:	2d07      	cmp	r5, #7
 8007780:	dc04      	bgt.n	800778c <__hexnan+0xa0>
 8007782:	462a      	mov	r2, r5
 8007784:	4649      	mov	r1, r9
 8007786:	4620      	mov	r0, r4
 8007788:	f7ff ff8a 	bl	80076a0 <L_shift>
 800778c:	4544      	cmp	r4, r8
 800778e:	d936      	bls.n	80077fe <__hexnan+0x112>
 8007790:	4623      	mov	r3, r4
 8007792:	f1a8 0204 	sub.w	r2, r8, #4
 8007796:	f853 1b04 	ldr.w	r1, [r3], #4
 800779a:	429f      	cmp	r7, r3
 800779c:	f842 1f04 	str.w	r1, [r2, #4]!
 80077a0:	d2f9      	bcs.n	8007796 <__hexnan+0xaa>
 80077a2:	1b3b      	subs	r3, r7, r4
 80077a4:	f023 0303 	bic.w	r3, r3, #3
 80077a8:	3304      	adds	r3, #4
 80077aa:	3401      	adds	r4, #1
 80077ac:	3e03      	subs	r6, #3
 80077ae:	42b4      	cmp	r4, r6
 80077b0:	bf88      	it	hi
 80077b2:	2304      	movhi	r3, #4
 80077b4:	2200      	movs	r2, #0
 80077b6:	4443      	add	r3, r8
 80077b8:	f843 2b04 	str.w	r2, [r3], #4
 80077bc:	429f      	cmp	r7, r3
 80077be:	d2fb      	bcs.n	80077b8 <__hexnan+0xcc>
 80077c0:	683b      	ldr	r3, [r7, #0]
 80077c2:	b91b      	cbnz	r3, 80077cc <__hexnan+0xe0>
 80077c4:	4547      	cmp	r7, r8
 80077c6:	d128      	bne.n	800781a <__hexnan+0x12e>
 80077c8:	2301      	movs	r3, #1
 80077ca:	603b      	str	r3, [r7, #0]
 80077cc:	2005      	movs	r0, #5
 80077ce:	b007      	add	sp, #28
 80077d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077d4:	3501      	adds	r5, #1
 80077d6:	2d08      	cmp	r5, #8
 80077d8:	f10b 0b01 	add.w	fp, fp, #1
 80077dc:	dd06      	ble.n	80077ec <__hexnan+0x100>
 80077de:	4544      	cmp	r4, r8
 80077e0:	d9c1      	bls.n	8007766 <__hexnan+0x7a>
 80077e2:	2300      	movs	r3, #0
 80077e4:	2501      	movs	r5, #1
 80077e6:	f844 3c04 	str.w	r3, [r4, #-4]
 80077ea:	3c04      	subs	r4, #4
 80077ec:	6822      	ldr	r2, [r4, #0]
 80077ee:	f000 000f 	and.w	r0, r0, #15
 80077f2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80077f6:	6020      	str	r0, [r4, #0]
 80077f8:	e7b5      	b.n	8007766 <__hexnan+0x7a>
 80077fa:	2508      	movs	r5, #8
 80077fc:	e7b3      	b.n	8007766 <__hexnan+0x7a>
 80077fe:	9b01      	ldr	r3, [sp, #4]
 8007800:	2b00      	cmp	r3, #0
 8007802:	d0dd      	beq.n	80077c0 <__hexnan+0xd4>
 8007804:	f04f 32ff 	mov.w	r2, #4294967295
 8007808:	f1c3 0320 	rsb	r3, r3, #32
 800780c:	40da      	lsrs	r2, r3
 800780e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8007812:	4013      	ands	r3, r2
 8007814:	f846 3c04 	str.w	r3, [r6, #-4]
 8007818:	e7d2      	b.n	80077c0 <__hexnan+0xd4>
 800781a:	3f04      	subs	r7, #4
 800781c:	e7d0      	b.n	80077c0 <__hexnan+0xd4>
 800781e:	2004      	movs	r0, #4
 8007820:	e7d5      	b.n	80077ce <__hexnan+0xe2>

08007822 <__ascii_mbtowc>:
 8007822:	b082      	sub	sp, #8
 8007824:	b901      	cbnz	r1, 8007828 <__ascii_mbtowc+0x6>
 8007826:	a901      	add	r1, sp, #4
 8007828:	b142      	cbz	r2, 800783c <__ascii_mbtowc+0x1a>
 800782a:	b14b      	cbz	r3, 8007840 <__ascii_mbtowc+0x1e>
 800782c:	7813      	ldrb	r3, [r2, #0]
 800782e:	600b      	str	r3, [r1, #0]
 8007830:	7812      	ldrb	r2, [r2, #0]
 8007832:	1e10      	subs	r0, r2, #0
 8007834:	bf18      	it	ne
 8007836:	2001      	movne	r0, #1
 8007838:	b002      	add	sp, #8
 800783a:	4770      	bx	lr
 800783c:	4610      	mov	r0, r2
 800783e:	e7fb      	b.n	8007838 <__ascii_mbtowc+0x16>
 8007840:	f06f 0001 	mvn.w	r0, #1
 8007844:	e7f8      	b.n	8007838 <__ascii_mbtowc+0x16>
	...

08007848 <_Balloc>:
 8007848:	b570      	push	{r4, r5, r6, lr}
 800784a:	69c6      	ldr	r6, [r0, #28]
 800784c:	4604      	mov	r4, r0
 800784e:	460d      	mov	r5, r1
 8007850:	b976      	cbnz	r6, 8007870 <_Balloc+0x28>
 8007852:	2010      	movs	r0, #16
 8007854:	f7fd f90e 	bl	8004a74 <malloc>
 8007858:	4602      	mov	r2, r0
 800785a:	61e0      	str	r0, [r4, #28]
 800785c:	b920      	cbnz	r0, 8007868 <_Balloc+0x20>
 800785e:	216b      	movs	r1, #107	@ 0x6b
 8007860:	4b17      	ldr	r3, [pc, #92]	@ (80078c0 <_Balloc+0x78>)
 8007862:	4818      	ldr	r0, [pc, #96]	@ (80078c4 <_Balloc+0x7c>)
 8007864:	f000 febc 	bl	80085e0 <__assert_func>
 8007868:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800786c:	6006      	str	r6, [r0, #0]
 800786e:	60c6      	str	r6, [r0, #12]
 8007870:	69e6      	ldr	r6, [r4, #28]
 8007872:	68f3      	ldr	r3, [r6, #12]
 8007874:	b183      	cbz	r3, 8007898 <_Balloc+0x50>
 8007876:	69e3      	ldr	r3, [r4, #28]
 8007878:	68db      	ldr	r3, [r3, #12]
 800787a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800787e:	b9b8      	cbnz	r0, 80078b0 <_Balloc+0x68>
 8007880:	2101      	movs	r1, #1
 8007882:	fa01 f605 	lsl.w	r6, r1, r5
 8007886:	1d72      	adds	r2, r6, #5
 8007888:	4620      	mov	r0, r4
 800788a:	0092      	lsls	r2, r2, #2
 800788c:	f000 fec6 	bl	800861c <_calloc_r>
 8007890:	b160      	cbz	r0, 80078ac <_Balloc+0x64>
 8007892:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007896:	e00e      	b.n	80078b6 <_Balloc+0x6e>
 8007898:	2221      	movs	r2, #33	@ 0x21
 800789a:	2104      	movs	r1, #4
 800789c:	4620      	mov	r0, r4
 800789e:	f000 febd 	bl	800861c <_calloc_r>
 80078a2:	69e3      	ldr	r3, [r4, #28]
 80078a4:	60f0      	str	r0, [r6, #12]
 80078a6:	68db      	ldr	r3, [r3, #12]
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d1e4      	bne.n	8007876 <_Balloc+0x2e>
 80078ac:	2000      	movs	r0, #0
 80078ae:	bd70      	pop	{r4, r5, r6, pc}
 80078b0:	6802      	ldr	r2, [r0, #0]
 80078b2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80078b6:	2300      	movs	r3, #0
 80078b8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80078bc:	e7f7      	b.n	80078ae <_Balloc+0x66>
 80078be:	bf00      	nop
 80078c0:	08009721 	.word	0x08009721
 80078c4:	08009801 	.word	0x08009801

080078c8 <_Bfree>:
 80078c8:	b570      	push	{r4, r5, r6, lr}
 80078ca:	69c6      	ldr	r6, [r0, #28]
 80078cc:	4605      	mov	r5, r0
 80078ce:	460c      	mov	r4, r1
 80078d0:	b976      	cbnz	r6, 80078f0 <_Bfree+0x28>
 80078d2:	2010      	movs	r0, #16
 80078d4:	f7fd f8ce 	bl	8004a74 <malloc>
 80078d8:	4602      	mov	r2, r0
 80078da:	61e8      	str	r0, [r5, #28]
 80078dc:	b920      	cbnz	r0, 80078e8 <_Bfree+0x20>
 80078de:	218f      	movs	r1, #143	@ 0x8f
 80078e0:	4b08      	ldr	r3, [pc, #32]	@ (8007904 <_Bfree+0x3c>)
 80078e2:	4809      	ldr	r0, [pc, #36]	@ (8007908 <_Bfree+0x40>)
 80078e4:	f000 fe7c 	bl	80085e0 <__assert_func>
 80078e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80078ec:	6006      	str	r6, [r0, #0]
 80078ee:	60c6      	str	r6, [r0, #12]
 80078f0:	b13c      	cbz	r4, 8007902 <_Bfree+0x3a>
 80078f2:	69eb      	ldr	r3, [r5, #28]
 80078f4:	6862      	ldr	r2, [r4, #4]
 80078f6:	68db      	ldr	r3, [r3, #12]
 80078f8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80078fc:	6021      	str	r1, [r4, #0]
 80078fe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007902:	bd70      	pop	{r4, r5, r6, pc}
 8007904:	08009721 	.word	0x08009721
 8007908:	08009801 	.word	0x08009801

0800790c <__multadd>:
 800790c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007910:	4607      	mov	r7, r0
 8007912:	460c      	mov	r4, r1
 8007914:	461e      	mov	r6, r3
 8007916:	2000      	movs	r0, #0
 8007918:	690d      	ldr	r5, [r1, #16]
 800791a:	f101 0c14 	add.w	ip, r1, #20
 800791e:	f8dc 3000 	ldr.w	r3, [ip]
 8007922:	3001      	adds	r0, #1
 8007924:	b299      	uxth	r1, r3
 8007926:	fb02 6101 	mla	r1, r2, r1, r6
 800792a:	0c1e      	lsrs	r6, r3, #16
 800792c:	0c0b      	lsrs	r3, r1, #16
 800792e:	fb02 3306 	mla	r3, r2, r6, r3
 8007932:	b289      	uxth	r1, r1
 8007934:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007938:	4285      	cmp	r5, r0
 800793a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800793e:	f84c 1b04 	str.w	r1, [ip], #4
 8007942:	dcec      	bgt.n	800791e <__multadd+0x12>
 8007944:	b30e      	cbz	r6, 800798a <__multadd+0x7e>
 8007946:	68a3      	ldr	r3, [r4, #8]
 8007948:	42ab      	cmp	r3, r5
 800794a:	dc19      	bgt.n	8007980 <__multadd+0x74>
 800794c:	6861      	ldr	r1, [r4, #4]
 800794e:	4638      	mov	r0, r7
 8007950:	3101      	adds	r1, #1
 8007952:	f7ff ff79 	bl	8007848 <_Balloc>
 8007956:	4680      	mov	r8, r0
 8007958:	b928      	cbnz	r0, 8007966 <__multadd+0x5a>
 800795a:	4602      	mov	r2, r0
 800795c:	21ba      	movs	r1, #186	@ 0xba
 800795e:	4b0c      	ldr	r3, [pc, #48]	@ (8007990 <__multadd+0x84>)
 8007960:	480c      	ldr	r0, [pc, #48]	@ (8007994 <__multadd+0x88>)
 8007962:	f000 fe3d 	bl	80085e0 <__assert_func>
 8007966:	6922      	ldr	r2, [r4, #16]
 8007968:	f104 010c 	add.w	r1, r4, #12
 800796c:	3202      	adds	r2, #2
 800796e:	0092      	lsls	r2, r2, #2
 8007970:	300c      	adds	r0, #12
 8007972:	f7fe fd6e 	bl	8006452 <memcpy>
 8007976:	4621      	mov	r1, r4
 8007978:	4638      	mov	r0, r7
 800797a:	f7ff ffa5 	bl	80078c8 <_Bfree>
 800797e:	4644      	mov	r4, r8
 8007980:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007984:	3501      	adds	r5, #1
 8007986:	615e      	str	r6, [r3, #20]
 8007988:	6125      	str	r5, [r4, #16]
 800798a:	4620      	mov	r0, r4
 800798c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007990:	08009790 	.word	0x08009790
 8007994:	08009801 	.word	0x08009801

08007998 <__s2b>:
 8007998:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800799c:	4615      	mov	r5, r2
 800799e:	2209      	movs	r2, #9
 80079a0:	461f      	mov	r7, r3
 80079a2:	3308      	adds	r3, #8
 80079a4:	460c      	mov	r4, r1
 80079a6:	fb93 f3f2 	sdiv	r3, r3, r2
 80079aa:	4606      	mov	r6, r0
 80079ac:	2201      	movs	r2, #1
 80079ae:	2100      	movs	r1, #0
 80079b0:	429a      	cmp	r2, r3
 80079b2:	db09      	blt.n	80079c8 <__s2b+0x30>
 80079b4:	4630      	mov	r0, r6
 80079b6:	f7ff ff47 	bl	8007848 <_Balloc>
 80079ba:	b940      	cbnz	r0, 80079ce <__s2b+0x36>
 80079bc:	4602      	mov	r2, r0
 80079be:	21d3      	movs	r1, #211	@ 0xd3
 80079c0:	4b18      	ldr	r3, [pc, #96]	@ (8007a24 <__s2b+0x8c>)
 80079c2:	4819      	ldr	r0, [pc, #100]	@ (8007a28 <__s2b+0x90>)
 80079c4:	f000 fe0c 	bl	80085e0 <__assert_func>
 80079c8:	0052      	lsls	r2, r2, #1
 80079ca:	3101      	adds	r1, #1
 80079cc:	e7f0      	b.n	80079b0 <__s2b+0x18>
 80079ce:	9b08      	ldr	r3, [sp, #32]
 80079d0:	2d09      	cmp	r5, #9
 80079d2:	6143      	str	r3, [r0, #20]
 80079d4:	f04f 0301 	mov.w	r3, #1
 80079d8:	6103      	str	r3, [r0, #16]
 80079da:	dd16      	ble.n	8007a0a <__s2b+0x72>
 80079dc:	f104 0909 	add.w	r9, r4, #9
 80079e0:	46c8      	mov	r8, r9
 80079e2:	442c      	add	r4, r5
 80079e4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80079e8:	4601      	mov	r1, r0
 80079ea:	220a      	movs	r2, #10
 80079ec:	4630      	mov	r0, r6
 80079ee:	3b30      	subs	r3, #48	@ 0x30
 80079f0:	f7ff ff8c 	bl	800790c <__multadd>
 80079f4:	45a0      	cmp	r8, r4
 80079f6:	d1f5      	bne.n	80079e4 <__s2b+0x4c>
 80079f8:	f1a5 0408 	sub.w	r4, r5, #8
 80079fc:	444c      	add	r4, r9
 80079fe:	1b2d      	subs	r5, r5, r4
 8007a00:	1963      	adds	r3, r4, r5
 8007a02:	42bb      	cmp	r3, r7
 8007a04:	db04      	blt.n	8007a10 <__s2b+0x78>
 8007a06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a0a:	2509      	movs	r5, #9
 8007a0c:	340a      	adds	r4, #10
 8007a0e:	e7f6      	b.n	80079fe <__s2b+0x66>
 8007a10:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007a14:	4601      	mov	r1, r0
 8007a16:	220a      	movs	r2, #10
 8007a18:	4630      	mov	r0, r6
 8007a1a:	3b30      	subs	r3, #48	@ 0x30
 8007a1c:	f7ff ff76 	bl	800790c <__multadd>
 8007a20:	e7ee      	b.n	8007a00 <__s2b+0x68>
 8007a22:	bf00      	nop
 8007a24:	08009790 	.word	0x08009790
 8007a28:	08009801 	.word	0x08009801

08007a2c <__hi0bits>:
 8007a2c:	4603      	mov	r3, r0
 8007a2e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007a32:	bf3a      	itte	cc
 8007a34:	0403      	lslcc	r3, r0, #16
 8007a36:	2010      	movcc	r0, #16
 8007a38:	2000      	movcs	r0, #0
 8007a3a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007a3e:	bf3c      	itt	cc
 8007a40:	021b      	lslcc	r3, r3, #8
 8007a42:	3008      	addcc	r0, #8
 8007a44:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007a48:	bf3c      	itt	cc
 8007a4a:	011b      	lslcc	r3, r3, #4
 8007a4c:	3004      	addcc	r0, #4
 8007a4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a52:	bf3c      	itt	cc
 8007a54:	009b      	lslcc	r3, r3, #2
 8007a56:	3002      	addcc	r0, #2
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	db05      	blt.n	8007a68 <__hi0bits+0x3c>
 8007a5c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007a60:	f100 0001 	add.w	r0, r0, #1
 8007a64:	bf08      	it	eq
 8007a66:	2020      	moveq	r0, #32
 8007a68:	4770      	bx	lr

08007a6a <__lo0bits>:
 8007a6a:	6803      	ldr	r3, [r0, #0]
 8007a6c:	4602      	mov	r2, r0
 8007a6e:	f013 0007 	ands.w	r0, r3, #7
 8007a72:	d00b      	beq.n	8007a8c <__lo0bits+0x22>
 8007a74:	07d9      	lsls	r1, r3, #31
 8007a76:	d421      	bmi.n	8007abc <__lo0bits+0x52>
 8007a78:	0798      	lsls	r0, r3, #30
 8007a7a:	bf49      	itett	mi
 8007a7c:	085b      	lsrmi	r3, r3, #1
 8007a7e:	089b      	lsrpl	r3, r3, #2
 8007a80:	2001      	movmi	r0, #1
 8007a82:	6013      	strmi	r3, [r2, #0]
 8007a84:	bf5c      	itt	pl
 8007a86:	2002      	movpl	r0, #2
 8007a88:	6013      	strpl	r3, [r2, #0]
 8007a8a:	4770      	bx	lr
 8007a8c:	b299      	uxth	r1, r3
 8007a8e:	b909      	cbnz	r1, 8007a94 <__lo0bits+0x2a>
 8007a90:	2010      	movs	r0, #16
 8007a92:	0c1b      	lsrs	r3, r3, #16
 8007a94:	b2d9      	uxtb	r1, r3
 8007a96:	b909      	cbnz	r1, 8007a9c <__lo0bits+0x32>
 8007a98:	3008      	adds	r0, #8
 8007a9a:	0a1b      	lsrs	r3, r3, #8
 8007a9c:	0719      	lsls	r1, r3, #28
 8007a9e:	bf04      	itt	eq
 8007aa0:	091b      	lsreq	r3, r3, #4
 8007aa2:	3004      	addeq	r0, #4
 8007aa4:	0799      	lsls	r1, r3, #30
 8007aa6:	bf04      	itt	eq
 8007aa8:	089b      	lsreq	r3, r3, #2
 8007aaa:	3002      	addeq	r0, #2
 8007aac:	07d9      	lsls	r1, r3, #31
 8007aae:	d403      	bmi.n	8007ab8 <__lo0bits+0x4e>
 8007ab0:	085b      	lsrs	r3, r3, #1
 8007ab2:	f100 0001 	add.w	r0, r0, #1
 8007ab6:	d003      	beq.n	8007ac0 <__lo0bits+0x56>
 8007ab8:	6013      	str	r3, [r2, #0]
 8007aba:	4770      	bx	lr
 8007abc:	2000      	movs	r0, #0
 8007abe:	4770      	bx	lr
 8007ac0:	2020      	movs	r0, #32
 8007ac2:	4770      	bx	lr

08007ac4 <__i2b>:
 8007ac4:	b510      	push	{r4, lr}
 8007ac6:	460c      	mov	r4, r1
 8007ac8:	2101      	movs	r1, #1
 8007aca:	f7ff febd 	bl	8007848 <_Balloc>
 8007ace:	4602      	mov	r2, r0
 8007ad0:	b928      	cbnz	r0, 8007ade <__i2b+0x1a>
 8007ad2:	f240 1145 	movw	r1, #325	@ 0x145
 8007ad6:	4b04      	ldr	r3, [pc, #16]	@ (8007ae8 <__i2b+0x24>)
 8007ad8:	4804      	ldr	r0, [pc, #16]	@ (8007aec <__i2b+0x28>)
 8007ada:	f000 fd81 	bl	80085e0 <__assert_func>
 8007ade:	2301      	movs	r3, #1
 8007ae0:	6144      	str	r4, [r0, #20]
 8007ae2:	6103      	str	r3, [r0, #16]
 8007ae4:	bd10      	pop	{r4, pc}
 8007ae6:	bf00      	nop
 8007ae8:	08009790 	.word	0x08009790
 8007aec:	08009801 	.word	0x08009801

08007af0 <__multiply>:
 8007af0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007af4:	4614      	mov	r4, r2
 8007af6:	690a      	ldr	r2, [r1, #16]
 8007af8:	6923      	ldr	r3, [r4, #16]
 8007afa:	460f      	mov	r7, r1
 8007afc:	429a      	cmp	r2, r3
 8007afe:	bfa2      	ittt	ge
 8007b00:	4623      	movge	r3, r4
 8007b02:	460c      	movge	r4, r1
 8007b04:	461f      	movge	r7, r3
 8007b06:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007b0a:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007b0e:	68a3      	ldr	r3, [r4, #8]
 8007b10:	6861      	ldr	r1, [r4, #4]
 8007b12:	eb0a 0609 	add.w	r6, sl, r9
 8007b16:	42b3      	cmp	r3, r6
 8007b18:	b085      	sub	sp, #20
 8007b1a:	bfb8      	it	lt
 8007b1c:	3101      	addlt	r1, #1
 8007b1e:	f7ff fe93 	bl	8007848 <_Balloc>
 8007b22:	b930      	cbnz	r0, 8007b32 <__multiply+0x42>
 8007b24:	4602      	mov	r2, r0
 8007b26:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007b2a:	4b43      	ldr	r3, [pc, #268]	@ (8007c38 <__multiply+0x148>)
 8007b2c:	4843      	ldr	r0, [pc, #268]	@ (8007c3c <__multiply+0x14c>)
 8007b2e:	f000 fd57 	bl	80085e0 <__assert_func>
 8007b32:	f100 0514 	add.w	r5, r0, #20
 8007b36:	462b      	mov	r3, r5
 8007b38:	2200      	movs	r2, #0
 8007b3a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007b3e:	4543      	cmp	r3, r8
 8007b40:	d321      	bcc.n	8007b86 <__multiply+0x96>
 8007b42:	f107 0114 	add.w	r1, r7, #20
 8007b46:	f104 0214 	add.w	r2, r4, #20
 8007b4a:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007b4e:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007b52:	9302      	str	r3, [sp, #8]
 8007b54:	1b13      	subs	r3, r2, r4
 8007b56:	3b15      	subs	r3, #21
 8007b58:	f023 0303 	bic.w	r3, r3, #3
 8007b5c:	3304      	adds	r3, #4
 8007b5e:	f104 0715 	add.w	r7, r4, #21
 8007b62:	42ba      	cmp	r2, r7
 8007b64:	bf38      	it	cc
 8007b66:	2304      	movcc	r3, #4
 8007b68:	9301      	str	r3, [sp, #4]
 8007b6a:	9b02      	ldr	r3, [sp, #8]
 8007b6c:	9103      	str	r1, [sp, #12]
 8007b6e:	428b      	cmp	r3, r1
 8007b70:	d80c      	bhi.n	8007b8c <__multiply+0x9c>
 8007b72:	2e00      	cmp	r6, #0
 8007b74:	dd03      	ble.n	8007b7e <__multiply+0x8e>
 8007b76:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d05a      	beq.n	8007c34 <__multiply+0x144>
 8007b7e:	6106      	str	r6, [r0, #16]
 8007b80:	b005      	add	sp, #20
 8007b82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b86:	f843 2b04 	str.w	r2, [r3], #4
 8007b8a:	e7d8      	b.n	8007b3e <__multiply+0x4e>
 8007b8c:	f8b1 a000 	ldrh.w	sl, [r1]
 8007b90:	f1ba 0f00 	cmp.w	sl, #0
 8007b94:	d023      	beq.n	8007bde <__multiply+0xee>
 8007b96:	46a9      	mov	r9, r5
 8007b98:	f04f 0c00 	mov.w	ip, #0
 8007b9c:	f104 0e14 	add.w	lr, r4, #20
 8007ba0:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007ba4:	f8d9 3000 	ldr.w	r3, [r9]
 8007ba8:	fa1f fb87 	uxth.w	fp, r7
 8007bac:	b29b      	uxth	r3, r3
 8007bae:	fb0a 330b 	mla	r3, sl, fp, r3
 8007bb2:	4463      	add	r3, ip
 8007bb4:	f8d9 c000 	ldr.w	ip, [r9]
 8007bb8:	0c3f      	lsrs	r7, r7, #16
 8007bba:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8007bbe:	fb0a c707 	mla	r7, sl, r7, ip
 8007bc2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007bc6:	b29b      	uxth	r3, r3
 8007bc8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007bcc:	4572      	cmp	r2, lr
 8007bce:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007bd2:	f849 3b04 	str.w	r3, [r9], #4
 8007bd6:	d8e3      	bhi.n	8007ba0 <__multiply+0xb0>
 8007bd8:	9b01      	ldr	r3, [sp, #4]
 8007bda:	f845 c003 	str.w	ip, [r5, r3]
 8007bde:	9b03      	ldr	r3, [sp, #12]
 8007be0:	3104      	adds	r1, #4
 8007be2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007be6:	f1b9 0f00 	cmp.w	r9, #0
 8007bea:	d021      	beq.n	8007c30 <__multiply+0x140>
 8007bec:	46ae      	mov	lr, r5
 8007bee:	f04f 0a00 	mov.w	sl, #0
 8007bf2:	682b      	ldr	r3, [r5, #0]
 8007bf4:	f104 0c14 	add.w	ip, r4, #20
 8007bf8:	f8bc b000 	ldrh.w	fp, [ip]
 8007bfc:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007c00:	b29b      	uxth	r3, r3
 8007c02:	fb09 770b 	mla	r7, r9, fp, r7
 8007c06:	4457      	add	r7, sl
 8007c08:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007c0c:	f84e 3b04 	str.w	r3, [lr], #4
 8007c10:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007c14:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007c18:	f8be 3000 	ldrh.w	r3, [lr]
 8007c1c:	4562      	cmp	r2, ip
 8007c1e:	fb09 330a 	mla	r3, r9, sl, r3
 8007c22:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007c26:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007c2a:	d8e5      	bhi.n	8007bf8 <__multiply+0x108>
 8007c2c:	9f01      	ldr	r7, [sp, #4]
 8007c2e:	51eb      	str	r3, [r5, r7]
 8007c30:	3504      	adds	r5, #4
 8007c32:	e79a      	b.n	8007b6a <__multiply+0x7a>
 8007c34:	3e01      	subs	r6, #1
 8007c36:	e79c      	b.n	8007b72 <__multiply+0x82>
 8007c38:	08009790 	.word	0x08009790
 8007c3c:	08009801 	.word	0x08009801

08007c40 <__pow5mult>:
 8007c40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c44:	4615      	mov	r5, r2
 8007c46:	f012 0203 	ands.w	r2, r2, #3
 8007c4a:	4607      	mov	r7, r0
 8007c4c:	460e      	mov	r6, r1
 8007c4e:	d007      	beq.n	8007c60 <__pow5mult+0x20>
 8007c50:	4c25      	ldr	r4, [pc, #148]	@ (8007ce8 <__pow5mult+0xa8>)
 8007c52:	3a01      	subs	r2, #1
 8007c54:	2300      	movs	r3, #0
 8007c56:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007c5a:	f7ff fe57 	bl	800790c <__multadd>
 8007c5e:	4606      	mov	r6, r0
 8007c60:	10ad      	asrs	r5, r5, #2
 8007c62:	d03d      	beq.n	8007ce0 <__pow5mult+0xa0>
 8007c64:	69fc      	ldr	r4, [r7, #28]
 8007c66:	b97c      	cbnz	r4, 8007c88 <__pow5mult+0x48>
 8007c68:	2010      	movs	r0, #16
 8007c6a:	f7fc ff03 	bl	8004a74 <malloc>
 8007c6e:	4602      	mov	r2, r0
 8007c70:	61f8      	str	r0, [r7, #28]
 8007c72:	b928      	cbnz	r0, 8007c80 <__pow5mult+0x40>
 8007c74:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007c78:	4b1c      	ldr	r3, [pc, #112]	@ (8007cec <__pow5mult+0xac>)
 8007c7a:	481d      	ldr	r0, [pc, #116]	@ (8007cf0 <__pow5mult+0xb0>)
 8007c7c:	f000 fcb0 	bl	80085e0 <__assert_func>
 8007c80:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007c84:	6004      	str	r4, [r0, #0]
 8007c86:	60c4      	str	r4, [r0, #12]
 8007c88:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007c8c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007c90:	b94c      	cbnz	r4, 8007ca6 <__pow5mult+0x66>
 8007c92:	f240 2171 	movw	r1, #625	@ 0x271
 8007c96:	4638      	mov	r0, r7
 8007c98:	f7ff ff14 	bl	8007ac4 <__i2b>
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	4604      	mov	r4, r0
 8007ca0:	f8c8 0008 	str.w	r0, [r8, #8]
 8007ca4:	6003      	str	r3, [r0, #0]
 8007ca6:	f04f 0900 	mov.w	r9, #0
 8007caa:	07eb      	lsls	r3, r5, #31
 8007cac:	d50a      	bpl.n	8007cc4 <__pow5mult+0x84>
 8007cae:	4631      	mov	r1, r6
 8007cb0:	4622      	mov	r2, r4
 8007cb2:	4638      	mov	r0, r7
 8007cb4:	f7ff ff1c 	bl	8007af0 <__multiply>
 8007cb8:	4680      	mov	r8, r0
 8007cba:	4631      	mov	r1, r6
 8007cbc:	4638      	mov	r0, r7
 8007cbe:	f7ff fe03 	bl	80078c8 <_Bfree>
 8007cc2:	4646      	mov	r6, r8
 8007cc4:	106d      	asrs	r5, r5, #1
 8007cc6:	d00b      	beq.n	8007ce0 <__pow5mult+0xa0>
 8007cc8:	6820      	ldr	r0, [r4, #0]
 8007cca:	b938      	cbnz	r0, 8007cdc <__pow5mult+0x9c>
 8007ccc:	4622      	mov	r2, r4
 8007cce:	4621      	mov	r1, r4
 8007cd0:	4638      	mov	r0, r7
 8007cd2:	f7ff ff0d 	bl	8007af0 <__multiply>
 8007cd6:	6020      	str	r0, [r4, #0]
 8007cd8:	f8c0 9000 	str.w	r9, [r0]
 8007cdc:	4604      	mov	r4, r0
 8007cde:	e7e4      	b.n	8007caa <__pow5mult+0x6a>
 8007ce0:	4630      	mov	r0, r6
 8007ce2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ce6:	bf00      	nop
 8007ce8:	0800985c 	.word	0x0800985c
 8007cec:	08009721 	.word	0x08009721
 8007cf0:	08009801 	.word	0x08009801

08007cf4 <__lshift>:
 8007cf4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007cf8:	460c      	mov	r4, r1
 8007cfa:	4607      	mov	r7, r0
 8007cfc:	4691      	mov	r9, r2
 8007cfe:	6923      	ldr	r3, [r4, #16]
 8007d00:	6849      	ldr	r1, [r1, #4]
 8007d02:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007d06:	68a3      	ldr	r3, [r4, #8]
 8007d08:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007d0c:	f108 0601 	add.w	r6, r8, #1
 8007d10:	42b3      	cmp	r3, r6
 8007d12:	db0b      	blt.n	8007d2c <__lshift+0x38>
 8007d14:	4638      	mov	r0, r7
 8007d16:	f7ff fd97 	bl	8007848 <_Balloc>
 8007d1a:	4605      	mov	r5, r0
 8007d1c:	b948      	cbnz	r0, 8007d32 <__lshift+0x3e>
 8007d1e:	4602      	mov	r2, r0
 8007d20:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007d24:	4b27      	ldr	r3, [pc, #156]	@ (8007dc4 <__lshift+0xd0>)
 8007d26:	4828      	ldr	r0, [pc, #160]	@ (8007dc8 <__lshift+0xd4>)
 8007d28:	f000 fc5a 	bl	80085e0 <__assert_func>
 8007d2c:	3101      	adds	r1, #1
 8007d2e:	005b      	lsls	r3, r3, #1
 8007d30:	e7ee      	b.n	8007d10 <__lshift+0x1c>
 8007d32:	2300      	movs	r3, #0
 8007d34:	f100 0114 	add.w	r1, r0, #20
 8007d38:	f100 0210 	add.w	r2, r0, #16
 8007d3c:	4618      	mov	r0, r3
 8007d3e:	4553      	cmp	r3, sl
 8007d40:	db33      	blt.n	8007daa <__lshift+0xb6>
 8007d42:	6920      	ldr	r0, [r4, #16]
 8007d44:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007d48:	f104 0314 	add.w	r3, r4, #20
 8007d4c:	f019 091f 	ands.w	r9, r9, #31
 8007d50:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007d54:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007d58:	d02b      	beq.n	8007db2 <__lshift+0xbe>
 8007d5a:	468a      	mov	sl, r1
 8007d5c:	2200      	movs	r2, #0
 8007d5e:	f1c9 0e20 	rsb	lr, r9, #32
 8007d62:	6818      	ldr	r0, [r3, #0]
 8007d64:	fa00 f009 	lsl.w	r0, r0, r9
 8007d68:	4310      	orrs	r0, r2
 8007d6a:	f84a 0b04 	str.w	r0, [sl], #4
 8007d6e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d72:	459c      	cmp	ip, r3
 8007d74:	fa22 f20e 	lsr.w	r2, r2, lr
 8007d78:	d8f3      	bhi.n	8007d62 <__lshift+0x6e>
 8007d7a:	ebac 0304 	sub.w	r3, ip, r4
 8007d7e:	3b15      	subs	r3, #21
 8007d80:	f023 0303 	bic.w	r3, r3, #3
 8007d84:	3304      	adds	r3, #4
 8007d86:	f104 0015 	add.w	r0, r4, #21
 8007d8a:	4584      	cmp	ip, r0
 8007d8c:	bf38      	it	cc
 8007d8e:	2304      	movcc	r3, #4
 8007d90:	50ca      	str	r2, [r1, r3]
 8007d92:	b10a      	cbz	r2, 8007d98 <__lshift+0xa4>
 8007d94:	f108 0602 	add.w	r6, r8, #2
 8007d98:	3e01      	subs	r6, #1
 8007d9a:	4638      	mov	r0, r7
 8007d9c:	4621      	mov	r1, r4
 8007d9e:	612e      	str	r6, [r5, #16]
 8007da0:	f7ff fd92 	bl	80078c8 <_Bfree>
 8007da4:	4628      	mov	r0, r5
 8007da6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007daa:	f842 0f04 	str.w	r0, [r2, #4]!
 8007dae:	3301      	adds	r3, #1
 8007db0:	e7c5      	b.n	8007d3e <__lshift+0x4a>
 8007db2:	3904      	subs	r1, #4
 8007db4:	f853 2b04 	ldr.w	r2, [r3], #4
 8007db8:	459c      	cmp	ip, r3
 8007dba:	f841 2f04 	str.w	r2, [r1, #4]!
 8007dbe:	d8f9      	bhi.n	8007db4 <__lshift+0xc0>
 8007dc0:	e7ea      	b.n	8007d98 <__lshift+0xa4>
 8007dc2:	bf00      	nop
 8007dc4:	08009790 	.word	0x08009790
 8007dc8:	08009801 	.word	0x08009801

08007dcc <__mcmp>:
 8007dcc:	4603      	mov	r3, r0
 8007dce:	690a      	ldr	r2, [r1, #16]
 8007dd0:	6900      	ldr	r0, [r0, #16]
 8007dd2:	b530      	push	{r4, r5, lr}
 8007dd4:	1a80      	subs	r0, r0, r2
 8007dd6:	d10e      	bne.n	8007df6 <__mcmp+0x2a>
 8007dd8:	3314      	adds	r3, #20
 8007dda:	3114      	adds	r1, #20
 8007ddc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007de0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007de4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007de8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007dec:	4295      	cmp	r5, r2
 8007dee:	d003      	beq.n	8007df8 <__mcmp+0x2c>
 8007df0:	d205      	bcs.n	8007dfe <__mcmp+0x32>
 8007df2:	f04f 30ff 	mov.w	r0, #4294967295
 8007df6:	bd30      	pop	{r4, r5, pc}
 8007df8:	42a3      	cmp	r3, r4
 8007dfa:	d3f3      	bcc.n	8007de4 <__mcmp+0x18>
 8007dfc:	e7fb      	b.n	8007df6 <__mcmp+0x2a>
 8007dfe:	2001      	movs	r0, #1
 8007e00:	e7f9      	b.n	8007df6 <__mcmp+0x2a>
	...

08007e04 <__mdiff>:
 8007e04:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e08:	4689      	mov	r9, r1
 8007e0a:	4606      	mov	r6, r0
 8007e0c:	4611      	mov	r1, r2
 8007e0e:	4648      	mov	r0, r9
 8007e10:	4614      	mov	r4, r2
 8007e12:	f7ff ffdb 	bl	8007dcc <__mcmp>
 8007e16:	1e05      	subs	r5, r0, #0
 8007e18:	d112      	bne.n	8007e40 <__mdiff+0x3c>
 8007e1a:	4629      	mov	r1, r5
 8007e1c:	4630      	mov	r0, r6
 8007e1e:	f7ff fd13 	bl	8007848 <_Balloc>
 8007e22:	4602      	mov	r2, r0
 8007e24:	b928      	cbnz	r0, 8007e32 <__mdiff+0x2e>
 8007e26:	f240 2137 	movw	r1, #567	@ 0x237
 8007e2a:	4b3e      	ldr	r3, [pc, #248]	@ (8007f24 <__mdiff+0x120>)
 8007e2c:	483e      	ldr	r0, [pc, #248]	@ (8007f28 <__mdiff+0x124>)
 8007e2e:	f000 fbd7 	bl	80085e0 <__assert_func>
 8007e32:	2301      	movs	r3, #1
 8007e34:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007e38:	4610      	mov	r0, r2
 8007e3a:	b003      	add	sp, #12
 8007e3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e40:	bfbc      	itt	lt
 8007e42:	464b      	movlt	r3, r9
 8007e44:	46a1      	movlt	r9, r4
 8007e46:	4630      	mov	r0, r6
 8007e48:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007e4c:	bfba      	itte	lt
 8007e4e:	461c      	movlt	r4, r3
 8007e50:	2501      	movlt	r5, #1
 8007e52:	2500      	movge	r5, #0
 8007e54:	f7ff fcf8 	bl	8007848 <_Balloc>
 8007e58:	4602      	mov	r2, r0
 8007e5a:	b918      	cbnz	r0, 8007e64 <__mdiff+0x60>
 8007e5c:	f240 2145 	movw	r1, #581	@ 0x245
 8007e60:	4b30      	ldr	r3, [pc, #192]	@ (8007f24 <__mdiff+0x120>)
 8007e62:	e7e3      	b.n	8007e2c <__mdiff+0x28>
 8007e64:	f100 0b14 	add.w	fp, r0, #20
 8007e68:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007e6c:	f109 0310 	add.w	r3, r9, #16
 8007e70:	60c5      	str	r5, [r0, #12]
 8007e72:	f04f 0c00 	mov.w	ip, #0
 8007e76:	f109 0514 	add.w	r5, r9, #20
 8007e7a:	46d9      	mov	r9, fp
 8007e7c:	6926      	ldr	r6, [r4, #16]
 8007e7e:	f104 0e14 	add.w	lr, r4, #20
 8007e82:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007e86:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007e8a:	9301      	str	r3, [sp, #4]
 8007e8c:	9b01      	ldr	r3, [sp, #4]
 8007e8e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007e92:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007e96:	b281      	uxth	r1, r0
 8007e98:	9301      	str	r3, [sp, #4]
 8007e9a:	fa1f f38a 	uxth.w	r3, sl
 8007e9e:	1a5b      	subs	r3, r3, r1
 8007ea0:	0c00      	lsrs	r0, r0, #16
 8007ea2:	4463      	add	r3, ip
 8007ea4:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007ea8:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007eac:	b29b      	uxth	r3, r3
 8007eae:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007eb2:	4576      	cmp	r6, lr
 8007eb4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007eb8:	f849 3b04 	str.w	r3, [r9], #4
 8007ebc:	d8e6      	bhi.n	8007e8c <__mdiff+0x88>
 8007ebe:	1b33      	subs	r3, r6, r4
 8007ec0:	3b15      	subs	r3, #21
 8007ec2:	f023 0303 	bic.w	r3, r3, #3
 8007ec6:	3415      	adds	r4, #21
 8007ec8:	3304      	adds	r3, #4
 8007eca:	42a6      	cmp	r6, r4
 8007ecc:	bf38      	it	cc
 8007ece:	2304      	movcc	r3, #4
 8007ed0:	441d      	add	r5, r3
 8007ed2:	445b      	add	r3, fp
 8007ed4:	461e      	mov	r6, r3
 8007ed6:	462c      	mov	r4, r5
 8007ed8:	4544      	cmp	r4, r8
 8007eda:	d30e      	bcc.n	8007efa <__mdiff+0xf6>
 8007edc:	f108 0103 	add.w	r1, r8, #3
 8007ee0:	1b49      	subs	r1, r1, r5
 8007ee2:	f021 0103 	bic.w	r1, r1, #3
 8007ee6:	3d03      	subs	r5, #3
 8007ee8:	45a8      	cmp	r8, r5
 8007eea:	bf38      	it	cc
 8007eec:	2100      	movcc	r1, #0
 8007eee:	440b      	add	r3, r1
 8007ef0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007ef4:	b199      	cbz	r1, 8007f1e <__mdiff+0x11a>
 8007ef6:	6117      	str	r7, [r2, #16]
 8007ef8:	e79e      	b.n	8007e38 <__mdiff+0x34>
 8007efa:	46e6      	mov	lr, ip
 8007efc:	f854 1b04 	ldr.w	r1, [r4], #4
 8007f00:	fa1f fc81 	uxth.w	ip, r1
 8007f04:	44f4      	add	ip, lr
 8007f06:	0c08      	lsrs	r0, r1, #16
 8007f08:	4471      	add	r1, lr
 8007f0a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007f0e:	b289      	uxth	r1, r1
 8007f10:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007f14:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007f18:	f846 1b04 	str.w	r1, [r6], #4
 8007f1c:	e7dc      	b.n	8007ed8 <__mdiff+0xd4>
 8007f1e:	3f01      	subs	r7, #1
 8007f20:	e7e6      	b.n	8007ef0 <__mdiff+0xec>
 8007f22:	bf00      	nop
 8007f24:	08009790 	.word	0x08009790
 8007f28:	08009801 	.word	0x08009801

08007f2c <__ulp>:
 8007f2c:	4b0e      	ldr	r3, [pc, #56]	@ (8007f68 <__ulp+0x3c>)
 8007f2e:	400b      	ands	r3, r1
 8007f30:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	dc08      	bgt.n	8007f4a <__ulp+0x1e>
 8007f38:	425b      	negs	r3, r3
 8007f3a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8007f3e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007f42:	da04      	bge.n	8007f4e <__ulp+0x22>
 8007f44:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8007f48:	4113      	asrs	r3, r2
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	e008      	b.n	8007f60 <__ulp+0x34>
 8007f4e:	f1a2 0314 	sub.w	r3, r2, #20
 8007f52:	2b1e      	cmp	r3, #30
 8007f54:	bfd6      	itet	le
 8007f56:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8007f5a:	2201      	movgt	r2, #1
 8007f5c:	40da      	lsrle	r2, r3
 8007f5e:	2300      	movs	r3, #0
 8007f60:	4619      	mov	r1, r3
 8007f62:	4610      	mov	r0, r2
 8007f64:	4770      	bx	lr
 8007f66:	bf00      	nop
 8007f68:	7ff00000 	.word	0x7ff00000

08007f6c <__b2d>:
 8007f6c:	6902      	ldr	r2, [r0, #16]
 8007f6e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f70:	f100 0614 	add.w	r6, r0, #20
 8007f74:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8007f78:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8007f7c:	4f1e      	ldr	r7, [pc, #120]	@ (8007ff8 <__b2d+0x8c>)
 8007f7e:	4620      	mov	r0, r4
 8007f80:	f7ff fd54 	bl	8007a2c <__hi0bits>
 8007f84:	4603      	mov	r3, r0
 8007f86:	f1c0 0020 	rsb	r0, r0, #32
 8007f8a:	2b0a      	cmp	r3, #10
 8007f8c:	f1a2 0504 	sub.w	r5, r2, #4
 8007f90:	6008      	str	r0, [r1, #0]
 8007f92:	dc12      	bgt.n	8007fba <__b2d+0x4e>
 8007f94:	42ae      	cmp	r6, r5
 8007f96:	bf2c      	ite	cs
 8007f98:	2200      	movcs	r2, #0
 8007f9a:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8007f9e:	f1c3 0c0b 	rsb	ip, r3, #11
 8007fa2:	3315      	adds	r3, #21
 8007fa4:	fa24 fe0c 	lsr.w	lr, r4, ip
 8007fa8:	fa04 f303 	lsl.w	r3, r4, r3
 8007fac:	fa22 f20c 	lsr.w	r2, r2, ip
 8007fb0:	ea4e 0107 	orr.w	r1, lr, r7
 8007fb4:	431a      	orrs	r2, r3
 8007fb6:	4610      	mov	r0, r2
 8007fb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007fba:	42ae      	cmp	r6, r5
 8007fbc:	bf36      	itet	cc
 8007fbe:	f1a2 0508 	subcc.w	r5, r2, #8
 8007fc2:	2200      	movcs	r2, #0
 8007fc4:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8007fc8:	3b0b      	subs	r3, #11
 8007fca:	d012      	beq.n	8007ff2 <__b2d+0x86>
 8007fcc:	f1c3 0720 	rsb	r7, r3, #32
 8007fd0:	fa22 f107 	lsr.w	r1, r2, r7
 8007fd4:	409c      	lsls	r4, r3
 8007fd6:	430c      	orrs	r4, r1
 8007fd8:	42b5      	cmp	r5, r6
 8007fda:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8007fde:	bf94      	ite	ls
 8007fe0:	2400      	movls	r4, #0
 8007fe2:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8007fe6:	409a      	lsls	r2, r3
 8007fe8:	40fc      	lsrs	r4, r7
 8007fea:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8007fee:	4322      	orrs	r2, r4
 8007ff0:	e7e1      	b.n	8007fb6 <__b2d+0x4a>
 8007ff2:	ea44 0107 	orr.w	r1, r4, r7
 8007ff6:	e7de      	b.n	8007fb6 <__b2d+0x4a>
 8007ff8:	3ff00000 	.word	0x3ff00000

08007ffc <__d2b>:
 8007ffc:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8008000:	2101      	movs	r1, #1
 8008002:	4690      	mov	r8, r2
 8008004:	4699      	mov	r9, r3
 8008006:	9e08      	ldr	r6, [sp, #32]
 8008008:	f7ff fc1e 	bl	8007848 <_Balloc>
 800800c:	4604      	mov	r4, r0
 800800e:	b930      	cbnz	r0, 800801e <__d2b+0x22>
 8008010:	4602      	mov	r2, r0
 8008012:	f240 310f 	movw	r1, #783	@ 0x30f
 8008016:	4b23      	ldr	r3, [pc, #140]	@ (80080a4 <__d2b+0xa8>)
 8008018:	4823      	ldr	r0, [pc, #140]	@ (80080a8 <__d2b+0xac>)
 800801a:	f000 fae1 	bl	80085e0 <__assert_func>
 800801e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008022:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008026:	b10d      	cbz	r5, 800802c <__d2b+0x30>
 8008028:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800802c:	9301      	str	r3, [sp, #4]
 800802e:	f1b8 0300 	subs.w	r3, r8, #0
 8008032:	d024      	beq.n	800807e <__d2b+0x82>
 8008034:	4668      	mov	r0, sp
 8008036:	9300      	str	r3, [sp, #0]
 8008038:	f7ff fd17 	bl	8007a6a <__lo0bits>
 800803c:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008040:	b1d8      	cbz	r0, 800807a <__d2b+0x7e>
 8008042:	f1c0 0320 	rsb	r3, r0, #32
 8008046:	fa02 f303 	lsl.w	r3, r2, r3
 800804a:	430b      	orrs	r3, r1
 800804c:	40c2      	lsrs	r2, r0
 800804e:	6163      	str	r3, [r4, #20]
 8008050:	9201      	str	r2, [sp, #4]
 8008052:	9b01      	ldr	r3, [sp, #4]
 8008054:	2b00      	cmp	r3, #0
 8008056:	bf0c      	ite	eq
 8008058:	2201      	moveq	r2, #1
 800805a:	2202      	movne	r2, #2
 800805c:	61a3      	str	r3, [r4, #24]
 800805e:	6122      	str	r2, [r4, #16]
 8008060:	b1ad      	cbz	r5, 800808e <__d2b+0x92>
 8008062:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008066:	4405      	add	r5, r0
 8008068:	6035      	str	r5, [r6, #0]
 800806a:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800806e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008070:	6018      	str	r0, [r3, #0]
 8008072:	4620      	mov	r0, r4
 8008074:	b002      	add	sp, #8
 8008076:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800807a:	6161      	str	r1, [r4, #20]
 800807c:	e7e9      	b.n	8008052 <__d2b+0x56>
 800807e:	a801      	add	r0, sp, #4
 8008080:	f7ff fcf3 	bl	8007a6a <__lo0bits>
 8008084:	9b01      	ldr	r3, [sp, #4]
 8008086:	2201      	movs	r2, #1
 8008088:	6163      	str	r3, [r4, #20]
 800808a:	3020      	adds	r0, #32
 800808c:	e7e7      	b.n	800805e <__d2b+0x62>
 800808e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008092:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008096:	6030      	str	r0, [r6, #0]
 8008098:	6918      	ldr	r0, [r3, #16]
 800809a:	f7ff fcc7 	bl	8007a2c <__hi0bits>
 800809e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80080a2:	e7e4      	b.n	800806e <__d2b+0x72>
 80080a4:	08009790 	.word	0x08009790
 80080a8:	08009801 	.word	0x08009801

080080ac <__ratio>:
 80080ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080b0:	b085      	sub	sp, #20
 80080b2:	e9cd 1000 	strd	r1, r0, [sp]
 80080b6:	a902      	add	r1, sp, #8
 80080b8:	f7ff ff58 	bl	8007f6c <__b2d>
 80080bc:	468b      	mov	fp, r1
 80080be:	4606      	mov	r6, r0
 80080c0:	460f      	mov	r7, r1
 80080c2:	9800      	ldr	r0, [sp, #0]
 80080c4:	a903      	add	r1, sp, #12
 80080c6:	f7ff ff51 	bl	8007f6c <__b2d>
 80080ca:	460d      	mov	r5, r1
 80080cc:	9b01      	ldr	r3, [sp, #4]
 80080ce:	4689      	mov	r9, r1
 80080d0:	6919      	ldr	r1, [r3, #16]
 80080d2:	9b00      	ldr	r3, [sp, #0]
 80080d4:	4604      	mov	r4, r0
 80080d6:	691b      	ldr	r3, [r3, #16]
 80080d8:	4630      	mov	r0, r6
 80080da:	1ac9      	subs	r1, r1, r3
 80080dc:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80080e0:	1a9b      	subs	r3, r3, r2
 80080e2:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	bfcd      	iteet	gt
 80080ea:	463a      	movgt	r2, r7
 80080ec:	462a      	movle	r2, r5
 80080ee:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80080f2:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 80080f6:	bfd8      	it	le
 80080f8:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80080fc:	464b      	mov	r3, r9
 80080fe:	4622      	mov	r2, r4
 8008100:	4659      	mov	r1, fp
 8008102:	f7f8 fb1d 	bl	8000740 <__aeabi_ddiv>
 8008106:	b005      	add	sp, #20
 8008108:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800810c <__copybits>:
 800810c:	3901      	subs	r1, #1
 800810e:	b570      	push	{r4, r5, r6, lr}
 8008110:	1149      	asrs	r1, r1, #5
 8008112:	6914      	ldr	r4, [r2, #16]
 8008114:	3101      	adds	r1, #1
 8008116:	f102 0314 	add.w	r3, r2, #20
 800811a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800811e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008122:	1f05      	subs	r5, r0, #4
 8008124:	42a3      	cmp	r3, r4
 8008126:	d30c      	bcc.n	8008142 <__copybits+0x36>
 8008128:	1aa3      	subs	r3, r4, r2
 800812a:	3b11      	subs	r3, #17
 800812c:	f023 0303 	bic.w	r3, r3, #3
 8008130:	3211      	adds	r2, #17
 8008132:	42a2      	cmp	r2, r4
 8008134:	bf88      	it	hi
 8008136:	2300      	movhi	r3, #0
 8008138:	4418      	add	r0, r3
 800813a:	2300      	movs	r3, #0
 800813c:	4288      	cmp	r0, r1
 800813e:	d305      	bcc.n	800814c <__copybits+0x40>
 8008140:	bd70      	pop	{r4, r5, r6, pc}
 8008142:	f853 6b04 	ldr.w	r6, [r3], #4
 8008146:	f845 6f04 	str.w	r6, [r5, #4]!
 800814a:	e7eb      	b.n	8008124 <__copybits+0x18>
 800814c:	f840 3b04 	str.w	r3, [r0], #4
 8008150:	e7f4      	b.n	800813c <__copybits+0x30>

08008152 <__any_on>:
 8008152:	f100 0214 	add.w	r2, r0, #20
 8008156:	6900      	ldr	r0, [r0, #16]
 8008158:	114b      	asrs	r3, r1, #5
 800815a:	4298      	cmp	r0, r3
 800815c:	b510      	push	{r4, lr}
 800815e:	db11      	blt.n	8008184 <__any_on+0x32>
 8008160:	dd0a      	ble.n	8008178 <__any_on+0x26>
 8008162:	f011 011f 	ands.w	r1, r1, #31
 8008166:	d007      	beq.n	8008178 <__any_on+0x26>
 8008168:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800816c:	fa24 f001 	lsr.w	r0, r4, r1
 8008170:	fa00 f101 	lsl.w	r1, r0, r1
 8008174:	428c      	cmp	r4, r1
 8008176:	d10b      	bne.n	8008190 <__any_on+0x3e>
 8008178:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800817c:	4293      	cmp	r3, r2
 800817e:	d803      	bhi.n	8008188 <__any_on+0x36>
 8008180:	2000      	movs	r0, #0
 8008182:	bd10      	pop	{r4, pc}
 8008184:	4603      	mov	r3, r0
 8008186:	e7f7      	b.n	8008178 <__any_on+0x26>
 8008188:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800818c:	2900      	cmp	r1, #0
 800818e:	d0f5      	beq.n	800817c <__any_on+0x2a>
 8008190:	2001      	movs	r0, #1
 8008192:	e7f6      	b.n	8008182 <__any_on+0x30>

08008194 <__ascii_wctomb>:
 8008194:	4603      	mov	r3, r0
 8008196:	4608      	mov	r0, r1
 8008198:	b141      	cbz	r1, 80081ac <__ascii_wctomb+0x18>
 800819a:	2aff      	cmp	r2, #255	@ 0xff
 800819c:	d904      	bls.n	80081a8 <__ascii_wctomb+0x14>
 800819e:	228a      	movs	r2, #138	@ 0x8a
 80081a0:	f04f 30ff 	mov.w	r0, #4294967295
 80081a4:	601a      	str	r2, [r3, #0]
 80081a6:	4770      	bx	lr
 80081a8:	2001      	movs	r0, #1
 80081aa:	700a      	strb	r2, [r1, #0]
 80081ac:	4770      	bx	lr

080081ae <__ssputs_r>:
 80081ae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80081b2:	461f      	mov	r7, r3
 80081b4:	688e      	ldr	r6, [r1, #8]
 80081b6:	4682      	mov	sl, r0
 80081b8:	42be      	cmp	r6, r7
 80081ba:	460c      	mov	r4, r1
 80081bc:	4690      	mov	r8, r2
 80081be:	680b      	ldr	r3, [r1, #0]
 80081c0:	d82d      	bhi.n	800821e <__ssputs_r+0x70>
 80081c2:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80081c6:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80081ca:	d026      	beq.n	800821a <__ssputs_r+0x6c>
 80081cc:	6965      	ldr	r5, [r4, #20]
 80081ce:	6909      	ldr	r1, [r1, #16]
 80081d0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80081d4:	eba3 0901 	sub.w	r9, r3, r1
 80081d8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80081dc:	1c7b      	adds	r3, r7, #1
 80081de:	444b      	add	r3, r9
 80081e0:	106d      	asrs	r5, r5, #1
 80081e2:	429d      	cmp	r5, r3
 80081e4:	bf38      	it	cc
 80081e6:	461d      	movcc	r5, r3
 80081e8:	0553      	lsls	r3, r2, #21
 80081ea:	d527      	bpl.n	800823c <__ssputs_r+0x8e>
 80081ec:	4629      	mov	r1, r5
 80081ee:	f7fc fc6b 	bl	8004ac8 <_malloc_r>
 80081f2:	4606      	mov	r6, r0
 80081f4:	b360      	cbz	r0, 8008250 <__ssputs_r+0xa2>
 80081f6:	464a      	mov	r2, r9
 80081f8:	6921      	ldr	r1, [r4, #16]
 80081fa:	f7fe f92a 	bl	8006452 <memcpy>
 80081fe:	89a3      	ldrh	r3, [r4, #12]
 8008200:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008204:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008208:	81a3      	strh	r3, [r4, #12]
 800820a:	6126      	str	r6, [r4, #16]
 800820c:	444e      	add	r6, r9
 800820e:	6026      	str	r6, [r4, #0]
 8008210:	463e      	mov	r6, r7
 8008212:	6165      	str	r5, [r4, #20]
 8008214:	eba5 0509 	sub.w	r5, r5, r9
 8008218:	60a5      	str	r5, [r4, #8]
 800821a:	42be      	cmp	r6, r7
 800821c:	d900      	bls.n	8008220 <__ssputs_r+0x72>
 800821e:	463e      	mov	r6, r7
 8008220:	4632      	mov	r2, r6
 8008222:	4641      	mov	r1, r8
 8008224:	6820      	ldr	r0, [r4, #0]
 8008226:	f000 f9c1 	bl	80085ac <memmove>
 800822a:	2000      	movs	r0, #0
 800822c:	68a3      	ldr	r3, [r4, #8]
 800822e:	1b9b      	subs	r3, r3, r6
 8008230:	60a3      	str	r3, [r4, #8]
 8008232:	6823      	ldr	r3, [r4, #0]
 8008234:	4433      	add	r3, r6
 8008236:	6023      	str	r3, [r4, #0]
 8008238:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800823c:	462a      	mov	r2, r5
 800823e:	f000 fa01 	bl	8008644 <_realloc_r>
 8008242:	4606      	mov	r6, r0
 8008244:	2800      	cmp	r0, #0
 8008246:	d1e0      	bne.n	800820a <__ssputs_r+0x5c>
 8008248:	4650      	mov	r0, sl
 800824a:	6921      	ldr	r1, [r4, #16]
 800824c:	f7fe ff68 	bl	8007120 <_free_r>
 8008250:	230c      	movs	r3, #12
 8008252:	f8ca 3000 	str.w	r3, [sl]
 8008256:	89a3      	ldrh	r3, [r4, #12]
 8008258:	f04f 30ff 	mov.w	r0, #4294967295
 800825c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008260:	81a3      	strh	r3, [r4, #12]
 8008262:	e7e9      	b.n	8008238 <__ssputs_r+0x8a>

08008264 <_svfiprintf_r>:
 8008264:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008268:	4698      	mov	r8, r3
 800826a:	898b      	ldrh	r3, [r1, #12]
 800826c:	4607      	mov	r7, r0
 800826e:	061b      	lsls	r3, r3, #24
 8008270:	460d      	mov	r5, r1
 8008272:	4614      	mov	r4, r2
 8008274:	b09d      	sub	sp, #116	@ 0x74
 8008276:	d510      	bpl.n	800829a <_svfiprintf_r+0x36>
 8008278:	690b      	ldr	r3, [r1, #16]
 800827a:	b973      	cbnz	r3, 800829a <_svfiprintf_r+0x36>
 800827c:	2140      	movs	r1, #64	@ 0x40
 800827e:	f7fc fc23 	bl	8004ac8 <_malloc_r>
 8008282:	6028      	str	r0, [r5, #0]
 8008284:	6128      	str	r0, [r5, #16]
 8008286:	b930      	cbnz	r0, 8008296 <_svfiprintf_r+0x32>
 8008288:	230c      	movs	r3, #12
 800828a:	603b      	str	r3, [r7, #0]
 800828c:	f04f 30ff 	mov.w	r0, #4294967295
 8008290:	b01d      	add	sp, #116	@ 0x74
 8008292:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008296:	2340      	movs	r3, #64	@ 0x40
 8008298:	616b      	str	r3, [r5, #20]
 800829a:	2300      	movs	r3, #0
 800829c:	9309      	str	r3, [sp, #36]	@ 0x24
 800829e:	2320      	movs	r3, #32
 80082a0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80082a4:	2330      	movs	r3, #48	@ 0x30
 80082a6:	f04f 0901 	mov.w	r9, #1
 80082aa:	f8cd 800c 	str.w	r8, [sp, #12]
 80082ae:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8008448 <_svfiprintf_r+0x1e4>
 80082b2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80082b6:	4623      	mov	r3, r4
 80082b8:	469a      	mov	sl, r3
 80082ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80082be:	b10a      	cbz	r2, 80082c4 <_svfiprintf_r+0x60>
 80082c0:	2a25      	cmp	r2, #37	@ 0x25
 80082c2:	d1f9      	bne.n	80082b8 <_svfiprintf_r+0x54>
 80082c4:	ebba 0b04 	subs.w	fp, sl, r4
 80082c8:	d00b      	beq.n	80082e2 <_svfiprintf_r+0x7e>
 80082ca:	465b      	mov	r3, fp
 80082cc:	4622      	mov	r2, r4
 80082ce:	4629      	mov	r1, r5
 80082d0:	4638      	mov	r0, r7
 80082d2:	f7ff ff6c 	bl	80081ae <__ssputs_r>
 80082d6:	3001      	adds	r0, #1
 80082d8:	f000 80a7 	beq.w	800842a <_svfiprintf_r+0x1c6>
 80082dc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80082de:	445a      	add	r2, fp
 80082e0:	9209      	str	r2, [sp, #36]	@ 0x24
 80082e2:	f89a 3000 	ldrb.w	r3, [sl]
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	f000 809f 	beq.w	800842a <_svfiprintf_r+0x1c6>
 80082ec:	2300      	movs	r3, #0
 80082ee:	f04f 32ff 	mov.w	r2, #4294967295
 80082f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80082f6:	f10a 0a01 	add.w	sl, sl, #1
 80082fa:	9304      	str	r3, [sp, #16]
 80082fc:	9307      	str	r3, [sp, #28]
 80082fe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008302:	931a      	str	r3, [sp, #104]	@ 0x68
 8008304:	4654      	mov	r4, sl
 8008306:	2205      	movs	r2, #5
 8008308:	f814 1b01 	ldrb.w	r1, [r4], #1
 800830c:	484e      	ldr	r0, [pc, #312]	@ (8008448 <_svfiprintf_r+0x1e4>)
 800830e:	f7fe f892 	bl	8006436 <memchr>
 8008312:	9a04      	ldr	r2, [sp, #16]
 8008314:	b9d8      	cbnz	r0, 800834e <_svfiprintf_r+0xea>
 8008316:	06d0      	lsls	r0, r2, #27
 8008318:	bf44      	itt	mi
 800831a:	2320      	movmi	r3, #32
 800831c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008320:	0711      	lsls	r1, r2, #28
 8008322:	bf44      	itt	mi
 8008324:	232b      	movmi	r3, #43	@ 0x2b
 8008326:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800832a:	f89a 3000 	ldrb.w	r3, [sl]
 800832e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008330:	d015      	beq.n	800835e <_svfiprintf_r+0xfa>
 8008332:	4654      	mov	r4, sl
 8008334:	2000      	movs	r0, #0
 8008336:	f04f 0c0a 	mov.w	ip, #10
 800833a:	9a07      	ldr	r2, [sp, #28]
 800833c:	4621      	mov	r1, r4
 800833e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008342:	3b30      	subs	r3, #48	@ 0x30
 8008344:	2b09      	cmp	r3, #9
 8008346:	d94b      	bls.n	80083e0 <_svfiprintf_r+0x17c>
 8008348:	b1b0      	cbz	r0, 8008378 <_svfiprintf_r+0x114>
 800834a:	9207      	str	r2, [sp, #28]
 800834c:	e014      	b.n	8008378 <_svfiprintf_r+0x114>
 800834e:	eba0 0308 	sub.w	r3, r0, r8
 8008352:	fa09 f303 	lsl.w	r3, r9, r3
 8008356:	4313      	orrs	r3, r2
 8008358:	46a2      	mov	sl, r4
 800835a:	9304      	str	r3, [sp, #16]
 800835c:	e7d2      	b.n	8008304 <_svfiprintf_r+0xa0>
 800835e:	9b03      	ldr	r3, [sp, #12]
 8008360:	1d19      	adds	r1, r3, #4
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	9103      	str	r1, [sp, #12]
 8008366:	2b00      	cmp	r3, #0
 8008368:	bfbb      	ittet	lt
 800836a:	425b      	neglt	r3, r3
 800836c:	f042 0202 	orrlt.w	r2, r2, #2
 8008370:	9307      	strge	r3, [sp, #28]
 8008372:	9307      	strlt	r3, [sp, #28]
 8008374:	bfb8      	it	lt
 8008376:	9204      	strlt	r2, [sp, #16]
 8008378:	7823      	ldrb	r3, [r4, #0]
 800837a:	2b2e      	cmp	r3, #46	@ 0x2e
 800837c:	d10a      	bne.n	8008394 <_svfiprintf_r+0x130>
 800837e:	7863      	ldrb	r3, [r4, #1]
 8008380:	2b2a      	cmp	r3, #42	@ 0x2a
 8008382:	d132      	bne.n	80083ea <_svfiprintf_r+0x186>
 8008384:	9b03      	ldr	r3, [sp, #12]
 8008386:	3402      	adds	r4, #2
 8008388:	1d1a      	adds	r2, r3, #4
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	9203      	str	r2, [sp, #12]
 800838e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008392:	9305      	str	r3, [sp, #20]
 8008394:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800844c <_svfiprintf_r+0x1e8>
 8008398:	2203      	movs	r2, #3
 800839a:	4650      	mov	r0, sl
 800839c:	7821      	ldrb	r1, [r4, #0]
 800839e:	f7fe f84a 	bl	8006436 <memchr>
 80083a2:	b138      	cbz	r0, 80083b4 <_svfiprintf_r+0x150>
 80083a4:	2240      	movs	r2, #64	@ 0x40
 80083a6:	9b04      	ldr	r3, [sp, #16]
 80083a8:	eba0 000a 	sub.w	r0, r0, sl
 80083ac:	4082      	lsls	r2, r0
 80083ae:	4313      	orrs	r3, r2
 80083b0:	3401      	adds	r4, #1
 80083b2:	9304      	str	r3, [sp, #16]
 80083b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083b8:	2206      	movs	r2, #6
 80083ba:	4825      	ldr	r0, [pc, #148]	@ (8008450 <_svfiprintf_r+0x1ec>)
 80083bc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80083c0:	f7fe f839 	bl	8006436 <memchr>
 80083c4:	2800      	cmp	r0, #0
 80083c6:	d036      	beq.n	8008436 <_svfiprintf_r+0x1d2>
 80083c8:	4b22      	ldr	r3, [pc, #136]	@ (8008454 <_svfiprintf_r+0x1f0>)
 80083ca:	bb1b      	cbnz	r3, 8008414 <_svfiprintf_r+0x1b0>
 80083cc:	9b03      	ldr	r3, [sp, #12]
 80083ce:	3307      	adds	r3, #7
 80083d0:	f023 0307 	bic.w	r3, r3, #7
 80083d4:	3308      	adds	r3, #8
 80083d6:	9303      	str	r3, [sp, #12]
 80083d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083da:	4433      	add	r3, r6
 80083dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80083de:	e76a      	b.n	80082b6 <_svfiprintf_r+0x52>
 80083e0:	460c      	mov	r4, r1
 80083e2:	2001      	movs	r0, #1
 80083e4:	fb0c 3202 	mla	r2, ip, r2, r3
 80083e8:	e7a8      	b.n	800833c <_svfiprintf_r+0xd8>
 80083ea:	2300      	movs	r3, #0
 80083ec:	f04f 0c0a 	mov.w	ip, #10
 80083f0:	4619      	mov	r1, r3
 80083f2:	3401      	adds	r4, #1
 80083f4:	9305      	str	r3, [sp, #20]
 80083f6:	4620      	mov	r0, r4
 80083f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80083fc:	3a30      	subs	r2, #48	@ 0x30
 80083fe:	2a09      	cmp	r2, #9
 8008400:	d903      	bls.n	800840a <_svfiprintf_r+0x1a6>
 8008402:	2b00      	cmp	r3, #0
 8008404:	d0c6      	beq.n	8008394 <_svfiprintf_r+0x130>
 8008406:	9105      	str	r1, [sp, #20]
 8008408:	e7c4      	b.n	8008394 <_svfiprintf_r+0x130>
 800840a:	4604      	mov	r4, r0
 800840c:	2301      	movs	r3, #1
 800840e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008412:	e7f0      	b.n	80083f6 <_svfiprintf_r+0x192>
 8008414:	ab03      	add	r3, sp, #12
 8008416:	9300      	str	r3, [sp, #0]
 8008418:	462a      	mov	r2, r5
 800841a:	4638      	mov	r0, r7
 800841c:	4b0e      	ldr	r3, [pc, #56]	@ (8008458 <_svfiprintf_r+0x1f4>)
 800841e:	a904      	add	r1, sp, #16
 8008420:	f7fd fa84 	bl	800592c <_printf_float>
 8008424:	1c42      	adds	r2, r0, #1
 8008426:	4606      	mov	r6, r0
 8008428:	d1d6      	bne.n	80083d8 <_svfiprintf_r+0x174>
 800842a:	89ab      	ldrh	r3, [r5, #12]
 800842c:	065b      	lsls	r3, r3, #25
 800842e:	f53f af2d 	bmi.w	800828c <_svfiprintf_r+0x28>
 8008432:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008434:	e72c      	b.n	8008290 <_svfiprintf_r+0x2c>
 8008436:	ab03      	add	r3, sp, #12
 8008438:	9300      	str	r3, [sp, #0]
 800843a:	462a      	mov	r2, r5
 800843c:	4638      	mov	r0, r7
 800843e:	4b06      	ldr	r3, [pc, #24]	@ (8008458 <_svfiprintf_r+0x1f4>)
 8008440:	a904      	add	r1, sp, #16
 8008442:	f7fd fd11 	bl	8005e68 <_printf_i>
 8008446:	e7ed      	b.n	8008424 <_svfiprintf_r+0x1c0>
 8008448:	08009a59 	.word	0x08009a59
 800844c:	08009a5f 	.word	0x08009a5f
 8008450:	08009a63 	.word	0x08009a63
 8008454:	0800592d 	.word	0x0800592d
 8008458:	080081af 	.word	0x080081af

0800845c <__sflush_r>:
 800845c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008462:	0716      	lsls	r6, r2, #28
 8008464:	4605      	mov	r5, r0
 8008466:	460c      	mov	r4, r1
 8008468:	d454      	bmi.n	8008514 <__sflush_r+0xb8>
 800846a:	684b      	ldr	r3, [r1, #4]
 800846c:	2b00      	cmp	r3, #0
 800846e:	dc02      	bgt.n	8008476 <__sflush_r+0x1a>
 8008470:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008472:	2b00      	cmp	r3, #0
 8008474:	dd48      	ble.n	8008508 <__sflush_r+0xac>
 8008476:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008478:	2e00      	cmp	r6, #0
 800847a:	d045      	beq.n	8008508 <__sflush_r+0xac>
 800847c:	2300      	movs	r3, #0
 800847e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008482:	682f      	ldr	r7, [r5, #0]
 8008484:	6a21      	ldr	r1, [r4, #32]
 8008486:	602b      	str	r3, [r5, #0]
 8008488:	d030      	beq.n	80084ec <__sflush_r+0x90>
 800848a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800848c:	89a3      	ldrh	r3, [r4, #12]
 800848e:	0759      	lsls	r1, r3, #29
 8008490:	d505      	bpl.n	800849e <__sflush_r+0x42>
 8008492:	6863      	ldr	r3, [r4, #4]
 8008494:	1ad2      	subs	r2, r2, r3
 8008496:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008498:	b10b      	cbz	r3, 800849e <__sflush_r+0x42>
 800849a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800849c:	1ad2      	subs	r2, r2, r3
 800849e:	2300      	movs	r3, #0
 80084a0:	4628      	mov	r0, r5
 80084a2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80084a4:	6a21      	ldr	r1, [r4, #32]
 80084a6:	47b0      	blx	r6
 80084a8:	1c43      	adds	r3, r0, #1
 80084aa:	89a3      	ldrh	r3, [r4, #12]
 80084ac:	d106      	bne.n	80084bc <__sflush_r+0x60>
 80084ae:	6829      	ldr	r1, [r5, #0]
 80084b0:	291d      	cmp	r1, #29
 80084b2:	d82b      	bhi.n	800850c <__sflush_r+0xb0>
 80084b4:	4a28      	ldr	r2, [pc, #160]	@ (8008558 <__sflush_r+0xfc>)
 80084b6:	410a      	asrs	r2, r1
 80084b8:	07d6      	lsls	r6, r2, #31
 80084ba:	d427      	bmi.n	800850c <__sflush_r+0xb0>
 80084bc:	2200      	movs	r2, #0
 80084be:	6062      	str	r2, [r4, #4]
 80084c0:	6922      	ldr	r2, [r4, #16]
 80084c2:	04d9      	lsls	r1, r3, #19
 80084c4:	6022      	str	r2, [r4, #0]
 80084c6:	d504      	bpl.n	80084d2 <__sflush_r+0x76>
 80084c8:	1c42      	adds	r2, r0, #1
 80084ca:	d101      	bne.n	80084d0 <__sflush_r+0x74>
 80084cc:	682b      	ldr	r3, [r5, #0]
 80084ce:	b903      	cbnz	r3, 80084d2 <__sflush_r+0x76>
 80084d0:	6560      	str	r0, [r4, #84]	@ 0x54
 80084d2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80084d4:	602f      	str	r7, [r5, #0]
 80084d6:	b1b9      	cbz	r1, 8008508 <__sflush_r+0xac>
 80084d8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80084dc:	4299      	cmp	r1, r3
 80084de:	d002      	beq.n	80084e6 <__sflush_r+0x8a>
 80084e0:	4628      	mov	r0, r5
 80084e2:	f7fe fe1d 	bl	8007120 <_free_r>
 80084e6:	2300      	movs	r3, #0
 80084e8:	6363      	str	r3, [r4, #52]	@ 0x34
 80084ea:	e00d      	b.n	8008508 <__sflush_r+0xac>
 80084ec:	2301      	movs	r3, #1
 80084ee:	4628      	mov	r0, r5
 80084f0:	47b0      	blx	r6
 80084f2:	4602      	mov	r2, r0
 80084f4:	1c50      	adds	r0, r2, #1
 80084f6:	d1c9      	bne.n	800848c <__sflush_r+0x30>
 80084f8:	682b      	ldr	r3, [r5, #0]
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d0c6      	beq.n	800848c <__sflush_r+0x30>
 80084fe:	2b1d      	cmp	r3, #29
 8008500:	d001      	beq.n	8008506 <__sflush_r+0xaa>
 8008502:	2b16      	cmp	r3, #22
 8008504:	d11d      	bne.n	8008542 <__sflush_r+0xe6>
 8008506:	602f      	str	r7, [r5, #0]
 8008508:	2000      	movs	r0, #0
 800850a:	e021      	b.n	8008550 <__sflush_r+0xf4>
 800850c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008510:	b21b      	sxth	r3, r3
 8008512:	e01a      	b.n	800854a <__sflush_r+0xee>
 8008514:	690f      	ldr	r7, [r1, #16]
 8008516:	2f00      	cmp	r7, #0
 8008518:	d0f6      	beq.n	8008508 <__sflush_r+0xac>
 800851a:	0793      	lsls	r3, r2, #30
 800851c:	bf18      	it	ne
 800851e:	2300      	movne	r3, #0
 8008520:	680e      	ldr	r6, [r1, #0]
 8008522:	bf08      	it	eq
 8008524:	694b      	ldreq	r3, [r1, #20]
 8008526:	1bf6      	subs	r6, r6, r7
 8008528:	600f      	str	r7, [r1, #0]
 800852a:	608b      	str	r3, [r1, #8]
 800852c:	2e00      	cmp	r6, #0
 800852e:	ddeb      	ble.n	8008508 <__sflush_r+0xac>
 8008530:	4633      	mov	r3, r6
 8008532:	463a      	mov	r2, r7
 8008534:	4628      	mov	r0, r5
 8008536:	6a21      	ldr	r1, [r4, #32]
 8008538:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800853c:	47e0      	blx	ip
 800853e:	2800      	cmp	r0, #0
 8008540:	dc07      	bgt.n	8008552 <__sflush_r+0xf6>
 8008542:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008546:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800854a:	f04f 30ff 	mov.w	r0, #4294967295
 800854e:	81a3      	strh	r3, [r4, #12]
 8008550:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008552:	4407      	add	r7, r0
 8008554:	1a36      	subs	r6, r6, r0
 8008556:	e7e9      	b.n	800852c <__sflush_r+0xd0>
 8008558:	dfbffffe 	.word	0xdfbffffe

0800855c <_fflush_r>:
 800855c:	b538      	push	{r3, r4, r5, lr}
 800855e:	690b      	ldr	r3, [r1, #16]
 8008560:	4605      	mov	r5, r0
 8008562:	460c      	mov	r4, r1
 8008564:	b913      	cbnz	r3, 800856c <_fflush_r+0x10>
 8008566:	2500      	movs	r5, #0
 8008568:	4628      	mov	r0, r5
 800856a:	bd38      	pop	{r3, r4, r5, pc}
 800856c:	b118      	cbz	r0, 8008576 <_fflush_r+0x1a>
 800856e:	6a03      	ldr	r3, [r0, #32]
 8008570:	b90b      	cbnz	r3, 8008576 <_fflush_r+0x1a>
 8008572:	f7fd fe25 	bl	80061c0 <__sinit>
 8008576:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800857a:	2b00      	cmp	r3, #0
 800857c:	d0f3      	beq.n	8008566 <_fflush_r+0xa>
 800857e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008580:	07d0      	lsls	r0, r2, #31
 8008582:	d404      	bmi.n	800858e <_fflush_r+0x32>
 8008584:	0599      	lsls	r1, r3, #22
 8008586:	d402      	bmi.n	800858e <_fflush_r+0x32>
 8008588:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800858a:	f7fd ff52 	bl	8006432 <__retarget_lock_acquire_recursive>
 800858e:	4628      	mov	r0, r5
 8008590:	4621      	mov	r1, r4
 8008592:	f7ff ff63 	bl	800845c <__sflush_r>
 8008596:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008598:	4605      	mov	r5, r0
 800859a:	07da      	lsls	r2, r3, #31
 800859c:	d4e4      	bmi.n	8008568 <_fflush_r+0xc>
 800859e:	89a3      	ldrh	r3, [r4, #12]
 80085a0:	059b      	lsls	r3, r3, #22
 80085a2:	d4e1      	bmi.n	8008568 <_fflush_r+0xc>
 80085a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80085a6:	f7fd ff45 	bl	8006434 <__retarget_lock_release_recursive>
 80085aa:	e7dd      	b.n	8008568 <_fflush_r+0xc>

080085ac <memmove>:
 80085ac:	4288      	cmp	r0, r1
 80085ae:	b510      	push	{r4, lr}
 80085b0:	eb01 0402 	add.w	r4, r1, r2
 80085b4:	d902      	bls.n	80085bc <memmove+0x10>
 80085b6:	4284      	cmp	r4, r0
 80085b8:	4623      	mov	r3, r4
 80085ba:	d807      	bhi.n	80085cc <memmove+0x20>
 80085bc:	1e43      	subs	r3, r0, #1
 80085be:	42a1      	cmp	r1, r4
 80085c0:	d008      	beq.n	80085d4 <memmove+0x28>
 80085c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80085c6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80085ca:	e7f8      	b.n	80085be <memmove+0x12>
 80085cc:	4601      	mov	r1, r0
 80085ce:	4402      	add	r2, r0
 80085d0:	428a      	cmp	r2, r1
 80085d2:	d100      	bne.n	80085d6 <memmove+0x2a>
 80085d4:	bd10      	pop	{r4, pc}
 80085d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80085da:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80085de:	e7f7      	b.n	80085d0 <memmove+0x24>

080085e0 <__assert_func>:
 80085e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80085e2:	4614      	mov	r4, r2
 80085e4:	461a      	mov	r2, r3
 80085e6:	4b09      	ldr	r3, [pc, #36]	@ (800860c <__assert_func+0x2c>)
 80085e8:	4605      	mov	r5, r0
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	68d8      	ldr	r0, [r3, #12]
 80085ee:	b954      	cbnz	r4, 8008606 <__assert_func+0x26>
 80085f0:	4b07      	ldr	r3, [pc, #28]	@ (8008610 <__assert_func+0x30>)
 80085f2:	461c      	mov	r4, r3
 80085f4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80085f8:	9100      	str	r1, [sp, #0]
 80085fa:	462b      	mov	r3, r5
 80085fc:	4905      	ldr	r1, [pc, #20]	@ (8008614 <__assert_func+0x34>)
 80085fe:	f000 f84f 	bl	80086a0 <fiprintf>
 8008602:	f000 f85f 	bl	80086c4 <abort>
 8008606:	4b04      	ldr	r3, [pc, #16]	@ (8008618 <__assert_func+0x38>)
 8008608:	e7f4      	b.n	80085f4 <__assert_func+0x14>
 800860a:	bf00      	nop
 800860c:	20000200 	.word	0x20000200
 8008610:	08009aa5 	.word	0x08009aa5
 8008614:	08009a77 	.word	0x08009a77
 8008618:	08009a6a 	.word	0x08009a6a

0800861c <_calloc_r>:
 800861c:	b570      	push	{r4, r5, r6, lr}
 800861e:	fba1 5402 	umull	r5, r4, r1, r2
 8008622:	b93c      	cbnz	r4, 8008634 <_calloc_r+0x18>
 8008624:	4629      	mov	r1, r5
 8008626:	f7fc fa4f 	bl	8004ac8 <_malloc_r>
 800862a:	4606      	mov	r6, r0
 800862c:	b928      	cbnz	r0, 800863a <_calloc_r+0x1e>
 800862e:	2600      	movs	r6, #0
 8008630:	4630      	mov	r0, r6
 8008632:	bd70      	pop	{r4, r5, r6, pc}
 8008634:	220c      	movs	r2, #12
 8008636:	6002      	str	r2, [r0, #0]
 8008638:	e7f9      	b.n	800862e <_calloc_r+0x12>
 800863a:	462a      	mov	r2, r5
 800863c:	4621      	mov	r1, r4
 800863e:	f7fd fe58 	bl	80062f2 <memset>
 8008642:	e7f5      	b.n	8008630 <_calloc_r+0x14>

08008644 <_realloc_r>:
 8008644:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008648:	4680      	mov	r8, r0
 800864a:	4615      	mov	r5, r2
 800864c:	460c      	mov	r4, r1
 800864e:	b921      	cbnz	r1, 800865a <_realloc_r+0x16>
 8008650:	4611      	mov	r1, r2
 8008652:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008656:	f7fc ba37 	b.w	8004ac8 <_malloc_r>
 800865a:	b92a      	cbnz	r2, 8008668 <_realloc_r+0x24>
 800865c:	f7fe fd60 	bl	8007120 <_free_r>
 8008660:	2400      	movs	r4, #0
 8008662:	4620      	mov	r0, r4
 8008664:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008668:	f000 f833 	bl	80086d2 <_malloc_usable_size_r>
 800866c:	4285      	cmp	r5, r0
 800866e:	4606      	mov	r6, r0
 8008670:	d802      	bhi.n	8008678 <_realloc_r+0x34>
 8008672:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008676:	d8f4      	bhi.n	8008662 <_realloc_r+0x1e>
 8008678:	4629      	mov	r1, r5
 800867a:	4640      	mov	r0, r8
 800867c:	f7fc fa24 	bl	8004ac8 <_malloc_r>
 8008680:	4607      	mov	r7, r0
 8008682:	2800      	cmp	r0, #0
 8008684:	d0ec      	beq.n	8008660 <_realloc_r+0x1c>
 8008686:	42b5      	cmp	r5, r6
 8008688:	462a      	mov	r2, r5
 800868a:	4621      	mov	r1, r4
 800868c:	bf28      	it	cs
 800868e:	4632      	movcs	r2, r6
 8008690:	f7fd fedf 	bl	8006452 <memcpy>
 8008694:	4621      	mov	r1, r4
 8008696:	4640      	mov	r0, r8
 8008698:	f7fe fd42 	bl	8007120 <_free_r>
 800869c:	463c      	mov	r4, r7
 800869e:	e7e0      	b.n	8008662 <_realloc_r+0x1e>

080086a0 <fiprintf>:
 80086a0:	b40e      	push	{r1, r2, r3}
 80086a2:	b503      	push	{r0, r1, lr}
 80086a4:	4601      	mov	r1, r0
 80086a6:	ab03      	add	r3, sp, #12
 80086a8:	4805      	ldr	r0, [pc, #20]	@ (80086c0 <fiprintf+0x20>)
 80086aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80086ae:	6800      	ldr	r0, [r0, #0]
 80086b0:	9301      	str	r3, [sp, #4]
 80086b2:	f000 f83d 	bl	8008730 <_vfiprintf_r>
 80086b6:	b002      	add	sp, #8
 80086b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80086bc:	b003      	add	sp, #12
 80086be:	4770      	bx	lr
 80086c0:	20000200 	.word	0x20000200

080086c4 <abort>:
 80086c4:	2006      	movs	r0, #6
 80086c6:	b508      	push	{r3, lr}
 80086c8:	f000 fa06 	bl	8008ad8 <raise>
 80086cc:	2001      	movs	r0, #1
 80086ce:	f7fa fd1e 	bl	800310e <_exit>

080086d2 <_malloc_usable_size_r>:
 80086d2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80086d6:	1f18      	subs	r0, r3, #4
 80086d8:	2b00      	cmp	r3, #0
 80086da:	bfbc      	itt	lt
 80086dc:	580b      	ldrlt	r3, [r1, r0]
 80086de:	18c0      	addlt	r0, r0, r3
 80086e0:	4770      	bx	lr

080086e2 <__sfputc_r>:
 80086e2:	6893      	ldr	r3, [r2, #8]
 80086e4:	b410      	push	{r4}
 80086e6:	3b01      	subs	r3, #1
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	6093      	str	r3, [r2, #8]
 80086ec:	da07      	bge.n	80086fe <__sfputc_r+0x1c>
 80086ee:	6994      	ldr	r4, [r2, #24]
 80086f0:	42a3      	cmp	r3, r4
 80086f2:	db01      	blt.n	80086f8 <__sfputc_r+0x16>
 80086f4:	290a      	cmp	r1, #10
 80086f6:	d102      	bne.n	80086fe <__sfputc_r+0x1c>
 80086f8:	bc10      	pop	{r4}
 80086fa:	f000 b931 	b.w	8008960 <__swbuf_r>
 80086fe:	6813      	ldr	r3, [r2, #0]
 8008700:	1c58      	adds	r0, r3, #1
 8008702:	6010      	str	r0, [r2, #0]
 8008704:	7019      	strb	r1, [r3, #0]
 8008706:	4608      	mov	r0, r1
 8008708:	bc10      	pop	{r4}
 800870a:	4770      	bx	lr

0800870c <__sfputs_r>:
 800870c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800870e:	4606      	mov	r6, r0
 8008710:	460f      	mov	r7, r1
 8008712:	4614      	mov	r4, r2
 8008714:	18d5      	adds	r5, r2, r3
 8008716:	42ac      	cmp	r4, r5
 8008718:	d101      	bne.n	800871e <__sfputs_r+0x12>
 800871a:	2000      	movs	r0, #0
 800871c:	e007      	b.n	800872e <__sfputs_r+0x22>
 800871e:	463a      	mov	r2, r7
 8008720:	4630      	mov	r0, r6
 8008722:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008726:	f7ff ffdc 	bl	80086e2 <__sfputc_r>
 800872a:	1c43      	adds	r3, r0, #1
 800872c:	d1f3      	bne.n	8008716 <__sfputs_r+0xa>
 800872e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008730 <_vfiprintf_r>:
 8008730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008734:	460d      	mov	r5, r1
 8008736:	4614      	mov	r4, r2
 8008738:	4698      	mov	r8, r3
 800873a:	4606      	mov	r6, r0
 800873c:	b09d      	sub	sp, #116	@ 0x74
 800873e:	b118      	cbz	r0, 8008748 <_vfiprintf_r+0x18>
 8008740:	6a03      	ldr	r3, [r0, #32]
 8008742:	b90b      	cbnz	r3, 8008748 <_vfiprintf_r+0x18>
 8008744:	f7fd fd3c 	bl	80061c0 <__sinit>
 8008748:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800874a:	07d9      	lsls	r1, r3, #31
 800874c:	d405      	bmi.n	800875a <_vfiprintf_r+0x2a>
 800874e:	89ab      	ldrh	r3, [r5, #12]
 8008750:	059a      	lsls	r2, r3, #22
 8008752:	d402      	bmi.n	800875a <_vfiprintf_r+0x2a>
 8008754:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008756:	f7fd fe6c 	bl	8006432 <__retarget_lock_acquire_recursive>
 800875a:	89ab      	ldrh	r3, [r5, #12]
 800875c:	071b      	lsls	r3, r3, #28
 800875e:	d501      	bpl.n	8008764 <_vfiprintf_r+0x34>
 8008760:	692b      	ldr	r3, [r5, #16]
 8008762:	b99b      	cbnz	r3, 800878c <_vfiprintf_r+0x5c>
 8008764:	4629      	mov	r1, r5
 8008766:	4630      	mov	r0, r6
 8008768:	f000 f938 	bl	80089dc <__swsetup_r>
 800876c:	b170      	cbz	r0, 800878c <_vfiprintf_r+0x5c>
 800876e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008770:	07dc      	lsls	r4, r3, #31
 8008772:	d504      	bpl.n	800877e <_vfiprintf_r+0x4e>
 8008774:	f04f 30ff 	mov.w	r0, #4294967295
 8008778:	b01d      	add	sp, #116	@ 0x74
 800877a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800877e:	89ab      	ldrh	r3, [r5, #12]
 8008780:	0598      	lsls	r0, r3, #22
 8008782:	d4f7      	bmi.n	8008774 <_vfiprintf_r+0x44>
 8008784:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008786:	f7fd fe55 	bl	8006434 <__retarget_lock_release_recursive>
 800878a:	e7f3      	b.n	8008774 <_vfiprintf_r+0x44>
 800878c:	2300      	movs	r3, #0
 800878e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008790:	2320      	movs	r3, #32
 8008792:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008796:	2330      	movs	r3, #48	@ 0x30
 8008798:	f04f 0901 	mov.w	r9, #1
 800879c:	f8cd 800c 	str.w	r8, [sp, #12]
 80087a0:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800894c <_vfiprintf_r+0x21c>
 80087a4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80087a8:	4623      	mov	r3, r4
 80087aa:	469a      	mov	sl, r3
 80087ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 80087b0:	b10a      	cbz	r2, 80087b6 <_vfiprintf_r+0x86>
 80087b2:	2a25      	cmp	r2, #37	@ 0x25
 80087b4:	d1f9      	bne.n	80087aa <_vfiprintf_r+0x7a>
 80087b6:	ebba 0b04 	subs.w	fp, sl, r4
 80087ba:	d00b      	beq.n	80087d4 <_vfiprintf_r+0xa4>
 80087bc:	465b      	mov	r3, fp
 80087be:	4622      	mov	r2, r4
 80087c0:	4629      	mov	r1, r5
 80087c2:	4630      	mov	r0, r6
 80087c4:	f7ff ffa2 	bl	800870c <__sfputs_r>
 80087c8:	3001      	adds	r0, #1
 80087ca:	f000 80a7 	beq.w	800891c <_vfiprintf_r+0x1ec>
 80087ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80087d0:	445a      	add	r2, fp
 80087d2:	9209      	str	r2, [sp, #36]	@ 0x24
 80087d4:	f89a 3000 	ldrb.w	r3, [sl]
 80087d8:	2b00      	cmp	r3, #0
 80087da:	f000 809f 	beq.w	800891c <_vfiprintf_r+0x1ec>
 80087de:	2300      	movs	r3, #0
 80087e0:	f04f 32ff 	mov.w	r2, #4294967295
 80087e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80087e8:	f10a 0a01 	add.w	sl, sl, #1
 80087ec:	9304      	str	r3, [sp, #16]
 80087ee:	9307      	str	r3, [sp, #28]
 80087f0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80087f4:	931a      	str	r3, [sp, #104]	@ 0x68
 80087f6:	4654      	mov	r4, sl
 80087f8:	2205      	movs	r2, #5
 80087fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087fe:	4853      	ldr	r0, [pc, #332]	@ (800894c <_vfiprintf_r+0x21c>)
 8008800:	f7fd fe19 	bl	8006436 <memchr>
 8008804:	9a04      	ldr	r2, [sp, #16]
 8008806:	b9d8      	cbnz	r0, 8008840 <_vfiprintf_r+0x110>
 8008808:	06d1      	lsls	r1, r2, #27
 800880a:	bf44      	itt	mi
 800880c:	2320      	movmi	r3, #32
 800880e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008812:	0713      	lsls	r3, r2, #28
 8008814:	bf44      	itt	mi
 8008816:	232b      	movmi	r3, #43	@ 0x2b
 8008818:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800881c:	f89a 3000 	ldrb.w	r3, [sl]
 8008820:	2b2a      	cmp	r3, #42	@ 0x2a
 8008822:	d015      	beq.n	8008850 <_vfiprintf_r+0x120>
 8008824:	4654      	mov	r4, sl
 8008826:	2000      	movs	r0, #0
 8008828:	f04f 0c0a 	mov.w	ip, #10
 800882c:	9a07      	ldr	r2, [sp, #28]
 800882e:	4621      	mov	r1, r4
 8008830:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008834:	3b30      	subs	r3, #48	@ 0x30
 8008836:	2b09      	cmp	r3, #9
 8008838:	d94b      	bls.n	80088d2 <_vfiprintf_r+0x1a2>
 800883a:	b1b0      	cbz	r0, 800886a <_vfiprintf_r+0x13a>
 800883c:	9207      	str	r2, [sp, #28]
 800883e:	e014      	b.n	800886a <_vfiprintf_r+0x13a>
 8008840:	eba0 0308 	sub.w	r3, r0, r8
 8008844:	fa09 f303 	lsl.w	r3, r9, r3
 8008848:	4313      	orrs	r3, r2
 800884a:	46a2      	mov	sl, r4
 800884c:	9304      	str	r3, [sp, #16]
 800884e:	e7d2      	b.n	80087f6 <_vfiprintf_r+0xc6>
 8008850:	9b03      	ldr	r3, [sp, #12]
 8008852:	1d19      	adds	r1, r3, #4
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	9103      	str	r1, [sp, #12]
 8008858:	2b00      	cmp	r3, #0
 800885a:	bfbb      	ittet	lt
 800885c:	425b      	neglt	r3, r3
 800885e:	f042 0202 	orrlt.w	r2, r2, #2
 8008862:	9307      	strge	r3, [sp, #28]
 8008864:	9307      	strlt	r3, [sp, #28]
 8008866:	bfb8      	it	lt
 8008868:	9204      	strlt	r2, [sp, #16]
 800886a:	7823      	ldrb	r3, [r4, #0]
 800886c:	2b2e      	cmp	r3, #46	@ 0x2e
 800886e:	d10a      	bne.n	8008886 <_vfiprintf_r+0x156>
 8008870:	7863      	ldrb	r3, [r4, #1]
 8008872:	2b2a      	cmp	r3, #42	@ 0x2a
 8008874:	d132      	bne.n	80088dc <_vfiprintf_r+0x1ac>
 8008876:	9b03      	ldr	r3, [sp, #12]
 8008878:	3402      	adds	r4, #2
 800887a:	1d1a      	adds	r2, r3, #4
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	9203      	str	r2, [sp, #12]
 8008880:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008884:	9305      	str	r3, [sp, #20]
 8008886:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8008950 <_vfiprintf_r+0x220>
 800888a:	2203      	movs	r2, #3
 800888c:	4650      	mov	r0, sl
 800888e:	7821      	ldrb	r1, [r4, #0]
 8008890:	f7fd fdd1 	bl	8006436 <memchr>
 8008894:	b138      	cbz	r0, 80088a6 <_vfiprintf_r+0x176>
 8008896:	2240      	movs	r2, #64	@ 0x40
 8008898:	9b04      	ldr	r3, [sp, #16]
 800889a:	eba0 000a 	sub.w	r0, r0, sl
 800889e:	4082      	lsls	r2, r0
 80088a0:	4313      	orrs	r3, r2
 80088a2:	3401      	adds	r4, #1
 80088a4:	9304      	str	r3, [sp, #16]
 80088a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088aa:	2206      	movs	r2, #6
 80088ac:	4829      	ldr	r0, [pc, #164]	@ (8008954 <_vfiprintf_r+0x224>)
 80088ae:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80088b2:	f7fd fdc0 	bl	8006436 <memchr>
 80088b6:	2800      	cmp	r0, #0
 80088b8:	d03f      	beq.n	800893a <_vfiprintf_r+0x20a>
 80088ba:	4b27      	ldr	r3, [pc, #156]	@ (8008958 <_vfiprintf_r+0x228>)
 80088bc:	bb1b      	cbnz	r3, 8008906 <_vfiprintf_r+0x1d6>
 80088be:	9b03      	ldr	r3, [sp, #12]
 80088c0:	3307      	adds	r3, #7
 80088c2:	f023 0307 	bic.w	r3, r3, #7
 80088c6:	3308      	adds	r3, #8
 80088c8:	9303      	str	r3, [sp, #12]
 80088ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088cc:	443b      	add	r3, r7
 80088ce:	9309      	str	r3, [sp, #36]	@ 0x24
 80088d0:	e76a      	b.n	80087a8 <_vfiprintf_r+0x78>
 80088d2:	460c      	mov	r4, r1
 80088d4:	2001      	movs	r0, #1
 80088d6:	fb0c 3202 	mla	r2, ip, r2, r3
 80088da:	e7a8      	b.n	800882e <_vfiprintf_r+0xfe>
 80088dc:	2300      	movs	r3, #0
 80088de:	f04f 0c0a 	mov.w	ip, #10
 80088e2:	4619      	mov	r1, r3
 80088e4:	3401      	adds	r4, #1
 80088e6:	9305      	str	r3, [sp, #20]
 80088e8:	4620      	mov	r0, r4
 80088ea:	f810 2b01 	ldrb.w	r2, [r0], #1
 80088ee:	3a30      	subs	r2, #48	@ 0x30
 80088f0:	2a09      	cmp	r2, #9
 80088f2:	d903      	bls.n	80088fc <_vfiprintf_r+0x1cc>
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d0c6      	beq.n	8008886 <_vfiprintf_r+0x156>
 80088f8:	9105      	str	r1, [sp, #20]
 80088fa:	e7c4      	b.n	8008886 <_vfiprintf_r+0x156>
 80088fc:	4604      	mov	r4, r0
 80088fe:	2301      	movs	r3, #1
 8008900:	fb0c 2101 	mla	r1, ip, r1, r2
 8008904:	e7f0      	b.n	80088e8 <_vfiprintf_r+0x1b8>
 8008906:	ab03      	add	r3, sp, #12
 8008908:	9300      	str	r3, [sp, #0]
 800890a:	462a      	mov	r2, r5
 800890c:	4630      	mov	r0, r6
 800890e:	4b13      	ldr	r3, [pc, #76]	@ (800895c <_vfiprintf_r+0x22c>)
 8008910:	a904      	add	r1, sp, #16
 8008912:	f7fd f80b 	bl	800592c <_printf_float>
 8008916:	4607      	mov	r7, r0
 8008918:	1c78      	adds	r0, r7, #1
 800891a:	d1d6      	bne.n	80088ca <_vfiprintf_r+0x19a>
 800891c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800891e:	07d9      	lsls	r1, r3, #31
 8008920:	d405      	bmi.n	800892e <_vfiprintf_r+0x1fe>
 8008922:	89ab      	ldrh	r3, [r5, #12]
 8008924:	059a      	lsls	r2, r3, #22
 8008926:	d402      	bmi.n	800892e <_vfiprintf_r+0x1fe>
 8008928:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800892a:	f7fd fd83 	bl	8006434 <__retarget_lock_release_recursive>
 800892e:	89ab      	ldrh	r3, [r5, #12]
 8008930:	065b      	lsls	r3, r3, #25
 8008932:	f53f af1f 	bmi.w	8008774 <_vfiprintf_r+0x44>
 8008936:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008938:	e71e      	b.n	8008778 <_vfiprintf_r+0x48>
 800893a:	ab03      	add	r3, sp, #12
 800893c:	9300      	str	r3, [sp, #0]
 800893e:	462a      	mov	r2, r5
 8008940:	4630      	mov	r0, r6
 8008942:	4b06      	ldr	r3, [pc, #24]	@ (800895c <_vfiprintf_r+0x22c>)
 8008944:	a904      	add	r1, sp, #16
 8008946:	f7fd fa8f 	bl	8005e68 <_printf_i>
 800894a:	e7e4      	b.n	8008916 <_vfiprintf_r+0x1e6>
 800894c:	08009a59 	.word	0x08009a59
 8008950:	08009a5f 	.word	0x08009a5f
 8008954:	08009a63 	.word	0x08009a63
 8008958:	0800592d 	.word	0x0800592d
 800895c:	0800870d 	.word	0x0800870d

08008960 <__swbuf_r>:
 8008960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008962:	460e      	mov	r6, r1
 8008964:	4614      	mov	r4, r2
 8008966:	4605      	mov	r5, r0
 8008968:	b118      	cbz	r0, 8008972 <__swbuf_r+0x12>
 800896a:	6a03      	ldr	r3, [r0, #32]
 800896c:	b90b      	cbnz	r3, 8008972 <__swbuf_r+0x12>
 800896e:	f7fd fc27 	bl	80061c0 <__sinit>
 8008972:	69a3      	ldr	r3, [r4, #24]
 8008974:	60a3      	str	r3, [r4, #8]
 8008976:	89a3      	ldrh	r3, [r4, #12]
 8008978:	071a      	lsls	r2, r3, #28
 800897a:	d501      	bpl.n	8008980 <__swbuf_r+0x20>
 800897c:	6923      	ldr	r3, [r4, #16]
 800897e:	b943      	cbnz	r3, 8008992 <__swbuf_r+0x32>
 8008980:	4621      	mov	r1, r4
 8008982:	4628      	mov	r0, r5
 8008984:	f000 f82a 	bl	80089dc <__swsetup_r>
 8008988:	b118      	cbz	r0, 8008992 <__swbuf_r+0x32>
 800898a:	f04f 37ff 	mov.w	r7, #4294967295
 800898e:	4638      	mov	r0, r7
 8008990:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008992:	6823      	ldr	r3, [r4, #0]
 8008994:	6922      	ldr	r2, [r4, #16]
 8008996:	b2f6      	uxtb	r6, r6
 8008998:	1a98      	subs	r0, r3, r2
 800899a:	6963      	ldr	r3, [r4, #20]
 800899c:	4637      	mov	r7, r6
 800899e:	4283      	cmp	r3, r0
 80089a0:	dc05      	bgt.n	80089ae <__swbuf_r+0x4e>
 80089a2:	4621      	mov	r1, r4
 80089a4:	4628      	mov	r0, r5
 80089a6:	f7ff fdd9 	bl	800855c <_fflush_r>
 80089aa:	2800      	cmp	r0, #0
 80089ac:	d1ed      	bne.n	800898a <__swbuf_r+0x2a>
 80089ae:	68a3      	ldr	r3, [r4, #8]
 80089b0:	3b01      	subs	r3, #1
 80089b2:	60a3      	str	r3, [r4, #8]
 80089b4:	6823      	ldr	r3, [r4, #0]
 80089b6:	1c5a      	adds	r2, r3, #1
 80089b8:	6022      	str	r2, [r4, #0]
 80089ba:	701e      	strb	r6, [r3, #0]
 80089bc:	6962      	ldr	r2, [r4, #20]
 80089be:	1c43      	adds	r3, r0, #1
 80089c0:	429a      	cmp	r2, r3
 80089c2:	d004      	beq.n	80089ce <__swbuf_r+0x6e>
 80089c4:	89a3      	ldrh	r3, [r4, #12]
 80089c6:	07db      	lsls	r3, r3, #31
 80089c8:	d5e1      	bpl.n	800898e <__swbuf_r+0x2e>
 80089ca:	2e0a      	cmp	r6, #10
 80089cc:	d1df      	bne.n	800898e <__swbuf_r+0x2e>
 80089ce:	4621      	mov	r1, r4
 80089d0:	4628      	mov	r0, r5
 80089d2:	f7ff fdc3 	bl	800855c <_fflush_r>
 80089d6:	2800      	cmp	r0, #0
 80089d8:	d0d9      	beq.n	800898e <__swbuf_r+0x2e>
 80089da:	e7d6      	b.n	800898a <__swbuf_r+0x2a>

080089dc <__swsetup_r>:
 80089dc:	b538      	push	{r3, r4, r5, lr}
 80089de:	4b29      	ldr	r3, [pc, #164]	@ (8008a84 <__swsetup_r+0xa8>)
 80089e0:	4605      	mov	r5, r0
 80089e2:	6818      	ldr	r0, [r3, #0]
 80089e4:	460c      	mov	r4, r1
 80089e6:	b118      	cbz	r0, 80089f0 <__swsetup_r+0x14>
 80089e8:	6a03      	ldr	r3, [r0, #32]
 80089ea:	b90b      	cbnz	r3, 80089f0 <__swsetup_r+0x14>
 80089ec:	f7fd fbe8 	bl	80061c0 <__sinit>
 80089f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80089f4:	0719      	lsls	r1, r3, #28
 80089f6:	d422      	bmi.n	8008a3e <__swsetup_r+0x62>
 80089f8:	06da      	lsls	r2, r3, #27
 80089fa:	d407      	bmi.n	8008a0c <__swsetup_r+0x30>
 80089fc:	2209      	movs	r2, #9
 80089fe:	602a      	str	r2, [r5, #0]
 8008a00:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008a04:	f04f 30ff 	mov.w	r0, #4294967295
 8008a08:	81a3      	strh	r3, [r4, #12]
 8008a0a:	e033      	b.n	8008a74 <__swsetup_r+0x98>
 8008a0c:	0758      	lsls	r0, r3, #29
 8008a0e:	d512      	bpl.n	8008a36 <__swsetup_r+0x5a>
 8008a10:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008a12:	b141      	cbz	r1, 8008a26 <__swsetup_r+0x4a>
 8008a14:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008a18:	4299      	cmp	r1, r3
 8008a1a:	d002      	beq.n	8008a22 <__swsetup_r+0x46>
 8008a1c:	4628      	mov	r0, r5
 8008a1e:	f7fe fb7f 	bl	8007120 <_free_r>
 8008a22:	2300      	movs	r3, #0
 8008a24:	6363      	str	r3, [r4, #52]	@ 0x34
 8008a26:	89a3      	ldrh	r3, [r4, #12]
 8008a28:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008a2c:	81a3      	strh	r3, [r4, #12]
 8008a2e:	2300      	movs	r3, #0
 8008a30:	6063      	str	r3, [r4, #4]
 8008a32:	6923      	ldr	r3, [r4, #16]
 8008a34:	6023      	str	r3, [r4, #0]
 8008a36:	89a3      	ldrh	r3, [r4, #12]
 8008a38:	f043 0308 	orr.w	r3, r3, #8
 8008a3c:	81a3      	strh	r3, [r4, #12]
 8008a3e:	6923      	ldr	r3, [r4, #16]
 8008a40:	b94b      	cbnz	r3, 8008a56 <__swsetup_r+0x7a>
 8008a42:	89a3      	ldrh	r3, [r4, #12]
 8008a44:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008a48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008a4c:	d003      	beq.n	8008a56 <__swsetup_r+0x7a>
 8008a4e:	4621      	mov	r1, r4
 8008a50:	4628      	mov	r0, r5
 8008a52:	f000 f882 	bl	8008b5a <__smakebuf_r>
 8008a56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a5a:	f013 0201 	ands.w	r2, r3, #1
 8008a5e:	d00a      	beq.n	8008a76 <__swsetup_r+0x9a>
 8008a60:	2200      	movs	r2, #0
 8008a62:	60a2      	str	r2, [r4, #8]
 8008a64:	6962      	ldr	r2, [r4, #20]
 8008a66:	4252      	negs	r2, r2
 8008a68:	61a2      	str	r2, [r4, #24]
 8008a6a:	6922      	ldr	r2, [r4, #16]
 8008a6c:	b942      	cbnz	r2, 8008a80 <__swsetup_r+0xa4>
 8008a6e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008a72:	d1c5      	bne.n	8008a00 <__swsetup_r+0x24>
 8008a74:	bd38      	pop	{r3, r4, r5, pc}
 8008a76:	0799      	lsls	r1, r3, #30
 8008a78:	bf58      	it	pl
 8008a7a:	6962      	ldrpl	r2, [r4, #20]
 8008a7c:	60a2      	str	r2, [r4, #8]
 8008a7e:	e7f4      	b.n	8008a6a <__swsetup_r+0x8e>
 8008a80:	2000      	movs	r0, #0
 8008a82:	e7f7      	b.n	8008a74 <__swsetup_r+0x98>
 8008a84:	20000200 	.word	0x20000200

08008a88 <_raise_r>:
 8008a88:	291f      	cmp	r1, #31
 8008a8a:	b538      	push	{r3, r4, r5, lr}
 8008a8c:	4605      	mov	r5, r0
 8008a8e:	460c      	mov	r4, r1
 8008a90:	d904      	bls.n	8008a9c <_raise_r+0x14>
 8008a92:	2316      	movs	r3, #22
 8008a94:	6003      	str	r3, [r0, #0]
 8008a96:	f04f 30ff 	mov.w	r0, #4294967295
 8008a9a:	bd38      	pop	{r3, r4, r5, pc}
 8008a9c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008a9e:	b112      	cbz	r2, 8008aa6 <_raise_r+0x1e>
 8008aa0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008aa4:	b94b      	cbnz	r3, 8008aba <_raise_r+0x32>
 8008aa6:	4628      	mov	r0, r5
 8008aa8:	f000 f830 	bl	8008b0c <_getpid_r>
 8008aac:	4622      	mov	r2, r4
 8008aae:	4601      	mov	r1, r0
 8008ab0:	4628      	mov	r0, r5
 8008ab2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008ab6:	f000 b817 	b.w	8008ae8 <_kill_r>
 8008aba:	2b01      	cmp	r3, #1
 8008abc:	d00a      	beq.n	8008ad4 <_raise_r+0x4c>
 8008abe:	1c59      	adds	r1, r3, #1
 8008ac0:	d103      	bne.n	8008aca <_raise_r+0x42>
 8008ac2:	2316      	movs	r3, #22
 8008ac4:	6003      	str	r3, [r0, #0]
 8008ac6:	2001      	movs	r0, #1
 8008ac8:	e7e7      	b.n	8008a9a <_raise_r+0x12>
 8008aca:	2100      	movs	r1, #0
 8008acc:	4620      	mov	r0, r4
 8008ace:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008ad2:	4798      	blx	r3
 8008ad4:	2000      	movs	r0, #0
 8008ad6:	e7e0      	b.n	8008a9a <_raise_r+0x12>

08008ad8 <raise>:
 8008ad8:	4b02      	ldr	r3, [pc, #8]	@ (8008ae4 <raise+0xc>)
 8008ada:	4601      	mov	r1, r0
 8008adc:	6818      	ldr	r0, [r3, #0]
 8008ade:	f7ff bfd3 	b.w	8008a88 <_raise_r>
 8008ae2:	bf00      	nop
 8008ae4:	20000200 	.word	0x20000200

08008ae8 <_kill_r>:
 8008ae8:	b538      	push	{r3, r4, r5, lr}
 8008aea:	2300      	movs	r3, #0
 8008aec:	4d06      	ldr	r5, [pc, #24]	@ (8008b08 <_kill_r+0x20>)
 8008aee:	4604      	mov	r4, r0
 8008af0:	4608      	mov	r0, r1
 8008af2:	4611      	mov	r1, r2
 8008af4:	602b      	str	r3, [r5, #0]
 8008af6:	f7fa fafa 	bl	80030ee <_kill>
 8008afa:	1c43      	adds	r3, r0, #1
 8008afc:	d102      	bne.n	8008b04 <_kill_r+0x1c>
 8008afe:	682b      	ldr	r3, [r5, #0]
 8008b00:	b103      	cbz	r3, 8008b04 <_kill_r+0x1c>
 8008b02:	6023      	str	r3, [r4, #0]
 8008b04:	bd38      	pop	{r3, r4, r5, pc}
 8008b06:	bf00      	nop
 8008b08:	200007d4 	.word	0x200007d4

08008b0c <_getpid_r>:
 8008b0c:	f7fa bae8 	b.w	80030e0 <_getpid>

08008b10 <__swhatbuf_r>:
 8008b10:	b570      	push	{r4, r5, r6, lr}
 8008b12:	460c      	mov	r4, r1
 8008b14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b18:	4615      	mov	r5, r2
 8008b1a:	2900      	cmp	r1, #0
 8008b1c:	461e      	mov	r6, r3
 8008b1e:	b096      	sub	sp, #88	@ 0x58
 8008b20:	da0c      	bge.n	8008b3c <__swhatbuf_r+0x2c>
 8008b22:	89a3      	ldrh	r3, [r4, #12]
 8008b24:	2100      	movs	r1, #0
 8008b26:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008b2a:	bf14      	ite	ne
 8008b2c:	2340      	movne	r3, #64	@ 0x40
 8008b2e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008b32:	2000      	movs	r0, #0
 8008b34:	6031      	str	r1, [r6, #0]
 8008b36:	602b      	str	r3, [r5, #0]
 8008b38:	b016      	add	sp, #88	@ 0x58
 8008b3a:	bd70      	pop	{r4, r5, r6, pc}
 8008b3c:	466a      	mov	r2, sp
 8008b3e:	f000 f849 	bl	8008bd4 <_fstat_r>
 8008b42:	2800      	cmp	r0, #0
 8008b44:	dbed      	blt.n	8008b22 <__swhatbuf_r+0x12>
 8008b46:	9901      	ldr	r1, [sp, #4]
 8008b48:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008b4c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008b50:	4259      	negs	r1, r3
 8008b52:	4159      	adcs	r1, r3
 8008b54:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008b58:	e7eb      	b.n	8008b32 <__swhatbuf_r+0x22>

08008b5a <__smakebuf_r>:
 8008b5a:	898b      	ldrh	r3, [r1, #12]
 8008b5c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008b5e:	079d      	lsls	r5, r3, #30
 8008b60:	4606      	mov	r6, r0
 8008b62:	460c      	mov	r4, r1
 8008b64:	d507      	bpl.n	8008b76 <__smakebuf_r+0x1c>
 8008b66:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008b6a:	6023      	str	r3, [r4, #0]
 8008b6c:	6123      	str	r3, [r4, #16]
 8008b6e:	2301      	movs	r3, #1
 8008b70:	6163      	str	r3, [r4, #20]
 8008b72:	b003      	add	sp, #12
 8008b74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008b76:	466a      	mov	r2, sp
 8008b78:	ab01      	add	r3, sp, #4
 8008b7a:	f7ff ffc9 	bl	8008b10 <__swhatbuf_r>
 8008b7e:	9f00      	ldr	r7, [sp, #0]
 8008b80:	4605      	mov	r5, r0
 8008b82:	4639      	mov	r1, r7
 8008b84:	4630      	mov	r0, r6
 8008b86:	f7fb ff9f 	bl	8004ac8 <_malloc_r>
 8008b8a:	b948      	cbnz	r0, 8008ba0 <__smakebuf_r+0x46>
 8008b8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b90:	059a      	lsls	r2, r3, #22
 8008b92:	d4ee      	bmi.n	8008b72 <__smakebuf_r+0x18>
 8008b94:	f023 0303 	bic.w	r3, r3, #3
 8008b98:	f043 0302 	orr.w	r3, r3, #2
 8008b9c:	81a3      	strh	r3, [r4, #12]
 8008b9e:	e7e2      	b.n	8008b66 <__smakebuf_r+0xc>
 8008ba0:	89a3      	ldrh	r3, [r4, #12]
 8008ba2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008ba6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008baa:	81a3      	strh	r3, [r4, #12]
 8008bac:	9b01      	ldr	r3, [sp, #4]
 8008bae:	6020      	str	r0, [r4, #0]
 8008bb0:	b15b      	cbz	r3, 8008bca <__smakebuf_r+0x70>
 8008bb2:	4630      	mov	r0, r6
 8008bb4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008bb8:	f000 f81e 	bl	8008bf8 <_isatty_r>
 8008bbc:	b128      	cbz	r0, 8008bca <__smakebuf_r+0x70>
 8008bbe:	89a3      	ldrh	r3, [r4, #12]
 8008bc0:	f023 0303 	bic.w	r3, r3, #3
 8008bc4:	f043 0301 	orr.w	r3, r3, #1
 8008bc8:	81a3      	strh	r3, [r4, #12]
 8008bca:	89a3      	ldrh	r3, [r4, #12]
 8008bcc:	431d      	orrs	r5, r3
 8008bce:	81a5      	strh	r5, [r4, #12]
 8008bd0:	e7cf      	b.n	8008b72 <__smakebuf_r+0x18>
	...

08008bd4 <_fstat_r>:
 8008bd4:	b538      	push	{r3, r4, r5, lr}
 8008bd6:	2300      	movs	r3, #0
 8008bd8:	4d06      	ldr	r5, [pc, #24]	@ (8008bf4 <_fstat_r+0x20>)
 8008bda:	4604      	mov	r4, r0
 8008bdc:	4608      	mov	r0, r1
 8008bde:	4611      	mov	r1, r2
 8008be0:	602b      	str	r3, [r5, #0]
 8008be2:	f7fa fae3 	bl	80031ac <_fstat>
 8008be6:	1c43      	adds	r3, r0, #1
 8008be8:	d102      	bne.n	8008bf0 <_fstat_r+0x1c>
 8008bea:	682b      	ldr	r3, [r5, #0]
 8008bec:	b103      	cbz	r3, 8008bf0 <_fstat_r+0x1c>
 8008bee:	6023      	str	r3, [r4, #0]
 8008bf0:	bd38      	pop	{r3, r4, r5, pc}
 8008bf2:	bf00      	nop
 8008bf4:	200007d4 	.word	0x200007d4

08008bf8 <_isatty_r>:
 8008bf8:	b538      	push	{r3, r4, r5, lr}
 8008bfa:	2300      	movs	r3, #0
 8008bfc:	4d05      	ldr	r5, [pc, #20]	@ (8008c14 <_isatty_r+0x1c>)
 8008bfe:	4604      	mov	r4, r0
 8008c00:	4608      	mov	r0, r1
 8008c02:	602b      	str	r3, [r5, #0]
 8008c04:	f7fa fae1 	bl	80031ca <_isatty>
 8008c08:	1c43      	adds	r3, r0, #1
 8008c0a:	d102      	bne.n	8008c12 <_isatty_r+0x1a>
 8008c0c:	682b      	ldr	r3, [r5, #0]
 8008c0e:	b103      	cbz	r3, 8008c12 <_isatty_r+0x1a>
 8008c10:	6023      	str	r3, [r4, #0]
 8008c12:	bd38      	pop	{r3, r4, r5, pc}
 8008c14:	200007d4 	.word	0x200007d4

08008c18 <_init>:
 8008c18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c1a:	bf00      	nop
 8008c1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c1e:	bc08      	pop	{r3}
 8008c20:	469e      	mov	lr, r3
 8008c22:	4770      	bx	lr

08008c24 <_fini>:
 8008c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c26:	bf00      	nop
 8008c28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c2a:	bc08      	pop	{r3}
 8008c2c:	469e      	mov	lr, r3
 8008c2e:	4770      	bx	lr
