<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ise.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="decoder_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="mux_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/r_file_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/r_file_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/par/r_file_timesim.vhd"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/r_file_synthesis.nlf"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/r_file_synthesis.vhd"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="r_file.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="r_file.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="r_file.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="r_file.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="r_file.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="r_file.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="r_file.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="r_file.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="r_file.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="r_file.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="r_file.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="r_file.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="r_file.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="r_file.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="r_file.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="r_file.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="r_file.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="r_file.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="r_file.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="r_file.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="r_file.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="r_file.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="r_file.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="r_file_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="r_file_isim_par.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="r_file_isim_par.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="r_file_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="r_file_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="r_file_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="r_file_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="r_file_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="r_file_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="r_file_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="r_file_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="r_file_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="r_file_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="r_file_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="r_file_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="r_file_xst.xrpt"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="ut_r_file.tdo"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1518740205" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1673951282160599653" xil_pn:start_ts="1518740205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518740205" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3370419188078551350" xil_pn:start_ts="1518740205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518740205" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1518740205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518740205" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7854191110101644963" xil_pn:start_ts="1518740205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518740205" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1518740205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518740205" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5853784055134071956" xil_pn:start_ts="1518740205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518740231" xil_pn:in_ck="-5926778190714880269" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-9072741090093702813" xil_pn:start_ts="1518740225">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="r_file.lso"/>
      <outfile xil_pn:name="r_file.ngc"/>
      <outfile xil_pn:name="r_file.ngr"/>
      <outfile xil_pn:name="r_file.prj"/>
      <outfile xil_pn:name="r_file.stx"/>
      <outfile xil_pn:name="r_file.syr"/>
      <outfile xil_pn:name="r_file.xst"/>
      <outfile xil_pn:name="r_file_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1518741369" xil_pn:in_ck="5429005074060285" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-3219797833581593870" xil_pn:start_ts="1518741369">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518741375" xil_pn:in_ck="-6797942685683836044" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="1071187626811650293" xil_pn:start_ts="1518741369">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="r_file.bld"/>
      <outfile xil_pn:name="r_file.ngd"/>
      <outfile xil_pn:name="r_file_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1518741385" xil_pn:in_ck="-6796411106698571595" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1518741375">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="r_file.pcf"/>
      <outfile xil_pn:name="r_file_map.map"/>
      <outfile xil_pn:name="r_file_map.mrp"/>
      <outfile xil_pn:name="r_file_map.ncd"/>
      <outfile xil_pn:name="r_file_map.ngm"/>
      <outfile xil_pn:name="r_file_map.xrpt"/>
      <outfile xil_pn:name="r_file_summary.xml"/>
      <outfile xil_pn:name="r_file_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1518741398" xil_pn:in_ck="8340733279515094158" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1518741385">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="r_file.ncd"/>
      <outfile xil_pn:name="r_file.pad"/>
      <outfile xil_pn:name="r_file.par"/>
      <outfile xil_pn:name="r_file.ptwx"/>
      <outfile xil_pn:name="r_file.unroutes"/>
      <outfile xil_pn:name="r_file.xpi"/>
      <outfile xil_pn:name="r_file_pad.csv"/>
      <outfile xil_pn:name="r_file_pad.txt"/>
      <outfile xil_pn:name="r_file_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1518741408" xil_pn:in_ck="5429005074052660" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1518741398">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="r_file.bgn"/>
      <outfile xil_pn:name="r_file.bit"/>
      <outfile xil_pn:name="r_file.drc"/>
      <outfile xil_pn:name="r_file.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1518741730" xil_pn:in_ck="5429005074039806" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="2682241697568822907" xil_pn:start_ts="1518741730">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518740305" xil_pn:in_ck="5429005074052660" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="7602279814001713571" xil_pn:start_ts="1518740300">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/par/r_file_timesim.nlf"/>
      <outfile xil_pn:name="netgen/par/r_file_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/r_file_timesim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1518740522" xil_pn:in_ck="-7757708950283234118" xil_pn:name="TRAN_copyPost-ParAbstractToPreSimulation" xil_pn:start_ts="1518740522">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="../src/ut_r_file.vhd"/>
      <outfile xil_pn:name="netgen/par/r_file_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/r_file_timesim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1518740523" xil_pn:in_ck="-6934767273370062619" xil_pn:name="TRAN_MSimulatePostPlace&amp;RouteModel" xil_pn:prop_ck="-234172592454992794" xil_pn:start_ts="1518740522">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="ut_r_file.tdo"/>
    </transform>
    <transform xil_pn:end_ts="1518741398" xil_pn:in_ck="-6998579532753478863" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1518741394">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="r_file.twr"/>
      <outfile xil_pn:name="r_file.twx"/>
    </transform>
    <transform xil_pn:end_ts="1518740255" xil_pn:in_ck="5429005074052791" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="6175090603594802174" xil_pn:start_ts="1518740253">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/r_file_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/r_file_synthesis.vhd"/>
    </transform>
  </transforms>

</generated_project>
