
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.112080                       # Number of seconds simulated
sim_ticks                                112079633283                       # Number of ticks simulated
final_tick                               641717350593                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 148753                       # Simulator instruction rate (inst/s)
host_op_rate                                   188084                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7539662                       # Simulator tick rate (ticks/s)
host_mem_usage                               16898676                       # Number of bytes of host memory used
host_seconds                                 14865.34                       # Real time elapsed on the host
sim_insts                                  2211262433                       # Number of instructions simulated
sim_ops                                    2795932086                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data     11816704                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      4994048                       # Number of bytes read from this memory
system.physmem.bytes_read::total             16813952                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1925248                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1925248                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        92318                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        39016                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                131359                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           15041                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                15041                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12562                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    105431323                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15989                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     44558033                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               150017907                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12562                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15989                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              28551                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          17177501                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               17177501                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          17177501                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12562                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    105431323                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15989                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     44558033                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              167195408                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               268776100                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21374224                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17407885                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1906923                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8410212                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8096216                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2231242                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86569                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    192975904                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120266562                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21374224                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10327458                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25417660                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5674282                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      18573428                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11802340                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1904452                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    240706101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.604413                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.962133                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       215288441     89.44%     89.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2723014      1.13%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2132978      0.89%     91.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2294411      0.95%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1955773      0.81%     93.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1089701      0.45%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          745813      0.31%     93.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1940476      0.81%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12535494      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    240706101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.079524                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.447460                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190705948                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     20880585                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25275089                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       111888                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3732587                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3645059                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6522                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145219422                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51648                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3732587                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190965746                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       17388106                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2365882                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25130780                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1122988                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     144999037                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2474                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        427835                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       561241                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         9707                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    202879755                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    675767883                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    675767883                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34429049                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        32687                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16607                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3608681                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13957272                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7843140                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       291305                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1742419                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144483542                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        32684                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137174420                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        76140                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20030183                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41312694                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          524                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    240706101                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.569883                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.278227                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    182835895     75.96%     75.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24399872     10.14%     86.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12309950      5.11%     91.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7981342      3.32%     94.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6581042      2.73%     97.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2585902      1.07%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3180883      1.32%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       778074      0.32%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        53141      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    240706101                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         961847     75.29%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        146049     11.43%     86.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169567     13.27%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113737585     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2007195      1.46%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13609940      9.92%     94.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7803620      5.69%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137174420                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.510367                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1277463                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009313                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    516408544                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164547134                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133367148                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138451883                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       145028                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1805672                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          725                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       133574                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          557                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3732587                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       16605677                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       321825                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144516226                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          467                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13957272                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7843140                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16604                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        250801                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12537                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          725                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1134127                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1065915                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2200042                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134590239                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13480945                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2584181                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21283804                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19212939                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7802859                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.500752                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133368893                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133367148                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79208877                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213479592                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.496202                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371037                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22061099                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1928100                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    236973514                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.516793                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.368612                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    187249269     79.02%     79.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23290352      9.83%     88.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10802231      4.56%     93.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4818071      2.03%     95.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3649338      1.54%     96.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1539868      0.65%     97.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1536255      0.65%     98.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1101926      0.46%     98.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2986204      1.26%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    236973514                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2986204                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           378514772                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          292787583                       # The number of ROB writes
system.switch_cpus0.timesIdled                2851645                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               28069999                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.687761                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.687761                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.372057                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.372057                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608446990                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      183765855                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      137873241                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               268776100                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23269383                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18865228                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2141007                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9541408                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8818602                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2525253                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       101286                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    201609720                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             129735854                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23269383                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11343855                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28559335                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6527934                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6519907                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12456406                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2138714                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    241048252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.661111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.018989                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       212488917     88.15%     88.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1989580      0.83%     88.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3614467      1.50%     90.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3344458      1.39%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2124476      0.88%     92.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1748172      0.73%     93.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1001497      0.42%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1033424      0.43%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13703261      5.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    241048252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.086575                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.482691                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       199540859                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      8607176                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28490900                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        50247                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4359065                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4039514                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          225                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     159255616                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1282                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4359065                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       200052725                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1483082                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      5938101                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27998919                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1216355                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     159121918                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        213965                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       517710                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    225696534                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    741212830                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    741212830                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    185821779                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        39874755                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36593                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18296                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4456698                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15013603                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7774924                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        88690                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1725645                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         158086648                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36592                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149295386                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       125473                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     23828022                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     50120116                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    241048252                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.619359                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.293792                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    176664869     73.29%     73.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     27257803     11.31%     84.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14655289      6.08%     90.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7434361      3.08%     93.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8853895      3.67%     97.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2867244      1.19%     98.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2686188      1.11%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       473830      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       154773      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    241048252                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         449972     59.60%     59.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        155705     20.62%     80.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       149257     19.77%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125547266     84.09%     84.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2141216      1.43%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18297      0.01%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13838716      9.27%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7749891      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149295386                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.555464                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             754934                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005057                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    540519431                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    181951492                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146071899                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150050320                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       290657                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2899864                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          230                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       100928                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4359065                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1044838                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       125748                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    158123240                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         9295                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15013603                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7774924                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18296                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        107858                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          230                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1144116                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1190572                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2334688                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147145365                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13351818                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2150021                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21101536                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20773023                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7749718                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.547464                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146071938                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146071899                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         84284437                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        234781142                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.543471                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358992                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    108222229                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    133253209                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     24870435                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36592                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2168227                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    236689187                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.562988                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.362659                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    180571190     76.29%     76.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25833783     10.91%     87.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     13400180      5.66%     92.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4305798      1.82%     94.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5913942      2.50%     97.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1987473      0.84%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1145462      0.48%     98.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1015105      0.43%     98.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2516254      1.06%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    236689187                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    108222229                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     133253209                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19787735                       # Number of memory references committed
system.switch_cpus1.commit.loads             12113739                       # Number of loads committed
system.switch_cpus1.commit.membars              18296                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19233691                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        120050858                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2748326                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2516254                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           392296577                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          320606381                       # The number of ROB writes
system.switch_cpus1.timesIdled                3124316                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               27727848                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          108222229                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            133253209                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    108222229                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.483557                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.483557                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.402648                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.402648                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       661821824                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      204411918                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      146969289                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36592                       # number of misc regfile writes
system.l20.replacements                         95142                       # number of replacements
system.l20.tagsinuse                              256                       # Cycle average of tags in use
system.l20.total_refs                            9023                       # Total number of references to valid blocks.
system.l20.sampled_refs                         95398                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.094583                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            8.216750                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.032190                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   247.372689                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             0.378371                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.032097                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000126                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.966300                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.001478                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         3812                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3812                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8000                       # number of Writeback hits
system.l20.Writeback_hits::total                 8000                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         3812                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3812                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         3812                       # number of overall hits
system.l20.overall_hits::total                   3812                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        92318                       # number of ReadReq misses
system.l20.ReadReq_misses::total                92329                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        92318                       # number of demand (read+write) misses
system.l20.demand_misses::total                 92329                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        92318                       # number of overall misses
system.l20.overall_misses::total                92329                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1874542                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  19550940833                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    19552815375                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1874542                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  19550940833                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     19552815375                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1874542                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  19550940833                       # number of overall miss cycles
system.l20.overall_miss_latency::total    19552815375                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96130                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96141                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8000                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8000                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96130                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96141                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96130                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96141                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.960345                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.960350                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.960345                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.960350                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.960345                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.960350                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 170412.909091                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 211778.210457                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 211773.282230                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 170412.909091                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 211778.210457                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 211773.282230                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 170412.909091                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 211778.210457                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 211773.282230                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                7076                       # number of writebacks
system.l20.writebacks::total                     7076                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        92318                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           92329                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        92318                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            92329                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        92318                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           92329                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1215630                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data  14017143811                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total  14018359441                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1215630                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data  14017143811                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  14018359441                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1215630                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data  14017143811                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  14018359441                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.960345                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.960350                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.960345                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.960350                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.960345                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.960350                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 110511.818182                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 151835.436329                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 151830.513067                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 110511.818182                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 151835.436329                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 151830.513067                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 110511.818182                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 151835.436329                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 151830.513067                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         40992                       # number of replacements
system.l21.tagsinuse                              256                       # Cycle average of tags in use
system.l21.total_refs                           10302                       # Total number of references to valid blocks.
system.l21.sampled_refs                         41248                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.249758                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           12.736687                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.062042                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   242.480915                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             0.720355                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.049753                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000242                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.947191                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.002814                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         3195                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3195                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8989                       # number of Writeback hits
system.l21.Writeback_hits::total                 8989                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         3195                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3195                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         3195                       # number of overall hits
system.l21.overall_hits::total                   3195                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        39016                       # number of ReadReq misses
system.l21.ReadReq_misses::total                39030                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        39016                       # number of demand (read+write) misses
system.l21.demand_misses::total                 39030                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        39016                       # number of overall misses
system.l21.overall_misses::total                39030                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2664002                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   7935597762                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     7938261764                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2664002                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   7935597762                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      7938261764                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2664002                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   7935597762                       # number of overall miss cycles
system.l21.overall_miss_latency::total     7938261764                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        42211                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              42225                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8989                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8989                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        42211                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               42225                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        42211                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              42225                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.924309                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.924334                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.924309                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.924334                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.924309                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.924334                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 190285.857143                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 203393.422237                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 203388.720574                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 190285.857143                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 203393.422237                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 203388.720574                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 190285.857143                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 203393.422237                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 203388.720574                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                7965                       # number of writebacks
system.l21.writebacks::total                     7965                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        39016                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           39030                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        39016                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            39030                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        39016                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           39030                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1820298                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5587355426                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5589175724                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1820298                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5587355426                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5589175724                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1820298                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5587355426                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5589175724                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.924309                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.924334                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.924309                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.924334                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.924309                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.924334                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 130021.285714                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143206.772247                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 143202.042634                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 130021.285714                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 143206.772247                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 143202.042634                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 130021.285714                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 143206.772247                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 143202.042634                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               547.992974                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011809979                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   548                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846368.574818                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.992974                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017617                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.878194                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11802329                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11802329                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11802329                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11802329                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11802329                       # number of overall hits
system.cpu0.icache.overall_hits::total       11802329                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2081342                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2081342                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2081342                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2081342                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2081342                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2081342                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11802340                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11802340                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11802340                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11802340                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11802340                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11802340                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 189212.909091                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 189212.909091                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 189212.909091                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 189212.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 189212.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 189212.909091                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1965842                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1965842                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1965842                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1965842                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1965842                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1965842                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 178712.909091                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 178712.909091                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 178712.909091                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 178712.909091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 178712.909091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 178712.909091                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96130                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190965998                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96386                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1981.262818                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.615214                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.384786                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916466                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083534                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10381770                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10381770                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677227                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677227                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16428                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16428                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18058997                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18058997                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18058997                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18058997                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       402569                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       402569                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           85                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       402654                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        402654                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       402654                       # number of overall misses
system.cpu0.dcache.overall_misses::total       402654                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  85630112188                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  85630112188                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     11760787                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     11760787                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  85641872975                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  85641872975                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  85641872975                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  85641872975                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10784339                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10784339                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16428                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16428                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18461651                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18461651                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18461651                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18461651                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037329                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037329                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000011                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021810                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021810                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021810                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021810                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 212709.155916                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 212709.155916                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 138362.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 138362.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 212693.461322                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 212693.461322                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 212693.461322                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 212693.461322                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8000                       # number of writebacks
system.cpu0.dcache.writebacks::total             8000                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       306439                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       306439                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           85                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       306524                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       306524                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       306524                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       306524                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96130                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96130                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96130                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96130                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96130                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96130                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  20569076116                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  20569076116                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  20569076116                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  20569076116                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  20569076116                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  20569076116                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008914                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008914                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005207                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005207                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005207                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005207                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 213971.456528                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 213971.456528                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 213971.456528                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 213971.456528                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 213971.456528                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 213971.456528                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996978                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015504243                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2193313.699784                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996978                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12456391                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12456391                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12456391                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12456391                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12456391                       # number of overall hits
system.cpu1.icache.overall_hits::total       12456391                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3081277                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3081277                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3081277                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3081277                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3081277                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3081277                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12456406                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12456406                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12456406                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12456406                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12456406                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12456406                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 205418.466667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 205418.466667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 205418.466667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 205418.466667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 205418.466667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 205418.466667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2780202                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2780202                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2780202                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2780202                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2780202                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2780202                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 198585.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 198585.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 198585.857143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 198585.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 198585.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 198585.857143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 42211                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169895260                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 42467                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4000.641910                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.044885                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.955115                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910332                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089668                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10031438                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10031438                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7639240                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7639240                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18296                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18296                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18296                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18296                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17670678                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17670678                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17670678                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17670678                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       127095                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       127095                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       127095                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        127095                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       127095                       # number of overall misses
system.cpu1.dcache.overall_misses::total       127095                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  27270419204                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  27270419204                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  27270419204                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  27270419204                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  27270419204                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  27270419204                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10158533                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10158533                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7639240                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7639240                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18296                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18296                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18296                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18296                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17797773                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17797773                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17797773                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17797773                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012511                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012511                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007141                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007141                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007141                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007141                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 214567.207239                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 214567.207239                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 214567.207239                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 214567.207239                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 214567.207239                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 214567.207239                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8989                       # number of writebacks
system.cpu1.dcache.writebacks::total             8989                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        84884                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        84884                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        84884                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        84884                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        84884                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        84884                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        42211                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        42211                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        42211                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        42211                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        42211                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        42211                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8478644065                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8478644065                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8478644065                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8478644065                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8478644065                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8478644065                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004155                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004155                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002372                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002372                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002372                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002372                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 200863.378385                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 200863.378385                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 200863.378385                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 200863.378385                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 200863.378385                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 200863.378385                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
