

================================================================
== Vitis HLS Report for 'main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3'
================================================================
* Date:           Fri Apr 19 10:54:41 2024

* Version:        2023.2.1 (Build 4070103 on Dec 13 2023)
* Project:        ultra96ms2_418
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       29|       29|  0.290 us|  0.290 us|   29|   29|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3  |       27|       27|         2|          1|          1|    27|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.54>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%kw = alloca i32 1" [ultra96ms2_418/utils.cpp:19->ultra96ms2_418/main_func.cpp:40]   --->   Operation 5 'alloca' 'kw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%kh = alloca i32 1" [ultra96ms2_418/utils.cpp:18->ultra96ms2_418/main_func.cpp:40]   --->   Operation 6 'alloca' 'kh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%f = alloca i32 1" [ultra96ms2_418/utils.cpp:17->ultra96ms2_418/main_func.cpp:40]   --->   Operation 8 'alloca' 'f' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten10 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln17_5_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln17_5"   --->   Operation 10 'read' 'sext_ln17_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln17_5_cast = sext i63 %sext_ln17_5_read"   --->   Operation 11 'sext' 'sext_ln17_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %wt, void @empty_13, i32 0, i32 0, void @empty_10, i32 0, i32 1, void @empty_3, void @empty_9, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten10"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln17 = store i2 0, i2 %f" [ultra96ms2_418/utils.cpp:17->ultra96ms2_418/main_func.cpp:40]   --->   Operation 14 'store' 'store_ln17' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.48ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 16 [1/1] (0.48ns)   --->   "%store_ln18 = store i2 0, i2 %kh" [ultra96ms2_418/utils.cpp:18->ultra96ms2_418/main_func.cpp:40]   --->   Operation 16 'store' 'store_ln18' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 17 [1/1] (0.48ns)   --->   "%store_ln19 = store i2 0, i2 %kw" [ultra96ms2_418/utils.cpp:19->ultra96ms2_418/main_func.cpp:40]   --->   Operation 17 'store' 'store_ln19' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i4 %indvar_flatten" [ultra96ms2_418/utils.cpp:18->ultra96ms2_418/main_func.cpp:40]   --->   Operation 19 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten10_load = load i5 %indvar_flatten10" [ultra96ms2_418/utils.cpp:17->ultra96ms2_418/main_func.cpp:40]   --->   Operation 20 'load' 'indvar_flatten10_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %wt"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.87ns)   --->   "%icmp_ln17 = icmp_eq  i5 %indvar_flatten10_load, i5 27" [ultra96ms2_418/utils.cpp:17->ultra96ms2_418/main_func.cpp:40]   --->   Operation 22 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.87ns)   --->   "%add_ln17_1 = add i5 %indvar_flatten10_load, i5 1" [ultra96ms2_418/utils.cpp:17->ultra96ms2_418/main_func.cpp:40]   --->   Operation 23 'add' 'add_ln17_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %for.inc22.i, void %VITIS_LOOP_22_4.i.exitStub" [ultra96ms2_418/utils.cpp:17->ultra96ms2_418/main_func.cpp:40]   --->   Operation 24 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kw_load = load i2 %kw" [ultra96ms2_418/utils.cpp:19->ultra96ms2_418/main_func.cpp:40]   --->   Operation 25 'load' 'kw_load' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%kh_load = load i2 %kh" [ultra96ms2_418/utils.cpp:17->ultra96ms2_418/main_func.cpp:40]   --->   Operation 26 'load' 'kh_load' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%f_load = load i2 %f" [ultra96ms2_418/utils.cpp:17->ultra96ms2_418/main_func.cpp:40]   --->   Operation 27 'load' 'f_load' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%wt_addr = getelementptr i16 %wt, i64 %sext_ln17_5_cast" [ultra96ms2_418/utils.cpp:17->ultra96ms2_418/main_func.cpp:40]   --->   Operation 28 'getelementptr' 'wt_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.62ns)   --->   "%add_ln17 = add i2 %f_load, i2 1" [ultra96ms2_418/utils.cpp:17->ultra96ms2_418/main_func.cpp:40]   --->   Operation 29 'add' 'add_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.86ns)   --->   "%icmp_ln18 = icmp_eq  i4 %indvar_flatten_load, i4 9" [ultra96ms2_418/utils.cpp:18->ultra96ms2_418/main_func.cpp:40]   --->   Operation 30 'icmp' 'icmp_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.26ns)   --->   "%select_ln17 = select i1 %icmp_ln18, i2 0, i2 %kh_load" [ultra96ms2_418/utils.cpp:17->ultra96ms2_418/main_func.cpp:40]   --->   Operation 31 'select' 'select_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node and_ln17)   --->   "%xor_ln17 = xor i1 %icmp_ln18, i1 1" [ultra96ms2_418/utils.cpp:17->ultra96ms2_418/main_func.cpp:40]   --->   Operation 32 'xor' 'xor_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.62ns)   --->   "%icmp_ln19 = icmp_eq  i2 %kw_load, i2 3" [ultra96ms2_418/utils.cpp:19->ultra96ms2_418/main_func.cpp:40]   --->   Operation 33 'icmp' 'icmp_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln17 = and i1 %icmp_ln19, i1 %xor_ln17" [ultra96ms2_418/utils.cpp:17->ultra96ms2_418/main_func.cpp:40]   --->   Operation 34 'and' 'and_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.26ns)   --->   "%select_ln17_1 = select i1 %icmp_ln18, i2 %add_ln17, i2 %f_load" [ultra96ms2_418/utils.cpp:17->ultra96ms2_418/main_func.cpp:40]   --->   Operation 35 'select' 'select_ln17_1' <Predicate = (!icmp_ln17)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.62ns)   --->   "%add_ln18 = add i2 %select_ln17, i2 1" [ultra96ms2_418/utils.cpp:18->ultra96ms2_418/main_func.cpp:40]   --->   Operation 36 'add' 'add_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln18)   --->   "%or_ln18 = or i1 %and_ln17, i1 %icmp_ln18" [ultra96ms2_418/utils.cpp:18->ultra96ms2_418/main_func.cpp:40]   --->   Operation 37 'or' 'or_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln18 = select i1 %or_ln18, i2 0, i2 %kw_load" [ultra96ms2_418/utils.cpp:18->ultra96ms2_418/main_func.cpp:40]   --->   Operation 38 'select' 'select_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.26ns)   --->   "%select_ln18_1 = select i1 %and_ln17, i2 %add_ln18, i2 %select_ln17" [ultra96ms2_418/utils.cpp:18->ultra96ms2_418/main_func.cpp:40]   --->   Operation 39 'select' 'select_ln18_1' <Predicate = (!icmp_ln17)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.03ns)   --->   "%switch_ln20 = switch i2 %select_ln18_1, void %arrayidx18610.i.case.2, i2 0, void %arrayidx18610.i.case.0, i2 1, void %arrayidx18610.i.case.1" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 40 'switch' 'switch_ln20' <Predicate = (!icmp_ln17)> <Delay = 1.03>
ST_1 : Operation 41 [1/1] (1.03ns)   --->   "%switch_ln20 = switch i2 %select_ln18, void %arrayidx18610.i.case.239, i2 0, void %arrayidx18610.i.case.037, i2 1, void %arrayidx18610.i.case.138" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 41 'switch' 'switch_ln20' <Predicate = (!icmp_ln17 & select_ln18_1 == 1)> <Delay = 1.03>
ST_1 : Operation 42 [1/1] (1.03ns)   --->   "%switch_ln20 = switch i2 %select_ln17_1, void %branch17, i2 0, void %branch15, i2 1, void %branch16" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 42 'switch' 'switch_ln20' <Predicate = (!icmp_ln17 & select_ln18_1 == 1 & select_ln18 == 1)> <Delay = 1.03>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.exit36" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 43 'br' 'br_ln20' <Predicate = (!icmp_ln17 & select_ln18_1 == 1 & select_ln18 == 1)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.03ns)   --->   "%switch_ln20 = switch i2 %select_ln17_1, void %branch20, i2 0, void %branch18, i2 1, void %branch19" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 44 'switch' 'switch_ln20' <Predicate = (!icmp_ln17 & select_ln18_1 == 1 & select_ln18 == 0)> <Delay = 1.03>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.exit36" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 45 'br' 'br_ln20' <Predicate = (!icmp_ln17 & select_ln18_1 == 1 & select_ln18 == 0)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.03ns)   --->   "%switch_ln20 = switch i2 %select_ln17_1, void %branch14, i2 0, void %branch12, i2 1, void %branch13" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 46 'switch' 'switch_ln20' <Predicate = (!icmp_ln17 & select_ln18_1 == 1 & select_ln18 != 0 & select_ln18 != 1)> <Delay = 1.03>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.exit36" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 47 'br' 'br_ln20' <Predicate = (!icmp_ln17 & select_ln18_1 == 1 & select_ln18 != 0 & select_ln18 != 1)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.exit" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 48 'br' 'br_ln20' <Predicate = (!icmp_ln17 & select_ln18_1 == 1)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.03ns)   --->   "%switch_ln20 = switch i2 %select_ln18, void %arrayidx18610.i.case.234, i2 0, void %arrayidx18610.i.case.032, i2 1, void %arrayidx18610.i.case.133" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 49 'switch' 'switch_ln20' <Predicate = (!icmp_ln17 & select_ln18_1 == 0)> <Delay = 1.03>
ST_1 : Operation 50 [1/1] (1.03ns)   --->   "%switch_ln20 = switch i2 %select_ln17_1, void %branch26, i2 0, void %branch24, i2 1, void %branch25" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 50 'switch' 'switch_ln20' <Predicate = (!icmp_ln17 & select_ln18_1 == 0 & select_ln18 == 1)> <Delay = 1.03>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.exit31" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 51 'br' 'br_ln20' <Predicate = (!icmp_ln17 & select_ln18_1 == 0 & select_ln18 == 1)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.03ns)   --->   "%switch_ln20 = switch i2 %select_ln17_1, void %branch29, i2 0, void %branch27, i2 1, void %branch28" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 52 'switch' 'switch_ln20' <Predicate = (!icmp_ln17 & select_ln18_1 == 0 & select_ln18 == 0)> <Delay = 1.03>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.exit31" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 53 'br' 'br_ln20' <Predicate = (!icmp_ln17 & select_ln18_1 == 0 & select_ln18 == 0)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.03ns)   --->   "%switch_ln20 = switch i2 %select_ln17_1, void %branch23, i2 0, void %branch21, i2 1, void %branch22" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 54 'switch' 'switch_ln20' <Predicate = (!icmp_ln17 & select_ln18_1 == 0 & select_ln18 != 0 & select_ln18 != 1)> <Delay = 1.03>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.exit31" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 55 'br' 'br_ln20' <Predicate = (!icmp_ln17 & select_ln18_1 == 0 & select_ln18 != 0 & select_ln18 != 1)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.exit" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 56 'br' 'br_ln20' <Predicate = (!icmp_ln17 & select_ln18_1 == 0)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.03ns)   --->   "%switch_ln20 = switch i2 %select_ln18, void %arrayidx18610.i.case.244, i2 0, void %arrayidx18610.i.case.042, i2 1, void %arrayidx18610.i.case.143" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 57 'switch' 'switch_ln20' <Predicate = (!icmp_ln17 & select_ln18_1 != 0 & select_ln18_1 != 1)> <Delay = 1.03>
ST_1 : Operation 58 [1/1] (1.03ns)   --->   "%switch_ln20 = switch i2 %select_ln17_1, void %branch8, i2 0, void %branch6, i2 1, void %branch7" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 58 'switch' 'switch_ln20' <Predicate = (!icmp_ln17 & select_ln18_1 != 0 & select_ln18_1 != 1 & select_ln18 == 1)> <Delay = 1.03>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.exit41" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 59 'br' 'br_ln20' <Predicate = (!icmp_ln17 & select_ln18_1 != 0 & select_ln18_1 != 1 & select_ln18 == 1)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.03ns)   --->   "%switch_ln20 = switch i2 %select_ln17_1, void %branch11, i2 0, void %branch9, i2 1, void %branch10" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 60 'switch' 'switch_ln20' <Predicate = (!icmp_ln17 & select_ln18_1 != 0 & select_ln18_1 != 1 & select_ln18 == 0)> <Delay = 1.03>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.exit41" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 61 'br' 'br_ln20' <Predicate = (!icmp_ln17 & select_ln18_1 != 0 & select_ln18_1 != 1 & select_ln18 == 0)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.03ns)   --->   "%switch_ln20 = switch i2 %select_ln17_1, void %branch5, i2 0, void %branch3, i2 1, void %branch4" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 62 'switch' 'switch_ln20' <Predicate = (!icmp_ln17 & select_ln18_1 != 0 & select_ln18_1 != 1 & select_ln18 != 0 & select_ln18 != 1)> <Delay = 1.03>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.exit41" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 63 'br' 'br_ln20' <Predicate = (!icmp_ln17 & select_ln18_1 != 0 & select_ln18_1 != 1 & select_ln18 != 0 & select_ln18 != 1)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.exit" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 64 'br' 'br_ln20' <Predicate = (!icmp_ln17 & select_ln18_1 != 0 & select_ln18_1 != 1)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.62ns)   --->   "%add_ln19 = add i2 %select_ln18, i2 1" [ultra96ms2_418/utils.cpp:19->ultra96ms2_418/main_func.cpp:40]   --->   Operation 65 'add' 'add_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.86ns)   --->   "%add_ln18_1 = add i4 %indvar_flatten_load, i4 1" [ultra96ms2_418/utils.cpp:18->ultra96ms2_418/main_func.cpp:40]   --->   Operation 66 'add' 'add_ln18_1' <Predicate = (!icmp_ln17)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.45ns)   --->   "%select_ln18_2 = select i1 %icmp_ln18, i4 1, i4 %add_ln18_1" [ultra96ms2_418/utils.cpp:18->ultra96ms2_418/main_func.cpp:40]   --->   Operation 67 'select' 'select_ln18_2' <Predicate = (!icmp_ln17)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.48ns)   --->   "%store_ln17 = store i5 %add_ln17_1, i5 %indvar_flatten10" [ultra96ms2_418/utils.cpp:17->ultra96ms2_418/main_func.cpp:40]   --->   Operation 68 'store' 'store_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.48>
ST_1 : Operation 69 [1/1] (0.48ns)   --->   "%store_ln17 = store i2 %select_ln17_1, i2 %f" [ultra96ms2_418/utils.cpp:17->ultra96ms2_418/main_func.cpp:40]   --->   Operation 69 'store' 'store_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.48>
ST_1 : Operation 70 [1/1] (0.48ns)   --->   "%store_ln18 = store i4 %select_ln18_2, i4 %indvar_flatten" [ultra96ms2_418/utils.cpp:18->ultra96ms2_418/main_func.cpp:40]   --->   Operation 70 'store' 'store_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.48>
ST_1 : Operation 71 [1/1] (0.48ns)   --->   "%store_ln18 = store i2 %select_ln18_1, i2 %kh" [ultra96ms2_418/utils.cpp:18->ultra96ms2_418/main_func.cpp:40]   --->   Operation 71 'store' 'store_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.48>
ST_1 : Operation 72 [1/1] (0.48ns)   --->   "%store_ln19 = store i2 %add_ln19, i2 %kw" [ultra96ms2_418/utils.cpp:19->ultra96ms2_418/main_func.cpp:40]   --->   Operation 72 'store' 'store_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.48>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.inc.i" [ultra96ms2_418/utils.cpp:19->ultra96ms2_418/main_func.cpp:40]   --->   Operation 73 'br' 'br_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 132 'ret' 'ret_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_str"   --->   Operation 74 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 27, i64 27, i64 27"   --->   Operation 75 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%specpipeline_ln19 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_10" [ultra96ms2_418/utils.cpp:19->ultra96ms2_418/main_func.cpp:40]   --->   Operation 76 'specpipeline' 'specpipeline_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (7.30ns)   --->   "%wt_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %wt_addr" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 77 'read' 'wt_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_1_1_1" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 78 'store' 'store_ln20' <Predicate = (select_ln18_1 == 1 & select_ln18 == 1 & select_ln17_1 == 1)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.13859" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 79 'br' 'br_ln20' <Predicate = (select_ln18_1 == 1 & select_ln18 == 1 & select_ln17_1 == 1)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_1_1_0" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 80 'store' 'store_ln20' <Predicate = (select_ln18_1 == 1 & select_ln18 == 1 & select_ln17_1 == 0)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.13859" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 81 'br' 'br_ln20' <Predicate = (select_ln18_1 == 1 & select_ln18 == 1 & select_ln17_1 == 0)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_1_1_2" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 82 'store' 'store_ln20' <Predicate = (select_ln18_1 == 1 & select_ln18 == 1 & select_ln17_1 != 0 & select_ln17_1 != 1)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.13859" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 83 'br' 'br_ln20' <Predicate = (select_ln18_1 == 1 & select_ln18 == 1 & select_ln17_1 != 0 & select_ln17_1 != 1)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_1_0_1" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 84 'store' 'store_ln20' <Predicate = (select_ln18_1 == 1 & select_ln18 == 0 & select_ln17_1 == 1)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.03768" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 85 'br' 'br_ln20' <Predicate = (select_ln18_1 == 1 & select_ln18 == 0 & select_ln17_1 == 1)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_1_0_0" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 86 'store' 'store_ln20' <Predicate = (select_ln18_1 == 1 & select_ln18 == 0 & select_ln17_1 == 0)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.03768" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 87 'br' 'br_ln20' <Predicate = (select_ln18_1 == 1 & select_ln18 == 0 & select_ln17_1 == 0)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_1_0_2" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 88 'store' 'store_ln20' <Predicate = (select_ln18_1 == 1 & select_ln18 == 0 & select_ln17_1 != 0 & select_ln17_1 != 1)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.03768" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 89 'br' 'br_ln20' <Predicate = (select_ln18_1 == 1 & select_ln18 == 0 & select_ln17_1 != 0 & select_ln17_1 != 1)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_1_2_1" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 90 'store' 'store_ln20' <Predicate = (select_ln18_1 == 1 & select_ln18 != 0 & select_ln18 != 1 & select_ln17_1 == 1)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.23950" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 91 'br' 'br_ln20' <Predicate = (select_ln18_1 == 1 & select_ln18 != 0 & select_ln18 != 1 & select_ln17_1 == 1)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_1_2_0" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 92 'store' 'store_ln20' <Predicate = (select_ln18_1 == 1 & select_ln18 != 0 & select_ln18 != 1 & select_ln17_1 == 0)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.23950" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 93 'br' 'br_ln20' <Predicate = (select_ln18_1 == 1 & select_ln18 != 0 & select_ln18 != 1 & select_ln17_1 == 0)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_1_2_2" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 94 'store' 'store_ln20' <Predicate = (select_ln18_1 == 1 & select_ln18 != 0 & select_ln18 != 1 & select_ln17_1 != 0 & select_ln17_1 != 1)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.23950" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 95 'br' 'br_ln20' <Predicate = (select_ln18_1 == 1 & select_ln18 != 0 & select_ln18 != 1 & select_ln17_1 != 0 & select_ln17_1 != 1)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_0_1_1" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 96 'store' 'store_ln20' <Predicate = (select_ln18_1 == 0 & select_ln18 == 1 & select_ln17_1 == 1)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.13386" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 97 'br' 'br_ln20' <Predicate = (select_ln18_1 == 0 & select_ln18 == 1 & select_ln17_1 == 1)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_0_1_0" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 98 'store' 'store_ln20' <Predicate = (select_ln18_1 == 0 & select_ln18 == 1 & select_ln17_1 == 0)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.13386" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 99 'br' 'br_ln20' <Predicate = (select_ln18_1 == 0 & select_ln18 == 1 & select_ln17_1 == 0)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_0_1_2" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 100 'store' 'store_ln20' <Predicate = (select_ln18_1 == 0 & select_ln18 == 1 & select_ln17_1 != 0 & select_ln17_1 != 1)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.13386" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 101 'br' 'br_ln20' <Predicate = (select_ln18_1 == 0 & select_ln18 == 1 & select_ln17_1 != 0 & select_ln17_1 != 1)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_0_0_1" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 102 'store' 'store_ln20' <Predicate = (select_ln18_1 == 0 & select_ln18 == 0 & select_ln17_1 == 1)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.03295" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 103 'br' 'br_ln20' <Predicate = (select_ln18_1 == 0 & select_ln18 == 0 & select_ln17_1 == 1)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_0_0_0" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 104 'store' 'store_ln20' <Predicate = (select_ln18_1 == 0 & select_ln18 == 0 & select_ln17_1 == 0)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.03295" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 105 'br' 'br_ln20' <Predicate = (select_ln18_1 == 0 & select_ln18 == 0 & select_ln17_1 == 0)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_0_0_2" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 106 'store' 'store_ln20' <Predicate = (select_ln18_1 == 0 & select_ln18 == 0 & select_ln17_1 != 0 & select_ln17_1 != 1)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.03295" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 107 'br' 'br_ln20' <Predicate = (select_ln18_1 == 0 & select_ln18 == 0 & select_ln17_1 != 0 & select_ln17_1 != 1)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_0_2_1" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 108 'store' 'store_ln20' <Predicate = (select_ln18_1 == 0 & select_ln18 != 0 & select_ln18 != 1 & select_ln17_1 == 1)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.23477" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 109 'br' 'br_ln20' <Predicate = (select_ln18_1 == 0 & select_ln18 != 0 & select_ln18 != 1 & select_ln17_1 == 1)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_0_2_0" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 110 'store' 'store_ln20' <Predicate = (select_ln18_1 == 0 & select_ln18 != 0 & select_ln18 != 1 & select_ln17_1 == 0)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.23477" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 111 'br' 'br_ln20' <Predicate = (select_ln18_1 == 0 & select_ln18 != 0 & select_ln18 != 1 & select_ln17_1 == 0)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_0_2_2" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 112 'store' 'store_ln20' <Predicate = (select_ln18_1 == 0 & select_ln18 != 0 & select_ln18 != 1 & select_ln17_1 != 0 & select_ln17_1 != 1)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.23477" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 113 'br' 'br_ln20' <Predicate = (select_ln18_1 == 0 & select_ln18 != 0 & select_ln18 != 1 & select_ln17_1 != 0 & select_ln17_1 != 1)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_2_1_1" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 114 'store' 'store_ln20' <Predicate = (select_ln18_1 != 0 & select_ln18_1 != 1 & select_ln18 == 1 & select_ln17_1 == 1)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.14332" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 115 'br' 'br_ln20' <Predicate = (select_ln18_1 != 0 & select_ln18_1 != 1 & select_ln18 == 1 & select_ln17_1 == 1)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_2_1_0" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 116 'store' 'store_ln20' <Predicate = (select_ln18_1 != 0 & select_ln18_1 != 1 & select_ln18 == 1 & select_ln17_1 == 0)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.14332" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 117 'br' 'br_ln20' <Predicate = (select_ln18_1 != 0 & select_ln18_1 != 1 & select_ln18 == 1 & select_ln17_1 == 0)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_2_1_2" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 118 'store' 'store_ln20' <Predicate = (select_ln18_1 != 0 & select_ln18_1 != 1 & select_ln18 == 1 & select_ln17_1 != 0 & select_ln17_1 != 1)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.14332" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 119 'br' 'br_ln20' <Predicate = (select_ln18_1 != 0 & select_ln18_1 != 1 & select_ln18 == 1 & select_ln17_1 != 0 & select_ln17_1 != 1)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_2_0_1" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 120 'store' 'store_ln20' <Predicate = (select_ln18_1 != 0 & select_ln18_1 != 1 & select_ln18 == 0 & select_ln17_1 == 1)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.04241" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 121 'br' 'br_ln20' <Predicate = (select_ln18_1 != 0 & select_ln18_1 != 1 & select_ln18 == 0 & select_ln17_1 == 1)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_2_0_0" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 122 'store' 'store_ln20' <Predicate = (select_ln18_1 != 0 & select_ln18_1 != 1 & select_ln18 == 0 & select_ln17_1 == 0)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.04241" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 123 'br' 'br_ln20' <Predicate = (select_ln18_1 != 0 & select_ln18_1 != 1 & select_ln18 == 0 & select_ln17_1 == 0)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_2_0_2" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 124 'store' 'store_ln20' <Predicate = (select_ln18_1 != 0 & select_ln18_1 != 1 & select_ln18 == 0 & select_ln17_1 != 0 & select_ln17_1 != 1)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.04241" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 125 'br' 'br_ln20' <Predicate = (select_ln18_1 != 0 & select_ln18_1 != 1 & select_ln18 == 0 & select_ln17_1 != 0 & select_ln17_1 != 1)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_2_2_1" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 126 'store' 'store_ln20' <Predicate = (select_ln18_1 != 0 & select_ln18_1 != 1 & select_ln18 != 0 & select_ln18 != 1 & select_ln17_1 == 1)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.24423" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 127 'br' 'br_ln20' <Predicate = (select_ln18_1 != 0 & select_ln18_1 != 1 & select_ln18 != 0 & select_ln18 != 1 & select_ln17_1 == 1)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_2_2_0" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 128 'store' 'store_ln20' <Predicate = (select_ln18_1 != 0 & select_ln18_1 != 1 & select_ln18 != 0 & select_ln18 != 1 & select_ln17_1 == 0)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.24423" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 129 'br' 'br_ln20' <Predicate = (select_ln18_1 != 0 & select_ln18_1 != 1 & select_ln18 != 0 & select_ln18 != 1 & select_ln17_1 == 0)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_2_2_2" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 130 'store' 'store_ln20' <Predicate = (select_ln18_1 != 0 & select_ln18_1 != 1 & select_ln18 != 0 & select_ln18 != 1 & select_ln17_1 != 0 & select_ln17_1 != 1)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.24423" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 131 'br' 'br_ln20' <Predicate = (select_ln18_1 != 0 & select_ln18_1 != 1 & select_ln18 != 0 & select_ln18 != 1 & select_ln17_1 != 0 & select_ln17_1 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.547ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [40]  (0.489 ns)
	'load' operation 4 bit ('indvar_flatten_load', ultra96ms2_418/utils.cpp:18->ultra96ms2_418/main_func.cpp:40) on local variable 'indvar_flatten' [45]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln18', ultra96ms2_418/utils.cpp:18->ultra96ms2_418/main_func.cpp:40) [59]  (0.868 ns)
	'select' operation 2 bit ('select_ln17', ultra96ms2_418/utils.cpp:17->ultra96ms2_418/main_func.cpp:40) [60]  (0.264 ns)
	'add' operation 2 bit ('add_ln18', ultra96ms2_418/utils.cpp:18->ultra96ms2_418/main_func.cpp:40) [65]  (0.625 ns)
	'select' operation 2 bit ('select_ln18_1', ultra96ms2_418/utils.cpp:18->ultra96ms2_418/main_func.cpp:40) [68]  (0.264 ns)
	blocking operation 1.03662 ns on control path)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus read operation ('wt_addr_read', ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40) on port 'wt' (ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40) [70]  (7.300 ns)
	'store' operation 0 bit ('store_ln20', ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40) of variable 'wt_addr_read', ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40 on static variable 'weight_buf3x3_1_1_2' [83]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
