	; Module start
	.compiler_version	"TASKING VX-toolset for TriCore: C compiler v6.3r1 Build 19041558 SN 09003382"
	.compiler_invocation	"ctc --dep-file=0_Src\\0_AppSw\\Tricore\\rt-thread\\src\\.cpu.o.d --fp-model=c,l,f,z,n,r,S,T -D__CPU__=tc39x -D__CPU_TC39X__ --core=tc1.6.2 --iso=99 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Config\\Common -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread\\libcpu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\UART -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\Main -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread\\include -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread\\include\\libc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread\\libcpu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread\\src -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Asc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Config -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Config\\Common -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\Main -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\_Utilities -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\If -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\If\\Ccu6If -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\StdIf -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Bsp -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Comm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\General -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Math -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Time -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore\\Compilers -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\2_CDrv -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Build -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Impl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib\\DataHandling -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib\\InternalMux -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_PinMap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Reg -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Asc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Lin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Spi -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\Icu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\PwmBc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\PwmHl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\TimerWithTrigger -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\TPwm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Convctrl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Convctrl\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\CStart -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Irq -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Trap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dma -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dma\\Dma -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dma\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dts -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dts\\Dts -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dts\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu\\BFlashSpansion -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu\\BFlashSt -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu\\Dram -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu\\Sram -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Edsadc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Edsadc\\Edsadc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Edsadc\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Emem -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Emem\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Eray -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Eray\\Eray -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Eray\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Evadc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Evadc\\Adc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Evadc\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Fce -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Fce\\Crc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Fce\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Flash -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Flash\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth\\Eth -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gpt12 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gpt12\\IncrEnc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gpt12\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Atom -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Atom\\Dtm_PwmHl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Atom\\Pwm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Atom\\PwmHl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Atom\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tim -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tim\\In -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tim\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tom -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tom\\Dtm_PwmHl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tom\\Pwm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tom\\PwmHl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tom\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Trig -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hspdm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hspdm\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hssl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hssl\\Hssl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hssl\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\I2c -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\I2c\\I2c -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\I2c\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Iom -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Iom\\Driver -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Iom\\Iom -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Iom\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Msc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Msc\\Msc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Msc\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Mtu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Mtu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Pms -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Pms\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port\\Io -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5\\Psi5 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5s -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5s\\Psi5s -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5s\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Qspi -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Qspi\\SpiMaster -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Qspi\\SpiSlave -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Qspi\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Rif -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Rif\\Rif -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Rif\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Scu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Scu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sdmmc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sdmmc\\Emmc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sdmmc\\Sd -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sdmmc\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sent -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sent\\Sent -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sent\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Smu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Smu\\Smu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Smu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Spu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Spu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Src -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Src\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Lin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Spi -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth\\Eth -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Scu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Build -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Impl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_PinMap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Reg -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Config -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Config\\Common -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\Main -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\_Utilities -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\If -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\If\\Ccu6If -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\StdIf -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Bsp -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Comm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\General -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Math -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Time -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore\\Compilers -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\2_CDrv -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Build -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Impl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib\\DataHandling -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib\\InternalMux -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_PinMap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Reg -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Convctrl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\CStart -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Irq -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Trap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dma -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dts -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Edsadc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Emem -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Eray -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Evadc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Fce -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Flash -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gpt12 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hssl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\I2c -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Iom -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Msc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Mtu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Pms -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port\\Io -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5s -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Qspi -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Scu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sent -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Smu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Src -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Src\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\Main -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\If -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\StdIf -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore\\Compilers -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Impl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_PinMap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Reg -g2 --make-target=0_Src\\0_AppSw\\Tricore\\rt-thread\\src\\cpu.o -t4 --language=-gcc,-volatile,+strings,-kanji --default-near-size=8 -O2 --default-a1-size=0 --default-a0-size=0 --source --align=0 --compact-max-size=200 --switch=auto --error-limit=42 -o 0_Src\\0_AppSw\\Tricore\\rt-thread\\src\\cpu.src ..\\0_Src\\0_AppSw\\Tricore\\rt-thread\\src\\cpu.c"
	.compiler_name		"ctc"
	;source	'..\\0_Src\\0_AppSw\\Tricore\\rt-thread\\src\\cpu.c'

	
$TC162
	
	.sdecl	'.debug_info',debug
	.sect	'.debug_info'
.L3:
	.word	847
	.half	3
	.word	.L4
	.byte	4
.L2:
	.byte	1
	.byte	'..\\0_Src\\0_AppSw\\Tricore\\rt-thread\\src\\cpu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L5
	.byte	2
	.byte	'int',0,4,5,3
	.word	167
	.byte	4
	.byte	'__c11_atomic_thread_fence',0,1,1,1,1,5
	.word	174
	.byte	0,2
	.byte	'unsigned int',0,4,7,6
	.word	216
	.byte	7
	.word	216
	.byte	8
	.byte	'__cmpswapw',0
	.word	232
	.byte	1,1,1,1,9
	.byte	'p',0
	.word	237
	.byte	9
	.byte	'value',0
	.word	216
	.byte	9
	.byte	'compare',0
	.word	216
	.byte	0,10
	.byte	'__size_t',0,1,1,1
	.word	216
	.byte	11,1,7
	.word	311
	.byte	10
	.byte	'__codeptr',0,1,1,1
	.word	313
	.byte	10
	.byte	'__intptr_t',0,1,1,1
	.word	167
	.byte	10
	.byte	'__uintptr_t',0,1,1,1
	.word	216
	.byte	2
	.byte	'unsigned char',0,1,8,10
	.byte	'rt_uint8_t',0,2,69,41
	.word	375
	.byte	2
	.byte	'unsigned short int',0,2,7,10
	.byte	'rt_uint16_t',0,2,70,41
	.word	411
	.byte	10
	.byte	'rt_uint32_t',0,2,71,41
	.word	216
	.byte	2
	.byte	'long int',0,4,5,10
	.byte	'rt_base_t',0,2,83,41
	.word	473
	.byte	2
	.byte	'unsigned long int',0,4,7,10
	.byte	'rt_ubase_t',0,2,84,41
	.word	503
	.byte	10
	.byte	'rt_err_t',0,2,86,41
	.word	473
	.byte	10
	.byte	'rt_tick_t',0,2,88,41
	.word	216
	.byte	10
	.byte	'rt_size_t',0,2,90,41
	.word	503
	.byte	7
	.word	.L6-.L3
.L6:
	.byte	12
	.byte	'rt_list_node',0,2,229,2,8,8,13
	.byte	'next',0
	.word	596
	.byte	4,2,35,0,13
	.byte	'prev',0
	.word	596
	.byte	4,2,35,4,0,10
	.byte	'rt_list_t',0,2,234,2,29
	.word	601
	.byte	7
	.word	.L7-.L3
.L7:
	.byte	12
	.byte	'rt_slist_node',0,2,239,2,8,4,13
	.byte	'next',0
	.word	668
	.byte	4,2,35,0,0,10
	.byte	'rt_slist_t',0,2,243,2,30
	.word	673
	.byte	10
	.byte	'uint16_t',0,3,246,1,41
	.word	411
	.byte	10
	.byte	'uint32_t',0,3,254,1,41
	.word	216
	.byte	10
	.byte	'time_t',0,4,44,25
	.word	503
	.byte	10
	.byte	'fd_mask',0,5,39,17
	.word	473
	.byte	14
	.byte	'void',0,7
	.word	795
	.byte	15,1,1,5
	.word	167
	.byte	5
	.word	801
	.byte	0,7
	.word	806
	.byte	10
	.byte	'rt_isr_handler_t',0,6,73,16
	.word	820
	.byte	0
	.sdecl	'.debug_abbrev',debug
	.sect	'.debug_abbrev'
.L4:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,16,6,0,0,2,36,0,3,8,11,15,62,15,0,0,3,38,0,73,19,0,0,4,46,1,3,8,54
	.byte	15,39,12,63,12,60,12,0,0,5,5,0,73,19,0,0,6,53,0,73,19,0,0,7,15,0,73,19,0,0,8,46,1,3,8,73,19,54,15,39,12
	.byte	63,12,60,12,0,0,9,5,0,3,8,73,19,0,0,10,22,0,3,8,58,15,59,15,57,15,73,19,0,0,11,21,0,54,15,0,0,12,19,1
	.byte	3,8,58,15,59,15,57,15,11,15,0,0,13,13,0,3,8,73,19,11,15,56,9,0,0,14,59,0,3,8,0,0,15,21,1,54,15,39,12,0
	.byte	0,0
	.sdecl	'.debug_line',debug
	.sect	'.debug_line'
.L5:
	.word	.L9-.L8
.L8:
	.half	3
	.word	.L11-.L10
.L10:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread\\include',0
	.byte	'D:\\App\\Tasking6_3_Install\\ctc\\include\\',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread\\include\\libc',0
	.byte	0
	.byte	'..\\0_Src\\0_AppSw\\Tricore\\rt-thread\\src\\cpu.c',0,0,0,0
	.byte	'rtdef.h',0,1,0,0
	.byte	'stdint.h',0,2,0,0
	.byte	'time.h',0,2,0,0
	.byte	'libc_fdset.h',0,3,0,0
	.byte	'rthw.h',0,1,0,0,0
.L11:
.L9:

; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	     1  /*
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	     2   * Copyright (c) 2006-2021, RT-Thread Development Team
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	     3   *
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	     4   * SPDX-License-Identifier: Apache-2.0
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	     5   *
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	     6   * Change Logs:
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	     7   * Date           Author       Notes
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	     8   * 2018-10-30     Bernard      The first version
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	     9   */
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    10  #include <rthw.h>
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    11  #include <rtthread.h>
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    12  
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    13  #ifdef RT_USING_SMP
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    14  static struct rt_cpu rt_cpus[RT_CPUS_NR];
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    15  rt_hw_spinlock_t _cpus_lock;
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    16  
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    17  /*
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    18   * disable scheduler
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    19   */
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    20  static void rt_preempt_disable(void)
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    21  {
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    22      register rt_base_t level;
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    23      struct rt_thread *current_thread;
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    24  
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    25      /* disable interrupt */
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    26      level = rt_hw_local_irq_disable();
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    27  
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    28      current_thread = rt_thread_self();
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    29      if (!current_thread)
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    30      {
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    31          rt_hw_local_irq_enable(level);
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    32          return;
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    33      }
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    34  
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    35      /* lock scheduler for local cpu */
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    36      current_thread->scheduler_lock_nest ++;
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    37  
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    38      /* enable interrupt */
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    39      rt_hw_local_irq_enable(level);
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    40  }
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    41  
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    42  /*
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    43   * enable scheduler
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    44   */
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    45  static void rt_preempt_enable(void)
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    46  {
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    47      register rt_base_t level;
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    48      struct rt_thread *current_thread;
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    49  
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    50      /* disable interrupt */
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    51      level = rt_hw_local_irq_disable();
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    52  
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    53      current_thread = rt_thread_self();
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    54      if (!current_thread)
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    55      {
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    56          rt_hw_local_irq_enable(level);
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    57          return;
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    58      }
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    59  
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    60      /* unlock scheduler for local cpu */
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    61      current_thread->scheduler_lock_nest --;
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    62  
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    63      rt_schedule();
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    64      /* enable interrupt */
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    65      rt_hw_local_irq_enable(level);
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    66  }
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    67  
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    68  void rt_spin_lock_init(struct rt_spinlock *lock)
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    69  {
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    70      rt_hw_spin_lock_init(&lock->lock);
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    71  }
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    72  RTM_EXPORT(rt_spin_lock_init)
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    73  
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    74  void rt_spin_lock(struct rt_spinlock *lock)
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    75  {
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    76      rt_preempt_disable();
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    77      rt_hw_spin_lock(&lock->lock);
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    78  }
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    79  RTM_EXPORT(rt_spin_lock)
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    80  
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    81  void rt_spin_unlock(struct rt_spinlock *lock)
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    82  {
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    83      rt_hw_spin_unlock(&lock->lock);
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    84      rt_preempt_enable();
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    85  }
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    86  RTM_EXPORT(rt_spin_unlock)
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    87  
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    88  rt_base_t rt_spin_lock_irqsave(struct rt_spinlock *lock)
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    89  {
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    90      unsigned long level;
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    91  
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    92      rt_preempt_disable();
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    93  
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    94      level = rt_hw_local_irq_disable();
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    95      rt_hw_spin_lock(&lock->lock);
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    96  
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    97      return level;
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    98  }
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	    99  RTM_EXPORT(rt_spin_lock_irqsave)
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   100  
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   101  void rt_spin_unlock_irqrestore(struct rt_spinlock *lock, rt_base_t level)
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   102  {
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   103      rt_hw_spin_unlock(&lock->lock);
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   104      rt_hw_local_irq_enable(level);
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   105  
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   106      rt_preempt_enable();
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   107  }
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   108  RTM_EXPORT(rt_spin_unlock_irqrestore)
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   109  
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   110  /**
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   111   * This fucntion will return current cpu.
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   112   */
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   113  struct rt_cpu *rt_cpu_self(void)
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   114  {
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   115      return &rt_cpus[rt_hw_cpu_id()];
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   116  }
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   117  
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   118  struct rt_cpu *rt_cpu_index(int index)
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   119  {
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   120      return &rt_cpus[index];
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   121  }
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   122  
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   123  /**
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   124   * This function will lock all cpus's scheduler and disable local irq.
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   125   */
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   126  rt_base_t rt_cpus_lock(void)
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   127  {
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   128      rt_base_t level;
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   129      struct rt_cpu* pcpu;
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   130  
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   131      level = rt_hw_local_irq_disable();
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   132  
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   133      pcpu = rt_cpu_self();
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   134      if (pcpu->current_thread != RT_NULL)
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   135      {
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   136          register rt_ubase_t lock_nest = pcpu->current_thread->cpus_lock_nest;
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   137  
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   138          pcpu->current_thread->cpus_lock_nest++;
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   139          if (lock_nest == 0)
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   140          {
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   141              pcpu->current_thread->scheduler_lock_nest++;
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   142              rt_hw_spin_lock(&_cpus_lock);
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   143          }
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   144      }
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   145  
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   146      return level;
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   147  }
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   148  RTM_EXPORT(rt_cpus_lock);
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   149  
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   150  /**
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   151   * This function will restore all cpus's scheduler and restore local irq.
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   152   */
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   153  void rt_cpus_unlock(rt_base_t level)
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   154  {
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   155      struct rt_cpu* pcpu = rt_cpu_self();
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   156  
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   157      if (pcpu->current_thread != RT_NULL)
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   158      {
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   159          pcpu->current_thread->cpus_lock_nest--;
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   160  
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   161          if (pcpu->current_thread->cpus_lock_nest == 0)
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   162          {
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   163              pcpu->current_thread->scheduler_lock_nest--;
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   164              rt_hw_spin_unlock(&_cpus_lock);
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   165          }
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   166      }
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   167      rt_hw_local_irq_enable(level);
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   168  }
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   169  RTM_EXPORT(rt_cpus_unlock);
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   170  
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   171  /**
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   172   * This function is invoked by scheduler.
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   173   * It will restore the lock state to whatever the thread's counter expects.
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   174   * If target thread not locked the cpus then unlock the cpus lock.
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   175   */
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   176  void rt_cpus_lock_status_restore(struct rt_thread *thread)
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   177  {
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   178      struct rt_cpu* pcpu = rt_cpu_self();
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   179  
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   180      pcpu->current_thread = thread;
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   181      if (!thread->cpus_lock_nest)
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   182      {
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   183          rt_hw_spin_unlock(&_cpus_lock);
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   184      }
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   185  }
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   186  RTM_EXPORT(rt_cpus_lock_status_restore);
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   187  
; ..\0_Src\0_AppSw\Tricore\rt-thread\src\cpu.c	   188  #endif

	; Module end
