@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\hdl\power_on_reset_delay.vhd":46:8:46:9|User-specified initial value defined for instance Power_On_Reset_Delay_0.delay_counter[13:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\hdl\sigma_delta_lvds_adc.vhd":111:8:111:9|User-specified initial value defined for instance Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.sample_counter[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\hdl\timer.vhd":47:12:47:13|User-specified initial value defined for instance Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.Sample_CLK_timer.counter[1:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\hdl\timer.vhd":47:12:47:13|User-specified initial value defined for instance Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.Sample_CLK_timer.timer_clock_out_sig is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\hdl\pixelbar_creator.vhd":134:2:134:3|User-specified initial value defined for instance Pixelbar_Creator_0.pixel_array_sig[7:0] is being ignored due to limitations in architecture. 
@W: MT246 :"c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\component\work\fccc_c1\fccc_c1_0\fccc_c1_fccc_c1_0_fccc.vhd":110:4:110:11|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FCCC_C1_0.FCCC_C1_0.GL0_net.
@W: MT420 |Found inferred clock timer|timer_clock_out_sig_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Sigma_Delta_system_0.Sigma_Delta_LVDS_ADC_0.Sample_CLK_timer.sample_CLK.
