

================================================================
== Vivado HLS Report for 'matrix_multiply_alt2'
================================================================
* Date:           Wed Dec 19 00:31:23 2018

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        proj_matrix_multiply
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k70tfbv676-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     4.123|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   44|   44|   44|   44|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- a_col_loop_a_row_loop_b_col_loop  |   42|   42|        17|          1|          1|    27|    yes   |
        +------------------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	19  / (exitcond_flatten1)
	3  / (!exitcond_flatten1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	2  / true
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 20 [1/1] (1.09ns)   --->   "%sum_mult = alloca [9 x float], align 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:312]   --->   Operation 20 'alloca' 'sum_mult' <Predicate = true> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 21 [1/1] (0.83ns)   --->   "br label %1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:318]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.83>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i5 [ 0, %0 ], [ %indvar_flatten_next1, %ifBlock ]"   --->   Operation 22 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%Col_assign_2 = phi i2 [ 0, %0 ], [ %tmp_i_i_mid2_v, %ifBlock ]" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324]   --->   Operation 23 'phi' 'Col_assign_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %0 ], [ %indvar_flatten_next, %ifBlock ]"   --->   Operation 24 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%Row_assign = phi i2 [ 0, %0 ], [ %tmp_11_mid2, %ifBlock ]" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:332]   --->   Operation 25 'phi' 'Row_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%Col_assign = phi i2 [ 0, %0 ], [ %c, %ifBlock ]"   --->   Operation 26 'phi' 'Col_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.82ns)   --->   "%exitcond_flatten1 = icmp eq i5 %indvar_flatten1, -5"   --->   Operation 27 'icmp' 'exitcond_flatten1' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 27, i64 27, i64 27)"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.04ns)   --->   "%indvar_flatten_next1 = add i5 %indvar_flatten1, 1"   --->   Operation 29 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 1.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten1, label %7, label %.reset7"   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.80ns)   --->   "%k = add i2 %Col_assign_2, 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:318]   --->   Operation 31 'add' 'k' <Predicate = (!exitcond_flatten1)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.81ns)   --->   "%exitcond_flatten = icmp eq i4 %indvar_flatten, -7"   --->   Operation 32 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten1)> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.46ns)   --->   "%Row_assign_mid = select i1 %exitcond_flatten, i2 0, i2 %Row_assign" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:332]   --->   Operation 33 'select' 'Row_assign_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.47ns)   --->   "%tmp_mid1 = icmp eq i2 %k, 0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:330]   --->   Operation 34 'icmp' 'tmp_mid1' <Predicate = (!exitcond_flatten1)> <Delay = 0.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.47ns)   --->   "%tmp3 = icmp eq i2 %Col_assign_2, 0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:330]   --->   Operation 35 'icmp' 'tmp3' <Predicate = (!exitcond_flatten1)> <Delay = 0.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.46ns)   --->   "%tmp_mid2 = select i1 %exitcond_flatten, i1 %tmp_mid1, i1 %tmp3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:330]   --->   Operation 36 'select' 'tmp_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.47ns)   --->   "%tmp_mid1_12 = icmp eq i2 %k, -2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:333]   --->   Operation 37 'icmp' 'tmp_mid1_12' <Predicate = (!exitcond_flatten1)> <Delay = 0.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.47ns)   --->   "%tmp_2 = icmp eq i2 %Col_assign_2, -2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:333]   --->   Operation 38 'icmp' 'tmp_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.46ns)   --->   "%tmp_mid2_13 = select i1 %exitcond_flatten, i1 %tmp_mid1_12, i1 %tmp_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:333]   --->   Operation 39 'select' 'tmp_mid2_13' <Predicate = (!exitcond_flatten1)> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.46ns)   --->   "%tmp_i_i_mid2_v = select i1 %exitcond_flatten, i2 %k, i2 %Col_assign_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324]   --->   Operation 40 'select' 'tmp_i_i_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node exitcond_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten, true" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:320]   --->   Operation 41 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.47ns)   --->   "%exitcond = icmp eq i2 %Col_assign, -1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:320]   --->   Operation 42 'icmp' 'exitcond' <Predicate = (!exitcond_flatten1)> <Delay = 0.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.45ns) (out node of the LUT)   --->   "%exitcond_mid = and i1 %exitcond, %not_exitcond_flatten" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:320]   --->   Operation 43 'and' 'exitcond_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.45> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.80ns)   --->   "%r = add i2 %Row_assign_mid, 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:319]   --->   Operation 44 'add' 'r' <Predicate = (!exitcond_flatten1)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node Col_assign_mid2)   --->   "%tmp_18 = or i1 %exitcond_mid, %exitcond_flatten" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:320]   --->   Operation 45 'or' 'tmp_18' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.46ns) (out node of the LUT)   --->   "%Col_assign_mid2 = select i1 %tmp_18, i2 0, i2 %Col_assign" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:320]   --->   Operation 46 'select' 'Col_assign_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.46ns)   --->   "%tmp_11_mid2 = select i1 %exitcond_mid, i2 %r, i2 %Row_assign_mid" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:332]   --->   Operation 47 'select' 'tmp_11_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %tmp_mid2, label %2, label %3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:330]   --->   Operation 48 'br' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %tmp_mid2_13, label %4, label %5" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:333]   --->   Operation 49 'br' <Predicate = (!exitcond_flatten1 & !tmp_mid2)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.80ns)   --->   "%c = add i2 %Col_assign_mid2, 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:320]   --->   Operation 50 'add' 'c' <Predicate = (!exitcond_flatten1)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.96ns)   --->   "%indvar_flatten_op = add i4 %indvar_flatten, 1"   --->   Operation 51 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten1)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.48ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i4 1, i4 %indvar_flatten_op"   --->   Operation 52 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten1)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.10>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_i_i_mid2_cast = zext i2 %tmp_i_i_mid2_v to i5" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324]   --->   Operation 53 'zext' 'tmp_i_i_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_s = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_i_i_mid2_v, i2 0)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324]   --->   Operation 54 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i4 %tmp_s to i5" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325]   --->   Operation 55 'zext' 'p_shl1_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_17 = sub i5 %p_shl1_cast, %tmp_i_i_mid2_cast" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325]   --->   Operation 56 'sub' 'tmp_17' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_11_mid2_cast = zext i2 %tmp_11_mid2 to i5" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:332]   --->   Operation 57 'zext' 'tmp_11_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_11_mid2, i2 0)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:332]   --->   Operation 58 'bitconcatenate' 'tmp' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i4 %tmp to i5" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324]   --->   Operation 59 'zext' 'p_shl_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.96ns)   --->   "%tmp_19 = sub i5 %p_shl_cast, %tmp_11_mid2_cast" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324]   --->   Operation 60 'sub' 'tmp_19' <Predicate = (!exitcond_flatten1)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (1.04ns)   --->   "%tmp_20 = add i5 %tmp_i_i_mid2_cast, %tmp_19" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324]   --->   Operation 61 'add' 'tmp_20' <Predicate = (!exitcond_flatten1)> <Delay = 1.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_28_cast = zext i5 %tmp_20 to i64" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324]   --->   Operation 62 'zext' 'tmp_28_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [9 x float]* %A, i64 0, i64 %tmp_28_cast" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324]   --->   Operation 63 'getelementptr' 'A_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 64 [2/2] (1.09ns)   --->   "%cast_in_a = load float* %A_addr, align 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324]   --->   Operation 64 'load' 'cast_in_a' <Predicate = (!exitcond_flatten1)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_i_i4_cast = zext i2 %Col_assign_mid2 to i5" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325]   --->   Operation 65 'zext' 'tmp_i_i4_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.81ns) (root node of TernaryAdder)   --->   "%tmp_21 = add i5 %tmp_i_i4_cast, %tmp_17" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325]   --->   Operation 66 'add' 'tmp_21' <Predicate = (!exitcond_flatten1)> <Delay = 1.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_29_cast = sext i5 %tmp_21 to i64" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325]   --->   Operation 67 'sext' 'tmp_29_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [9 x float]* %B, i64 0, i64 %tmp_29_cast" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325]   --->   Operation 68 'getelementptr' 'B_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.04ns)   --->   "%tmp_22 = add i5 %tmp_i_i4_cast, %tmp_19" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335]   --->   Operation 69 'add' 'tmp_22' <Predicate = (!exitcond_flatten1)> <Delay = 1.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [2/2] (1.09ns)   --->   "%cast_in_b = load float* %B_addr, align 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325]   --->   Operation 70 'load' 'cast_in_b' <Predicate = (!exitcond_flatten1)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 4 <SV = 3> <Delay = 1.09>
ST_4 : Operation 71 [1/2] (1.09ns)   --->   "%cast_in_a = load float* %A_addr, align 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324]   --->   Operation 71 'load' 'cast_in_a' <Predicate = (!exitcond_flatten1)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 72 [1/2] (1.09ns)   --->   "%cast_in_b = load float* %B_addr, align 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325]   --->   Operation 72 'load' 'cast_in_b' <Predicate = (!exitcond_flatten1)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 5 <SV = 4> <Delay = 3.33>
ST_5 : Operation 73 [4/4] (3.33ns)   --->   "%mult = fmul float %cast_in_a, %cast_in_b" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326]   --->   Operation 73 'fmul' 'mult' <Predicate = (!exitcond_flatten1)> <Delay = 3.33> <Core = "FMul">   --->   Core 104 'FMul' <Latency = 3> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.33>
ST_6 : Operation 74 [3/4] (3.33ns)   --->   "%mult = fmul float %cast_in_a, %cast_in_b" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326]   --->   Operation 74 'fmul' 'mult' <Predicate = (!exitcond_flatten1)> <Delay = 3.33> <Core = "FMul">   --->   Core 104 'FMul' <Latency = 3> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.33>
ST_7 : Operation 75 [2/4] (3.33ns)   --->   "%mult = fmul float %cast_in_a, %cast_in_b" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326]   --->   Operation 75 'fmul' 'mult' <Predicate = (!exitcond_flatten1)> <Delay = 3.33> <Core = "FMul">   --->   Core 104 'FMul' <Latency = 3> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.33>
ST_8 : Operation 76 [1/4] (3.33ns)   --->   "%mult = fmul float %cast_in_a, %cast_in_b" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326]   --->   Operation 76 'fmul' 'mult' <Predicate = (!exitcond_flatten1)> <Delay = 3.33> <Core = "FMul">   --->   Core 104 'FMul' <Latency = 3> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.09>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_30_cast = zext i5 %tmp_22 to i64" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335]   --->   Operation 77 'zext' 'tmp_30_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [9 x float]* %C, i64 0, i64 %tmp_30_cast" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335]   --->   Operation 78 'getelementptr' 'C_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%sum_mult_addr = getelementptr [9 x float]* %sum_mult, i64 0, i64 %tmp_30_cast" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:332]   --->   Operation 79 'getelementptr' 'sum_mult_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_9 : Operation 80 [2/2] (1.09ns)   --->   "%sum_mult_load = load float* %sum_mult_addr, align 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335]   --->   Operation 80 'load' 'sum_mult_load' <Predicate = (!tmp_mid2)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_9 : Operation 81 [1/1] (1.09ns)   --->   "store float %mult, float* %sum_mult_addr, align 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:332]   --->   Operation 81 'store' <Predicate = (tmp_mid2)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 10 <SV = 9> <Delay = 4.12>
ST_10 : Operation 82 [1/2] (1.09ns)   --->   "%sum_mult_load = load float* %sum_mult_addr, align 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335]   --->   Operation 82 'load' 'sum_mult_load' <Predicate = (!tmp_mid2)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_10 : Operation 83 [8/8] (3.02ns)   --->   "%tmp_13 = fadd float %sum_mult_load, %mult" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335]   --->   Operation 83 'fadd' 'tmp_13' <Predicate = (!tmp_mid2)> <Delay = 3.02> <Core = "FAddSub">   --->   Core 103 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.02>
ST_11 : Operation 84 [7/8] (3.02ns)   --->   "%tmp_13 = fadd float %sum_mult_load, %mult" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335]   --->   Operation 84 'fadd' 'tmp_13' <Predicate = (!tmp_mid2)> <Delay = 3.02> <Core = "FAddSub">   --->   Core 103 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.02>
ST_12 : Operation 85 [6/8] (3.02ns)   --->   "%tmp_13 = fadd float %sum_mult_load, %mult" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335]   --->   Operation 85 'fadd' 'tmp_13' <Predicate = (!tmp_mid2)> <Delay = 3.02> <Core = "FAddSub">   --->   Core 103 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.02>
ST_13 : Operation 86 [5/8] (3.02ns)   --->   "%tmp_13 = fadd float %sum_mult_load, %mult" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335]   --->   Operation 86 'fadd' 'tmp_13' <Predicate = (!tmp_mid2)> <Delay = 3.02> <Core = "FAddSub">   --->   Core 103 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.02>
ST_14 : Operation 87 [4/8] (3.02ns)   --->   "%tmp_13 = fadd float %sum_mult_load, %mult" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335]   --->   Operation 87 'fadd' 'tmp_13' <Predicate = (!tmp_mid2)> <Delay = 3.02> <Core = "FAddSub">   --->   Core 103 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.02>
ST_15 : Operation 88 [3/8] (3.02ns)   --->   "%tmp_13 = fadd float %sum_mult_load, %mult" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335]   --->   Operation 88 'fadd' 'tmp_13' <Predicate = (!tmp_mid2)> <Delay = 3.02> <Core = "FAddSub">   --->   Core 103 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.02>
ST_16 : Operation 89 [2/8] (3.02ns)   --->   "%tmp_13 = fadd float %sum_mult_load, %mult" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335]   --->   Operation 89 'fadd' 'tmp_13' <Predicate = (!tmp_mid2)> <Delay = 3.02> <Core = "FAddSub">   --->   Core 103 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.12>
ST_17 : Operation 90 [1/8] (3.02ns)   --->   "%tmp_13 = fadd float %sum_mult_load, %mult" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335]   --->   Operation 90 'fadd' 'tmp_13' <Predicate = (!tmp_mid2)> <Delay = 3.02> <Core = "FAddSub">   --->   Core 103 'FAddSub' <Latency = 7> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 91 [1/1] (1.09ns)   --->   "store float %tmp_13, float* %sum_mult_addr, align 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:338]   --->   Operation 91 'store' <Predicate = (!tmp_mid2 & !tmp_mid2_13)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 18 <SV = 17> <Delay = 1.09>
ST_18 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @a_col_loop_a_row_loo)"   --->   Operation 92 'specloopname' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_18 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @a_row_loop_b_col_loo)"   --->   Operation 93 'specloopname' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_18 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:320]   --->   Operation 94 'specloopname' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_18 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:320]   --->   Operation 95 'specregionbegin' 'tmp_14' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_18 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:321]   --->   Operation 96 'specpipeline' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_18 : Operation 97 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 97 'br' <Predicate = (!tmp_mid2 & !tmp_mid2_13)> <Delay = 0.00>
ST_18 : Operation 98 [1/1] (1.09ns)   --->   "store float %tmp_13, float* %C_addr, align 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335]   --->   Operation 98 'store' <Predicate = (!tmp_mid2 & tmp_mid2_13)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_18 : Operation 99 [1/1] (0.00ns)   --->   "br label %6" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:336]   --->   Operation 99 'br' <Predicate = (!tmp_mid2 & tmp_mid2_13)> <Delay = 0.00>
ST_18 : Operation 100 [1/1] (0.00ns)   --->   "br label %ifBlock"   --->   Operation 100 'br' <Predicate = (!tmp_mid2)> <Delay = 0.00>
ST_18 : Operation 101 [1/1] (0.00ns)   --->   "br label %ifBlock" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:333]   --->   Operation 101 'br' <Predicate = (tmp_mid2)> <Delay = 0.00>
ST_18 : Operation 102 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_14)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:340]   --->   Operation 102 'specregionend' 'empty_11' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_18 : Operation 103 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 103 'br' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 19 <SV = 2> <Delay = 0.00>
ST_19 : Operation 104 [1/1] (0.00ns)   --->   "ret void" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:343]   --->   Operation 104 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum_mult             (alloca           ) [ 00111111111111111110]
StgValue_21          (br               ) [ 01111111111111111110]
indvar_flatten1      (phi              ) [ 00100000000000000000]
Col_assign_2         (phi              ) [ 00100000000000000000]
indvar_flatten       (phi              ) [ 00100000000000000000]
Row_assign           (phi              ) [ 00100000000000000000]
Col_assign           (phi              ) [ 00100000000000000000]
exitcond_flatten1    (icmp             ) [ 00111111111111111110]
empty                (speclooptripcount) [ 00000000000000000000]
indvar_flatten_next1 (add              ) [ 01111111111111111110]
StgValue_30          (br               ) [ 00000000000000000000]
k                    (add              ) [ 00000000000000000000]
exitcond_flatten     (icmp             ) [ 00000000000000000000]
Row_assign_mid       (select           ) [ 00000000000000000000]
tmp_mid1             (icmp             ) [ 00000000000000000000]
tmp3                 (icmp             ) [ 00000000000000000000]
tmp_mid2             (select           ) [ 00111111111111111110]
tmp_mid1_12          (icmp             ) [ 00000000000000000000]
tmp_2                (icmp             ) [ 00000000000000000000]
tmp_mid2_13          (select           ) [ 00111111111111111110]
tmp_i_i_mid2_v       (select           ) [ 01111111111111111110]
not_exitcond_flatten (xor              ) [ 00000000000000000000]
exitcond             (icmp             ) [ 00000000000000000000]
exitcond_mid         (and              ) [ 00000000000000000000]
r                    (add              ) [ 00000000000000000000]
tmp_18               (or               ) [ 00000000000000000000]
Col_assign_mid2      (select           ) [ 00110000000000000000]
tmp_11_mid2          (select           ) [ 01111111111111111110]
StgValue_48          (br               ) [ 00000000000000000000]
StgValue_49          (br               ) [ 00000000000000000000]
c                    (add              ) [ 01111111111111111110]
indvar_flatten_op    (add              ) [ 00000000000000000000]
indvar_flatten_next  (select           ) [ 01111111111111111110]
tmp_i_i_mid2_cast    (zext             ) [ 00000000000000000000]
tmp_s                (bitconcatenate   ) [ 00000000000000000000]
p_shl1_cast          (zext             ) [ 00000000000000000000]
tmp_17               (sub              ) [ 00000000000000000000]
tmp_11_mid2_cast     (zext             ) [ 00000000000000000000]
tmp                  (bitconcatenate   ) [ 00000000000000000000]
p_shl_cast           (zext             ) [ 00000000000000000000]
tmp_19               (sub              ) [ 00000000000000000000]
tmp_20               (add              ) [ 00000000000000000000]
tmp_28_cast          (zext             ) [ 00000000000000000000]
A_addr               (getelementptr    ) [ 00101000000000000000]
tmp_i_i4_cast        (zext             ) [ 00000000000000000000]
tmp_21               (add              ) [ 00000000000000000000]
tmp_29_cast          (sext             ) [ 00000000000000000000]
B_addr               (getelementptr    ) [ 00101000000000000000]
tmp_22               (add              ) [ 00101111110000000000]
cast_in_a            (load             ) [ 00100111100000000000]
cast_in_b            (load             ) [ 00100111100000000000]
mult                 (fmul             ) [ 00100000011111111100]
tmp_30_cast          (zext             ) [ 00000000000000000000]
C_addr               (getelementptr    ) [ 00100000001111111110]
sum_mult_addr        (getelementptr    ) [ 00100000001111111100]
StgValue_81          (store            ) [ 00000000000000000000]
sum_mult_load        (load             ) [ 00100000000111111100]
tmp_13               (fadd             ) [ 00100000000000000010]
StgValue_91          (store            ) [ 00000000000000000000]
StgValue_92          (specloopname     ) [ 00000000000000000000]
StgValue_93          (specloopname     ) [ 00000000000000000000]
StgValue_94          (specloopname     ) [ 00000000000000000000]
tmp_14               (specregionbegin  ) [ 00000000000000000000]
StgValue_96          (specpipeline     ) [ 00000000000000000000]
StgValue_97          (br               ) [ 00000000000000000000]
StgValue_98          (store            ) [ 00000000000000000000]
StgValue_99          (br               ) [ 00000000000000000000]
StgValue_100         (br               ) [ 00000000000000000000]
StgValue_101         (br               ) [ 00000000000000000000]
empty_11             (specregionend    ) [ 00000000000000000000]
StgValue_103         (br               ) [ 01111111111111111110]
StgValue_104         (ret              ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_col_loop_a_row_loo"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_row_loop_b_col_loo"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="sum_mult_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_mult/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="A_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="5" slack="0"/>
<pin id="66" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/3 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="4" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cast_in_a/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="B_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="5" slack="0"/>
<pin id="79" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="4" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cast_in_b/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="C_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="5" slack="0"/>
<pin id="92" dir="1" index="3" bw="4" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/9 "/>
</bind>
</comp>

<comp id="95" class="1004" name="sum_mult_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="5" slack="0"/>
<pin id="99" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_mult_addr/9 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="4" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="1"/>
<pin id="104" dir="0" index="2" bw="0" slack="8"/>
<pin id="107" dir="0" index="4" bw="4" slack="0"/>
<pin id="108" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="109" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="0"/>
<pin id="110" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sum_mult_load/9 StgValue_81/9 StgValue_91/17 "/>
</bind>
</comp>

<comp id="111" class="1004" name="StgValue_98_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="4" slack="9"/>
<pin id="113" dir="0" index="1" bw="32" slack="1"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_98/18 "/>
</bind>
</comp>

<comp id="116" class="1005" name="indvar_flatten1_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="5" slack="1"/>
<pin id="118" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten1 (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="indvar_flatten1_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="5" slack="0"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten1/2 "/>
</bind>
</comp>

<comp id="127" class="1005" name="Col_assign_2_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="2" slack="1"/>
<pin id="129" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="Col_assign_2 (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="Col_assign_2_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="1"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="2" slack="0"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="Col_assign_2/2 "/>
</bind>
</comp>

<comp id="138" class="1005" name="indvar_flatten_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="1"/>
<pin id="140" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="indvar_flatten_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="4" slack="0"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="149" class="1005" name="Row_assign_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="2" slack="1"/>
<pin id="151" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="Row_assign (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="Row_assign_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="2" slack="0"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="Row_assign/2 "/>
</bind>
</comp>

<comp id="160" class="1005" name="Col_assign_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="2" slack="1"/>
<pin id="162" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="Col_assign (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="Col_assign_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="2" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="Col_assign/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="2"/>
<pin id="174" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_13/10 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="0" index="1" bw="32" slack="1"/>
<pin id="180" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mult/5 "/>
</bind>
</comp>

<comp id="181" class="1004" name="exitcond_flatten1_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="0"/>
<pin id="183" dir="0" index="1" bw="4" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="indvar_flatten_next1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="5" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next1/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="k_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="2" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="exitcond_flatten_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="4" slack="0"/>
<pin id="201" dir="0" index="1" bw="4" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="Row_assign_mid_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="2" slack="0"/>
<pin id="209" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Row_assign_mid/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_mid1_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="2" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_mid1/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp3_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="2" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp3/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_mid2_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="1" slack="0"/>
<pin id="229" dir="1" index="3" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_mid1_12_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="2" slack="0"/>
<pin id="235" dir="0" index="1" bw="2" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_mid1_12/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_2_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="2" slack="0"/>
<pin id="241" dir="0" index="1" bw="2" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_mid2_13_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="1" slack="0"/>
<pin id="249" dir="1" index="3" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2_13/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_i_i_mid2_v_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="2" slack="0"/>
<pin id="256" dir="0" index="2" bw="2" slack="0"/>
<pin id="257" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_i_i_mid2_v/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="not_exitcond_flatten_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="exitcond_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="2" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="exitcond_mid_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond_mid/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="r_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="2" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_18_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="Col_assign_mid2_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="2" slack="0"/>
<pin id="295" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Col_assign_mid2/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_11_mid2_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="2" slack="0"/>
<pin id="302" dir="0" index="2" bw="2" slack="0"/>
<pin id="303" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_11_mid2/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="c_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="2" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="indvar_flatten_op_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="indvar_flatten_next_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="4" slack="0"/>
<pin id="323" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_i_i_mid2_cast_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="2" slack="1"/>
<pin id="329" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_mid2_cast/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_s_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="0"/>
<pin id="332" dir="0" index="1" bw="2" slack="1"/>
<pin id="333" dir="0" index="2" bw="1" slack="0"/>
<pin id="334" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="p_shl1_cast_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="4" slack="0"/>
<pin id="339" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_17_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="0"/>
<pin id="343" dir="0" index="1" bw="2" slack="0"/>
<pin id="344" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_17/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_11_mid2_cast_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="2" slack="1"/>
<pin id="349" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_mid2_cast/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="4" slack="0"/>
<pin id="352" dir="0" index="1" bw="2" slack="1"/>
<pin id="353" dir="0" index="2" bw="1" slack="0"/>
<pin id="354" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="p_shl_cast_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="0"/>
<pin id="359" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_19_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="4" slack="0"/>
<pin id="363" dir="0" index="1" bw="2" slack="0"/>
<pin id="364" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_19/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_20_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="2" slack="0"/>
<pin id="369" dir="0" index="1" bw="5" slack="0"/>
<pin id="370" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_28_cast_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="5" slack="0"/>
<pin id="375" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28_cast/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_i_i4_cast_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="2" slack="1"/>
<pin id="380" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i4_cast/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_21_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="2" slack="0"/>
<pin id="383" dir="0" index="1" bw="5" slack="0"/>
<pin id="384" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_21/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_29_cast_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="5" slack="0"/>
<pin id="389" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_29_cast/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_22_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="2" slack="0"/>
<pin id="394" dir="0" index="1" bw="5" slack="0"/>
<pin id="395" dir="1" index="2" bw="5" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_22/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_30_cast_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="5" slack="6"/>
<pin id="400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30_cast/9 "/>
</bind>
</comp>

<comp id="403" class="1005" name="exitcond_flatten1_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="1"/>
<pin id="405" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten1 "/>
</bind>
</comp>

<comp id="407" class="1005" name="indvar_flatten_next1_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="5" slack="0"/>
<pin id="409" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="412" class="1005" name="tmp_mid2_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="7"/>
<pin id="414" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_mid2 "/>
</bind>
</comp>

<comp id="416" class="1005" name="tmp_mid2_13_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="15"/>
<pin id="418" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_mid2_13 "/>
</bind>
</comp>

<comp id="420" class="1005" name="tmp_i_i_mid2_v_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="2" slack="0"/>
<pin id="422" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tmp_i_i_mid2_v "/>
</bind>
</comp>

<comp id="427" class="1005" name="Col_assign_mid2_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="2" slack="1"/>
<pin id="429" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="Col_assign_mid2 "/>
</bind>
</comp>

<comp id="432" class="1005" name="tmp_11_mid2_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="2" slack="0"/>
<pin id="434" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tmp_11_mid2 "/>
</bind>
</comp>

<comp id="439" class="1005" name="c_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="2" slack="0"/>
<pin id="441" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="444" class="1005" name="indvar_flatten_next_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="4" slack="0"/>
<pin id="446" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="449" class="1005" name="A_addr_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="4" slack="1"/>
<pin id="451" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="454" class="1005" name="B_addr_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="4" slack="1"/>
<pin id="456" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="459" class="1005" name="tmp_22_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="5" slack="6"/>
<pin id="461" dir="1" index="1" bw="5" slack="6"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="464" class="1005" name="cast_in_a_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="1"/>
<pin id="466" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cast_in_a "/>
</bind>
</comp>

<comp id="469" class="1005" name="cast_in_b_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="1"/>
<pin id="471" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cast_in_b "/>
</bind>
</comp>

<comp id="474" class="1005" name="mult_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="1"/>
<pin id="476" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mult "/>
</bind>
</comp>

<comp id="480" class="1005" name="C_addr_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="4" slack="9"/>
<pin id="482" dir="1" index="1" bw="4" slack="9"/>
</pin_list>
<bind>
<opset="C_addr "/>
</bind>
</comp>

<comp id="485" class="1005" name="sum_mult_addr_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="4" slack="1"/>
<pin id="487" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sum_mult_addr "/>
</bind>
</comp>

<comp id="491" class="1005" name="sum_mult_load_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="1"/>
<pin id="493" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_mult_load "/>
</bind>
</comp>

<comp id="496" class="1005" name="tmp_13_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="1"/>
<pin id="498" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="36" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="36" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="75" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="36" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="36" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="106"><net_src comp="95" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="10" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="10" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="171" pin="2"/><net_sink comp="101" pin=4"/></net>

<net id="176"><net_src comp="101" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="185"><net_src comp="120" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="14" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="120" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="20" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="131" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="22" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="142" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="24" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="210"><net_src comp="199" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="10" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="153" pin="4"/><net_sink comp="205" pin=2"/></net>

<net id="217"><net_src comp="193" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="10" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="131" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="10" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="230"><net_src comp="199" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="213" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="219" pin="2"/><net_sink comp="225" pin=2"/></net>

<net id="237"><net_src comp="193" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="26" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="131" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="26" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="250"><net_src comp="199" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="233" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="239" pin="2"/><net_sink comp="245" pin=2"/></net>

<net id="258"><net_src comp="199" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="193" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="131" pin="4"/><net_sink comp="253" pin=2"/></net>

<net id="265"><net_src comp="199" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="28" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="164" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="30" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="267" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="261" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="205" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="22" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="273" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="199" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="296"><net_src comp="285" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="10" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="164" pin="4"/><net_sink comp="291" pin=2"/></net>

<net id="304"><net_src comp="273" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="279" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="205" pin="3"/><net_sink comp="299" pin=2"/></net>

<net id="311"><net_src comp="291" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="22" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="142" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="32" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="324"><net_src comp="199" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="32" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="313" pin="2"/><net_sink comp="319" pin=2"/></net>

<net id="335"><net_src comp="34" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="10" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="340"><net_src comp="330" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="337" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="327" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="355"><net_src comp="34" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="10" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="360"><net_src comp="350" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="365"><net_src comp="357" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="347" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="327" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="361" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="367" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="385"><net_src comp="378" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="341" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="381" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="396"><net_src comp="378" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="361" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="401"><net_src comp="398" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="406"><net_src comp="181" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="187" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="415"><net_src comp="225" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="245" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="253" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="426"><net_src comp="420" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="430"><net_src comp="291" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="435"><net_src comp="299" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="437"><net_src comp="432" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="438"><net_src comp="432" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="442"><net_src comp="307" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="447"><net_src comp="319" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="452"><net_src comp="62" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="457"><net_src comp="75" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="462"><net_src comp="392" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="467"><net_src comp="69" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="472"><net_src comp="82" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="477"><net_src comp="177" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="479"><net_src comp="474" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="483"><net_src comp="88" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="488"><net_src comp="95" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="490"><net_src comp="485" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="494"><net_src comp="101" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="499"><net_src comp="171" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="111" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {18 }
 - Input state : 
	Port: matrix_multiply_alt2 : A | {3 4 }
	Port: matrix_multiply_alt2 : B | {3 4 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten1 : 1
		indvar_flatten_next1 : 1
		StgValue_30 : 2
		k : 1
		exitcond_flatten : 1
		Row_assign_mid : 2
		tmp_mid1 : 2
		tmp3 : 1
		tmp_mid2 : 3
		tmp_mid1_12 : 2
		tmp_2 : 1
		tmp_mid2_13 : 3
		tmp_i_i_mid2_v : 2
		not_exitcond_flatten : 2
		exitcond : 1
		exitcond_mid : 2
		r : 3
		tmp_18 : 2
		Col_assign_mid2 : 2
		tmp_11_mid2 : 2
		StgValue_48 : 4
		StgValue_49 : 4
		c : 3
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 3
		p_shl1_cast : 1
		tmp_17 : 2
		p_shl_cast : 1
		tmp_19 : 2
		tmp_20 : 3
		tmp_28_cast : 4
		A_addr : 5
		cast_in_a : 6
		tmp_21 : 3
		tmp_29_cast : 4
		B_addr : 5
		tmp_22 : 3
		cast_in_b : 6
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		C_addr : 1
		sum_mult_addr : 1
		sum_mult_load : 2
		StgValue_81 : 2
	State 10
		tmp_13 : 1
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		StgValue_91 : 1
	State 18
		empty_11 : 1
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   fadd   |          grp_fu_171         |    2    |   296   |   245   |
|----------|-----------------------------|---------|---------|---------|
|   fmul   |          grp_fu_177         |    3    |   143   |   142   |
|----------|-----------------------------|---------|---------|---------|
|          | indvar_flatten_next1_fu_187 |    0    |    0    |    15   |
|          |           k_fu_193          |    0    |    0    |    10   |
|          |           r_fu_279          |    0    |    0    |    10   |
|    add   |           c_fu_307          |    0    |    0    |    10   |
|          |   indvar_flatten_op_fu_313  |    0    |    0    |    13   |
|          |        tmp_20_fu_367        |    0    |    0    |    15   |
|          |        tmp_21_fu_381        |    0    |    0    |    8    |
|          |        tmp_22_fu_392        |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|          |   exitcond_flatten1_fu_181  |    0    |    0    |    11   |
|          |   exitcond_flatten_fu_199   |    0    |    0    |    9    |
|          |       tmp_mid1_fu_213       |    0    |    0    |    8    |
|   icmp   |         tmp3_fu_219         |    0    |    0    |    8    |
|          |      tmp_mid1_12_fu_233     |    0    |    0    |    8    |
|          |         tmp_2_fu_239        |    0    |    0    |    8    |
|          |       exitcond_fu_267       |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|    sub   |        tmp_17_fu_341        |    0    |    0    |    8    |
|          |        tmp_19_fu_361        |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|          |    Row_assign_mid_fu_205    |    0    |    0    |    2    |
|          |       tmp_mid2_fu_225       |    0    |    0    |    2    |
|          |      tmp_mid2_13_fu_245     |    0    |    0    |    2    |
|  select  |    tmp_i_i_mid2_v_fu_253    |    0    |    0    |    2    |
|          |    Col_assign_mid2_fu_291   |    0    |    0    |    2    |
|          |      tmp_11_mid2_fu_299     |    0    |    0    |    2    |
|          |  indvar_flatten_next_fu_319 |    0    |    0    |    4    |
|----------|-----------------------------|---------|---------|---------|
|    xor   | not_exitcond_flatten_fu_261 |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    and   |     exitcond_mid_fu_273     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    or    |        tmp_18_fu_285        |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |   tmp_i_i_mid2_cast_fu_327  |    0    |    0    |    0    |
|          |      p_shl1_cast_fu_337     |    0    |    0    |    0    |
|          |   tmp_11_mid2_cast_fu_347   |    0    |    0    |    0    |
|   zext   |      p_shl_cast_fu_357      |    0    |    0    |    0    |
|          |      tmp_28_cast_fu_373     |    0    |    0    |    0    |
|          |     tmp_i_i4_cast_fu_378    |    0    |    0    |    0    |
|          |      tmp_30_cast_fu_398     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|         tmp_s_fu_330        |    0    |    0    |    0    |
|          |          tmp_fu_350         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   sext   |      tmp_29_cast_fu_387     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    5    |   439   |   586   |
|----------|-----------------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
|sum_mult|    2   |    0   |    0   |
+--------+--------+--------+--------+
|  Total |    2   |    0   |    0   |
+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|       A_addr_reg_449       |    4   |
|       B_addr_reg_454       |    4   |
|       C_addr_reg_480       |    4   |
|    Col_assign_2_reg_127    |    2   |
|   Col_assign_mid2_reg_427  |    2   |
|     Col_assign_reg_160     |    2   |
|     Row_assign_reg_149     |    2   |
|          c_reg_439         |    2   |
|      cast_in_a_reg_464     |   32   |
|      cast_in_b_reg_469     |   32   |
|  exitcond_flatten1_reg_403 |    1   |
|   indvar_flatten1_reg_116  |    5   |
|indvar_flatten_next1_reg_407|    5   |
| indvar_flatten_next_reg_444|    4   |
|   indvar_flatten_reg_138   |    4   |
|        mult_reg_474        |   32   |
|    sum_mult_addr_reg_485   |    4   |
|    sum_mult_load_reg_491   |   32   |
|     tmp_11_mid2_reg_432    |    2   |
|       tmp_13_reg_496       |   32   |
|       tmp_22_reg_459       |    5   |
|   tmp_i_i_mid2_v_reg_420   |    2   |
|     tmp_mid2_13_reg_416    |    1   |
|      tmp_mid2_reg_412      |    1   |
+----------------------------+--------+
|            Total           |   216  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_69 |  p0  |   2  |   4  |    8   ||    9    |
|  grp_access_fu_82 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_101 |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_171    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   88   ||  3.352  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   439  |   586  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   36   |
|  Register |    -   |    -   |    -   |   216  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    5   |    3   |   655  |   622  |
+-----------+--------+--------+--------+--------+--------+
