

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         150 # DRAM latency (default 30)
-dram_write_latency                   150 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                  256 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               e2c96ab854920b9b814ed0b032e65335  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv
Extracting PTX file and ptxas options    1: spmv.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv
Extracting specific PTX file named spmv.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvmbPfPKfPKiS3_S1_S3_i : hostFun 0x0x40402b, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing spmv.1.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "tex_x_float" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating constant region for "jds_ptr_int" from 0x180 to 0x4fa0 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "sh_zcnt_int" from 0x5000 to 0x9e20 (global memory space) 2
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x9e80 to 0x4009e80 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4009e80 to 0x4409e80 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvmuPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvm1PfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvm4PfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvmiPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvmbPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file spmv.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from spmv.1.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=71303168, cmem=40000
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvmbPfPKfPKiS3_S1_S3_i' : regs=31, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i' : regs=31, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i' : regs=32, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i' : regs=32, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvmiPfPKfPKiS3_S1_S3_i' : regs=32, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvm4PfPKfPKiS3_S1_S3_i' : regs=32, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i' : regs=32, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i' : regs=32, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i' : regs=31, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvm1PfPKfPKiS3_S1_S3_i' : regs=31, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvmuPfPKfPKiS3_S1_S3_i' : regs=31, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i' : regs=31, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: __cudaRegisterFunction _Z8spmv_jdsPfPKfPKiS3_S1_S3_i : hostFun 0x0x403e2e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i : hostFun 0x0x403c31, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i : hostFun 0x0x403a34, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvmiPfPKfPKiS3_S1_S3_i : hostFun 0x0x403837, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvm4PfPKfPKiS3_S1_S3_i : hostFun 0x0x40363a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i : hostFun 0x0x40343d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i : hostFun 0x0x403240, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i : hostFun 0x0x403043, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvm1PfPKfPKiS3_S1_S3_i : hostFun 0x0x402e46, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvmuPfPKfPKiS3_S1_S3_i : hostFun 0x0x402c49, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i : hostFun 0x0x402a4c, fat_cubin_handle = 1
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTextureInternal(void**, const textureReference*, const void**, const char*, int, int, int, gpgpu_context*)"
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60e2e0; deviceAddress = jds_ptr_int; deviceName = jds_ptr_int
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 20000 bytes
GPGPU-Sim PTX registering constant jds_ptr_int (20000 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x613100; deviceAddress = sh_zcnt_int; deviceName = sh_zcnt_int
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 20000 bytes
GPGPU-Sim PTX registering constant sh_zcnt_int (20000 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x617f20; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x4617f20; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
/home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv -i /home/pli11/Videos/parboil_benchmark/parboil/datasets/spmv/large/input/Dubcova3.mtx.bin,/home/pli11/Videos/parboil_benchmark/parboil/datasets/spmv/large/input/vector.bin -o /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/run/large/Dubcova3.mtx.out 
CUDA accelerated sparse matrix vector multiplication****
Original version by Li-Wen Chang <lchang20@illinois.edu> and Shengzhao Wu<wu14@illinois.edu>
This version maintained by Chris Rodrigues  ***********
Converting COO to JDS format (146689x146689)
3636649 matrix entries, warp size = 32, row padding align = 1, pack size = 1

Padding data....146720 rows, 4585 groups
Allocating data space: 3637664 entries (0.027903% padding)
Finished converting.
JDS format has 146720 columns, 49 rows.
nz_count_len = 4585
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x60e2e0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x60e2e0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x60e2e0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 200 bytes  to  symbol jds_ptr_int+0 @0x180 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x613100
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x613100
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x613100
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 18340 bytes  to  symbol sh_zcnt_int+0 @0x5000 ...
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd41cd9398..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd41cd9390..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd41cd9388..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd41cd9380..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd41cd9378..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd41cd9370..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd41cd9430..

GPGPU-Sim PTX: cudaLaunch for 0x0x403e2e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding dominators for '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: reconvergence points for _Z8spmv_jdsPfPKfPKiS3_S1_S3_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4650 (spmv.1.sm_70.ptx:2994) @%p1 bra BB10_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bc0 (spmv.1.sm_70.ptx:3199) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x46f8 (spmv.1.sm_70.ptx:3016) @%p2 bra BB10_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b70 (spmv.1.sm_70.ptx:3187) fma.rn.f32 %f38, %f46, %f47, %f44;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4750 (spmv.1.sm_70.ptx:3028) @%p3 bra BB10_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b60 (spmv.1.sm_70.ptx:3183) ld.global.f32 %f46, [%rd115];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4788 (spmv.1.sm_70.ptx:3036) @%p4 bra BB10_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x49a0 (spmv.1.sm_70.ptx:3122) setp.lt.u32%p7, %r24, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x47a0 (spmv.1.sm_70.ptx:3040) @%p5 bra BB10_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4908 (spmv.1.sm_70.ptx:3101) mul.wide.s32 %rd68, %r74, 4;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x47a8 (spmv.1.sm_70.ptx:3041) bra.uni BB10_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47f0 (spmv.1.sm_70.ptx:3058) setp.eq.s32%p6, %r25, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x47b8 (spmv.1.sm_70.ptx:3045) bra.uni BB10_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4908 (spmv.1.sm_70.ptx:3101) mul.wide.s32 %rd68, %r74, 4;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x47d0 (spmv.1.sm_70.ptx:3050) bra.uni BB10_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b60 (spmv.1.sm_70.ptx:3183) ld.global.f32 %f46, [%rd115];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x47e8 (spmv.1.sm_70.ptx:3055) bra.uni BB10_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x49a0 (spmv.1.sm_70.ptx:3122) setp.lt.u32%p7, %r24, 4;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x4800 (spmv.1.sm_70.ptx:3060) @%p6 bra BB10_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4888 (spmv.1.sm_70.ptx:3083) mul.wide.s32 %rd59, %r73, 4;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x4808 (spmv.1.sm_70.ptx:3061) bra.uni BB10_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4820 (spmv.1.sm_70.ptx:3068) ld.global.f32 %f21, [%rd2];
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x4818 (spmv.1.sm_70.ptx:3065) bra.uni BB10_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4888 (spmv.1.sm_70.ptx:3083) mul.wide.s32 %rd59, %r73, 4;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x49a8 (spmv.1.sm_70.ptx:3123) @%p7 bra BB10_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b60 (spmv.1.sm_70.ptx:3183) ld.global.f32 %f46, [%rd115];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x4b58 (spmv.1.sm_70.ptx:3180) @%p8 bra BB10_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b60 (spmv.1.sm_70.ptx:3183) ld.global.f32 %f46, [%rd115];
GPGPU-Sim PTX: ... end of reconvergence points for _Z8spmv_jdsPfPKfPKiS3_S1_S3_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'.
GPGPU-Sim PTX: pushing kernel '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i' to stream 0, gridDim= (765,1,1) blockDim = (192,1,1) 
FLUSH L1 Cache at configuration change between kernels
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: CTA/core = 10, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'
kernel_name = _Z8spmv_jdsPfPKfPKiS3_S1_S3_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 32404
gpu_sim_insn = 38189563
gpu_ipc =    1178.5448
gpu_tot_sim_cycle = 32404
gpu_tot_sim_insn = 38189563
gpu_tot_ipc =    1178.5448
gpu_tot_issued_cta = 765
gpu_occupancy = 88.6504% 
gpu_tot_occupancy = 88.6504% 
max_total_param_size = 0
gpu_stall_dramfull = 215939
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      23.0153
partiton_level_parallism_total  =      23.0153
partiton_level_parallism_util =      27.6782
partiton_level_parallism_util_total  =      27.6782
L2_BW  =     823.1022 GB/Sec
L2_BW_total  =     823.1022 GB/Sec
gpu_total_sim_rate=116787
############## bottleneck_stats #############
cycles: core 32404, icnt 32404, l2 32404, dram 24331
gpu_ipc	1178.545
gpu_tot_issued_cta = 765, average cycles = 42
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 637859 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 1 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.118	80
L1D data util	1.324	80	1.537	0
L1D tag util	0.474	80	0.568	3
L2 data util	1.279	64	1.290	24
L2 tag util	0.358	64	0.367	24
n_l2_access	 741481
icnt s2m util	0.000	0	0.000	24	flits per packet: -nan
icnt m2s util	0.000	0	0.000	24	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.817	32	0.818	9

latency_l1_hit:	8955500, num_l1_reqs:	447775
L1 hit latency:	20
latency_l2_hit:	32976085, num_l2_reqs:	89085
L2 hit latency:	370
latency_dram:	474613334, num_dram_reqs:	647116
DRAM latency:	733

n_reg	65536, n_smem	16384, n_thread	2048, n_tb	32
reg file	0.938
smem size	0.000
thread slot	0.938
TB slot    	0.312
L1I tag util	0.246	80	0.258	21

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.134	80	0.141	17
sp pipe util	0.000	0	0.000	17
sfu pipe util	0.000	0	0.000	17
ldst mem cycle	0.000	0	0.000	17

smem port	0.000	0

n_reg_bank	16
reg port	0.082	16	0.099	3
L1D tag util	0.474	80	0.568	3
L1D fill util	0.281	80	0.324	0
n_l1d_mshr	4096
L1D mshr util	0.046	80
n_l1d_missq	16
L1D missq util	0.018	80
L1D hit rate	0.364
L1D miss rate	0.636
L1D rsfail rate	0.000
L2 tag util	0.358	64	0.367	24
L2 fill util	0.307	64	0.308	62
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.673	64	0.728	43
L2 missq util	0.010	64	0.010	17
L2 hit rate	0.120
L2 miss rate	0.880
L2 rsfail rate	0.000

dram activity	0.822	32	0.822	0

load trans eff	0.609
load trans sz	32.000
load_useful_bytes 23803360, load_transaction_bytes 39063808, icnt_m2s_bytes 0
n_gmem_load_insns 233218, n_gmem_load_accesses 1220744
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.358

run 0.011, fetch 0.004, sync 0.004, control 0.000, data 0.976, struct 0.005
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 447775
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 686966
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 84533
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9493
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1219274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9493

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 
distro:
277, 277, 277, 277, 277, 277, 277, 277, 277, 277, 277, 277, 269, 265, 269, 276, 269, 269, 265, 272, 269, 269, 269, 269, 273, 269, 269, 265, 266, 265, 269, 266, 269, 269, 269, 269, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 258, 261, 261, 261, 261, 261, 261, 261, 261, 261, 
gpgpu_n_tot_thrd_icount = 39155872
gpgpu_n_tot_w_icount = 1223621
gpgpu_n_stall_shd_mem = 994585
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 736469
gpgpu_n_mem_write_global = 9487
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 7460156
gpgpu_n_store_insn = 62497
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 2706474
gpgpu_n_param_mem_insn = 881280
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 994585
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:198994	W0_Idle:400	W0_Scoreboard:7343126	W1:163	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1226277
single_issue_nums: WS0:311952	WS1:311900	WS2:301333	WS3:301255	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5891752 {8:736469,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 379480 {40:9487,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 29098720 {40:727468,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 70216 {8:8777,}
maxmflatency = 2571 
max_icnt2mem_latency = 1229 
maxmrqlatency = 1959 
max_icnt2sh_latency = 207 
averagemflatency = 692 
avg_icnt2mem_latency = 79 
avg_mrq_latency = 80 
avg_icnt2sh_latency = 4 
mrq_lat_table:32628 	32535 	44837 	68792 	64999 	101926 	144919 	115223 	30195 	418 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29248 	71256 	600858 	34846 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	471023 	98701 	62460 	65508 	27338 	20377 	382 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	586361 	84842 	30687 	19908 	10421 	3446 	547 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	1 	51 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      5776      5763      6008      6024      6380      6409      6653      6633      7059      6976      7416      7433      7606      7650      5852      5784 
dram[1]:      5763      5772      6096      5960      6420      6390      6642      6691      7044      6890      7460      7373      7546      7613      5843      5788 
dram[2]:      5772      5763      6067      6068      6394      6396      6703      6593      6995      6971      7308      7422      7572      7592      5784      5826 
dram[3]:      5776      5763      6028      6051      6257      6429      6727      6573      6948      6932      7300      7438      7606      7544      5852      5784 
dram[4]:      5763      5772      6085      6024      6338      6425      6666      6623      6954      6940      7369      7430      7577      7621      5843      5788 
dram[5]:      5772      5763      6045      6056      6357      6394      6739      6635      6992      6920      7353      7437      7594      7638      5784      5826 
dram[6]:      5776      5763      6052      6053      6341      6386      6731      6605      6915      6916      7468      7377      7586      7690      5858      5784 
dram[7]:      5763      5772      6081      5985      6326      6370      6726      6581      6963      6979      7470      7374      7565      7686      5830      5802 
dram[8]:      5763      5764      6056      5999      6329      6414      6677      6601      6938      6978      7406      7370      7537      7633      5784      5828 
dram[9]:      5772      5763      6072      6063      6370      6365      6733      6594      6970      6978      7441      7402      7600      7622      5863      5784 
dram[10]:      5763      5772      6100      6029      6289      6377      6633      6601      6910      7007      7425      7469      7589      7649      5830      5802 
dram[11]:      5763      5764      6045      6004      6353      6354      6622      6663      6935      6936      7413      7444      7629      7630      5784      5828 
dram[12]:      5772      5763      5980      6067      6406      6366      6658      6618      6952      6923      7405      7408      7565      7609      5863      5784 
dram[13]:      5763      5772      6033      6043      6332      6354      6699      6571      6914      6876      7478      7400      7574      7618      5830      5802 
dram[14]:      5763      5764      6045      6005      6372      6394      6707      6649      6931      6996      7319      7418      7544      7586      5784      5828 
dram[15]:      5772      5763      6001      6039      6352      6446      6774      6623      6936      6959      7339      7366      7582      7561      5804      5784 
dram[16]:      5763      5772      6067      6032      6352      6461      6713      6694      7027      7063      7358      7450      7517      7604      5826      5784 
dram[17]:      5763      5776      6015      5995      6346      6448      6781      6695      6943      7144      7308      7461      7526      7596      5784      5819 
dram[18]:      5772      5763      5972      6088      6388      6389      6827      6638      6967      7140      7277      7477      7584      7606      5794      5784 
dram[19]:      5763      5772      6067      6027      6316      6429      6701      6554      6846      7100      7352      7353      7594      7486      5826      5784 
dram[20]:      5763      5776      6037      6039      6374      6376      6726      6597      6864      7112      7340      7343      7593      7516      5784      5819 
dram[21]:      5772      5763      5972      6088      6341      6365      6698      6609      6898      7024      7377      7378      7570      7572      5794      5784 
dram[22]:      5763      5772      6071      6059      6325      6360      6647      6557      6887      7036      7400      7287      7502      7558      5826      5784 
dram[23]:      5763      5776      6051      6009      6336      6369      6694      6678      6935      7044      7388      7315      7458      7566      5784      5838 
dram[24]:      5772      5763      5980      6065      6360      6402      6711      6637      6946      6968      7357      7335      7536      7516      5788      5832 
dram[25]:      5763      5772      6071      6027      6332      6420      6726      6583      6912      7000      7362      7343      7565      7452      5826      5784 
dram[26]:      5763      5776      6084      5980      6334      6400      6698      6609      6887      7116      7369      7400      7581      7522      5784      5838 
dram[27]:      5772      5763      6031      6032      6365      6366      6774      6637      6906      7132      7369      7351      7574      7576      5788      5832 
dram[28]:      5763      5772      6081      6008      6354      6376      6630      6631      6927      7133      7522      7417      7613      7593      5826      5784 
dram[29]:      5763      5776      6031      6016      6372      6329      6703      6653      6903      7123      7348      7468      7711      7533      5784      5838 
dram[30]:      5772      5763      5988      6075      6364      6345      6725      6606      6903      7100      7370      7464      7674      7530      5788      5832 
dram[31]:      5763      5772      6101      6024      6321      6404      6643      6586      6955      7125      7418      7465      7703      7553      5826      5784 
average row accesses per activate:
dram[0]: 51.840000 50.153847 48.888889 40.750000 34.888889 53.304348 42.206898 39.645161 31.282051 40.566666 31.076923 40.533333 33.777779 45.037037 40.566666 42.206898 
dram[1]: 44.896553 44.931034 52.680000 41.935482 36.882355 42.379311 35.285713 45.259258 33.833332 40.566666 31.179487 43.428570 40.533333 41.931034 41.793102 48.959999 
dram[2]: 48.148148 37.371429 42.580647 46.250000 36.941177 47.538460 39.677418 45.185184 35.705883 39.322582 33.666668 40.533333 41.931034 48.639999 43.285713 48.959999 
dram[3]: 52.320000 50.076923 38.941177 37.057144 41.366665 38.687500 34.971428 39.419353 43.178570 32.945946 30.974360 32.864864 41.931034 41.931034 43.428570 39.483871 
dram[4]: 48.592594 39.575756 50.538460 42.064518 37.757576 47.653847 47.230770 39.225807 33.750000 40.566666 25.723404 41.931034 33.777779 45.037037 41.931034 43.714287 
dram[5]: 57.043480 41.903225 41.156250 43.233334 34.555557 48.000000 38.000000 49.000000 36.969696 48.639999 31.076923 32.000000 39.225807 41.931034 36.848484 45.333332 
dram[6]: 48.592594 48.444443 41.468750 42.096775 36.470589 42.931034 36.878788 42.034481 30.299999 40.766666 34.742859 34.742859 34.657143 41.931034 46.769230 42.206898 
dram[7]: 42.193550 41.935482 40.121212 43.599998 33.513512 46.111111 45.481480 48.599998 27.477272 43.357143 35.529411 41.931034 39.225807 45.037037 39.483871 45.333332 
dram[8]: 42.129032 37.142857 39.757576 39.181820 37.575756 42.517242 39.935482 45.703705 29.585365 37.030304 41.931034 46.769230 39.225807 48.639999 34.971428 48.959999 
dram[9]: 43.599998 48.000000 45.413792 38.558823 38.531250 38.968750 36.411766 45.666668 25.702127 50.500000 32.000000 36.848484 34.742859 46.769230 43.571430 48.959999 
dram[10]: 52.000000 44.827587 43.733334 43.866665 36.470589 42.620689 42.724136 37.090908 26.086956 40.333332 40.533333 36.848484 45.037037 45.037037 43.714287 48.959999 
dram[11]: 48.592594 41.935482 38.323528 39.424244 31.025000 47.653847 31.692308 49.400002 30.923077 39.258064 33.777779 34.771427 41.931034 45.037037 37.090908 48.799999 
dram[12]: 45.241379 41.645161 45.241379 42.451614 33.405407 47.769230 45.555557 42.000000 27.454546 35.676472 27.022223 35.647060 34.742859 40.533333 40.799999 47.076923 
dram[13]: 37.371429 43.466667 42.290321 44.965519 33.729729 47.346153 35.314285 45.037037 31.789474 35.764706 28.209303 32.648647 32.000000 48.639999 39.483871 48.959999 
dram[14]: 41.935482 44.827587 41.156250 40.687500 37.545456 41.266666 33.405407 42.206898 26.866667 39.258064 32.864864 38.000000 33.777779 52.869564 37.090908 43.714287 
dram[15]: 39.757576 42.161289 42.000000 38.264706 33.324326 47.884617 33.378380 54.590908 28.666666 39.774193 29.658537 36.848484 29.658537 46.769230 40.799999 40.599998 
dram[16]: 33.564102 45.103447 39.545456 37.114285 31.897436 41.366665 35.314285 48.599998 38.000000 45.259258 30.974360 31.789474 39.225807 45.037037 45.333332 40.799999 
dram[17]: 39.303032 39.272728 39.787880 39.757576 33.729729 48.000000 40.933334 54.727272 29.658537 45.222221 33.666668 33.555557 36.848484 55.272728 51.000000 37.090908 
dram[18]: 35.459461 52.160000 38.382355 45.275864 34.527779 45.592594 39.741936 48.400002 29.658537 36.000000 43.285713 48.320000 33.777779 55.272728 47.076923 43.714287 
dram[19]: 35.243244 44.827587 45.103447 50.769230 29.642857 42.931034 37.515152 38.838711 28.952381 40.400002 41.655174 28.976191 32.000000 50.666668 43.571430 42.206898 
dram[20]: 42.064518 39.757576 37.342857 43.466667 37.333332 46.222221 33.324326 41.793102 28.279070 36.666668 29.658537 40.400002 29.658537 48.639999 42.206898 43.714287 
dram[21]: 36.799999 51.520000 35.135136 41.870968 34.222221 49.560001 35.342857 41.517242 27.022223 39.354839 24.320000 52.695652 34.742859 41.931034 39.451614 45.333332 
dram[22]: 41.935482 52.400002 37.285713 56.608696 35.657143 46.185184 41.166668 37.593750 29.731707 41.862068 27.022223 36.969696 29.658537 44.925926 58.285713 39.483871 
dram[23]: 35.243244 39.393940 40.000000 50.153847 35.342857 44.321430 39.838711 46.307693 27.659090 46.692307 30.400000 41.931034 35.764706 50.666668 45.333332 43.714287 
dram[24]: 37.142857 42.193550 42.451614 45.517242 37.696968 44.142857 33.648647 44.888889 36.606060 41.517242 29.658537 40.533333 32.864864 50.666668 48.959999 42.206898 
dram[25]: 48.148148 39.515152 38.470589 46.821430 41.366665 48.000000 37.424244 41.655174 31.921053 41.793102 27.636364 43.428570 36.848484 50.666668 45.333332 42.206898 
dram[26]: 33.435898 37.428570 35.270271 52.119999 31.897436 47.807693 39.677418 44.555557 31.921053 43.357143 27.636364 36.969696 28.279070 40.533333 48.959999 51.000000 
dram[27]: 42.193550 35.459461 42.451614 39.878788 32.684212 44.107143 35.200001 42.103447 25.187500 50.166668 40.533333 46.769230 36.848484 40.533333 42.206898 46.923077 
dram[28]: 39.515152 48.296295 36.305557 40.625000 40.900002 41.433334 34.083332 41.233334 28.302326 33.388889 36.848484 40.266666 32.000000 41.931034 53.217392 43.714287 
dram[29]: 44.965519 41.935482 41.156250 43.500000 31.871796 41.433334 35.257141 45.296295 29.023809 40.200001 34.657143 44.740742 36.848484 48.639999 48.959999 46.923077 
dram[30]: 45.241379 39.757576 43.900002 43.533333 38.562500 41.299999 33.000000 42.034481 34.799999 41.586208 31.179487 43.285713 38.000000 36.848484 47.076923 42.206898 
dram[31]: 42.064518 33.435898 36.388889 48.296295 40.258064 41.599998 34.333332 46.307693 30.424999 46.153847 38.000000 44.740742 33.777779 39.225807 45.222221 40.799999 
average row locality = 636476/16121 = 39.481174
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1296      1304      1320      1304      1256      1248      1232      1232      1220      1220      1212      1216      1216      1216      1217      1224 
dram[1]:      1304      1308      1317      1308      1256      1248      1237      1240      1224      1219      1216      1216      1216      1216      1212      1224 
dram[2]:      1300      1308      1324      1320      1256      1248      1231      1232      1220      1223      1212      1216      1216      1216      1212      1224 
dram[3]:      1308      1308      1328      1320      1249      1248      1224      1229      1212      1220      1208      1216      1216      1216      1216      1224 
dram[4]:      1312      1306      1326      1304      1248      1248      1228      1228      1220      1217      1212      1216      1216      1216      1216      1224 
dram[5]:      1312      1299      1319      1300      1244      1248      1216      1225      1220      1216      1212      1216      1216      1216      1216      1224 
dram[6]:      1312      1308      1332      1320      1240      1248      1218      1220      1212      1229      1220      1216      1213      1216      1216      1224 
dram[7]:      1308      1300      1324      1316      1240      1248      1228      1228      1213      1232      1208      1216      1216      1216      1224      1224 
dram[8]:      1308      1301      1312      1314      1240      1248      1252      1240      1216      1224      1216      1216      1216      1216      1224      1224 
dram[9]:      1308      1300      1320      1316      1244      1248      1240      1236      1208      1212      1216      1216      1216      1216      1220      1224 
dram[10]:      1300      1300      1312      1316      1248      1245      1244      1224      1200      1216      1216      1216      1216      1216      1224      1224 
dram[11]:      1312      1300      1320      1312      1241      1248      1248      1236      1210      1220      1216      1224      1216      1216      1224      1220 
dram[12]:      1312      1292      1316      1320      1240      1248      1248      1224      1208      1220      1216      1212      1216      1216      1224      1224 
dram[13]:      1308      1304      1316      1308      1248      1248      1244      1224      1208      1220      1213      1208      1216      1216      1224      1224 
dram[14]:      1300      1300      1320      1320      1248      1248      1240      1228      1212      1220      1216      1216      1216      1216      1224      1224 
dram[15]:      1312      1311      1316      1312      1248      1248      1242      1204      1204      1240      1216      1216      1216      1216      1224      1218 
dram[16]:      1310      1308      1308      1320      1244      1248      1236      1216      1216      1223      1208      1208      1216      1216      1224      1224 
dram[17]:      1298      1296      1313      1312      1248      1248      1228      1204      1216      1221      1212      1208      1216      1216      1224      1224 
dram[18]:      1312      1304      1308      1324      1248      1248      1232      1212      1216      1224      1212      1208      1216      1216      1224      1224 
dram[19]:      1304      1300      1308      1320      1248      1248      1238      1207      1216      1212      1208      1220      1216      1216      1220      1224 
dram[20]:      1308      1312      1317      1320      1244      1252      1244      1216      1216      1213      1216      1212      1216      1216      1224      1224 
dram[21]:      1292      1289      1302      1316      1244      1248      1240      1208      1216      1229      1216      1212      1216      1216      1224      1224 
dram[22]:      1300      1311      1320      1316      1248      1248      1243      1206      1228      1216      1216      1220      1216      1213      1224      1224 
dram[23]:      1304      1300      1320      1312      1244      1248      1251      1204      1220      1220      1216      1216      1216      1216      1224      1224 
dram[24]:      1302      1308      1316      1320      1244      1248      1248      1212      1208      1204      1216      1216      1216      1216      1224      1224 
dram[25]:      1300      1304      1308      1317      1248      1248      1240      1208      1216      1212      1216      1216      1216      1216      1224      1224 
dram[26]:      1304      1312      1320      1320      1244      1245      1244      1208      1220      1216      1216      1220      1216      1216      1224      1224 
dram[27]:      1308      1312      1317      1316      1248      1248      1240      1229      1212      1204      1216      1216      1216      1216      1224      1220 
dram[28]:      1304      1304      1308      1312      1244      1248      1239      1240      1220      1213      1216      1208      1216      1216      1224      1224 
dram[29]:      1304      1300      1320      1316      1248      1248      1240      1233      1224      1208      1213      1208      1216      1216      1224      1224 
dram[30]:      1312      1312      1318      1320      1248      1244      1224      1224      1224      1212      1216      1212      1216      1216      1224      1224 
dram[31]:      1304      1304      1311      1304      1248      1248      1236      1204      1223      1200      1216      1208      1216      1216      1221      1224 
total dram reads = 637859
bank skew: 1332/1200 = 1.11
chip skew: 19967/19883 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        710       730       760       774       890       998       938       994       917       949       804       795       777       794       736       742
dram[1]:        676       710       717       782       849       985       894       956       880       921       750       795       737       794       698       728
dram[2]:        684       699       719       732       851       960       916       940       879       910       744       764       741       763       710       707
dram[3]:        695       714       733       753       870       983       925       932       886       924       763       788       771       767       725       737
dram[4]:        711       683       741       740       872       958       940       894       900       891       785       748       770       737       734       682
dram[5]:        647       676       683       728       826       955       871       917       843       885       718       763       723       759       671       695
dram[6]:        653       680       691       726       814       918       875       908       847       870       710       771       712       756       677       697
dram[7]:        681       676       712       718       848       939       921       858       870       845       760       723       751       733       696       666
dram[8]:        713       713       749       751       871       955       928       916       904       916       774       795       760       776       722       727
dram[9]:        680       687       724       739       835       917       916       862       883       863       747       741       743       735       693       684
dram[10]:        685       725       734       767       858       981       934       947       905       925       756       788       745       795       709       750
dram[11]:        690       696       727       756       871       956       925       893       898       887       754       756       750       779       710       723
dram[12]:        709       704       739       740      1188       940       937       884       912       885       778       756       763       766       726       710
dram[13]:        692       684       725       716      1113       922       930       867       895       848       760       727       753       726       705       703
dram[14]:        694       707       737       737      1053       948       937       890       896       892       774       775       740       787       710       716
dram[15]:        723       671       760       732      1082       912       980       870       936       856       804       722       779       759       741       697
dram[16]:        632       704       669       736       965       949       844       894       805       906       694       769       671       775       648       719
dram[17]:        642       646       686       678       967       877       862       834       807       808       708       707       695       702       662       661
dram[18]:        679       702       713       724       977       942       910       906       863       871       737       753       736       774       695       722
dram[19]:        680       699       728       728      1012       945       904       914       879       887       748       752       754       765       698       706
dram[20]:        690       701       740       729      1005       937       922       903       910       896       784       755       763       762       723       713
dram[21]:        716       701       767       750      1010       921       967       945       927       879       804       769       778       746       732       701
dram[22]:        703       709       733       744       966       952       942       903       897       903       762       764       769       750       714       707
dram[23]:        693       689       719       739       932       906       912       878       866       862       757       744       753       740       703       699
dram[24]:        648       677       688       717       907       912       860       880       843       876       706       742       710       747       670       700
dram[25]:        673       705       718       738       928       911       891       895       849       906       737       753       727       755       680       713
dram[26]:        708       728       742       781       982       936       938       952       909       935       783       795       784       804       722       743
dram[27]:        655       692       701       722       943       868       870       863       850       869       715       738       728       741       679       708
dram[28]:        692       731       747       772       961       898       917       930       887       935       752       805       752       787       714       756
dram[29]:        696       696       727       744       978       883       931       888       878       876       752       763       756       757       714       703
dram[30]:        652       691       694       739       919       867       875       880       834       879       709       754       700       767       672       715
dram[31]:        664       646       706       696       924       829       889       833       836       820       723       700       727       694       678       664
maximum mf latency per bank:
dram[0]:       1141      1199      1145      1333      1371      1461      1502      1580      1502      1580      1315      1550      1113      1238      1086      1108
dram[1]:        942      1051      1217      1214      1327      1424      1479      1478      1571      1477      1457      1397      1098      1114       958      1088
dram[2]:       1096      1074      1213      1201      1361      1395      1451      1547      1501      1709      1223      1372      1097      1139      1247      1287
dram[3]:       1019      1118      1174      1159      1515      1339      1476      1640      1498      1702      1334      1386      1104      1186      1043      1419
dram[4]:       1019      1167      1217      1335      1539      1384      1511      1633      1520      1658      1242      1312      1151      1127      1151       983
dram[5]:        915      1123      1352      1325      1542      1434      1432      1674      1602      1549      1441      1360      1122      1166      1078      1055
dram[6]:        899      1089      1321      1149      1400      1421      1476      1606      1614      1561      1344      1414      1067      1164       962      1189
dram[7]:       1027      1374      1374      1190      1409      1435      1476      1572      1514      1529      1334      1306      1178      1184      1045      1136
dram[8]:       1034      1003      1185      1251      1424      1363      1449      1570      1668      1460      1362      1560      1089      1244      1177      1137
dram[9]:       1022      1022      1156      1173      1341      1317      1508      1649      1571      1476      1294      1428      1064      1206      1199      1059
dram[10]:        933      1092      1157      1184      1361      1347      1465      1613      1671      1556      1362      1440      1121      1132      1247      1352
dram[11]:       1027      1068      1160      1177      1316      1317      1456      1583      1403      1524      1416      1371      1167      1273      1062      1396
dram[12]:       1062      1209      1082      1164      1405      1302      1527      1515      1707      1549      1362      1462      1198      1363      1012      1115
dram[13]:       1047      1161      1202      1194      1352      1320      1533      1667      1531      1518      1386      1245      1137      1334      1183      1108
dram[14]:       1252      1214      1115      1160      1307      1397      1601      1570      1535      1473      1347      1357      1047      1288      1252      1298
dram[15]:       1082       960      1103      1180      1396      1395      1495      1625      1619      1469      1274      1337      1097      1170      1046      1128
dram[16]:        918      1165      1093      1183      1374      1344      1604      1568      1491      1483      1359      1371      1076      1165      1254      1173
dram[17]:        933      1043      1181      1210      1442      1418      1552      1413      1621      1508      1353      1304      1102      1132       992      1178
dram[18]:        989      1150      1156      1120      1436      1458      1583      1448      1590      1573      1294      1383      1188      1219      1151      1337
dram[19]:        988      1100      1301      1148      1512      1563      1570      1473      1517      1528      1327      1311      1142      1233      1004      1375
dram[20]:       1023      1053      1210      1136      1534      1556      1534      1500      1437      1572      1299      1380      1220      1183      1120      1046
dram[21]:       1070      1070      1226      1243      1530      1584      1520      2571      1502      1749      1408      1365      1135      1228      1049      1301
dram[22]:       1075      1108      1283      1154      1372      1399      1498      1524      1597      1694      1367      1265      1046      1246      1022      1031
dram[23]:       1052      1066      1308      1106      1412      1382      1488      1549      1543      1540      1371      1446      1113      1248      1103      1332
dram[24]:        957       973      1067      1136      1442      1310      1470      1507      1595      1757      1367      1497      1068      1163      1002      1048
dram[25]:       1021      1209      1102      1195      1409      1371      1539      1440      1585      1759      1365      1314      1068      1065       951      1103
dram[26]:       1122      1030      1118      1153      1401      1311      1531      1511      1529      1621      1378      1452      1136      1234      1087      1268
dram[27]:       1001      1095      1104      1144      1407      1327      1441      1466      1631      1471      1316      1403      1066      1359       998      1382
dram[28]:       1059      1169      1162      1138      1394      1385      1440      1619      1698      1508      1338      1439      1147      1310      1169      1162
dram[29]:       1122      1077      1203      1144      1433      1326      1449      1495      1648      1430      1304      1315      1113      1176      1066      1163
dram[30]:        998      1077      1284      1155      1373      1372      1541      1693      1571      1410      1268      1342      1017      1207       983      1351
dram[31]:       1010      1038      1100      1186      1420      1416      1539      1447      1458      1686      1372      1321      1140      1082      1208      1319
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 90): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24331 n_nop=4425 n_act=488 n_pre=473 n_ref_event=0 n_req=19933 n_rd=19893 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8176
n_activity=20004 dram_eff=0.9945
bk0: 1296a 20464i bk1: 1304a 19477i bk2: 1320a 20161i bk3: 1304a 19253i bk4: 1256a 19745i bk5: 1226a 19283i bk6: 1223a 20149i bk7: 1228a 19739i bk8: 1219a 20157i bk9: 1216a 19574i bk10: 1212a 19779i bk11: 1216a 19347i bk12: 1216a 19661i bk13: 1216a 19451i bk14: 1217a 20198i bk15: 1224a 19609i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975423
Row_Buffer_Locality_read = 0.975423
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.656169
Bank_Level_Parallism_Col = 4.268923
Bank_Level_Parallism_Ready = 2.957623
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.215579 

BW Util details:
bwutil = 0.817599 
total_CMD = 24331 
util_bw = 19893 
Wasted_Col = 110 
Wasted_Row = 1 
Idle = 4327 

BW Util Bottlenecks: 
RCDc_limit = 118 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 138 
rwq = 0 
CCDLc_limit_alone = 138 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24331 
n_nop = 4425 
Read = 19893 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 488 
n_pre = 473 
n_ref = 0 
n_req = 19933 
total_req = 19893 

Dual Bus Interface Util: 
issued_total_row = 961 
issued_total_col = 19893 
Row_Bus_Util =  0.039497 
CoL_Bus_Util = 0.817599 
Either_Row_CoL_Bus_Util = 0.818133 
Issued_on_Two_Bus_Simul_Util = 0.038963 
issued_two_Eff = 0.047624 
queue_avg = 49.799145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.7991
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 113): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24331 n_nop=4423 n_act=483 n_pre=469 n_ref_event=0 n_req=19961 n_rd=19893 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8176
n_activity=20004 dram_eff=0.9945
bk0: 1301a 20501i bk1: 1303a 19626i bk2: 1317a 20262i bk3: 1300a 19364i bk4: 1254a 19718i bk5: 1228a 19634i bk6: 1235a 19998i bk7: 1222a 20047i bk8: 1217a 20202i bk9: 1216a 19744i bk10: 1216a 19616i bk11: 1216a 19423i bk12: 1216a 20019i bk13: 1216a 19692i bk14: 1212a 20379i bk15: 1224a 19984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975624
Row_Buffer_Locality_read = 0.975624
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.548090
Bank_Level_Parallism_Col = 4.168200
Bank_Level_Parallism_Ready = 2.876690
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.208400 

BW Util details:
bwutil = 0.817599 
total_CMD = 24331 
util_bw = 19893 
Wasted_Col = 109 
Wasted_Row = 2 
Idle = 4327 

BW Util Bottlenecks: 
RCDc_limit = 101 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 149 
rwq = 0 
CCDLc_limit_alone = 149 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24331 
n_nop = 4423 
Read = 19893 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 483 
n_pre = 469 
n_ref = 0 
n_req = 19961 
total_req = 19893 

Dual Bus Interface Util: 
issued_total_row = 952 
issued_total_col = 19893 
Row_Bus_Util =  0.039127 
CoL_Bus_Util = 0.817599 
Either_Row_CoL_Bus_Util = 0.818215 
Issued_on_Two_Bus_Simul_Util = 0.038511 
issued_two_Eff = 0.047067 
queue_avg = 47.501625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.5016
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 95): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24331 n_nop=4418 n_act=477 n_pre=461 n_ref_event=0 n_req=19958 n_rd=19890 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8175
n_activity=20004 dram_eff=0.9943
bk0: 1300a 20265i bk1: 1308a 18865i bk2: 1320a 19731i bk3: 1295a 18847i bk4: 1256a 19691i bk5: 1235a 19325i bk6: 1229a 20201i bk7: 1219a 19629i bk8: 1213a 20304i bk9: 1219a 19554i bk10: 1212a 19866i bk11: 1216a 18923i bk12: 1216a 19915i bk13: 1216a 19460i bk14: 1212a 20351i bk15: 1224a 19763i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976023
Row_Buffer_Locality_read = 0.976023
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.723855
Bank_Level_Parallism_Col = 4.346715
Bank_Level_Parallism_Ready = 3.012670
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.243826 

BW Util details:
bwutil = 0.817476 
total_CMD = 24331 
util_bw = 19890 
Wasted_Col = 113 
Wasted_Row = 1 
Idle = 4327 

BW Util Bottlenecks: 
RCDc_limit = 117 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 152 
rwq = 0 
CCDLc_limit_alone = 152 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24331 
n_nop = 4418 
Read = 19890 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 477 
n_pre = 461 
n_ref = 0 
n_req = 19958 
total_req = 19890 

Dual Bus Interface Util: 
issued_total_row = 938 
issued_total_col = 19890 
Row_Bus_Util =  0.038552 
CoL_Bus_Util = 0.817476 
Either_Row_CoL_Bus_Util = 0.818421 
Issued_on_Two_Bus_Simul_Util = 0.037606 
issued_two_Eff = 0.045950 
queue_avg = 49.112530 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.1125
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 80): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24331 n_nop=4432 n_act=506 n_pre=490 n_ref_event=0 n_req=19942 n_rd=19876 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8169
n_activity=20004 dram_eff=0.9936
bk0: 1308a 20196i bk1: 1301a 19079i bk2: 1324a 19751i bk3: 1297a 18938i bk4: 1240a 20137i bk5: 1238a 19111i bk6: 1224a 19954i bk7: 1222a 19532i bk8: 1208a 20482i bk9: 1218a 19282i bk10: 1208a 19969i bk11: 1216a 19449i bk12: 1216a 20179i bk13: 1216a 19273i bk14: 1216a 20398i bk15: 1224a 19384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974547
Row_Buffer_Locality_read = 0.974547
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.701960
Bank_Level_Parallism_Col = 4.297585
Bank_Level_Parallism_Ready = 2.966744
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.238988 

BW Util details:
bwutil = 0.816900 
total_CMD = 24331 
util_bw = 19876 
Wasted_Col = 126 
Wasted_Row = 2 
Idle = 4327 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 176 
rwq = 0 
CCDLc_limit_alone = 176 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24331 
n_nop = 4432 
Read = 19876 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 506 
n_pre = 490 
n_ref = 0 
n_req = 19942 
total_req = 19876 

Dual Bus Interface Util: 
issued_total_row = 996 
issued_total_col = 19876 
Row_Bus_Util =  0.040935 
CoL_Bus_Util = 0.816900 
Either_Row_CoL_Bus_Util = 0.817846 
Issued_on_Two_Bus_Simul_Util = 0.039990 
issued_two_Eff = 0.048897 
queue_avg = 49.570343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.5703
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 83): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24331 n_nop=4424 n_act=494 n_pre=479 n_ref_event=0 n_req=19937 n_rd=19890 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8175
n_activity=20004 dram_eff=0.9943
bk0: 1312a 20124i bk1: 1306a 19186i bk2: 1314a 20084i bk3: 1303a 19084i bk4: 1246a 19758i bk5: 1238a 19363i bk6: 1228a 20333i bk7: 1215a 19539i bk8: 1215a 20169i bk9: 1217a 19479i bk10: 1208a 19602i bk11: 1216a 19398i bk12: 1216a 19845i bk13: 1216a 19335i bk14: 1216a 20322i bk15: 1224a 19720i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975118
Row_Buffer_Locality_read = 0.975118
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.691312
Bank_Level_Parallism_Col = 4.294706
Bank_Level_Parallism_Ready = 2.973102
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.228016 

BW Util details:
bwutil = 0.817476 
total_CMD = 24331 
util_bw = 19890 
Wasted_Col = 114 
Wasted_Row = 0 
Idle = 4327 

BW Util Bottlenecks: 
RCDc_limit = 101 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 168 
rwq = 0 
CCDLc_limit_alone = 168 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24331 
n_nop = 4424 
Read = 19890 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 494 
n_pre = 479 
n_ref = 0 
n_req = 19937 
total_req = 19890 

Dual Bus Interface Util: 
issued_total_row = 973 
issued_total_col = 19890 
Row_Bus_Util =  0.039990 
CoL_Bus_Util = 0.817476 
Either_Row_CoL_Bus_Util = 0.818174 
Issued_on_Two_Bus_Simul_Util = 0.039291 
issued_two_Eff = 0.048023 
queue_avg = 47.974026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.974
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 59): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24331 n_nop=4420 n_act=489 n_pre=474 n_ref_event=0 n_req=19899 n_rd=19893 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8176
n_activity=20004 dram_eff=0.9945
bk0: 1312a 19989i bk1: 1299a 19330i bk2: 1317a 20019i bk3: 1296a 19518i bk4: 1244a 19954i bk5: 1248a 19465i bk6: 1216a 20305i bk7: 1225a 19984i bk8: 1220a 20358i bk9: 1216a 19894i bk10: 1212a 19918i bk11: 1216a 19235i bk12: 1216a 19606i bk13: 1216a 19384i bk14: 1216a 20003i bk15: 1224a 19524i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975369
Row_Buffer_Locality_read = 0.975369
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.634223
Bank_Level_Parallism_Col = 4.250612
Bank_Level_Parallism_Ready = 2.940834
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.218367 

BW Util details:
bwutil = 0.817599 
total_CMD = 24331 
util_bw = 19893 
Wasted_Col = 111 
Wasted_Row = 0 
Idle = 4327 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 142 
rwq = 0 
CCDLc_limit_alone = 142 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24331 
n_nop = 4420 
Read = 19893 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 489 
n_pre = 474 
n_ref = 0 
n_req = 19899 
total_req = 19893 

Dual Bus Interface Util: 
issued_total_row = 963 
issued_total_col = 19893 
Row_Bus_Util =  0.039579 
CoL_Bus_Util = 0.817599 
Either_Row_CoL_Bus_Util = 0.818339 
Issued_on_Two_Bus_Simul_Util = 0.038839 
issued_two_Eff = 0.047461 
queue_avg = 48.311371 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.3114
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 93): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24331 n_nop=4408 n_act=501 n_pre=485 n_ref_event=0 n_req=19944 n_rd=19906 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8181
n_activity=20004 dram_eff=0.9951
bk0: 1312a 19985i bk1: 1308a 19495i bk2: 1327a 19992i bk3: 1304a 19457i bk4: 1240a 19761i bk5: 1244a 19649i bk6: 1216a 19954i bk7: 1219a 19503i bk8: 1212a 19779i bk9: 1223a 19557i bk10: 1216a 19873i bk11: 1216a 19271i bk12: 1213a 19821i bk13: 1216a 19470i bk14: 1216a 20261i bk15: 1224a 19527i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974836
Row_Buffer_Locality_read = 0.974836
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.691411
Bank_Level_Parallism_Col = 4.295935
Bank_Level_Parallism_Ready = 2.955340
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.217589 

BW Util details:
bwutil = 0.818133 
total_CMD = 24331 
util_bw = 19906 
Wasted_Col = 96 
Wasted_Row = 2 
Idle = 4327 

BW Util Bottlenecks: 
RCDc_limit = 83 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 134 
rwq = 0 
CCDLc_limit_alone = 134 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24331 
n_nop = 4408 
Read = 19906 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 501 
n_pre = 485 
n_ref = 0 
n_req = 19944 
total_req = 19906 

Dual Bus Interface Util: 
issued_total_row = 986 
issued_total_col = 19906 
Row_Bus_Util =  0.040524 
CoL_Bus_Util = 0.818133 
Either_Row_CoL_Bus_Util = 0.818832 
Issued_on_Two_Bus_Simul_Util = 0.039826 
issued_two_Eff = 0.048637 
queue_avg = 47.788704 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.7887
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 88): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24331 n_nop=4430 n_act=492 n_pre=476 n_ref_event=0 n_req=19941 n_rd=19891 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8175
n_activity=20004 dram_eff=0.9944
bk0: 1308a 20008i bk1: 1300a 19246i bk2: 1324a 20182i bk3: 1307a 19474i bk4: 1240a 20060i bk5: 1245a 19412i bk6: 1227a 20243i bk7: 1215a 19775i bk8: 1208a 19842i bk9: 1213a 19357i bk10: 1208a 20207i bk11: 1216a 19264i bk12: 1216a 19817i bk13: 1216a 19399i bk14: 1224a 20294i bk15: 1224a 19785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975270
Row_Buffer_Locality_read = 0.975270
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.640172
Bank_Level_Parallism_Col = 4.252262
Bank_Level_Parallism_Ready = 2.936102
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.201320 

BW Util details:
bwutil = 0.817517 
total_CMD = 24331 
util_bw = 19891 
Wasted_Col = 113 
Wasted_Row = 0 
Idle = 4327 

BW Util Bottlenecks: 
RCDc_limit = 98 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 168 
rwq = 0 
CCDLc_limit_alone = 168 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24331 
n_nop = 4430 
Read = 19891 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 492 
n_pre = 476 
n_ref = 0 
n_req = 19941 
total_req = 19891 

Dual Bus Interface Util: 
issued_total_row = 968 
issued_total_col = 19891 
Row_Bus_Util =  0.039785 
CoL_Bus_Util = 0.817517 
Either_Row_CoL_Bus_Util = 0.817928 
Issued_on_Two_Bus_Simul_Util = 0.039374 
issued_two_Eff = 0.048138 
queue_avg = 48.402573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.4026
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 112): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24331 n_nop=4418 n_act=497 n_pre=481 n_ref_event=0 n_req=19967 n_rd=19899 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8178
n_activity=20004 dram_eff=0.9948
bk0: 1306a 20267i bk1: 1299a 19211i bk2: 1312a 19875i bk3: 1293a 19022i bk4: 1239a 19843i bk5: 1233a 18997i bk6: 1238a 19907i bk7: 1234a 19410i bk8: 1212a 20087i bk9: 1221a 19274i bk10: 1216a 20128i bk11: 1216a 19708i bk12: 1216a 20056i bk13: 1216a 19368i bk14: 1224a 20361i bk15: 1224a 19708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975029
Row_Buffer_Locality_read = 0.975029
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.697711
Bank_Level_Parallism_Col = 4.296820
Bank_Level_Parallism_Ready = 2.957134
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.234426 

BW Util details:
bwutil = 0.817846 
total_CMD = 24331 
util_bw = 19899 
Wasted_Col = 104 
Wasted_Row = 1 
Idle = 4327 

BW Util Bottlenecks: 
RCDc_limit = 90 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 147 
rwq = 0 
CCDLc_limit_alone = 147 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24331 
n_nop = 4418 
Read = 19899 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 497 
n_pre = 481 
n_ref = 0 
n_req = 19967 
total_req = 19899 

Dual Bus Interface Util: 
issued_total_row = 978 
issued_total_col = 19899 
Row_Bus_Util =  0.040196 
CoL_Bus_Util = 0.817846 
Either_Row_CoL_Bus_Util = 0.818421 
Issued_on_Two_Bus_Simul_Util = 0.039620 
issued_two_Eff = 0.048411 
queue_avg = 48.676830 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.6768
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 95): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24331 n_nop=4412 n_act=501 n_pre=485 n_ref_event=0 n_req=19940 n_rd=19908 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8182
n_activity=20004 dram_eff=0.9952
bk0: 1308a 20132i bk1: 1296a 19595i bk2: 1316a 20223i bk3: 1311a 19112i bk4: 1233a 19963i bk5: 1246a 19130i bk6: 1238a 19867i bk7: 1232a 19731i bk8: 1208a 19987i bk9: 1212a 19830i bk10: 1216a 19959i bk11: 1216a 19293i bk12: 1216a 19732i bk13: 1216a 19402i bk14: 1220a 20246i bk15: 1224a 19572i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974838
Row_Buffer_Locality_read = 0.974838
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.670566
Bank_Level_Parallism_Col = 4.281236
Bank_Level_Parallism_Ready = 2.956048
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.209990 

BW Util details:
bwutil = 0.818215 
total_CMD = 24331 
util_bw = 19908 
Wasted_Col = 94 
Wasted_Row = 2 
Idle = 4327 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 133 
rwq = 0 
CCDLc_limit_alone = 133 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24331 
n_nop = 4412 
Read = 19908 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 501 
n_pre = 485 
n_ref = 0 
n_req = 19940 
total_req = 19908 

Dual Bus Interface Util: 
issued_total_row = 986 
issued_total_col = 19908 
Row_Bus_Util =  0.040524 
CoL_Bus_Util = 0.818215 
Either_Row_CoL_Bus_Util = 0.818668 
Issued_on_Two_Bus_Simul_Util = 0.040072 
issued_two_Eff = 0.048948 
queue_avg = 46.963955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.964
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 73): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24331 n_nop=4424 n_act=485 n_pre=469 n_ref_event=0 n_req=19917 n_rd=19885 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8173
n_activity=20004 dram_eff=0.9941
bk0: 1300a 20300i bk1: 1300a 19219i bk2: 1311a 20081i bk3: 1316a 19127i bk4: 1239a 19685i bk5: 1236a 19363i bk6: 1238a 20228i bk7: 1224a 19294i bk8: 1200a 19916i bk9: 1209a 19715i bk10: 1216a 20202i bk11: 1216a 19122i bk12: 1216a 20118i bk13: 1216a 19345i bk14: 1224a 20169i bk15: 1224a 19585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975615
Row_Buffer_Locality_read = 0.975615
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.684663
Bank_Level_Parallism_Col = 4.292771
Bank_Level_Parallism_Ready = 2.963591
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.235476 

BW Util details:
bwutil = 0.817270 
total_CMD = 24331 
util_bw = 19885 
Wasted_Col = 118 
Wasted_Row = 1 
Idle = 4327 

BW Util Bottlenecks: 
RCDc_limit = 125 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 148 
rwq = 0 
CCDLc_limit_alone = 148 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24331 
n_nop = 4424 
Read = 19885 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 485 
n_pre = 469 
n_ref = 0 
n_req = 19917 
total_req = 19885 

Dual Bus Interface Util: 
issued_total_row = 954 
issued_total_col = 19885 
Row_Bus_Util =  0.039209 
CoL_Bus_Util = 0.817270 
Either_Row_CoL_Bus_Util = 0.818174 
Issued_on_Two_Bus_Simul_Util = 0.038305 
issued_two_Eff = 0.046818 
queue_avg = 49.624062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.6241
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 101): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24331 n_nop=4420 n_act=509 n_pre=494 n_ref_event=0 n_req=19963 n_rd=19895 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8177
n_activity=20004 dram_eff=0.9946
bk0: 1312a 20239i bk1: 1300a 19426i bk2: 1303a 19809i bk3: 1300a 18947i bk4: 1241a 19521i bk5: 1239a 19257i bk6: 1235a 19826i bk7: 1234a 19437i bk8: 1205a 19859i bk9: 1217a 19360i bk10: 1216a 19846i bk11: 1217a 19085i bk12: 1216a 19956i bk13: 1216a 19143i bk14: 1224a 19817i bk15: 1220a 19637i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974371
Row_Buffer_Locality_read = 0.974371
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.800340
Bank_Level_Parallism_Col = 4.385842
Bank_Level_Parallism_Ready = 3.017643
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.248113 

BW Util details:
bwutil = 0.817681 
total_CMD = 24331 
util_bw = 19895 
Wasted_Col = 109 
Wasted_Row = 0 
Idle = 4327 

BW Util Bottlenecks: 
RCDc_limit = 116 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 154 
rwq = 0 
CCDLc_limit_alone = 154 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24331 
n_nop = 4420 
Read = 19895 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 509 
n_pre = 494 
n_ref = 0 
n_req = 19963 
total_req = 19895 

Dual Bus Interface Util: 
issued_total_row = 1003 
issued_total_col = 19895 
Row_Bus_Util =  0.041223 
CoL_Bus_Util = 0.817681 
Either_Row_CoL_Bus_Util = 0.818339 
Issued_on_Two_Bus_Simul_Util = 0.040566 
issued_two_Eff = 0.049571 
queue_avg = 48.248981 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.249
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 78): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24331 n_nop=4433 n_act=517 n_pre=501 n_ref_event=0 n_req=19936 n_rd=19882 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8171
n_activity=20004 dram_eff=0.9939
bk0: 1312a 20274i bk1: 1290a 19346i bk2: 1312a 20108i bk3: 1315a 19141i bk4: 1235a 19892i bk5: 1242a 19508i bk6: 1230a 20302i bk7: 1218a 19561i bk8: 1208a 19990i bk9: 1212a 19507i bk10: 1216a 19494i bk11: 1212a 19137i bk12: 1216a 20014i bk13: 1216a 19329i bk14: 1224a 20326i bk15: 1224a 19647i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974002
Row_Buffer_Locality_read = 0.974002
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.679164
Bank_Level_Parallism_Col = 4.272159
Bank_Level_Parallism_Ready = 2.938789
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.201470 

BW Util details:
bwutil = 0.817147 
total_CMD = 24331 
util_bw = 19882 
Wasted_Col = 122 
Wasted_Row = 0 
Idle = 4327 

BW Util Bottlenecks: 
RCDc_limit = 134 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 145 
rwq = 0 
CCDLc_limit_alone = 145 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24331 
n_nop = 4433 
Read = 19882 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 517 
n_pre = 501 
n_ref = 0 
n_req = 19936 
total_req = 19882 

Dual Bus Interface Util: 
issued_total_row = 1018 
issued_total_col = 19882 
Row_Bus_Util =  0.041840 
CoL_Bus_Util = 0.817147 
Either_Row_CoL_Bus_Util = 0.817804 
Issued_on_Two_Bus_Simul_Util = 0.041182 
issued_two_Eff = 0.050357 
queue_avg = 49.300564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.3006
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 98): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24331 n_nop=4435 n_act=521 n_pre=505 n_ref_event=0 n_req=19929 n_rd=19879 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.817
n_activity=20004 dram_eff=0.9938
bk0: 1308a 19695i bk1: 1304a 19252i bk2: 1310a 20050i bk3: 1304a 19032i bk4: 1248a 19707i bk5: 1231a 19267i bk6: 1235a 20100i bk7: 1215a 19629i bk8: 1208a 19906i bk9: 1215a 19178i bk10: 1213a 19726i bk11: 1208a 19054i bk12: 1216a 19631i bk13: 1216a 19168i bk14: 1224a 19892i bk15: 1224a 19443i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973797
Row_Buffer_Locality_read = 0.973797
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.821286
Bank_Level_Parallism_Col = 4.410912
Bank_Level_Parallism_Ready = 3.041954
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.283293 

BW Util details:
bwutil = 0.817024 
total_CMD = 24331 
util_bw = 19879 
Wasted_Col = 119 
Wasted_Row = 6 
Idle = 4327 

BW Util Bottlenecks: 
RCDc_limit = 118 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 158 
rwq = 0 
CCDLc_limit_alone = 158 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24331 
n_nop = 4435 
Read = 19879 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 521 
n_pre = 505 
n_ref = 0 
n_req = 19929 
total_req = 19879 

Dual Bus Interface Util: 
issued_total_row = 1026 
issued_total_col = 19879 
Row_Bus_Util =  0.042168 
CoL_Bus_Util = 0.817024 
Either_Row_CoL_Bus_Util = 0.817722 
Issued_on_Two_Bus_Simul_Util = 0.041470 
issued_two_Eff = 0.050714 
queue_avg = 49.005753 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.0058
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 106): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24331 n_nop=4426 n_act=518 n_pre=502 n_ref_event=0 n_req=19948 n_rd=19889 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8174
n_activity=20004 dram_eff=0.9943
bk0: 1300a 20149i bk1: 1300a 19486i bk2: 1316a 20303i bk3: 1302a 19348i bk4: 1238a 20360i bk5: 1238a 19419i bk6: 1235a 20191i bk7: 1224a 19784i bk8: 1208a 20151i bk9: 1216a 19625i bk10: 1216a 19848i bk11: 1216a 19355i bk12: 1216a 19864i bk13: 1216a 19591i bk14: 1224a 19963i bk15: 1224a 19798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973962
Row_Buffer_Locality_read = 0.973962
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.596581
Bank_Level_Parallism_Col = 4.184132
Bank_Level_Parallism_Ready = 2.862185
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.175483 

BW Util details:
bwutil = 0.817435 
total_CMD = 24331 
util_bw = 19889 
Wasted_Col = 114 
Wasted_Row = 1 
Idle = 4327 

BW Util Bottlenecks: 
RCDc_limit = 129 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 151 
rwq = 0 
CCDLc_limit_alone = 151 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24331 
n_nop = 4426 
Read = 19889 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 518 
n_pre = 502 
n_ref = 0 
n_req = 19948 
total_req = 19889 

Dual Bus Interface Util: 
issued_total_row = 1020 
issued_total_col = 19889 
Row_Bus_Util =  0.041922 
CoL_Bus_Util = 0.817435 
Either_Row_CoL_Bus_Util = 0.818092 
Issued_on_Two_Bus_Simul_Util = 0.041264 
issued_two_Eff = 0.050440 
queue_avg = 49.676338 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.6763
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 113): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24331 n_nop=4436 n_act=525 n_pre=509 n_ref_event=0 n_req=19943 n_rd=19874 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8168
n_activity=20004 dram_eff=0.9935
bk0: 1312a 19889i bk1: 1306a 19241i bk2: 1302a 20239i bk3: 1301a 18935i bk4: 1233a 19725i bk5: 1244a 19284i bk6: 1234a 20247i bk7: 1200a 19927i bk8: 1204a 20347i bk9: 1232a 19484i bk10: 1216a 20186i bk11: 1216a 19183i bk12: 1216a 19826i bk13: 1216a 19280i bk14: 1224a 20201i bk15: 1218a 19554i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973590
Row_Buffer_Locality_read = 0.973590
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.680164
Bank_Level_Parallism_Col = 4.263910
Bank_Level_Parallism_Ready = 2.925883
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.197970 

BW Util details:
bwutil = 0.816818 
total_CMD = 24331 
util_bw = 19874 
Wasted_Col = 130 
Wasted_Row = 0 
Idle = 4327 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 170 
rwq = 0 
CCDLc_limit_alone = 170 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24331 
n_nop = 4436 
Read = 19874 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 525 
n_pre = 509 
n_ref = 0 
n_req = 19943 
total_req = 19874 

Dual Bus Interface Util: 
issued_total_row = 1034 
issued_total_col = 19874 
Row_Bus_Util =  0.042497 
CoL_Bus_Util = 0.816818 
Either_Row_CoL_Bus_Util = 0.817681 
Issued_on_Two_Bus_Simul_Util = 0.041634 
issued_two_Eff = 0.050917 
queue_avg = 49.279110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.2791
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 105): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24331 n_nop=4427 n_act=515 n_pre=500 n_ref_event=0 n_req=19925 n_rd=19887 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8174
n_activity=20004 dram_eff=0.9942
bk0: 1309a 19639i bk1: 1308a 19559i bk2: 1304a 19722i bk3: 1299a 19301i bk4: 1244a 19713i bk5: 1240a 19365i bk6: 1236a 19963i bk7: 1214a 19925i bk8: 1216a 20100i bk9: 1221a 19708i bk10: 1208a 19600i bk11: 1208a 19264i bk12: 1216a 19770i bk13: 1216a 19311i bk14: 1224a 19981i bk15: 1224a 19820i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974059
Row_Buffer_Locality_read = 0.974059
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.721156
Bank_Level_Parallism_Col = 4.311553
Bank_Level_Parallism_Ready = 2.972394
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.234015 

BW Util details:
bwutil = 0.817352 
total_CMD = 24331 
util_bw = 19887 
Wasted_Col = 117 
Wasted_Row = 0 
Idle = 4327 

BW Util Bottlenecks: 
RCDc_limit = 133 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 170 
rwq = 0 
CCDLc_limit_alone = 170 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24331 
n_nop = 4427 
Read = 19887 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 515 
n_pre = 500 
n_ref = 0 
n_req = 19925 
total_req = 19887 

Dual Bus Interface Util: 
issued_total_row = 1015 
issued_total_col = 19887 
Row_Bus_Util =  0.041716 
CoL_Bus_Util = 0.817352 
Either_Row_CoL_Bus_Util = 0.818051 
Issued_on_Two_Bus_Simul_Util = 0.041018 
issued_two_Eff = 0.050141 
queue_avg = 49.278698 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.2787
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 98): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24331 n_nop=4436 n_act=499 n_pre=483 n_ref_event=0 n_req=19884 n_rd=19883 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8172
n_activity=20004 dram_eff=0.994
bk0: 1297a 20082i bk1: 1296a 19336i bk2: 1313a 20096i bk3: 1312a 19157i bk4: 1248a 19714i bk5: 1248a 19279i bk6: 1228a 20273i bk7: 1204a 19887i bk8: 1216a 19985i bk9: 1221a 19594i bk10: 1212a 19786i bk11: 1208a 19115i bk12: 1216a 19820i bk13: 1216a 19571i bk14: 1224a 20183i bk15: 1224a 19314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974903
Row_Buffer_Locality_read = 0.974903
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.699820
Bank_Level_Parallism_Col = 4.303946
Bank_Level_Parallism_Ready = 2.967309
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.212932 

BW Util details:
bwutil = 0.817188 
total_CMD = 24331 
util_bw = 19883 
Wasted_Col = 115 
Wasted_Row = 0 
Idle = 4333 

BW Util Bottlenecks: 
RCDc_limit = 95 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 152 
rwq = 0 
CCDLc_limit_alone = 152 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24331 
n_nop = 4436 
Read = 19883 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 499 
n_pre = 483 
n_ref = 0 
n_req = 19884 
total_req = 19883 

Dual Bus Interface Util: 
issued_total_row = 982 
issued_total_col = 19883 
Row_Bus_Util =  0.040360 
CoL_Bus_Util = 0.817188 
Either_Row_CoL_Bus_Util = 0.817681 
Issued_on_Two_Bus_Simul_Util = 0.039867 
issued_two_Eff = 0.048756 
queue_avg = 46.720112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.7201
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 93): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24331 n_nop=4422 n_act=483 n_pre=468 n_ref_event=0 n_req=19928 n_rd=19886 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8173
n_activity=20004 dram_eff=0.9941
bk0: 1312a 19915i bk1: 1304a 19399i bk2: 1304a 19928i bk3: 1313a 19325i bk4: 1242a 19770i bk5: 1230a 19210i bk6: 1232a 20089i bk7: 1209a 19478i bk8: 1216a 19913i bk9: 1224a 19437i bk10: 1212a 20123i bk11: 1208a 19485i bk12: 1216a 19595i bk13: 1216a 19207i bk14: 1224a 19934i bk15: 1224a 19560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975666
Row_Buffer_Locality_read = 0.975666
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.739752
Bank_Level_Parallism_Col = 4.361096
Bank_Level_Parallism_Ready = 3.022327
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.240314 

BW Util details:
bwutil = 0.817311 
total_CMD = 24331 
util_bw = 19886 
Wasted_Col = 118 
Wasted_Row = 0 
Idle = 4327 

BW Util Bottlenecks: 
RCDc_limit = 137 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 156 
rwq = 0 
CCDLc_limit_alone = 156 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24331 
n_nop = 4422 
Read = 19886 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 483 
n_pre = 468 
n_ref = 0 
n_req = 19928 
total_req = 19886 

Dual Bus Interface Util: 
issued_total_row = 951 
issued_total_col = 19886 
Row_Bus_Util =  0.039086 
CoL_Bus_Util = 0.817311 
Either_Row_CoL_Bus_Util = 0.818257 
Issued_on_Two_Bus_Simul_Util = 0.038141 
issued_two_Eff = 0.046612 
queue_avg = 48.454933 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.4549
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 102): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24331 n_nop=4422 n_act=517 n_pre=502 n_ref_event=0 n_req=19905 n_rd=19890 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8175
n_activity=20004 dram_eff=0.9943
bk0: 1304a 19849i bk1: 1300a 19490i bk2: 1308a 20142i bk3: 1320a 19477i bk4: 1245a 19738i bk5: 1244a 19571i bk6: 1237a 20031i bk7: 1204a 19514i bk8: 1216a 20126i bk9: 1212a 19774i bk10: 1208a 20316i bk11: 1216a 19058i bk12: 1216a 19670i bk13: 1216a 19342i bk14: 1220a 20044i bk15: 1224a 19760i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973961
Row_Buffer_Locality_read = 0.973961
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.663267
Bank_Level_Parallism_Col = 4.263074
Bank_Level_Parallism_Ready = 2.940171
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.237426 

BW Util details:
bwutil = 0.817476 
total_CMD = 24331 
util_bw = 19890 
Wasted_Col = 113 
Wasted_Row = 1 
Idle = 4327 

BW Util Bottlenecks: 
RCDc_limit = 107 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 156 
rwq = 0 
CCDLc_limit_alone = 156 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24331 
n_nop = 4422 
Read = 19890 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 517 
n_pre = 502 
n_ref = 0 
n_req = 19905 
total_req = 19890 

Dual Bus Interface Util: 
issued_total_row = 1019 
issued_total_col = 19890 
Row_Bus_Util =  0.041881 
CoL_Bus_Util = 0.817476 
Either_Row_CoL_Bus_Util = 0.818257 
Issued_on_Two_Bus_Simul_Util = 0.041100 
issued_two_Eff = 0.050229 
queue_avg = 47.698082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.6981
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 88): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24331 n_nop=4429 n_act=525 n_pre=509 n_ref_event=0 n_req=19950 n_rd=19881 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8171
n_activity=20004 dram_eff=0.9939
bk0: 1303a 20010i bk1: 1312a 18968i bk2: 1306a 19994i bk3: 1304a 19252i bk4: 1232a 19898i bk5: 1247a 19261i bk6: 1232a 19812i bk7: 1211a 19648i bk8: 1216a 20189i bk9: 1210a 19490i bk10: 1216a 19597i bk11: 1212a 19003i bk12: 1216a 19393i bk13: 1216a 19297i bk14: 1224a 20109i bk15: 1224a 19592i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973599
Row_Buffer_Locality_read = 0.973599
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.782244
Bank_Level_Parallism_Col = 4.371044
Bank_Level_Parallism_Ready = 3.013732
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.256011 

BW Util details:
bwutil = 0.817106 
total_CMD = 24331 
util_bw = 19881 
Wasted_Col = 123 
Wasted_Row = 0 
Idle = 4327 

BW Util Bottlenecks: 
RCDc_limit = 145 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 155 
rwq = 0 
CCDLc_limit_alone = 155 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24331 
n_nop = 4429 
Read = 19881 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 525 
n_pre = 509 
n_ref = 0 
n_req = 19950 
total_req = 19881 

Dual Bus Interface Util: 
issued_total_row = 1034 
issued_total_col = 19881 
Row_Bus_Util =  0.042497 
CoL_Bus_Util = 0.817106 
Either_Row_CoL_Bus_Util = 0.817969 
Issued_on_Two_Bus_Simul_Util = 0.041634 
issued_two_Eff = 0.050899 
queue_avg = 49.604538 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.6045
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 113): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24331 n_nop=4485 n_act=524 n_pre=508 n_ref_event=0 n_req=19893 n_rd=19823 n_rd_L2_A=0 n_write=0 n_wr_bk=1 bw_util=0.8148
n_activity=20004 dram_eff=0.991
bk0: 1287a 19680i bk1: 1288a 19166i bk2: 1299a 20035i bk3: 1297a 19294i bk4: 1231a 19826i bk5: 1238a 19321i bk6: 1237a 20020i bk7: 1203a 18300i bk8: 1216a 19707i bk9: 1220a 19315i bk10: 1216a 19388i bk11: 1212a 19589i bk12: 1216a 20025i bk13: 1216a 19266i bk14: 1223a 19969i bk15: 1224a 19704i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973574
Row_Buffer_Locality_read = 0.973623
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 4.824785
Bank_Level_Parallism_Col = 4.403630
Bank_Level_Parallism_Ready = 2.999849
write_to_read_ratio_blp_rw_average = 0.016730
GrpLevelPara = 3.278236 

BW Util details:
bwutil = 0.814763 
total_CMD = 24331 
util_bw = 19824 
Wasted_Col = 179 
Wasted_Row = 1 
Idle = 4327 

BW Util Bottlenecks: 
RCDc_limit = 180 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 36 
CCDLc_limit = 193 
rwq = 0 
CCDLc_limit_alone = 192 
WTRc_limit_alone = 8 
RTWc_limit_alone = 36 

Commands details: 
total_CMD = 24331 
n_nop = 4485 
Read = 19823 
Write = 0 
L2_Alloc = 0 
L2_WB = 1 
n_act = 524 
n_pre = 508 
n_ref = 0 
n_req = 19893 
total_req = 19824 

Dual Bus Interface Util: 
issued_total_row = 1032 
issued_total_col = 19824 
Row_Bus_Util =  0.042415 
CoL_Bus_Util = 0.814763 
Either_Row_CoL_Bus_Util = 0.815667 
Issued_on_Two_Bus_Simul_Util = 0.041511 
issued_two_Eff = 0.050892 
queue_avg = 49.505035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.505
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 104): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24331 n_nop=4420 n_act=506 n_pre=490 n_ref_event=0 n_req=19949 n_rd=19892 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8176
n_activity=20004 dram_eff=0.9944
bk0: 1300a 19888i bk1: 1309a 19214i bk2: 1305a 19986i bk3: 1302a 19227i bk4: 1248a 20166i bk5: 1246a 19248i bk6: 1235a 20254i bk7: 1203a 19585i bk8: 1218a 19867i bk9: 1213a 19464i bk10: 1216a 19688i bk11: 1220a 19380i bk12: 1216a 19685i bk13: 1213a 19382i bk14: 1224a 20531i bk15: 1224a 19709i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974568
Row_Buffer_Locality_read = 0.974568
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.694761
Bank_Level_Parallism_Col = 4.303555
Bank_Level_Parallism_Ready = 2.969485
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.222417 

BW Util details:
bwutil = 0.817558 
total_CMD = 24331 
util_bw = 19892 
Wasted_Col = 112 
Wasted_Row = 0 
Idle = 4327 

BW Util Bottlenecks: 
RCDc_limit = 121 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 141 
rwq = 0 
CCDLc_limit_alone = 141 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24331 
n_nop = 4420 
Read = 19892 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 506 
n_pre = 490 
n_ref = 0 
n_req = 19949 
total_req = 19892 

Dual Bus Interface Util: 
issued_total_row = 996 
issued_total_col = 19892 
Row_Bus_Util =  0.040935 
CoL_Bus_Util = 0.817558 
Either_Row_CoL_Bus_Util = 0.818339 
Issued_on_Two_Bus_Simul_Util = 0.040155 
issued_two_Eff = 0.049068 
queue_avg = 46.908962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.909
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 110): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24331 n_nop=4420 n_act=499 n_pre=485 n_ref_event=0 n_req=19935 n_rd=19884 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8172
n_activity=20004 dram_eff=0.994
bk0: 1304a 19981i bk1: 1300a 19391i bk2: 1320a 19971i bk3: 1303a 19407i bk4: 1236a 19857i bk5: 1241a 19358i bk6: 1235a 20080i bk7: 1204a 19910i bk8: 1216a 19833i bk9: 1213a 19325i bk10: 1216a 19860i bk11: 1216a 19222i bk12: 1216a 19568i bk13: 1216a 19331i bk14: 1224a 20226i bk15: 1224a 19735i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974809
Row_Buffer_Locality_read = 0.974809
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.705309
Bank_Level_Parallism_Col = 4.316019
Bank_Level_Parallism_Ready = 2.985516
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.241526 

BW Util details:
bwutil = 0.817229 
total_CMD = 24331 
util_bw = 19884 
Wasted_Col = 119 
Wasted_Row = 1 
Idle = 4327 

BW Util Bottlenecks: 
RCDc_limit = 147 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 135 
rwq = 0 
CCDLc_limit_alone = 135 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24331 
n_nop = 4420 
Read = 19884 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 499 
n_pre = 485 
n_ref = 0 
n_req = 19935 
total_req = 19884 

Dual Bus Interface Util: 
issued_total_row = 984 
issued_total_col = 19884 
Row_Bus_Util =  0.040442 
CoL_Bus_Util = 0.817229 
Either_Row_CoL_Bus_Util = 0.818339 
Issued_on_Two_Bus_Simul_Util = 0.039333 
issued_two_Eff = 0.048064 
queue_avg = 48.951298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.9513
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 101): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24331 n_nop=4411 n_act=499 n_pre=483 n_ref_event=0 n_req=19922 n_rd=19904 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8181
n_activity=20004 dram_eff=0.995
bk0: 1300a 19772i bk1: 1308a 19332i bk2: 1316a 20096i bk3: 1320a 19316i bk4: 1244a 19836i bk5: 1236a 19160i bk6: 1244a 19631i bk7: 1212a 19837i bk8: 1208a 20373i bk9: 1204a 19871i bk10: 1216a 19725i bk11: 1216a 19257i bk12: 1216a 19390i bk13: 1216a 19475i bk14: 1224a 20143i bk15: 1224a 19928i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974931
Row_Buffer_Locality_read = 0.974931
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.701960
Bank_Level_Parallism_Col = 4.306785
Bank_Level_Parallism_Ready = 2.972870
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.235288 

BW Util details:
bwutil = 0.818051 
total_CMD = 24331 
util_bw = 19904 
Wasted_Col = 99 
Wasted_Row = 1 
Idle = 4327 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 127 
rwq = 0 
CCDLc_limit_alone = 127 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24331 
n_nop = 4411 
Read = 19904 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 499 
n_pre = 483 
n_ref = 0 
n_req = 19922 
total_req = 19904 

Dual Bus Interface Util: 
issued_total_row = 982 
issued_total_col = 19904 
Row_Bus_Util =  0.040360 
CoL_Bus_Util = 0.818051 
Either_Row_CoL_Bus_Util = 0.818709 
Issued_on_Two_Bus_Simul_Util = 0.039702 
issued_two_Eff = 0.048494 
queue_avg = 47.885086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.8851
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 92): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24331 n_nop=4422 n_act=491 n_pre=476 n_ref_event=0 n_req=19913 n_rd=19888 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8174
n_activity=20004 dram_eff=0.9942
bk0: 1300a 20033i bk1: 1304a 19034i bk2: 1307a 19946i bk3: 1311a 19515i bk4: 1240a 19706i bk5: 1248a 19319i bk6: 1234a 19851i bk7: 1208a 19552i bk8: 1212a 19701i bk9: 1212a 19380i bk10: 1216a 19585i bk11: 1216a 19255i bk12: 1216a 19790i bk13: 1216a 19442i bk14: 1224a 20216i bk15: 1224a 19685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975266
Row_Buffer_Locality_read = 0.975266
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.757749
Bank_Level_Parallism_Col = 4.363264
Bank_Level_Parallism_Ready = 3.025593
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.237526 

BW Util details:
bwutil = 0.817393 
total_CMD = 24331 
util_bw = 19888 
Wasted_Col = 115 
Wasted_Row = 1 
Idle = 4327 

BW Util Bottlenecks: 
RCDc_limit = 112 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 151 
rwq = 0 
CCDLc_limit_alone = 151 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24331 
n_nop = 4422 
Read = 19888 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 491 
n_pre = 476 
n_ref = 0 
n_req = 19913 
total_req = 19888 

Dual Bus Interface Util: 
issued_total_row = 967 
issued_total_col = 19888 
Row_Bus_Util =  0.039744 
CoL_Bus_Util = 0.817393 
Either_Row_CoL_Bus_Util = 0.818257 
Issued_on_Two_Bus_Simul_Util = 0.038880 
issued_two_Eff = 0.047516 
queue_avg = 48.670338 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.6703
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 86): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24331 n_nop=4433 n_act=524 n_pre=508 n_ref_event=0 n_req=19949 n_rd=19881 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8171
n_activity=20004 dram_eff=0.9939
bk0: 1304a 20036i bk1: 1309a 19219i bk2: 1305a 20168i bk3: 1302a 19434i bk4: 1244a 19892i bk5: 1243a 19268i bk6: 1229a 20040i bk7: 1203a 19800i bk8: 1212a 20259i bk9: 1214a 19573i bk10: 1216a 19500i bk11: 1220a 18774i bk12: 1216a 19313i bk13: 1216a 19132i bk14: 1224a 20535i bk15: 1224a 19763i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973648
Row_Buffer_Locality_read = 0.973648
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.722606
Bank_Level_Parallism_Col = 4.306200
Bank_Level_Parallism_Ready = 2.971531
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.256900 

BW Util details:
bwutil = 0.817106 
total_CMD = 24331 
util_bw = 19881 
Wasted_Col = 121 
Wasted_Row = 2 
Idle = 4327 

BW Util Bottlenecks: 
RCDc_limit = 115 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 145 
rwq = 0 
CCDLc_limit_alone = 145 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24331 
n_nop = 4433 
Read = 19881 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 524 
n_pre = 508 
n_ref = 0 
n_req = 19949 
total_req = 19881 

Dual Bus Interface Util: 
issued_total_row = 1032 
issued_total_col = 19881 
Row_Bus_Util =  0.042415 
CoL_Bus_Util = 0.817106 
Either_Row_CoL_Bus_Util = 0.817804 
Issued_on_Two_Bus_Simul_Util = 0.041716 
issued_two_Eff = 0.051010 
queue_avg = 50.180634 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.1806
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 67): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24331 n_nop=4420 n_act=507 n_pre=492 n_ref_event=0 n_req=19942 n_rd=19900 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8179
n_activity=20004 dram_eff=0.9948
bk0: 1308a 20264i bk1: 1311a 19215i bk2: 1316a 20039i bk3: 1316a 19420i bk4: 1242a 19748i bk5: 1235a 19477i bk6: 1232a 20197i bk7: 1220a 19629i bk8: 1208a 19734i bk9: 1204a 19859i bk10: 1216a 20243i bk11: 1216a 19574i bk12: 1216a 19770i bk13: 1216a 19324i bk14: 1224a 20317i bk15: 1220a 19975i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974476
Row_Buffer_Locality_read = 0.974476
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.619626
Bank_Level_Parallism_Col = 4.221778
Bank_Level_Parallism_Ready = 2.905477
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.196830 

BW Util details:
bwutil = 0.817887 
total_CMD = 24331 
util_bw = 19900 
Wasted_Col = 104 
Wasted_Row = 0 
Idle = 4327 

BW Util Bottlenecks: 
RCDc_limit = 95 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 142 
rwq = 0 
CCDLc_limit_alone = 142 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24331 
n_nop = 4420 
Read = 19900 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 507 
n_pre = 492 
n_ref = 0 
n_req = 19942 
total_req = 19900 

Dual Bus Interface Util: 
issued_total_row = 999 
issued_total_col = 19900 
Row_Bus_Util =  0.041059 
CoL_Bus_Util = 0.817887 
Either_Row_CoL_Bus_Util = 0.818339 
Issued_on_Two_Bus_Simul_Util = 0.040607 
issued_two_Eff = 0.049621 
queue_avg = 48.065800 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.0658
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 95): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24331 n_nop=4444 n_act=514 n_pre=498 n_ref_event=0 n_req=19936 n_rd=19867 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8165
n_activity=20004 dram_eff=0.9932
bk0: 1304a 19931i bk1: 1304a 19451i bk2: 1306a 20084i bk3: 1300a 19357i bk4: 1226a 19894i bk5: 1242a 19474i bk6: 1227a 20147i bk7: 1237a 19735i bk8: 1216a 19875i bk9: 1201a 19109i bk10: 1216a 19919i bk11: 1208a 19617i bk12: 1216a 19654i bk13: 1216a 19246i bk14: 1224a 20229i bk15: 1224a 19775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974134
Row_Buffer_Locality_read = 0.974134
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.682364
Bank_Level_Parallism_Col = 4.279458
Bank_Level_Parallism_Ready = 2.954850
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.222017 

BW Util details:
bwutil = 0.816530 
total_CMD = 24331 
util_bw = 19867 
Wasted_Col = 137 
Wasted_Row = 0 
Idle = 4327 

BW Util Bottlenecks: 
RCDc_limit = 131 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 185 
rwq = 0 
CCDLc_limit_alone = 185 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24331 
n_nop = 4444 
Read = 19867 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 514 
n_pre = 498 
n_ref = 0 
n_req = 19936 
total_req = 19867 

Dual Bus Interface Util: 
issued_total_row = 1012 
issued_total_col = 19867 
Row_Bus_Util =  0.041593 
CoL_Bus_Util = 0.816530 
Either_Row_CoL_Bus_Util = 0.817352 
Issued_on_Two_Bus_Simul_Util = 0.040771 
issued_two_Eff = 0.049882 
queue_avg = 49.966873 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.9669
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 86): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24331 n_nop=4423 n_act=495 n_pre=480 n_ref_event=0 n_req=19942 n_rd=19886 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8173
n_activity=20004 dram_eff=0.9941
bk0: 1304a 19881i bk1: 1300a 19222i bk2: 1317a 19993i bk3: 1304a 19360i bk4: 1242a 19550i bk5: 1243a 19015i bk6: 1233a 19579i bk7: 1222a 19728i bk8: 1218a 19936i bk9: 1206a 19286i bk10: 1213a 19722i bk11: 1208a 19506i bk12: 1216a 19721i bk13: 1216a 19086i bk14: 1224a 20212i bk15: 1220a 19978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975064
Row_Buffer_Locality_read = 0.975064
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.769396
Bank_Level_Parallism_Col = 4.382181
Bank_Level_Parallism_Ready = 3.028161
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.252187 

BW Util details:
bwutil = 0.817311 
total_CMD = 24331 
util_bw = 19886 
Wasted_Col = 117 
Wasted_Row = 1 
Idle = 4327 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 134 
rwq = 0 
CCDLc_limit_alone = 134 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24331 
n_nop = 4423 
Read = 19886 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 495 
n_pre = 480 
n_ref = 0 
n_req = 19942 
total_req = 19886 

Dual Bus Interface Util: 
issued_total_row = 975 
issued_total_col = 19886 
Row_Bus_Util =  0.040072 
CoL_Bus_Util = 0.817311 
Either_Row_CoL_Bus_Util = 0.818215 
Issued_on_Two_Bus_Simul_Util = 0.039168 
issued_two_Eff = 0.047870 
queue_avg = 48.829437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.8294
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 66): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24331 n_nop=4424 n_act=501 n_pre=485 n_ref_event=0 n_req=19946 n_rd=19889 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8174
n_activity=20004 dram_eff=0.9943
bk0: 1312a 20118i bk1: 1312a 19241i bk2: 1317a 20009i bk3: 1306a 19544i bk4: 1233a 20285i bk5: 1239a 19409i bk6: 1221a 19905i bk7: 1219a 19649i bk8: 1217a 20156i bk9: 1205a 19569i bk10: 1216a 19699i bk11: 1212a 19312i bk12: 1216a 19835i bk13: 1216a 19057i bk14: 1224a 20035i bk15: 1224a 19713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974814
Row_Buffer_Locality_read = 0.974814
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.681514
Bank_Level_Parallism_Col = 4.281758
Bank_Level_Parallism_Ready = 2.948162
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.206919 

BW Util details:
bwutil = 0.817435 
total_CMD = 24331 
util_bw = 19889 
Wasted_Col = 115 
Wasted_Row = 0 
Idle = 4327 

BW Util Bottlenecks: 
RCDc_limit = 126 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 151 
rwq = 0 
CCDLc_limit_alone = 151 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24331 
n_nop = 4424 
Read = 19889 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 501 
n_pre = 485 
n_ref = 0 
n_req = 19946 
total_req = 19889 

Dual Bus Interface Util: 
issued_total_row = 986 
issued_total_col = 19889 
Row_Bus_Util =  0.040524 
CoL_Bus_Util = 0.817435 
Either_Row_CoL_Bus_Util = 0.818174 
Issued_on_Two_Bus_Simul_Util = 0.039785 
issued_two_Eff = 0.048626 
queue_avg = 48.828735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.8287
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 94): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24331 n_nop=4440 n_act=505 n_pre=489 n_ref_event=0 n_req=19883 n_rd=19875 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8169
n_activity=20004 dram_eff=0.9936
bk0: 1304a 19935i bk1: 1304a 19125i bk2: 1310a 20052i bk3: 1304a 19185i bk4: 1248a 20048i bk5: 1248a 19491i bk6: 1236a 20367i bk7: 1204a 19986i bk8: 1216a 20275i bk9: 1200a 20048i bk10: 1216a 20147i bk11: 1208a 19530i bk12: 1216a 20015i bk13: 1216a 19137i bk14: 1221a 20291i bk15: 1224a 19658i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974592
Row_Buffer_Locality_read = 0.974592
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.593132
Bank_Level_Parallism_Col = 4.186245
Bank_Level_Parallism_Ready = 2.871899
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.159167 

BW Util details:
bwutil = 0.816859 
total_CMD = 24331 
util_bw = 19875 
Wasted_Col = 106 
Wasted_Row = 23 
Idle = 4327 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 143 
rwq = 0 
CCDLc_limit_alone = 143 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24331 
n_nop = 4440 
Read = 19875 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 505 
n_pre = 489 
n_ref = 0 
n_req = 19883 
total_req = 19875 

Dual Bus Interface Util: 
issued_total_row = 994 
issued_total_col = 19875 
Row_Bus_Util =  0.040853 
CoL_Bus_Util = 0.816859 
Either_Row_CoL_Bus_Util = 0.817517 
Issued_on_Two_Bus_Simul_Util = 0.040196 
issued_two_Eff = 0.049168 
queue_avg = 47.149563 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.1496

========= L2 cache stats =========
L2_cache_bank[0]: Access = 11529, Miss = 10159, Miss_rate = 0.881, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[1]: Access = 11620, Miss = 10149, Miss_rate = 0.873, Pending_hits = 48, Reservation_fails = 0
L2_cache_bank[2]: Access = 11494, Miss = 10168, Miss_rate = 0.885, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[3]: Access = 11663, Miss = 10185, Miss_rate = 0.873, Pending_hits = 46, Reservation_fails = 0
L2_cache_bank[4]: Access = 11436, Miss = 10166, Miss_rate = 0.889, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[5]: Access = 11607, Miss = 10163, Miss_rate = 0.876, Pending_hits = 46, Reservation_fails = 0
L2_cache_bank[6]: Access = 11429, Miss = 10130, Miss_rate = 0.886, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[7]: Access = 11594, Miss = 10168, Miss_rate = 0.877, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[8]: Access = 11431, Miss = 10163, Miss_rate = 0.889, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[9]: Access = 11606, Miss = 10152, Miss_rate = 0.875, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[10]: Access = 11462, Miss = 10099, Miss_rate = 0.881, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[11]: Access = 11683, Miss = 10155, Miss_rate = 0.869, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[12]: Access = 11387, Miss = 10150, Miss_rate = 0.891, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[13]: Access = 11615, Miss = 10169, Miss_rate = 0.876, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[14]: Access = 11404, Miss = 10129, Miss_rate = 0.888, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[15]: Access = 11568, Miss = 10162, Miss_rate = 0.878, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[16]: Access = 11413, Miss = 10168, Miss_rate = 0.891, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[17]: Access = 11574, Miss = 10212, Miss_rate = 0.882, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[18]: Access = 11483, Miss = 10153, Miss_rate = 0.884, Pending_hits = 46, Reservation_fails = 0
L2_cache_bank[19]: Access = 11559, Miss = 10153, Miss_rate = 0.878, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[20]: Access = 11441, Miss = 10161, Miss_rate = 0.888, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[21]: Access = 11612, Miss = 10128, Miss_rate = 0.872, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[22]: Access = 11476, Miss = 10180, Miss_rate = 0.887, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[23]: Access = 11571, Miss = 10167, Miss_rate = 0.879, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[24]: Access = 11900, Miss = 10138, Miss_rate = 0.852, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[25]: Access = 11481, Miss = 10131, Miss_rate = 0.882, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[26]: Access = 11824, Miss = 10152, Miss_rate = 0.859, Pending_hits = 50, Reservation_fails = 0
L2_cache_bank[27]: Access = 11548, Miss = 10146, Miss_rate = 0.879, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[28]: Access = 11751, Miss = 10179, Miss_rate = 0.866, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[29]: Access = 11600, Miss = 10144, Miss_rate = 0.874, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[30]: Access = 11822, Miss = 10192, Miss_rate = 0.862, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[31]: Access = 11592, Miss = 10148, Miss_rate = 0.875, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[32]: Access = 11766, Miss = 10140, Miss_rate = 0.862, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[33]: Access = 11605, Miss = 10160, Miss_rate = 0.875, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[34]: Access = 11728, Miss = 10142, Miss_rate = 0.865, Pending_hits = 46, Reservation_fails = 0
L2_cache_bank[35]: Access = 11564, Miss = 10132, Miss_rate = 0.876, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[36]: Access = 11675, Miss = 10160, Miss_rate = 0.870, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[37]: Access = 11592, Miss = 10155, Miss_rate = 0.876, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[38]: Access = 11725, Miss = 10123, Miss_rate = 0.863, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[39]: Access = 11668, Miss = 10145, Miss_rate = 0.869, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[40]: Access = 11725, Miss = 10159, Miss_rate = 0.866, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[41]: Access = 11591, Miss = 10177, Miss_rate = 0.878, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[42]: Access = 11758, Miss = 10177, Miss_rate = 0.866, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[43]: Access = 11578, Miss = 10183, Miss_rate = 0.880, Pending_hits = 35, Reservation_fails = 2
L2_cache_bank[44]: Access = 11719, Miss = 10178, Miss_rate = 0.869, Pending_hits = 50, Reservation_fails = 0
L2_cache_bank[45]: Access = 11603, Miss = 10158, Miss_rate = 0.875, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[46]: Access = 11562, Miss = 10169, Miss_rate = 0.880, Pending_hits = 56, Reservation_fails = 0
L2_cache_bank[47]: Access = 11537, Miss = 10138, Miss_rate = 0.879, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[48]: Access = 11584, Miss = 10163, Miss_rate = 0.877, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[49]: Access = 11568, Miss = 10151, Miss_rate = 0.878, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[50]: Access = 11609, Miss = 10160, Miss_rate = 0.875, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[51]: Access = 11468, Miss = 10141, Miss_rate = 0.884, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[52]: Access = 11627, Miss = 10172, Miss_rate = 0.875, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[53]: Access = 11502, Miss = 10155, Miss_rate = 0.883, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[54]: Access = 11587, Miss = 10171, Miss_rate = 0.878, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[55]: Access = 11524, Miss = 10126, Miss_rate = 0.879, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[56]: Access = 11560, Miss = 10153, Miss_rate = 0.878, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[57]: Access = 11549, Miss = 10147, Miss_rate = 0.879, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[58]: Access = 11648, Miss = 10184, Miss_rate = 0.874, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[59]: Access = 11443, Miss = 10111, Miss_rate = 0.884, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[60]: Access = 11683, Miss = 10169, Miss_rate = 0.870, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[61]: Access = 11413, Miss = 10106, Miss_rate = 0.885, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[62]: Access = 11582, Miss = 10172, Miss_rate = 0.878, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[63]: Access = 11561, Miss = 10098, Miss_rate = 0.873, Pending_hits = 22, Reservation_fails = 0
L2_total_cache_accesses = 741479
L2_total_cache_misses = 649894
L2_total_cache_miss_rate = 0.8765
L2_total_cache_pending_hits = 2485
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 89100
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2485
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 160308
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 480786
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1913
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6887
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 732679
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8800
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.307

icnt_total_pkts_mem_to_simt=736245
icnt_total_pkts_simt_to_mem=745956
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 745956
Req_Network_cycles = 32404
Req_Network_injected_packets_per_cycle =      23.0205 
Req_Network_conflicts_per_cycle =      13.3513
Req_Network_conflicts_per_cycle_util =      16.0532
Req_Bank_Level_Parallism =      27.6741
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       7.1000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =      10.8109

Reply_Network_injected_packets_num = 736302
Reply_Network_cycles = 32404
Reply_Network_injected_packets_per_cycle =       22.7226
Reply_Network_conflicts_per_cycle =        8.2208
Reply_Network_conflicts_per_cycle_util =      10.0141
Reply_Bank_Level_Parallism =      27.6785
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.8834
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2840
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 27 sec (327 sec)
gpgpu_simulation_rate = 116787 (inst/sec)
gpgpu_simulation_rate = 99 (cycle/sec)
gpgpu_silicon_slowdown = 11434343x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: ** break due to reaching the maximum cycles (or instructions) **
GPGPU-Sim: *** exit detected ***
