Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Thu Sep 13 15:18:22 2018
| Host         : surya-HP-Pavilion-Power-Laptop-15-cb0xx running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_utilization -hierarchical -file .//fpga/mkfpu_convert_sp_dp_single/syn_area.txt
| Design       : FIFO2
| Device       : 7a100tcsg324-1
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------+--------+------------+------------+---------+------+-----+--------+--------+--------------+
| Instance | Module | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+----------+--------+------------+------------+---------+------+-----+--------+--------+--------------+
| FIFO2    |  (top) |          5 |          5 |       0 |    0 |   4 |      0 |      0 |            0 |
+----------+--------+------------+------------+---------+------+-----+--------+--------+--------------+


