{:input (genetic.crossover/dumb-crossover 1448573357 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))) (genetic.mutation/change-constant-value 949524033 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_6_8_:missing , \\wire:missing_edge , wire2_14, wire3_29, \\wire21_:missing_30_31 , \\wire23_:missing_31 , wire24_38, wire25_29);\n  wire \\:missing_edge ;\n  input \\wire0_6_8_:missing ;\n  wire \\wire0_6_8_:missing ;\n  wire \\wire11_:missing_15 ;\n  wire \\wire12_:missing ;\n  wire wire17;\n  wire wire18;\n  wire wire19;\n  input \\wire21_:missing_30_31 ;\n  wire \\wire21_:missing_30_31 ;\n  input \\wire23_:missing_31 ;\n  wire \\wire23_:missing_31 ;\n  output wire24_38;\n  wire wire24_38;\n  output wire25_29;\n  wire wire25_29;\n  wire \\wire26_:missing ;\n  wire wire27_29;\n  wire wire27_32;\n  wire wire28_37;\n  wire wire29_42;\n  wire wire29_43;\n  input wire2_14;\n  wire wire2_14;\n  wire \\wire33_:missing_37 ;\n  wire \\wire34_:missing ;\n  wire wire35;\n  wire wire35_11;\n  wire wire35_15;\n  wire wire35_32;\n  wire wire35_33;\n  wire \\wire35_36_40_41_:missing ;\n  wire \\wire35_7_:missing_10 ;\n  wire wire35_9;\n  wire \\wire35_:missing_16_17_18 ;\n  wire \\wire35_:missing_39 ;\n  wire wire36;\n  wire wire38_43;\n  output wire3_29;\n  wire wire3_29;\n  wire wire4_29;\n  wire wire4_9;\n  wire wire5_19;\n  wire \\wire5_29_:missing ;\n  wire wire6_7;\n  wire wire7_13;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_10 ;\n  wire \\wire:missing_11 ;\n  wire \\wire:missing_12_13 ;\n  wire \\wire:missing_12_14 ;\n  wire \\wire:missing_20 ;\n  wire \\wire:missing_29 ;\n  wire \\wire:missing_29_20 ;\n  wire \\wire:missing_31 ;\n  wire \\wire:missing_33 ;\n  wire \\wire:missing_34_6 ;\n  wire \\wire:missing_8 ;\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire4_9 = 2'h1 >> wire4_29;\n  assign wire17 = 2'hx >> \\wire35_:missing_16_17_18 ;\n  assign \\wire26_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign wire27_32 = 2'h1 >> wire27_29;\n  assign wire5_19 = 2'h1 >> \\wire5_29_:missing ;\n  assign wire28_37 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_29  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , \\wire21_:missing_30_31  };\n  assign \\wire:missing_31  = 4'h8 >> { \\wire23_:missing_31 , \\wire21_:missing_30_31  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire27_32, wire35_32 };\n  assign \\wire:missing_33  = 4'h6 >> { wire35_33, \\wire33_:missing_37  };\n  assign \\wire34_:missing  = 4'h8 >> { \\wire:missing_34_6 , \\wire:missing_edge  };\n  assign wire6_7 = 4'h6 >> { \\wire:missing_edge , \\wire0_6_8_:missing  };\n  assign \\wire:missing_edge  = 2'hx >> \\wire35_36_40_41_:missing ;\n  assign wire7_13 = 4'h6 >> { \\wire35_7_:missing_10 , wire6_7 };\n  assign \\wire:missing_8  = 4'h8 >> { \\wire:missing_edge , \\wire0_6_8_:missing  };\n  assign \\wire9_:missing  = 4'h8 >> { wire4_9, wire35_9 };\n  assign \\wire:missing_10  = 4'h8 >> { \\wire35_7_:missing_10 , \\wire:missing_edge  };\n  assign \\wire:missing_11  = 4'h6 >> { wire35_11, \\wire11_:missing_15  };\n  assign \\wire12_:missing  = 4'h8 >> { \\wire:missing_12_14 , \\wire:missing_12_13  };\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire38_43 = wire29_43;\n  assign \\wire:missing_edge  = wire29_42;\n  assign \\wire:missing_edge  = \\wire35_36_40_41_:missing ;\n  assign \\wire:missing_edge  = \\wire35_:missing_39 ;\n  assign wire24_38 = wire38_43;\n  assign \\wire33_:missing_37  = wire28_37;\n  assign wire36 = \\wire35_36_40_41_:missing ;\n  assign \\wire35_7_:missing_10  = wire35;\n  assign \\wire:missing_20  = \\wire:missing_29_20 ;\n  assign wire19 = wire5_19;\n  assign wire18 = \\wire35_:missing_16_17_18 ;\n  assign \\wire:missing_edge  = \\wire35_:missing_16_17_18 ;\n  assign \\wire11_:missing_15  = wire35_15;\n  assign \\wire:missing_12_14  = wire2_14;\n  assign \\wire:missing_12_13  = wire7_13;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/69D32788.v:3.1-101.10\" *)\nmodule postsynth(\\wire0_6_8_:missing , \\wire:missing_edge , wire2_14, wire3_29, \\wire21_:missing_30_31 , \\wire23_:missing_31 , wire24_38, wire25_29);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/69D32788.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/69D32788.v:5.9-5.28\" *)\n  input \\wire0_6_8_:missing ;\n  wire \\wire0_6_8_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/69D32788.v:10.8-10.14\" *)\n  (* unused_bits = \"0\" *)\n  wire wire18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/69D32788.v:12.9-12.31\" *)\n  input \\wire21_:missing_30_31 ;\n  wire \\wire21_:missing_30_31 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/69D32788.v:14.9-14.28\" *)\n  input \\wire23_:missing_31 ;\n  wire \\wire23_:missing_31 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/69D32788.v:16.10-16.19\" *)\n  output wire24_38;\n  wire wire24_38;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/69D32788.v:18.10-18.19\" *)\n  output wire25_29;\n  wire wire25_29;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/69D32788.v:24.8-24.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire29_42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/69D32788.v:25.8-25.17\" *)\n  wire wire29_43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/69D32788.v:26.9-26.17\" *)\n  input wire2_14;\n  wire wire2_14;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/69D32788.v:35.8-35.33\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire35_36_40_41_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/69D32788.v:38.8-38.33\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire35_:missing_16_17_18 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/69D32788.v:39.8-39.27\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire35_:missing_39 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/69D32788.v:40.8-40.14\" *)\n  (* unused_bits = \"0\" *)\n  wire wire36;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/69D32788.v:41.8-41.17\" *)\n  wire wire38_43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/69D32788.v:42.10-42.18\" *)\n  output wire3_29;\n  wire wire3_29;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/69D32788.v:54.8-54.27\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_12_14 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/69D32788.v:62.9-62.27\" *)\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire18 = \\wire:missing_edge ;\n  assign wire24_38 = 1'hx;\n  assign wire25_29 = 1'hx;\n  assign wire29_42 = \\wire:missing_edge ;\n  assign wire29_43 = 1'hx;\n  assign \\wire35_36_40_41_:missing  = \\wire:missing_edge ;\n  assign \\wire35_:missing_16_17_18  = \\wire:missing_edge ;\n  assign \\wire35_:missing_39  = \\wire:missing_edge ;\n  assign wire36 = \\wire:missing_edge ;\n  assign wire38_43 = 1'hx;\n  assign wire3_29 = 1'hx;\n  assign \\wire:missing_12_14  = wire2_14;\nendmodule\n", :proof {:exit 2, :out "SBY  2:09:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf_dqsw93] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf_dqsw93/src/top.v'.\nSBY  2:09:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf_dqsw93] Copy '/tmp/fuzzmount2DDF5D8C/69D32788.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf_dqsw93/src/69D32788.v'.\nSBY  2:09:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf_dqsw93] Copy '/tmp/fuzzmount2DDF5D8C/69D32788.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf_dqsw93/src/69D32788.post.v'.\nSBY  2:09:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf_dqsw93] engine_0: abc pdr\nSBY  2:09:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf_dqsw93] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf_dqsw93/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:09:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf_dqsw93] base: Warning: Wire presynth.\\wire3_29 is used but has no driver.\nSBY  2:09:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf_dqsw93] base: Warning: Wire presynth.\\wire25_29 is used but has no driver.\nSBY  2:09:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf_dqsw93] base: Warning: Wire presynth.\\wire24_38 is used but has no driver.\nSBY  2:09:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf_dqsw93] base: finished (returncode=0)\nSBY  2:09:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf_dqsw93] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf_dqsw93/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:09:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf_dqsw93] aig: Warning: Wire presynth.\\wire3_29 is used but has no driver.\nSBY  2:09:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf_dqsw93] aig: Warning: Wire presynth.\\wire25_29 is used but has no driver.\nSBY  2:09:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf_dqsw93] aig: Warning: Wire presynth.\\wire24_38 is used but has no driver.\nSBY  2:09:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf_dqsw93] aig: finished (returncode=0)\nSBY  2:09:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf_dqsw93] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf_dqsw93; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:09:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf_dqsw93] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:09:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf_dqsw93] engine_0: Warning: The network has no constraints.\nSBY  2:09:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf_dqsw93] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:09:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf_dqsw93] engine_0: finished (returncode=0)\nSBY  2:09:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf_dqsw93] engine_0: Status returned by engine: FAIL\nSBY  2:09:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf_dqsw93] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:06 (6)\nSBY  2:09:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf_dqsw93] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:09:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf_dqsw93] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:09:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf_dqsw93] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf_dqsw93'.\nSBY  2:09:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf_dqsw93] DONE (FAIL, rc=2)\n", :err ""}}}