<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/home/runner/.cargo/registry/src/index.crates.io-1949cf8c6b5b557f/rp2040-pac-0.6.0/src/xip_ctrl/ctrl.rs`."><title>ctrl.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-ca0dd0c4.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="rp2040_pac" data-themes="" data-resource-suffix="" data-rustdoc-version="1.93.1 (01f6ddf75 2026-02-11)" data-channel="1.93.1" data-search-js="search-9e2438ea.js" data-stringdex-js="stringdex-a3946164.js" data-settings-js="settings-c38705f0.js" ><script src="../../../static.files/storage-e2aeef58.js"></script><script defer src="../../../static.files/src-script-813739b1.js"></script><script defer src="../../../src-files.js"></script><script defer src="../../../static.files/main-a410ff4d.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">rp2040_pac/xip_ctrl/</div>ctrl.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-3"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="attr">#[doc = <span class="string">"Register `CTRL` reader"</span>]
<a href=#2 id=2 data-nosnippet>2</a></span><span class="kw">pub type </span>R = <span class="kw">crate</span>::R&lt;CTRL_SPEC&gt;;
<a href=#3 id=3 data-nosnippet>3</a><span class="attr">#[doc = <span class="string">"Register `CTRL` writer"</span>]
<a href=#4 id=4 data-nosnippet>4</a></span><span class="kw">pub type </span>W = <span class="kw">crate</span>::W&lt;CTRL_SPEC&gt;;
<a href=#5 id=5 data-nosnippet>5</a><span class="attr">#[doc = <span class="string">"Field `EN` reader - When 1, enable the cache. When the cache is disabled, all XIP accesses  
<a href=#6 id=6 data-nosnippet>6</a> will go straight to the flash, without querying the cache. When enabled,  
<a href=#7 id=7 data-nosnippet>7</a> cacheable XIP accesses will query the cache, and the flash will  
<a href=#8 id=8 data-nosnippet>8</a> not be accessed if the tag matches and the valid bit is set.  
<a href=#9 id=9 data-nosnippet>9</a>
<a href=#10 id=10 data-nosnippet>10</a> If the cache is enabled, cache-as-SRAM accesses have no effect on the  
<a href=#11 id=11 data-nosnippet>11</a> cache data RAM, and will produce a bus error response."</span>]
<a href=#12 id=12 data-nosnippet>12</a></span><span class="kw">pub type </span>EN_R = <span class="kw">crate</span>::BitReader;
<a href=#13 id=13 data-nosnippet>13</a><span class="attr">#[doc = <span class="string">"Field `EN` writer - When 1, enable the cache. When the cache is disabled, all XIP accesses  
<a href=#14 id=14 data-nosnippet>14</a> will go straight to the flash, without querying the cache. When enabled,  
<a href=#15 id=15 data-nosnippet>15</a> cacheable XIP accesses will query the cache, and the flash will  
<a href=#16 id=16 data-nosnippet>16</a> not be accessed if the tag matches and the valid bit is set.  
<a href=#17 id=17 data-nosnippet>17</a>
<a href=#18 id=18 data-nosnippet>18</a> If the cache is enabled, cache-as-SRAM accesses have no effect on the  
<a href=#19 id=19 data-nosnippet>19</a> cache data RAM, and will produce a bus error response."</span>]
<a href=#20 id=20 data-nosnippet>20</a></span><span class="kw">pub type </span>EN_W&lt;<span class="lifetime">'a</span>, REG&gt; = <span class="kw">crate</span>::BitWriter&lt;<span class="lifetime">'a</span>, REG&gt;;
<a href=#21 id=21 data-nosnippet>21</a><span class="attr">#[doc = <span class="string">"Field `ERR_BADWRITE` reader - When 1, writes to any alias other than 0x0 (caching, allocating)  
<a href=#22 id=22 data-nosnippet>22</a> will produce a bus fault. When 0, these writes are silently ignored.  
<a href=#23 id=23 data-nosnippet>23</a> In either case, writes to the 0x0 alias will deallocate on tag match,  
<a href=#24 id=24 data-nosnippet>24</a> as usual."</span>]
<a href=#25 id=25 data-nosnippet>25</a></span><span class="kw">pub type </span>ERR_BADWRITE_R = <span class="kw">crate</span>::BitReader;
<a href=#26 id=26 data-nosnippet>26</a><span class="attr">#[doc = <span class="string">"Field `ERR_BADWRITE` writer - When 1, writes to any alias other than 0x0 (caching, allocating)  
<a href=#27 id=27 data-nosnippet>27</a> will produce a bus fault. When 0, these writes are silently ignored.  
<a href=#28 id=28 data-nosnippet>28</a> In either case, writes to the 0x0 alias will deallocate on tag match,  
<a href=#29 id=29 data-nosnippet>29</a> as usual."</span>]
<a href=#30 id=30 data-nosnippet>30</a></span><span class="kw">pub type </span>ERR_BADWRITE_W&lt;<span class="lifetime">'a</span>, REG&gt; = <span class="kw">crate</span>::BitWriter&lt;<span class="lifetime">'a</span>, REG&gt;;
<a href=#31 id=31 data-nosnippet>31</a><span class="attr">#[doc = <span class="string">"Field `POWER_DOWN` reader - When 1, the cache memories are powered down. They retain state,  
<a href=#32 id=32 data-nosnippet>32</a> but can not be accessed. This reduces static power dissipation.  
<a href=#33 id=33 data-nosnippet>33</a> Writing 1 to this bit forces CTRL_EN to 0, i.e. the cache cannot  
<a href=#34 id=34 data-nosnippet>34</a> be enabled when powered down.  
<a href=#35 id=35 data-nosnippet>35</a> Cache-as-SRAM accesses will produce a bus error response when  
<a href=#36 id=36 data-nosnippet>36</a> the cache is powered down."</span>]
<a href=#37 id=37 data-nosnippet>37</a></span><span class="kw">pub type </span>POWER_DOWN_R = <span class="kw">crate</span>::BitReader;
<a href=#38 id=38 data-nosnippet>38</a><span class="attr">#[doc = <span class="string">"Field `POWER_DOWN` writer - When 1, the cache memories are powered down. They retain state,  
<a href=#39 id=39 data-nosnippet>39</a> but can not be accessed. This reduces static power dissipation.  
<a href=#40 id=40 data-nosnippet>40</a> Writing 1 to this bit forces CTRL_EN to 0, i.e. the cache cannot  
<a href=#41 id=41 data-nosnippet>41</a> be enabled when powered down.  
<a href=#42 id=42 data-nosnippet>42</a> Cache-as-SRAM accesses will produce a bus error response when  
<a href=#43 id=43 data-nosnippet>43</a> the cache is powered down."</span>]
<a href=#44 id=44 data-nosnippet>44</a></span><span class="kw">pub type </span>POWER_DOWN_W&lt;<span class="lifetime">'a</span>, REG&gt; = <span class="kw">crate</span>::BitWriter&lt;<span class="lifetime">'a</span>, REG&gt;;
<a href=#45 id=45 data-nosnippet>45</a><span class="kw">impl </span>R {
<a href=#46 id=46 data-nosnippet>46</a>    <span class="attr">#[doc = <span class="string">"Bit 0 - When 1, enable the cache. When the cache is disabled, all XIP accesses  
<a href=#47 id=47 data-nosnippet>47</a> will go straight to the flash, without querying the cache. When enabled,  
<a href=#48 id=48 data-nosnippet>48</a> cacheable XIP accesses will query the cache, and the flash will  
<a href=#49 id=49 data-nosnippet>49</a> not be accessed if the tag matches and the valid bit is set.  
<a href=#50 id=50 data-nosnippet>50</a>
<a href=#51 id=51 data-nosnippet>51</a> If the cache is enabled, cache-as-SRAM accesses have no effect on the  
<a href=#52 id=52 data-nosnippet>52</a> cache data RAM, and will produce a bus error response."</span>]
<a href=#53 id=53 data-nosnippet>53</a>    #[inline(always)]
<a href=#54 id=54 data-nosnippet>54</a>    </span><span class="kw">pub fn </span>en(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; EN_R {
<a href=#55 id=55 data-nosnippet>55</a>        EN_R::new((<span class="self">self</span>.bits &amp; <span class="number">1</span>) != <span class="number">0</span>)
<a href=#56 id=56 data-nosnippet>56</a>    }
<a href=#57 id=57 data-nosnippet>57</a>    <span class="attr">#[doc = <span class="string">"Bit 1 - When 1, writes to any alias other than 0x0 (caching, allocating)  
<a href=#58 id=58 data-nosnippet>58</a> will produce a bus fault. When 0, these writes are silently ignored.  
<a href=#59 id=59 data-nosnippet>59</a> In either case, writes to the 0x0 alias will deallocate on tag match,  
<a href=#60 id=60 data-nosnippet>60</a> as usual."</span>]
<a href=#61 id=61 data-nosnippet>61</a>    #[inline(always)]
<a href=#62 id=62 data-nosnippet>62</a>    </span><span class="kw">pub fn </span>err_badwrite(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; ERR_BADWRITE_R {
<a href=#63 id=63 data-nosnippet>63</a>        ERR_BADWRITE_R::new(((<span class="self">self</span>.bits &gt;&gt; <span class="number">1</span>) &amp; <span class="number">1</span>) != <span class="number">0</span>)
<a href=#64 id=64 data-nosnippet>64</a>    }
<a href=#65 id=65 data-nosnippet>65</a>    <span class="attr">#[doc = <span class="string">"Bit 3 - When 1, the cache memories are powered down. They retain state,  
<a href=#66 id=66 data-nosnippet>66</a> but can not be accessed. This reduces static power dissipation.  
<a href=#67 id=67 data-nosnippet>67</a> Writing 1 to this bit forces CTRL_EN to 0, i.e. the cache cannot  
<a href=#68 id=68 data-nosnippet>68</a> be enabled when powered down.  
<a href=#69 id=69 data-nosnippet>69</a> Cache-as-SRAM accesses will produce a bus error response when  
<a href=#70 id=70 data-nosnippet>70</a> the cache is powered down."</span>]
<a href=#71 id=71 data-nosnippet>71</a>    #[inline(always)]
<a href=#72 id=72 data-nosnippet>72</a>    </span><span class="kw">pub fn </span>power_down(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; POWER_DOWN_R {
<a href=#73 id=73 data-nosnippet>73</a>        POWER_DOWN_R::new(((<span class="self">self</span>.bits &gt;&gt; <span class="number">3</span>) &amp; <span class="number">1</span>) != <span class="number">0</span>)
<a href=#74 id=74 data-nosnippet>74</a>    }
<a href=#75 id=75 data-nosnippet>75</a>}
<a href=#76 id=76 data-nosnippet>76</a><span class="kw">impl </span>W {
<a href=#77 id=77 data-nosnippet>77</a>    <span class="attr">#[doc = <span class="string">"Bit 0 - When 1, enable the cache. When the cache is disabled, all XIP accesses  
<a href=#78 id=78 data-nosnippet>78</a> will go straight to the flash, without querying the cache. When enabled,  
<a href=#79 id=79 data-nosnippet>79</a> cacheable XIP accesses will query the cache, and the flash will  
<a href=#80 id=80 data-nosnippet>80</a> not be accessed if the tag matches and the valid bit is set.  
<a href=#81 id=81 data-nosnippet>81</a>
<a href=#82 id=82 data-nosnippet>82</a> If the cache is enabled, cache-as-SRAM accesses have no effect on the  
<a href=#83 id=83 data-nosnippet>83</a> cache data RAM, and will produce a bus error response."</span>]
<a href=#84 id=84 data-nosnippet>84</a>    #[inline(always)]
<a href=#85 id=85 data-nosnippet>85</a>    #[must_use]
<a href=#86 id=86 data-nosnippet>86</a>    </span><span class="kw">pub fn </span>en(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; EN_W&lt;CTRL_SPEC&gt; {
<a href=#87 id=87 data-nosnippet>87</a>        EN_W::new(<span class="self">self</span>, <span class="number">0</span>)
<a href=#88 id=88 data-nosnippet>88</a>    }
<a href=#89 id=89 data-nosnippet>89</a>    <span class="attr">#[doc = <span class="string">"Bit 1 - When 1, writes to any alias other than 0x0 (caching, allocating)  
<a href=#90 id=90 data-nosnippet>90</a> will produce a bus fault. When 0, these writes are silently ignored.  
<a href=#91 id=91 data-nosnippet>91</a> In either case, writes to the 0x0 alias will deallocate on tag match,  
<a href=#92 id=92 data-nosnippet>92</a> as usual."</span>]
<a href=#93 id=93 data-nosnippet>93</a>    #[inline(always)]
<a href=#94 id=94 data-nosnippet>94</a>    #[must_use]
<a href=#95 id=95 data-nosnippet>95</a>    </span><span class="kw">pub fn </span>err_badwrite(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; ERR_BADWRITE_W&lt;CTRL_SPEC&gt; {
<a href=#96 id=96 data-nosnippet>96</a>        ERR_BADWRITE_W::new(<span class="self">self</span>, <span class="number">1</span>)
<a href=#97 id=97 data-nosnippet>97</a>    }
<a href=#98 id=98 data-nosnippet>98</a>    <span class="attr">#[doc = <span class="string">"Bit 3 - When 1, the cache memories are powered down. They retain state,  
<a href=#99 id=99 data-nosnippet>99</a> but can not be accessed. This reduces static power dissipation.  
<a href=#100 id=100 data-nosnippet>100</a> Writing 1 to this bit forces CTRL_EN to 0, i.e. the cache cannot  
<a href=#101 id=101 data-nosnippet>101</a> be enabled when powered down.  
<a href=#102 id=102 data-nosnippet>102</a> Cache-as-SRAM accesses will produce a bus error response when  
<a href=#103 id=103 data-nosnippet>103</a> the cache is powered down."</span>]
<a href=#104 id=104 data-nosnippet>104</a>    #[inline(always)]
<a href=#105 id=105 data-nosnippet>105</a>    #[must_use]
<a href=#106 id=106 data-nosnippet>106</a>    </span><span class="kw">pub fn </span>power_down(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; POWER_DOWN_W&lt;CTRL_SPEC&gt; {
<a href=#107 id=107 data-nosnippet>107</a>        POWER_DOWN_W::new(<span class="self">self</span>, <span class="number">3</span>)
<a href=#108 id=108 data-nosnippet>108</a>    }
<a href=#109 id=109 data-nosnippet>109</a>    <span class="attr">#[doc = <span class="string">r" Writes raw bits to the register."</span>]
<a href=#110 id=110 data-nosnippet>110</a>    #[doc = <span class="string">r""</span>]
<a href=#111 id=111 data-nosnippet>111</a>    #[doc = <span class="string">r" # Safety"</span>]
<a href=#112 id=112 data-nosnippet>112</a>    #[doc = <span class="string">r""</span>]
<a href=#113 id=113 data-nosnippet>113</a>    #[doc = <span class="string">r" Passing incorrect value can cause undefined behaviour. See reference manual"</span>]
<a href=#114 id=114 data-nosnippet>114</a>    #[inline(always)]
<a href=#115 id=115 data-nosnippet>115</a>    </span><span class="kw">pub unsafe fn </span>bits(<span class="kw-2">&amp;mut </span><span class="self">self</span>, bits: u32) -&gt; <span class="kw-2">&amp;mut </span><span class="self">Self </span>{
<a href=#116 id=116 data-nosnippet>116</a>        <span class="self">self</span>.bits = bits;
<a href=#117 id=117 data-nosnippet>117</a>        <span class="self">self
<a href=#118 id=118 data-nosnippet>118</a>    </span>}
<a href=#119 id=119 data-nosnippet>119</a>}
<a href=#120 id=120 data-nosnippet>120</a><span class="attr">#[doc = <span class="string">"Cache control  
<a href=#121 id=121 data-nosnippet>121</a>
<a href=#122 id=122 data-nosnippet>122</a>You can [`read`](crate::generic::Reg::read) this register and get [`ctrl::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ctrl::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."</span>]
<a href=#123 id=123 data-nosnippet>123</a></span><span class="kw">pub struct </span>CTRL_SPEC;
<a href=#124 id=124 data-nosnippet>124</a><span class="kw">impl </span><span class="kw">crate</span>::RegisterSpec <span class="kw">for </span>CTRL_SPEC {
<a href=#125 id=125 data-nosnippet>125</a>    <span class="kw">type </span>Ux = u32;
<a href=#126 id=126 data-nosnippet>126</a>}
<a href=#127 id=127 data-nosnippet>127</a><span class="attr">#[doc = <span class="string">"`read()` method returns [`ctrl::R`](R) reader structure"</span>]
<a href=#128 id=128 data-nosnippet>128</a></span><span class="kw">impl </span><span class="kw">crate</span>::Readable <span class="kw">for </span>CTRL_SPEC {}
<a href=#129 id=129 data-nosnippet>129</a><span class="attr">#[doc = <span class="string">"`write(|w| ..)` method takes [`ctrl::W`](W) writer structure"</span>]
<a href=#130 id=130 data-nosnippet>130</a></span><span class="kw">impl </span><span class="kw">crate</span>::Writable <span class="kw">for </span>CTRL_SPEC {
<a href=#131 id=131 data-nosnippet>131</a>    <span class="kw">const </span>ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = <span class="number">0</span>;
<a href=#132 id=132 data-nosnippet>132</a>    <span class="kw">const </span>ONE_TO_MODIFY_FIELDS_BITMAP: u32 = <span class="number">0</span>;
<a href=#133 id=133 data-nosnippet>133</a>}
<a href=#134 id=134 data-nosnippet>134</a><span class="attr">#[doc = <span class="string">"`reset()` method sets CTRL to value 0x03"</span>]
<a href=#135 id=135 data-nosnippet>135</a></span><span class="kw">impl </span><span class="kw">crate</span>::Resettable <span class="kw">for </span>CTRL_SPEC {
<a href=#136 id=136 data-nosnippet>136</a>    <span class="kw">const </span>RESET_VALUE: u32 = <span class="number">0x03</span>;
<a href=#137 id=137 data-nosnippet>137</a>}
</code></pre></div></section></main></body></html>