
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 22058a10a, gcc 11.2.1 -fPIC -Os)


-- Executing script file `FullAdder32.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v' to AST representation.
Generating RTLIL representation for module `\FullAdder32'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \FullAdder32

3.2. Analyzing design hierarchy..
Top module:  \FullAdder32
Removed 0 unused modules.

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \FullAdder32

4.17.2. Analyzing design hierarchy..
Top module:  \FullAdder32
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

4.18.4. Executing PROC_INIT pass (extract init attributes).

4.18.5. Executing PROC_ARST pass (detect async resets in processes).

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.19. Executing DEMUXMAP pass.

4.20. Executing FLATTEN pass (flatten design).

4.21. Executing DEMUXMAP pass.

4.22. Executing TRIBUF pass.

4.23. Executing TRIBUF pass.

4.24. Executing DEMINOUT pass (demote inout ports to input or output).

4.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..
Removed 0 unused cells and 32 unused wires.
<suppressed ~1 debug messages>

4.27. Executing CHECK pass (checking for obvious problems).
Checking module FullAdder32...
Found and reported 0 problems.

4.28. Printing statistics.

=== FullAdder32 ===

   Number of wires:                 38
   Number of wire bits:            195
   Number of public wires:           6
   Number of public wire bits:     131
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     $add                           64

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.30. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.34. Executing OPT_SHARE pass.

4.35. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

4.38. Executing FSM pass (extract and optimize FSM).

4.38.1. Executing FSM_DETECT pass (finding FSMs in design).

4.38.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.38.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.38.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.38.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.38.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.38.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.38.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.39. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port Y of cell FullAdder32.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$64 ($add).
Removed top 1 bits (of 2) from port A of cell FullAdder32.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$64 ($add).
Removed top 1 bits (of 2) from port Y of cell FullAdder32.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$63 ($add).
Removed top 1 bits (of 2) from wire FullAdder32.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$63_Y.
Removed top 1 bits (of 33) from wire FullAdder32.carry.

4.40. Executing PEEPOPT pass (run peephole optimizers).

4.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

4.42. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.43. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.44. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.45. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.46. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.47. Executing OPT_SHARE pass.

4.48. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

4.51. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.52. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.53. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.54. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.55. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.56. Executing OPT_SHARE pass.

4.57. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.59. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

4.60. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.62. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.63. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.64. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.65. Executing OPT_SHARE pass.

4.66. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.67. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.68. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.69. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

4.70. Executing WREDUCE pass (reducing word size of cells).

4.71. Executing PEEPOPT pass (run peephole optimizers).

4.72. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.73. Executing DEMUXMAP pass.

4.74. Printing statistics.

=== FullAdder32 ===

   Number of wires:                 38
   Number of wire bits:            193
   Number of public wires:           6
   Number of public wire bits:     130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     $add                           64

4.75. Executing RS_DSP_MULTADD pass.

4.76. Executing WREDUCE pass (reducing word size of cells).

4.77. Executing RS_DSP_MACC pass.

4.78. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.79. Executing TECHMAP pass (map to technology primitives).

4.79.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.79.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.80. Printing statistics.

=== FullAdder32 ===

   Number of wires:                 38
   Number of wire bits:            193
   Number of public wires:           6
   Number of public wire bits:     130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     $add                           64

4.81. Executing TECHMAP pass (map to technology primitives).

4.81.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.81.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.82. Printing statistics.

=== FullAdder32 ===

   Number of wires:                 38
   Number of wire bits:            193
   Number of public wires:           6
   Number of public wire bits:     130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     $add                           64

4.83. Executing TECHMAP pass (map to technology primitives).

4.83.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.83.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.84. Executing TECHMAP pass (map to technology primitives).

4.84.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.84.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.85. Executing TECHMAP pass (map to technology primitives).

4.85.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.85.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.86. Executing RS_DSP_SIMD pass.

4.87. Executing TECHMAP pass (map to technology primitives).

4.87.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.87.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.88. Executing TECHMAP pass (map to technology primitives).

4.88.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.88.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.89. Executing rs_pack_dsp_regs pass.

4.90. Executing RS_DSP_IO_REGS pass.

4.91. Executing TECHMAP pass (map to technology primitives).

4.91.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.91.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

4.92. Executing TECHMAP pass (map to technology primitives).

4.92.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.92.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.93. Printing statistics.

=== FullAdder32 ===

   Number of wires:                 38
   Number of wire bits:            193
   Number of public wires:           6
   Number of public wire bits:     130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     $add                           64

4.94. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module FullAdder32:
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$1 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$10 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$11 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$12 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$13 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$14 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$15 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$16 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$17 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$18 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$19 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$2 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$20 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$21 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$22 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$23 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$24 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$25 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$26 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$27 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$28 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$29 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$3 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$30 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$31 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$32 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$33 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$34 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$35 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$36 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$37 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$38 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$39 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$4 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$40 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$41 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$42 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$43 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$44 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$45 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$46 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$47 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$48 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$49 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$5 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$50 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$51 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$52 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$53 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$54 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$55 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$56 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$57 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$58 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$59 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$6 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$60 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$61 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$62 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$63 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$64 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$7 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$8 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$9 ($add).
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$7 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$8.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$63 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$64.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$61 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$62.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$59 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$60.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$5 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$6.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$57 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$58.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$55 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$56.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$53 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$54.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$51 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$52.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$49 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$50.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$47 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$48.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$45 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$46.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$43 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$44.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$41 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$42.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$39 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$40.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$3 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$4.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$37 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$38.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$35 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$36.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$33 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$34.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$31 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$32.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$29 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$30.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$27 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$28.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$25 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$26.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$23 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$24.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$21 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$22.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$19 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$20.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$1 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$2.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$17 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$18.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$15 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$16.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$13 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$14.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$11 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$12.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$9 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$10.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$38.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$48.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$36.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$54.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$34.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$44.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$32.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$56.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$30.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$52.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$42.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$28.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$58.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$26.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$50.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$24.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$6.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$22.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$60.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$20.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$2.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$40.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$18.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$4.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$16.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$64.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$14.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$46.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$12.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$8.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$10.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$62.
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$62: $auto$alumacc.cc:485:replace_alu$67
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$10: $auto$alumacc.cc:485:replace_alu$70
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$8: $auto$alumacc.cc:485:replace_alu$73
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$12: $auto$alumacc.cc:485:replace_alu$76
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$46: $auto$alumacc.cc:485:replace_alu$79
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$14: $auto$alumacc.cc:485:replace_alu$82
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$64: $auto$alumacc.cc:485:replace_alu$85
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$16: $auto$alumacc.cc:485:replace_alu$88
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$4: $auto$alumacc.cc:485:replace_alu$91
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$18: $auto$alumacc.cc:485:replace_alu$94
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$40: $auto$alumacc.cc:485:replace_alu$97
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$2: $auto$alumacc.cc:485:replace_alu$100
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$20: $auto$alumacc.cc:485:replace_alu$103
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$60: $auto$alumacc.cc:485:replace_alu$106
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$22: $auto$alumacc.cc:485:replace_alu$109
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$6: $auto$alumacc.cc:485:replace_alu$112
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$24: $auto$alumacc.cc:485:replace_alu$115
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$50: $auto$alumacc.cc:485:replace_alu$118
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$26: $auto$alumacc.cc:485:replace_alu$121
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$58: $auto$alumacc.cc:485:replace_alu$124
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$28: $auto$alumacc.cc:485:replace_alu$127
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$42: $auto$alumacc.cc:485:replace_alu$130
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$52: $auto$alumacc.cc:485:replace_alu$133
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$30: $auto$alumacc.cc:485:replace_alu$136
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$56: $auto$alumacc.cc:485:replace_alu$139
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$32: $auto$alumacc.cc:485:replace_alu$142
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$44: $auto$alumacc.cc:485:replace_alu$145
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$34: $auto$alumacc.cc:485:replace_alu$148
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$54: $auto$alumacc.cc:485:replace_alu$151
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$36: $auto$alumacc.cc:485:replace_alu$154
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$48: $auto$alumacc.cc:485:replace_alu$157
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/./rtl/FullAdder32.v:15$38: $auto$alumacc.cc:485:replace_alu$160
  created 32 $alu and 0 $macc cells.

4.95. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.96. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.97. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.98. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.99. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.100. Executing OPT_SHARE pass.

4.101. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.102. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..
Removed 32 unused cells and 32 unused wires.
<suppressed ~33 debug messages>

4.103. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.104. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.105. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.106. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.107. Executing OPT_SHARE pass.

4.108. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.109. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.110. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 2

4.111. Printing statistics.

=== FullAdder32 ===

   Number of wires:                 70
   Number of wire bits:            256
   Number of public wires:           6
   Number of public wire bits:     130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $alu                           32

4.112. Executing MEMORY pass.

4.112.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.112.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.112.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.112.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.112.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.112.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.112.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.112.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.112.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.112.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.113. Printing statistics.

=== FullAdder32 ===

   Number of wires:                 70
   Number of wire bits:            256
   Number of public wires:           6
   Number of public wire bits:     130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $alu                           32

4.114. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

4.115. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.116. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.117. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.118. Executing Rs_BRAM_Split pass.

4.119. Executing TECHMAP pass (map to technology primitives).

4.119.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.119.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.120. Executing TECHMAP pass (map to technology primitives).

4.120.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.120.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.121. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.122. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.123. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.124. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.125. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.126. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.127. Executing OPT_SHARE pass.

4.128. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.129. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.130. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

4.131. Executing PMUXTREE pass.

4.132. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

4.133. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.134. Executing TECHMAP pass (map to technology primitives).

4.134.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.134.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.134.3. Continuing TECHMAP pass.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:80: Warning: Range [-1:-1] select out of bounds on signal `\C': Setting 1 LSB bits to undef.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:88: Warning: Range [-1:-1] select out of bounds on signal `\Y': Setting 1 LSB bits to undef.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:88: Warning: Range [-1:-1] select out of bounds on signal `\S': Setting 1 LSB bits to undef.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:88: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = $xor$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:88$278_Y
    new assignment: { } = { }.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:89: Warning: Range [-1:-1] select out of bounds on signal `\S': Setting 1 LSB bits to undef.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:89: Warning: Range [-1:-1] select out of bounds on signal `\AA': Setting 1 LSB bits to undef.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~794 debug messages>

4.135. Printing statistics.

=== FullAdder32 ===

   Number of wires:                932
   Number of wire bits:          36366
   Number of public wires:           6
   Number of public wire bits:     130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                473
     $_AND_                        126
     $_MUX_                         63
     $_NOT_                         63
     $_OR_                          63
     $_XOR_                        158

4.136. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.
<suppressed ~281 debug messages>

4.137. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.138. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.139. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.140. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.141. Executing OPT_SHARE pass.

4.142. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.143. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..
Removed 35 unused cells and 832 unused wires.
<suppressed ~36 debug messages>

4.144. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.145. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.146. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.147. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.148. Executing OPT_SHARE pass.

4.149. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.150. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.151. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 2

4.152. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.153. Executing TECHMAP pass (map to technology primitives).

4.153.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.153.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

Dumping port properties into 'port_info.json' file.

4.154. Printing statistics.

=== FullAdder32 ===

   Number of wires:                100
   Number of wire bits:            286
   Number of public wires:           6
   Number of public wire bits:     130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                157
     $_AND_                         62
     $_OR_                          31
     $_XOR_                         64

4.155. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.156. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.157. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.158. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.159. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.160. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.161. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.162. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

4.163. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.164. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.165. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.166. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.167. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.168. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.169. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.170. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

4.171. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.172. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.173. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.174. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.175. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.176. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.177. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.178. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.179. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

4.180. Printing statistics.

=== FullAdder32 ===

   Number of wires:                100
   Number of wire bits:            286
   Number of public wires:           6
   Number of public wire bits:     130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                157
     $_AND_                         62
     $_OR_                          31
     $_XOR_                         64

   Number of Generic REGs:          0

ABC-DFF iteration : 1

4.181. Executing ABC pass (technology mapping using ABC).

4.181.1. Summary of detected clock domains:
  157 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.181.2. Extracting gate netlist of module `\FullAdder32' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 157 gates and 222 wires to a netlist network with 65 inputs and 33 outputs (dfl=1).

4.181.2.1. Executing ABC.
[Time = 0.06 sec.]

4.182. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.183. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.184. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.185. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.186. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.187. Executing OPT_SHARE pass.

4.188. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.189. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..
Removed 0 unused cells and 192 unused wires.
<suppressed ~1 debug messages>

4.190. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.191. Executing ABC pass (technology mapping using ABC).

4.191.1. Summary of detected clock domains:
  157 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.191.2. Extracting gate netlist of module `\FullAdder32' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 157 gates and 222 wires to a netlist network with 65 inputs and 33 outputs (dfl=1).

4.191.2.1. Executing ABC.
[Time = 0.05 sec.]

4.192. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.193. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.194. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.195. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.196. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.197. Executing OPT_SHARE pass.

4.198. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.199. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..
Removed 0 unused cells and 222 unused wires.
<suppressed ~1 debug messages>

4.200. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.201. Executing ABC pass (technology mapping using ABC).

4.201.1. Summary of detected clock domains:
  157 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.201.2. Extracting gate netlist of module `\FullAdder32' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 157 gates and 222 wires to a netlist network with 65 inputs and 33 outputs (dfl=2).

4.201.2.1. Executing ABC.
[Time = 0.07 sec.]

4.202. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.203. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.204. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.205. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.206. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.207. Executing OPT_SHARE pass.

4.208. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.209. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..
Removed 0 unused cells and 222 unused wires.
<suppressed ~1 debug messages>

4.210. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.211. Executing ABC pass (technology mapping using ABC).

4.211.1. Summary of detected clock domains:
  157 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.211.2. Extracting gate netlist of module `\FullAdder32' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 157 gates and 222 wires to a netlist network with 65 inputs and 33 outputs (dfl=2).

4.211.2.1. Executing ABC.
[Time = 0.07 sec.]

4.212. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.213. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.214. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.215. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.216. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.217. Executing OPT_SHARE pass.

4.218. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.219. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..
Removed 0 unused cells and 222 unused wires.
<suppressed ~1 debug messages>

4.220. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1
select with DFL2 synthesis (thresh-logic=0.920000, thresh_dff=0.980000)

4.221. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.222. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.223. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.224. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.225. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.226. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.227. Executing OPT_SHARE pass.

4.228. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.229. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.230. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

4.231. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.232. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.233. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.234. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.235. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.236. Executing OPT_SHARE pass.

4.237. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.238. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.239. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

4.240. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.241. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.242. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.243. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.244. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.245. Executing OPT_SHARE pass.

4.246. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.247. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.248. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.249. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

4.250. Executing BMUXMAP pass.

4.251. Executing DEMUXMAP pass.

4.252. Executing ABC pass (technology mapping using ABC).

4.252.1. Extracting gate netlist of module `\FullAdder32' to `<abc-temp-dir>/input.blif'..
Extracted 157 gates and 222 wires to a netlist network with 65 inputs and 33 outputs (dfl=1).

4.252.1.1. Executing ABC.
DE:   Version : 7.6
DE:   #PIs =  65  #Luts =    48  Max Lvl =  16  Avg Lvl =   8.73  [   0.05 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =  65  #Luts =    48  Max Lvl =  16  Avg Lvl =   8.73  [   0.20 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs =  65  #Luts =    70  Max Lvl =   5  Avg Lvl =   3.67  [   0.27 sec. at Pass 2]{map}[6]
DE:   #PIs =  65  #Luts =    70  Max Lvl =   5  Avg Lvl =   3.67  [   0.35 sec. at Pass 3]{postMap}[12]
DE:   #PIs =  65  #Luts =    77  Max Lvl =   4  Avg Lvl =   3.36  [   0.50 sec. at Pass 4]{map}[36]
DE:   #PIs =  65  #Luts =    77  Max Lvl =   4  Avg Lvl =   3.36  [   1.17 sec. at Pass 5]{postMap}[72]
DE:   #PIs =  65  #Luts =    75  Max Lvl =   4  Avg Lvl =   3.33  [   0.99 sec. at Pass 6]{map}[100]
DE:   #PIs =  65  #Luts =    75  Max Lvl =   4  Avg Lvl =   3.33  [   1.19 sec. at Pass 7]{postMap}[100]
DE:   #PIs =  65  #Luts =    73  Max Lvl =   4  Avg Lvl =   3.39  [   1.24 sec. at Pass 8]{map}[100]
DE:   #PIs =  65  #Luts =    73  Max Lvl =   4  Avg Lvl =   3.39  [   1.28 sec. at Pass 9]{postMap}[100]
DE:   #PIs =  65  #Luts =    73  Max Lvl =   4  Avg Lvl =   3.39  [   1.18 sec. at Pass 10]{map}[100]
DE:   #PIs =  65  #Luts =    73  Max Lvl =   4  Avg Lvl =   3.39  [   1.31 sec. at Pass 11]{postMap}[100]
DE:   #PIs =  65  #Luts =    73  Max Lvl =   4  Avg Lvl =   3.39  [   1.19 sec. at Pass 12]{pushMap}[100]
DE:   #PIs =  65  #Luts =    73  Max Lvl =   4  Avg Lvl =   3.39  [   1.13 sec. at Pass 13]{pushMap}[100]
DE:   #PIs =  65  #Luts =    73  Max Lvl =   4  Avg Lvl =   3.39  [   1.15 sec. at Pass 13]{pushMap}[100]
DE:   #PIs =  65  #Luts =    73  Max Lvl =   4  Avg Lvl =   3.39  [   1.07 sec. at Pass 14]{finalMap}[100]
DE:   
DE:   total time =   14.52 sec.
[Time = 16.58 sec.]

4.253. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.254. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.255. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.256. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.257. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.258. Executing OPT_SHARE pass.

4.259. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.260. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..
Removed 0 unused cells and 222 unused wires.
<suppressed ~1 debug messages>

4.261. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

4.262. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.263. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.264. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.265. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.266. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.267. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.268. Executing OPT_SHARE pass.

4.269. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.270. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.271. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

4.272. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.273. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.274. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.275. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.276. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.277. Executing OPT_SHARE pass.

4.278. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.279. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.280. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.281. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

4.282. Printing statistics.

=== FullAdder32 ===

   Number of wires:                 46
   Number of wire bits:            170
   Number of public wires:           6
   Number of public wire bits:     130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 73
     $lut                           73

4.283. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.284. Executing RS_DFFSR_CONV pass.

4.285. Printing statistics.

=== FullAdder32 ===

   Number of wires:                 46
   Number of wire bits:            170
   Number of public wires:           6
   Number of public wire bits:     130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 73
     $lut                           73

4.286. Executing TECHMAP pass (map to technology primitives).

4.286.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.286.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.286.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
No more expansions possible.
<suppressed ~193 debug messages>

4.287. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.
<suppressed ~1735 debug messages>

4.288. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.289. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.290. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
<suppressed ~1767 debug messages>
Removed a total of 589 cells.

4.291. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.292. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..
Removed 0 unused cells and 125 unused wires.
<suppressed ~1 debug messages>

4.293. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.
<suppressed ~27 debug messages>

4.294. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.295. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.296. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.297. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.298. Executing OPT_SHARE pass.

4.299. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.300. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.301. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

4.302. Executing TECHMAP pass (map to technology primitives).

4.302.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.302.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.303. Executing ABC pass (technology mapping using ABC).

4.303.1. Extracting gate netlist of module `\FullAdder32' to `<abc-temp-dir>/input.blif'..
Extracted 508 gates and 575 wires to a netlist network with 65 inputs and 33 outputs (dfl=1).

4.303.1.1. Executing ABC.
DE:   Version : 7.6
DE:   #PIs =  65  #Luts =    73  Max Lvl =   4  Avg Lvl =   3.39  [   0.11 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =  65  #Luts =    73  Max Lvl =   4  Avg Lvl =   3.39  [   0.31 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs =  65  #Luts =    73  Max Lvl =   4  Avg Lvl =   3.39  [   0.31 sec. at Pass 2]{map}[6]
DE:   #PIs =  65  #Luts =    72  Max Lvl =   4  Avg Lvl =   3.39  [   0.39 sec. at Pass 3]{postMap}[12]
DE:   #PIs =  65  #Luts =    72  Max Lvl =   4  Avg Lvl =   3.39  [   0.41 sec. at Pass 4]{map}[16]
DE:   #PIs =  65  #Luts =    72  Max Lvl =   4  Avg Lvl =   3.39  [   0.41 sec. at Pass 5]{postMap}[16]
DE:   #PIs =  65  #Luts =    71  Max Lvl =   4  Avg Lvl =   3.39  [   0.43 sec. at Pass 6]{map}[16]
DE:   #PIs =  65  #Luts =    71  Max Lvl =   4  Avg Lvl =   3.39  [   0.41 sec. at Pass 7]{postMap}[16]
DE:   #PIs =  65  #Luts =    71  Max Lvl =   4  Avg Lvl =   3.39  [   0.37 sec. at Pass 8]{map}[16]
DE:   #PIs =  65  #Luts =    70  Max Lvl =   4  Avg Lvl =   3.36  [   0.40 sec. at Pass 9]{postMap}[16]
DE:   #PIs =  65  #Luts =    70  Max Lvl =   4  Avg Lvl =   3.36  [   0.37 sec. at Pass 10]{map}[16]
DE:   #PIs =  65  #Luts =    70  Max Lvl =   4  Avg Lvl =   3.36  [   0.40 sec. at Pass 11]{postMap}[16]
DE:   #PIs =  65  #Luts =    70  Max Lvl =   4  Avg Lvl =   3.36  [   0.36 sec. at Pass 12]{map}[16]
DE:   #PIs =  65  #Luts =    70  Max Lvl =   4  Avg Lvl =   3.36  [   0.33 sec. at Pass 13]{pushMap}[16]
DE:   #PIs =  65  #Luts =    70  Max Lvl =   4  Avg Lvl =   3.36  [   0.34 sec. at Pass 14]{pushMap}[16]
DE:   #PIs =  65  #Luts =    70  Max Lvl =   4  Avg Lvl =   3.36  [   0.34 sec. at Pass 14]{pushMap}[16]
DE:   #PIs =  65  #Luts =    70  Max Lvl =   4  Avg Lvl =   3.36  [   0.46 sec. at Pass 15]{finalMap}[16]
DE:   
DE:   total time =    6.20 sec.
[Time = 8.26 sec.]

4.304. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.305. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.306. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.307. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.308. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.309. Executing OPT_SHARE pass.

4.310. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.311. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..
Removed 0 unused cells and 370 unused wires.
<suppressed ~1 debug messages>

4.312. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

4.313. Executing HIERARCHY pass (managing design hierarchy).

4.313.1. Analyzing design hierarchy..
Top module:  \FullAdder32

4.313.2. Analyzing design hierarchy..
Top module:  \FullAdder32
Removed 0 unused modules.

4.314. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.315. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.316. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-219.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:229.1-254.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:264.1-274.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:284.1-296.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:306.1-313.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:323.1-334.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:344.1-362.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:372.1-378.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:388.1-394.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:404.1-410.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:420.1-426.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:436.1-442.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:452.1-458.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:468.1-480.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:490.1-502.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:512.1-524.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:534.1-546.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:556.1-563.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:573.1-584.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:594.1-610.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:620.1-629.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:639.1-654.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:664.1-678.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:688.1-705.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:715.1-754.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:764.1-803.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:813.1-819.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:829.1-835.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:845.1-853.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:863.1-871.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:881.1-934.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:944.1-973.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:990.1-995.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1003.1-1008.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1017.1-1023.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1031.1-1037.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1046.1-1052.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1061.1-1067.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1072.1-1122.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1127.1-1161.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1166.1-1212.12.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.317. Executing CLKBUFMAP pass (inserting clock buffers).

4.318. Executing TECHMAP pass (map to technology primitives).

4.318.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.318.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.319. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port FullAdder32.a using rs__I_BUF.
Mapping port FullAdder32.b using rs__I_BUF.
Mapping port FullAdder32.cin using rs__I_BUF.
Mapping port FullAdder32.cout using rs__O_BUF.
Mapping port FullAdder32.sum using rs__O_BUF.

4.320. Executing TECHMAP pass (map to technology primitives).

4.320.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.320.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~104 debug messages>

4.321. Printing statistics.

=== FullAdder32 ===

   Number of wires:                341
   Number of wire bits:            527
   Number of public wires:           5
   Number of public wire bits:      98
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                168
     $lut                           70
     I_BUF                          65
     O_BUF                          33

4.322. Executing TECHMAP pass (map to technology primitives).

4.322.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.322.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~580 debug messages>

4.323. Printing statistics.

=== FullAdder32 ===

   Number of wires:                481
   Number of wire bits:            943
   Number of public wires:           5
   Number of public wire bits:      98
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                168
     I_BUF                          65
     LUT2                            4
     LUT3                           10
     LUT4                            3
     LUT5                           22
     LUT6                           31
     O_BUF                          33

   Number of LUTs:                  70
   Number of REGs:                   0
   Number of CARRY ADDERs:           0

5. Executing Verilog backend.
Dumping module `\FullAdder32'.

6. Executing BLIF backend.

7. Executing Verilog backend.
Dumping module `\FullAdder32'.
Dumping module `\interface_FullAdder32'.

8. Executing BLIF backend.

9. Executing Verilog backend.
Dumping module `\FullAdder32'.
Dumping module `\interface_FullAdder32'.

10. Executing BLIF backend.

11. Executing Verilog backend.
Dumping module `\fabric_FullAdder32'.

12. Executing BLIF backend.

Warnings: 6 unique messages, 7 total
End of script. Logfile hash: bf331878ef, CPU: user 1.41s system 0.09s, MEM: 28.11 MB peak
Yosys 0.18+10 (git sha1 22058a10a, gcc 11.2.1 -fPIC -Os)
Time spent: 99% 6x abc (443 sec), 0% 55x opt_expr (0 sec), ...
