#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001fbc8a2eec0 .scope module, "tb_tt_um_jk2102" "tb_tt_um_jk2102" 2 1;
 .timescale 0 0;
v000001fbc8aa9a40_0 .var "clk_tb", 0 0;
v000001fbc8aa8aa0_0 .var "ena_tb", 0 0;
v000001fbc8aa92c0_0 .var "rst_n_tb", 0 0;
v000001fbc8aa8500_0 .var "ui_in_tb", 7 0;
v000001fbc8aa8dc0_0 .var "uio_in_tb", 7 0;
L_000001fbc8af00d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001fbc8aa8fa0_0 .net "uio_oe_tb", 7 0, L_000001fbc8af00d0;  1 drivers
L_000001fbc8af0088 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001fbc8aa9ae0_0 .net "uio_out_tb", 7 0, L_000001fbc8af0088;  1 drivers
v000001fbc8aa9e00_0 .net "uo_out_tb", 7 0, L_000001fbc8a4aa50;  1 drivers
S_000001fbc8a300f0 .scope module, "dut" "tt_um_jk2102" 2 13, 3 4 0, S_000001fbc8a2eec0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ui_in";
    .port_info 1 /OUTPUT 8 "uo_out";
    .port_info 2 /INPUT 8 "uio_in";
    .port_info 3 /OUTPUT 8 "uio_out";
    .port_info 4 /OUTPUT 8 "uio_oe";
    .port_info 5 /INPUT 1 "ena";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst_n";
L_000001fbc8af0118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001fbc8aa9040_0 .net/2u *"_ivl_4", 0 0, L_000001fbc8af0118;  1 drivers
v000001fbc8aa9900_0 .net "clk", 0 0, v000001fbc8aa9a40_0;  1 drivers
v000001fbc8aa80a0_0 .net "div_clk", 0 0, L_000001fbc8aa90e0;  1 drivers
v000001fbc8aa88c0_0 .net "ena", 0 0, v000001fbc8aa8aa0_0;  1 drivers
v000001fbc8aa8d20_0 .net "pulse_out", 0 0, L_000001fbc8a4ab30;  1 drivers
v000001fbc8aa8280_0 .net "rst_n", 0 0, v000001fbc8aa92c0_0;  1 drivers
v000001fbc8aa9f40_0 .net "rstn_int", 0 0, L_000001fbc8aa86e0;  1 drivers
v000001fbc8aa8e60_0 .net "top_count", 15 0, v000001fbc8a32c60_0;  1 drivers
v000001fbc8aa8f00_0 .net "ui_in", 7 0, v000001fbc8aa8500_0;  1 drivers
v000001fbc8aa8b40_0 .net "uio_in", 7 0, v000001fbc8aa8dc0_0;  1 drivers
v000001fbc8aa8140_0 .net "uio_oe", 7 0, L_000001fbc8af00d0;  alias, 1 drivers
v000001fbc8aa8c80_0 .net "uio_out", 7 0, L_000001fbc8af0088;  alias, 1 drivers
v000001fbc8aa99a0_0 .net "uo_out", 7 0, L_000001fbc8a4aa50;  alias, 1 drivers
L_000001fbc8aa86e0 .functor MUXZ 1, L_000001fbc8af0118, v000001fbc8aa92c0_0, v000001fbc8aa8aa0_0, C4<>;
L_000001fbc8aa9680 .part v000001fbc8a32c60_0, 8, 8;
S_000001fbc8a029c0 .scope module, "clk_div_inst" "clock_divider" 3 26, 4 3 0, S_000001fbc8a300f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "sel";
    .port_info 3 /OUTPUT 1 "clk_out";
v000001fbc8a32940_0 .net "clk", 0 0, v000001fbc8aa9a40_0;  alias, 1 drivers
v000001fbc8a32a80_0 .net "clk_out", 0 0, L_000001fbc8aa90e0;  alias, 1 drivers
v000001fbc8a33200_0 .var "counter", 31 0;
v000001fbc8a32b20_0 .net "rst_n", 0 0, L_000001fbc8aa86e0;  alias, 1 drivers
L_000001fbc8af0160 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001fbc8a32da0_0 .net "sel", 4 0, L_000001fbc8af0160;  1 drivers
E_000001fbc8a2f770/0 .event negedge, v000001fbc8a32b20_0;
E_000001fbc8a2f770/1 .event posedge, v000001fbc8a32940_0;
E_000001fbc8a2f770 .event/or E_000001fbc8a2f770/0, E_000001fbc8a2f770/1;
L_000001fbc8aa90e0 .part/v v000001fbc8a33200_0, L_000001fbc8af0160, 1;
S_000001fbc8a02b50 .scope module, "pulse_counter_inst" "pulse_counter" 3 55, 5 2 0, S_000001fbc8a300f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "in_pulse";
    .port_info 3 /INPUT 1 "run";
    .port_info 4 /OUTPUT 16 "count";
v000001fbc8a330c0_0 .net "clk", 0 0, L_000001fbc8aa90e0;  alias, 1 drivers
v000001fbc8a32bc0_0 .net "count", 15 0, v000001fbc8a32c60_0;  alias, 1 drivers
v000001fbc8a32ee0_0 .net "in_pulse", 0 0, L_000001fbc8a4ab30;  alias, 1 drivers
v000001fbc8a33160_0 .var "prev_pulse", 0 0;
v000001fbc8a32c60_0 .var "pulse_count", 15 0;
v000001fbc8a335c0_0 .net "rst_n", 0 0, L_000001fbc8aa86e0;  alias, 1 drivers
v000001fbc8a32d00_0 .net "run", 0 0, v000001fbc8aa8aa0_0;  alias, 1 drivers
E_000001fbc8a2f4b0/0 .event negedge, v000001fbc8a32b20_0;
E_000001fbc8a2f4b0/1 .event posedge, v000001fbc8a32a80_0;
E_000001fbc8a2f4b0 .event/or E_000001fbc8a2f4b0/0, E_000001fbc8a2f4b0/1;
S_000001fbc8a39cc0 .scope module, "pulse_gen_inst" "pulse_generator" 3 45, 6 3 0, S_000001fbc8a300f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "run";
    .port_info 3 /INPUT 16 "pulse_period";
    .port_info 4 /INPUT 16 "pulse_width";
    .port_info 5 /OUTPUT 1 "pulse_out";
L_000001fbc8a4ab30 .functor BUFZ 1, v000001fbc8a332a0_0, C4<0>, C4<0>, C4<0>;
v000001fbc8a32e40_0 .net "clk", 0 0, L_000001fbc8aa90e0;  alias, 1 drivers
v000001fbc8a32f80_0 .var "counter", 15 0;
v000001fbc8a332a0_0 .var "pulse_active", 0 0;
v000001fbc8a33340_0 .net "pulse_out", 0 0, L_000001fbc8a4ab30;  alias, 1 drivers
L_000001fbc8af01a8 .functor BUFT 1, C4<0000000000001010>, C4<0>, C4<0>, C4<0>;
v000001fbc8a33020_0 .net "pulse_period", 15 0, L_000001fbc8af01a8;  1 drivers
L_000001fbc8af01f0 .functor BUFT 1, C4<0000000000000010>, C4<0>, C4<0>, C4<0>;
v000001fbc8a326c0_0 .net "pulse_width", 15 0, L_000001fbc8af01f0;  1 drivers
v000001fbc8a333e0_0 .net "rst_n", 0 0, L_000001fbc8aa86e0;  alias, 1 drivers
v000001fbc8a33480_0 .net "run", 0 0, v000001fbc8aa8aa0_0;  alias, 1 drivers
S_000001fbc8a39e50 .scope module, "sync_inst" "synchronizer" 3 37, 7 3 0, S_000001fbc8a300f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "in_data";
    .port_info 3 /OUTPUT 8 "out_data";
P_000001fbc8a2f370 .param/l "WIDTH" 0 7 9, +C4<00000000000000000000000000001000>;
L_000001fbc8a4aa50 .functor BUFZ 8, v000001fbc8aa9b80_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001fbc8a329e0_0 .net "clk", 0 0, L_000001fbc8aa90e0;  alias, 1 drivers
v000001fbc8a33520_0 .net "in_data", 7 0, L_000001fbc8aa9680;  1 drivers
v000001fbc8a32760_0 .net "out_data", 7 0, L_000001fbc8a4aa50;  alias, 1 drivers
v000001fbc8a32800_0 .net "rst_n", 0 0, L_000001fbc8aa86e0;  alias, 1 drivers
v000001fbc8a328a0_0 .var "stage1", 7 0;
v000001fbc8aa9b80_0 .var "stage2", 7 0;
    .scope S_000001fbc8a029c0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fbc8a33200_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_000001fbc8a029c0;
T_1 ;
    %wait E_000001fbc8a2f770;
    %load/vec4 v000001fbc8a32b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fbc8a33200_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001fbc8a33200_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001fbc8a33200_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001fbc8a39e50;
T_2 ;
    %wait E_000001fbc8a2f4b0;
    %load/vec4 v000001fbc8a32800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001fbc8a328a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001fbc8aa9b80_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001fbc8a33520_0;
    %assign/vec4 v000001fbc8a328a0_0, 0;
    %load/vec4 v000001fbc8a328a0_0;
    %assign/vec4 v000001fbc8aa9b80_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001fbc8a39cc0;
T_3 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fbc8a32f80_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fbc8a332a0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000001fbc8a39cc0;
T_4 ;
    %wait E_000001fbc8a2f4b0;
    %load/vec4 v000001fbc8a333e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001fbc8a32f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fbc8a332a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001fbc8a33480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001fbc8a32f80_0;
    %load/vec4 v000001fbc8a326c0_0;
    %cmp/u;
    %jmp/0xz  T_4.4, 5;
    %load/vec4 v000001fbc8a32f80_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001fbc8a32f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fbc8a332a0_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v000001fbc8a32f80_0;
    %load/vec4 v000001fbc8a33020_0;
    %cmp/u;
    %jmp/0xz  T_4.6, 5;
    %load/vec4 v000001fbc8a32f80_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001fbc8a32f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fbc8a332a0_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001fbc8a32f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fbc8a332a0_0, 0;
T_4.7 ;
T_4.5 ;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001fbc8a32f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fbc8a332a0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001fbc8a02b50;
T_5 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fbc8a32c60_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fbc8a33160_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_000001fbc8a02b50;
T_6 ;
    %wait E_000001fbc8a2f4b0;
    %load/vec4 v000001fbc8a335c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001fbc8a32c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fbc8a33160_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001fbc8a32d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001fbc8a32ee0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.6, 9;
    %load/vec4 v000001fbc8a33160_0;
    %nor/r;
    %and;
T_6.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v000001fbc8a32c60_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001fbc8a32c60_0, 0;
T_6.4 ;
T_6.2 ;
    %load/vec4 v000001fbc8a32ee0_0;
    %assign/vec4 v000001fbc8a33160_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001fbc8a2eec0;
T_7 ;
    %delay 5, 0;
    %load/vec4 v000001fbc8aa9a40_0;
    %inv;
    %store/vec4 v000001fbc8aa9a40_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_000001fbc8a2eec0;
T_8 ;
    %vpi_call 2 31 "$dumpfile", "simulation_output.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001fbc8a300f0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fbc8aa9a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fbc8aa92c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fbc8aa8aa0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001fbc8aa8500_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001fbc8aa8dc0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fbc8aa92c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fbc8aa8aa0_0, 0, 1;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v000001fbc8aa8500_0, 0, 8;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v000001fbc8aa8dc0_0, 0, 8;
    %delay 200, 0;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v000001fbc8aa8500_0, 0, 8;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v000001fbc8aa8dc0_0, 0, 8;
    %delay 200, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fbc8aa8aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fbc8aa92c0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 65 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "../tb/tt_um_jk2102_tb.v";
    "../src/tt_um_jk2102.v";
    "../src/clock_divider.v";
    "../src/pulse_counter.v";
    "../src/pulse_generator.v";
    "../src/synchronizer.v";
