<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file parallel2mipi_parallel2mipi.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000ZE
Package:     WLCSP49
Performance: 1
Loading device for application trce from file 'xo2c2000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.0.111.2</big></U></B>
Mon Aug 06 16:40:17 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o Parallel2MIPI_Parallel2MIPI.twr -gui Parallel2MIPI_Parallel2MIPI.ncd Parallel2MIPI_Parallel2MIPI.prf 
Design file:     parallel2mipi_parallel2mipi.ncd
Preference file: parallel2mipi_parallel2mipi.prf
Device,speed:    LCMXO2-2000ZE,1
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<FONT COLOR=red><LI><A href='#par_twr_pref_0_0' Target='right'><FONT COLOR=red>FREQUENCY NET "CLKOP" 300.000000 MHz (1 errors)</FONT></A></LI>
</FONT>            0 items scored, 1 timing error detected.
Warning: 146.028MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_1' Target='right'><FONT COLOR=red>FREQUENCY NET "CLKOS" 300.000000 MHz (1 errors)</FONT></A></LI>
</FONT>            0 items scored, 1 timing error detected.
Warning: 146.028MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_2' Target='right'>FREQUENCY NET "PIXCLK_c" 25.000000 MHz (0 errors)</A></LI>            3117 items scored, 0 timing errors detected.
Report:   35.639MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_3' Target='right'><FONT COLOR=red>FREQUENCY NET "byte_clk" 75.000000 MHz (4096 errors)</FONT></A></LI>
</FONT>            4096 items scored, 4096 timing errors detected.
Warning:  32.015MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_4' Target='right'>Timing Rule Check(0 errors)</A></LI>            2 items scored, 0 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_5' Target='right'><FONT COLOR=red>FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz (208 errors)</FONT></A></LI>
</FONT>            378 items scored, 208 timing errors detected.
Warning:  51.983MHz is the maximum frequency for this preference.

Based on the preference: FREQUENCY NET "CLKOP" 300.000000 MHz ;
A new generated preference: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "CLKOP" 300.000000 MHz ;
            0 items scored, 1 timing error detected.
Note:       Component internal maximum frequency has been exceeded.
--------------------------------------------------------------------------------


Error:  The following path exceeds requirements by 3.515ns
        The internal maximum frequency of the following component is 146.028 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    TIOLOGIC   ECLK           D0_MGIOL

   Delay:               6.848ns -- based on Minimum Pulse Width

Warning: 146.028MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "CLKOS" 300.000000 MHz ;
            0 items scored, 1 timing error detected.
Note:       Component internal maximum frequency has been exceeded.
--------------------------------------------------------------------------------


Error:  The following path exceeds requirements by 3.515ns
        The internal maximum frequency of the following component is 146.028 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    TIOLOGIC   ECLK           DCK_MGIOL

   Delay:               6.848ns -- based on Minimum Pulse Width

Warning: 146.028MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_2"></A>Preference: FREQUENCY NET "PIXCLK_c" 25.000000 MHz ;
            3117 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 11.941ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt[3]  (from PIXCLK_c +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[9]  (to PIXCLK_c +)

   Delay:              27.627ns  (36.5% logic, 63.5% route), 12 logic levels.

 Constraint Details:

     27.627ns physical path delay u_colorbar_gen/SLICE_275 to u_colorbar_gen/SLICE_273 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 39.568ns) by 11.941ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_275 to u_colorbar_gen/SLICE_273:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R12C4A.CLK to      R12C4A.Q0 u_colorbar_gen/SLICE_275 (from PIXCLK_c)
ROUTE         5     3.542      R12C4A.Q0 to       R9C3B.C1 u_colorbar_gen/pixcnt[3]
CTOF_DEL    ---     0.923       R9C3B.C1 to       R9C3B.F1 u_colorbar_gen/SLICE_337
ROUTE         1     1.002       R9C3B.F1 to       R9C3B.C0 u_colorbar_gen/N_16
CTOF_DEL    ---     0.923       R9C3B.C0 to       R9C3B.F0 u_colorbar_gen/SLICE_337
ROUTE         1     5.024       R9C3B.F0 to       R5C7A.B1 u_colorbar_gen/N_36
CTOF_DEL    ---     0.923       R5C7A.B1 to       R5C7A.F1 u_colorbar_gen/SLICE_273
ROUTE        13     1.954       R5C7A.F1 to       R3C7A.C0 u_colorbar_gen/un5_pixcntlto9_0_o4
CTOF_DEL    ---     0.923       R3C7A.C0 to       R3C7A.F0 u_colorbar_gen/SLICE_336
ROUTE         1     3.011       R3C7A.F0 to       R2C6A.B0 u_colorbar_gen/N_34_i
C0TOFCO_DE  ---     2.064       R2C6A.B0 to      R2C6A.FCO u_colorbar_gen/SLICE_11
ROUTE         1     0.000      R2C6A.FCO to      R2C6B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.317      R2C6B.FCI to      R2C6B.FCO u_colorbar_gen/SLICE_10
ROUTE         1     0.000      R2C6B.FCO to      R2C6C.FCI u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.317      R2C6C.FCI to      R2C6C.FCO u_colorbar_gen/SLICE_9
ROUTE         1     0.000      R2C6C.FCO to      R2C6D.FCI u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.317      R2C6D.FCI to      R2C6D.FCO u_colorbar_gen/SLICE_8
ROUTE         1     0.000      R2C6D.FCO to      R2C7A.FCI u_colorbar_gen/un2_linecnt_cry_6
FCITOFCO_D  ---     0.317      R2C7A.FCI to      R2C7A.FCO u_colorbar_gen/SLICE_7
ROUTE         1     0.000      R2C7A.FCO to      R2C7B.FCI u_colorbar_gen/un2_linecnt_cry_8
FCITOF0_DE  ---     1.181      R2C7B.FCI to       R2C7B.F0 u_colorbar_gen/SLICE_6
ROUTE         1     3.011       R2C7B.F0 to       R5C7A.B0 u_colorbar_gen/un2_linecnt_s_9_0_S0
CTOF_DEL    ---     0.923       R5C7A.B0 to       R5C7A.F0 u_colorbar_gen/SLICE_273
ROUTE         1     0.000       R5C7A.F0 to      R5C7A.DI0 u_colorbar_gen/un65_linecnt[9] (to PIXCLK_c)
                  --------
                   27.627   (36.5% logic, 63.5% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to u_colorbar_gen/SLICE_275:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     4.338       E4.PADDI to     R12C4A.CLK PIXCLK_c
                  --------
                    4.338   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIXCLK to u_colorbar_gen/SLICE_273:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     4.338       E4.PADDI to      R5C7A.CLK PIXCLK_c
                  --------
                    4.338   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.948ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt[2]  (from PIXCLK_c +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[9]  (to PIXCLK_c +)

   Delay:              27.620ns  (36.5% logic, 63.5% route), 12 logic levels.

 Constraint Details:

     27.620ns physical path delay u_colorbar_gen/SLICE_274 to u_colorbar_gen/SLICE_273 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 39.568ns) by 11.948ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_274 to u_colorbar_gen/SLICE_273:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R12C5A.CLK to      R12C5A.Q1 u_colorbar_gen/SLICE_274 (from PIXCLK_c)
ROUTE         5     3.535      R12C5A.Q1 to       R9C3B.B1 u_colorbar_gen/pixcnt[2]
CTOF_DEL    ---     0.923       R9C3B.B1 to       R9C3B.F1 u_colorbar_gen/SLICE_337
ROUTE         1     1.002       R9C3B.F1 to       R9C3B.C0 u_colorbar_gen/N_16
CTOF_DEL    ---     0.923       R9C3B.C0 to       R9C3B.F0 u_colorbar_gen/SLICE_337
ROUTE         1     5.024       R9C3B.F0 to       R5C7A.B1 u_colorbar_gen/N_36
CTOF_DEL    ---     0.923       R5C7A.B1 to       R5C7A.F1 u_colorbar_gen/SLICE_273
ROUTE        13     1.954       R5C7A.F1 to       R3C7A.C0 u_colorbar_gen/un5_pixcntlto9_0_o4
CTOF_DEL    ---     0.923       R3C7A.C0 to       R3C7A.F0 u_colorbar_gen/SLICE_336
ROUTE         1     3.011       R3C7A.F0 to       R2C6A.B0 u_colorbar_gen/N_34_i
C0TOFCO_DE  ---     2.064       R2C6A.B0 to      R2C6A.FCO u_colorbar_gen/SLICE_11
ROUTE         1     0.000      R2C6A.FCO to      R2C6B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.317      R2C6B.FCI to      R2C6B.FCO u_colorbar_gen/SLICE_10
ROUTE         1     0.000      R2C6B.FCO to      R2C6C.FCI u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.317      R2C6C.FCI to      R2C6C.FCO u_colorbar_gen/SLICE_9
ROUTE         1     0.000      R2C6C.FCO to      R2C6D.FCI u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.317      R2C6D.FCI to      R2C6D.FCO u_colorbar_gen/SLICE_8
ROUTE         1     0.000      R2C6D.FCO to      R2C7A.FCI u_colorbar_gen/un2_linecnt_cry_6
FCITOFCO_D  ---     0.317      R2C7A.FCI to      R2C7A.FCO u_colorbar_gen/SLICE_7
ROUTE         1     0.000      R2C7A.FCO to      R2C7B.FCI u_colorbar_gen/un2_linecnt_cry_8
FCITOF0_DE  ---     1.181      R2C7B.FCI to       R2C7B.F0 u_colorbar_gen/SLICE_6
ROUTE         1     3.011       R2C7B.F0 to       R5C7A.B0 u_colorbar_gen/un2_linecnt_s_9_0_S0
CTOF_DEL    ---     0.923       R5C7A.B0 to       R5C7A.F0 u_colorbar_gen/SLICE_273
ROUTE         1     0.000       R5C7A.F0 to      R5C7A.DI0 u_colorbar_gen/un65_linecnt[9] (to PIXCLK_c)
                  --------
                   27.620   (36.5% logic, 63.5% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to u_colorbar_gen/SLICE_274:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     4.338       E4.PADDI to     R12C5A.CLK PIXCLK_c
                  --------
                    4.338   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIXCLK to u_colorbar_gen/SLICE_273:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     4.338       E4.PADDI to      R5C7A.CLK PIXCLK_c
                  --------
                    4.338   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.100ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt[1]  (from PIXCLK_c +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[9]  (to PIXCLK_c +)

   Delay:              27.468ns  (36.7% logic, 63.3% route), 12 logic levels.

 Constraint Details:

     27.468ns physical path delay u_colorbar_gen/SLICE_4 to u_colorbar_gen/SLICE_273 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 39.568ns) by 12.100ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_4 to u_colorbar_gen/SLICE_273:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R13C3B.CLK to      R13C3B.Q0 u_colorbar_gen/SLICE_4 (from PIXCLK_c)
ROUTE         5     3.383      R13C3B.Q0 to       R9C3B.A1 u_colorbar_gen/pixcnt[1]
CTOF_DEL    ---     0.923       R9C3B.A1 to       R9C3B.F1 u_colorbar_gen/SLICE_337
ROUTE         1     1.002       R9C3B.F1 to       R9C3B.C0 u_colorbar_gen/N_16
CTOF_DEL    ---     0.923       R9C3B.C0 to       R9C3B.F0 u_colorbar_gen/SLICE_337
ROUTE         1     5.024       R9C3B.F0 to       R5C7A.B1 u_colorbar_gen/N_36
CTOF_DEL    ---     0.923       R5C7A.B1 to       R5C7A.F1 u_colorbar_gen/SLICE_273
ROUTE        13     1.954       R5C7A.F1 to       R3C7A.C0 u_colorbar_gen/un5_pixcntlto9_0_o4
CTOF_DEL    ---     0.923       R3C7A.C0 to       R3C7A.F0 u_colorbar_gen/SLICE_336
ROUTE         1     3.011       R3C7A.F0 to       R2C6A.B0 u_colorbar_gen/N_34_i
C0TOFCO_DE  ---     2.064       R2C6A.B0 to      R2C6A.FCO u_colorbar_gen/SLICE_11
ROUTE         1     0.000      R2C6A.FCO to      R2C6B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.317      R2C6B.FCI to      R2C6B.FCO u_colorbar_gen/SLICE_10
ROUTE         1     0.000      R2C6B.FCO to      R2C6C.FCI u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.317      R2C6C.FCI to      R2C6C.FCO u_colorbar_gen/SLICE_9
ROUTE         1     0.000      R2C6C.FCO to      R2C6D.FCI u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.317      R2C6D.FCI to      R2C6D.FCO u_colorbar_gen/SLICE_8
ROUTE         1     0.000      R2C6D.FCO to      R2C7A.FCI u_colorbar_gen/un2_linecnt_cry_6
FCITOFCO_D  ---     0.317      R2C7A.FCI to      R2C7A.FCO u_colorbar_gen/SLICE_7
ROUTE         1     0.000      R2C7A.FCO to      R2C7B.FCI u_colorbar_gen/un2_linecnt_cry_8
FCITOF0_DE  ---     1.181      R2C7B.FCI to       R2C7B.F0 u_colorbar_gen/SLICE_6
ROUTE         1     3.011       R2C7B.F0 to       R5C7A.B0 u_colorbar_gen/un2_linecnt_s_9_0_S0
CTOF_DEL    ---     0.923       R5C7A.B0 to       R5C7A.F0 u_colorbar_gen/SLICE_273
ROUTE         1     0.000       R5C7A.F0 to      R5C7A.DI0 u_colorbar_gen/un65_linecnt[9] (to PIXCLK_c)
                  --------
                   27.468   (36.7% logic, 63.3% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to u_colorbar_gen/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     4.338       E4.PADDI to     R13C3B.CLK PIXCLK_c
                  --------
                    4.338   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIXCLK to u_colorbar_gen/SLICE_273:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     4.338       E4.PADDI to      R5C7A.CLK PIXCLK_c
                  --------
                    4.338   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.110ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt[0]  (from PIXCLK_c +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[9]  (to PIXCLK_c +)

   Delay:              27.458ns  (36.7% logic, 63.3% route), 12 logic levels.

 Constraint Details:

     27.458ns physical path delay u_colorbar_gen/SLICE_274 to u_colorbar_gen/SLICE_273 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 39.568ns) by 12.110ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_274 to u_colorbar_gen/SLICE_273:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R12C5A.CLK to      R12C5A.Q0 u_colorbar_gen/SLICE_274 (from PIXCLK_c)
ROUTE         6     3.373      R12C5A.Q0 to       R9C3B.D1 u_colorbar_gen/pixcnt[0]
CTOF_DEL    ---     0.923       R9C3B.D1 to       R9C3B.F1 u_colorbar_gen/SLICE_337
ROUTE         1     1.002       R9C3B.F1 to       R9C3B.C0 u_colorbar_gen/N_16
CTOF_DEL    ---     0.923       R9C3B.C0 to       R9C3B.F0 u_colorbar_gen/SLICE_337
ROUTE         1     5.024       R9C3B.F0 to       R5C7A.B1 u_colorbar_gen/N_36
CTOF_DEL    ---     0.923       R5C7A.B1 to       R5C7A.F1 u_colorbar_gen/SLICE_273
ROUTE        13     1.954       R5C7A.F1 to       R3C7A.C0 u_colorbar_gen/un5_pixcntlto9_0_o4
CTOF_DEL    ---     0.923       R3C7A.C0 to       R3C7A.F0 u_colorbar_gen/SLICE_336
ROUTE         1     3.011       R3C7A.F0 to       R2C6A.B0 u_colorbar_gen/N_34_i
C0TOFCO_DE  ---     2.064       R2C6A.B0 to      R2C6A.FCO u_colorbar_gen/SLICE_11
ROUTE         1     0.000      R2C6A.FCO to      R2C6B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.317      R2C6B.FCI to      R2C6B.FCO u_colorbar_gen/SLICE_10
ROUTE         1     0.000      R2C6B.FCO to      R2C6C.FCI u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.317      R2C6C.FCI to      R2C6C.FCO u_colorbar_gen/SLICE_9
ROUTE         1     0.000      R2C6C.FCO to      R2C6D.FCI u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.317      R2C6D.FCI to      R2C6D.FCO u_colorbar_gen/SLICE_8
ROUTE         1     0.000      R2C6D.FCO to      R2C7A.FCI u_colorbar_gen/un2_linecnt_cry_6
FCITOFCO_D  ---     0.317      R2C7A.FCI to      R2C7A.FCO u_colorbar_gen/SLICE_7
ROUTE         1     0.000      R2C7A.FCO to      R2C7B.FCI u_colorbar_gen/un2_linecnt_cry_8
FCITOF0_DE  ---     1.181      R2C7B.FCI to       R2C7B.F0 u_colorbar_gen/SLICE_6
ROUTE         1     3.011       R2C7B.F0 to       R5C7A.B0 u_colorbar_gen/un2_linecnt_s_9_0_S0
CTOF_DEL    ---     0.923       R5C7A.B0 to       R5C7A.F0 u_colorbar_gen/SLICE_273
ROUTE         1     0.000       R5C7A.F0 to      R5C7A.DI0 u_colorbar_gen/un65_linecnt[9] (to PIXCLK_c)
                  --------
                   27.458   (36.7% logic, 63.3% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to u_colorbar_gen/SLICE_274:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     4.338       E4.PADDI to     R12C5A.CLK PIXCLK_c
                  --------
                    4.338   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIXCLK to u_colorbar_gen/SLICE_273:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     4.338       E4.PADDI to      R5C7A.CLK PIXCLK_c
                  --------
                    4.338   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.092ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt[3]  (from PIXCLK_c +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[2]  (to PIXCLK_c +)

   Delay:              26.476ns  (33.7% logic, 66.3% route), 8 logic levels.

 Constraint Details:

     26.476ns physical path delay u_colorbar_gen/SLICE_275 to u_colorbar_gen/SLICE_270 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 39.568ns) by 13.092ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_275 to u_colorbar_gen/SLICE_270:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R12C4A.CLK to      R12C4A.Q0 u_colorbar_gen/SLICE_275 (from PIXCLK_c)
ROUTE         5     3.542      R12C4A.Q0 to       R9C3B.C1 u_colorbar_gen/pixcnt[3]
CTOF_DEL    ---     0.923       R9C3B.C1 to       R9C3B.F1 u_colorbar_gen/SLICE_337
ROUTE         1     1.002       R9C3B.F1 to       R9C3B.C0 u_colorbar_gen/N_16
CTOF_DEL    ---     0.923       R9C3B.C0 to       R9C3B.F0 u_colorbar_gen/SLICE_337
ROUTE         1     5.024       R9C3B.F0 to       R5C7A.B1 u_colorbar_gen/N_36
CTOF_DEL    ---     0.923       R5C7A.B1 to       R5C7A.F1 u_colorbar_gen/SLICE_273
ROUTE        13     1.954       R5C7A.F1 to       R3C7A.C0 u_colorbar_gen/un5_pixcntlto9_0_o4
CTOF_DEL    ---     0.923       R3C7A.C0 to       R3C7A.F0 u_colorbar_gen/SLICE_336
ROUTE         1     3.011       R3C7A.F0 to       R2C6A.B0 u_colorbar_gen/N_34_i
C0TOFCO_DE  ---     2.064       R2C6A.B0 to      R2C6A.FCO u_colorbar_gen/SLICE_11
ROUTE         1     0.000      R2C6A.FCO to      R2C6B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOF1_DE  ---     1.298      R2C6B.FCI to       R2C6B.F1 u_colorbar_gen/SLICE_10
ROUTE         1     3.011       R2C6B.F1 to       R3C5C.B1 u_colorbar_gen/un2_linecnt_cry_1_0_S1
CTOF_DEL    ---     0.923       R3C5C.B1 to       R3C5C.F1 u_colorbar_gen/SLICE_270
ROUTE         1     0.000       R3C5C.F1 to      R3C5C.DI1 u_colorbar_gen/un65_linecnt[2] (to PIXCLK_c)
                  --------
                   26.476   (33.7% logic, 66.3% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to u_colorbar_gen/SLICE_275:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     4.338       E4.PADDI to     R12C4A.CLK PIXCLK_c
                  --------
                    4.338   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIXCLK to u_colorbar_gen/SLICE_270:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     4.338       E4.PADDI to      R3C5C.CLK PIXCLK_c
                  --------
                    4.338   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.099ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt[2]  (from PIXCLK_c +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[2]  (to PIXCLK_c +)

   Delay:              26.469ns  (33.7% logic, 66.3% route), 8 logic levels.

 Constraint Details:

     26.469ns physical path delay u_colorbar_gen/SLICE_274 to u_colorbar_gen/SLICE_270 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 39.568ns) by 13.099ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_274 to u_colorbar_gen/SLICE_270:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R12C5A.CLK to      R12C5A.Q1 u_colorbar_gen/SLICE_274 (from PIXCLK_c)
ROUTE         5     3.535      R12C5A.Q1 to       R9C3B.B1 u_colorbar_gen/pixcnt[2]
CTOF_DEL    ---     0.923       R9C3B.B1 to       R9C3B.F1 u_colorbar_gen/SLICE_337
ROUTE         1     1.002       R9C3B.F1 to       R9C3B.C0 u_colorbar_gen/N_16
CTOF_DEL    ---     0.923       R9C3B.C0 to       R9C3B.F0 u_colorbar_gen/SLICE_337
ROUTE         1     5.024       R9C3B.F0 to       R5C7A.B1 u_colorbar_gen/N_36
CTOF_DEL    ---     0.923       R5C7A.B1 to       R5C7A.F1 u_colorbar_gen/SLICE_273
ROUTE        13     1.954       R5C7A.F1 to       R3C7A.C0 u_colorbar_gen/un5_pixcntlto9_0_o4
CTOF_DEL    ---     0.923       R3C7A.C0 to       R3C7A.F0 u_colorbar_gen/SLICE_336
ROUTE         1     3.011       R3C7A.F0 to       R2C6A.B0 u_colorbar_gen/N_34_i
C0TOFCO_DE  ---     2.064       R2C6A.B0 to      R2C6A.FCO u_colorbar_gen/SLICE_11
ROUTE         1     0.000      R2C6A.FCO to      R2C6B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOF1_DE  ---     1.298      R2C6B.FCI to       R2C6B.F1 u_colorbar_gen/SLICE_10
ROUTE         1     3.011       R2C6B.F1 to       R3C5C.B1 u_colorbar_gen/un2_linecnt_cry_1_0_S1
CTOF_DEL    ---     0.923       R3C5C.B1 to       R3C5C.F1 u_colorbar_gen/SLICE_270
ROUTE         1     0.000       R3C5C.F1 to      R3C5C.DI1 u_colorbar_gen/un65_linecnt[2] (to PIXCLK_c)
                  --------
                   26.469   (33.7% logic, 66.3% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to u_colorbar_gen/SLICE_274:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     4.338       E4.PADDI to     R12C5A.CLK PIXCLK_c
                  --------
                    4.338   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIXCLK to u_colorbar_gen/SLICE_270:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     4.338       E4.PADDI to      R3C5C.CLK PIXCLK_c
                  --------
                    4.338   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.251ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt[1]  (from PIXCLK_c +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[2]  (to PIXCLK_c +)

   Delay:              26.317ns  (33.9% logic, 66.1% route), 8 logic levels.

 Constraint Details:

     26.317ns physical path delay u_colorbar_gen/SLICE_4 to u_colorbar_gen/SLICE_270 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 39.568ns) by 13.251ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_4 to u_colorbar_gen/SLICE_270:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R13C3B.CLK to      R13C3B.Q0 u_colorbar_gen/SLICE_4 (from PIXCLK_c)
ROUTE         5     3.383      R13C3B.Q0 to       R9C3B.A1 u_colorbar_gen/pixcnt[1]
CTOF_DEL    ---     0.923       R9C3B.A1 to       R9C3B.F1 u_colorbar_gen/SLICE_337
ROUTE         1     1.002       R9C3B.F1 to       R9C3B.C0 u_colorbar_gen/N_16
CTOF_DEL    ---     0.923       R9C3B.C0 to       R9C3B.F0 u_colorbar_gen/SLICE_337
ROUTE         1     5.024       R9C3B.F0 to       R5C7A.B1 u_colorbar_gen/N_36
CTOF_DEL    ---     0.923       R5C7A.B1 to       R5C7A.F1 u_colorbar_gen/SLICE_273
ROUTE        13     1.954       R5C7A.F1 to       R3C7A.C0 u_colorbar_gen/un5_pixcntlto9_0_o4
CTOF_DEL    ---     0.923       R3C7A.C0 to       R3C7A.F0 u_colorbar_gen/SLICE_336
ROUTE         1     3.011       R3C7A.F0 to       R2C6A.B0 u_colorbar_gen/N_34_i
C0TOFCO_DE  ---     2.064       R2C6A.B0 to      R2C6A.FCO u_colorbar_gen/SLICE_11
ROUTE         1     0.000      R2C6A.FCO to      R2C6B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOF1_DE  ---     1.298      R2C6B.FCI to       R2C6B.F1 u_colorbar_gen/SLICE_10
ROUTE         1     3.011       R2C6B.F1 to       R3C5C.B1 u_colorbar_gen/un2_linecnt_cry_1_0_S1
CTOF_DEL    ---     0.923       R3C5C.B1 to       R3C5C.F1 u_colorbar_gen/SLICE_270
ROUTE         1     0.000       R3C5C.F1 to      R3C5C.DI1 u_colorbar_gen/un65_linecnt[2] (to PIXCLK_c)
                  --------
                   26.317   (33.9% logic, 66.1% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to u_colorbar_gen/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     4.338       E4.PADDI to     R13C3B.CLK PIXCLK_c
                  --------
                    4.338   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIXCLK to u_colorbar_gen/SLICE_270:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     4.338       E4.PADDI to      R3C5C.CLK PIXCLK_c
                  --------
                    4.338   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.261ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt[0]  (from PIXCLK_c +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[2]  (to PIXCLK_c +)

   Delay:              26.307ns  (34.0% logic, 66.0% route), 8 logic levels.

 Constraint Details:

     26.307ns physical path delay u_colorbar_gen/SLICE_274 to u_colorbar_gen/SLICE_270 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 39.568ns) by 13.261ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_274 to u_colorbar_gen/SLICE_270:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R12C5A.CLK to      R12C5A.Q0 u_colorbar_gen/SLICE_274 (from PIXCLK_c)
ROUTE         6     3.373      R12C5A.Q0 to       R9C3B.D1 u_colorbar_gen/pixcnt[0]
CTOF_DEL    ---     0.923       R9C3B.D1 to       R9C3B.F1 u_colorbar_gen/SLICE_337
ROUTE         1     1.002       R9C3B.F1 to       R9C3B.C0 u_colorbar_gen/N_16
CTOF_DEL    ---     0.923       R9C3B.C0 to       R9C3B.F0 u_colorbar_gen/SLICE_337
ROUTE         1     5.024       R9C3B.F0 to       R5C7A.B1 u_colorbar_gen/N_36
CTOF_DEL    ---     0.923       R5C7A.B1 to       R5C7A.F1 u_colorbar_gen/SLICE_273
ROUTE        13     1.954       R5C7A.F1 to       R3C7A.C0 u_colorbar_gen/un5_pixcntlto9_0_o4
CTOF_DEL    ---     0.923       R3C7A.C0 to       R3C7A.F0 u_colorbar_gen/SLICE_336
ROUTE         1     3.011       R3C7A.F0 to       R2C6A.B0 u_colorbar_gen/N_34_i
C0TOFCO_DE  ---     2.064       R2C6A.B0 to      R2C6A.FCO u_colorbar_gen/SLICE_11
ROUTE         1     0.000      R2C6A.FCO to      R2C6B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOF1_DE  ---     1.298      R2C6B.FCI to       R2C6B.F1 u_colorbar_gen/SLICE_10
ROUTE         1     3.011       R2C6B.F1 to       R3C5C.B1 u_colorbar_gen/un2_linecnt_cry_1_0_S1
CTOF_DEL    ---     0.923       R3C5C.B1 to       R3C5C.F1 u_colorbar_gen/SLICE_270
ROUTE         1     0.000       R3C5C.F1 to      R3C5C.DI1 u_colorbar_gen/un65_linecnt[2] (to PIXCLK_c)
                  --------
                   26.307   (34.0% logic, 66.0% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to u_colorbar_gen/SLICE_274:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     4.338       E4.PADDI to     R12C5A.CLK PIXCLK_c
                  --------
                    4.338   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIXCLK to u_colorbar_gen/SLICE_270:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     4.338       E4.PADDI to      R3C5C.CLK PIXCLK_c
                  --------
                    4.338   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.285ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt[3]  (from PIXCLK_c +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[5]  (to PIXCLK_c +)

   Delay:              26.283ns  (36.0% logic, 64.0% route), 10 logic levels.

 Constraint Details:

     26.283ns physical path delay u_colorbar_gen/SLICE_275 to u_colorbar_gen/SLICE_272 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 39.568ns) by 13.285ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_275 to u_colorbar_gen/SLICE_272:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R12C4A.CLK to      R12C4A.Q0 u_colorbar_gen/SLICE_275 (from PIXCLK_c)
ROUTE         5     3.542      R12C4A.Q0 to       R9C3B.C1 u_colorbar_gen/pixcnt[3]
CTOF_DEL    ---     0.923       R9C3B.C1 to       R9C3B.F1 u_colorbar_gen/SLICE_337
ROUTE         1     1.002       R9C3B.F1 to       R9C3B.C0 u_colorbar_gen/N_16
CTOF_DEL    ---     0.923       R9C3B.C0 to       R9C3B.F0 u_colorbar_gen/SLICE_337
ROUTE         1     5.024       R9C3B.F0 to       R5C7A.B1 u_colorbar_gen/N_36
CTOF_DEL    ---     0.923       R5C7A.B1 to       R5C7A.F1 u_colorbar_gen/SLICE_273
ROUTE        13     1.954       R5C7A.F1 to       R3C7A.C0 u_colorbar_gen/un5_pixcntlto9_0_o4
CTOF_DEL    ---     0.923       R3C7A.C0 to       R3C7A.F0 u_colorbar_gen/SLICE_336
ROUTE         1     3.011       R3C7A.F0 to       R2C6A.B0 u_colorbar_gen/N_34_i
C0TOFCO_DE  ---     2.064       R2C6A.B0 to      R2C6A.FCO u_colorbar_gen/SLICE_11
ROUTE         1     0.000      R2C6A.FCO to      R2C6B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.317      R2C6B.FCI to      R2C6B.FCO u_colorbar_gen/SLICE_10
ROUTE         1     0.000      R2C6B.FCO to      R2C6C.FCI u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.317      R2C6C.FCI to      R2C6C.FCO u_colorbar_gen/SLICE_9
ROUTE         1     0.000      R2C6C.FCO to      R2C6D.FCI u_colorbar_gen/un2_linecnt_cry_4
FCITOF0_DE  ---     1.181      R2C6D.FCI to       R2C6D.F0 u_colorbar_gen/SLICE_8
ROUTE         1     2.301       R2C6D.F0 to       R2C7C.B0 u_colorbar_gen/un2_linecnt_cry_5_0_S0
CTOF_DEL    ---     0.923       R2C7C.B0 to       R2C7C.F0 u_colorbar_gen/SLICE_272
ROUTE         1     0.000       R2C7C.F0 to      R2C7C.DI0 u_colorbar_gen/un65_linecnt[5] (to PIXCLK_c)
                  --------
                   26.283   (36.0% logic, 64.0% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to u_colorbar_gen/SLICE_275:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     4.338       E4.PADDI to     R12C4A.CLK PIXCLK_c
                  --------
                    4.338   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIXCLK to u_colorbar_gen/SLICE_272:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     4.338       E4.PADDI to      R2C7C.CLK PIXCLK_c
                  --------
                    4.338   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.292ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt[2]  (from PIXCLK_c +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[5]  (to PIXCLK_c +)

   Delay:              26.276ns  (36.0% logic, 64.0% route), 10 logic levels.

 Constraint Details:

     26.276ns physical path delay u_colorbar_gen/SLICE_274 to u_colorbar_gen/SLICE_272 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 39.568ns) by 13.292ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_274 to u_colorbar_gen/SLICE_272:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R12C5A.CLK to      R12C5A.Q1 u_colorbar_gen/SLICE_274 (from PIXCLK_c)
ROUTE         5     3.535      R12C5A.Q1 to       R9C3B.B1 u_colorbar_gen/pixcnt[2]
CTOF_DEL    ---     0.923       R9C3B.B1 to       R9C3B.F1 u_colorbar_gen/SLICE_337
ROUTE         1     1.002       R9C3B.F1 to       R9C3B.C0 u_colorbar_gen/N_16
CTOF_DEL    ---     0.923       R9C3B.C0 to       R9C3B.F0 u_colorbar_gen/SLICE_337
ROUTE         1     5.024       R9C3B.F0 to       R5C7A.B1 u_colorbar_gen/N_36
CTOF_DEL    ---     0.923       R5C7A.B1 to       R5C7A.F1 u_colorbar_gen/SLICE_273
ROUTE        13     1.954       R5C7A.F1 to       R3C7A.C0 u_colorbar_gen/un5_pixcntlto9_0_o4
CTOF_DEL    ---     0.923       R3C7A.C0 to       R3C7A.F0 u_colorbar_gen/SLICE_336
ROUTE         1     3.011       R3C7A.F0 to       R2C6A.B0 u_colorbar_gen/N_34_i
C0TOFCO_DE  ---     2.064       R2C6A.B0 to      R2C6A.FCO u_colorbar_gen/SLICE_11
ROUTE         1     0.000      R2C6A.FCO to      R2C6B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.317      R2C6B.FCI to      R2C6B.FCO u_colorbar_gen/SLICE_10
ROUTE         1     0.000      R2C6B.FCO to      R2C6C.FCI u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.317      R2C6C.FCI to      R2C6C.FCO u_colorbar_gen/SLICE_9
ROUTE         1     0.000      R2C6C.FCO to      R2C6D.FCI u_colorbar_gen/un2_linecnt_cry_4
FCITOF0_DE  ---     1.181      R2C6D.FCI to       R2C6D.F0 u_colorbar_gen/SLICE_8
ROUTE         1     2.301       R2C6D.F0 to       R2C7C.B0 u_colorbar_gen/un2_linecnt_cry_5_0_S0
CTOF_DEL    ---     0.923       R2C7C.B0 to       R2C7C.F0 u_colorbar_gen/SLICE_272
ROUTE         1     0.000       R2C7C.F0 to      R2C7C.DI0 u_colorbar_gen/un65_linecnt[5] (to PIXCLK_c)
                  --------
                   26.276   (36.0% logic, 64.0% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to u_colorbar_gen/SLICE_274:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     4.338       E4.PADDI to     R12C5A.CLK PIXCLK_c
                  --------
                    4.338   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIXCLK to u_colorbar_gen/SLICE_272:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     4.338       E4.PADDI to      R2C7C.CLK PIXCLK_c
                  --------
                    4.338   (0.0% logic, 100.0% route), 0 logic levels.

Report:   35.639MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_3"></A>Preference: FREQUENCY NET "byte_clk" 75.000000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 17.902ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DCS_ROM/byte_cnt[5]  (from byte_clk +)
   Destination:    FF         Data in        u_DCS_ROM/wait_cnt[11]  (to byte_clk +)

   Delay:              30.803ns  (41.3% logic, 58.7% route), 16 logic levels.

 Constraint Details:

     30.803ns physical path delay u_DCS_ROM/SLICE_28 to u_DCS_ROM/SLICE_19 exceeds
     13.333ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 12.901ns) by 17.902ns

 Physical Path Details:

      Data path u_DCS_ROM/SLICE_28 to u_DCS_ROM/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R11C14D.CLK to     R11C14D.Q0 u_DCS_ROM/SLICE_28 (from byte_clk)
ROUTE        67     3.883     R11C14D.Q0 to     R10C14C.A0 u_DCS_ROM/byte_cnt[5]
CTOOFX_DEL  ---     1.359     R10C14C.A0 to   R10C14C.OFX0 u_DCS_ROM/SLICE_311
ROUTE         1     0.000   R10C14C.OFX0 to    R10C14C.FXB u_DCS_ROM/current_data_20_1_0_1_f5b
FXTOOFX_DE  ---     0.478    R10C14C.FXB to   R10C14C.OFX1 u_DCS_ROM/SLICE_311
ROUTE         1     0.000   R10C14C.OFX1 to    R10C14B.FXA u_DCS_ROM/current_data_20_1_0_f5a
FXTOOFX_DE  ---     0.478    R10C14B.FXA to   R10C14B.OFX1 u_DCS_ROM/SLICE_312
ROUTE         1     2.221   R10C14B.OFX1 to     R10C15D.A0 u_DCS_ROM/current_data_20_1
CTOF_DEL    ---     0.923     R10C15D.A0 to     R10C15D.F0 u_DCS_ROM/SLICE_396
ROUTE         1     1.559     R10C15D.F0 to     R10C17D.D1 u_DCS_ROM/current_data_21mux_iv_0[0]
CTOF_DEL    ---     0.923     R10C17D.D1 to     R10C17D.F1 u_DCS_ROM/SLICE_153
ROUTE         2     3.914     R10C17D.F1 to      R9C16D.A0 u_DCS_ROM/current_data_2[1]
CTOF_DEL    ---     0.923      R9C16D.A0 to      R9C16D.F0 u_DCS_ROM/SLICE_439
ROUTE         2     1.760      R9C16D.F0 to      R9C16A.C0 u_DCS_ROM/un4_wait_cnt_5
CTOF_DEL    ---     0.923      R9C16A.C0 to      R9C16A.F0 u_DCS_ROM/SLICE_342
ROUTE         8     1.603      R9C16A.F0 to      R9C16A.D1 u_DCS_ROM/un4_wait_cnt
CTOF_DEL    ---     0.923      R9C16A.D1 to      R9C16A.F1 u_DCS_ROM/SLICE_342
ROUTE         1     3.148      R9C16A.F1 to      R9C17A.A0 u_DCS_ROM/wait_cnt
C0TOFCO_DE  ---     2.064      R9C17A.A0 to     R9C17A.FCO u_DCS_ROM/SLICE_25
ROUTE         1     0.000     R9C17A.FCO to     R9C17B.FCI u_DCS_ROM/wait_cnt_cry[0]
FCITOFCO_D  ---     0.317     R9C17B.FCI to     R9C17B.FCO u_DCS_ROM/SLICE_24
ROUTE         1     0.000     R9C17B.FCO to     R9C17C.FCI u_DCS_ROM/wait_cnt_cry[2]
FCITOFCO_D  ---     0.317     R9C17C.FCI to     R9C17C.FCO u_DCS_ROM/SLICE_23
ROUTE         1     0.000     R9C17C.FCO to     R9C17D.FCI u_DCS_ROM/wait_cnt_cry[4]
FCITOFCO_D  ---     0.317     R9C17D.FCI to     R9C17D.FCO u_DCS_ROM/SLICE_22
ROUTE         1     0.000     R9C17D.FCO to     R9C18A.FCI u_DCS_ROM/wait_cnt_cry[6]
FCITOFCO_D  ---     0.317     R9C18A.FCI to     R9C18A.FCO u_DCS_ROM/SLICE_21
ROUTE         1     0.000     R9C18A.FCO to     R9C18B.FCI u_DCS_ROM/wait_cnt_cry[8]
FCITOFCO_D  ---     0.317     R9C18B.FCI to     R9C18B.FCO u_DCS_ROM/SLICE_20
ROUTE         1     0.000     R9C18B.FCO to     R9C18C.FCI u_DCS_ROM/wait_cnt_cry[10]
FCITOF0_DE  ---     1.181     R9C18C.FCI to      R9C18C.F0 u_DCS_ROM/SLICE_19
ROUTE         1     0.000      R9C18C.F0 to     R9C18C.DI0 u_DCS_ROM/wait_cnt_s[11] (to byte_clk)
                  --------
                   30.803   (41.3% logic, 58.7% route), 16 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_1lane/PLLInst_0 to u_DCS_ROM/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     3.721    LPLL.CLKOS2 to    R11C14D.CLK byte_clk
                  --------
                    3.721   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_1lane/PLLInst_0 to u_DCS_ROM/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     3.721    LPLL.CLKOS2 to     R9C18C.CLK byte_clk
                  --------
                    3.721   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 17.754ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DCS_ROM/byte_cnt[2]  (from byte_clk +)
   Destination:    FF         Data in        u_DCS_ROM/wait_cnt[11]  (to byte_clk +)

   Delay:              30.655ns  (41.5% logic, 58.5% route), 16 logic levels.

 Constraint Details:

     30.655ns physical path delay u_DCS_ROM/SLICE_30 to u_DCS_ROM/SLICE_19 exceeds
     13.333ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 12.901ns) by 17.754ns

 Physical Path Details:

      Data path u_DCS_ROM/SLICE_30 to u_DCS_ROM/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R11C14B.CLK to     R11C14B.Q1 u_DCS_ROM/SLICE_30 (from byte_clk)
ROUTE        87     3.735     R11C14B.Q1 to     R10C14C.A1 u_DCS_ROM/byte_cnt[2]
CTOOFX_DEL  ---     1.359     R10C14C.A1 to   R10C14C.OFX0 u_DCS_ROM/SLICE_311
ROUTE         1     0.000   R10C14C.OFX0 to    R10C14C.FXB u_DCS_ROM/current_data_20_1_0_1_f5b
FXTOOFX_DE  ---     0.478    R10C14C.FXB to   R10C14C.OFX1 u_DCS_ROM/SLICE_311
ROUTE         1     0.000   R10C14C.OFX1 to    R10C14B.FXA u_DCS_ROM/current_data_20_1_0_f5a
FXTOOFX_DE  ---     0.478    R10C14B.FXA to   R10C14B.OFX1 u_DCS_ROM/SLICE_312
ROUTE         1     2.221   R10C14B.OFX1 to     R10C15D.A0 u_DCS_ROM/current_data_20_1
CTOF_DEL    ---     0.923     R10C15D.A0 to     R10C15D.F0 u_DCS_ROM/SLICE_396
ROUTE         1     1.559     R10C15D.F0 to     R10C17D.D1 u_DCS_ROM/current_data_21mux_iv_0[0]
CTOF_DEL    ---     0.923     R10C17D.D1 to     R10C17D.F1 u_DCS_ROM/SLICE_153
ROUTE         2     3.914     R10C17D.F1 to      R9C16D.A0 u_DCS_ROM/current_data_2[1]
CTOF_DEL    ---     0.923      R9C16D.A0 to      R9C16D.F0 u_DCS_ROM/SLICE_439
ROUTE         2     1.760      R9C16D.F0 to      R9C16A.C0 u_DCS_ROM/un4_wait_cnt_5
CTOF_DEL    ---     0.923      R9C16A.C0 to      R9C16A.F0 u_DCS_ROM/SLICE_342
ROUTE         8     1.603      R9C16A.F0 to      R9C16A.D1 u_DCS_ROM/un4_wait_cnt
CTOF_DEL    ---     0.923      R9C16A.D1 to      R9C16A.F1 u_DCS_ROM/SLICE_342
ROUTE         1     3.148      R9C16A.F1 to      R9C17A.A0 u_DCS_ROM/wait_cnt
C0TOFCO_DE  ---     2.064      R9C17A.A0 to     R9C17A.FCO u_DCS_ROM/SLICE_25
ROUTE         1     0.000     R9C17A.FCO to     R9C17B.FCI u_DCS_ROM/wait_cnt_cry[0]
FCITOFCO_D  ---     0.317     R9C17B.FCI to     R9C17B.FCO u_DCS_ROM/SLICE_24
ROUTE         1     0.000     R9C17B.FCO to     R9C17C.FCI u_DCS_ROM/wait_cnt_cry[2]
FCITOFCO_D  ---     0.317     R9C17C.FCI to     R9C17C.FCO u_DCS_ROM/SLICE_23
ROUTE         1     0.000     R9C17C.FCO to     R9C17D.FCI u_DCS_ROM/wait_cnt_cry[4]
FCITOFCO_D  ---     0.317     R9C17D.FCI to     R9C17D.FCO u_DCS_ROM/SLICE_22
ROUTE         1     0.000     R9C17D.FCO to     R9C18A.FCI u_DCS_ROM/wait_cnt_cry[6]
FCITOFCO_D  ---     0.317     R9C18A.FCI to     R9C18A.FCO u_DCS_ROM/SLICE_21
ROUTE         1     0.000     R9C18A.FCO to     R9C18B.FCI u_DCS_ROM/wait_cnt_cry[8]
FCITOFCO_D  ---     0.317     R9C18B.FCI to     R9C18B.FCO u_DCS_ROM/SLICE_20
ROUTE         1     0.000     R9C18B.FCO to     R9C18C.FCI u_DCS_ROM/wait_cnt_cry[10]
FCITOF0_DE  ---     1.181     R9C18C.FCI to      R9C18C.F0 u_DCS_ROM/SLICE_19
ROUTE         1     0.000      R9C18C.F0 to     R9C18C.DI0 u_DCS_ROM/wait_cnt_s[11] (to byte_clk)
                  --------
                   30.655   (41.5% logic, 58.5% route), 16 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_1lane/PLLInst_0 to u_DCS_ROM/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     3.721    LPLL.CLKOS2 to    R11C14B.CLK byte_clk
                  --------
                    3.721   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_1lane/PLLInst_0 to u_DCS_ROM/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     3.721    LPLL.CLKOS2 to     R9C18C.CLK byte_clk
                  --------
                    3.721   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 17.702ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DCS_ROM/byte_cnt[5]  (from byte_clk +)
   Destination:    FF         Data in        u_DCS_ROM/wait_cnt[10]  (to byte_clk +)

   Delay:              30.603ns  (40.9% logic, 59.1% route), 15 logic levels.

 Constraint Details:

     30.603ns physical path delay u_DCS_ROM/SLICE_28 to u_DCS_ROM/SLICE_20 exceeds
     13.333ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 12.901ns) by 17.702ns

 Physical Path Details:

      Data path u_DCS_ROM/SLICE_28 to u_DCS_ROM/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R11C14D.CLK to     R11C14D.Q0 u_DCS_ROM/SLICE_28 (from byte_clk)
ROUTE        67     3.883     R11C14D.Q0 to     R10C14C.A0 u_DCS_ROM/byte_cnt[5]
CTOOFX_DEL  ---     1.359     R10C14C.A0 to   R10C14C.OFX0 u_DCS_ROM/SLICE_311
ROUTE         1     0.000   R10C14C.OFX0 to    R10C14C.FXB u_DCS_ROM/current_data_20_1_0_1_f5b
FXTOOFX_DE  ---     0.478    R10C14C.FXB to   R10C14C.OFX1 u_DCS_ROM/SLICE_311
ROUTE         1     0.000   R10C14C.OFX1 to    R10C14B.FXA u_DCS_ROM/current_data_20_1_0_f5a
FXTOOFX_DE  ---     0.478    R10C14B.FXA to   R10C14B.OFX1 u_DCS_ROM/SLICE_312
ROUTE         1     2.221   R10C14B.OFX1 to     R10C15D.A0 u_DCS_ROM/current_data_20_1
CTOF_DEL    ---     0.923     R10C15D.A0 to     R10C15D.F0 u_DCS_ROM/SLICE_396
ROUTE         1     1.559     R10C15D.F0 to     R10C17D.D1 u_DCS_ROM/current_data_21mux_iv_0[0]
CTOF_DEL    ---     0.923     R10C17D.D1 to     R10C17D.F1 u_DCS_ROM/SLICE_153
ROUTE         2     3.914     R10C17D.F1 to      R9C16D.A0 u_DCS_ROM/current_data_2[1]
CTOF_DEL    ---     0.923      R9C16D.A0 to      R9C16D.F0 u_DCS_ROM/SLICE_439
ROUTE         2     1.760      R9C16D.F0 to      R9C16A.C0 u_DCS_ROM/un4_wait_cnt_5
CTOF_DEL    ---     0.923      R9C16A.C0 to      R9C16A.F0 u_DCS_ROM/SLICE_342
ROUTE         8     1.603      R9C16A.F0 to      R9C16A.D1 u_DCS_ROM/un4_wait_cnt
CTOF_DEL    ---     0.923      R9C16A.D1 to      R9C16A.F1 u_DCS_ROM/SLICE_342
ROUTE         1     3.148      R9C16A.F1 to      R9C17A.A0 u_DCS_ROM/wait_cnt
C0TOFCO_DE  ---     2.064      R9C17A.A0 to     R9C17A.FCO u_DCS_ROM/SLICE_25
ROUTE         1     0.000     R9C17A.FCO to     R9C17B.FCI u_DCS_ROM/wait_cnt_cry[0]
FCITOFCO_D  ---     0.317     R9C17B.FCI to     R9C17B.FCO u_DCS_ROM/SLICE_24
ROUTE         1     0.000     R9C17B.FCO to     R9C17C.FCI u_DCS_ROM/wait_cnt_cry[2]
FCITOFCO_D  ---     0.317     R9C17C.FCI to     R9C17C.FCO u_DCS_ROM/SLICE_23
ROUTE         1     0.000     R9C17C.FCO to     R9C17D.FCI u_DCS_ROM/wait_cnt_cry[4]
FCITOFCO_D  ---     0.317     R9C17D.FCI to     R9C17D.FCO u_DCS_ROM/SLICE_22
ROUTE         1     0.000     R9C17D.FCO to     R9C18A.FCI u_DCS_ROM/wait_cnt_cry[6]
FCITOFCO_D  ---     0.317     R9C18A.FCI to     R9C18A.FCO u_DCS_ROM/SLICE_21
ROUTE         1     0.000     R9C18A.FCO to     R9C18B.FCI u_DCS_ROM/wait_cnt_cry[8]
FCITOF1_DE  ---     1.298     R9C18B.FCI to      R9C18B.F1 u_DCS_ROM/SLICE_20
ROUTE         1     0.000      R9C18B.F1 to     R9C18B.DI1 u_DCS_ROM/wait_cnt_s[10] (to byte_clk)
                  --------
                   30.603   (40.9% logic, 59.1% route), 15 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_1lane/PLLInst_0 to u_DCS_ROM/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     3.721    LPLL.CLKOS2 to    R11C14D.CLK byte_clk
                  --------
                    3.721   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_1lane/PLLInst_0 to u_DCS_ROM/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     3.721    LPLL.CLKOS2 to     R9C18B.CLK byte_clk
                  --------
                    3.721   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 17.585ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DCS_ROM/byte_cnt[5]  (from byte_clk +)
   Destination:    FF         Data in        u_DCS_ROM/wait_cnt[9]  (to byte_clk +)

   Delay:              30.486ns  (40.7% logic, 59.3% route), 15 logic levels.

 Constraint Details:

     30.486ns physical path delay u_DCS_ROM/SLICE_28 to u_DCS_ROM/SLICE_20 exceeds
     13.333ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 12.901ns) by 17.585ns

 Physical Path Details:

      Data path u_DCS_ROM/SLICE_28 to u_DCS_ROM/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R11C14D.CLK to     R11C14D.Q0 u_DCS_ROM/SLICE_28 (from byte_clk)
ROUTE        67     3.883     R11C14D.Q0 to     R10C14C.A0 u_DCS_ROM/byte_cnt[5]
CTOOFX_DEL  ---     1.359     R10C14C.A0 to   R10C14C.OFX0 u_DCS_ROM/SLICE_311
ROUTE         1     0.000   R10C14C.OFX0 to    R10C14C.FXB u_DCS_ROM/current_data_20_1_0_1_f5b
FXTOOFX_DE  ---     0.478    R10C14C.FXB to   R10C14C.OFX1 u_DCS_ROM/SLICE_311
ROUTE         1     0.000   R10C14C.OFX1 to    R10C14B.FXA u_DCS_ROM/current_data_20_1_0_f5a
FXTOOFX_DE  ---     0.478    R10C14B.FXA to   R10C14B.OFX1 u_DCS_ROM/SLICE_312
ROUTE         1     2.221   R10C14B.OFX1 to     R10C15D.A0 u_DCS_ROM/current_data_20_1
CTOF_DEL    ---     0.923     R10C15D.A0 to     R10C15D.F0 u_DCS_ROM/SLICE_396
ROUTE         1     1.559     R10C15D.F0 to     R10C17D.D1 u_DCS_ROM/current_data_21mux_iv_0[0]
CTOF_DEL    ---     0.923     R10C17D.D1 to     R10C17D.F1 u_DCS_ROM/SLICE_153
ROUTE         2     3.914     R10C17D.F1 to      R9C16D.A0 u_DCS_ROM/current_data_2[1]
CTOF_DEL    ---     0.923      R9C16D.A0 to      R9C16D.F0 u_DCS_ROM/SLICE_439
ROUTE         2     1.760      R9C16D.F0 to      R9C16A.C0 u_DCS_ROM/un4_wait_cnt_5
CTOF_DEL    ---     0.923      R9C16A.C0 to      R9C16A.F0 u_DCS_ROM/SLICE_342
ROUTE         8     1.603      R9C16A.F0 to      R9C16A.D1 u_DCS_ROM/un4_wait_cnt
CTOF_DEL    ---     0.923      R9C16A.D1 to      R9C16A.F1 u_DCS_ROM/SLICE_342
ROUTE         1     3.148      R9C16A.F1 to      R9C17A.A0 u_DCS_ROM/wait_cnt
C0TOFCO_DE  ---     2.064      R9C17A.A0 to     R9C17A.FCO u_DCS_ROM/SLICE_25
ROUTE         1     0.000     R9C17A.FCO to     R9C17B.FCI u_DCS_ROM/wait_cnt_cry[0]
FCITOFCO_D  ---     0.317     R9C17B.FCI to     R9C17B.FCO u_DCS_ROM/SLICE_24
ROUTE         1     0.000     R9C17B.FCO to     R9C17C.FCI u_DCS_ROM/wait_cnt_cry[2]
FCITOFCO_D  ---     0.317     R9C17C.FCI to     R9C17C.FCO u_DCS_ROM/SLICE_23
ROUTE         1     0.000     R9C17C.FCO to     R9C17D.FCI u_DCS_ROM/wait_cnt_cry[4]
FCITOFCO_D  ---     0.317     R9C17D.FCI to     R9C17D.FCO u_DCS_ROM/SLICE_22
ROUTE         1     0.000     R9C17D.FCO to     R9C18A.FCI u_DCS_ROM/wait_cnt_cry[6]
FCITOFCO_D  ---     0.317     R9C18A.FCI to     R9C18A.FCO u_DCS_ROM/SLICE_21
ROUTE         1     0.000     R9C18A.FCO to     R9C18B.FCI u_DCS_ROM/wait_cnt_cry[8]
FCITOF0_DE  ---     1.181     R9C18B.FCI to      R9C18B.F0 u_DCS_ROM/SLICE_20
ROUTE         1     0.000      R9C18B.F0 to     R9C18B.DI0 u_DCS_ROM/wait_cnt_s[9] (to byte_clk)
                  --------
                   30.486   (40.7% logic, 59.3% route), 15 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_1lane/PLLInst_0 to u_DCS_ROM/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     3.721    LPLL.CLKOS2 to    R11C14D.CLK byte_clk
                  --------
                    3.721   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_1lane/PLLInst_0 to u_DCS_ROM/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     3.721    LPLL.CLKOS2 to     R9C18B.CLK byte_clk
                  --------
                    3.721   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 17.554ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DCS_ROM/byte_cnt[2]  (from byte_clk +)
   Destination:    FF         Data in        u_DCS_ROM/wait_cnt[10]  (to byte_clk +)

   Delay:              30.455ns  (41.1% logic, 58.9% route), 15 logic levels.

 Constraint Details:

     30.455ns physical path delay u_DCS_ROM/SLICE_30 to u_DCS_ROM/SLICE_20 exceeds
     13.333ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 12.901ns) by 17.554ns

 Physical Path Details:

      Data path u_DCS_ROM/SLICE_30 to u_DCS_ROM/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R11C14B.CLK to     R11C14B.Q1 u_DCS_ROM/SLICE_30 (from byte_clk)
ROUTE        87     3.735     R11C14B.Q1 to     R10C14C.A1 u_DCS_ROM/byte_cnt[2]
CTOOFX_DEL  ---     1.359     R10C14C.A1 to   R10C14C.OFX0 u_DCS_ROM/SLICE_311
ROUTE         1     0.000   R10C14C.OFX0 to    R10C14C.FXB u_DCS_ROM/current_data_20_1_0_1_f5b
FXTOOFX_DE  ---     0.478    R10C14C.FXB to   R10C14C.OFX1 u_DCS_ROM/SLICE_311
ROUTE         1     0.000   R10C14C.OFX1 to    R10C14B.FXA u_DCS_ROM/current_data_20_1_0_f5a
FXTOOFX_DE  ---     0.478    R10C14B.FXA to   R10C14B.OFX1 u_DCS_ROM/SLICE_312
ROUTE         1     2.221   R10C14B.OFX1 to     R10C15D.A0 u_DCS_ROM/current_data_20_1
CTOF_DEL    ---     0.923     R10C15D.A0 to     R10C15D.F0 u_DCS_ROM/SLICE_396
ROUTE         1     1.559     R10C15D.F0 to     R10C17D.D1 u_DCS_ROM/current_data_21mux_iv_0[0]
CTOF_DEL    ---     0.923     R10C17D.D1 to     R10C17D.F1 u_DCS_ROM/SLICE_153
ROUTE         2     3.914     R10C17D.F1 to      R9C16D.A0 u_DCS_ROM/current_data_2[1]
CTOF_DEL    ---     0.923      R9C16D.A0 to      R9C16D.F0 u_DCS_ROM/SLICE_439
ROUTE         2     1.760      R9C16D.F0 to      R9C16A.C0 u_DCS_ROM/un4_wait_cnt_5
CTOF_DEL    ---     0.923      R9C16A.C0 to      R9C16A.F0 u_DCS_ROM/SLICE_342
ROUTE         8     1.603      R9C16A.F0 to      R9C16A.D1 u_DCS_ROM/un4_wait_cnt
CTOF_DEL    ---     0.923      R9C16A.D1 to      R9C16A.F1 u_DCS_ROM/SLICE_342
ROUTE         1     3.148      R9C16A.F1 to      R9C17A.A0 u_DCS_ROM/wait_cnt
C0TOFCO_DE  ---     2.064      R9C17A.A0 to     R9C17A.FCO u_DCS_ROM/SLICE_25
ROUTE         1     0.000     R9C17A.FCO to     R9C17B.FCI u_DCS_ROM/wait_cnt_cry[0]
FCITOFCO_D  ---     0.317     R9C17B.FCI to     R9C17B.FCO u_DCS_ROM/SLICE_24
ROUTE         1     0.000     R9C17B.FCO to     R9C17C.FCI u_DCS_ROM/wait_cnt_cry[2]
FCITOFCO_D  ---     0.317     R9C17C.FCI to     R9C17C.FCO u_DCS_ROM/SLICE_23
ROUTE         1     0.000     R9C17C.FCO to     R9C17D.FCI u_DCS_ROM/wait_cnt_cry[4]
FCITOFCO_D  ---     0.317     R9C17D.FCI to     R9C17D.FCO u_DCS_ROM/SLICE_22
ROUTE         1     0.000     R9C17D.FCO to     R9C18A.FCI u_DCS_ROM/wait_cnt_cry[6]
FCITOFCO_D  ---     0.317     R9C18A.FCI to     R9C18A.FCO u_DCS_ROM/SLICE_21
ROUTE         1     0.000     R9C18A.FCO to     R9C18B.FCI u_DCS_ROM/wait_cnt_cry[8]
FCITOF1_DE  ---     1.298     R9C18B.FCI to      R9C18B.F1 u_DCS_ROM/SLICE_20
ROUTE         1     0.000      R9C18B.F1 to     R9C18B.DI1 u_DCS_ROM/wait_cnt_s[10] (to byte_clk)
                  --------
                   30.455   (41.1% logic, 58.9% route), 15 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_1lane/PLLInst_0 to u_DCS_ROM/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     3.721    LPLL.CLKOS2 to    R11C14B.CLK byte_clk
                  --------
                    3.721   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_1lane/PLLInst_0 to u_DCS_ROM/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     3.721    LPLL.CLKOS2 to     R9C18B.CLK byte_clk
                  --------
                    3.721   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 17.437ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DCS_ROM/byte_cnt[2]  (from byte_clk +)
   Destination:    FF         Data in        u_DCS_ROM/wait_cnt[9]  (to byte_clk +)

   Delay:              30.338ns  (40.9% logic, 59.1% route), 15 logic levels.

 Constraint Details:

     30.338ns physical path delay u_DCS_ROM/SLICE_30 to u_DCS_ROM/SLICE_20 exceeds
     13.333ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 12.901ns) by 17.437ns

 Physical Path Details:

      Data path u_DCS_ROM/SLICE_30 to u_DCS_ROM/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R11C14B.CLK to     R11C14B.Q1 u_DCS_ROM/SLICE_30 (from byte_clk)
ROUTE        87     3.735     R11C14B.Q1 to     R10C14C.A1 u_DCS_ROM/byte_cnt[2]
CTOOFX_DEL  ---     1.359     R10C14C.A1 to   R10C14C.OFX0 u_DCS_ROM/SLICE_311
ROUTE         1     0.000   R10C14C.OFX0 to    R10C14C.FXB u_DCS_ROM/current_data_20_1_0_1_f5b
FXTOOFX_DE  ---     0.478    R10C14C.FXB to   R10C14C.OFX1 u_DCS_ROM/SLICE_311
ROUTE         1     0.000   R10C14C.OFX1 to    R10C14B.FXA u_DCS_ROM/current_data_20_1_0_f5a
FXTOOFX_DE  ---     0.478    R10C14B.FXA to   R10C14B.OFX1 u_DCS_ROM/SLICE_312
ROUTE         1     2.221   R10C14B.OFX1 to     R10C15D.A0 u_DCS_ROM/current_data_20_1
CTOF_DEL    ---     0.923     R10C15D.A0 to     R10C15D.F0 u_DCS_ROM/SLICE_396
ROUTE         1     1.559     R10C15D.F0 to     R10C17D.D1 u_DCS_ROM/current_data_21mux_iv_0[0]
CTOF_DEL    ---     0.923     R10C17D.D1 to     R10C17D.F1 u_DCS_ROM/SLICE_153
ROUTE         2     3.914     R10C17D.F1 to      R9C16D.A0 u_DCS_ROM/current_data_2[1]
CTOF_DEL    ---     0.923      R9C16D.A0 to      R9C16D.F0 u_DCS_ROM/SLICE_439
ROUTE         2     1.760      R9C16D.F0 to      R9C16A.C0 u_DCS_ROM/un4_wait_cnt_5
CTOF_DEL    ---     0.923      R9C16A.C0 to      R9C16A.F0 u_DCS_ROM/SLICE_342
ROUTE         8     1.603      R9C16A.F0 to      R9C16A.D1 u_DCS_ROM/un4_wait_cnt
CTOF_DEL    ---     0.923      R9C16A.D1 to      R9C16A.F1 u_DCS_ROM/SLICE_342
ROUTE         1     3.148      R9C16A.F1 to      R9C17A.A0 u_DCS_ROM/wait_cnt
C0TOFCO_DE  ---     2.064      R9C17A.A0 to     R9C17A.FCO u_DCS_ROM/SLICE_25
ROUTE         1     0.000     R9C17A.FCO to     R9C17B.FCI u_DCS_ROM/wait_cnt_cry[0]
FCITOFCO_D  ---     0.317     R9C17B.FCI to     R9C17B.FCO u_DCS_ROM/SLICE_24
ROUTE         1     0.000     R9C17B.FCO to     R9C17C.FCI u_DCS_ROM/wait_cnt_cry[2]
FCITOFCO_D  ---     0.317     R9C17C.FCI to     R9C17C.FCO u_DCS_ROM/SLICE_23
ROUTE         1     0.000     R9C17C.FCO to     R9C17D.FCI u_DCS_ROM/wait_cnt_cry[4]
FCITOFCO_D  ---     0.317     R9C17D.FCI to     R9C17D.FCO u_DCS_ROM/SLICE_22
ROUTE         1     0.000     R9C17D.FCO to     R9C18A.FCI u_DCS_ROM/wait_cnt_cry[6]
FCITOFCO_D  ---     0.317     R9C18A.FCI to     R9C18A.FCO u_DCS_ROM/SLICE_21
ROUTE         1     0.000     R9C18A.FCO to     R9C18B.FCI u_DCS_ROM/wait_cnt_cry[8]
FCITOF0_DE  ---     1.181     R9C18B.FCI to      R9C18B.F0 u_DCS_ROM/SLICE_20
ROUTE         1     0.000      R9C18B.F0 to     R9C18B.DI0 u_DCS_ROM/wait_cnt_s[9] (to byte_clk)
                  --------
                   30.338   (40.9% logic, 59.1% route), 15 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_1lane/PLLInst_0 to u_DCS_ROM/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     3.721    LPLL.CLKOS2 to    R11C14B.CLK byte_clk
                  --------
                    3.721   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_1lane/PLLInst_0 to u_DCS_ROM/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     3.721    LPLL.CLKOS2 to     R9C18B.CLK byte_clk
                  --------
                    3.721   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 17.385ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DCS_ROM/byte_cnt[5]  (from byte_clk +)
   Destination:    FF         Data in        u_DCS_ROM/wait_cnt[8]  (to byte_clk +)

   Delay:              30.286ns  (40.3% logic, 59.7% route), 14 logic levels.

 Constraint Details:

     30.286ns physical path delay u_DCS_ROM/SLICE_28 to u_DCS_ROM/SLICE_21 exceeds
     13.333ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 12.901ns) by 17.385ns

 Physical Path Details:

      Data path u_DCS_ROM/SLICE_28 to u_DCS_ROM/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R11C14D.CLK to     R11C14D.Q0 u_DCS_ROM/SLICE_28 (from byte_clk)
ROUTE        67     3.883     R11C14D.Q0 to     R10C14C.A0 u_DCS_ROM/byte_cnt[5]
CTOOFX_DEL  ---     1.359     R10C14C.A0 to   R10C14C.OFX0 u_DCS_ROM/SLICE_311
ROUTE         1     0.000   R10C14C.OFX0 to    R10C14C.FXB u_DCS_ROM/current_data_20_1_0_1_f5b
FXTOOFX_DE  ---     0.478    R10C14C.FXB to   R10C14C.OFX1 u_DCS_ROM/SLICE_311
ROUTE         1     0.000   R10C14C.OFX1 to    R10C14B.FXA u_DCS_ROM/current_data_20_1_0_f5a
FXTOOFX_DE  ---     0.478    R10C14B.FXA to   R10C14B.OFX1 u_DCS_ROM/SLICE_312
ROUTE         1     2.221   R10C14B.OFX1 to     R10C15D.A0 u_DCS_ROM/current_data_20_1
CTOF_DEL    ---     0.923     R10C15D.A0 to     R10C15D.F0 u_DCS_ROM/SLICE_396
ROUTE         1     1.559     R10C15D.F0 to     R10C17D.D1 u_DCS_ROM/current_data_21mux_iv_0[0]
CTOF_DEL    ---     0.923     R10C17D.D1 to     R10C17D.F1 u_DCS_ROM/SLICE_153
ROUTE         2     3.914     R10C17D.F1 to      R9C16D.A0 u_DCS_ROM/current_data_2[1]
CTOF_DEL    ---     0.923      R9C16D.A0 to      R9C16D.F0 u_DCS_ROM/SLICE_439
ROUTE         2     1.760      R9C16D.F0 to      R9C16A.C0 u_DCS_ROM/un4_wait_cnt_5
CTOF_DEL    ---     0.923      R9C16A.C0 to      R9C16A.F0 u_DCS_ROM/SLICE_342
ROUTE         8     1.603      R9C16A.F0 to      R9C16A.D1 u_DCS_ROM/un4_wait_cnt
CTOF_DEL    ---     0.923      R9C16A.D1 to      R9C16A.F1 u_DCS_ROM/SLICE_342
ROUTE         1     3.148      R9C16A.F1 to      R9C17A.A0 u_DCS_ROM/wait_cnt
C0TOFCO_DE  ---     2.064      R9C17A.A0 to     R9C17A.FCO u_DCS_ROM/SLICE_25
ROUTE         1     0.000     R9C17A.FCO to     R9C17B.FCI u_DCS_ROM/wait_cnt_cry[0]
FCITOFCO_D  ---     0.317     R9C17B.FCI to     R9C17B.FCO u_DCS_ROM/SLICE_24
ROUTE         1     0.000     R9C17B.FCO to     R9C17C.FCI u_DCS_ROM/wait_cnt_cry[2]
FCITOFCO_D  ---     0.317     R9C17C.FCI to     R9C17C.FCO u_DCS_ROM/SLICE_23
ROUTE         1     0.000     R9C17C.FCO to     R9C17D.FCI u_DCS_ROM/wait_cnt_cry[4]
FCITOFCO_D  ---     0.317     R9C17D.FCI to     R9C17D.FCO u_DCS_ROM/SLICE_22
ROUTE         1     0.000     R9C17D.FCO to     R9C18A.FCI u_DCS_ROM/wait_cnt_cry[6]
FCITOF1_DE  ---     1.298     R9C18A.FCI to      R9C18A.F1 u_DCS_ROM/SLICE_21
ROUTE         1     0.000      R9C18A.F1 to     R9C18A.DI1 u_DCS_ROM/wait_cnt_s[8] (to byte_clk)
                  --------
                   30.286   (40.3% logic, 59.7% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_1lane/PLLInst_0 to u_DCS_ROM/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     3.721    LPLL.CLKOS2 to    R11C14D.CLK byte_clk
                  --------
                    3.721   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_1lane/PLLInst_0 to u_DCS_ROM/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     3.721    LPLL.CLKOS2 to     R9C18A.CLK byte_clk
                  --------
                    3.721   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 17.284ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DCS_ROM/byte_cnt[3]  (from byte_clk +)
   Destination:    FF         Data in        u_DCS_ROM/wait_cnt[11]  (to byte_clk +)

   Delay:              30.185ns  (42.1% logic, 57.9% route), 16 logic levels.

 Constraint Details:

     30.185ns physical path delay u_DCS_ROM/SLICE_29 to u_DCS_ROM/SLICE_19 exceeds
     13.333ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 12.901ns) by 17.284ns

 Physical Path Details:

      Data path u_DCS_ROM/SLICE_29 to u_DCS_ROM/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R11C14C.CLK to     R11C14C.Q0 u_DCS_ROM/SLICE_29 (from byte_clk)
ROUTE        87     3.265     R11C14C.Q0 to     R10C14D.B0 u_DCS_ROM/byte_cnt[3]
CTOOFX_DEL  ---     1.359     R10C14D.B0 to   R10C14D.OFX0 u_DCS_ROM/SLICE_310
ROUTE         1     0.000   R10C14D.OFX0 to    R10C14C.FXA u_DCS_ROM/current_data_20_1_0_0_f5a
FXTOOFX_DE  ---     0.478    R10C14C.FXA to   R10C14C.OFX1 u_DCS_ROM/SLICE_311
ROUTE         1     0.000   R10C14C.OFX1 to    R10C14B.FXA u_DCS_ROM/current_data_20_1_0_f5a
FXTOOFX_DE  ---     0.478    R10C14B.FXA to   R10C14B.OFX1 u_DCS_ROM/SLICE_312
ROUTE         1     2.221   R10C14B.OFX1 to     R10C15D.A0 u_DCS_ROM/current_data_20_1
CTOF_DEL    ---     0.923     R10C15D.A0 to     R10C15D.F0 u_DCS_ROM/SLICE_396
ROUTE         1     1.559     R10C15D.F0 to     R10C17D.D1 u_DCS_ROM/current_data_21mux_iv_0[0]
CTOF_DEL    ---     0.923     R10C17D.D1 to     R10C17D.F1 u_DCS_ROM/SLICE_153
ROUTE         2     3.914     R10C17D.F1 to      R9C16D.A0 u_DCS_ROM/current_data_2[1]
CTOF_DEL    ---     0.923      R9C16D.A0 to      R9C16D.F0 u_DCS_ROM/SLICE_439
ROUTE         2     1.760      R9C16D.F0 to      R9C16A.C0 u_DCS_ROM/un4_wait_cnt_5
CTOF_DEL    ---     0.923      R9C16A.C0 to      R9C16A.F0 u_DCS_ROM/SLICE_342
ROUTE         8     1.603      R9C16A.F0 to      R9C16A.D1 u_DCS_ROM/un4_wait_cnt
CTOF_DEL    ---     0.923      R9C16A.D1 to      R9C16A.F1 u_DCS_ROM/SLICE_342
ROUTE         1     3.148      R9C16A.F1 to      R9C17A.A0 u_DCS_ROM/wait_cnt
C0TOFCO_DE  ---     2.064      R9C17A.A0 to     R9C17A.FCO u_DCS_ROM/SLICE_25
ROUTE         1     0.000     R9C17A.FCO to     R9C17B.FCI u_DCS_ROM/wait_cnt_cry[0]
FCITOFCO_D  ---     0.317     R9C17B.FCI to     R9C17B.FCO u_DCS_ROM/SLICE_24
ROUTE         1     0.000     R9C17B.FCO to     R9C17C.FCI u_DCS_ROM/wait_cnt_cry[2]
FCITOFCO_D  ---     0.317     R9C17C.FCI to     R9C17C.FCO u_DCS_ROM/SLICE_23
ROUTE         1     0.000     R9C17C.FCO to     R9C17D.FCI u_DCS_ROM/wait_cnt_cry[4]
FCITOFCO_D  ---     0.317     R9C17D.FCI to     R9C17D.FCO u_DCS_ROM/SLICE_22
ROUTE         1     0.000     R9C17D.FCO to     R9C18A.FCI u_DCS_ROM/wait_cnt_cry[6]
FCITOFCO_D  ---     0.317     R9C18A.FCI to     R9C18A.FCO u_DCS_ROM/SLICE_21
ROUTE         1     0.000     R9C18A.FCO to     R9C18B.FCI u_DCS_ROM/wait_cnt_cry[8]
FCITOFCO_D  ---     0.317     R9C18B.FCI to     R9C18B.FCO u_DCS_ROM/SLICE_20
ROUTE         1     0.000     R9C18B.FCO to     R9C18C.FCI u_DCS_ROM/wait_cnt_cry[10]
FCITOF0_DE  ---     1.181     R9C18C.FCI to      R9C18C.F0 u_DCS_ROM/SLICE_19
ROUTE         1     0.000      R9C18C.F0 to     R9C18C.DI0 u_DCS_ROM/wait_cnt_s[11] (to byte_clk)
                  --------
                   30.185   (42.1% logic, 57.9% route), 16 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_1lane/PLLInst_0 to u_DCS_ROM/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     3.721    LPLL.CLKOS2 to    R11C14C.CLK byte_clk
                  --------
                    3.721   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_1lane/PLLInst_0 to u_DCS_ROM/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     3.721    LPLL.CLKOS2 to     R9C18C.CLK byte_clk
                  --------
                    3.721   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 17.284ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DCS_ROM/byte_cnt[3]  (from byte_clk +)
   Destination:    FF         Data in        u_DCS_ROM/wait_cnt[11]  (to byte_clk +)

   Delay:              30.185ns  (42.1% logic, 57.9% route), 16 logic levels.

 Constraint Details:

     30.185ns physical path delay u_DCS_ROM/SLICE_29 to u_DCS_ROM/SLICE_19 exceeds
     13.333ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 12.901ns) by 17.284ns

 Physical Path Details:

      Data path u_DCS_ROM/SLICE_29 to u_DCS_ROM/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R11C14C.CLK to     R11C14C.Q0 u_DCS_ROM/SLICE_29 (from byte_clk)
ROUTE        87     3.265     R11C14C.Q0 to     R10C14D.B1 u_DCS_ROM/byte_cnt[3]
CTOOFX_DEL  ---     1.359     R10C14D.B1 to   R10C14D.OFX0 u_DCS_ROM/SLICE_310
ROUTE         1     0.000   R10C14D.OFX0 to    R10C14C.FXA u_DCS_ROM/current_data_20_1_0_0_f5a
FXTOOFX_DE  ---     0.478    R10C14C.FXA to   R10C14C.OFX1 u_DCS_ROM/SLICE_311
ROUTE         1     0.000   R10C14C.OFX1 to    R10C14B.FXA u_DCS_ROM/current_data_20_1_0_f5a
FXTOOFX_DE  ---     0.478    R10C14B.FXA to   R10C14B.OFX1 u_DCS_ROM/SLICE_312
ROUTE         1     2.221   R10C14B.OFX1 to     R10C15D.A0 u_DCS_ROM/current_data_20_1
CTOF_DEL    ---     0.923     R10C15D.A0 to     R10C15D.F0 u_DCS_ROM/SLICE_396
ROUTE         1     1.559     R10C15D.F0 to     R10C17D.D1 u_DCS_ROM/current_data_21mux_iv_0[0]
CTOF_DEL    ---     0.923     R10C17D.D1 to     R10C17D.F1 u_DCS_ROM/SLICE_153
ROUTE         2     3.914     R10C17D.F1 to      R9C16D.A0 u_DCS_ROM/current_data_2[1]
CTOF_DEL    ---     0.923      R9C16D.A0 to      R9C16D.F0 u_DCS_ROM/SLICE_439
ROUTE         2     1.760      R9C16D.F0 to      R9C16A.C0 u_DCS_ROM/un4_wait_cnt_5
CTOF_DEL    ---     0.923      R9C16A.C0 to      R9C16A.F0 u_DCS_ROM/SLICE_342
ROUTE         8     1.603      R9C16A.F0 to      R9C16A.D1 u_DCS_ROM/un4_wait_cnt
CTOF_DEL    ---     0.923      R9C16A.D1 to      R9C16A.F1 u_DCS_ROM/SLICE_342
ROUTE         1     3.148      R9C16A.F1 to      R9C17A.A0 u_DCS_ROM/wait_cnt
C0TOFCO_DE  ---     2.064      R9C17A.A0 to     R9C17A.FCO u_DCS_ROM/SLICE_25
ROUTE         1     0.000     R9C17A.FCO to     R9C17B.FCI u_DCS_ROM/wait_cnt_cry[0]
FCITOFCO_D  ---     0.317     R9C17B.FCI to     R9C17B.FCO u_DCS_ROM/SLICE_24
ROUTE         1     0.000     R9C17B.FCO to     R9C17C.FCI u_DCS_ROM/wait_cnt_cry[2]
FCITOFCO_D  ---     0.317     R9C17C.FCI to     R9C17C.FCO u_DCS_ROM/SLICE_23
ROUTE         1     0.000     R9C17C.FCO to     R9C17D.FCI u_DCS_ROM/wait_cnt_cry[4]
FCITOFCO_D  ---     0.317     R9C17D.FCI to     R9C17D.FCO u_DCS_ROM/SLICE_22
ROUTE         1     0.000     R9C17D.FCO to     R9C18A.FCI u_DCS_ROM/wait_cnt_cry[6]
FCITOFCO_D  ---     0.317     R9C18A.FCI to     R9C18A.FCO u_DCS_ROM/SLICE_21
ROUTE         1     0.000     R9C18A.FCO to     R9C18B.FCI u_DCS_ROM/wait_cnt_cry[8]
FCITOFCO_D  ---     0.317     R9C18B.FCI to     R9C18B.FCO u_DCS_ROM/SLICE_20
ROUTE         1     0.000     R9C18B.FCO to     R9C18C.FCI u_DCS_ROM/wait_cnt_cry[10]
FCITOF0_DE  ---     1.181     R9C18C.FCI to      R9C18C.F0 u_DCS_ROM/SLICE_19
ROUTE         1     0.000      R9C18C.F0 to     R9C18C.DI0 u_DCS_ROM/wait_cnt_s[11] (to byte_clk)
                  --------
                   30.185   (42.1% logic, 57.9% route), 16 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_1lane/PLLInst_0 to u_DCS_ROM/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     3.721    LPLL.CLKOS2 to    R11C14C.CLK byte_clk
                  --------
                    3.721   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_1lane/PLLInst_0 to u_DCS_ROM/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     3.721    LPLL.CLKOS2 to     R9C18C.CLK byte_clk
                  --------
                    3.721   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 17.268ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DCS_ROM/byte_cnt[5]  (from byte_clk +)
   Destination:    FF         Data in        u_DCS_ROM/wait_cnt[7]  (to byte_clk +)

   Delay:              30.169ns  (40.0% logic, 60.0% route), 14 logic levels.

 Constraint Details:

     30.169ns physical path delay u_DCS_ROM/SLICE_28 to u_DCS_ROM/SLICE_21 exceeds
     13.333ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 12.901ns) by 17.268ns

 Physical Path Details:

      Data path u_DCS_ROM/SLICE_28 to u_DCS_ROM/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R11C14D.CLK to     R11C14D.Q0 u_DCS_ROM/SLICE_28 (from byte_clk)
ROUTE        67     3.883     R11C14D.Q0 to     R10C14C.A0 u_DCS_ROM/byte_cnt[5]
CTOOFX_DEL  ---     1.359     R10C14C.A0 to   R10C14C.OFX0 u_DCS_ROM/SLICE_311
ROUTE         1     0.000   R10C14C.OFX0 to    R10C14C.FXB u_DCS_ROM/current_data_20_1_0_1_f5b
FXTOOFX_DE  ---     0.478    R10C14C.FXB to   R10C14C.OFX1 u_DCS_ROM/SLICE_311
ROUTE         1     0.000   R10C14C.OFX1 to    R10C14B.FXA u_DCS_ROM/current_data_20_1_0_f5a
FXTOOFX_DE  ---     0.478    R10C14B.FXA to   R10C14B.OFX1 u_DCS_ROM/SLICE_312
ROUTE         1     2.221   R10C14B.OFX1 to     R10C15D.A0 u_DCS_ROM/current_data_20_1
CTOF_DEL    ---     0.923     R10C15D.A0 to     R10C15D.F0 u_DCS_ROM/SLICE_396
ROUTE         1     1.559     R10C15D.F0 to     R10C17D.D1 u_DCS_ROM/current_data_21mux_iv_0[0]
CTOF_DEL    ---     0.923     R10C17D.D1 to     R10C17D.F1 u_DCS_ROM/SLICE_153
ROUTE         2     3.914     R10C17D.F1 to      R9C16D.A0 u_DCS_ROM/current_data_2[1]
CTOF_DEL    ---     0.923      R9C16D.A0 to      R9C16D.F0 u_DCS_ROM/SLICE_439
ROUTE         2     1.760      R9C16D.F0 to      R9C16A.C0 u_DCS_ROM/un4_wait_cnt_5
CTOF_DEL    ---     0.923      R9C16A.C0 to      R9C16A.F0 u_DCS_ROM/SLICE_342
ROUTE         8     1.603      R9C16A.F0 to      R9C16A.D1 u_DCS_ROM/un4_wait_cnt
CTOF_DEL    ---     0.923      R9C16A.D1 to      R9C16A.F1 u_DCS_ROM/SLICE_342
ROUTE         1     3.148      R9C16A.F1 to      R9C17A.A0 u_DCS_ROM/wait_cnt
C0TOFCO_DE  ---     2.064      R9C17A.A0 to     R9C17A.FCO u_DCS_ROM/SLICE_25
ROUTE         1     0.000     R9C17A.FCO to     R9C17B.FCI u_DCS_ROM/wait_cnt_cry[0]
FCITOFCO_D  ---     0.317     R9C17B.FCI to     R9C17B.FCO u_DCS_ROM/SLICE_24
ROUTE         1     0.000     R9C17B.FCO to     R9C17C.FCI u_DCS_ROM/wait_cnt_cry[2]
FCITOFCO_D  ---     0.317     R9C17C.FCI to     R9C17C.FCO u_DCS_ROM/SLICE_23
ROUTE         1     0.000     R9C17C.FCO to     R9C17D.FCI u_DCS_ROM/wait_cnt_cry[4]
FCITOFCO_D  ---     0.317     R9C17D.FCI to     R9C17D.FCO u_DCS_ROM/SLICE_22
ROUTE         1     0.000     R9C17D.FCO to     R9C18A.FCI u_DCS_ROM/wait_cnt_cry[6]
FCITOF0_DE  ---     1.181     R9C18A.FCI to      R9C18A.F0 u_DCS_ROM/SLICE_21
ROUTE         1     0.000      R9C18A.F0 to     R9C18A.DI0 u_DCS_ROM/wait_cnt_s[7] (to byte_clk)
                  --------
                   30.169   (40.0% logic, 60.0% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_1lane/PLLInst_0 to u_DCS_ROM/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     3.721    LPLL.CLKOS2 to    R11C14D.CLK byte_clk
                  --------
                    3.721   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_1lane/PLLInst_0 to u_DCS_ROM/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     3.721    LPLL.CLKOS2 to     R9C18A.CLK byte_clk
                  --------
                    3.721   (0.0% logic, 100.0% route), 0 logic levels.

Warning:  32.015MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_4"></A>Internal Preference: Timing Rule Check
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
This section of the Trace report will identify any inherent timing rule violations
in the design. These rules may be affected by other preferences.


Passed: D0_MGIOL meets CLK to ECLK skew range from -6.394ns to 6.873ns

   Max skew of 4.249ns meets timing requirement of 6.873ns by 2.624ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.504         E4.PAD to       E4.PADDI PIXCLK
ROUTE        50     1.079       E4.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     0.534     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         2     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.390  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         4     4.189 TCLKDIV1.CDIVX to   IOL_T24A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    7.696   (24.6% logic, 75.4% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     1.709     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    1.709   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.504         E4.PAD to       E4.PADDI PIXCLK
ROUTE        50     1.079       E4.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     0.534     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         2     0.330 *LKSYNC1.ECLKO to  IOL_T24A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    3.447   (43.6% logic, 56.4% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     1.709     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    1.709   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 3.901ns meets timing requirement of -6.394ns by 10.295ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.616         E4.PAD to       E4.PADDI PIXCLK
ROUTE        50     1.107       E4.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     0.545     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         2     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.376  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         4     3.872 TCLKDIV1.CDIVX to   IOL_T24A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    7.516   (26.5% logic, 73.5% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     2.178     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    2.178   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.616         E4.PAD to       E4.PADDI PIXCLK
ROUTE        50     1.107       E4.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     0.545     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         2     0.347 *LKSYNC1.ECLKO to  IOL_T24A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    3.615   (44.7% logic, 55.3% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     2.178     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    2.178   (0.0% logic, 100.0% route), 1 logic levels.


Passed: DCK_MGIOL meets CLK to ECLK skew range from -6.394ns to 6.873ns

   Max skew of 3.427ns meets timing requirement of 6.873ns by 3.446ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.504         E4.PAD to       E4.PADDI PIXCLK
ROUTE        50     1.079       E4.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     0.545     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         2     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.390  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         4     4.189 TCLKDIV1.CDIVX to   IOL_T17A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkc)
                  --------
                    7.707   (24.6% logic, 75.4% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     1.709     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    1.709   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.504         E4.PAD to       E4.PADDI PIXCLK
ROUTE        50     1.079       E4.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OS_DE  ---     0.833      LPLL.CLKI to     LPLL.CLKOS u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         1     0.534     LPLL.CLKOS to *LKSYNC0.ECLKI CLKOS
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA
ROUTE         1     0.330 *LKSYNC0.ECLKO to  IOL_T17A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkc
                  --------
                    4.280   (54.6% logic, 45.4% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     1.709     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    1.709   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 3.057ns meets timing requirement of -6.394ns by 9.451ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.616         E4.PAD to       E4.PADDI PIXCLK
ROUTE        50     1.107       E4.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     0.534     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         2     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.376  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         4     3.872 TCLKDIV1.CDIVX to   IOL_T17A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkc)
                  --------
                    7.505   (26.5% logic, 73.5% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     2.178     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    2.178   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.616         E4.PAD to       E4.PADDI PIXCLK
ROUTE        50     1.107       E4.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OS_DE  ---     0.833      LPLL.CLKI to     LPLL.CLKOS u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         1     0.545     LPLL.CLKOS to *LKSYNC0.ECLKI CLKOS
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA
ROUTE         1     0.347 *LKSYNC0.ECLKO to  IOL_T17A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkc
                  --------
                    4.448   (55.1% logic, 44.9% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     2.178     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    2.178   (0.0% logic, 100.0% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_0_5"></A>Internal Preference: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;
            378 items scored, 208 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 5.904ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              20.315ns  (20.5% logic, 79.5% route), 4 logic levels.

 Constraint Details:

     20.315ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_34 to D0_MGIOL exceeds
     13.333ns delay constraint less
     -1.403ns skew and
      0.000ns feedback compensation and
      0.325ns DO_SET requirement (totaling 14.411ns) by 5.904ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_34 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R9C20B.CLK to      R9C20B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_34 (from byte_clk)
ROUTE        14     3.703      R9C20B.Q0 to     R10C21D.B0 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.923     R10C21D.B0 to     R10C21D.F0 u_LP_HS_DELAY_CNTRL/SLICE_399
ROUTE        32     6.005     R10C21D.F0 to      R9C21B.D1 u_LP_HS_DELAY_CNTRL/tmp3[3]
CTOF_DEL    ---     0.923      R9C21B.D1 to      R9C21B.F1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_127
ROUTE         1     2.931      R9C21B.F1 to      R9C23C.A0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_6
CTOOFX_DEL  ---     1.359      R9C23C.A0 to    R9C23C.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0_RNIKEBD4_2/SLICE_294
ROUTE         1     3.516    R9C23C.OFX0 to  IOL_T24A.TXD7 byte_D0_out[7] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   20.315   (20.5% logic, 79.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to u_LP_HS_DELAY_CNTRL/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.616         E4.PAD to       E4.PADDI PIXCLK
ROUTE        50     1.107       E4.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE       196     3.721    LPLL.CLKOS2 to     R9C20B.CLK byte_clk
                  --------
                    6.444   (25.1% logic, 74.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     2.178     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    2.178   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path PIXCLK to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.616         E4.PAD to       E4.PADDI PIXCLK
ROUTE        50     1.107       E4.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     0.545     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         2     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.390  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         4     4.189 TCLKDIV1.CDIVX to   IOL_T24A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    7.847   (25.6% logic, 74.4% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     2.178     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    2.178   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 5.644ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[3]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              20.055ns  (20.7% logic, 79.3% route), 4 logic levels.

 Constraint Details:

     20.055ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_33 to D0_MGIOL exceeds
     13.333ns delay constraint less
     -1.403ns skew and
      0.000ns feedback compensation and
      0.325ns DO_SET requirement (totaling 14.411ns) by 5.644ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_33 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R9C20C.CLK to      R9C20C.Q0 u_LP_HS_DELAY_CNTRL/SLICE_33 (from byte_clk)
ROUTE        12     3.443      R9C20C.Q0 to     R10C21D.A0 u_LP_HS_DELAY_CNTRL/tmp1[3]
CTOF_DEL    ---     0.923     R10C21D.A0 to     R10C21D.F0 u_LP_HS_DELAY_CNTRL/SLICE_399
ROUTE        32     6.005     R10C21D.F0 to      R9C21B.D1 u_LP_HS_DELAY_CNTRL/tmp3[3]
CTOF_DEL    ---     0.923      R9C21B.D1 to      R9C21B.F1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_127
ROUTE         1     2.931      R9C21B.F1 to      R9C23C.A0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_6
CTOOFX_DEL  ---     1.359      R9C23C.A0 to    R9C23C.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0_RNIKEBD4_2/SLICE_294
ROUTE         1     3.516    R9C23C.OFX0 to  IOL_T24A.TXD7 byte_D0_out[7] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   20.055   (20.7% logic, 79.3% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to u_LP_HS_DELAY_CNTRL/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.616         E4.PAD to       E4.PADDI PIXCLK
ROUTE        50     1.107       E4.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE       196     3.721    LPLL.CLKOS2 to     R9C20C.CLK byte_clk
                  --------
                    6.444   (25.1% logic, 74.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     2.178     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    2.178   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path PIXCLK to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.616         E4.PAD to       E4.PADDI PIXCLK
ROUTE        50     1.107       E4.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     0.545     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         2     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.390  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         4     4.189 TCLKDIV1.CDIVX to   IOL_T24A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    7.847   (25.6% logic, 74.4% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     2.178     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    2.178   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 5.620ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              20.031ns  (20.8% logic, 79.2% route), 4 logic levels.

 Constraint Details:

     20.031ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_34 to D0_MGIOL exceeds
     13.333ns delay constraint less
     -1.403ns skew and
      0.000ns feedback compensation and
      0.325ns DO_SET requirement (totaling 14.411ns) by 5.620ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_34 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R9C20B.CLK to      R9C20B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_34 (from byte_clk)
ROUTE        14     3.703      R9C20B.Q0 to     R10C21D.B0 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.923     R10C21D.B0 to     R10C21D.F0 u_LP_HS_DELAY_CNTRL/SLICE_399
ROUTE        32     6.005     R10C21D.F0 to      R9C21B.D0 u_LP_HS_DELAY_CNTRL/tmp3[3]
CTOF_DEL    ---     0.923      R9C21B.D0 to      R9C21B.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_127
ROUTE         1     2.372      R9C21B.F0 to      R9C22C.B0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_5
CTOOFX_DEL  ---     1.359      R9C22C.B0 to    R9C22C.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0_RNIKEBD4_1/SLICE_295
ROUTE         1     3.791    R9C22C.OFX0 to  IOL_T24A.TXD6 byte_D0_out[6] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   20.031   (20.8% logic, 79.2% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to u_LP_HS_DELAY_CNTRL/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.616         E4.PAD to       E4.PADDI PIXCLK
ROUTE        50     1.107       E4.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE       196     3.721    LPLL.CLKOS2 to     R9C20B.CLK byte_clk
                  --------
                    6.444   (25.1% logic, 74.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     2.178     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    2.178   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path PIXCLK to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.616         E4.PAD to       E4.PADDI PIXCLK
ROUTE        50     1.107       E4.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     0.545     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         2     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.390  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         4     4.189 TCLKDIV1.CDIVX to   IOL_T24A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    7.847   (25.6% logic, 74.4% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     2.178     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    2.178   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 5.360ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[3]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              19.771ns  (21.0% logic, 79.0% route), 4 logic levels.

 Constraint Details:

     19.771ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_33 to D0_MGIOL exceeds
     13.333ns delay constraint less
     -1.403ns skew and
      0.000ns feedback compensation and
      0.325ns DO_SET requirement (totaling 14.411ns) by 5.360ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_33 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R9C20C.CLK to      R9C20C.Q0 u_LP_HS_DELAY_CNTRL/SLICE_33 (from byte_clk)
ROUTE        12     3.443      R9C20C.Q0 to     R10C21D.A0 u_LP_HS_DELAY_CNTRL/tmp1[3]
CTOF_DEL    ---     0.923     R10C21D.A0 to     R10C21D.F0 u_LP_HS_DELAY_CNTRL/SLICE_399
ROUTE        32     6.005     R10C21D.F0 to      R9C21B.D0 u_LP_HS_DELAY_CNTRL/tmp3[3]
CTOF_DEL    ---     0.923      R9C21B.D0 to      R9C21B.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_127
ROUTE         1     2.372      R9C21B.F0 to      R9C22C.B0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_5
CTOOFX_DEL  ---     1.359      R9C22C.B0 to    R9C22C.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0_RNIKEBD4_1/SLICE_295
ROUTE         1     3.791    R9C22C.OFX0 to  IOL_T24A.TXD6 byte_D0_out[6] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   19.771   (21.0% logic, 79.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to u_LP_HS_DELAY_CNTRL/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.616         E4.PAD to       E4.PADDI PIXCLK
ROUTE        50     1.107       E4.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE       196     3.721    LPLL.CLKOS2 to     R9C20C.CLK byte_clk
                  --------
                    6.444   (25.1% logic, 74.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     2.178     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    2.178   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path PIXCLK to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.616         E4.PAD to       E4.PADDI PIXCLK
ROUTE        50     1.107       E4.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     0.545     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         2     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.390  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         4     4.189 TCLKDIV1.CDIVX to   IOL_T24A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    7.847   (25.6% logic, 74.4% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     2.178     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    2.178   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 5.309ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              19.720ns  (21.1% logic, 78.9% route), 4 logic levels.

 Constraint Details:

     19.720ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_34 to D0_MGIOL exceeds
     13.333ns delay constraint less
     -1.403ns skew and
      0.000ns feedback compensation and
      0.325ns DO_SET requirement (totaling 14.411ns) by 5.309ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_34 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R9C20B.CLK to      R9C20B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_34 (from byte_clk)
ROUTE        14     3.703      R9C20B.Q0 to     R10C21D.B0 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.923     R10C21D.B0 to     R10C21D.F0 u_LP_HS_DELAY_CNTRL/SLICE_399
ROUTE        32     5.005     R10C21D.F0 to     R11C21B.D1 u_LP_HS_DELAY_CNTRL/tmp3[3]
CTOF_DEL    ---     0.923     R11C21B.D1 to     R11C21B.F1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_6/SLICE_109
ROUTE         1     3.336     R11C21B.F1 to      R9C23C.B1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_30
CTOOFX_DEL  ---     1.359      R9C23C.B1 to    R9C23C.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0_RNIKEBD4_2/SLICE_294
ROUTE         1     3.516    R9C23C.OFX0 to  IOL_T24A.TXD7 byte_D0_out[7] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   19.720   (21.1% logic, 78.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to u_LP_HS_DELAY_CNTRL/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.616         E4.PAD to       E4.PADDI PIXCLK
ROUTE        50     1.107       E4.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE       196     3.721    LPLL.CLKOS2 to     R9C20B.CLK byte_clk
                  --------
                    6.444   (25.1% logic, 74.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     2.178     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    2.178   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path PIXCLK to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.616         E4.PAD to       E4.PADDI PIXCLK
ROUTE        50     1.107       E4.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     0.545     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         2     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.390  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         4     4.189 TCLKDIV1.CDIVX to   IOL_T24A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    7.847   (25.6% logic, 74.4% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     2.178     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    2.178   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 5.259ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              19.670ns  (21.1% logic, 78.9% route), 4 logic levels.

 Constraint Details:

     19.670ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_34 to D0_MGIOL exceeds
     13.333ns delay constraint less
     -1.403ns skew and
      0.000ns feedback compensation and
      0.325ns DO_SET requirement (totaling 14.411ns) by 5.259ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_34 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R9C20B.CLK to      R9C20B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_34 (from byte_clk)
ROUTE        14     3.703      R9C20B.Q0 to     R10C21D.B0 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.923     R10C21D.B0 to     R10C21D.F0 u_LP_HS_DELAY_CNTRL/SLICE_399
ROUTE        32     5.005     R10C21D.F0 to     R11C21B.D0 u_LP_HS_DELAY_CNTRL/tmp3[3]
CTOF_DEL    ---     0.923     R11C21B.D0 to     R11C21B.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_6/SLICE_109
ROUTE         1     3.011     R11C21B.F0 to      R9C22C.B1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_29
CTOOFX_DEL  ---     1.359      R9C22C.B1 to    R9C22C.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0_RNIKEBD4_1/SLICE_295
ROUTE         1     3.791    R9C22C.OFX0 to  IOL_T24A.TXD6 byte_D0_out[6] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   19.670   (21.1% logic, 78.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to u_LP_HS_DELAY_CNTRL/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.616         E4.PAD to       E4.PADDI PIXCLK
ROUTE        50     1.107       E4.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE       196     3.721    LPLL.CLKOS2 to     R9C20B.CLK byte_clk
                  --------
                    6.444   (25.1% logic, 74.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     2.178     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    2.178   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path PIXCLK to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.616         E4.PAD to       E4.PADDI PIXCLK
ROUTE        50     1.107       E4.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     0.545     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         2     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.390  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         4     4.189 TCLKDIV1.CDIVX to   IOL_T24A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    7.847   (25.6% logic, 74.4% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     2.178     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    2.178   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 5.207ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              19.618ns  (21.2% logic, 78.8% route), 4 logic levels.

 Constraint Details:

     19.618ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_34 to D0_MGIOL exceeds
     13.333ns delay constraint less
     -1.403ns skew and
      0.000ns feedback compensation and
      0.325ns DO_SET requirement (totaling 14.411ns) by 5.207ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_34 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R9C20B.CLK to      R9C20B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_34 (from byte_clk)
ROUTE        14     3.703      R9C20B.Q0 to     R10C21D.B1 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.923     R10C21D.B1 to     R10C21D.F1 u_LP_HS_DELAY_CNTRL/SLICE_399
ROUTE        32     3.843     R10C21D.F1 to     R11C22B.C0 u_LP_HS_DELAY_CNTRL/tmp3[2]
CTOF_DEL    ---     0.923     R11C22B.C0 to     R11C22B.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/SLICE_112
ROUTE         1     3.399     R11C22B.F0 to     R12C22A.C1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_25
CTOOFX_DEL  ---     1.359     R12C22A.C1 to   R12C22A.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1_RNI2BJG4_1/SLICE_299
ROUTE         1     4.513   R12C22A.OFX0 to  IOL_T24A.TXD2 byte_D0_out[2] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   19.618   (21.2% logic, 78.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to u_LP_HS_DELAY_CNTRL/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.616         E4.PAD to       E4.PADDI PIXCLK
ROUTE        50     1.107       E4.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE       196     3.721    LPLL.CLKOS2 to     R9C20B.CLK byte_clk
                  --------
                    6.444   (25.1% logic, 74.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     2.178     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    2.178   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path PIXCLK to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.616         E4.PAD to       E4.PADDI PIXCLK
ROUTE        50     1.107       E4.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     0.545     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         2     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.390  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         4     4.189 TCLKDIV1.CDIVX to   IOL_T24A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    7.847   (25.6% logic, 74.4% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     2.178     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    2.178   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 5.049ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[3]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              19.460ns  (21.4% logic, 78.6% route), 4 logic levels.

 Constraint Details:

     19.460ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_33 to D0_MGIOL exceeds
     13.333ns delay constraint less
     -1.403ns skew and
      0.000ns feedback compensation and
      0.325ns DO_SET requirement (totaling 14.411ns) by 5.049ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_33 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R9C20C.CLK to      R9C20C.Q0 u_LP_HS_DELAY_CNTRL/SLICE_33 (from byte_clk)
ROUTE        12     3.443      R9C20C.Q0 to     R10C21D.A0 u_LP_HS_DELAY_CNTRL/tmp1[3]
CTOF_DEL    ---     0.923     R10C21D.A0 to     R10C21D.F0 u_LP_HS_DELAY_CNTRL/SLICE_399
ROUTE        32     5.005     R10C21D.F0 to     R11C21B.D1 u_LP_HS_DELAY_CNTRL/tmp3[3]
CTOF_DEL    ---     0.923     R11C21B.D1 to     R11C21B.F1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_6/SLICE_109
ROUTE         1     3.336     R11C21B.F1 to      R9C23C.B1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_30
CTOOFX_DEL  ---     1.359      R9C23C.B1 to    R9C23C.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0_RNIKEBD4_2/SLICE_294
ROUTE         1     3.516    R9C23C.OFX0 to  IOL_T24A.TXD7 byte_D0_out[7] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   19.460   (21.4% logic, 78.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to u_LP_HS_DELAY_CNTRL/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.616         E4.PAD to       E4.PADDI PIXCLK
ROUTE        50     1.107       E4.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE       196     3.721    LPLL.CLKOS2 to     R9C20C.CLK byte_clk
                  --------
                    6.444   (25.1% logic, 74.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     2.178     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    2.178   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path PIXCLK to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.616         E4.PAD to       E4.PADDI PIXCLK
ROUTE        50     1.107       E4.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     0.545     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         2     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.390  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         4     4.189 TCLKDIV1.CDIVX to   IOL_T24A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    7.847   (25.6% logic, 74.4% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     2.178     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    2.178   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 4.999ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[3]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              19.410ns  (21.4% logic, 78.6% route), 4 logic levels.

 Constraint Details:

     19.410ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_33 to D0_MGIOL exceeds
     13.333ns delay constraint less
     -1.403ns skew and
      0.000ns feedback compensation and
      0.325ns DO_SET requirement (totaling 14.411ns) by 4.999ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_33 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R9C20C.CLK to      R9C20C.Q0 u_LP_HS_DELAY_CNTRL/SLICE_33 (from byte_clk)
ROUTE        12     3.443      R9C20C.Q0 to     R10C21D.A0 u_LP_HS_DELAY_CNTRL/tmp1[3]
CTOF_DEL    ---     0.923     R10C21D.A0 to     R10C21D.F0 u_LP_HS_DELAY_CNTRL/SLICE_399
ROUTE        32     5.005     R10C21D.F0 to     R11C21B.D0 u_LP_HS_DELAY_CNTRL/tmp3[3]
CTOF_DEL    ---     0.923     R11C21B.D0 to     R11C21B.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_6/SLICE_109
ROUTE         1     3.011     R11C21B.F0 to      R9C22C.B1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_29
CTOOFX_DEL  ---     1.359      R9C22C.B1 to    R9C22C.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0_RNIKEBD4_1/SLICE_295
ROUTE         1     3.791    R9C22C.OFX0 to  IOL_T24A.TXD6 byte_D0_out[6] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   19.410   (21.4% logic, 78.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to u_LP_HS_DELAY_CNTRL/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.616         E4.PAD to       E4.PADDI PIXCLK
ROUTE        50     1.107       E4.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE       196     3.721    LPLL.CLKOS2 to     R9C20C.CLK byte_clk
                  --------
                    6.444   (25.1% logic, 74.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     2.178     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    2.178   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path PIXCLK to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.616         E4.PAD to       E4.PADDI PIXCLK
ROUTE        50     1.107       E4.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     0.545     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         2     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.390  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         4     4.189 TCLKDIV1.CDIVX to   IOL_T24A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    7.847   (25.6% logic, 74.4% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     2.178     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    2.178   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 4.814ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[2]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              19.225ns  (21.6% logic, 78.4% route), 4 logic levels.

 Constraint Details:

     19.225ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_34 to D0_MGIOL exceeds
     13.333ns delay constraint less
     -1.403ns skew and
      0.000ns feedback compensation and
      0.325ns DO_SET requirement (totaling 14.411ns) by 4.814ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_34 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R9C20B.CLK to      R9C20B.Q1 u_LP_HS_DELAY_CNTRL/SLICE_34 (from byte_clk)
ROUTE        13     2.613      R9C20B.Q1 to     R10C21D.D0 u_LP_HS_DELAY_CNTRL/tmp1[2]
CTOF_DEL    ---     0.923     R10C21D.D0 to     R10C21D.F0 u_LP_HS_DELAY_CNTRL/SLICE_399
ROUTE        32     6.005     R10C21D.F0 to      R9C21B.D1 u_LP_HS_DELAY_CNTRL/tmp3[3]
CTOF_DEL    ---     0.923      R9C21B.D1 to      R9C21B.F1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_127
ROUTE         1     2.931      R9C21B.F1 to      R9C23C.A0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_6
CTOOFX_DEL  ---     1.359      R9C23C.A0 to    R9C23C.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0_RNIKEBD4_2/SLICE_294
ROUTE         1     3.516    R9C23C.OFX0 to  IOL_T24A.TXD7 byte_D0_out[7] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   19.225   (21.6% logic, 78.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to u_LP_HS_DELAY_CNTRL/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.616         E4.PAD to       E4.PADDI PIXCLK
ROUTE        50     1.107       E4.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE       196     3.721    LPLL.CLKOS2 to     R9C20B.CLK byte_clk
                  --------
                    6.444   (25.1% logic, 74.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     2.178     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    2.178   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path PIXCLK to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.616         E4.PAD to       E4.PADDI PIXCLK
ROUTE        50     1.107       E4.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     0.545     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         2     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.390  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         4     4.189 TCLKDIV1.CDIVX to   IOL_T24A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    7.847   (25.6% logic, 74.4% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     2.178     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    2.178   (0.0% logic, 100.0% route), 1 logic levels.

Warning:  51.983MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "CLKOP" 300.000000 MHz ;  |  300.000 MHz|  146.028 MHz|   0 *
                                        |             |             |
FREQUENCY NET "CLKOS" 300.000000 MHz ;  |  300.000 MHz|  146.028 MHz|   0 *
                                        |             |             |
FREQUENCY NET "PIXCLK_c" 25.000000 MHz  |             |             |
;                                       |   25.000 MHz|   35.639 MHz|  12  
                                        |             |             |
FREQUENCY NET "byte_clk" 75.000000 MHz  |             |             |
;                                       |   75.000 MHz|   32.015 MHz|  16 *
                                        |             |             |
Timing Rule Check                       |            -|            -|   0  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_DPHY_TX_INST/u_oDDRx4/sclk"          |             |             |
75.000000 MHz ;                         |   75.000 MHz|   51.983 MHz|   4 *
                                        |             |             |
----------------------------------------------------------------------------


4 preferences(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_DCS_ROM/un4_wait_cnt_5">u_DCS_ROM/un4_wait_cnt_5</a>                |       2|    3926|     91.18%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_DCS_ROM/un4_wait_cnt">u_DCS_ROM/un4_wait_cnt</a>                  |       8|    3774|     87.65%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_DCS_ROM/wait_cnt_cry[6]">u_DCS_ROM/wait_cnt_cry[6]</a>               |       1|    2767|     64.26%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_DCS_ROM/wait_cnt_cry[4]">u_DCS_ROM/wait_cnt_cry[4]</a>               |       1|    2698|     62.66%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_DCS_ROM/wait_cnt_cry[8]">u_DCS_ROM/wait_cnt_cry[8]</a>               |       1|    2379|     55.25%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_DCS_ROM/current_data_2[1]">u_DCS_ROM/current_data_2[1]</a>             |       2|    2322|     53.92%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_DCS_ROM/current_data_21mux_iv_0[0]">u_DCS_ROM/current_data_21mux_iv_0[0]</a>    |       1|    2303|     53.48%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_DCS_ROM/current_data_20_1">u_DCS_ROM/current_data_20_1</a>             |       1|    2058|     47.79%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_DCS_ROM/un16_wait_cnt">u_DCS_ROM/un16_wait_cnt</a>                 |      12|    2037|     47.31%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_DCS_ROM/wait_cnt_cry[2]">u_DCS_ROM/wait_cnt_cry[2]</a>               |       1|    1997|     46.38%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_DCS_ROM/wait_cnt_cry[0]">u_DCS_ROM/wait_cnt_cry[0]</a>               |       1|    1911|     44.38%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_DCS_ROM/wait_cnt">u_DCS_ROM/wait_cnt</a>                      |       1|    1443|     33.51%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_DCS_ROM/byte_cnt[2]">u_DCS_ROM/byte_cnt[2]</a>                   |      87|    1158|     26.89%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_DCS_ROM/wait_cnt_cry[10]">u_DCS_ROM/wait_cnt_cry[10]</a>              |       1|    1083|     25.15%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_DCS_ROM/wait_cnt_s[11]">u_DCS_ROM/wait_cnt_s[11]</a>                |       1|    1083|     25.15%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_DCS_ROM/byte_cnt[3]">u_DCS_ROM/byte_cnt[3]</a>                   |      87|    1076|     24.99%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_DCS_ROM/current_data_20_1_0_f5a">u_DCS_ROM/current_data_20_1_0_f5a</a>       |       1|    1052|     24.43%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_DCS_ROM/current_data_20_1_1_f5b">u_DCS_ROM/current_data_20_1_1_f5b</a>       |       1|    1003|     23.29%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_DCS_ROM/byte_cnt[5]">u_DCS_ROM/byte_cnt[5]</a>                   |      67|     819|     19.02%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_DCS_ROM/byte_cnt[1]">u_DCS_ROM/byte_cnt[1]</a>                   |      88|     807|     18.74%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_DCS_ROM/wait_cnt_s[10]">u_DCS_ROM/wait_cnt_s[10]</a>                |       1|     759|     17.63%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_DCS_ROM/wait_cnt_s[9]">u_DCS_ROM/wait_cnt_s[9]</a>                 |       1|     655|     15.21%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_DCS_ROM/current_data_27mux_iv_0[0]">u_DCS_ROM/current_data_27mux_iv_0[0]</a>    |       1|     613|     14.24%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_DCS_ROM/current_data_2[7]">u_DCS_ROM/current_data_2[7]</a>             |       2|     613|     14.24%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_DCS_ROM/current_data_20mux_iv_0[0]">u_DCS_ROM/current_data_20mux_iv_0[0]</a>    |       1|     584|     13.56%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_DCS_ROM/current_data_2[0]">u_DCS_ROM/current_data_2[0]</a>             |       2|     584|     13.56%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_DCS_ROM/current_data_20_7">u_DCS_ROM/current_data_20_7</a>             |       1|     559|     12.98%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_DCS_ROM/current_data_20_0">u_DCS_ROM/current_data_20_0</a>             |       1|     552|     12.82%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_DCS_ROM/current_data_20_1_1_1_f5b">u_DCS_ROM/current_data_20_1_1_1_f5b</a>     |       1|     541|     12.56%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_DCS_ROM/current_data_20_1_0_0_f5a">u_DCS_ROM/current_data_20_1_0_0_f5a</a>     |       1|     527|     12.24%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_DCS_ROM/current_data_20_1_0_1_f5b">u_DCS_ROM/current_data_20_1_0_1_f5b</a>     |       1|     516|     11.98%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_DCS_ROM/current_data_20_1_1_0_f5a">u_DCS_ROM/current_data_20_1_1_0_f5a</a>     |       1|     453|     10.52%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_DCS_ROM/wait_cnt_s[8]">u_DCS_ROM/wait_cnt_s[8]</a>                 |       1|     445|     10.33%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 15 clocks:

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkd   Source: u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA.ECLKO   Loads: 2
   No transfer within this clock domain is found

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX   Loads: 4
   No transfer within this clock domain is found

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkc   Source: u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA.ECLKO   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: byte_clk   Source: u_pll_pix2byte_RGB888_1lane/PLLInst_0.CLKOS2
      Covered under: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;   Transfers: 39

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX   Loads: 4
   No transfer within this clock domain is found

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkc   Source: u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA.ECLKO   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkd   Source: u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA.ECLKO   Loads: 2
   No transfer within this clock domain is found

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkc   Source: u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA.ECLKO   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkd   Source: u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA.ECLKO   Loads: 2
   No transfer within this clock domain is found

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkc   Source: u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA.ECLKO   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkc   Source: u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA.ECLKO   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: byte_clk   Source: u_pll_pix2byte_RGB888_1lane/PLLInst_0.CLKOS2   Loads: 196
   Covered under: FREQUENCY NET "byte_clk" 75.000000 MHz ;

   Data transfers from:
   Clock Domain: PIXCLK_c   Source: PIXCLK.PAD
      Covered under: FREQUENCY NET "byte_clk" 75.000000 MHz ;   Transfers: 3

Clock Domain: CLKOS   Source: u_pll_pix2byte_RGB888_1lane/PLLInst_0.CLKOS   Loads: 1
   No transfer within this clock domain is found

Clock Domain: CLKOP   Source: u_pll_pix2byte_RGB888_1lane/PLLInst_0.CLKOP   Loads: 2
   No transfer within this clock domain is found

Clock Domain: PIXCLK_c   Source: PIXCLK.PAD   Loads: 50
   Covered under: FREQUENCY NET "PIXCLK_c" 25.000000 MHz ;

   Data transfers from:
   Clock Domain: byte_clk   Source: u_pll_pix2byte_RGB888_1lane/PLLInst_0.CLKOS2
      Covered under: FREQUENCY NET "PIXCLK_c" 25.000000 MHz ;   Transfers: 1


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 4306  Score: 62924989
Cumulative negative slack: 62932019

Note: Component internal maximum frequency has been exceeded.

Constraints cover 75378 paths, 7 nets, and 3515 connections (95.05% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.0.111.2</big></U></B>
Mon Aug 06 16:40:17 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o Parallel2MIPI_Parallel2MIPI.twr -gui Parallel2MIPI_Parallel2MIPI.ncd Parallel2MIPI_Parallel2MIPI.prf 
Design file:     parallel2mipi_parallel2mipi.ncd
Preference file: parallel2mipi_parallel2mipi.prf
Device,speed:    LCMXO2-2000ZE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "CLKOP" 300.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "CLKOS" 300.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_2' Target='right'>FREQUENCY NET "PIXCLK_c" 25.000000 MHz (0 errors)</A></LI>            3117 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_3' Target='right'>FREQUENCY NET "byte_clk" 75.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_4' Target='right'>FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz (0 errors)</A></LI>            378 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_5' Target='right'>Timing Rule Check(0 errors)</A></LI>            2 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "CLKOP" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "CLKOS" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2"></A>Preference: FREQUENCY NET "PIXCLK_c" 25.000000 MHz ;
            3117 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.605ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/color_cntr[5]  (from PIXCLK_c +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0(ASIC)  (to PIXCLK_c +)

   Delay:               0.770ns  (33.4% logic, 66.6% route), 1 logic levels.

 Constraint Details:

      0.770ns physical path delay u_colorbar_gen/SLICE_15 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0 meets
      0.070ns DATA_HLD and
      0.000ns delay constraint less
     -0.095ns skew requirement (totaling 0.165ns) by 0.605ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_15 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R6C10D.CLK to      R6C10D.Q0 u_colorbar_gen/SLICE_15 (from PIXCLK_c)
ROUTE         2     0.513      R6C10D.Q0 to   EBR_R8C8.DI5 w_pixdata[5] (to PIXCLK_c)
                  --------
                    0.770   (33.4% logic, 66.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to u_colorbar_gen/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     1.285       E4.PADDI to     R6C10D.CLK PIXCLK_c
                  --------
                    1.285   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIXCLK to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     1.380       E4.PADDI to  EBR_R8C8.CLKW PIXCLK_c
                  --------
                    1.380   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.606ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/color_cntr[4]  (from PIXCLK_c +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0(ASIC)  (to PIXCLK_c +)

   Delay:               0.771ns  (33.3% logic, 66.7% route), 1 logic levels.

 Constraint Details:

      0.771ns physical path delay u_colorbar_gen/SLICE_16 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0 meets
      0.070ns DATA_HLD and
      0.000ns delay constraint less
     -0.095ns skew requirement (totaling 0.165ns) by 0.606ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_16 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R6C10C.CLK to      R6C10C.Q1 u_colorbar_gen/SLICE_16 (from PIXCLK_c)
ROUTE         2     0.514      R6C10C.Q1 to   EBR_R8C8.DI4 w_pixdata[4] (to PIXCLK_c)
                  --------
                    0.771   (33.3% logic, 66.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to u_colorbar_gen/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     1.285       E4.PADDI to     R6C10C.CLK PIXCLK_c
                  --------
                    1.285   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIXCLK to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     1.380       E4.PADDI to  EBR_R8C8.CLKW PIXCLK_c
                  --------
                    1.380   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.790ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/color_cntr[1]  (from PIXCLK_c +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0(ASIC)  (to PIXCLK_c +)

   Delay:               0.955ns  (26.9% logic, 73.1% route), 1 logic levels.

 Constraint Details:

      0.955ns physical path delay u_colorbar_gen/SLICE_17 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0 meets
      0.070ns DATA_HLD and
      0.000ns delay constraint less
     -0.095ns skew requirement (totaling 0.165ns) by 0.790ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_17 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R6C10B.CLK to      R6C10B.Q0 u_colorbar_gen/SLICE_17 (from PIXCLK_c)
ROUTE         2     0.698      R6C10B.Q0 to   EBR_R8C8.DI1 w_pixdata[1] (to PIXCLK_c)
                  --------
                    0.955   (26.9% logic, 73.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to u_colorbar_gen/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     1.285       E4.PADDI to     R6C10B.CLK PIXCLK_c
                  --------
                    1.285   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIXCLK to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     1.380       E4.PADDI to  EBR_R8C8.CLKW PIXCLK_c
                  --------
                    1.380   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.823ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/color_cntr[3]  (from PIXCLK_c +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0(ASIC)  (to PIXCLK_c +)

   Delay:               0.988ns  (26.0% logic, 74.0% route), 1 logic levels.

 Constraint Details:

      0.988ns physical path delay u_colorbar_gen/SLICE_16 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0 meets
      0.070ns DATA_HLD and
      0.000ns delay constraint less
     -0.095ns skew requirement (totaling 0.165ns) by 0.823ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_16 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R6C10C.CLK to      R6C10C.Q0 u_colorbar_gen/SLICE_16 (from PIXCLK_c)
ROUTE         2     0.731      R6C10C.Q0 to   EBR_R8C8.DI3 w_pixdata[3] (to PIXCLK_c)
                  --------
                    0.988   (26.0% logic, 74.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to u_colorbar_gen/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     1.285       E4.PADDI to     R6C10C.CLK PIXCLK_c
                  --------
                    1.285   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIXCLK to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     1.380       E4.PADDI to  EBR_R8C8.CLKW PIXCLK_c
                  --------
                    1.380   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.823ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/color_cntr[0]  (from PIXCLK_c +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0(ASIC)  (to PIXCLK_c +)

   Delay:               0.988ns  (26.0% logic, 74.0% route), 1 logic levels.

 Constraint Details:

      0.988ns physical path delay u_colorbar_gen/SLICE_18 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0 meets
      0.070ns DATA_HLD and
      0.000ns delay constraint less
     -0.095ns skew requirement (totaling 0.165ns) by 0.823ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_18 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R6C10A.CLK to      R6C10A.Q1 u_colorbar_gen/SLICE_18 (from PIXCLK_c)
ROUTE         2     0.731      R6C10A.Q1 to   EBR_R8C8.DI0 w_pixdata[0] (to PIXCLK_c)
                  --------
                    0.988   (26.0% logic, 74.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to u_colorbar_gen/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     1.285       E4.PADDI to     R6C10A.CLK PIXCLK_c
                  --------
                    1.285   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIXCLK to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     1.380       E4.PADDI to  EBR_R8C8.CLKW PIXCLK_c
                  --------
                    1.380   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LCD_Power_Controller/timer[13]  (from PIXCLK_c +)
   Destination:    FF         Data in        LCD_Power_Controller/timer[13]  (to PIXCLK_c +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay LCD_Power_Controller/SLICE_97 to LCD_Power_Controller/SLICE_97 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path LCD_Power_Controller/SLICE_97 to LCD_Power_Controller/SLICE_97:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R3C20D.CLK to      R3C20D.Q0 LCD_Power_Controller/SLICE_97 (from PIXCLK_c)
ROUTE         4     0.369      R3C20D.Q0 to      R3C20D.A0 LCD_Power_Controller/timer[13]
CTOF_DEL    ---     0.199      R3C20D.A0 to      R3C20D.F0 LCD_Power_Controller/SLICE_97
ROUTE         1     0.000      R3C20D.F0 to     R3C20D.DI0 LCD_Power_Controller/timer_s[13] (to PIXCLK_c)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to LCD_Power_Controller/SLICE_97:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     1.285       E4.PADDI to     R3C20D.CLK PIXCLK_c
                  --------
                    1.285   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIXCLK to LCD_Power_Controller/SLICE_97:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     1.285       E4.PADDI to     R3C20D.CLK PIXCLK_c
                  --------
                    1.285   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LCD_Power_Controller/state[1]  (from PIXCLK_c +)
   Destination:    FF         Data in        LCD_Power_Controller/state[1]  (to PIXCLK_c +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay LCD_Power_Controller/SLICE_140 to LCD_Power_Controller/SLICE_140 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path LCD_Power_Controller/SLICE_140 to LCD_Power_Controller/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R6C12C.CLK to      R6C12C.Q0 LCD_Power_Controller/SLICE_140 (from PIXCLK_c)
ROUTE         7     0.369      R6C12C.Q0 to      R6C12C.A0 LCD_Power_Controller.state[1]
CTOF_DEL    ---     0.199      R6C12C.A0 to      R6C12C.F0 LCD_Power_Controller/SLICE_140
ROUTE         1     0.000      R6C12C.F0 to     R6C12C.DI0 LCD_Power_Controller/N_119_i (to PIXCLK_c)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to LCD_Power_Controller/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     1.285       E4.PADDI to     R6C12C.CLK PIXCLK_c
                  --------
                    1.285   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIXCLK to LCD_Power_Controller/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     1.285       E4.PADDI to     R6C12C.CLK PIXCLK_c
                  --------
                    1.285   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LCD_Power_Controller/timer[1]  (from PIXCLK_c +)
   Destination:    FF         Data in        LCD_Power_Controller/timer[1]  (to PIXCLK_c +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay LCD_Power_Controller/SLICE_103 to LCD_Power_Controller/SLICE_103 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path LCD_Power_Controller/SLICE_103 to LCD_Power_Controller/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R3C19B.CLK to      R3C19B.Q0 LCD_Power_Controller/SLICE_103 (from PIXCLK_c)
ROUTE         2     0.369      R3C19B.Q0 to      R3C19B.A0 LCD_Power_Controller/timer[1]
CTOF_DEL    ---     0.199      R3C19B.A0 to      R3C19B.F0 LCD_Power_Controller/SLICE_103
ROUTE         1     0.000      R3C19B.F0 to     R3C19B.DI0 LCD_Power_Controller/timer_s[1] (to PIXCLK_c)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to LCD_Power_Controller/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     1.285       E4.PADDI to     R3C19B.CLK PIXCLK_c
                  --------
                    1.285   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIXCLK to LCD_Power_Controller/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     1.285       E4.PADDI to     R3C19B.CLK PIXCLK_c
                  --------
                    1.285   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LCD_Power_Controller/timer_1ms[9]  (from PIXCLK_c +)
   Destination:    FF         Data in        LCD_Power_Controller/timer_1ms[9]  (to PIXCLK_c +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay LCD_Power_Controller/SLICE_91 to LCD_Power_Controller/SLICE_91 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path LCD_Power_Controller/SLICE_91 to LCD_Power_Controller/SLICE_91:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R7C23B.CLK to      R7C23B.Q0 LCD_Power_Controller/SLICE_91 (from PIXCLK_c)
ROUTE         3     0.369      R7C23B.Q0 to      R7C23B.A0 LCD_Power_Controller/timer_1ms[9]
CTOF_DEL    ---     0.199      R7C23B.A0 to      R7C23B.F0 LCD_Power_Controller/SLICE_91
ROUTE         1     0.000      R7C23B.F0 to     R7C23B.DI0 LCD_Power_Controller/timer_1ms_s[9] (to PIXCLK_c)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to LCD_Power_Controller/SLICE_91:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     1.285       E4.PADDI to     R7C23B.CLK PIXCLK_c
                  --------
                    1.285   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIXCLK to LCD_Power_Controller/SLICE_91:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     1.285       E4.PADDI to     R7C23B.CLK PIXCLK_c
                  --------
                    1.285   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/color_cntr[9]  (from PIXCLK_c +)
   Destination:    FF         Data in        u_colorbar_gen/color_cntr[9]  (to PIXCLK_c +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay u_colorbar_gen/SLICE_13 to u_colorbar_gen/SLICE_13 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_13 to u_colorbar_gen/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R6C11B.CLK to      R6C11B.Q0 u_colorbar_gen/SLICE_13 (from PIXCLK_c)
ROUTE         2     0.369      R6C11B.Q0 to      R6C11B.A0 w_pixdata[9]
CTOF_DEL    ---     0.199      R6C11B.A0 to      R6C11B.F0 u_colorbar_gen/SLICE_13
ROUTE         1     0.000      R6C11B.F0 to     R6C11B.DI0 u_colorbar_gen/color_cntr_s[9] (to PIXCLK_c)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to u_colorbar_gen/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     1.285       E4.PADDI to     R6C11B.CLK PIXCLK_c
                  --------
                    1.285   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIXCLK to u_colorbar_gen/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     1.285       E4.PADDI to     R6C11B.CLK PIXCLK_c
                  --------
                    1.285   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_3"></A>Preference: FREQUENCY NET "byte_clk" 75.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.348ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/hold_data[0][3]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3/RAM1  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3/RAM1

   Delay:               0.688ns  (37.4% logic, 62.6% route), 2 logic levels.

 Constraint Details:

      0.688ns physical path delay SLICE_266 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3/SLICE_118 meets
      0.340ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.340ns) by 0.348ns

 Physical Path Details:

      Data path SLICE_266 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3/SLICE_118:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R10C20D.CLK to     R10C20D.Q1 SLICE_266 (from byte_clk)
ROUTE         4     0.431     R10C20D.Q1 to     R10C22C.D1 u_LP_HS_DELAY_CNTRL/hold_data[0][3]
ZERO_DEL    ---     0.000     R10C22C.D1 to   R10C22C.WDO3 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3/SLICE_116
ROUTE         1     0.000   R10C22C.WDO3 to    R10C22B.WD1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3/WD3_INT (to byte_clk)
                  --------
                    0.688   (37.4% logic, 62.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_1lane/PLLInst_0 to SLICE_266:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     1.099    LPLL.CLKOS2 to    R10C20D.CLK byte_clk
                  --------
                    1.099   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_1lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3/SLICE_118:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     1.099    LPLL.CLKOS2 to    R10C22B.WCK byte_clk
                  --------
                    1.099   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[2]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/RAM1  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/RAM1

   Delay:               0.706ns  (36.4% logic, 63.6% route), 2 logic levels.

 Constraint Details:

      0.706ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_34 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_127 meets
      0.329ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.329ns) by 0.377ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_34 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_127:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R9C20B.CLK to      R9C20B.Q1 u_LP_HS_DELAY_CNTRL/SLICE_34 (from byte_clk)
ROUTE        13     0.449      R9C20B.Q1 to      R9C21C.C0 u_LP_HS_DELAY_CNTRL/tmp1[2]
ZERO_DEL    ---     0.000      R9C21C.C0 to   R9C21C.WADO2 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_125
ROUTE         2     0.000   R9C21C.WADO2 to    R9C21B.WAD2 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/WAD2_INT (to byte_clk)
                  --------
                    0.706   (36.4% logic, 63.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_1lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     1.099    LPLL.CLKOS2 to     R9C20B.CLK byte_clk
                  --------
                    1.099   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_1lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_127:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     1.099    LPLL.CLKOS2 to     R9C21B.WCK byte_clk
                  --------
                    1.099   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[2]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/RAM0  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/RAM0

   Delay:               0.706ns  (36.4% logic, 63.6% route), 2 logic levels.

 Constraint Details:

      0.706ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_34 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_126 meets
      0.329ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.329ns) by 0.377ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_34 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_126:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R9C20B.CLK to      R9C20B.Q1 u_LP_HS_DELAY_CNTRL/SLICE_34 (from byte_clk)
ROUTE        13     0.449      R9C20B.Q1 to      R9C21C.C0 u_LP_HS_DELAY_CNTRL/tmp1[2]
ZERO_DEL    ---     0.000      R9C21C.C0 to   R9C21C.WADO2 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_125
ROUTE         2     0.000   R9C21C.WADO2 to    R9C21A.WAD2 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/WAD2_INT (to byte_clk)
                  --------
                    0.706   (36.4% logic, 63.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_1lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     1.099    LPLL.CLKOS2 to     R9C20B.CLK byte_clk
                  --------
                    1.099   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_1lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_126:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     1.099    LPLL.CLKOS2 to     R9C21A.WCK byte_clk
                  --------
                    1.099   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.521ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_byte_data_CF1[1]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/q_byte_data_CR31_ram/RAM0  (to byte_clk +)
                   FF                        u_BYTE_PACKETIZER/u_packetheader/q_byte_data_CR31_ram/RAM0

   Delay:               0.850ns  (30.2% logic, 69.8% route), 2 logic levels.

 Constraint Details:

      0.850ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_222 to u_BYTE_PACKETIZER/u_packetheader/q_byte_data_CR31_ram/SLICE_129 meets
      0.329ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.329ns) by 0.521ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_222 to u_BYTE_PACKETIZER/u_packetheader/q_byte_data_CR31_ram/SLICE_129:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257      R4C8D.CLK to       R4C8D.Q1 u_BYTE_PACKETIZER/u_packetheader/SLICE_222 (from byte_clk)
ROUTE         3     0.593       R4C8D.Q1 to       R4C9C.B0 u_BYTE_PACKETIZER/u_packetheader/tmp1[1]
ZERO_DEL    ---     0.000       R4C9C.B0 to    R4C9C.WADO1 u_BYTE_PACKETIZER/u_packetheader/q_byte_data_CR31_ram/SLICE_128
ROUTE         2     0.000    R4C9C.WADO1 to     R4C9A.WAD1 u_BYTE_PACKETIZER/u_packetheader/q_byte_data_CR31_ram/WAD1_INT (to byte_clk)
                  --------
                    0.850   (30.2% logic, 69.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_1lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_222:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     1.099    LPLL.CLKOS2 to      R4C8D.CLK byte_clk
                  --------
                    1.099   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_1lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/q_byte_data_CR31_ram/SLICE_129:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     1.099    LPLL.CLKOS2 to      R4C9A.WCK byte_clk
                  --------
                    1.099   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.521ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_byte_data_CF1[1]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/q_byte_data_CR31_ram/RAM1  (to byte_clk +)
                   FF                        u_BYTE_PACKETIZER/u_packetheader/q_byte_data_CR31_ram/RAM1

   Delay:               0.850ns  (30.2% logic, 69.8% route), 2 logic levels.

 Constraint Details:

      0.850ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_222 to u_BYTE_PACKETIZER/u_packetheader/q_byte_data_CR31_ram/SLICE_130 meets
      0.329ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.329ns) by 0.521ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_222 to u_BYTE_PACKETIZER/u_packetheader/q_byte_data_CR31_ram/SLICE_130:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257      R4C8D.CLK to       R4C8D.Q1 u_BYTE_PACKETIZER/u_packetheader/SLICE_222 (from byte_clk)
ROUTE         3     0.593       R4C8D.Q1 to       R4C9C.B0 u_BYTE_PACKETIZER/u_packetheader/tmp1[1]
ZERO_DEL    ---     0.000       R4C9C.B0 to    R4C9C.WADO1 u_BYTE_PACKETIZER/u_packetheader/q_byte_data_CR31_ram/SLICE_128
ROUTE         2     0.000    R4C9C.WADO1 to     R4C9B.WAD1 u_BYTE_PACKETIZER/u_packetheader/q_byte_data_CR31_ram/WAD1_INT (to byte_clk)
                  --------
                    0.850   (30.2% logic, 69.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_1lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_222:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     1.099    LPLL.CLKOS2 to      R4C8D.CLK byte_clk
                  --------
                    1.099   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_1lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/q_byte_data_CR31_ram/SLICE_130:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     1.099    LPLL.CLKOS2 to      R4C9B.WCK byte_clk
                  --------
                    1.099   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.536ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/hold_data[0][3]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1/RAM1  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1/RAM1

   Delay:               0.876ns  (29.3% logic, 70.7% route), 2 logic levels.

 Constraint Details:

      0.876ns physical path delay SLICE_266 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1/SLICE_124 meets
      0.340ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.340ns) by 0.536ns

 Physical Path Details:

      Data path SLICE_266 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1/SLICE_124:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R10C20D.CLK to     R10C20D.Q1 SLICE_266 (from byte_clk)
ROUTE         4     0.619     R10C20D.Q1 to     R12C20C.D1 u_LP_HS_DELAY_CNTRL/hold_data[0][3]
ZERO_DEL    ---     0.000     R12C20C.D1 to   R12C20C.WDO3 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1/SLICE_122
ROUTE         1     0.000   R12C20C.WDO3 to    R12C20B.WD1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1/WD3_INT (to byte_clk)
                  --------
                    0.876   (29.3% logic, 70.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_1lane/PLLInst_0 to SLICE_266:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     1.099    LPLL.CLKOS2 to    R10C20D.CLK byte_clk
                  --------
                    1.099   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_1lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1/SLICE_124:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     1.099    LPLL.CLKOS2 to    R12C20B.WCK byte_clk
                  --------
                    1.099   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.539ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/hold_data[0][3]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/RAM1  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/RAM1

   Delay:               0.879ns  (29.2% logic, 70.8% route), 2 logic levels.

 Constraint Details:

      0.879ns physical path delay SLICE_266 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/SLICE_112 meets
      0.340ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.340ns) by 0.539ns

 Physical Path Details:

      Data path SLICE_266 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/SLICE_112:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R10C20D.CLK to     R10C20D.Q1 SLICE_266 (from byte_clk)
ROUTE         4     0.622     R10C20D.Q1 to     R11C22C.D1 u_LP_HS_DELAY_CNTRL/hold_data[0][3]
ZERO_DEL    ---     0.000     R11C22C.D1 to   R11C22C.WDO3 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/SLICE_110
ROUTE         1     0.000   R11C22C.WDO3 to    R11C22B.WD1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/WD3_INT (to byte_clk)
                  --------
                    0.879   (29.2% logic, 70.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_1lane/PLLInst_0 to SLICE_266:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     1.099    LPLL.CLKOS2 to    R10C20D.CLK byte_clk
                  --------
                    1.099   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_1lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/SLICE_112:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     1.099    LPLL.CLKOS2 to    R11C22B.WCK byte_clk
                  --------
                    1.099   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.542ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/RAM0  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/RAM0

   Delay:               0.871ns  (29.5% logic, 70.5% route), 2 logic levels.

 Constraint Details:

      0.871ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_34 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_126 meets
      0.329ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.329ns) by 0.542ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_34 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_126:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R9C20B.CLK to      R9C20B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_34 (from byte_clk)
ROUTE        14     0.614      R9C20B.Q0 to      R9C21C.B0 u_LP_HS_DELAY_CNTRL/tmp1[1]
ZERO_DEL    ---     0.000      R9C21C.B0 to   R9C21C.WADO1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_125
ROUTE         2     0.000   R9C21C.WADO1 to    R9C21A.WAD1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/WAD1_INT (to byte_clk)
                  --------
                    0.871   (29.5% logic, 70.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_1lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     1.099    LPLL.CLKOS2 to     R9C20B.CLK byte_clk
                  --------
                    1.099   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_1lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_126:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     1.099    LPLL.CLKOS2 to     R9C21A.WCK byte_clk
                  --------
                    1.099   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.542ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/RAM1  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/RAM1

   Delay:               0.871ns  (29.5% logic, 70.5% route), 2 logic levels.

 Constraint Details:

      0.871ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_34 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_127 meets
      0.329ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.329ns) by 0.542ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_34 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_127:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R9C20B.CLK to      R9C20B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_34 (from byte_clk)
ROUTE        14     0.614      R9C20B.Q0 to      R9C21C.B0 u_LP_HS_DELAY_CNTRL/tmp1[1]
ZERO_DEL    ---     0.000      R9C21C.B0 to   R9C21C.WADO1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_125
ROUTE         2     0.000   R9C21C.WADO1 to    R9C21B.WAD1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/WAD1_INT (to byte_clk)
                  --------
                    0.871   (29.5% logic, 70.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_1lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     1.099    LPLL.CLKOS2 to     R9C20B.CLK byte_clk
                  --------
                    1.099   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_1lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_127:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     1.099    LPLL.CLKOS2 to     R9C21B.WCK byte_clk
                  --------
                    1.099   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.630ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[3]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/RAM0  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/RAM0

   Delay:               0.959ns  (26.8% logic, 73.2% route), 2 logic levels.

 Constraint Details:

      0.959ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_33 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_126 meets
      0.329ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.329ns) by 0.630ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_33 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_126:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R9C20C.CLK to      R9C20C.Q0 u_LP_HS_DELAY_CNTRL/SLICE_33 (from byte_clk)
ROUTE        12     0.702      R9C20C.Q0 to      R9C21C.D0 u_LP_HS_DELAY_CNTRL/tmp1[3]
ZERO_DEL    ---     0.000      R9C21C.D0 to   R9C21C.WADO3 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_125
ROUTE         2     0.000   R9C21C.WADO3 to    R9C21A.WAD3 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/WAD3_INT (to byte_clk)
                  --------
                    0.959   (26.8% logic, 73.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_1lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     1.099    LPLL.CLKOS2 to     R9C20C.CLK byte_clk
                  --------
                    1.099   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_1lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_126:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     1.099    LPLL.CLKOS2 to     R9C21A.WCK byte_clk
                  --------
                    1.099   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_4"></A>Preference: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;
            378 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.611ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/hsxx_clk_en  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst6_ODDRX4B  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               1.098ns  (23.4% logic, 76.6% route), 1 logic levels.

 Constraint Details:

      1.098ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_161 to DCK_MGIOL meets
     -0.005ns DO_HLD and
      0.000ns delay constraint less
     -0.492ns skew less
      0.000ns feedback compensation requirement (totaling 0.487ns) by 0.611ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_161 to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R7C17B.CLK to      R7C17B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_161 (from byte_clk)
ROUTE         4     0.841      R7C17B.Q0 to  IOL_T17A.TXD4 hsxx_clk_en (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    1.098   (23.4% logic, 76.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to u_LP_HS_DELAY_CNTRL/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.573         E4.PAD to       E4.PADDI PIXCLK
ROUTE        50     0.346       E4.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE       196     1.099    LPLL.CLKOS2 to     R7C17B.CLK byte_clk
                  --------
                    2.018   (28.4% logic, 71.6% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     0.685     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.685   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path PIXCLK to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.573         E4.PAD to       E4.PADDI PIXCLK
ROUTE        50     0.346       E4.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     0.197     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         2     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.128  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         4     1.266 TCLKDIV1.CDIVX to   IOL_T17A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.510   (27.9% logic, 72.1% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     0.685     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.685   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.686ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_1  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               0.619ns  (41.5% logic, 58.5% route), 1 logic levels.

 Constraint Details:

      0.619ns physical path delay SLICE_264 to SLICE_264 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.686ns

 Physical Path Details:

      Data path SLICE_264 to SLICE_264:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R7C11D.CLK to      R7C11D.Q0 SLICE_264 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         1     0.362      R7C11D.Q0 to      R7C11D.M1 u_DPHY_TX_INST/u_oDDRx4/opensync_2 (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.619   (41.5% logic, 58.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_264:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.171 TCLKDIV1.CDIVX to     R7C11D.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    1.171   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_264:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.171 TCLKDIV1.CDIVX to     R7C11D.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    1.171   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_3  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_2  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               0.621ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.621ns physical path delay SLICE_263 to SLICE_263 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.688ns

 Physical Path Details:

      Data path SLICE_263 to SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R6C17A.CLK to      R6C17A.Q0 SLICE_263 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         2     0.364      R6C17A.Q0 to      R6C17A.M1 u_DPHY_TX_INST/u_oDDRx4/opensync_0 (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.621   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.171 TCLKDIV1.CDIVX to     R6C17A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    1.171   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.171 TCLKDIV1.CDIVX to     R6C17A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    1.171   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.745ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_0  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)
                   FF                        u_DPHY_TX_INST/u_oDDRx4/FF_1

   Delay:               0.693ns  (37.1% logic, 62.9% route), 1 logic levels.

 Constraint Details:

      0.693ns physical path delay SLICE_264 to SLICE_264 meets
     -0.052ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.052ns) by 0.745ns

 Physical Path Details:

      Data path SLICE_264 to SLICE_264:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R7C11D.CLK to      R7C11D.Q1 SLICE_264 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         3     0.436      R7C11D.Q1 to      R7C11D.CE u_DPHY_TX_INST/u_oDDRx4/FF_0_Q (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.693   (37.1% logic, 62.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_264:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.171 TCLKDIV1.CDIVX to     R7C11D.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    1.171   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_264:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.171 TCLKDIV1.CDIVX to     R7C11D.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    1.171   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.803ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/hsxx_clk_en  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst6_ODDRX4B  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               1.290ns  (19.9% logic, 80.1% route), 1 logic levels.

 Constraint Details:

      1.290ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_161 to DCK_MGIOL meets
     -0.005ns DO_HLD and
      0.000ns delay constraint less
     -0.492ns skew less
      0.000ns feedback compensation requirement (totaling 0.487ns) by 0.803ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_161 to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R7C17B.CLK to      R7C17B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_161 (from byte_clk)
ROUTE         4     1.033      R7C17B.Q0 to  IOL_T17A.TXD0 hsxx_clk_en (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    1.290   (19.9% logic, 80.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to u_LP_HS_DELAY_CNTRL/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.573         E4.PAD to       E4.PADDI PIXCLK
ROUTE        50     0.346       E4.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE       196     1.099    LPLL.CLKOS2 to     R7C17B.CLK byte_clk
                  --------
                    2.018   (28.4% logic, 71.6% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     0.685     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.685   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path PIXCLK to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.573         E4.PAD to       E4.PADDI PIXCLK
ROUTE        50     0.346       E4.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     0.197     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         2     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.128  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         4     1.266 TCLKDIV1.CDIVX to   IOL_T17A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.510   (27.9% logic, 72.1% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     0.685     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.685   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.803ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/hsxx_clk_en  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst6_ODDRX4B  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               1.290ns  (19.9% logic, 80.1% route), 1 logic levels.

 Constraint Details:

      1.290ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_161 to DCK_MGIOL meets
     -0.005ns DO_HLD and
      0.000ns delay constraint less
     -0.492ns skew less
      0.000ns feedback compensation requirement (totaling 0.487ns) by 0.803ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_161 to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R7C17B.CLK to      R7C17B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_161 (from byte_clk)
ROUTE         4     1.033      R7C17B.Q0 to  IOL_T17A.TXD6 hsxx_clk_en (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    1.290   (19.9% logic, 80.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to u_LP_HS_DELAY_CNTRL/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.573         E4.PAD to       E4.PADDI PIXCLK
ROUTE        50     0.346       E4.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE       196     1.099    LPLL.CLKOS2 to     R7C17B.CLK byte_clk
                  --------
                    2.018   (28.4% logic, 71.6% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     0.685     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.685   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path PIXCLK to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.573         E4.PAD to       E4.PADDI PIXCLK
ROUTE        50     0.346       E4.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     0.197     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         2     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.128  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         4     1.266 TCLKDIV1.CDIVX to   IOL_T17A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.510   (27.9% logic, 72.1% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     0.685     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.685   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.803ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/hsxx_clk_en  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst6_ODDRX4B  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               1.290ns  (19.9% logic, 80.1% route), 1 logic levels.

 Constraint Details:

      1.290ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_161 to DCK_MGIOL meets
     -0.005ns DO_HLD and
      0.000ns delay constraint less
     -0.492ns skew less
      0.000ns feedback compensation requirement (totaling 0.487ns) by 0.803ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_161 to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R7C17B.CLK to      R7C17B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_161 (from byte_clk)
ROUTE         4     1.033      R7C17B.Q0 to  IOL_T17A.TXD2 hsxx_clk_en (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    1.290   (19.9% logic, 80.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to u_LP_HS_DELAY_CNTRL/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.573         E4.PAD to       E4.PADDI PIXCLK
ROUTE        50     0.346       E4.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE       196     1.099    LPLL.CLKOS2 to     R7C17B.CLK byte_clk
                  --------
                    2.018   (28.4% logic, 71.6% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     0.685     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.685   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path PIXCLK to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.573         E4.PAD to       E4.PADDI PIXCLK
ROUTE        50     0.346       E4.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     0.197     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         2     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.128  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         4     1.266 TCLKDIV1.CDIVX to   IOL_T17A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.510   (27.9% logic, 72.1% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     0.685     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.685   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 1.225ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_2  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               1.158ns  (22.2% logic, 77.8% route), 1 logic levels.

 Constraint Details:

      1.158ns physical path delay SLICE_263 to SLICE_264 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 1.225ns

 Physical Path Details:

      Data path SLICE_263 to SLICE_264:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R6C17A.CLK to      R6C17A.Q1 SLICE_263 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         2     0.901      R6C17A.Q1 to      R7C11D.M0 u_DPHY_TX_INST/u_oDDRx4/opensync_1 (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    1.158   (22.2% logic, 77.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.171 TCLKDIV1.CDIVX to     R6C17A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    1.171   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_264:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.171 TCLKDIV1.CDIVX to     R7C11D.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    1.171   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.305ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_0  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_3  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               1.238ns  (20.8% logic, 79.2% route), 1 logic levels.

 Constraint Details:

      1.238ns physical path delay SLICE_264 to SLICE_263 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 1.305ns

 Physical Path Details:

      Data path SLICE_264 to SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R7C11D.CLK to      R7C11D.Q1 SLICE_264 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         3     0.981      R7C11D.Q1 to      R6C17A.M0 u_DPHY_TX_INST/u_oDDRx4/FF_0_Q (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    1.238   (20.8% logic, 79.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_264:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.171 TCLKDIV1.CDIVX to     R7C11D.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    1.171   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.171 TCLKDIV1.CDIVX to     R6C17A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    1.171   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.362ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_0  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_2  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)
                   FF                        u_DPHY_TX_INST/u_oDDRx4/FF_3

   Delay:               1.310ns  (19.6% logic, 80.4% route), 1 logic levels.

 Constraint Details:

      1.310ns physical path delay SLICE_264 to SLICE_263 meets
     -0.052ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.052ns) by 1.362ns

 Physical Path Details:

      Data path SLICE_264 to SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R7C11D.CLK to      R7C11D.Q1 SLICE_264 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         3     1.053      R7C11D.Q1 to      R6C17A.CE u_DPHY_TX_INST/u_oDDRx4/FF_0_Q (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    1.310   (19.6% logic, 80.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_264:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.171 TCLKDIV1.CDIVX to     R7C11D.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    1.171   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.171 TCLKDIV1.CDIVX to     R6C17A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    1.171   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_5"></A>Internal Preference: Timing Rule Check
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: D0_MGIOL meets CLK to ECLK skew range from -6.618ns to 6.676ns

   Max skew of 1.272ns meets timing requirement of 6.676ns by 5.404ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.552         E4.PAD to       E4.PADDI PIXCLK
ROUTE        50     0.338       E4.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     0.193     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         2     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.128  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         4     1.266 TCLKDIV1.CDIVX to   IOL_T24A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    2.477   (27.5% logic, 72.5% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     0.612     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.612   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.552         E4.PAD to       E4.PADDI PIXCLK
ROUTE        50     0.338       E4.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     0.193     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         2     0.122 *LKSYNC1.ECLKO to  IOL_T24A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    1.205   (45.8% logic, 54.2% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     0.612     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.612   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 1.153ns meets timing requirement of -6.618ns by 7.771ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.573         E4.PAD to       E4.PADDI PIXCLK
ROUTE        50     0.346       E4.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     0.197     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         2     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.120  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         4     1.157 TCLKDIV1.CDIVX to   IOL_T24A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    2.393   (29.0% logic, 71.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     0.685     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.685   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.573         E4.PAD to       E4.PADDI PIXCLK
ROUTE        50     0.346       E4.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     0.197     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         2     0.124 *LKSYNC1.ECLKO to  IOL_T24A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    1.240   (46.2% logic, 53.8% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     0.685     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.685   (0.0% logic, 100.0% route), 1 logic levels.


Passed: DCK_MGIOL meets CLK to ECLK skew range from -6.618ns to 6.676ns

   Max skew of 0.443ns meets timing requirement of 6.676ns by 6.233ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.552         E4.PAD to       E4.PADDI PIXCLK
ROUTE        50     0.338       E4.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     0.197     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         2     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.128  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         4     1.266 TCLKDIV1.CDIVX to   IOL_T17A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkc)
                  --------
                    2.481   (27.4% logic, 72.6% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     0.612     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.612   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.552         E4.PAD to       E4.PADDI PIXCLK
ROUTE        50     0.338       E4.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OS_DE  ---     0.833      LPLL.CLKI to     LPLL.CLKOS u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         1     0.193     LPLL.CLKOS to *LKSYNC0.ECLKI CLKOS
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA
ROUTE         1     0.122 *LKSYNC0.ECLKO to  IOL_T17A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkc
                  --------
                    2.038   (68.0% logic, 32.0% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     0.612     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.612   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 0.316ns meets timing requirement of -6.618ns by 6.934ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.573         E4.PAD to       E4.PADDI PIXCLK
ROUTE        50     0.346       E4.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     0.193     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         2     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.120  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         4     1.157 TCLKDIV1.CDIVX to   IOL_T17A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkc)
                  --------
                    2.389   (29.0% logic, 71.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     0.685     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.685   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.573         E4.PAD to       E4.PADDI PIXCLK
ROUTE        50     0.346       E4.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OS_DE  ---     0.833      LPLL.CLKI to     LPLL.CLKOS u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         1     0.197     LPLL.CLKOS to *LKSYNC0.ECLKI CLKOS
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA
ROUTE         1     0.124 *LKSYNC0.ECLKO to  IOL_T17A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkc
                  --------
                    2.073   (67.8% logic, 32.2% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_1lane/PLLInst_0
ROUTE         2     0.685     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.685   (0.0% logic, 100.0% route), 1 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "CLKOP" 300.000000 MHz ;  |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "CLKOS" 300.000000 MHz ;  |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "PIXCLK_c" 25.000000 MHz  |             |             |
;                                       |     0.000 ns|     0.605 ns|   1  
                                        |             |             |
FREQUENCY NET "byte_clk" 75.000000 MHz  |             |             |
;                                       |     0.000 ns|     0.348 ns|   2  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_DPHY_TX_INST/u_oDDRx4/sclk"          |             |             |
75.000000 MHz ;                         |     0.000 ns|     0.611 ns|   1  
                                        |             |             |
Timing Rule Check                       |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 14 clocks:

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkd   Source: u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA.ECLKO   Loads: 2
   No transfer within this clock domain is found

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX   Loads: 4
   No transfer within this clock domain is found

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkc   Source: u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA.ECLKO   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkd   Source: u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA.ECLKO   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkd   Source: u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA.ECLKO   Loads: 2
   No transfer within this clock domain is found

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkc   Source: u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA.ECLKO   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkd   Source: u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA.ECLKO   Loads: 2
   No transfer within this clock domain is found

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkc   Source: u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA.ECLKO   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkc   Source: u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA.ECLKO   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: byte_clk   Source: u_pll_pix2byte_RGB888_1lane/PLLInst_0.CLKOS2
      Covered under: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;   Transfers: 39

Clock Domain: byte_clk   Source: u_pll_pix2byte_RGB888_1lane/PLLInst_0.CLKOS2   Loads: 196
   Covered under: FREQUENCY NET "byte_clk" 75.000000 MHz ;

   Data transfers from:
   Clock Domain: PIXCLK_c   Source: PIXCLK.PAD
      Covered under: FREQUENCY NET "byte_clk" 75.000000 MHz ;   Transfers: 3

Clock Domain: CLKOS   Source: u_pll_pix2byte_RGB888_1lane/PLLInst_0.CLKOS   Loads: 1
   No transfer within this clock domain is found

Clock Domain: CLKOP   Source: u_pll_pix2byte_RGB888_1lane/PLLInst_0.CLKOP   Loads: 2
   No transfer within this clock domain is found

Clock Domain: PIXCLK_c   Source: PIXCLK.PAD   Loads: 50
   Covered under: FREQUENCY NET "PIXCLK_c" 25.000000 MHz ;

   Data transfers from:
   Clock Domain: byte_clk   Source: u_pll_pix2byte_RGB888_1lane/PLLInst_0.CLKOS2
      Covered under: FREQUENCY NET "PIXCLK_c" 25.000000 MHz ;   Transfers: 1


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 75378 paths, 7 nets, and 3515 connections (95.05% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 4306 (setup), 0 (hold)
Score: 62924989 (setup), 0 (hold)
Cumulative negative slack: 62932019 (62932019+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
