// Seed: 3725871091
`timescale 1ps / 1ps
`define pp_12 0
module module_0 (
    input logic id_0,
    output id_1
    , id_12,
    output id_2,
    output id_3,
    output id_4,
    input logic id_5,
    output logic id_6
    , id_13,
    output id_7,
    input id_8,
    input logic id_9,
    output id_10,
    output logic id_11
);
  assign id_7 = 1'b0;
  logic id_14;
  assign id_1 = id_12;
  logic id_15;
  assign id_11 = 1;
endmodule
module module_1 (
    input id_0,
    output id_1,
    output id_2,
    output id_3,
    output logic id_4,
    input id_5,
    output logic id_6,
    output logic id_7,
    output logic id_8,
    output logic id_9
);
  logic id_12;
  logic id_13;
endmodule
