
---------- Begin Simulation Statistics ----------
final_tick                               260206352500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   3783                       # Simulator instruction rate (inst/s)
host_mem_usage                               34228256                       # Number of bytes of host memory used
host_op_rate                                     3875                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 69528.32                       # Real time elapsed on the host
host_tick_rate                                 719288                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   263015541                       # Number of instructions simulated
sim_ops                                     269418377                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050011                       # Number of seconds simulated
sim_ticks                                 50010869375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             81.544521                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  414079                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               507795                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4324                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             32756                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            512986                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              60291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           68058                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             7767                       # Number of indirect misses.
system.cpu.branchPred.lookups                  900446                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  154519                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7099                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5715846                       # Number of instructions committed
system.cpu.committedOps                       6155605                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.633507                       # CPI: cycles per instruction
system.cpu.discardedOps                         87828                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3867555                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            997902                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           446444                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7986475                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.379722                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4094                       # number of quiesce instructions executed
system.cpu.numCycles                         15052719                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4094                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4362752     70.87%     70.87% # Class of committed instruction
system.cpu.op_class_0::IntMult                  18840      0.31%     71.18% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::MemRead                1092373     17.75%     88.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                681640     11.07%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  6155605                       # Class of committed instruction
system.cpu.quiesceCycles                     64964672                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7066244                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          488                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        17515                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         35109                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1682305                       # Transaction distribution
system.membus.trans_dist::ReadResp            1697527                       # Transaction distribution
system.membus.trans_dist::WriteReq             633595                       # Transaction distribution
system.membus.trans_dist::WriteResp            633591                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5165                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12293                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2387                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2388                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           9428                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5794                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        28132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        28132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port         1609                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        16566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        22936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        68884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       109995                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4546346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      4546346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4684473                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       603392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       603392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        34752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        33132                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       819456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        91280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       978620                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    145482236                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    145482236                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               147064248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2336116                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000233                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.015272                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2335571     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     545      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2336116                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5363018385                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            86058750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            29182323                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            16604622                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           93441178                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         9899294809                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             19.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy           47146000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1335970                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1335955                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3536685                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3536685                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          560                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        35740                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        31218                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        68884                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       225813                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       102400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       340501                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      9134080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      9302016                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      9745295                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          784                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1847                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        39314                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        49059                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        91280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3611984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1638400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5446992                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    146145280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    148832256                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    154912748                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        16733598625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             33.5                       # Network utilization (%)
system.acctest.local_bus.numRequests         10497871                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          717                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.15                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  13832343238                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         27.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   7546854000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         15.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       917504                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1458176                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        28672                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       188416                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3931305                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     18346092                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2948479                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3931305                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     29157182                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3931305                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2948479                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6879784                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3931305                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     18346092                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6879784                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6879784                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     36036966                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        50700                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       198156                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1587                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149043                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2948479                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6879784                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9828263                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2948479                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1013780                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3962259                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2948479                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9828263                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1013780                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13790522                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1678163                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1678163                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       595012                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       595008                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        55540                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4483072                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1590                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      4546346                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1776624                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    143458304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    145482236                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2687860                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2687860    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2687860                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   5732644135                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         11.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   8985786000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         18.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     90038144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1774656                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1769472                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     93582272                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1835008                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1837808                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3672816                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     22509536                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        55458                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     22620290                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       458752                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        57456                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       516208                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1800371502                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     35485406                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     35381748                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1871238656                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     36692184                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     36748171                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     73440355                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1837063685                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     72233577                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     35381748                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1944679011                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1638400                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    206307328                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     36110336                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    244056064                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    117112832                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    110034944                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    227147776                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        51200                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     51576832                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1128448                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     52756480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     29278208                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3438592                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     32716800                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     32760878                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4125249782                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    722049755                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4880060416                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2341747573                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2200220580                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4541968153                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     32760878                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6466997356                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2922270335                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9422028569                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       603392                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        34752                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       638144                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       603392                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       603392                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         9428                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          543                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         9971                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     12065217                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       694889                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       12760106                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     12065217                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     12065217                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     12065217                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       694889                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      12760106                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         2800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    107347968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        50700                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         488832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          107890300                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       330560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1773824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     36110336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        38411328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1677312                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7638                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1685801                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5165                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        27716                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       564224                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             600177                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        55988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2146492739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1013780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           9774515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2157337022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6609763                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     35468770                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    722049755                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3931305                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            768059593                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6609763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     35524757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2868542495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3931305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1013780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          9774515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2925396615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5082.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     27772.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2240139.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7307.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000458882000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2112                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2113                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3029377                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             637070                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1685801                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     600177                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1685801                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   600177                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1728                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    83                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            105234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            105446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            105164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            105241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            105233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            105488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            105206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            105245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            105256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            105260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           105238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           105212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           105240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           105307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           105149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           105154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             37471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             37617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             37500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             37508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             37495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             37662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             37487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             37486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             37490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             37493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            37476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            37479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            37488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            37500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            37460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            37474                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.09                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  55069143710                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8420365000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             99276059960                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32699.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58949.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2565                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1569859                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  555954                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.64                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1685798                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               600177                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8934                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1476812                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   59701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   59146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   59042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      94                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  43086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  98347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  93995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  44597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  15653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  14388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  12974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  13420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  14026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   9363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   8962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   7318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   5469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   5158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   5228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   5311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   5721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   7630                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       158341                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    923.217006                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   826.116097                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   259.836001                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5661      3.58%      3.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4748      3.00%      6.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2577      1.63%      8.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2710      1.71%      9.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2446      1.54%     11.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2719      1.72%     13.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1945      1.23%     14.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2352      1.49%     15.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       133183     84.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       158341                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2113                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     797.021297                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1572.182033                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1560     73.83%     73.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.09%     73.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      0.09%     74.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.09%     74.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            4      0.19%     74.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          134      6.34%     80.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.09%     80.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.09%     80.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.05%     80.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.05%     80.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.09%     81.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.05%     81.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.05%     81.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           29      1.37%     82.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.09%     82.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            3      0.14%     82.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            2      0.09%     82.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           19      0.90%     83.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          196      9.28%     93.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.05%     93.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.05%     93.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223           10      0.47%     93.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4224-4351            1      0.05%     93.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119           28      1.33%     94.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           72      3.41%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5248-5375            1      0.05%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           33      1.56%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2113                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2112                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     284.116477                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     56.464950                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    439.534312                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1426     67.52%     67.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            67      3.17%     70.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            29      1.37%     72.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            9      0.43%     72.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            7      0.33%     72.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           11      0.52%     73.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            8      0.38%     73.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.14%     73.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.05%     73.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            6      0.28%     74.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.05%     74.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.05%     74.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.05%     74.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.05%     74.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            3      0.14%     74.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            2      0.09%     74.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           24      1.14%     75.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          512     24.24%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2112                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              107780672                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  110592                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                38405504                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               107890300                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             38411328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2155.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       767.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2157.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    768.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50010917500                       # Total gap between requests
system.mem_ctrls.avgGap                      21877.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         2800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    107258560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        50700                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       467648                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       327104                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1771456                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     36110336                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 55987.828945835034                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2144704967.948779821396                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1013779.616983512999                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 9350927.225307807326                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6540658.142678008415                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 35421419.826097555459                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 722049755.408796072006                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3931305.383350976743                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           56                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1677312                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          795                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7638                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5165                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        27716                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       564224                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      4568305                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  98807076935                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    155240275                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    309174445                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 167827661360                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  43920558335                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 835943041710                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3807305500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     81576.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58907.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    195270.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40478.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32493254.86                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1584664.39                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1481580.08                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1239357.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         78133848.749997                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         54532640.399996                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3062918681.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       833959790.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478742783.399897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     841963146.299951                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     357626221.800033                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5707877112.150162                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        114.132731                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18348649415                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28957483085                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8188                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4094                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9918088.910601                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2287037.258774                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4094    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12912500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4094                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    219601696500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  40604656000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1905210                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1905210                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1905210                       # number of overall hits
system.cpu.icache.overall_hits::total         1905210                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         9428                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           9428                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         9428                       # number of overall misses
system.cpu.icache.overall_misses::total          9428                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    408830000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    408830000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    408830000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    408830000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1914638                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1914638                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1914638                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1914638                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004924                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004924                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004924                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004924                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43363.385660                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43363.385660                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43363.385660                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43363.385660                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         9428                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         9428                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         9428                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         9428                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    393920250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    393920250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    393920250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    393920250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004924                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004924                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004924                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004924                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41781.952694                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41781.952694                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41781.952694                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41781.952694                       # average overall mshr miss latency
system.cpu.icache.replacements                   9276                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1905210                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1905210                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         9428                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          9428                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    408830000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    408830000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1914638                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1914638                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004924                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004924                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43363.385660                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43363.385660                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         9428                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         9428                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    393920250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    393920250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004924                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004924                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41781.952694                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41781.952694                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           434.233883                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28026125                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              9276                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3021.358883                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   434.233883                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.848113                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.848113                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          435                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          410                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.849609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3838704                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3838704                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1724238                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1724238                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1724238                       # number of overall hits
system.cpu.dcache.overall_hits::total         1724238                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        10424                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          10424                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        10424                       # number of overall misses
system.cpu.dcache.overall_misses::total         10424                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    751228625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    751228625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    751228625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    751228625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1734662                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1734662                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1734662                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1734662                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006009                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006009                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006009                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006009                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72067.212682                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72067.212682                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72067.212682                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72067.212682                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5165                       # number of writebacks
system.cpu.dcache.writebacks::total              5165                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2243                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2243                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2243                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2243                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         8181                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         8181                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         8181                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         8181                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        42725                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        42725                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    579884375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    579884375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    579884375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    579884375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     90135875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     90135875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004716                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004716                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004716                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004716                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70881.845129                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70881.845129                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70881.845129                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70881.845129                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2109.675249                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2109.675249                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   8182                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1087893                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1087893                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         6186                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          6186                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    453213875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    453213875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1094079                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1094079                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005654                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005654                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73264.447947                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73264.447947                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          389                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          389                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5797                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5797                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4142                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4142                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    417214625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    417214625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     90135875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     90135875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005299                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005299                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71970.782301                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71970.782301                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21761.437711                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21761.437711                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       636345                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         636345                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4238                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4238                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    298014750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    298014750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       640583                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       640583                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006616                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006616                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70319.667296                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70319.667296                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1854                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1854                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2384                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2384                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        38583                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        38583                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    162669750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    162669750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003722                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003722                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68233.955537                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68233.955537                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              926403                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              8182                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            113.224517                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          316                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6946830                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6946830                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 260206352500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               260209096875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   3783                       # Simulator instruction rate (inst/s)
host_mem_usage                               34228256                       # Number of bytes of host memory used
host_op_rate                                     3875                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 69528.39                       # Real time elapsed on the host
host_tick_rate                                 719327                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   263017218                       # Number of instructions simulated
sim_ops                                     269420447                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050014                       # Number of seconds simulated
sim_ticks                                 50013613750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             81.531417                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  414169                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               507987                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4324                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             32777                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            513029                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              60291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           68058                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             7767                       # Number of indirect misses.
system.cpu.branchPred.lookups                  900733                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  154602                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7099                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5717523                       # Number of instructions committed
system.cpu.committedOps                       6157675                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.633502                       # CPI: cycles per instruction
system.cpu.discardedOps                         87882                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3868630                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            998341                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           446609                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7988757                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.379722                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4094                       # number of quiesce instructions executed
system.cpu.numCycles                         15057110                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4094                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4363957     70.87%     70.87% # Class of committed instruction
system.cpu.op_class_0::IntMult                  18841      0.31%     71.18% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.18% # Class of committed instruction
system.cpu.op_class_0::MemRead                1092842     17.75%     88.92% # Class of committed instruction
system.cpu.op_class_0::MemWrite                682034     11.08%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  6157675                       # Class of committed instruction
system.cpu.quiesceCycles                     64964672                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7068353                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          489                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        17528                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         35134                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1682305                       # Transaction distribution
system.membus.trans_dist::ReadResp            1697540                       # Transaction distribution
system.membus.trans_dist::WriteReq             634004                       # Transaction distribution
system.membus.trans_dist::WriteResp            634000                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5172                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12298                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2387                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2388                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           9430                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5805                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        28137                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        28137                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port         1614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        16566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        22964                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        68884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       110028                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4547164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      4547164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4685329                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       603520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       603520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        34880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        33132                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       820480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        91280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       979772                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    145508412                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    145508412                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               147091704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2336546                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000234                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.015299                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2335999     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     547      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2336546                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5365120260                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            86058750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            29190323                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            16604622                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           93501053                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         9899705309                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             19.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy           47156000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1336801                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1336800                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3536685                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3536685                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          560                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        35740                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        31218                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        68884                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       227489                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       102400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       342177                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      9134080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      9302016                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      9746971                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          784                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1847                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        39314                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        49059                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        91280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3639024                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1638400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5474032                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    146145280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    148832256                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    154939788                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        16736148750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             33.5                       # Network utilization (%)
system.acctest.local_bus.numRequests         10499962                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          716                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.15                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  13834110023                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         27.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   7549389000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         15.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       917504                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1458176                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        28672                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       188416                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3931090                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     18345085                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2948317                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3931090                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     29155582                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3931090                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2948317                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6879407                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3931090                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     18345085                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6879407                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6879407                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     36034989                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        50700                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       198156                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1587                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149043                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2948317                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6879407                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9827724                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2948317                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1013724                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3962041                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2948317                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9827724                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1013724                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13789765                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1678163                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1678163                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       595421                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       595417                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        56358                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4483072                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1590                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      4547164                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1802800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    143458304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    145508412                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2688688                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2688688    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2688688                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   5735109635                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         11.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   8986195000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         18.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     90038144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1801248                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1769472                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     93608864                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1835008                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1837808                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3672816                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     22509536                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        56289                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     22621121                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       458752                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        57456                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       516208                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1800272711                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     36015154                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     35379807                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1871667672                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     36690170                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     36746155                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     73436325                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1836962881                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     72761309                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     35379807                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1945103997                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1638400                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    206307328                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     36110336                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    244056064                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    117112832                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    110034944                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    227147776                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        51200                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     51576832                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1128448                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     52756480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     29278208                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3438592                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     32716800                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     32759081                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4125023419                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    722010135                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4879792634                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2341619076                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2200099848                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4541718923                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     32759081                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6466642495                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2922109983                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9421511558                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       603520                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        34880                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       638400                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       603520                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       603520                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         9430                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          545                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         9975                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     12067114                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       697410                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       12764525                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     12067114                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     12067114                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     12067114                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       697410                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      12764525                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         2800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    107347968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        50700                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         489408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          107890876                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       331008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1800000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     36110336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        38437952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1677312                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7647                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1685810                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5172                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        28125                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       564224                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             600593                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        55985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2146374956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1013724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           9785496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2157230160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6618358                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     35990201                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    722010135                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3931090                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            768549783                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6618358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     36046186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2868385090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3931090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1013724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          9785496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2925779943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5089.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     28181.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2240139.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7316.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000458882000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2121                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2122                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3029391                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             637471                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1685810                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     600593                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1685810                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   600593                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1728                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    83                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            105234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            105449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            105164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            105243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            105233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            105488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            105207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            105245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            105259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            105260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           105238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           105212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           105240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           105307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           105149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           105154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             37472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             37622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             37518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             37540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             37529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             37694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             37519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             37519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             37523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             37525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            37509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            37511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            37520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            37533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            37476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            37486                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.09                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  55069907085                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8420410000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             99277059585                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32700.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58950.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2573                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1569861                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  556329                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.64                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1685807                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               600593                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8934                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1476812                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   59701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   59146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   59042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      94                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  43086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  98347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  93995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  44597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  15653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  14388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  12974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  13420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  14026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   9363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   8968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   7321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   5498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   5171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   5237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   5327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   5746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   7664                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       158385                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    923.144389                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   825.955912                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   259.937025                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5671      3.58%      3.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4753      3.00%      6.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2578      1.63%      8.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2711      1.71%      9.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2446      1.54%     11.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2720      1.72%     13.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1945      1.23%     14.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2355      1.49%     15.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       133206     84.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       158385                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2122                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     793.645146                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1569.695938                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1569     73.94%     73.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.09%     74.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      0.09%     74.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.09%     74.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            4      0.19%     74.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          134      6.31%     80.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.09%     80.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.09%     80.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.05%     80.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.05%     81.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.09%     81.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.05%     81.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.05%     81.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           29      1.37%     82.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.09%     82.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            3      0.14%     82.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            2      0.09%     82.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           19      0.90%     83.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          196      9.24%     93.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.05%     93.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.05%     93.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223           10      0.47%     93.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4224-4351            1      0.05%     93.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119           28      1.32%     94.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           72      3.39%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5248-5375            1      0.05%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           33      1.56%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2122                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2121                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     283.085809                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     56.343815                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    438.888441                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1431     67.47%     67.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            69      3.25%     70.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            30      1.41%     72.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           10      0.47%     72.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            7      0.33%     72.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           11      0.52%     73.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            8      0.38%     73.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.14%     73.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.05%     74.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            6      0.28%     74.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.05%     74.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.05%     74.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.05%     74.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.05%     74.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            3      0.14%     74.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            2      0.09%     74.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           24      1.13%     75.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          512     24.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2121                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              107781248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  110592                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                38431744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               107890876                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             38437952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2155.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       768.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2157.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    768.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50013660500                       # Total gap between requests
system.mem_ctrls.avgGap                      21874.39                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         2800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    107258560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        50700                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       468224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       327552                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1797248                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     36110336                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 55984.756750355802                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2144587282.497658014297                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1013723.988301085308                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 9361930.980242354795                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6549256.801104479469                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 35935175.750022664666                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 722010134.690577149391                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3931089.662562125828                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           56                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1677312                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          795                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7647                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5172                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        28125                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       564224                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      4568305                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  98807076935                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    155240275                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    310174070                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 167830235110                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  44091631335                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 835943041710                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3807305500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     81576.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58907.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    195270.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40561.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32449774.77                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1567702.45                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1481580.08                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1239357.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         78154079.174997                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         54547449.599996                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3062935050                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       834529587.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478779947.099897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     842036330.024951                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     357626932.800033                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5708609376.450162                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        114.141110                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18348649415                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705430000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28960017460                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8188                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4094                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9918088.910601                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2287037.258774                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4094    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12912500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4094                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    219604440875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  40604656000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1905764                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1905764                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1905764                       # number of overall hits
system.cpu.icache.overall_hits::total         1905764                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         9430                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           9430                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         9430                       # number of overall misses
system.cpu.icache.overall_misses::total          9430                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    408915625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    408915625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    408915625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    408915625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1915194                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1915194                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1915194                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1915194                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004924                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004924                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004924                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004924                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43363.268823                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43363.268823                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43363.268823                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43363.268823                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         9430                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         9430                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         9430                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         9430                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    394003250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    394003250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    394003250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    394003250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004924                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004924                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004924                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004924                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41781.892895                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41781.892895                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41781.892895                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41781.892895                       # average overall mshr miss latency
system.cpu.icache.replacements                   9277                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1905764                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1905764                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         9430                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          9430                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    408915625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    408915625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1915194                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1915194                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004924                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004924                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43363.268823                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43363.268823                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         9430                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         9430                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    394003250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    394003250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004924                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004924                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41781.892895                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41781.892895                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           434.233978                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            80304831                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              9713                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8267.768043                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   434.233978                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.848113                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.848113                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          436                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          409                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3839818                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3839818                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1725108                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1725108                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1725108                       # number of overall hits
system.cpu.dcache.overall_hits::total         1725108                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        10435                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          10435                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        10435                       # number of overall misses
system.cpu.dcache.overall_misses::total         10435                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    752645500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    752645500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    752645500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    752645500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1735543                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1735543                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1735543                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1735543                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006013                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006013                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006013                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006013                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72127.024437                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72127.024437                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72127.024437                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72127.024437                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5172                       # number of writebacks
system.cpu.dcache.writebacks::total              5172                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2243                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2243                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2243                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2243                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         8192                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         8192                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         8192                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         8192                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        42725                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        42725                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    581286250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    581286250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    581286250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    581286250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     90135875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     90135875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004720                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004720                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004720                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004720                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70957.794189                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70957.794189                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70957.794189                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70957.794189                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2109.675249                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2109.675249                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   8193                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1088369                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1088369                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         6197                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          6197                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    454630750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    454630750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1094566                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1094566                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005662                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005662                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73363.038567                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73363.038567                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          389                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          389                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5808                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5808                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4142                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4142                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    418616500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    418616500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     90135875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     90135875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005306                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005306                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72075.843664                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72075.843664                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21761.437711                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21761.437711                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       636739                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         636739                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4238                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4238                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    298014750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    298014750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       640977                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       640977                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006612                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006612                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70319.667296                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70319.667296                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1854                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1854                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2384                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2384                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        38583                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        38583                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    162669750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    162669750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003719                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003719                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68233.955537                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68233.955537                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1751697                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              8705                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            201.228834                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          119                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          310                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           41                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6950365                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6950365                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 260209096875                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
