--------------------------------------------------------------------------------
Release 10.1 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

C:\Xilinx\10.1\ISE\bin\nt\unwrapped\trce.exe -ise
C:/Users/student/Desktop/p4_divider/p4_dividor/p4_dividor.ise -intstyle ise -e
3 -s 4 -xml top top.ncd -o top.twr top.pcf -ucf divider.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s200,ft256,-4 (PRODUCTION 1.39 2008-01-09)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
disp_switch |    3.430(R)|    0.445(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
anode<0>    |    9.206(R)|clk_BUFGP         |   0.000|
anode<2>    |    8.379(R)|clk_BUFGP         |   0.000|
anode<3>    |    9.101(R)|clk_BUFGP         |   0.000|
segment<0>  |    9.678(R)|clk_BUFGP         |   0.000|
segment<1>  |    9.765(R)|clk_BUFGP         |   0.000|
segment<2>  |    9.467(R)|clk_BUFGP         |   0.000|
segment<3>  |    9.539(R)|clk_BUFGP         |   0.000|
segment<4>  |    9.549(R)|clk_BUFGP         |   0.000|
segment<5>  |   10.032(R)|clk_BUFGP         |   0.000|
segment<6>  |    9.098(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.114|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Mar 25 12:14:58 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 95 MB



