
RT7_Chamber.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a9e8  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000838  0800ab70  0800ab70  0001ab70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b3a8  0800b3a8  000200d0  2**0
                  CONTENTS
  4 .ARM          00000008  0800b3a8  0800b3a8  0001b3a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b3b0  0800b3b0  000200d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b3b0  0800b3b0  0001b3b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b3b4  0800b3b4  0001b3b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d0  20000000  0800b3b8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200d0  2**0
                  CONTENTS
 10 .bss          00000b48  200000d0  200000d0  000200d0  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20000c18  20000c18  000200d0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020100  2**0
                  CONTENTS, READONLY
 14 .debug_info   0002010e  00000000  00000000  00020143  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00005497  00000000  00000000  00040251  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001ac0  00000000  00000000  000456e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001484  00000000  00000000  000471a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00007d6a  00000000  00000000  0004862c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00024d7a  00000000  00000000  00050396  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d6fff  00000000  00000000  00075110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00007634  00000000  00000000  0014c110  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000069  00000000  00000000  00153744  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000d0 	.word	0x200000d0
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800ab58 	.word	0x0800ab58

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000d4 	.word	0x200000d4
 80001c4:	0800ab58 	.word	0x0800ab58

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpun>:
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__aeabi_dcmpun+0x10>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d10a      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x20>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d102      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	f04f 0001 	mov.w	r0, #1
 8000a9e:	4770      	bx	lr

08000aa0 <__aeabi_d2iz>:
 8000aa0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa8:	d215      	bcs.n	8000ad6 <__aeabi_d2iz+0x36>
 8000aaa:	d511      	bpl.n	8000ad0 <__aeabi_d2iz+0x30>
 8000aac:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab4:	d912      	bls.n	8000adc <__aeabi_d2iz+0x3c>
 8000ab6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000abe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ac2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ac6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aca:	bf18      	it	ne
 8000acc:	4240      	negne	r0, r0
 8000ace:	4770      	bx	lr
 8000ad0:	f04f 0000 	mov.w	r0, #0
 8000ad4:	4770      	bx	lr
 8000ad6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ada:	d105      	bne.n	8000ae8 <__aeabi_d2iz+0x48>
 8000adc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ae0:	bf08      	it	eq
 8000ae2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ae6:	4770      	bx	lr
 8000ae8:	f04f 0000 	mov.w	r0, #0
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop

08000af0 <__aeabi_d2uiz>:
 8000af0:	004a      	lsls	r2, r1, #1
 8000af2:	d211      	bcs.n	8000b18 <__aeabi_d2uiz+0x28>
 8000af4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000af8:	d211      	bcs.n	8000b1e <__aeabi_d2uiz+0x2e>
 8000afa:	d50d      	bpl.n	8000b18 <__aeabi_d2uiz+0x28>
 8000afc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b00:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b04:	d40e      	bmi.n	8000b24 <__aeabi_d2uiz+0x34>
 8000b06:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b0a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b0e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b12:	fa23 f002 	lsr.w	r0, r3, r2
 8000b16:	4770      	bx	lr
 8000b18:	f04f 0000 	mov.w	r0, #0
 8000b1c:	4770      	bx	lr
 8000b1e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b22:	d102      	bne.n	8000b2a <__aeabi_d2uiz+0x3a>
 8000b24:	f04f 30ff 	mov.w	r0, #4294967295
 8000b28:	4770      	bx	lr
 8000b2a:	f04f 0000 	mov.w	r0, #0
 8000b2e:	4770      	bx	lr

08000b30 <__aeabi_uldivmod>:
 8000b30:	b953      	cbnz	r3, 8000b48 <__aeabi_uldivmod+0x18>
 8000b32:	b94a      	cbnz	r2, 8000b48 <__aeabi_uldivmod+0x18>
 8000b34:	2900      	cmp	r1, #0
 8000b36:	bf08      	it	eq
 8000b38:	2800      	cmpeq	r0, #0
 8000b3a:	bf1c      	itt	ne
 8000b3c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b40:	f04f 30ff 	movne.w	r0, #4294967295
 8000b44:	f000 b970 	b.w	8000e28 <__aeabi_idiv0>
 8000b48:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b4c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b50:	f000 f806 	bl	8000b60 <__udivmoddi4>
 8000b54:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b58:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b5c:	b004      	add	sp, #16
 8000b5e:	4770      	bx	lr

08000b60 <__udivmoddi4>:
 8000b60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b64:	9e08      	ldr	r6, [sp, #32]
 8000b66:	460d      	mov	r5, r1
 8000b68:	4604      	mov	r4, r0
 8000b6a:	460f      	mov	r7, r1
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d14a      	bne.n	8000c06 <__udivmoddi4+0xa6>
 8000b70:	428a      	cmp	r2, r1
 8000b72:	4694      	mov	ip, r2
 8000b74:	d965      	bls.n	8000c42 <__udivmoddi4+0xe2>
 8000b76:	fab2 f382 	clz	r3, r2
 8000b7a:	b143      	cbz	r3, 8000b8e <__udivmoddi4+0x2e>
 8000b7c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000b80:	f1c3 0220 	rsb	r2, r3, #32
 8000b84:	409f      	lsls	r7, r3
 8000b86:	fa20 f202 	lsr.w	r2, r0, r2
 8000b8a:	4317      	orrs	r7, r2
 8000b8c:	409c      	lsls	r4, r3
 8000b8e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000b92:	fa1f f58c 	uxth.w	r5, ip
 8000b96:	fbb7 f1fe 	udiv	r1, r7, lr
 8000b9a:	0c22      	lsrs	r2, r4, #16
 8000b9c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000ba0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000ba4:	fb01 f005 	mul.w	r0, r1, r5
 8000ba8:	4290      	cmp	r0, r2
 8000baa:	d90a      	bls.n	8000bc2 <__udivmoddi4+0x62>
 8000bac:	eb1c 0202 	adds.w	r2, ip, r2
 8000bb0:	f101 37ff 	add.w	r7, r1, #4294967295
 8000bb4:	f080 811c 	bcs.w	8000df0 <__udivmoddi4+0x290>
 8000bb8:	4290      	cmp	r0, r2
 8000bba:	f240 8119 	bls.w	8000df0 <__udivmoddi4+0x290>
 8000bbe:	3902      	subs	r1, #2
 8000bc0:	4462      	add	r2, ip
 8000bc2:	1a12      	subs	r2, r2, r0
 8000bc4:	b2a4      	uxth	r4, r4
 8000bc6:	fbb2 f0fe 	udiv	r0, r2, lr
 8000bca:	fb0e 2210 	mls	r2, lr, r0, r2
 8000bce:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000bd2:	fb00 f505 	mul.w	r5, r0, r5
 8000bd6:	42a5      	cmp	r5, r4
 8000bd8:	d90a      	bls.n	8000bf0 <__udivmoddi4+0x90>
 8000bda:	eb1c 0404 	adds.w	r4, ip, r4
 8000bde:	f100 32ff 	add.w	r2, r0, #4294967295
 8000be2:	f080 8107 	bcs.w	8000df4 <__udivmoddi4+0x294>
 8000be6:	42a5      	cmp	r5, r4
 8000be8:	f240 8104 	bls.w	8000df4 <__udivmoddi4+0x294>
 8000bec:	4464      	add	r4, ip
 8000bee:	3802      	subs	r0, #2
 8000bf0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000bf4:	1b64      	subs	r4, r4, r5
 8000bf6:	2100      	movs	r1, #0
 8000bf8:	b11e      	cbz	r6, 8000c02 <__udivmoddi4+0xa2>
 8000bfa:	40dc      	lsrs	r4, r3
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	e9c6 4300 	strd	r4, r3, [r6]
 8000c02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c06:	428b      	cmp	r3, r1
 8000c08:	d908      	bls.n	8000c1c <__udivmoddi4+0xbc>
 8000c0a:	2e00      	cmp	r6, #0
 8000c0c:	f000 80ed 	beq.w	8000dea <__udivmoddi4+0x28a>
 8000c10:	2100      	movs	r1, #0
 8000c12:	e9c6 0500 	strd	r0, r5, [r6]
 8000c16:	4608      	mov	r0, r1
 8000c18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c1c:	fab3 f183 	clz	r1, r3
 8000c20:	2900      	cmp	r1, #0
 8000c22:	d149      	bne.n	8000cb8 <__udivmoddi4+0x158>
 8000c24:	42ab      	cmp	r3, r5
 8000c26:	d302      	bcc.n	8000c2e <__udivmoddi4+0xce>
 8000c28:	4282      	cmp	r2, r0
 8000c2a:	f200 80f8 	bhi.w	8000e1e <__udivmoddi4+0x2be>
 8000c2e:	1a84      	subs	r4, r0, r2
 8000c30:	eb65 0203 	sbc.w	r2, r5, r3
 8000c34:	2001      	movs	r0, #1
 8000c36:	4617      	mov	r7, r2
 8000c38:	2e00      	cmp	r6, #0
 8000c3a:	d0e2      	beq.n	8000c02 <__udivmoddi4+0xa2>
 8000c3c:	e9c6 4700 	strd	r4, r7, [r6]
 8000c40:	e7df      	b.n	8000c02 <__udivmoddi4+0xa2>
 8000c42:	b902      	cbnz	r2, 8000c46 <__udivmoddi4+0xe6>
 8000c44:	deff      	udf	#255	; 0xff
 8000c46:	fab2 f382 	clz	r3, r2
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	f040 8090 	bne.w	8000d70 <__udivmoddi4+0x210>
 8000c50:	1a8a      	subs	r2, r1, r2
 8000c52:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c56:	fa1f fe8c 	uxth.w	lr, ip
 8000c5a:	2101      	movs	r1, #1
 8000c5c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000c60:	fb07 2015 	mls	r0, r7, r5, r2
 8000c64:	0c22      	lsrs	r2, r4, #16
 8000c66:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000c6a:	fb0e f005 	mul.w	r0, lr, r5
 8000c6e:	4290      	cmp	r0, r2
 8000c70:	d908      	bls.n	8000c84 <__udivmoddi4+0x124>
 8000c72:	eb1c 0202 	adds.w	r2, ip, r2
 8000c76:	f105 38ff 	add.w	r8, r5, #4294967295
 8000c7a:	d202      	bcs.n	8000c82 <__udivmoddi4+0x122>
 8000c7c:	4290      	cmp	r0, r2
 8000c7e:	f200 80cb 	bhi.w	8000e18 <__udivmoddi4+0x2b8>
 8000c82:	4645      	mov	r5, r8
 8000c84:	1a12      	subs	r2, r2, r0
 8000c86:	b2a4      	uxth	r4, r4
 8000c88:	fbb2 f0f7 	udiv	r0, r2, r7
 8000c8c:	fb07 2210 	mls	r2, r7, r0, r2
 8000c90:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c94:	fb0e fe00 	mul.w	lr, lr, r0
 8000c98:	45a6      	cmp	lr, r4
 8000c9a:	d908      	bls.n	8000cae <__udivmoddi4+0x14e>
 8000c9c:	eb1c 0404 	adds.w	r4, ip, r4
 8000ca0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca4:	d202      	bcs.n	8000cac <__udivmoddi4+0x14c>
 8000ca6:	45a6      	cmp	lr, r4
 8000ca8:	f200 80bb 	bhi.w	8000e22 <__udivmoddi4+0x2c2>
 8000cac:	4610      	mov	r0, r2
 8000cae:	eba4 040e 	sub.w	r4, r4, lr
 8000cb2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000cb6:	e79f      	b.n	8000bf8 <__udivmoddi4+0x98>
 8000cb8:	f1c1 0720 	rsb	r7, r1, #32
 8000cbc:	408b      	lsls	r3, r1
 8000cbe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000cc2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000cc6:	fa05 f401 	lsl.w	r4, r5, r1
 8000cca:	fa20 f307 	lsr.w	r3, r0, r7
 8000cce:	40fd      	lsrs	r5, r7
 8000cd0:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000cd4:	4323      	orrs	r3, r4
 8000cd6:	fbb5 f8f9 	udiv	r8, r5, r9
 8000cda:	fa1f fe8c 	uxth.w	lr, ip
 8000cde:	fb09 5518 	mls	r5, r9, r8, r5
 8000ce2:	0c1c      	lsrs	r4, r3, #16
 8000ce4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ce8:	fb08 f50e 	mul.w	r5, r8, lr
 8000cec:	42a5      	cmp	r5, r4
 8000cee:	fa02 f201 	lsl.w	r2, r2, r1
 8000cf2:	fa00 f001 	lsl.w	r0, r0, r1
 8000cf6:	d90b      	bls.n	8000d10 <__udivmoddi4+0x1b0>
 8000cf8:	eb1c 0404 	adds.w	r4, ip, r4
 8000cfc:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d00:	f080 8088 	bcs.w	8000e14 <__udivmoddi4+0x2b4>
 8000d04:	42a5      	cmp	r5, r4
 8000d06:	f240 8085 	bls.w	8000e14 <__udivmoddi4+0x2b4>
 8000d0a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d0e:	4464      	add	r4, ip
 8000d10:	1b64      	subs	r4, r4, r5
 8000d12:	b29d      	uxth	r5, r3
 8000d14:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d18:	fb09 4413 	mls	r4, r9, r3, r4
 8000d1c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d20:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d24:	45a6      	cmp	lr, r4
 8000d26:	d908      	bls.n	8000d3a <__udivmoddi4+0x1da>
 8000d28:	eb1c 0404 	adds.w	r4, ip, r4
 8000d2c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000d30:	d26c      	bcs.n	8000e0c <__udivmoddi4+0x2ac>
 8000d32:	45a6      	cmp	lr, r4
 8000d34:	d96a      	bls.n	8000e0c <__udivmoddi4+0x2ac>
 8000d36:	3b02      	subs	r3, #2
 8000d38:	4464      	add	r4, ip
 8000d3a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d3e:	fba3 9502 	umull	r9, r5, r3, r2
 8000d42:	eba4 040e 	sub.w	r4, r4, lr
 8000d46:	42ac      	cmp	r4, r5
 8000d48:	46c8      	mov	r8, r9
 8000d4a:	46ae      	mov	lr, r5
 8000d4c:	d356      	bcc.n	8000dfc <__udivmoddi4+0x29c>
 8000d4e:	d053      	beq.n	8000df8 <__udivmoddi4+0x298>
 8000d50:	b156      	cbz	r6, 8000d68 <__udivmoddi4+0x208>
 8000d52:	ebb0 0208 	subs.w	r2, r0, r8
 8000d56:	eb64 040e 	sbc.w	r4, r4, lr
 8000d5a:	fa04 f707 	lsl.w	r7, r4, r7
 8000d5e:	40ca      	lsrs	r2, r1
 8000d60:	40cc      	lsrs	r4, r1
 8000d62:	4317      	orrs	r7, r2
 8000d64:	e9c6 7400 	strd	r7, r4, [r6]
 8000d68:	4618      	mov	r0, r3
 8000d6a:	2100      	movs	r1, #0
 8000d6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d70:	f1c3 0120 	rsb	r1, r3, #32
 8000d74:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d78:	fa20 f201 	lsr.w	r2, r0, r1
 8000d7c:	fa25 f101 	lsr.w	r1, r5, r1
 8000d80:	409d      	lsls	r5, r3
 8000d82:	432a      	orrs	r2, r5
 8000d84:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d88:	fa1f fe8c 	uxth.w	lr, ip
 8000d8c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d90:	fb07 1510 	mls	r5, r7, r0, r1
 8000d94:	0c11      	lsrs	r1, r2, #16
 8000d96:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000d9a:	fb00 f50e 	mul.w	r5, r0, lr
 8000d9e:	428d      	cmp	r5, r1
 8000da0:	fa04 f403 	lsl.w	r4, r4, r3
 8000da4:	d908      	bls.n	8000db8 <__udivmoddi4+0x258>
 8000da6:	eb1c 0101 	adds.w	r1, ip, r1
 8000daa:	f100 38ff 	add.w	r8, r0, #4294967295
 8000dae:	d22f      	bcs.n	8000e10 <__udivmoddi4+0x2b0>
 8000db0:	428d      	cmp	r5, r1
 8000db2:	d92d      	bls.n	8000e10 <__udivmoddi4+0x2b0>
 8000db4:	3802      	subs	r0, #2
 8000db6:	4461      	add	r1, ip
 8000db8:	1b49      	subs	r1, r1, r5
 8000dba:	b292      	uxth	r2, r2
 8000dbc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000dc0:	fb07 1115 	mls	r1, r7, r5, r1
 8000dc4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000dc8:	fb05 f10e 	mul.w	r1, r5, lr
 8000dcc:	4291      	cmp	r1, r2
 8000dce:	d908      	bls.n	8000de2 <__udivmoddi4+0x282>
 8000dd0:	eb1c 0202 	adds.w	r2, ip, r2
 8000dd4:	f105 38ff 	add.w	r8, r5, #4294967295
 8000dd8:	d216      	bcs.n	8000e08 <__udivmoddi4+0x2a8>
 8000dda:	4291      	cmp	r1, r2
 8000ddc:	d914      	bls.n	8000e08 <__udivmoddi4+0x2a8>
 8000dde:	3d02      	subs	r5, #2
 8000de0:	4462      	add	r2, ip
 8000de2:	1a52      	subs	r2, r2, r1
 8000de4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000de8:	e738      	b.n	8000c5c <__udivmoddi4+0xfc>
 8000dea:	4631      	mov	r1, r6
 8000dec:	4630      	mov	r0, r6
 8000dee:	e708      	b.n	8000c02 <__udivmoddi4+0xa2>
 8000df0:	4639      	mov	r1, r7
 8000df2:	e6e6      	b.n	8000bc2 <__udivmoddi4+0x62>
 8000df4:	4610      	mov	r0, r2
 8000df6:	e6fb      	b.n	8000bf0 <__udivmoddi4+0x90>
 8000df8:	4548      	cmp	r0, r9
 8000dfa:	d2a9      	bcs.n	8000d50 <__udivmoddi4+0x1f0>
 8000dfc:	ebb9 0802 	subs.w	r8, r9, r2
 8000e00:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e04:	3b01      	subs	r3, #1
 8000e06:	e7a3      	b.n	8000d50 <__udivmoddi4+0x1f0>
 8000e08:	4645      	mov	r5, r8
 8000e0a:	e7ea      	b.n	8000de2 <__udivmoddi4+0x282>
 8000e0c:	462b      	mov	r3, r5
 8000e0e:	e794      	b.n	8000d3a <__udivmoddi4+0x1da>
 8000e10:	4640      	mov	r0, r8
 8000e12:	e7d1      	b.n	8000db8 <__udivmoddi4+0x258>
 8000e14:	46d0      	mov	r8, sl
 8000e16:	e77b      	b.n	8000d10 <__udivmoddi4+0x1b0>
 8000e18:	3d02      	subs	r5, #2
 8000e1a:	4462      	add	r2, ip
 8000e1c:	e732      	b.n	8000c84 <__udivmoddi4+0x124>
 8000e1e:	4608      	mov	r0, r1
 8000e20:	e70a      	b.n	8000c38 <__udivmoddi4+0xd8>
 8000e22:	4464      	add	r4, ip
 8000e24:	3802      	subs	r0, #2
 8000e26:	e742      	b.n	8000cae <__udivmoddi4+0x14e>

08000e28 <__aeabi_idiv0>:
 8000e28:	4770      	bx	lr
 8000e2a:	bf00      	nop

08000e2c <adc_init>:


#include "adc.h"

void adc_init(adc_t* self)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b082      	sub	sp, #8
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
	self->vtable->init(self);
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	6878      	ldr	r0, [r7, #4]
 8000e3c:	4798      	blx	r3
}
 8000e3e:	bf00      	nop
 8000e40:	3708      	adds	r7, #8
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}

08000e46 <adc_update>:

void adc_update(adc_t* self, void* option)
{
 8000e46:	b580      	push	{r7, lr}
 8000e48:	b082      	sub	sp, #8
 8000e4a:	af00      	add	r7, sp, #0
 8000e4c:	6078      	str	r0, [r7, #4]
 8000e4e:	6039      	str	r1, [r7, #0]
	self->vtable->update(self, option);
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	685b      	ldr	r3, [r3, #4]
 8000e56:	6839      	ldr	r1, [r7, #0]
 8000e58:	6878      	ldr	r0, [r7, #4]
 8000e5a:	4798      	blx	r3
}
 8000e5c:	bf00      	nop
 8000e5e:	3708      	adds	r7, #8
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd80      	pop	{r7, pc}

08000e64 <adc_get_cnt>:

uint32_t adc_get_cnt(adc_t* self)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b082      	sub	sp, #8
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
	return self->vtable->get_cnt(self);
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	689b      	ldr	r3, [r3, #8]
 8000e72:	6878      	ldr	r0, [r7, #4]
 8000e74:	4798      	blx	r3
 8000e76:	4603      	mov	r3, r0
}
 8000e78:	4618      	mov	r0, r3
 8000e7a:	3708      	adds	r7, #8
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd80      	pop	{r7, pc}

08000e80 <adc_get_vout>:

double adc_get_vout(adc_t* self)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b082      	sub	sp, #8
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
	return self->vtable->get_vout(self);
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	68db      	ldr	r3, [r3, #12]
 8000e8e:	6878      	ldr	r0, [r7, #4]
 8000e90:	4798      	blx	r3
 8000e92:	eeb0 7a40 	vmov.f32	s14, s0
 8000e96:	eef0 7a60 	vmov.f32	s15, s1
}
 8000e9a:	eeb0 0a47 	vmov.f32	s0, s14
 8000e9e:	eef0 0a67 	vmov.f32	s1, s15
 8000ea2:	3708      	adds	r7, #8
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}

08000ea8 <init>:

	ADS1246_state_t state;
};

static void init(adc_t* self)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b082      	sub	sp, #8
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
	spi_deselect(self);
 8000eb0:	6878      	ldr	r0, [r7, #4]
 8000eb2:	f000 fa01 	bl	80012b8 <spi_deselect>
}
 8000eb6:	bf00      	nop
 8000eb8:	3708      	adds	r7, #8
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}
	...

08000ec0 <update>:

static void update(adc_t* self, void* option)
{
 8000ec0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000ec4:	b089      	sub	sp, #36	; 0x24
 8000ec6:	af02      	add	r7, sp, #8
 8000ec8:	6078      	str	r0, [r7, #4]
 8000eca:	6039      	str	r1, [r7, #0]
 8000ecc:	466b      	mov	r3, sp
 8000ece:	461e      	mov	r6, r3
	const uint8_t kDataSizeBytes = 3;
 8000ed0:	2303      	movs	r3, #3
 8000ed2:	74fb      	strb	r3, [r7, #19]
	const uint8_t kBufferSizeBytes = 4;
 8000ed4:	2304      	movs	r3, #4
 8000ed6:	74bb      	strb	r3, [r7, #18]
	uint8_t rxBytes [kBufferSizeBytes];
 8000ed8:	7cbb      	ldrb	r3, [r7, #18]
 8000eda:	3b01      	subs	r3, #1
 8000edc:	60fb      	str	r3, [r7, #12]
 8000ede:	7cbb      	ldrb	r3, [r7, #18]
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	4698      	mov	r8, r3
 8000ee4:	4691      	mov	r9, r2
 8000ee6:	f04f 0200 	mov.w	r2, #0
 8000eea:	f04f 0300 	mov.w	r3, #0
 8000eee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000ef2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000ef6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000efa:	7cbb      	ldrb	r3, [r7, #18]
 8000efc:	2200      	movs	r2, #0
 8000efe:	461c      	mov	r4, r3
 8000f00:	4615      	mov	r5, r2
 8000f02:	f04f 0200 	mov.w	r2, #0
 8000f06:	f04f 0300 	mov.w	r3, #0
 8000f0a:	00eb      	lsls	r3, r5, #3
 8000f0c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000f10:	00e2      	lsls	r2, r4, #3
 8000f12:	7cbb      	ldrb	r3, [r7, #18]
 8000f14:	3307      	adds	r3, #7
 8000f16:	08db      	lsrs	r3, r3, #3
 8000f18:	00db      	lsls	r3, r3, #3
 8000f1a:	ebad 0d03 	sub.w	sp, sp, r3
 8000f1e:	ab02      	add	r3, sp, #8
 8000f20:	3300      	adds	r3, #0
 8000f22:	60bb      	str	r3, [r7, #8]
	switch(self->data->state)
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	685b      	ldr	r3, [r3, #4]
 8000f28:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8000f2c:	2b04      	cmp	r3, #4
 8000f2e:	f200 80d7 	bhi.w	80010e0 <update+0x220>
 8000f32:	a201      	add	r2, pc, #4	; (adr r2, 8000f38 <update+0x78>)
 8000f34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f38:	08000f4d 	.word	0x08000f4d
 8000f3c:	08000fb1 	.word	0x08000fb1
 8000f40:	08000fd5 	.word	0x08000fd5
 8000f44:	08001019 	.word	0x08001019
 8000f48:	08001055 	.word	0x08001055
	{
		case ADS1246_WAIT:
			spi_deselect(self);
 8000f4c:	6878      	ldr	r0, [r7, #4]
 8000f4e:	f000 f9b3 	bl	80012b8 <spi_deselect>
			self->data->waitCycles--;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	685b      	ldr	r3, [r3, #4]
 8000f56:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000f58:	3a01      	subs	r2, #1
 8000f5a:	641a      	str	r2, [r3, #64]	; 0x40
			if(self->data->portSTART)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	685b      	ldr	r3, [r3, #4]
 8000f60:	695b      	ldr	r3, [r3, #20]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d009      	beq.n	8000f7a <update+0xba>
			{
				HAL_GPIO_WritePin(self->data->portSTART, self->data->pinSTART, 1);
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	685b      	ldr	r3, [r3, #4]
 8000f6a:	6958      	ldr	r0, [r3, #20]
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	685b      	ldr	r3, [r3, #4]
 8000f70:	8b1b      	ldrh	r3, [r3, #24]
 8000f72:	2201      	movs	r2, #1
 8000f74:	4619      	mov	r1, r3
 8000f76:	f005 fa4f 	bl	8006418 <HAL_GPIO_WritePin>
			}

			if(self->data->portRESET)
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	685b      	ldr	r3, [r3, #4]
 8000f7e:	69db      	ldr	r3, [r3, #28]
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d009      	beq.n	8000f98 <update+0xd8>
			{
				HAL_GPIO_WritePin(self->data->portRESET, self->data->pinRESET, 1);
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	685b      	ldr	r3, [r3, #4]
 8000f88:	69d8      	ldr	r0, [r3, #28]
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	685b      	ldr	r3, [r3, #4]
 8000f8e:	8c1b      	ldrh	r3, [r3, #32]
 8000f90:	2201      	movs	r2, #1
 8000f92:	4619      	mov	r1, r3
 8000f94:	f005 fa40 	bl	8006418 <HAL_GPIO_WritePin>
			}


			if(!self->data->waitCycles)
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	685b      	ldr	r3, [r3, #4]
 8000f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	f040 809b 	bne.w	80010da <update+0x21a>
			{
				self->data->state = ADS1246_WAKEUP;
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	685b      	ldr	r3, [r3, #4]
 8000fa8:	2201      	movs	r2, #1
 8000faa:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
			}
			break;
 8000fae:	e094      	b.n	80010da <update+0x21a>
		case ADS1246_WAKEUP:
			spi_select(self);
 8000fb0:	6878      	ldr	r0, [r7, #4]
 8000fb2:	f000 f96f 	bl	8001294 <spi_select>
			spi_hw_command(self, CMD_WAKEUP);
 8000fb6:	4b52      	ldr	r3, [pc, #328]	; (8001100 <update+0x240>)
 8000fb8:	781b      	ldrb	r3, [r3, #0]
 8000fba:	4619      	mov	r1, r3
 8000fbc:	6878      	ldr	r0, [r7, #4]
 8000fbe:	f000 f98d 	bl	80012dc <spi_hw_command>
			spi_deselect(self);
 8000fc2:	6878      	ldr	r0, [r7, #4]
 8000fc4:	f000 f978 	bl	80012b8 <spi_deselect>
			self->data->state = ADS1246_SETUP_SYS0;
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	685b      	ldr	r3, [r3, #4]
 8000fcc:	2202      	movs	r2, #2
 8000fce:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
			break;
 8000fd2:	e085      	b.n	80010e0 <update+0x220>
		case ADS1246_SETUP_SYS0:
			spi_select(self);
 8000fd4:	6878      	ldr	r0, [r7, #4]
 8000fd6:	f000 f95d 	bl	8001294 <spi_select>
			spi_hw_command(self, CMD_WREG | REG_SYS0);
 8000fda:	4b4a      	ldr	r3, [pc, #296]	; (8001104 <update+0x244>)
 8000fdc:	781a      	ldrb	r2, [r3, #0]
 8000fde:	4b4a      	ldr	r3, [pc, #296]	; (8001108 <update+0x248>)
 8000fe0:	781b      	ldrb	r3, [r3, #0]
 8000fe2:	4313      	orrs	r3, r2
 8000fe4:	b2db      	uxtb	r3, r3
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	6878      	ldr	r0, [r7, #4]
 8000fea:	f000 f977 	bl	80012dc <spi_hw_command>
			spi_hw_command(self, 0); // 1 byte
 8000fee:	2100      	movs	r1, #0
 8000ff0:	6878      	ldr	r0, [r7, #4]
 8000ff2:	f000 f973 	bl	80012dc <spi_hw_command>
			spi_hw_command(self, self->data->SYS0_conf);
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	685b      	ldr	r3, [r3, #4]
 8000ffa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000ffe:	4619      	mov	r1, r3
 8001000:	6878      	ldr	r0, [r7, #4]
 8001002:	f000 f96b 	bl	80012dc <spi_hw_command>
			spi_deselect(self);
 8001006:	6878      	ldr	r0, [r7, #4]
 8001008:	f000 f956 	bl	80012b8 <spi_deselect>
			self->data->state = ADS1246_CHECK_xDRDY;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	685b      	ldr	r3, [r3, #4]
 8001010:	2203      	movs	r2, #3
 8001012:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
			break;
 8001016:	e063      	b.n	80010e0 <update+0x220>
		case ADS1246_CHECK_xDRDY:
			if(self->data->portDRDY)
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	685b      	ldr	r3, [r3, #4]
 800101c:	68db      	ldr	r3, [r3, #12]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d012      	beq.n	8001048 <update+0x188>
			{
				// check xDRDY state before transit
				if(!HAL_GPIO_ReadPin(self->data->portDRDY, self->data->pinDRDY))
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	685b      	ldr	r3, [r3, #4]
 8001026:	68da      	ldr	r2, [r3, #12]
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	685b      	ldr	r3, [r3, #4]
 800102c:	8a1b      	ldrh	r3, [r3, #16]
 800102e:	4619      	mov	r1, r3
 8001030:	4610      	mov	r0, r2
 8001032:	f005 f9d9 	bl	80063e8 <HAL_GPIO_ReadPin>
 8001036:	4603      	mov	r3, r0
 8001038:	2b00      	cmp	r3, #0
 800103a:	d150      	bne.n	80010de <update+0x21e>
				{
					self->data->state = ADS1246_MEASURE;
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	685b      	ldr	r3, [r3, #4]
 8001040:	2204      	movs	r2, #4
 8001042:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
			{
				// transit unconditionally
				self->data->state = ADS1246_MEASURE;
			}

			break;
 8001046:	e04a      	b.n	80010de <update+0x21e>
				self->data->state = ADS1246_MEASURE;
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	685b      	ldr	r3, [r3, #4]
 800104c:	2204      	movs	r2, #4
 800104e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
			break;
 8001052:	e044      	b.n	80010de <update+0x21e>
		case ADS1246_MEASURE:
			memset(rxBytes, 0, kBufferSizeBytes);
 8001054:	7cbb      	ldrb	r3, [r7, #18]
 8001056:	461a      	mov	r2, r3
 8001058:	2100      	movs	r1, #0
 800105a:	68b8      	ldr	r0, [r7, #8]
 800105c:	f008 fd5a 	bl	8009b14 <memset>
			spi_select(self);
 8001060:	6878      	ldr	r0, [r7, #4]
 8001062:	f000 f917 	bl	8001294 <spi_select>
			spi_hw_command(self, CMD_RDATA); // can avoid sending command???
 8001066:	4b29      	ldr	r3, [pc, #164]	; (800110c <update+0x24c>)
 8001068:	781b      	ldrb	r3, [r3, #0]
 800106a:	4619      	mov	r1, r3
 800106c:	6878      	ldr	r0, [r7, #4]
 800106e:	f000 f935 	bl	80012dc <spi_hw_command>
			int i;
			for(i = 0; i < kDataSizeBytes; ++i)
 8001072:	2300      	movs	r3, #0
 8001074:	617b      	str	r3, [r7, #20]
 8001076:	e01b      	b.n	80010b0 <update+0x1f0>
			{
				HAL_SPI_TransmitReceive(self->data->hspi, &CMD_NOP, rxBytes + kDataSizeBytes - i - 1, 1, ADC_ADS1246_SPI_TIMEOUT);
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	685b      	ldr	r3, [r3, #4]
 800107c:	6818      	ldr	r0, [r3, #0]
 800107e:	7cfa      	ldrb	r2, [r7, #19]
 8001080:	697b      	ldr	r3, [r7, #20]
 8001082:	1ad3      	subs	r3, r2, r3
 8001084:	3b01      	subs	r3, #1
 8001086:	68ba      	ldr	r2, [r7, #8]
 8001088:	441a      	add	r2, r3
 800108a:	230a      	movs	r3, #10
 800108c:	9300      	str	r3, [sp, #0]
 800108e:	2301      	movs	r3, #1
 8001090:	491f      	ldr	r1, [pc, #124]	; (8001110 <update+0x250>)
 8001092:	f006 fdc5 	bl	8007c20 <HAL_SPI_TransmitReceive>
				while(HAL_SPI_GetState(self->data->hspi) != HAL_SPI_STATE_READY)
 8001096:	bf00      	nop
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	685b      	ldr	r3, [r3, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	4618      	mov	r0, r3
 80010a0:	f006 ff6e 	bl	8007f80 <HAL_SPI_GetState>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b01      	cmp	r3, #1
 80010a8:	d1f6      	bne.n	8001098 <update+0x1d8>
			for(i = 0; i < kDataSizeBytes; ++i)
 80010aa:	697b      	ldr	r3, [r7, #20]
 80010ac:	3301      	adds	r3, #1
 80010ae:	617b      	str	r3, [r7, #20]
 80010b0:	7cfb      	ldrb	r3, [r7, #19]
 80010b2:	697a      	ldr	r2, [r7, #20]
 80010b4:	429a      	cmp	r2, r3
 80010b6:	dbdf      	blt.n	8001078 <update+0x1b8>
					;
			}
			spi_deselect(self);
 80010b8:	6878      	ldr	r0, [r7, #4]
 80010ba:	f000 f8fd 	bl	80012b8 <spi_deselect>
			check_negative_24_to_32((int32_t*)rxBytes);
 80010be:	68b8      	ldr	r0, [r7, #8]
 80010c0:	f000 f929 	bl	8001316 <check_negative_24_to_32>
			self->data->lastOutputValue = *(int32_t*)rxBytes;
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	685b      	ldr	r3, [r3, #4]
 80010c8:	68ba      	ldr	r2, [r7, #8]
 80010ca:	6812      	ldr	r2, [r2, #0]
 80010cc:	631a      	str	r2, [r3, #48]	; 0x30
			self->data->state = ADS1246_CHECK_xDRDY;
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	685b      	ldr	r3, [r3, #4]
 80010d2:	2203      	movs	r2, #3
 80010d4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
			break;
 80010d8:	e002      	b.n	80010e0 <update+0x220>
			break;
 80010da:	bf00      	nop
 80010dc:	e000      	b.n	80010e0 <update+0x220>
			break;
 80010de:	bf00      	nop
	}
	// return state
	if(option) *(int*)option = self->data->state;
 80010e0:	683b      	ldr	r3, [r7, #0]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d006      	beq.n	80010f4 <update+0x234>
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	685b      	ldr	r3, [r3, #4]
 80010ea:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80010ee:	461a      	mov	r2, r3
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	601a      	str	r2, [r3, #0]
 80010f4:	46b5      	mov	sp, r6
}
 80010f6:	bf00      	nop
 80010f8:	371c      	adds	r7, #28
 80010fa:	46bd      	mov	sp, r7
 80010fc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001100:	200000ec 	.word	0x200000ec
 8001104:	20000002 	.word	0x20000002
 8001108:	20000003 	.word	0x20000003
 800110c:	20000001 	.word	0x20000001
 8001110:	20000000 	.word	0x20000000

08001114 <get_cnt>:

static uint32_t get_cnt(adc_t* self)
{
 8001114:	b480      	push	{r7}
 8001116:	b083      	sub	sp, #12
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
	return self->data->lastOutputValue;
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	685b      	ldr	r3, [r3, #4]
 8001120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
 8001122:	4618      	mov	r0, r3
 8001124:	370c      	adds	r7, #12
 8001126:	46bd      	mov	sp, r7
 8001128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112c:	4770      	bx	lr

0800112e <get_vout>:

static double get_vout(adc_t* self)
{
 800112e:	b5b0      	push	{r4, r5, r7, lr}
 8001130:	b082      	sub	sp, #8
 8001132:	af00      	add	r7, sp, #0
 8001134:	6078      	str	r0, [r7, #4]
	return self->data->Vref * get_cnt(self) / self->data->maxOutputValue;
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	685b      	ldr	r3, [r3, #4]
 800113a:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 800113e:	6878      	ldr	r0, [r7, #4]
 8001140:	f7ff ffe8 	bl	8001114 <get_cnt>
 8001144:	4603      	mov	r3, r0
 8001146:	4618      	mov	r0, r3
 8001148:	f7ff f980 	bl	800044c <__aeabi_ui2d>
 800114c:	4602      	mov	r2, r0
 800114e:	460b      	mov	r3, r1
 8001150:	4620      	mov	r0, r4
 8001152:	4629      	mov	r1, r5
 8001154:	f7ff f9f4 	bl	8000540 <__aeabi_dmul>
 8001158:	4602      	mov	r2, r0
 800115a:	460b      	mov	r3, r1
 800115c:	4614      	mov	r4, r2
 800115e:	461d      	mov	r5, r3
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001166:	4618      	mov	r0, r3
 8001168:	f7ff f980 	bl	800046c <__aeabi_i2d>
 800116c:	4602      	mov	r2, r0
 800116e:	460b      	mov	r3, r1
 8001170:	4620      	mov	r0, r4
 8001172:	4629      	mov	r1, r5
 8001174:	f7ff fb0e 	bl	8000794 <__aeabi_ddiv>
 8001178:	4602      	mov	r2, r0
 800117a:	460b      	mov	r3, r1
 800117c:	ec43 2b17 	vmov	d7, r2, r3
}
 8001180:	eeb0 0a47 	vmov.f32	s0, s14
 8001184:	eef0 0a67 	vmov.f32	s1, s15
 8001188:	3708      	adds	r7, #8
 800118a:	46bd      	mov	sp, r7
 800118c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001190 <adc_ADS1246_create>:
		uint16_t pinRESET,
		double Vref,
		uint8_t SYS0_conf,
		uint32_t waitCycles
		)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b08a      	sub	sp, #40	; 0x28
 8001194:	af00      	add	r7, sp, #0
 8001196:	6178      	str	r0, [r7, #20]
 8001198:	6139      	str	r1, [r7, #16]
 800119a:	60fa      	str	r2, [r7, #12]
 800119c:	ed87 0b00 	vstr	d0, [r7]
 80011a0:	817b      	strh	r3, [r7, #10]
	adc_t adc;
	adc.vtable = &methods;
 80011a2:	4b3b      	ldr	r3, [pc, #236]	; (8001290 <adc_ADS1246_create+0x100>)
 80011a4:	61fb      	str	r3, [r7, #28]
	struct adc_data_t* pdata =
			(struct adc_data_t*)malloc(sizeof(struct adc_data_t));
 80011a6:	2050      	movs	r0, #80	; 0x50
 80011a8:	f008 fbbe 	bl	8009928 <malloc>
 80011ac:	4603      	mov	r3, r0
 80011ae:	627b      	str	r3, [r7, #36]	; 0x24
	if(pdata)
 80011b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d05c      	beq.n	8001270 <adc_ADS1246_create+0xe0>
	{
		memset(pdata, 0, sizeof(*pdata));
 80011b6:	2250      	movs	r2, #80	; 0x50
 80011b8:	2100      	movs	r1, #0
 80011ba:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80011bc:	f008 fcaa 	bl	8009b14 <memset>
		pdata->hspi = hspi;
 80011c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011c2:	693a      	ldr	r2, [r7, #16]
 80011c4:	601a      	str	r2, [r3, #0]
		pdata->portCS = portCS;
 80011c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011c8:	68fa      	ldr	r2, [r7, #12]
 80011ca:	605a      	str	r2, [r3, #4]
		pdata->pinCS = pinCS;
 80011cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011ce:	897a      	ldrh	r2, [r7, #10]
 80011d0:	811a      	strh	r2, [r3, #8]
		pdata->portDRDY = portDRDY;
 80011d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80011d6:	60da      	str	r2, [r3, #12]
		pdata->pinDRDY = pinDRDY;
 80011d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011da:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80011dc:	821a      	strh	r2, [r3, #16]
		pdata->portSTART = portSTART;
 80011de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011e0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80011e2:	615a      	str	r2, [r3, #20]
		pdata->pinSTART = pinSTART;
 80011e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011e6:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 80011e8:	831a      	strh	r2, [r3, #24]
		pdata->portRESET = portRESET;
 80011ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011ec:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80011ee:	61da      	str	r2, [r3, #28]
		pdata->pinRESET = pinRESET;
 80011f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011f2:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 80011f6:	841a      	strh	r2, [r3, #32]
		pdata->Vref = Vref;
 80011f8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80011fa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80011fe:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		pdata->lastOutputValue = 0;
 8001202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001204:	2200      	movs	r2, #0
 8001206:	631a      	str	r2, [r3, #48]	; 0x30
		pdata->bitResolution = 24;
 8001208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800120a:	2218      	movs	r2, #24
 800120c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		pdata->maxOutputValue = (uint32_t)pow(2, pdata->bitResolution);
 8001210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001212:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001216:	4618      	mov	r0, r3
 8001218:	f7ff f918 	bl	800044c <__aeabi_ui2d>
 800121c:	4602      	mov	r2, r0
 800121e:	460b      	mov	r3, r1
 8001220:	ec43 2b11 	vmov	d1, r2, r3
 8001224:	ed9f 0b18 	vldr	d0, [pc, #96]	; 8001288 <adc_ADS1246_create+0xf8>
 8001228:	f008 fcc6 	bl	8009bb8 <pow>
 800122c:	ec53 2b10 	vmov	r2, r3, d0
 8001230:	4610      	mov	r0, r2
 8001232:	4619      	mov	r1, r3
 8001234:	f7ff fc5c 	bl	8000af0 <__aeabi_d2uiz>
 8001238:	4603      	mov	r3, r0
 800123a:	461a      	mov	r2, r3
 800123c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800123e:	635a      	str	r2, [r3, #52]	; 0x34
		pdata->frameNo = 0;
 8001240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001242:	2200      	movs	r2, #0
 8001244:	639a      	str	r2, [r3, #56]	; 0x38
		pdata->SYS0_conf = SYS0_conf;
 8001246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001248:	f897 2048 	ldrb.w	r2, [r7, #72]	; 0x48
 800124c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
		pdata->waitCycles = waitCycles;
 8001250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001252:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001254:	641a      	str	r2, [r3, #64]	; 0x40
		pdata->setupWaitCyclesMax = 5;
 8001256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001258:	2205      	movs	r2, #5
 800125a:	649a      	str	r2, [r3, #72]	; 0x48
		pdata->setupWaitCycles = pdata->setupWaitCycles;
 800125c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800125e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001262:	645a      	str	r2, [r3, #68]	; 0x44
		pdata->state = ADS1246_WAIT;
 8001264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001266:	2200      	movs	r2, #0
 8001268:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		adc.data = pdata;
 800126c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800126e:	623b      	str	r3, [r7, #32]
	}
	// init
	return adc;
 8001270:	697b      	ldr	r3, [r7, #20]
 8001272:	461a      	mov	r2, r3
 8001274:	f107 031c 	add.w	r3, r7, #28
 8001278:	e893 0003 	ldmia.w	r3, {r0, r1}
 800127c:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8001280:	6978      	ldr	r0, [r7, #20]
 8001282:	3728      	adds	r7, #40	; 0x28
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}
 8001288:	00000000 	.word	0x00000000
 800128c:	40000000 	.word	0x40000000
 8001290:	20000004 	.word	0x20000004

08001294 <spi_select>:

static void spi_select(adc_t* self)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b082      	sub	sp, #8
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(
			self->data->portCS,
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	685b      	ldr	r3, [r3, #4]
	HAL_GPIO_WritePin(
 80012a0:	6858      	ldr	r0, [r3, #4]
			self->data->pinCS,
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	685b      	ldr	r3, [r3, #4]
	HAL_GPIO_WritePin(
 80012a6:	891b      	ldrh	r3, [r3, #8]
 80012a8:	2200      	movs	r2, #0
 80012aa:	4619      	mov	r1, r3
 80012ac:	f005 f8b4 	bl	8006418 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET
			);
}
 80012b0:	bf00      	nop
 80012b2:	3708      	adds	r7, #8
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}

080012b8 <spi_deselect>:
static void spi_deselect(adc_t* self)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b082      	sub	sp, #8
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(
			self->data->portCS,
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	685b      	ldr	r3, [r3, #4]
	HAL_GPIO_WritePin(
 80012c4:	6858      	ldr	r0, [r3, #4]
			self->data->pinCS,
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	685b      	ldr	r3, [r3, #4]
	HAL_GPIO_WritePin(
 80012ca:	891b      	ldrh	r3, [r3, #8]
 80012cc:	2201      	movs	r2, #1
 80012ce:	4619      	mov	r1, r3
 80012d0:	f005 f8a2 	bl	8006418 <HAL_GPIO_WritePin>
			GPIO_PIN_SET
			);
}
 80012d4:	bf00      	nop
 80012d6:	3708      	adds	r7, #8
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}

080012dc <spi_hw_command>:

static void spi_hw_command(adc_t *self, uint8_t cmd)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b082      	sub	sp, #8
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
 80012e4:	460b      	mov	r3, r1
 80012e6:	70fb      	strb	r3, [r7, #3]
	HAL_SPI_Transmit(self->data->hspi, &cmd, 1, ADC_ADS1246_SPI_TIMEOUT);
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	685b      	ldr	r3, [r3, #4]
 80012ec:	6818      	ldr	r0, [r3, #0]
 80012ee:	1cf9      	adds	r1, r7, #3
 80012f0:	230a      	movs	r3, #10
 80012f2:	2201      	movs	r2, #1
 80012f4:	f006 fa39 	bl	800776a <HAL_SPI_Transmit>
	while(HAL_SPI_GetState(self->data->hspi) != HAL_SPI_STATE_READY)
 80012f8:	bf00      	nop
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	685b      	ldr	r3, [r3, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	4618      	mov	r0, r3
 8001302:	f006 fe3d 	bl	8007f80 <HAL_SPI_GetState>
 8001306:	4603      	mov	r3, r0
 8001308:	2b01      	cmp	r3, #1
 800130a:	d1f6      	bne.n	80012fa <spi_hw_command+0x1e>
		;
}
 800130c:	bf00      	nop
 800130e:	bf00      	nop
 8001310:	3708      	adds	r7, #8
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}

08001316 <check_negative_24_to_32>:

static void check_negative_24_to_32(int32_t* val)
{
 8001316:	b480      	push	{r7}
 8001318:	b083      	sub	sp, #12
 800131a:	af00      	add	r7, sp, #0
 800131c:	6078      	str	r0, [r7, #4]
	if ((*val >> 23) & (int)1)
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001326:	2b00      	cmp	r3, #0
 8001328:	d006      	beq.n	8001338 <check_negative_24_to_32+0x22>
	{
		*val |= 0xFF000000;
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8001332:	461a      	mov	r2, r3
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	601a      	str	r2, [r3, #0]
	}

}
 8001338:	bf00      	nop
 800133a:	370c      	adds	r7, #12
 800133c:	46bd      	mov	sp, r7
 800133e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001342:	4770      	bx	lr

08001344 <adc_monitor_init>:
#include <string.h>
#include <math.h>


void adc_monitor_init(adc_monitor_t* self, adc_t* adc, IRQn_Type IRQn)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b084      	sub	sp, #16
 8001348:	af00      	add	r7, sp, #0
 800134a:	60f8      	str	r0, [r7, #12]
 800134c:	60b9      	str	r1, [r7, #8]
 800134e:	4613      	mov	r3, r2
 8001350:	71fb      	strb	r3, [r7, #7]
	memset(self, 0, sizeof(*self));
 8001352:	221c      	movs	r2, #28
 8001354:	2100      	movs	r1, #0
 8001356:	68f8      	ldr	r0, [r7, #12]
 8001358:	f008 fbdc 	bl	8009b14 <memset>
	self->adc = adc;
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	68ba      	ldr	r2, [r7, #8]
 8001360:	601a      	str	r2, [r3, #0]
	self->IRQn = IRQn;
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	79fa      	ldrb	r2, [r7, #7]
 8001366:	761a      	strb	r2, [r3, #24]
	self->state = ADC_STANDBY;
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	2200      	movs	r2, #0
 800136c:	731a      	strb	r2, [r3, #12]
	self->currValueCnt = 0;
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	2200      	movs	r2, #0
 8001372:	605a      	str	r2, [r3, #4]
	self->averageValueCnt = 0;
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	2200      	movs	r2, #0
 8001378:	609a      	str	r2, [r3, #8]
	//self->currValue = 0;
	//self->averageValue = 0;
}
 800137a:	bf00      	nop
 800137c:	3710      	adds	r7, #16
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
	...

08001384 <adc_monitor_update>:

void adc_monitor_update(adc_monitor_t* self)
{
 8001384:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001388:	b082      	sub	sp, #8
 800138a:	af00      	add	r7, sp, #0
 800138c:	6078      	str	r0, [r7, #4]
	//self->currValue 	= adc_get_vout(self->adc);
	self->currValueCnt  = adc_get_cnt(self->adc);
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	4618      	mov	r0, r3
 8001394:	f7ff fd66 	bl	8000e64 <adc_get_cnt>
 8001398:	4603      	mov	r3, r0
 800139a:	461a      	mov	r2, r3
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	605a      	str	r2, [r3, #4]
	switch(self->state)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	7b1b      	ldrb	r3, [r3, #12]
 80013a4:	2b02      	cmp	r3, #2
 80013a6:	d06c      	beq.n	8001482 <adc_monitor_update+0xfe>
 80013a8:	2b02      	cmp	r3, #2
 80013aa:	dc6d      	bgt.n	8001488 <adc_monitor_update+0x104>
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d002      	beq.n	80013b6 <adc_monitor_update+0x32>
 80013b0:	2b01      	cmp	r3, #1
 80013b2:	d00a      	beq.n	80013ca <adc_monitor_update+0x46>
		}
		break;
	case ADC_COMPLETED:
		break;
	}
}
 80013b4:	e068      	b.n	8001488 <adc_monitor_update+0x104>
		self->averageValueCnt		= 0;
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	2200      	movs	r2, #0
 80013ba:	609a      	str	r2, [r3, #8]
		self->measurementCycles 	= 0;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	2200      	movs	r2, #0
 80013c0:	611a      	str	r2, [r3, #16]
		self->measurementCyclesMax	= 0;
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	2200      	movs	r2, #0
 80013c6:	615a      	str	r2, [r3, #20]
		break;
 80013c8:	e05e      	b.n	8001488 <adc_monitor_update+0x104>
		self->measurementCycles++;
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	691b      	ldr	r3, [r3, #16]
 80013ce:	1c5a      	adds	r2, r3, #1
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	611a      	str	r2, [r3, #16]
				((double)self->measurementCycles - 1) / self->measurementCycles * self->averageValueCnt +
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	691b      	ldr	r3, [r3, #16]
 80013d8:	4618      	mov	r0, r3
 80013da:	f7ff f837 	bl	800044c <__aeabi_ui2d>
 80013de:	f04f 0200 	mov.w	r2, #0
 80013e2:	4b2c      	ldr	r3, [pc, #176]	; (8001494 <adc_monitor_update+0x110>)
 80013e4:	f7fe fef4 	bl	80001d0 <__aeabi_dsub>
 80013e8:	4602      	mov	r2, r0
 80013ea:	460b      	mov	r3, r1
 80013ec:	4614      	mov	r4, r2
 80013ee:	461d      	mov	r5, r3
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	691b      	ldr	r3, [r3, #16]
 80013f4:	4618      	mov	r0, r3
 80013f6:	f7ff f829 	bl	800044c <__aeabi_ui2d>
 80013fa:	4602      	mov	r2, r0
 80013fc:	460b      	mov	r3, r1
 80013fe:	4620      	mov	r0, r4
 8001400:	4629      	mov	r1, r5
 8001402:	f7ff f9c7 	bl	8000794 <__aeabi_ddiv>
 8001406:	4602      	mov	r2, r0
 8001408:	460b      	mov	r3, r1
 800140a:	4614      	mov	r4, r2
 800140c:	461d      	mov	r5, r3
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	689b      	ldr	r3, [r3, #8]
 8001412:	4618      	mov	r0, r3
 8001414:	f7ff f82a 	bl	800046c <__aeabi_i2d>
 8001418:	4602      	mov	r2, r0
 800141a:	460b      	mov	r3, r1
 800141c:	4620      	mov	r0, r4
 800141e:	4629      	mov	r1, r5
 8001420:	f7ff f88e 	bl	8000540 <__aeabi_dmul>
 8001424:	4602      	mov	r2, r0
 8001426:	460b      	mov	r3, r1
 8001428:	4690      	mov	r8, r2
 800142a:	4699      	mov	r9, r3
				(double)self->currValueCnt / self->measurementCycles
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	685b      	ldr	r3, [r3, #4]
 8001430:	4618      	mov	r0, r3
 8001432:	f7ff f81b 	bl	800046c <__aeabi_i2d>
 8001436:	4604      	mov	r4, r0
 8001438:	460d      	mov	r5, r1
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	691b      	ldr	r3, [r3, #16]
 800143e:	4618      	mov	r0, r3
 8001440:	f7ff f804 	bl	800044c <__aeabi_ui2d>
 8001444:	4602      	mov	r2, r0
 8001446:	460b      	mov	r3, r1
 8001448:	4620      	mov	r0, r4
 800144a:	4629      	mov	r1, r5
 800144c:	f7ff f9a2 	bl	8000794 <__aeabi_ddiv>
 8001450:	4602      	mov	r2, r0
 8001452:	460b      	mov	r3, r1
				((double)self->measurementCycles - 1) / self->measurementCycles * self->averageValueCnt +
 8001454:	4640      	mov	r0, r8
 8001456:	4649      	mov	r1, r9
 8001458:	f7fe febc 	bl	80001d4 <__adddf3>
 800145c:	4602      	mov	r2, r0
 800145e:	460b      	mov	r3, r1
		self->averageValueCnt = (int32_t) (
 8001460:	4610      	mov	r0, r2
 8001462:	4619      	mov	r1, r3
 8001464:	f7ff fb1c 	bl	8000aa0 <__aeabi_d2iz>
 8001468:	4602      	mov	r2, r0
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	609a      	str	r2, [r3, #8]
		if(self->measurementCycles >= self->measurementCyclesMax)
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	691a      	ldr	r2, [r3, #16]
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	695b      	ldr	r3, [r3, #20]
 8001476:	429a      	cmp	r2, r3
 8001478:	d305      	bcc.n	8001486 <adc_monitor_update+0x102>
			self->state = ADC_COMPLETED;
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	2202      	movs	r2, #2
 800147e:	731a      	strb	r2, [r3, #12]
		break;
 8001480:	e001      	b.n	8001486 <adc_monitor_update+0x102>
		break;
 8001482:	bf00      	nop
 8001484:	e000      	b.n	8001488 <adc_monitor_update+0x104>
		break;
 8001486:	bf00      	nop
}
 8001488:	bf00      	nop
 800148a:	3708      	adds	r7, #8
 800148c:	46bd      	mov	sp, r7
 800148e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001492:	bf00      	nop
 8001494:	3ff00000 	.word	0x3ff00000

08001498 <adc_monitor_start_measurement>:

void adc_monitor_start_measurement(adc_monitor_t* self, uint32_t cycles)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b082      	sub	sp, #8
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
 80014a0:	6039      	str	r1, [r7, #0]
	HAL_NVIC_DisableIRQ(self->IRQn);
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	f993 3018 	ldrsb.w	r3, [r3, #24]
 80014a8:	4618      	mov	r0, r3
 80014aa:	f004 fa7c 	bl	80059a6 <HAL_NVIC_DisableIRQ>
	if(self->state == ADC_STANDBY)
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	7b1b      	ldrb	r3, [r3, #12]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d108      	bne.n	80014c8 <adc_monitor_start_measurement+0x30>
	{
		self->measurementCycles = 0;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	2200      	movs	r2, #0
 80014ba:	611a      	str	r2, [r3, #16]
		self->measurementCyclesMax = cycles;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	683a      	ldr	r2, [r7, #0]
 80014c0:	615a      	str	r2, [r3, #20]
		self->state = ADC_PROCESS;
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	2201      	movs	r2, #1
 80014c6:	731a      	strb	r2, [r3, #12]
	}
	HAL_NVIC_EnableIRQ(self->IRQn);
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	f993 3018 	ldrsb.w	r3, [r3, #24]
 80014ce:	4618      	mov	r0, r3
 80014d0:	f004 fa5b 	bl	800598a <HAL_NVIC_EnableIRQ>
}
 80014d4:	bf00      	nop
 80014d6:	3708      	adds	r7, #8
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}

080014dc <adc_monitor_reset_measurement>:

void adc_monitor_reset_measurement(adc_monitor_t* self)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b082      	sub	sp, #8
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
	HAL_NVIC_DisableIRQ(self->IRQn);
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	f993 3018 	ldrsb.w	r3, [r3, #24]
 80014ea:	4618      	mov	r0, r3
 80014ec:	f004 fa5b 	bl	80059a6 <HAL_NVIC_DisableIRQ>
	self->state = ADC_STANDBY;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	2200      	movs	r2, #0
 80014f4:	731a      	strb	r2, [r3, #12]
	HAL_NVIC_EnableIRQ(self->IRQn);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	f993 3018 	ldrsb.w	r3, [r3, #24]
 80014fc:	4618      	mov	r0, r3
 80014fe:	f004 fa44 	bl	800598a <HAL_NVIC_EnableIRQ>
}
 8001502:	bf00      	nop
 8001504:	3708      	adds	r7, #8
 8001506:	46bd      	mov	sp, r7
 8001508:	bd80      	pop	{r7, pc}

0800150a <adc_monitor_get_average_value>:
{
	return self->averageValue;
} */

int32_t adc_monitor_get_average_value(adc_monitor_t* self)
{
 800150a:	b480      	push	{r7}
 800150c:	b083      	sub	sp, #12
 800150e:	af00      	add	r7, sp, #0
 8001510:	6078      	str	r0, [r7, #4]
	return self->averageValueCnt;
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	689b      	ldr	r3, [r3, #8]
}
 8001516:	4618      	mov	r0, r3
 8001518:	370c      	adds	r7, #12
 800151a:	46bd      	mov	sp, r7
 800151c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001520:	4770      	bx	lr

08001522 <adc_monitor_get_measurement_cycle_no>:

uint32_t adc_monitor_get_measurement_cycle_no(adc_monitor_t* self)
{
 8001522:	b480      	push	{r7}
 8001524:	b083      	sub	sp, #12
 8001526:	af00      	add	r7, sp, #0
 8001528:	6078      	str	r0, [r7, #4]
	return self->measurementCycles;
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	691b      	ldr	r3, [r3, #16]
}
 800152e:	4618      	mov	r0, r3
 8001530:	370c      	adds	r7, #12
 8001532:	46bd      	mov	sp, r7
 8001534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001538:	4770      	bx	lr

0800153a <adc_monitor_get_measurement_state>:

int8_t adc_monitor_get_measurement_state(adc_monitor_t* self)
{
 800153a:	b480      	push	{r7}
 800153c:	b083      	sub	sp, #12
 800153e:	af00      	add	r7, sp, #0
 8001540:	6078      	str	r0, [r7, #4]
	return self->state;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	7b1b      	ldrb	r3, [r3, #12]
 8001546:	b25b      	sxtb	r3, r3
}
 8001548:	4618      	mov	r0, r3
 800154a:	370c      	adds	r7, #12
 800154c:	46bd      	mov	sp, r7
 800154e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001552:	4770      	bx	lr

08001554 <set_adc_dose_range_select_pin>:

static const int BROAD_RANGE_PIN_STATE = 0;
static const int NARROW_RANGE_PIN_STATE = 1;

void set_adc_dose_range_select_pin(GPIO_TypeDef* port, uint16_t pin)
{
 8001554:	b480      	push	{r7}
 8001556:	b083      	sub	sp, #12
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
 800155c:	460b      	mov	r3, r1
 800155e:	807b      	strh	r3, [r7, #2]
	rangeSelectPort = port;
 8001560:	4a05      	ldr	r2, [pc, #20]	; (8001578 <set_adc_dose_range_select_pin+0x24>)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	6013      	str	r3, [r2, #0]
	rangeSelectPin = pin;
 8001566:	4a05      	ldr	r2, [pc, #20]	; (800157c <set_adc_dose_range_select_pin+0x28>)
 8001568:	887b      	ldrh	r3, [r7, #2]
 800156a:	8013      	strh	r3, [r2, #0]
}
 800156c:	bf00      	nop
 800156e:	370c      	adds	r7, #12
 8001570:	46bd      	mov	sp, r7
 8001572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001576:	4770      	bx	lr
 8001578:	200000f0 	.word	0x200000f0
 800157c:	200000f4 	.word	0x200000f4

08001580 <select_broad_adc_dose_range>:

void select_broad_adc_dose_range()
{
 8001580:	b580      	push	{r7, lr}
 8001582:	af00      	add	r7, sp, #0
	if(rangeSelectPort)
 8001584:	4b07      	ldr	r3, [pc, #28]	; (80015a4 <select_broad_adc_dose_range+0x24>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	2b00      	cmp	r3, #0
 800158a:	d008      	beq.n	800159e <select_broad_adc_dose_range+0x1e>
	{
		HAL_GPIO_WritePin(rangeSelectPort, rangeSelectPin, BROAD_RANGE_PIN_STATE);
 800158c:	4b05      	ldr	r3, [pc, #20]	; (80015a4 <select_broad_adc_dose_range+0x24>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	4a05      	ldr	r2, [pc, #20]	; (80015a8 <select_broad_adc_dose_range+0x28>)
 8001592:	8811      	ldrh	r1, [r2, #0]
 8001594:	2200      	movs	r2, #0
 8001596:	b2d2      	uxtb	r2, r2
 8001598:	4618      	mov	r0, r3
 800159a:	f004 ff3d 	bl	8006418 <HAL_GPIO_WritePin>
	}
}
 800159e:	bf00      	nop
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	200000f0 	.word	0x200000f0
 80015a8:	200000f4 	.word	0x200000f4

080015ac <select_narrow_adc_dose_range>:

void select_narrow_adc_dose_range()
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	af00      	add	r7, sp, #0
	if(rangeSelectPort)
 80015b0:	4b07      	ldr	r3, [pc, #28]	; (80015d0 <select_narrow_adc_dose_range+0x24>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d008      	beq.n	80015ca <select_narrow_adc_dose_range+0x1e>
	{
		HAL_GPIO_WritePin(rangeSelectPort, rangeSelectPin, NARROW_RANGE_PIN_STATE);
 80015b8:	4b05      	ldr	r3, [pc, #20]	; (80015d0 <select_narrow_adc_dose_range+0x24>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4a05      	ldr	r2, [pc, #20]	; (80015d4 <select_narrow_adc_dose_range+0x28>)
 80015be:	8811      	ldrh	r1, [r2, #0]
 80015c0:	2201      	movs	r2, #1
 80015c2:	b2d2      	uxtb	r2, r2
 80015c4:	4618      	mov	r0, r3
 80015c6:	f004 ff27 	bl	8006418 <HAL_GPIO_WritePin>
	}
}
 80015ca:	bf00      	nop
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	200000f0 	.word	0x200000f0
 80015d4:	200000f4 	.word	0x200000f4

080015d8 <get_current_adc_dose_range>:

int8_t get_current_adc_dose_range()
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	af00      	add	r7, sp, #0
	if(rangeSelectPort)
 80015dc:	4b08      	ldr	r3, [pc, #32]	; (8001600 <get_current_adc_dose_range+0x28>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d00a      	beq.n	80015fa <get_current_adc_dose_range+0x22>
	{
		return HAL_GPIO_ReadPin(rangeSelectPort, rangeSelectPin);
 80015e4:	4b06      	ldr	r3, [pc, #24]	; (8001600 <get_current_adc_dose_range+0x28>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	4a06      	ldr	r2, [pc, #24]	; (8001604 <get_current_adc_dose_range+0x2c>)
 80015ea:	8812      	ldrh	r2, [r2, #0]
 80015ec:	4611      	mov	r1, r2
 80015ee:	4618      	mov	r0, r3
 80015f0:	f004 fefa 	bl	80063e8 <HAL_GPIO_ReadPin>
 80015f4:	4603      	mov	r3, r0
 80015f6:	b25b      	sxtb	r3, r3
 80015f8:	e000      	b.n	80015fc <get_current_adc_dose_range+0x24>
	}
	return 0;
 80015fa:	2300      	movs	r3, #0
}
 80015fc:	4618      	mov	r0, r3
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	200000f0 	.word	0x200000f0
 8001604:	200000f4 	.word	0x200000f4

08001608 <mcp4822_init>:
		GPIO_TypeDef* portCS,
		uint16_t pinCS,
		GPIO_TypeDef* portLDAC,
		uint16_t pinLDAC
		)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b084      	sub	sp, #16
 800160c:	af00      	add	r7, sp, #0
 800160e:	60f8      	str	r0, [r7, #12]
 8001610:	60b9      	str	r1, [r7, #8]
 8001612:	607a      	str	r2, [r7, #4]
 8001614:	807b      	strh	r3, [r7, #2]
	memset(self, 0 , sizeof(*self));
 8001616:	2228      	movs	r2, #40	; 0x28
 8001618:	2100      	movs	r1, #0
 800161a:	68f8      	ldr	r0, [r7, #12]
 800161c:	f008 fa7a 	bl	8009b14 <memset>
	self->hspi = hspi;
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	68ba      	ldr	r2, [r7, #8]
 8001624:	601a      	str	r2, [r3, #0]
	self->portCS = portCS;
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	687a      	ldr	r2, [r7, #4]
 800162a:	605a      	str	r2, [r3, #4]
	self->pinCS = pinCS;
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	887a      	ldrh	r2, [r7, #2]
 8001630:	811a      	strh	r2, [r3, #8]
	self->portLDAC = portLDAC;
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	69ba      	ldr	r2, [r7, #24]
 8001636:	60da      	str	r2, [r3, #12]
	self->pinLDAC = pinLDAC;
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	8bba      	ldrh	r2, [r7, #28]
 800163c:	821a      	strh	r2, [r3, #16]
	self->bitResolution = 12;
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	220c      	movs	r2, #12
 8001642:	749a      	strb	r2, [r3, #18]
	self->maxInputValue = (uint32_t)pow(2, self->bitResolution);
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	7c9b      	ldrb	r3, [r3, #18]
 8001648:	4618      	mov	r0, r3
 800164a:	f7fe feff 	bl	800044c <__aeabi_ui2d>
 800164e:	4602      	mov	r2, r0
 8001650:	460b      	mov	r3, r1
 8001652:	ec43 2b11 	vmov	d1, r2, r3
 8001656:	ed9f 0b10 	vldr	d0, [pc, #64]	; 8001698 <mcp4822_init+0x90>
 800165a:	f008 faad 	bl	8009bb8 <pow>
 800165e:	ec53 2b10 	vmov	r2, r3, d0
 8001662:	4610      	mov	r0, r2
 8001664:	4619      	mov	r1, r3
 8001666:	f7ff fa43 	bl	8000af0 <__aeabi_d2uiz>
 800166a:	4602      	mov	r2, r0
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	621a      	str	r2, [r3, #32]
	self->Vref = 2.048;
 8001670:	68f9      	ldr	r1, [r7, #12]
 8001672:	a30b      	add	r3, pc, #44	; (adr r3, 80016a0 <mcp4822_init+0x98>)
 8001674:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001678:	e9c1 2306 	strd	r2, r3, [r1, #24]
	self->gain = 1;
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	2201      	movs	r2, #1
 8001680:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	self->channel = 0;
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	2200      	movs	r2, #0
 8001688:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
}
 800168c:	bf00      	nop
 800168e:	3710      	adds	r7, #16
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}
 8001694:	f3af 8000 	nop.w
 8001698:	00000000 	.word	0x00000000
 800169c:	40000000 	.word	0x40000000
 80016a0:	d2f1a9fc 	.word	0xd2f1a9fc
 80016a4:	4000624d 	.word	0x4000624d

080016a8 <mcp4822_set_input_value>:


void mcp4822_set_input_value(mcp4822_t* self, uint16_t digital_value, uint8_t channel)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b084      	sub	sp, #16
 80016ac:	af02      	add	r7, sp, #8
 80016ae:	6078      	str	r0, [r7, #4]
 80016b0:	460b      	mov	r3, r1
 80016b2:	807b      	strh	r3, [r7, #2]
 80016b4:	4613      	mov	r3, r2
 80016b6:	707b      	strb	r3, [r7, #1]
	mcp4822_transmit(self, digital_value, 1, 1, channel);
 80016b8:	8879      	ldrh	r1, [r7, #2]
 80016ba:	787b      	ldrb	r3, [r7, #1]
 80016bc:	9300      	str	r3, [sp, #0]
 80016be:	2301      	movs	r3, #1
 80016c0:	2201      	movs	r2, #1
 80016c2:	6878      	ldr	r0, [r7, #4]
 80016c4:	f000 f804 	bl	80016d0 <mcp4822_transmit>
}
 80016c8:	bf00      	nop
 80016ca:	3708      	adds	r7, #8
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}

080016d0 <mcp4822_transmit>:
	mcp4822_transmit(self, 0, 0, 1, 1);
	HAL_Delay(1);
}

static void mcp4822_transmit(mcp4822_t* self, uint16_t digital_value, uint8_t shutdown, uint8_t gain, uint8_t channel)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b084      	sub	sp, #16
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
 80016d8:	4608      	mov	r0, r1
 80016da:	4611      	mov	r1, r2
 80016dc:	461a      	mov	r2, r3
 80016de:	4603      	mov	r3, r0
 80016e0:	807b      	strh	r3, [r7, #2]
 80016e2:	460b      	mov	r3, r1
 80016e4:	707b      	strb	r3, [r7, #1]
 80016e6:	4613      	mov	r3, r2
 80016e8:	703b      	strb	r3, [r7, #0]
	digital_value = (digital_value < self->maxInputValue) ? digital_value : (self->maxInputValue - 1);
 80016ea:	887a      	ldrh	r2, [r7, #2]
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	6a1b      	ldr	r3, [r3, #32]
 80016f0:	429a      	cmp	r2, r3
 80016f2:	d305      	bcc.n	8001700 <mcp4822_transmit+0x30>
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	6a1b      	ldr	r3, [r3, #32]
 80016f8:	b29b      	uxth	r3, r3
 80016fa:	3b01      	subs	r3, #1
 80016fc:	b29b      	uxth	r3, r3
 80016fe:	e000      	b.n	8001702 <mcp4822_transmit+0x32>
 8001700:	887b      	ldrh	r3, [r7, #2]
 8001702:	807b      	strh	r3, [r7, #2]
	shutdown = shutdown ? 1 : 0;
 8001704:	787b      	ldrb	r3, [r7, #1]
 8001706:	2b00      	cmp	r3, #0
 8001708:	bf14      	ite	ne
 800170a:	2301      	movne	r3, #1
 800170c:	2300      	moveq	r3, #0
 800170e:	b2db      	uxtb	r3, r3
 8001710:	707b      	strb	r3, [r7, #1]
	gain = gain ? 1 : 0;
 8001712:	783b      	ldrb	r3, [r7, #0]
 8001714:	2b00      	cmp	r3, #0
 8001716:	bf14      	ite	ne
 8001718:	2301      	movne	r3, #1
 800171a:	2300      	moveq	r3, #0
 800171c:	b2db      	uxtb	r3, r3
 800171e:	703b      	strb	r3, [r7, #0]
    channel = channel ? 1 : 0;
 8001720:	7e3b      	ldrb	r3, [r7, #24]
 8001722:	2b00      	cmp	r3, #0
 8001724:	bf14      	ite	ne
 8001726:	2301      	movne	r3, #1
 8001728:	2300      	moveq	r3, #0
 800172a:	b2db      	uxtb	r3, r3
 800172c:	763b      	strb	r3, [r7, #24]

    uint16_t val = 0;
 800172e:	2300      	movs	r3, #0
 8001730:	81fb      	strh	r3, [r7, #14]
	val += (channel <<= 15);
 8001732:	2300      	movs	r3, #0
 8001734:	763b      	strb	r3, [r7, #24]
 8001736:	7e3b      	ldrb	r3, [r7, #24]
 8001738:	b29a      	uxth	r2, r3
 800173a:	89fb      	ldrh	r3, [r7, #14]
 800173c:	4413      	add	r3, r2
 800173e:	81fb      	strh	r3, [r7, #14]
	val += (gain <<= 13);
 8001740:	2300      	movs	r3, #0
 8001742:	703b      	strb	r3, [r7, #0]
 8001744:	783b      	ldrb	r3, [r7, #0]
 8001746:	b29a      	uxth	r2, r3
 8001748:	89fb      	ldrh	r3, [r7, #14]
 800174a:	4413      	add	r3, r2
 800174c:	81fb      	strh	r3, [r7, #14]
	val += (shutdown <<= 12);
 800174e:	2300      	movs	r3, #0
 8001750:	707b      	strb	r3, [r7, #1]
 8001752:	787b      	ldrb	r3, [r7, #1]
 8001754:	b29a      	uxth	r2, r3
 8001756:	89fb      	ldrh	r3, [r7, #14]
 8001758:	4413      	add	r3, r2
 800175a:	81fb      	strh	r3, [r7, #14]
	val += (digital_value <<= 0);
 800175c:	887a      	ldrh	r2, [r7, #2]
 800175e:	89fb      	ldrh	r3, [r7, #14]
 8001760:	4413      	add	r3, r2
 8001762:	81fb      	strh	r3, [r7, #14]

	spi_select(self);
 8001764:	6878      	ldr	r0, [r7, #4]
 8001766:	f000 f815 	bl	8001794 <spi_select>
	spi_hw_command(self, (uint8_t)(val >> 8));
 800176a:	89fb      	ldrh	r3, [r7, #14]
 800176c:	0a1b      	lsrs	r3, r3, #8
 800176e:	b29b      	uxth	r3, r3
 8001770:	b2db      	uxtb	r3, r3
 8001772:	4619      	mov	r1, r3
 8001774:	6878      	ldr	r0, [r7, #4]
 8001776:	f000 f835 	bl	80017e4 <spi_hw_command>
	spi_hw_command(self, (uint8_t)val);
 800177a:	89fb      	ldrh	r3, [r7, #14]
 800177c:	b2db      	uxtb	r3, r3
 800177e:	4619      	mov	r1, r3
 8001780:	6878      	ldr	r0, [r7, #4]
 8001782:	f000 f82f 	bl	80017e4 <spi_hw_command>
	spi_deselect(self);
 8001786:	6878      	ldr	r0, [r7, #4]
 8001788:	f000 f818 	bl	80017bc <spi_deselect>
}
 800178c:	bf00      	nop
 800178e:	3710      	adds	r7, #16
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}

08001794 <spi_select>:


static void spi_select(mcp4822_t* self)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b082      	sub	sp, #8
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
	if(self->portCS)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	685b      	ldr	r3, [r3, #4]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d007      	beq.n	80017b4 <spi_select+0x20>
	{
		HAL_GPIO_WritePin(
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	6858      	ldr	r0, [r3, #4]
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	891b      	ldrh	r3, [r3, #8]
 80017ac:	2200      	movs	r2, #0
 80017ae:	4619      	mov	r1, r3
 80017b0:	f004 fe32 	bl	8006418 <HAL_GPIO_WritePin>
				self->portCS,
				self->pinCS,
				GPIO_PIN_RESET
				);
	}
}
 80017b4:	bf00      	nop
 80017b6:	3708      	adds	r7, #8
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}

080017bc <spi_deselect>:

static void spi_deselect(mcp4822_t* self)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b082      	sub	sp, #8
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
	if(self->pinCS)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	891b      	ldrh	r3, [r3, #8]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d007      	beq.n	80017dc <spi_deselect+0x20>
	{
		HAL_GPIO_WritePin(
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	6858      	ldr	r0, [r3, #4]
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	891b      	ldrh	r3, [r3, #8]
 80017d4:	2201      	movs	r2, #1
 80017d6:	4619      	mov	r1, r3
 80017d8:	f004 fe1e 	bl	8006418 <HAL_GPIO_WritePin>
				self->portCS,
				self->pinCS,
				GPIO_PIN_SET
				);
	}
}
 80017dc:	bf00      	nop
 80017de:	3708      	adds	r7, #8
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}

080017e4 <spi_hw_command>:

static void spi_hw_command(mcp4822_t *self, uint8_t cmd)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b082      	sub	sp, #8
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
 80017ec:	460b      	mov	r3, r1
 80017ee:	70fb      	strb	r3, [r7, #3]
	if(self->hspi)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d00f      	beq.n	8001818 <spi_hw_command+0x34>
	{
		HAL_SPI_Transmit(self->hspi, &cmd, 1, SPI_TIMEOUT);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	6818      	ldr	r0, [r3, #0]
 80017fc:	1cf9      	adds	r1, r7, #3
 80017fe:	230a      	movs	r3, #10
 8001800:	2201      	movs	r2, #1
 8001802:	f005 ffb2 	bl	800776a <HAL_SPI_Transmit>
		while(HAL_SPI_GetState(self->hspi) != HAL_SPI_STATE_READY)
 8001806:	bf00      	nop
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4618      	mov	r0, r3
 800180e:	f006 fbb7 	bl	8007f80 <HAL_SPI_GetState>
 8001812:	4603      	mov	r3, r0
 8001814:	2b01      	cmp	r3, #1
 8001816:	d1f7      	bne.n	8001808 <spi_hw_command+0x24>
			;
	}
}
 8001818:	bf00      	nop
 800181a:	3708      	adds	r7, #8
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}

08001820 <screen_init>:
 */

#include "screen.h"

void screen_init(screen_t* self)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
	self->vtable_->init(self);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	6878      	ldr	r0, [r7, #4]
 8001830:	4798      	blx	r3
}
 8001832:	bf00      	nop
 8001834:	3708      	adds	r7, #8
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}

0800183a <screen_draw>:

void screen_draw(screen_t* self)
{
 800183a:	b580      	push	{r7, lr}
 800183c:	b082      	sub	sp, #8
 800183e:	af00      	add	r7, sp, #0
 8001840:	6078      	str	r0, [r7, #4]
	self->vtable_->draw(self);
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	685b      	ldr	r3, [r3, #4]
 8001848:	6878      	ldr	r0, [r7, #4]
 800184a:	4798      	blx	r3
}
 800184c:	bf00      	nop
 800184e:	3708      	adds	r7, #8
 8001850:	46bd      	mov	sp, r7
 8001852:	bd80      	pop	{r7, pc}

08001854 <init_>:
};

static struct screen_data_t data;

static void init_(screen_t* self)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b082      	sub	sp, #8
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
	memset(&data, 0, sizeof(data));
 800185c:	2250      	movs	r2, #80	; 0x50
 800185e:	2100      	movs	r1, #0
 8001860:	4813      	ldr	r0, [pc, #76]	; (80018b0 <init_+0x5c>)
 8001862:	f008 f957 	bl	8009b14 <memset>

	self->data->adcDRValueCurr = 0;
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	6859      	ldr	r1, [r3, #4]
 800186a:	f04f 0200 	mov.w	r2, #0
 800186e:	f04f 0300 	mov.w	r3, #0
 8001872:	e9c1 2302 	strd	r2, r3, [r1, #8]
	self->data->adcDRValuePrev = 0;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	6859      	ldr	r1, [r3, #4]
 800187a:	f04f 0200 	mov.w	r2, #0
 800187e:	f04f 0300 	mov.w	r3, #0
 8001882:	e9c1 2304 	strd	r2, r3, [r1, #16]
	self->data->adcHVValueCurr = 0;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	6859      	ldr	r1, [r3, #4]
 800188a:	f04f 0200 	mov.w	r2, #0
 800188e:	f04f 0300 	mov.w	r3, #0
 8001892:	e9c1 2306 	strd	r2, r3, [r1, #24]
	self->data->adcHVValuePrev = 0;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	6859      	ldr	r1, [r3, #4]
 800189a:	f04f 0200 	mov.w	r2, #0
 800189e:	f04f 0300 	mov.w	r3, #0
 80018a2:	e9c1 2308 	strd	r2, r3, [r1, #32]
}
 80018a6:	bf00      	nop
 80018a8:	3708      	adds	r7, #8
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	200000f8 	.word	0x200000f8

080018b4 <update_>:

static void update_(screen_t* self)
{
 80018b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80018b8:	b086      	sub	sp, #24
 80018ba:	af02      	add	r7, sp, #8
 80018bc:	60f8      	str	r0, [r7, #12]

	self->data->adcDRValueCurr = adc_get_cnt(&task.adcDoseRate);
 80018be:	4883      	ldr	r0, [pc, #524]	; (8001acc <update_+0x218>)
 80018c0:	f7ff fad0 	bl	8000e64 <adc_get_cnt>
 80018c4:	4602      	mov	r2, r0
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	2100      	movs	r1, #0
 80018cc:	603a      	str	r2, [r7, #0]
 80018ce:	6079      	str	r1, [r7, #4]
 80018d0:	e9d7 1200 	ldrd	r1, r2, [r7]
 80018d4:	e9c3 1202 	strd	r1, r2, [r3, #8]
	self->data->adcHVValueCurr = adc_get_cnt(&task.adcHV);
 80018d8:	487d      	ldr	r0, [pc, #500]	; (8001ad0 <update_+0x21c>)
 80018da:	f7ff fac3 	bl	8000e64 <adc_get_cnt>
 80018de:	4602      	mov	r2, r0
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	2100      	movs	r1, #0
 80018e6:	4692      	mov	sl, r2
 80018e8:	468b      	mov	fp, r1
 80018ea:	e9c3 ab06 	strd	sl, fp, [r3, #24]
	self->data->adcPRValueCurr = adc_get_cnt(&task.adcPressure);
 80018ee:	4879      	ldr	r0, [pc, #484]	; (8001ad4 <update_+0x220>)
 80018f0:	f7ff fab8 	bl	8000e64 <adc_get_cnt>
 80018f4:	4602      	mov	r2, r0
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	685b      	ldr	r3, [r3, #4]
 80018fa:	2100      	movs	r1, #0
 80018fc:	4690      	mov	r8, r2
 80018fe:	4689      	mov	r9, r1
 8001900:	e9c3 890a 	strd	r8, r9, [r3, #40]	; 0x28

	self->data->adcDRAverValueCurr = adc_monitor_get_average_value(&task.adcDRMonitor);
 8001904:	4874      	ldr	r0, [pc, #464]	; (8001ad8 <update_+0x224>)
 8001906:	f7ff fe00 	bl	800150a <adc_monitor_get_average_value>
 800190a:	4602      	mov	r2, r0
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	685b      	ldr	r3, [r3, #4]
 8001910:	17d1      	asrs	r1, r2, #31
 8001912:	4614      	mov	r4, r2
 8001914:	460d      	mov	r5, r1
 8001916:	e9c3 450e 	strd	r4, r5, [r3, #56]	; 0x38

	if(self->data->adcPRValuePrev != self->data->adcPRValueCurr)
	{
	}*/

	ssd1306_Fill(Black);
 800191a:	2000      	movs	r0, #0
 800191c:	f001 fde0 	bl	80034e0 <ssd1306_Fill>

	// HEAD
	ssd1306_SetCursor(HEAD_X, HEAD_Y);
 8001920:	2303      	movs	r3, #3
 8001922:	b2db      	uxtb	r3, r3
 8001924:	2203      	movs	r2, #3
 8001926:	b2d2      	uxtb	r2, r2
 8001928:	4611      	mov	r1, r2
 800192a:	4618      	mov	r0, r3
 800192c:	f001 ff24 	bl	8003778 <ssd1306_SetCursor>
	ssd1306_WriteInt(self->data->counter++,*TEXT_FONT, White);//("________________", *TEXT_FONT, White);
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	6818      	ldr	r0, [r3, #0]
 8001936:	1c42      	adds	r2, r0, #1
 8001938:	601a      	str	r2, [r3, #0]
 800193a:	4b68      	ldr	r3, [pc, #416]	; (8001adc <update_+0x228>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	2201      	movs	r2, #1
 8001940:	9200      	str	r2, [sp, #0]
 8001942:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001944:	f001 ff62 	bl	800380c <ssd1306_WriteInt>

	// DR
	ssd1306_SetCursor(DR_DESC_X, DR_DESC_Y);
 8001948:	2303      	movs	r3, #3
 800194a:	b2db      	uxtb	r3, r3
 800194c:	221a      	movs	r2, #26
 800194e:	b2d2      	uxtb	r2, r2
 8001950:	4611      	mov	r1, r2
 8001952:	4618      	mov	r0, r3
 8001954:	f001 ff10 	bl	8003778 <ssd1306_SetCursor>
	ssd1306_WriteString("DR:", *TEXT_FONT, White);
 8001958:	4b60      	ldr	r3, [pc, #384]	; (8001adc <update_+0x228>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	2201      	movs	r2, #1
 800195e:	9200      	str	r2, [sp, #0]
 8001960:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001962:	485f      	ldr	r0, [pc, #380]	; (8001ae0 <update_+0x22c>)
 8001964:	f001 fee2 	bl	800372c <ssd1306_WriteString>
	ssd1306_SetCursor(DR_VAL_X, DR_VAL_Y);
 8001968:	231e      	movs	r3, #30
 800196a:	b2db      	uxtb	r3, r3
 800196c:	221a      	movs	r2, #26
 800196e:	b2d2      	uxtb	r2, r2
 8001970:	4611      	mov	r1, r2
 8001972:	4618      	mov	r0, r3
 8001974:	f001 ff00 	bl	8003778 <ssd1306_SetCursor>
	//ssd1306_WriteInt((int)adc_get_vout(&task.adcDoseRate) * 1e+6, *TEXT_FONT, White);
	ssd1306_WriteInt(adc_get_cnt(&task.adcDoseRate), *TEXT_FONT, White);
 8001978:	4854      	ldr	r0, [pc, #336]	; (8001acc <update_+0x218>)
 800197a:	f7ff fa73 	bl	8000e64 <adc_get_cnt>
 800197e:	4603      	mov	r3, r0
 8001980:	4618      	mov	r0, r3
 8001982:	4b56      	ldr	r3, [pc, #344]	; (8001adc <update_+0x228>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	2201      	movs	r2, #1
 8001988:	9200      	str	r2, [sp, #0]
 800198a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800198c:	f001 ff3e 	bl	800380c <ssd1306_WriteInt>
	ssd1306_SetCursor(DR_UNIT_X, DR_UNIT_Y);
 8001990:	235a      	movs	r3, #90	; 0x5a
 8001992:	b2db      	uxtb	r3, r3
 8001994:	221a      	movs	r2, #26
 8001996:	b2d2      	uxtb	r2, r2
 8001998:	4611      	mov	r1, r2
 800199a:	4618      	mov	r0, r3
 800199c:	f001 feec 	bl	8003778 <ssd1306_SetCursor>
	ssd1306_WriteString("uV", *TEXT_FONT, White);
 80019a0:	4b4e      	ldr	r3, [pc, #312]	; (8001adc <update_+0x228>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	2201      	movs	r2, #1
 80019a6:	9200      	str	r2, [sp, #0]
 80019a8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019aa:	484e      	ldr	r0, [pc, #312]	; (8001ae4 <update_+0x230>)
 80019ac:	f001 febe 	bl	800372c <ssd1306_WriteString>

	// HV
	ssd1306_SetCursor(HV_DESC_X, HV_DESC_Y);
 80019b0:	2303      	movs	r3, #3
 80019b2:	b2db      	uxtb	r3, r3
 80019b4:	2228      	movs	r2, #40	; 0x28
 80019b6:	b2d2      	uxtb	r2, r2
 80019b8:	4611      	mov	r1, r2
 80019ba:	4618      	mov	r0, r3
 80019bc:	f001 fedc 	bl	8003778 <ssd1306_SetCursor>
	ssd1306_WriteString("HV:", *TEXT_FONT, White);
 80019c0:	4b46      	ldr	r3, [pc, #280]	; (8001adc <update_+0x228>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	2201      	movs	r2, #1
 80019c6:	9200      	str	r2, [sp, #0]
 80019c8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019ca:	4847      	ldr	r0, [pc, #284]	; (8001ae8 <update_+0x234>)
 80019cc:	f001 feae 	bl	800372c <ssd1306_WriteString>
	ssd1306_SetCursor(HV_VAL_X, HV_VAL_Y);
 80019d0:	231e      	movs	r3, #30
 80019d2:	b2db      	uxtb	r3, r3
 80019d4:	2228      	movs	r2, #40	; 0x28
 80019d6:	b2d2      	uxtb	r2, r2
 80019d8:	4611      	mov	r1, r2
 80019da:	4618      	mov	r0, r3
 80019dc:	f001 fecc 	bl	8003778 <ssd1306_SetCursor>
	ssd1306_WriteInt((hv_get_output_voltage_V(&task.hv_system)), *TEXT_FONT, White);
 80019e0:	4842      	ldr	r0, [pc, #264]	; (8001aec <update_+0x238>)
 80019e2:	f000 fe4b 	bl	800267c <hv_get_output_voltage_V>
 80019e6:	4603      	mov	r3, r0
 80019e8:	4618      	mov	r0, r3
 80019ea:	4b3c      	ldr	r3, [pc, #240]	; (8001adc <update_+0x228>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	2201      	movs	r2, #1
 80019f0:	9200      	str	r2, [sp, #0]
 80019f2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019f4:	f001 ff0a 	bl	800380c <ssd1306_WriteInt>
	//ssd1306_WriteInt(adc_get_cnt(&task.adcHV), *TEXT_FONT, White);
	ssd1306_SetCursor(HV_UNIT_X, HV_UNIT_Y);
 80019f8:	235a      	movs	r3, #90	; 0x5a
 80019fa:	b2db      	uxtb	r3, r3
 80019fc:	2228      	movs	r2, #40	; 0x28
 80019fe:	b2d2      	uxtb	r2, r2
 8001a00:	4611      	mov	r1, r2
 8001a02:	4618      	mov	r0, r3
 8001a04:	f001 feb8 	bl	8003778 <ssd1306_SetCursor>
	ssd1306_WriteString("V", *TEXT_FONT, White);
 8001a08:	4b34      	ldr	r3, [pc, #208]	; (8001adc <update_+0x228>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	2201      	movs	r2, #1
 8001a0e:	9200      	str	r2, [sp, #0]
 8001a10:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a12:	4837      	ldr	r0, [pc, #220]	; (8001af0 <update_+0x23c>)
 8001a14:	f001 fe8a 	bl	800372c <ssd1306_WriteString>

	// Pressure
	ssd1306_SetCursor(PRESS_DESC_X, PRESS_DESC_Y);
 8001a18:	2303      	movs	r3, #3
 8001a1a:	b2db      	uxtb	r3, r3
 8001a1c:	2236      	movs	r2, #54	; 0x36
 8001a1e:	b2d2      	uxtb	r2, r2
 8001a20:	4611      	mov	r1, r2
 8001a22:	4618      	mov	r0, r3
 8001a24:	f001 fea8 	bl	8003778 <ssd1306_SetCursor>
	ssd1306_WriteString("PR:", *TEXT_FONT, White);
 8001a28:	4b2c      	ldr	r3, [pc, #176]	; (8001adc <update_+0x228>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	2201      	movs	r2, #1
 8001a2e:	9200      	str	r2, [sp, #0]
 8001a30:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a32:	4830      	ldr	r0, [pc, #192]	; (8001af4 <update_+0x240>)
 8001a34:	f001 fe7a 	bl	800372c <ssd1306_WriteString>
	ssd1306_SetCursor(PRESS_VAL_X, PRESS_VAL_Y);
 8001a38:	231e      	movs	r3, #30
 8001a3a:	b2db      	uxtb	r3, r3
 8001a3c:	2236      	movs	r2, #54	; 0x36
 8001a3e:	b2d2      	uxtb	r2, r2
 8001a40:	4611      	mov	r1, r2
 8001a42:	4618      	mov	r0, r3
 8001a44:	f001 fe98 	bl	8003778 <ssd1306_SetCursor>
	ssd1306_WriteInt(pressure_sensor_get_kPa(&task.pressureSensor), *TEXT_FONT, White);
 8001a48:	482b      	ldr	r0, [pc, #172]	; (8001af8 <update_+0x244>)
 8001a4a:	f001 fc88 	bl	800335e <pressure_sensor_get_kPa>
 8001a4e:	4b23      	ldr	r3, [pc, #140]	; (8001adc <update_+0x228>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	2201      	movs	r2, #1
 8001a54:	9200      	str	r2, [sp, #0]
 8001a56:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a58:	f001 fed8 	bl	800380c <ssd1306_WriteInt>
	ssd1306_SetCursor(PRESS_UNIT_X, PRESS_UNIT_Y);
 8001a5c:	235a      	movs	r3, #90	; 0x5a
 8001a5e:	b2db      	uxtb	r3, r3
 8001a60:	2236      	movs	r2, #54	; 0x36
 8001a62:	b2d2      	uxtb	r2, r2
 8001a64:	4611      	mov	r1, r2
 8001a66:	4618      	mov	r0, r3
 8001a68:	f001 fe86 	bl	8003778 <ssd1306_SetCursor>
	ssd1306_WriteString("kPa", *TEXT_FONT, White);
 8001a6c:	4b1b      	ldr	r3, [pc, #108]	; (8001adc <update_+0x228>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	2201      	movs	r2, #1
 8001a72:	9200      	str	r2, [sp, #0]
 8001a74:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a76:	4821      	ldr	r0, [pc, #132]	; (8001afc <update_+0x248>)
 8001a78:	f001 fe58 	bl	800372c <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 8001a7c:	f001 fd48 	bl	8003510 <ssd1306_UpdateScreen>
	/*if(self->data->adcDRAverValuePrev != self->data->adcDRAverValueCurr)
	{
	} */


	self->data->adcDRValuePrev = self->data->adcDRValueCurr;
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	68fa      	ldr	r2, [r7, #12]
 8001a86:	6851      	ldr	r1, [r2, #4]
 8001a88:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001a8c:	e9c1 2304 	strd	r2, r3, [r1, #16]
	self->data->adcHVValuePrev = self->data->adcHVValueCurr;
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	68fa      	ldr	r2, [r7, #12]
 8001a96:	6851      	ldr	r1, [r2, #4]
 8001a98:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001a9c:	e9c1 2308 	strd	r2, r3, [r1, #32]
	self->data->adcPRValuePrev = self->data->adcPRValueCurr;
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	685b      	ldr	r3, [r3, #4]
 8001aa4:	68fa      	ldr	r2, [r7, #12]
 8001aa6:	6851      	ldr	r1, [r2, #4]
 8001aa8:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8001aac:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30

	self->data->adcDRAverValuePrev = self->data->adcDRAverValueCurr;
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	685b      	ldr	r3, [r3, #4]
 8001ab4:	68fa      	ldr	r2, [r7, #12]
 8001ab6:	6851      	ldr	r1, [r2, #4]
 8001ab8:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8001abc:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
}
 8001ac0:	bf00      	nop
 8001ac2:	3710      	adds	r7, #16
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001aca:	bf00      	nop
 8001acc:	20000544 	.word	0x20000544
 8001ad0:	2000054c 	.word	0x2000054c
 8001ad4:	20000554 	.word	0x20000554
 8001ad8:	2000055c 	.word	0x2000055c
 8001adc:	20000014 	.word	0x20000014
 8001ae0:	0800ab70 	.word	0x0800ab70
 8001ae4:	0800ab74 	.word	0x0800ab74
 8001ae8:	0800ab78 	.word	0x0800ab78
 8001aec:	200005f0 	.word	0x200005f0
 8001af0:	0800ab7c 	.word	0x0800ab7c
 8001af4:	0800ab80 	.word	0x0800ab80
 8001af8:	200005b0 	.word	0x200005b0
 8001afc:	0800ab84 	.word	0x0800ab84

08001b00 <draw_>:

static void draw_(screen_t* self)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b084      	sub	sp, #16
 8001b04:	af02      	add	r7, sp, #8
 8001b06:	6078      	str	r0, [r7, #4]



	// ip display
	ssd1306_Fill(Black);
 8001b08:	2000      	movs	r0, #0
 8001b0a:	f001 fce9 	bl	80034e0 <ssd1306_Fill>

	ssd1306_SetCursor(3, 20);
 8001b0e:	2114      	movs	r1, #20
 8001b10:	2003      	movs	r0, #3
 8001b12:	f001 fe31 	bl	8003778 <ssd1306_SetCursor>
	ssd1306_WriteString("ip:", Font_7x10, White);
 8001b16:	4b3b      	ldr	r3, [pc, #236]	; (8001c04 <draw_+0x104>)
 8001b18:	2201      	movs	r2, #1
 8001b1a:	9200      	str	r2, [sp, #0]
 8001b1c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b1e:	483a      	ldr	r0, [pc, #232]	; (8001c08 <draw_+0x108>)
 8001b20:	f001 fe04 	bl	800372c <ssd1306_WriteString>

	ssd1306_SetCursor(25, 20);
 8001b24:	2114      	movs	r1, #20
 8001b26:	2019      	movs	r0, #25
 8001b28:	f001 fe26 	bl	8003778 <ssd1306_SetCursor>
	ssd1306_WriteInt(task.ip[0], Font_7x10, White);
 8001b2c:	4b37      	ldr	r3, [pc, #220]	; (8001c0c <draw_+0x10c>)
 8001b2e:	f893 32c9 	ldrb.w	r3, [r3, #713]	; 0x2c9
 8001b32:	4618      	mov	r0, r3
 8001b34:	4b33      	ldr	r3, [pc, #204]	; (8001c04 <draw_+0x104>)
 8001b36:	2201      	movs	r2, #1
 8001b38:	9200      	str	r2, [sp, #0]
 8001b3a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b3c:	f001 fe66 	bl	800380c <ssd1306_WriteInt>
	ssd1306_SetCursor(25 + 25*1, 20);
 8001b40:	2114      	movs	r1, #20
 8001b42:	2032      	movs	r0, #50	; 0x32
 8001b44:	f001 fe18 	bl	8003778 <ssd1306_SetCursor>
	ssd1306_WriteInt(task.ip[1], Font_7x10, White);
 8001b48:	4b30      	ldr	r3, [pc, #192]	; (8001c0c <draw_+0x10c>)
 8001b4a:	f893 32ca 	ldrb.w	r3, [r3, #714]	; 0x2ca
 8001b4e:	4618      	mov	r0, r3
 8001b50:	4b2c      	ldr	r3, [pc, #176]	; (8001c04 <draw_+0x104>)
 8001b52:	2201      	movs	r2, #1
 8001b54:	9200      	str	r2, [sp, #0]
 8001b56:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b58:	f001 fe58 	bl	800380c <ssd1306_WriteInt>
	ssd1306_SetCursor(25 + 25*2, 20);
 8001b5c:	2114      	movs	r1, #20
 8001b5e:	204b      	movs	r0, #75	; 0x4b
 8001b60:	f001 fe0a 	bl	8003778 <ssd1306_SetCursor>
	ssd1306_WriteInt(task.ip[2], Font_7x10, White);
 8001b64:	4b29      	ldr	r3, [pc, #164]	; (8001c0c <draw_+0x10c>)
 8001b66:	f893 32cb 	ldrb.w	r3, [r3, #715]	; 0x2cb
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	4b25      	ldr	r3, [pc, #148]	; (8001c04 <draw_+0x104>)
 8001b6e:	2201      	movs	r2, #1
 8001b70:	9200      	str	r2, [sp, #0]
 8001b72:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b74:	f001 fe4a 	bl	800380c <ssd1306_WriteInt>
	ssd1306_SetCursor(25 + 25*3, 20);
 8001b78:	2114      	movs	r1, #20
 8001b7a:	2064      	movs	r0, #100	; 0x64
 8001b7c:	f001 fdfc 	bl	8003778 <ssd1306_SetCursor>
	ssd1306_WriteInt(task.ip[3], Font_7x10, White);
 8001b80:	4b22      	ldr	r3, [pc, #136]	; (8001c0c <draw_+0x10c>)
 8001b82:	f893 32cc 	ldrb.w	r3, [r3, #716]	; 0x2cc
 8001b86:	4618      	mov	r0, r3
 8001b88:	4b1e      	ldr	r3, [pc, #120]	; (8001c04 <draw_+0x104>)
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	9200      	str	r2, [sp, #0]
 8001b8e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b90:	f001 fe3c 	bl	800380c <ssd1306_WriteInt>

	ssd1306_SetCursor(3 , 35);
 8001b94:	2123      	movs	r1, #35	; 0x23
 8001b96:	2003      	movs	r0, #3
 8001b98:	f001 fdee 	bl	8003778 <ssd1306_SetCursor>
	ssd1306_WriteString("out port:", Font_7x10, White);
 8001b9c:	4b19      	ldr	r3, [pc, #100]	; (8001c04 <draw_+0x104>)
 8001b9e:	2201      	movs	r2, #1
 8001ba0:	9200      	str	r2, [sp, #0]
 8001ba2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ba4:	481a      	ldr	r0, [pc, #104]	; (8001c10 <draw_+0x110>)
 8001ba6:	f001 fdc1 	bl	800372c <ssd1306_WriteString>
	ssd1306_SetCursor(70 , 35);
 8001baa:	2123      	movs	r1, #35	; 0x23
 8001bac:	2046      	movs	r0, #70	; 0x46
 8001bae:	f001 fde3 	bl	8003778 <ssd1306_SetCursor>
	ssd1306_WriteInt(task.outputPort, Font_7x10, White);
 8001bb2:	4b16      	ldr	r3, [pc, #88]	; (8001c0c <draw_+0x10c>)
 8001bb4:	f8b3 32d0 	ldrh.w	r3, [r3, #720]	; 0x2d0
 8001bb8:	4618      	mov	r0, r3
 8001bba:	4b12      	ldr	r3, [pc, #72]	; (8001c04 <draw_+0x104>)
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	9200      	str	r2, [sp, #0]
 8001bc0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bc2:	f001 fe23 	bl	800380c <ssd1306_WriteInt>

	ssd1306_SetCursor(3 , 50);
 8001bc6:	2132      	movs	r1, #50	; 0x32
 8001bc8:	2003      	movs	r0, #3
 8001bca:	f001 fdd5 	bl	8003778 <ssd1306_SetCursor>
	ssd1306_WriteString("in port: ", Font_7x10, White);
 8001bce:	4b0d      	ldr	r3, [pc, #52]	; (8001c04 <draw_+0x104>)
 8001bd0:	2201      	movs	r2, #1
 8001bd2:	9200      	str	r2, [sp, #0]
 8001bd4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bd6:	480f      	ldr	r0, [pc, #60]	; (8001c14 <draw_+0x114>)
 8001bd8:	f001 fda8 	bl	800372c <ssd1306_WriteString>
	ssd1306_SetCursor(70, 50);
 8001bdc:	2132      	movs	r1, #50	; 0x32
 8001bde:	2046      	movs	r0, #70	; 0x46
 8001be0:	f001 fdca 	bl	8003778 <ssd1306_SetCursor>
	ssd1306_WriteInt(task.inputPort, Font_7x10, White);
 8001be4:	4b09      	ldr	r3, [pc, #36]	; (8001c0c <draw_+0x10c>)
 8001be6:	f8b3 32ce 	ldrh.w	r3, [r3, #718]	; 0x2ce
 8001bea:	4618      	mov	r0, r3
 8001bec:	4b05      	ldr	r3, [pc, #20]	; (8001c04 <draw_+0x104>)
 8001bee:	2201      	movs	r2, #1
 8001bf0:	9200      	str	r2, [sp, #0]
 8001bf2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bf4:	f001 fe0a 	bl	800380c <ssd1306_WriteInt>
	ssd1306_UpdateScreen();
 8001bf8:	f001 fc8a 	bl	8003510 <ssd1306_UpdateScreen>
}
 8001bfc:	bf00      	nop
 8001bfe:	3708      	adds	r7, #8
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	0800b344 	.word	0x0800b344
 8001c08:	0800ab88 	.word	0x0800ab88
 8001c0c:	20000388 	.word	0x20000388
 8001c10:	0800ab8c 	.word	0x0800ab8c
 8001c14:	0800ab98 	.word	0x0800ab98

08001c18 <reg_keyboard_cbs_>:

static void reg_keyboard_cbs_(screen_t* self, keyboard_t* keyboard)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b082      	sub	sp, #8
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
 8001c20:	6039      	str	r1, [r7, #0]
	if(keyboard)
 8001c22:	683b      	ldr	r3, [r7, #0]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d002      	beq.n	8001c2e <reg_keyboard_cbs_+0x16>
	{
		keyboard_reset_cbs(keyboard);
 8001c28:	6838      	ldr	r0, [r7, #0]
 8001c2a:	f000 fd7b 	bl	8002724 <keyboard_reset_cbs>
	}
}
 8001c2e:	bf00      	nop
 8001c30:	3708      	adds	r7, #8
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}
	...

08001c38 <screen_1_instance>:
	&methods,
	&data
};

screen_t* screen_1_instance()
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	af00      	add	r7, sp, #0
	if(!initialized)
 8001c3c:	4b06      	ldr	r3, [pc, #24]	; (8001c58 <screen_1_instance+0x20>)
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d105      	bne.n	8001c50 <screen_1_instance+0x18>
	{
		screen_init(&single_screen);
 8001c44:	4805      	ldr	r0, [pc, #20]	; (8001c5c <screen_1_instance+0x24>)
 8001c46:	f7ff fdeb 	bl	8001820 <screen_init>
		initialized = 1;
 8001c4a:	4b03      	ldr	r3, [pc, #12]	; (8001c58 <screen_1_instance+0x20>)
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	701a      	strb	r2, [r3, #0]
	}
	return &single_screen;
 8001c50:	4b02      	ldr	r3, [pc, #8]	; (8001c5c <screen_1_instance+0x24>)
}
 8001c52:	4618      	mov	r0, r3
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	200000f6 	.word	0x200000f6
 8001c5c:	20000028 	.word	0x20000028

08001c60 <flash_data_erase_sector>:

#define FLASH_DATA_SECTOR FLASH_SECTOR_11 /* Sector  0x080E0000 - 0x080FFFFF */
#define FLASH_DATA_BASE_ADDR 0x080E0000

static void flash_data_erase_sector()
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b086      	sub	sp, #24
 8001c64:	af00      	add	r7, sp, #0
	FLASH_EraseInitTypeDef FlashErase;
	uint32_t sectorError = 0;
 8001c66:	2300      	movs	r3, #0
 8001c68:	603b      	str	r3, [r7, #0]
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c6a:	b672      	cpsid	i
}
 8001c6c:	bf00      	nop

	__disable_irq();
	HAL_FLASH_Unlock();
 8001c6e:	f003 ff9b 	bl	8005ba8 <HAL_FLASH_Unlock>

	FlashErase.TypeErase = FLASH_TYPEERASE_SECTORS;
 8001c72:	2300      	movs	r3, #0
 8001c74:	607b      	str	r3, [r7, #4]
	FlashErase.NbSectors = 1;
 8001c76:	2301      	movs	r3, #1
 8001c78:	613b      	str	r3, [r7, #16]
	FlashErase.Sector = FLASH_DATA_SECTOR;
 8001c7a:	230b      	movs	r3, #11
 8001c7c:	60fb      	str	r3, [r7, #12]
	FlashErase.VoltageRange = VOLTAGE_RANGE_3;
 8001c7e:	2302      	movs	r3, #2
 8001c80:	617b      	str	r3, [r7, #20]
	if (HAL_FLASHEx_Erase(&FlashErase, &sectorError) != HAL_OK)
 8001c82:	463a      	mov	r2, r7
 8001c84:	1d3b      	adds	r3, r7, #4
 8001c86:	4611      	mov	r1, r2
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f004 f8ef 	bl	8005e6c <HAL_FLASHEx_Erase>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d003      	beq.n	8001c9c <flash_data_erase_sector+0x3c>
	{
		HAL_FLASH_Lock();
 8001c94:	f003 ffaa 	bl	8005bec <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8001c98:	b662      	cpsie	i
}
 8001c9a:	bf00      	nop
        __enable_irq();
		//return HAL_ERROR;
	}
	HAL_FLASH_Lock();
 8001c9c:	f003 ffa6 	bl	8005bec <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8001ca0:	b662      	cpsie	i
}
 8001ca2:	bf00      	nop
    __enable_irq();
}
 8001ca4:	bf00      	nop
 8001ca6:	3718      	adds	r7, #24
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}

08001cac <flash_data_write>:

void flash_data_write(flash_data_t data)
{
 8001cac:	b5b0      	push	{r4, r5, r7, lr}
 8001cae:	b086      	sub	sp, #24
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	463b      	mov	r3, r7
 8001cb4:	e883 0003 	stmia.w	r3, {r0, r1}
	flash_data_erase_sector();
 8001cb8:	f7ff ffd2 	bl	8001c60 <flash_data_erase_sector>
  __ASM volatile ("cpsid i" : : : "memory");
 8001cbc:	b672      	cpsid	i
}
 8001cbe:	bf00      	nop

	HAL_StatusTypeDef status;
	__disable_irq();
	status = HAL_FLASH_Unlock();
 8001cc0:	f003 ff72 	bl	8005ba8 <HAL_FLASH_Unlock>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	75fb      	strb	r3, [r7, #23]

	uint32_t addr = FLASH_DATA_BASE_ADDR;
 8001cc8:	4b15      	ldr	r3, [pc, #84]	; (8001d20 <flash_data_write+0x74>)
 8001cca:	613b      	str	r3, [r7, #16]
	uint8_t* ptr = (uint8_t*)&data;
 8001ccc:	463b      	mov	r3, r7
 8001cce:	60bb      	str	r3, [r7, #8]
	int i;
	for(i = 0; i < sizeof(flash_data_t); i++)
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	60fb      	str	r3, [r7, #12]
 8001cd4:	e018      	b.n	8001d08 <flash_data_write+0x5c>
	{
		status += HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, addr, ptr[i]);
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	68ba      	ldr	r2, [r7, #8]
 8001cda:	4413      	add	r3, r2
 8001cdc:	781b      	ldrb	r3, [r3, #0]
 8001cde:	b2db      	uxtb	r3, r3
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	461c      	mov	r4, r3
 8001ce4:	4615      	mov	r5, r2
 8001ce6:	4622      	mov	r2, r4
 8001ce8:	462b      	mov	r3, r5
 8001cea:	6939      	ldr	r1, [r7, #16]
 8001cec:	2000      	movs	r0, #0
 8001cee:	f003 ff07 	bl	8005b00 <HAL_FLASH_Program>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	461a      	mov	r2, r3
 8001cf6:	7dfb      	ldrb	r3, [r7, #23]
 8001cf8:	4413      	add	r3, r2
 8001cfa:	75fb      	strb	r3, [r7, #23]
		addr++;
 8001cfc:	693b      	ldr	r3, [r7, #16]
 8001cfe:	3301      	adds	r3, #1
 8001d00:	613b      	str	r3, [r7, #16]
	for(i = 0; i < sizeof(flash_data_t); i++)
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	3301      	adds	r3, #1
 8001d06:	60fb      	str	r3, [r7, #12]
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	2b07      	cmp	r3, #7
 8001d0c:	d9e3      	bls.n	8001cd6 <flash_data_write+0x2a>
  __ASM volatile ("cpsie i" : : : "memory");
 8001d0e:	b662      	cpsie	i
}
 8001d10:	bf00      	nop
	}
	__enable_irq();
	HAL_FLASH_Lock();
 8001d12:	f003 ff6b 	bl	8005bec <HAL_FLASH_Lock>
}
 8001d16:	bf00      	nop
 8001d18:	3718      	adds	r7, #24
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bdb0      	pop	{r4, r5, r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	080e0000 	.word	0x080e0000

08001d24 <flash_data_read>:

flash_data_t flash_data_read()
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b088      	sub	sp, #32
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
	flash_data_t data;
	memset((void*)&data, 0, sizeof(data));
 8001d2c:	f107 030c 	add.w	r3, r7, #12
 8001d30:	2208      	movs	r2, #8
 8001d32:	2100      	movs	r1, #0
 8001d34:	4618      	mov	r0, r3
 8001d36:	f007 feed 	bl	8009b14 <memset>

	uint8_t* ptr = (uint8_t*)&data;
 8001d3a:	f107 030c 	add.w	r3, r7, #12
 8001d3e:	617b      	str	r3, [r7, #20]
	uint32_t addr = FLASH_DATA_BASE_ADDR;
 8001d40:	4b0f      	ldr	r3, [pc, #60]	; (8001d80 <flash_data_read+0x5c>)
 8001d42:	61fb      	str	r3, [r7, #28]
	int i;
	for(i = 0; i < sizeof(flash_data_t); i++)
 8001d44:	2300      	movs	r3, #0
 8001d46:	61bb      	str	r3, [r7, #24]
 8001d48:	e00c      	b.n	8001d64 <flash_data_read+0x40>
	{
		*(ptr + i) = *(__IO uint8_t*)addr;
 8001d4a:	69fa      	ldr	r2, [r7, #28]
 8001d4c:	69bb      	ldr	r3, [r7, #24]
 8001d4e:	6979      	ldr	r1, [r7, #20]
 8001d50:	440b      	add	r3, r1
 8001d52:	7812      	ldrb	r2, [r2, #0]
 8001d54:	b2d2      	uxtb	r2, r2
 8001d56:	701a      	strb	r2, [r3, #0]
		addr++;
 8001d58:	69fb      	ldr	r3, [r7, #28]
 8001d5a:	3301      	adds	r3, #1
 8001d5c:	61fb      	str	r3, [r7, #28]
	for(i = 0; i < sizeof(flash_data_t); i++)
 8001d5e:	69bb      	ldr	r3, [r7, #24]
 8001d60:	3301      	adds	r3, #1
 8001d62:	61bb      	str	r3, [r7, #24]
 8001d64:	69bb      	ldr	r3, [r7, #24]
 8001d66:	2b07      	cmp	r3, #7
 8001d68:	d9ef      	bls.n	8001d4a <flash_data_read+0x26>
	}
	return data;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	461a      	mov	r2, r3
 8001d6e:	f107 030c 	add.w	r3, r7, #12
 8001d72:	cb03      	ldmia	r3!, {r0, r1}
 8001d74:	6010      	str	r0, [r2, #0]
 8001d76:	6051      	str	r1, [r2, #4]
}
 8001d78:	6878      	ldr	r0, [r7, #4]
 8001d7a:	3720      	adds	r7, #32
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bd80      	pop	{r7, pc}
 8001d80:	080e0000 	.word	0x080e0000
 8001d84:	00000000 	.word	0x00000000

08001d88 <general_task_init>:
#define TIMER_FREQUENCY (uint32_t)84000000

//extern TIM_HandleTypeDef htim7;

void general_task_init(general_task_t* self)
{
 8001d88:	b590      	push	{r4, r7, lr}
 8001d8a:	b0ad      	sub	sp, #180	; 0xb4
 8001d8c:	af08      	add	r7, sp, #32
 8001d8e:	60f8      	str	r0, [r7, #12]
	HAL_Delay(100);
 8001d90:	2064      	movs	r0, #100	; 0x64
 8001d92:	f003 fcbb 	bl	800570c <HAL_Delay>
	memset(self, 0, sizeof(*self));
 8001d96:	f44f 7236 	mov.w	r2, #728	; 0x2d8
 8001d9a:	2100      	movs	r1, #0
 8001d9c:	68f8      	ldr	r0, [r7, #12]
 8001d9e:	f007 feb9 	bl	8009b14 <memset>

	self->loopPeriod_ms = 10;
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	220a      	movs	r2, #10
 8001da6:	801a      	strh	r2, [r3, #0]
	self->freqIT = TIMER_FREQUENCY / (adctim->Init.Period + 1) / (adctim->Init.Prescaler + 1);
 8001da8:	4bc7      	ldr	r3, [pc, #796]	; (80020c8 <general_task_init+0x340>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	68db      	ldr	r3, [r3, #12]
 8001dae:	3301      	adds	r3, #1
 8001db0:	4ac6      	ldr	r2, [pc, #792]	; (80020cc <general_task_init+0x344>)
 8001db2:	fbb2 f2f3 	udiv	r2, r2, r3
 8001db6:	4bc4      	ldr	r3, [pc, #784]	; (80020c8 <general_task_init+0x340>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	3301      	adds	r3, #1
 8001dbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dc2:	b29a      	uxth	r2, r3
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	805a      	strh	r2, [r3, #2]
	self->adcNoCnt = 0;
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	2200      	movs	r2, #0
 8001dcc:	f8c3 21b8 	str.w	r2, [r3, #440]	; 0x1b8

	/* ADC */
	uint32_t adcWaitCycles = 120;
 8001dd0:	2378      	movs	r3, #120	; 0x78
 8001dd2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	/* ADC Dose Rate - bipolar */
// Filter register mode

	double Vref_dose = 2.5;
 8001dd6:	f04f 0200 	mov.w	r2, #0
 8001dda:	4bbd      	ldr	r3, [pc, #756]	; (80020d0 <general_task_init+0x348>)
 8001ddc:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
	uint8_t PGA_dose = 0b000;
 8001de0:	2300      	movs	r3, #0
 8001de2:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
	uint8_t DR_dose = 0b0010; // was 0b0010
 8001de6:	2302      	movs	r3, #2
 8001de8:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e
	uint8_t SYS0_dose = DR_dose | (PGA_dose << 4);
 8001dec:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8001df0:	011b      	lsls	r3, r3, #4
 8001df2:	b25a      	sxtb	r2, r3
 8001df4:	f997 307e 	ldrsb.w	r3, [r7, #126]	; 0x7e
 8001df8:	4313      	orrs	r3, r2
 8001dfa:	b25b      	sxtb	r3, r3
 8001dfc:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d
	self->adcDoseRate = adc_ADS1246_create(&hspi3,
 8001e00:	68fc      	ldr	r4, [r7, #12]
 8001e02:	4638      	mov	r0, r7
 8001e04:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001e08:	9307      	str	r3, [sp, #28]
 8001e0a:	f897 307d 	ldrb.w	r3, [r7, #125]	; 0x7d
 8001e0e:	9306      	str	r3, [sp, #24]
 8001e10:	2300      	movs	r3, #0
 8001e12:	9305      	str	r3, [sp, #20]
 8001e14:	2300      	movs	r3, #0
 8001e16:	9304      	str	r3, [sp, #16]
 8001e18:	2300      	movs	r3, #0
 8001e1a:	9303      	str	r3, [sp, #12]
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	9302      	str	r3, [sp, #8]
 8001e20:	2310      	movs	r3, #16
 8001e22:	9301      	str	r3, [sp, #4]
 8001e24:	4bab      	ldr	r3, [pc, #684]	; (80020d4 <general_task_init+0x34c>)
 8001e26:	9300      	str	r3, [sp, #0]
 8001e28:	ed97 0b20 	vldr	d0, [r7, #128]	; 0x80
 8001e2c:	2304      	movs	r3, #4
 8001e2e:	4aaa      	ldr	r2, [pc, #680]	; (80020d8 <general_task_init+0x350>)
 8001e30:	49aa      	ldr	r1, [pc, #680]	; (80020dc <general_task_init+0x354>)
 8001e32:	f7ff f9ad 	bl	8001190 <adc_ADS1246_create>
 8001e36:	f504 73de 	add.w	r3, r4, #444	; 0x1bc
 8001e3a:	463a      	mov	r2, r7
 8001e3c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001e40:	e883 0003 	stmia.w	r3, {r0, r1}
			SYS0_dose,
			adcWaitCycles
			);


	adc_init(&self->adcDoseRate);
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f7fe ffee 	bl	8000e2c <adc_init>
	HAL_Delay(5);
 8001e50:	2005      	movs	r0, #5
 8001e52:	f003 fc5b 	bl	800570c <HAL_Delay>


	/* ADC HV - bipolar */
	double Vref_hv = 2.5;
 8001e56:	f04f 0200 	mov.w	r2, #0
 8001e5a:	4b9d      	ldr	r3, [pc, #628]	; (80020d0 <general_task_init+0x348>)
 8001e5c:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
	uint8_t PGA_hv = 0b000;
 8001e60:	2300      	movs	r3, #0
 8001e62:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	uint8_t DR_hv = 0b0010; // was 0b0010
 8001e66:	2302      	movs	r3, #2
 8001e68:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
	uint8_t SYS0_hv = DR_hv | (PGA_hv << 4);
 8001e6c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001e70:	011b      	lsls	r3, r3, #4
 8001e72:	b25a      	sxtb	r2, r3
 8001e74:	f997 306e 	ldrsb.w	r3, [r7, #110]	; 0x6e
 8001e78:	4313      	orrs	r3, r2
 8001e7a:	b25b      	sxtb	r3, r3
 8001e7c:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d
	self->adcHV = adc_ADS1246_create(&hspi1,
 8001e80:	68fc      	ldr	r4, [r7, #12]
 8001e82:	4638      	mov	r0, r7
 8001e84:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001e88:	9307      	str	r3, [sp, #28]
 8001e8a:	f897 306d 	ldrb.w	r3, [r7, #109]	; 0x6d
 8001e8e:	9306      	str	r3, [sp, #24]
 8001e90:	2300      	movs	r3, #0
 8001e92:	9305      	str	r3, [sp, #20]
 8001e94:	2300      	movs	r3, #0
 8001e96:	9304      	str	r3, [sp, #16]
 8001e98:	2300      	movs	r3, #0
 8001e9a:	9303      	str	r3, [sp, #12]
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	9302      	str	r3, [sp, #8]
 8001ea0:	2320      	movs	r3, #32
 8001ea2:	9301      	str	r3, [sp, #4]
 8001ea4:	4b8b      	ldr	r3, [pc, #556]	; (80020d4 <general_task_init+0x34c>)
 8001ea6:	9300      	str	r3, [sp, #0]
 8001ea8:	ed97 0b1c 	vldr	d0, [r7, #112]	; 0x70
 8001eac:	2308      	movs	r3, #8
 8001eae:	4a8a      	ldr	r2, [pc, #552]	; (80020d8 <general_task_init+0x350>)
 8001eb0:	498b      	ldr	r1, [pc, #556]	; (80020e0 <general_task_init+0x358>)
 8001eb2:	f7ff f96d 	bl	8001190 <adc_ADS1246_create>
 8001eb6:	f504 73e2 	add.w	r3, r4, #452	; 0x1c4
 8001eba:	463a      	mov	r2, r7
 8001ebc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001ec0:	e883 0003 	stmia.w	r3, {r0, r1}
			Vref_hv,
			SYS0_hv,
			adcWaitCycles
			);

	adc_init(&self->adcHV);
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 8001eca:	4618      	mov	r0, r3
 8001ecc:	f7fe ffae 	bl	8000e2c <adc_init>
	HAL_Delay(5);
 8001ed0:	2005      	movs	r0, #5
 8001ed2:	f003 fc1b 	bl	800570c <HAL_Delay>

	/* ADC Pressure - unipolar */
	double Vref_press = 2.5;
 8001ed6:	f04f 0200 	mov.w	r2, #0
 8001eda:	4b7d      	ldr	r3, [pc, #500]	; (80020d0 <general_task_init+0x348>)
 8001edc:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
	uint8_t PGA_press = 0b000;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t DR_press = 0b0010; // was 0b0010
 8001ee6:	2302      	movs	r3, #2
 8001ee8:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	uint8_t SYS0_press = DR_press | (PGA_press << 4);
 8001eec:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001ef0:	011b      	lsls	r3, r3, #4
 8001ef2:	b25a      	sxtb	r2, r3
 8001ef4:	f997 305e 	ldrsb.w	r3, [r7, #94]	; 0x5e
 8001ef8:	4313      	orrs	r3, r2
 8001efa:	b25b      	sxtb	r3, r3
 8001efc:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	self->adcPressure= adc_ADS1246_create(&hspi1,
 8001f00:	68fc      	ldr	r4, [r7, #12]
 8001f02:	4638      	mov	r0, r7
 8001f04:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001f08:	9307      	str	r3, [sp, #28]
 8001f0a:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 8001f0e:	9306      	str	r3, [sp, #24]
 8001f10:	2300      	movs	r3, #0
 8001f12:	9305      	str	r3, [sp, #20]
 8001f14:	2300      	movs	r3, #0
 8001f16:	9304      	str	r3, [sp, #16]
 8001f18:	2300      	movs	r3, #0
 8001f1a:	9303      	str	r3, [sp, #12]
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	9302      	str	r3, [sp, #8]
 8001f20:	2308      	movs	r3, #8
 8001f22:	9301      	str	r3, [sp, #4]
 8001f24:	4b6b      	ldr	r3, [pc, #428]	; (80020d4 <general_task_init+0x34c>)
 8001f26:	9300      	str	r3, [sp, #0]
 8001f28:	ed97 0b18 	vldr	d0, [r7, #96]	; 0x60
 8001f2c:	2302      	movs	r3, #2
 8001f2e:	4a6a      	ldr	r2, [pc, #424]	; (80020d8 <general_task_init+0x350>)
 8001f30:	496b      	ldr	r1, [pc, #428]	; (80020e0 <general_task_init+0x358>)
 8001f32:	f7ff f92d 	bl	8001190 <adc_ADS1246_create>
 8001f36:	f504 73e6 	add.w	r3, r4, #460	; 0x1cc
 8001f3a:	463a      	mov	r2, r7
 8001f3c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001f40:	e883 0003 	stmia.w	r3, {r0, r1}
			Vref_press,
			SYS0_press,
			adcWaitCycles
			);

	adc_init(&self->adcPressure);
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	f503 73e6 	add.w	r3, r3, #460	; 0x1cc
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f7fe ff6e 	bl	8000e2c <adc_init>

	/* ADC Dose Rate monitor */
	adc_monitor_init(&self->adcDRMonitor, &self->adcDoseRate, USR_ADC_TIM_IRQn);
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	f503 70ea 	add.w	r0, r3, #468	; 0x1d4
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001f5c:	2236      	movs	r2, #54	; 0x36
 8001f5e:	4619      	mov	r1, r3
 8001f60:	f7ff f9f0 	bl	8001344 <adc_monitor_init>

	/* ADC HV monitor */
	adc_monitor_init(&self->adcHVMonitor, &self->adcHV, USR_ADC_TIM_IRQn);
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	f503 70f8 	add.w	r0, r3, #496	; 0x1f0
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 8001f70:	2236      	movs	r2, #54	; 0x36
 8001f72:	4619      	mov	r1, r3
 8001f74:	f7ff f9e6 	bl	8001344 <adc_monitor_init>

	/* ADC Pressure monitor */
	adc_monitor_init(&self->adcPRMonitor, &self->adcPressure, USR_ADC_TIM_IRQn);
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	f503 7003 	add.w	r0, r3, #524	; 0x20c
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	f503 73e6 	add.w	r3, r3, #460	; 0x1cc
 8001f84:	2236      	movs	r2, #54	; 0x36
 8001f86:	4619      	mov	r1, r3
 8001f88:	f7ff f9dc 	bl	8001344 <adc_monitor_init>

	/* Pressure sensor */
	int pressureOffsetkPa = 100; // kPa
 8001f8c:	2364      	movs	r3, #100	; 0x64
 8001f8e:	65bb      	str	r3, [r7, #88]	; 0x58
	float kPaPerV = 20. * 1e+2 / 2.5;
 8001f90:	4b54      	ldr	r3, [pc, #336]	; (80020e4 <general_task_init+0x35c>)
 8001f92:	657b      	str	r3, [r7, #84]	; 0x54

	pressure_sensor_init(&self->pressureSensor, pressureOffsetkPa, kPaPerV, &self->adcPressure);
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	f503 740a 	add.w	r4, r3, #552	; 0x228
 8001f9a:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8001f9c:	f7fe fa78 	bl	8000490 <__aeabi_f2d>
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	f503 73e6 	add.w	r3, r3, #460	; 0x1cc
 8001fa6:	461a      	mov	r2, r3
 8001fa8:	ec41 0b10 	vmov	d0, r0, r1
 8001fac:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8001fae:	4620      	mov	r0, r4
 8001fb0:	f001 f9b8 	bl	8003324 <pressure_sensor_init>

	/* DAC HV Input */
	mcp4822_init(&self->dacInputHV, &hspi2, DAC_SPI_CS_GPIO_Port,DAC_SPI_CS_Pin, NULL, 0);
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	f503 7010 	add.w	r0, r3, #576	; 0x240
 8001fba:	2300      	movs	r3, #0
 8001fbc:	9301      	str	r3, [sp, #4]
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	9300      	str	r3, [sp, #0]
 8001fc2:	2302      	movs	r3, #2
 8001fc4:	4a48      	ldr	r2, [pc, #288]	; (80020e8 <general_task_init+0x360>)
 8001fc6:	4949      	ldr	r1, [pc, #292]	; (80020ec <general_task_init+0x364>)
 8001fc8:	f7ff fb1e 	bl	8001608 <mcp4822_init>



	/* HV System */
	hv_init(&self->hv_system,
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	f503 701a 	add.w	r0, r3, #616	; 0x268
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	f503 7110 	add.w	r1, r3, #576	; 0x240
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	f503 72e2 	add.w	r2, r3, #452	; 0x1c4
 8001fde:	2308      	movs	r3, #8
 8001fe0:	9300      	str	r3, [sp, #0]
 8001fe2:	ed9f 2b33 	vldr	d2, [pc, #204]	; 80020b0 <general_task_init+0x328>
 8001fe6:	ed9f 1b34 	vldr	d1, [pc, #208]	; 80020b8 <general_task_init+0x330>
 8001fea:	ed9f 0b35 	vldr	d0, [pc, #212]	; 80020c0 <general_task_init+0x338>
 8001fee:	4b40      	ldr	r3, [pc, #256]	; (80020f0 <general_task_init+0x368>)
 8001ff0:	f000 fa9a 	bl	8002528 <hv_init>
			500. / 1024, // Vmax = 500, 922  = 1024 * 0.9 // 922
 			0.535 / 500, //1. / 233.645, // 43k/10M //0.002,
			500
			);

	hv_set_output_voltage_adc_offset(&self->hv_system, Vref_hv / 2);
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	f503 741a 	add.w	r4, r3, #616	; 0x268
 8001ffa:	f04f 0200 	mov.w	r2, #0
 8001ffe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002002:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8002006:	f7fe fbc5 	bl	8000794 <__aeabi_ddiv>
 800200a:	4602      	mov	r2, r0
 800200c:	460b      	mov	r3, r1
 800200e:	ec43 2b17 	vmov	d7, r2, r3
 8002012:	eeb0 0a47 	vmov.f32	s0, s14
 8002016:	eef0 0a67 	vmov.f32	s1, s15
 800201a:	4620      	mov	r0, r4
 800201c:	f000 fb53 	bl	80026c6 <hv_set_output_voltage_adc_offset>

	/* Select range pin */
	set_adc_dose_range_select_pin(SENSOR_RANGE_SELECT_GPIO_Port, SENSOR_RANGE_SELECT_Pin);
 8002020:	2104      	movs	r1, #4
 8002022:	4833      	ldr	r0, [pc, #204]	; (80020f0 <general_task_init+0x368>)
 8002024:	f7ff fa96 	bl	8001554 <set_adc_dose_range_select_pin>
	select_broad_adc_dose_range();
 8002028:	f7ff faaa 	bl	8001580 <select_broad_adc_dose_range>


	HAL_Delay(5);
 800202c:	2005      	movs	r0, #5
 800202e:	f003 fb6d 	bl	800570c <HAL_Delay>
	/* Ethernet */	// default values
	uint8_t defIP[4] = {169, 254, 206, 12};
 8002032:	4b30      	ldr	r3, [pc, #192]	; (80020f4 <general_task_init+0x36c>)
 8002034:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint16_t defInputPort = 22252;
 8002036:	f245 63ec 	movw	r3, #22252	; 0x56ec
 800203a:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
	uint16_t defOutputPort = 22251;
 800203e:	f245 63eb 	movw	r3, #22251	; 0x56eb
 8002042:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50


	// actual values
	memcpy(self->ip, defIP, 4);
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	f203 23c9 	addw	r3, r3, #713	; 0x2c9
 800204c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800204e:	601a      	str	r2, [r3, #0]
	self->inputPort = defInputPort;
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	f8b7 2052 	ldrh.w	r2, [r7, #82]	; 0x52
 8002056:	f8a3 22ce 	strh.w	r2, [r3, #718]	; 0x2ce
	self->outputPort = defOutputPort;
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 8002060:	f8a3 22d0 	strh.w	r2, [r3, #720]	; 0x2d0

	// reading from flash
	flash_data_t fdata = flash_data_read();
 8002064:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002068:	4618      	mov	r0, r3
 800206a:	f7ff fe5b 	bl	8001d24 <flash_data_read>
	if(fdata.input_port != 0xFFFF && fdata.input_port != 0x0000)
 800206e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8002072:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002076:	4293      	cmp	r3, r2
 8002078:	d008      	beq.n	800208c <general_task_init+0x304>
 800207a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800207e:	2b00      	cmp	r3, #0
 8002080:	d004      	beq.n	800208c <general_task_init+0x304>
	{
		self->inputPort = fdata.input_port;
 8002082:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	f8a3 22ce 	strh.w	r2, [r3, #718]	; 0x2ce
	}
	if(fdata.output_port != 0xFFFF && fdata.output_port != 0x0000)
 800208c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8002090:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002094:	4293      	cmp	r3, r2
 8002096:	d02f      	beq.n	80020f8 <general_task_init+0x370>
 8002098:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800209c:	2b00      	cmp	r3, #0
 800209e:	d02b      	beq.n	80020f8 <general_task_init+0x370>
	{
		self->outputPort = fdata.output_port;
 80020a0:	f8b7 204a 	ldrh.w	r2, [r7, #74]	; 0x4a
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	f8a3 22d0 	strh.w	r2, [r3, #720]	; 0x2d0
 80020aa:	e025      	b.n	80020f8 <general_task_init+0x370>
 80020ac:	f3af 8000 	nop.w
 80020b0:	00000000 	.word	0x00000000
 80020b4:	407f4000 	.word	0x407f4000
 80020b8:	c06e19b9 	.word	0xc06e19b9
 80020bc:	3f5187e7 	.word	0x3f5187e7
 80020c0:	00000000 	.word	0x00000000
 80020c4:	3fdf4000 	.word	0x3fdf4000
 80020c8:	20000030 	.word	0x20000030
 80020cc:	0501bd00 	.word	0x0501bd00
 80020d0:	40040000 	.word	0x40040000
 80020d4:	40021000 	.word	0x40021000
 80020d8:	40020000 	.word	0x40020000
 80020dc:	200002a0 	.word	0x200002a0
 80020e0:	200001f0 	.word	0x200001f0
 80020e4:	44480000 	.word	0x44480000
 80020e8:	40020c00 	.word	0x40020c00
 80020ec:	20000248 	.word	0x20000248
 80020f0:	40020800 	.word	0x40020800
 80020f4:	0ccefea9 	.word	0x0ccefea9
	}
	if(*(uint32_t*)fdata.ip != 0xFFFFFFFF && *(uint32_t*)fdata.ip != 0x00000000)
 80020f8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002102:	d009      	beq.n	8002118 <general_task_init+0x390>
 8002104:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	2b00      	cmp	r3, #0
 800210c:	d004      	beq.n	8002118 <general_task_init+0x390>
	{
		memcpy(self->ip, fdata.ip, 4);
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	f203 23c9 	addw	r3, r3, #713	; 0x2c9
 8002114:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002116:	601a      	str	r2, [r3, #0]
	}


	wiz_NetInfo gWIZNETINFO = {
 8002118:	4a41      	ldr	r2, [pc, #260]	; (8002220 <general_task_init+0x498>)
 800211a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800211e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002122:	6018      	str	r0, [r3, #0]
 8002124:	3304      	adds	r3, #4
 8002126:	8019      	strh	r1, [r3, #0]
			.mac 	= {0xed, 0xa2, 0xb3, 0xff, 0xfe, 0xa9},
			.ip 	= {self->ip[0], self->ip[1], self->ip[2], self->ip[3]}, // 169.254.206.240
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	f893 32c9 	ldrb.w	r3, [r3, #713]	; 0x2c9
	wiz_NetInfo gWIZNETINFO = {
 800212e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
			.ip 	= {self->ip[0], self->ip[1], self->ip[2], self->ip[3]}, // 169.254.206.240
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	f893 32ca 	ldrb.w	r3, [r3, #714]	; 0x2ca
	wiz_NetInfo gWIZNETINFO = {
 8002138:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			.ip 	= {self->ip[0], self->ip[1], self->ip[2], self->ip[3]}, // 169.254.206.240
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	f893 32cb 	ldrb.w	r3, [r3, #715]	; 0x2cb
	wiz_NetInfo gWIZNETINFO = {
 8002142:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
			.ip 	= {self->ip[0], self->ip[1], self->ip[2], self->ip[3]}, // 169.254.206.240
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	f893 32cc 	ldrb.w	r3, [r3, #716]	; 0x2cc
	wiz_NetInfo gWIZNETINFO = {
 800214c:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 8002150:	4a34      	ldr	r2, [pc, #208]	; (8002224 <general_task_init+0x49c>)
 8002152:	f107 0336 	add.w	r3, r7, #54	; 0x36
 8002156:	6810      	ldr	r0, [r2, #0]
 8002158:	6018      	str	r0, [r3, #0]
			.sn 	= {255, 255, 255, 0},
			.gw		= {self->ip[0], self->ip[1], self->ip[2], 1}, // {169, 254, 206, 1},
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	f893 32c9 	ldrb.w	r3, [r3, #713]	; 0x2c9
	wiz_NetInfo gWIZNETINFO = {
 8002160:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
			.gw		= {self->ip[0], self->ip[1], self->ip[2], 1}, // {169, 254, 206, 1},
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	f893 32ca 	ldrb.w	r3, [r3, #714]	; 0x2ca
	wiz_NetInfo gWIZNETINFO = {
 800216a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			.gw		= {self->ip[0], self->ip[1], self->ip[2], 1}, // {169, 254, 206, 1},
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	f893 32cb 	ldrb.w	r3, [r3, #715]	; 0x2cb
	wiz_NetInfo gWIZNETINFO = {
 8002174:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
 8002178:	2301      	movs	r3, #1
 800217a:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
 800217e:	4a2a      	ldr	r2, [pc, #168]	; (8002228 <general_task_init+0x4a0>)
 8002180:	f107 033e 	add.w	r3, r7, #62	; 0x3e
 8002184:	6810      	ldr	r0, [r2, #0]
 8002186:	6018      	str	r0, [r3, #0]
 8002188:	2301      	movs	r3, #1
 800218a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
			.gw		= {169, 254, 206, 240}, // {169, 254, 206, 1},
			.dns 	= {0, 0, 0, 0},
			.dhcp 	= NETINFO_STATIC
	}; */

	W5500_SetAddress(gWIZNETINFO);
 800218e:	466b      	mov	r3, sp
 8002190:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8002194:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002198:	6018      	str	r0, [r3, #0]
 800219a:	3304      	adds	r3, #4
 800219c:	8019      	strh	r1, [r3, #0]
 800219e:	3302      	adds	r3, #2
 80021a0:	0c0a      	lsrs	r2, r1, #16
 80021a2:	701a      	strb	r2, [r3, #0]
 80021a4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80021a8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80021aa:	f003 f9af 	bl	800550c <W5500_SetAddress>
	W5500_Reboot();
 80021ae:	f003 f9c9 	bl	8005544 <W5500_Reboot>

	/* TCP server sockets */
	tcp_output_stream_init_data_t tcpOutputInit;
	tcpOutputInit.sn = 0;
 80021b2:	2300      	movs	r3, #0
 80021b4:	773b      	strb	r3, [r7, #28]
	tcpOutputInit.port = self->outputPort;
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	f8b3 32d0 	ldrh.w	r3, [r3, #720]	; 0x2d0
 80021bc:	83fb      	strh	r3, [r7, #30]
	//tcpOutputInit.port = 11151;
	tcpOutputInit.flag = SF_IO_NONBLOCK;
 80021be:	2301      	movs	r3, #1
 80021c0:	f887 3020 	strb.w	r3, [r7, #32]
	tcpOutputInit.hinput = &self->tcpInput;
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	33a0      	adds	r3, #160	; 0xa0
 80021c8:	627b      	str	r3, [r7, #36]	; 0x24
	tcpOutputInit.closeSocketCounterMax = 50;
 80021ca:	2332      	movs	r3, #50	; 0x32
 80021cc:	62bb      	str	r3, [r7, #40]	; 0x28

	tcp_output_stream_init(&self->tcpOutput, tcpOutputInit);
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	1d18      	adds	r0, r3, #4
 80021d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021d4:	9300      	str	r3, [sp, #0]
 80021d6:	f107 031c 	add.w	r3, r7, #28
 80021da:	cb0e      	ldmia	r3, {r1, r2, r3}
 80021dc:	f001 fd4c 	bl	8003c78 <tcp_output_stream_init>

	tcp_input_stream_init_data_t tcpInputInit;
	tcpInputInit.sn = 1;
 80021e0:	2301      	movs	r3, #1
 80021e2:	743b      	strb	r3, [r7, #16]
	tcpInputInit.port = self->inputPort;
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	f8b3 32ce 	ldrh.w	r3, [r3, #718]	; 0x2ce
 80021ea:	827b      	strh	r3, [r7, #18]
	//tcpOutputInit.port = 11152;
	tcpInputInit.flag = SF_IO_NONBLOCK;
 80021ec:	2301      	movs	r3, #1
 80021ee:	753b      	strb	r3, [r7, #20]
	tcpInputInit.w5500RebootCounterMax = 50;
 80021f0:	2332      	movs	r3, #50	; 0x32
 80021f2:	61bb      	str	r3, [r7, #24]
	tcp_input_stream_init(&self->tcpInput, tcpInputInit);
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	f103 00a0 	add.w	r0, r3, #160	; 0xa0
 80021fa:	f107 0310 	add.w	r3, r7, #16
 80021fe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002200:	f001 fbde 	bl	80039c0 <tcp_input_stream_init>

	self->cycleCounter = 0;
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	2200      	movs	r2, #0
 8002208:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
	self->cycleCounterMax = self->loopPeriod_ms;
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	881b      	ldrh	r3, [r3, #0]
 8002210:	461a      	mov	r2, r3
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
}
 8002218:	bf00      	nop
 800221a:	3794      	adds	r7, #148	; 0x94
 800221c:	46bd      	mov	sp, r7
 800221e:	bd90      	pop	{r4, r7, pc}
 8002220:	0800aba4 	.word	0x0800aba4
 8002224:	0800abac 	.word	0x0800abac
 8002228:	0800abb0 	.word	0x0800abb0

0800222c <general_task_setup>:

void general_task_setup(general_task_t* self)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b082      	sub	sp, #8
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
	ssd1306_Init();
 8002234:	f001 f8ea 	bl	800340c <ssd1306_Init>

	general_task_switch_screen(self, screen_1_instance());
 8002238:	f7ff fcfe 	bl	8001c38 <screen_1_instance>
 800223c:	4603      	mov	r3, r0
 800223e:	4619      	mov	r1, r3
 8002240:	6878      	ldr	r0, [r7, #4]
 8002242:	f000 f961 	bl	8002508 <general_task_switch_screen>
	screen_draw(self->currentScreen);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	f8d3 31b4 	ldr.w	r3, [r3, #436]	; 0x1b4
 800224c:	4618      	mov	r0, r3
 800224e:	f7ff faf4 	bl	800183a <screen_draw>

	tcp_input_stream_enable_handler(&self->tcpInput);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	33a0      	adds	r3, #160	; 0xa0
 8002256:	4618      	mov	r0, r3
 8002258:	f001 fc3a 	bl	8003ad0 <tcp_input_stream_enable_handler>
	memset(self->uart_buff, 0, UART_BUFF_SIZE);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 8002262:	2209      	movs	r2, #9
 8002264:	2100      	movs	r1, #0
 8002266:	4618      	mov	r0, r3
 8002268:	f007 fc54 	bl	8009b14 <memset>
	HAL_UART_Receive_IT(conf_uart, self->uart_buff, UART_BUFF_SIZE);
 800226c:	4b08      	ldr	r3, [pc, #32]	; (8002290 <general_task_setup+0x64>)
 800226e:	6818      	ldr	r0, [r3, #0]
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 8002276:	2209      	movs	r2, #9
 8002278:	4619      	mov	r1, r3
 800227a:	f006 fbc0 	bl	80089fe <HAL_UART_Receive_IT>
	HAL_Delay(1000);
 800227e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002282:	f003 fa43 	bl	800570c <HAL_Delay>
}
 8002286:	bf00      	nop
 8002288:	3708      	adds	r7, #8
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	20000034 	.word	0x20000034

08002294 <general_task_loop>:

void general_task_loop(general_task_t* self)
{
 8002294:	b5b0      	push	{r4, r5, r7, lr}
 8002296:	b082      	sub	sp, #8
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
	//keyboard_routine(&self->keyboard);
	if(!self->cycleCounter)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	f040 8095 	bne.w	80023d2 <general_task_loop+0x13e>
	{
		self->cycleCounter = self->cycleCounterMax;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	f8d3 22bc 	ldr.w	r2, [r3, #700]	; 0x2bc
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

		// Output message
		HAL_NVIC_DisableIRQ(USR_ADC_TIM_IRQn);
 80022b4:	2036      	movs	r0, #54	; 0x36
 80022b6:	f003 fb76 	bl	80059a6 <HAL_NVIC_DisableIRQ>
		tx_message_set_adc_dr_cnt(&self->txMessage, (int32_t)(adc_get_cnt(&self->adcDoseRate))); // DONT uV, raw adc counts!!!!!
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	f103 04dc 	add.w	r4, r3, #220	; 0xdc
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80022c6:	4618      	mov	r0, r3
 80022c8:	f7fe fdcc 	bl	8000e64 <adc_get_cnt>
 80022cc:	4603      	mov	r3, r0
 80022ce:	4619      	mov	r1, r3
 80022d0:	4620      	mov	r0, r4
 80022d2:	f001 fe08 	bl	8003ee6 <tx_message_set_adc_dr_cnt>
		tx_message_set_adc_dr_average_cnt(&self->txMessage, adc_monitor_get_average_value(&self->adcDRMonitor)); // DONT uV, raw adc counts!!!!!
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	f103 04dc 	add.w	r4, r3, #220	; 0xdc
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	f503 73ea 	add.w	r3, r3, #468	; 0x1d4
 80022e2:	4618      	mov	r0, r3
 80022e4:	f7ff f911 	bl	800150a <adc_monitor_get_average_value>
 80022e8:	4603      	mov	r3, r0
 80022ea:	4619      	mov	r1, r3
 80022ec:	4620      	mov	r0, r4
 80022ee:	f001 fe09 	bl	8003f04 <tx_message_set_adc_dr_average_cnt>
		tx_message_set_hv_out_V(&self->txMessage, (int32_t)(hv_get_output_voltage_V(&self->hv_system))); // DONT mV, V!!!!
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	f103 04dc 	add.w	r4, r3, #220	; 0xdc
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	f503 731a 	add.w	r3, r3, #616	; 0x268
 80022fe:	4618      	mov	r0, r3
 8002300:	f000 f9bc 	bl	800267c <hv_get_output_voltage_V>
 8002304:	4603      	mov	r3, r0
 8002306:	4619      	mov	r1, r3
 8002308:	4620      	mov	r0, r4
 800230a:	f001 fe0a 	bl	8003f22 <tx_message_set_hv_out_V>
		tx_message_set_hv_polarity(&self->txMessage, hv_get_source_polarity(&self->hv_system)); // 1
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	f103 04dc 	add.w	r4, r3, #220	; 0xdc
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	f503 731a 	add.w	r3, r3, #616	; 0x268
 800231a:	4618      	mov	r0, r3
 800231c:	f000 f966 	bl	80025ec <hv_get_source_polarity>
 8002320:	4603      	mov	r3, r0
 8002322:	4619      	mov	r1, r3
 8002324:	4620      	mov	r0, r4
 8002326:	f001 fe0c 	bl	8003f42 <tx_message_set_hv_polarity>
		tx_message_set_range(&self->txMessage, get_current_adc_dose_range()); // 1
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	f103 04dc 	add.w	r4, r3, #220	; 0xdc
 8002330:	f7ff f952 	bl	80015d8 <get_current_adc_dose_range>
 8002334:	4603      	mov	r3, r0
 8002336:	4619      	mov	r1, r3
 8002338:	4620      	mov	r0, r4
 800233a:	f001 fe12 	bl	8003f62 <tx_message_set_range>
		tx_message_set_press_out_kPa(&self->txMessage, pressure_sensor_get_kPa(&self->pressureSensor));
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	f103 04dc 	add.w	r4, r3, #220	; 0xdc
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	f503 730a 	add.w	r3, r3, #552	; 0x228
 800234a:	4618      	mov	r0, r3
 800234c:	f001 f807 	bl	800335e <pressure_sensor_get_kPa>
 8002350:	4603      	mov	r3, r0
 8002352:	4619      	mov	r1, r3
 8002354:	4620      	mov	r0, r4
 8002356:	f001 fe14 	bl	8003f82 <tx_message_set_press_out_kPa>
		tx_message_set_adc_dr_measure_state(&self->txMessage, adc_monitor_get_measurement_state(&self->adcDRMonitor));
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	f103 04dc 	add.w	r4, r3, #220	; 0xdc
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	f503 73ea 	add.w	r3, r3, #468	; 0x1d4
 8002366:	4618      	mov	r0, r3
 8002368:	f7ff f8e7 	bl	800153a <adc_monitor_get_measurement_state>
 800236c:	4603      	mov	r3, r0
 800236e:	b2db      	uxtb	r3, r3
 8002370:	4619      	mov	r1, r3
 8002372:	4620      	mov	r0, r4
 8002374:	f001 fe14 	bl	8003fa0 <tx_message_set_adc_dr_measure_state>
		tx_message_set_adc_dr_measure_time(&self->txMessage, adc_monitor_get_measurement_cycle_no(&self->adcDRMonitor)); // cycle, not time!!!!
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	f103 04dc 	add.w	r4, r3, #220	; 0xdc
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	f503 73ea 	add.w	r3, r3, #468	; 0x1d4
 8002384:	4618      	mov	r0, r3
 8002386:	f7ff f8cc 	bl	8001522 <adc_monitor_get_measurement_cycle_no>
 800238a:	4603      	mov	r3, r0
 800238c:	b29b      	uxth	r3, r3
 800238e:	4619      	mov	r1, r3
 8002390:	4620      	mov	r0, r4
 8002392:	f001 fe15 	bl	8003fc0 <tx_message_set_adc_dr_measure_time>
		HAL_NVIC_EnableIRQ(USR_ADC_TIM_IRQn);
 8002396:	2036      	movs	r0, #54	; 0x36
 8002398:	f003 faf7 	bl	800598a <HAL_NVIC_EnableIRQ>

		tcp_output_stream_set_message(&self->tcpOutput, tx_message_get(&self->txMessage), tx_message_size());
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	1d1c      	adds	r4, r3, #4
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	33dc      	adds	r3, #220	; 0xdc
 80023a4:	4618      	mov	r0, r3
 80023a6:	f001 fe1b 	bl	8003fe0 <tx_message_get>
 80023aa:	4605      	mov	r5, r0
 80023ac:	f001 fe23 	bl	8003ff6 <tx_message_size>
 80023b0:	4603      	mov	r3, r0
 80023b2:	b29b      	uxth	r3, r3
 80023b4:	461a      	mov	r2, r3
 80023b6:	4629      	mov	r1, r5
 80023b8:	4620      	mov	r0, r4
 80023ba:	f001 fc93 	bl	8003ce4 <tcp_output_stream_set_message>
		tcp_output_stream_routine(&self->tcpOutput);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	3304      	adds	r3, #4
 80023c2:	4618      	mov	r0, r3
 80023c4:	f001 fcbb 	bl	8003d3e <tcp_output_stream_routine>
		tcp_input_stream_routine(&self->tcpInput);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	33a0      	adds	r3, #160	; 0xa0
 80023cc:	4618      	mov	r0, r3
 80023ce:	f001 fb3b 	bl	8003a48 <tcp_input_stream_routine>

		// Update screen
		//screen_update(self->currentScreen);
	}

	self->cycleCounter--;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80023d8:	1e5a      	subs	r2, r3, #1
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
	HAL_Delay(1);
 80023e0:	2001      	movs	r0, #1
 80023e2:	f003 f993 	bl	800570c <HAL_Delay>
}
 80023e6:	bf00      	nop
 80023e8:	3708      	adds	r7, #8
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bdb0      	pop	{r4, r5, r7, pc}

080023ee <general_task_timer_interrupt>:

void general_task_timer_interrupt(general_task_t* self)
{
 80023ee:	b580      	push	{r7, lr}
 80023f0:	b084      	sub	sp, #16
 80023f2:	af00      	add	r7, sp, #0
 80023f4:	6078      	str	r0, [r7, #4]
	int nextStateCode = 0;
 80023f6:	2300      	movs	r3, #0
 80023f8:	60fb      	str	r3, [r7, #12]
	switch(self->adcNoCnt)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	f8d3 31b8 	ldr.w	r3, [r3, #440]	; 0x1b8
 8002400:	2b02      	cmp	r3, #2
 8002402:	d041      	beq.n	8002488 <general_task_timer_interrupt+0x9a>
 8002404:	2b02      	cmp	r3, #2
 8002406:	dc57      	bgt.n	80024b8 <general_task_timer_interrupt+0xca>
 8002408:	2b00      	cmp	r3, #0
 800240a:	d002      	beq.n	8002412 <general_task_timer_interrupt+0x24>
 800240c:	2b01      	cmp	r3, #1
 800240e:	d020      	beq.n	8002452 <general_task_timer_interrupt+0x64>
			self->adcNoCnt = 0;
		}

		break;
	}
}
 8002410:	e052      	b.n	80024b8 <general_task_timer_interrupt+0xca>
		adc_update(&self->adcDoseRate, (void*)&nextStateCode);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002418:	f107 020c 	add.w	r2, r7, #12
 800241c:	4611      	mov	r1, r2
 800241e:	4618      	mov	r0, r3
 8002420:	f7fe fd11 	bl	8000e46 <adc_update>
		if(nextStateCode == ADS1246_MEASURE) // current state is ADS1246_CHECK_xDRDY
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	2b04      	cmp	r3, #4
 8002428:	d10b      	bne.n	8002442 <general_task_timer_interrupt+0x54>
			tx_message_increase_id(&self->txMessage);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	33dc      	adds	r3, #220	; 0xdc
 800242e:	4618      	mov	r0, r3
 8002430:	f001 fd46 	bl	8003ec0 <tx_message_increase_id>
			adc_monitor_update(&self->adcDRMonitor);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	f503 73ea 	add.w	r3, r3, #468	; 0x1d4
 800243a:	4618      	mov	r0, r3
 800243c:	f7fe ffa2 	bl	8001384 <adc_monitor_update>
		break;
 8002440:	e03a      	b.n	80024b8 <general_task_timer_interrupt+0xca>
			self->adcNoCnt++;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	f8d3 31b8 	ldr.w	r3, [r3, #440]	; 0x1b8
 8002448:	1c5a      	adds	r2, r3, #1
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	f8c3 21b8 	str.w	r2, [r3, #440]	; 0x1b8
		break;
 8002450:	e032      	b.n	80024b8 <general_task_timer_interrupt+0xca>
		adc_update(&self->adcHV, (void*)&nextStateCode);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 8002458:	f107 020c 	add.w	r2, r7, #12
 800245c:	4611      	mov	r1, r2
 800245e:	4618      	mov	r0, r3
 8002460:	f7fe fcf1 	bl	8000e46 <adc_update>
		if(nextStateCode == ADS1246_MEASURE) // current state is ADS1246_CHECK_xDRDY
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	2b04      	cmp	r3, #4
 8002468:	d106      	bne.n	8002478 <general_task_timer_interrupt+0x8a>
			adc_monitor_update(&self->adcHVMonitor);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
 8002470:	4618      	mov	r0, r3
 8002472:	f7fe ff87 	bl	8001384 <adc_monitor_update>
		break;
 8002476:	e01f      	b.n	80024b8 <general_task_timer_interrupt+0xca>
			self->adcNoCnt++;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	f8d3 31b8 	ldr.w	r3, [r3, #440]	; 0x1b8
 800247e:	1c5a      	adds	r2, r3, #1
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	f8c3 21b8 	str.w	r2, [r3, #440]	; 0x1b8
		break;
 8002486:	e017      	b.n	80024b8 <general_task_timer_interrupt+0xca>
		adc_update(&self->adcPressure, (void*)&nextStateCode);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	f503 73e6 	add.w	r3, r3, #460	; 0x1cc
 800248e:	f107 020c 	add.w	r2, r7, #12
 8002492:	4611      	mov	r1, r2
 8002494:	4618      	mov	r0, r3
 8002496:	f7fe fcd6 	bl	8000e46 <adc_update>
		if(nextStateCode == ADS1246_MEASURE) // current state is ADS1246_CHECK_xDRDY
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	2b04      	cmp	r3, #4
 800249e:	d106      	bne.n	80024ae <general_task_timer_interrupt+0xc0>
			adc_monitor_update(&self->adcPRMonitor);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	f503 7303 	add.w	r3, r3, #524	; 0x20c
 80024a6:	4618      	mov	r0, r3
 80024a8:	f7fe ff6c 	bl	8001384 <adc_monitor_update>
		break;
 80024ac:	e003      	b.n	80024b6 <general_task_timer_interrupt+0xc8>
			self->adcNoCnt = 0;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2200      	movs	r2, #0
 80024b2:	f8c3 21b8 	str.w	r2, [r3, #440]	; 0x1b8
		break;
 80024b6:	bf00      	nop
}
 80024b8:	bf00      	nop
 80024ba:	3710      	adds	r7, #16
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}

080024c0 <general_task_uart_recv_callback>:

void general_task_uart_recv_callback(general_task_t* self)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b082      	sub	sp, #8
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
	uart_handle_rx_message(conf_uart, self->uart_buff);
 80024c8:	4b0e      	ldr	r3, [pc, #56]	; (8002504 <general_task_uart_recv_callback+0x44>)
 80024ca:	681a      	ldr	r2, [r3, #0]
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 80024d2:	4619      	mov	r1, r3
 80024d4:	4610      	mov	r0, r2
 80024d6:	f001 fd97 	bl	8004008 <uart_handle_rx_message>
	memset(self->uart_buff, 0, UART_BUFF_SIZE);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 80024e0:	2209      	movs	r2, #9
 80024e2:	2100      	movs	r1, #0
 80024e4:	4618      	mov	r0, r3
 80024e6:	f007 fb15 	bl	8009b14 <memset>
	HAL_UART_Receive_IT(conf_uart, self->uart_buff, UART_BUFF_SIZE);
 80024ea:	4b06      	ldr	r3, [pc, #24]	; (8002504 <general_task_uart_recv_callback+0x44>)
 80024ec:	6818      	ldr	r0, [r3, #0]
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 80024f4:	2209      	movs	r2, #9
 80024f6:	4619      	mov	r1, r3
 80024f8:	f006 fa81 	bl	80089fe <HAL_UART_Receive_IT>
}
 80024fc:	bf00      	nop
 80024fe:	3708      	adds	r7, #8
 8002500:	46bd      	mov	sp, r7
 8002502:	bd80      	pop	{r7, pc}
 8002504:	20000034 	.word	0x20000034

08002508 <general_task_switch_screen>:


void general_task_switch_screen(general_task_t* self, screen_t* screen)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b082      	sub	sp, #8
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
 8002510:	6039      	str	r1, [r7, #0]
	//screen_register_keyboard(screen, &self->keyboard);
	screen_draw(screen);
 8002512:	6838      	ldr	r0, [r7, #0]
 8002514:	f7ff f991 	bl	800183a <screen_draw>
	self->currentScreen = screen;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	683a      	ldr	r2, [r7, #0]
 800251c:	f8c3 21b4 	str.w	r2, [r3, #436]	; 0x1b4
}
 8002520:	bf00      	nop
 8002522:	3708      	adds	r7, #8
 8002524:	46bd      	mov	sp, r7
 8002526:	bd80      	pop	{r7, pc}

08002528 <hv_init>:
		uint16_t pinSelectHV,
		double VoutStep_V,
		double VoutGainADC,
		double VoutMax
		)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b08a      	sub	sp, #40	; 0x28
 800252c:	af00      	add	r7, sp, #0
 800252e:	6278      	str	r0, [r7, #36]	; 0x24
 8002530:	6239      	str	r1, [r7, #32]
 8002532:	61fa      	str	r2, [r7, #28]
 8002534:	61bb      	str	r3, [r7, #24]
 8002536:	ed87 0b04 	vstr	d0, [r7, #16]
 800253a:	ed87 1b02 	vstr	d1, [r7, #8]
 800253e:	ed87 2b00 	vstr	d2, [r7]
	memset(self, 0, sizeof(*self));
 8002542:	2230      	movs	r2, #48	; 0x30
 8002544:	2100      	movs	r1, #0
 8002546:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002548:	f007 fae4 	bl	8009b14 <memset>
	self->inputDAC 		= inputDAC;
 800254c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800254e:	6a3a      	ldr	r2, [r7, #32]
 8002550:	601a      	str	r2, [r3, #0]
	self->outputADC 	= outputADC;
 8002552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002554:	69fa      	ldr	r2, [r7, #28]
 8002556:	605a      	str	r2, [r3, #4]
	self->portSelectHV 	= portSelectHV;
 8002558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800255a:	69ba      	ldr	r2, [r7, #24]
 800255c:	609a      	str	r2, [r3, #8]
	self->pinSelectHV 	= pinSelectHV;
 800255e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002560:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8002562:	819a      	strh	r2, [r3, #12]
	self->VoutStep_V 	= VoutStep_V;
 8002564:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002566:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800256a:	e9c1 2304 	strd	r2, r3, [r1, #16]
	self->VoutGainADC 	= VoutGainADC;
 800256e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002570:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002574:	e9c1 2308 	strd	r2, r3, [r1, #32]
	self->VoutMax		= VoutMax;
 8002578:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800257a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800257e:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28

	hv_select_positive_source(self);
 8002582:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002584:	f000 f821 	bl	80025ca <hv_select_positive_source>
	hv_set_output_voltage_adc_offset(self, 0);
 8002588:	ed9f 0b05 	vldr	d0, [pc, #20]	; 80025a0 <hv_init+0x78>
 800258c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800258e:	f000 f89a 	bl	80026c6 <hv_set_output_voltage_adc_offset>
}
 8002592:	bf00      	nop
 8002594:	3728      	adds	r7, #40	; 0x28
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}
 800259a:	bf00      	nop
 800259c:	f3af 8000 	nop.w
	...

080025a8 <hv_select_negative_source>:

void hv_select_negative_source(high_voltage_system_t* self)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b082      	sub	sp, #8
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(self->portSelectHV, self->pinSelectHV, HV_NEGATIVE_SOURCE);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6898      	ldr	r0, [r3, #8]
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	899b      	ldrh	r3, [r3, #12]
 80025b8:	2201      	movs	r2, #1
 80025ba:	b2d2      	uxtb	r2, r2
 80025bc:	4619      	mov	r1, r3
 80025be:	f003 ff2b 	bl	8006418 <HAL_GPIO_WritePin>
}
 80025c2:	bf00      	nop
 80025c4:	3708      	adds	r7, #8
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}

080025ca <hv_select_positive_source>:

void hv_select_positive_source(high_voltage_system_t* self)
{
 80025ca:	b580      	push	{r7, lr}
 80025cc:	b082      	sub	sp, #8
 80025ce:	af00      	add	r7, sp, #0
 80025d0:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(self->portSelectHV, self->pinSelectHV, HV_POSITIVE_SOURCE);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6898      	ldr	r0, [r3, #8]
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	899b      	ldrh	r3, [r3, #12]
 80025da:	2200      	movs	r2, #0
 80025dc:	b2d2      	uxtb	r2, r2
 80025de:	4619      	mov	r1, r3
 80025e0:	f003 ff1a 	bl	8006418 <HAL_GPIO_WritePin>
}
 80025e4:	bf00      	nop
 80025e6:	3708      	adds	r7, #8
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd80      	pop	{r7, pc}

080025ec <hv_get_source_polarity>:

int8_t hv_get_source_polarity(high_voltage_system_t* self)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b082      	sub	sp, #8
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
	return HAL_GPIO_ReadPin(self->portSelectHV, self->pinSelectHV);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	689a      	ldr	r2, [r3, #8]
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	899b      	ldrh	r3, [r3, #12]
 80025fc:	4619      	mov	r1, r3
 80025fe:	4610      	mov	r0, r2
 8002600:	f003 fef2 	bl	80063e8 <HAL_GPIO_ReadPin>
 8002604:	4603      	mov	r3, r0
 8002606:	b25b      	sxtb	r3, r3
}
 8002608:	4618      	mov	r0, r3
 800260a:	3708      	adds	r7, #8
 800260c:	46bd      	mov	sp, r7
 800260e:	bd80      	pop	{r7, pc}

08002610 <hv_set_abs_output_voltage_V>:

void hv_set_abs_output_voltage_V(high_voltage_system_t* self, double Vout)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b086      	sub	sp, #24
 8002614:	af00      	add	r7, sp, #0
 8002616:	60f8      	str	r0, [r7, #12]
 8002618:	ed87 0b00 	vstr	d0, [r7]
	uint32_t digital = (uint32_t)round(fmin(Vout, self->VoutMax) / self->VoutStep_V);
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	ed93 7b0a 	vldr	d7, [r3, #40]	; 0x28
 8002622:	eeb0 1a47 	vmov.f32	s2, s14
 8002626:	eef0 1a67 	vmov.f32	s3, s15
 800262a:	ed97 0b00 	vldr	d0, [r7]
 800262e:	f007 fb3e 	bl	8009cae <fmin>
 8002632:	ec51 0b10 	vmov	r0, r1, d0
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800263c:	f7fe f8aa 	bl	8000794 <__aeabi_ddiv>
 8002640:	4602      	mov	r2, r0
 8002642:	460b      	mov	r3, r1
 8002644:	ec43 2b17 	vmov	d7, r2, r3
 8002648:	eeb0 0a47 	vmov.f32	s0, s14
 800264c:	eef0 0a67 	vmov.f32	s1, s15
 8002650:	f007 fb7e 	bl	8009d50 <round>
 8002654:	ec53 2b10 	vmov	r2, r3, d0
 8002658:	4610      	mov	r0, r2
 800265a:	4619      	mov	r1, r3
 800265c:	f7fe fa48 	bl	8000af0 <__aeabi_d2uiz>
 8002660:	4603      	mov	r3, r0
 8002662:	617b      	str	r3, [r7, #20]
	//dac_set_input_value(self->inputDAC, digital);
	mcp4822_set_input_value(self->inputDAC, digital, 0);
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	697a      	ldr	r2, [r7, #20]
 800266a:	b291      	uxth	r1, r2
 800266c:	2200      	movs	r2, #0
 800266e:	4618      	mov	r0, r3
 8002670:	f7ff f81a 	bl	80016a8 <mcp4822_set_input_value>
}
 8002674:	bf00      	nop
 8002676:	3718      	adds	r7, #24
 8002678:	46bd      	mov	sp, r7
 800267a:	bd80      	pop	{r7, pc}

0800267c <hv_get_output_voltage_V>:

int16_t hv_get_output_voltage_V(high_voltage_system_t* self)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b082      	sub	sp, #8
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
	return (adc_get_vout(self->outputADC) - self->VoutOffsetADC_V) / self->VoutGainADC;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	4618      	mov	r0, r3
 800268a:	f7fe fbf9 	bl	8000e80 <adc_get_vout>
 800268e:	ec51 0b10 	vmov	r0, r1, d0
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8002698:	f7fd fd9a 	bl	80001d0 <__aeabi_dsub>
 800269c:	4602      	mov	r2, r0
 800269e:	460b      	mov	r3, r1
 80026a0:	4610      	mov	r0, r2
 80026a2:	4619      	mov	r1, r3
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80026aa:	f7fe f873 	bl	8000794 <__aeabi_ddiv>
 80026ae:	4602      	mov	r2, r0
 80026b0:	460b      	mov	r3, r1
 80026b2:	4610      	mov	r0, r2
 80026b4:	4619      	mov	r1, r3
 80026b6:	f7fe f9f3 	bl	8000aa0 <__aeabi_d2iz>
 80026ba:	4603      	mov	r3, r0
 80026bc:	b21b      	sxth	r3, r3
}
 80026be:	4618      	mov	r0, r3
 80026c0:	3708      	adds	r7, #8
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}

080026c6 <hv_set_output_voltage_adc_offset>:

void hv_set_output_voltage_adc_offset(high_voltage_system_t* self, double offset_V)
{
 80026c6:	b480      	push	{r7}
 80026c8:	b085      	sub	sp, #20
 80026ca:	af00      	add	r7, sp, #0
 80026cc:	60f8      	str	r0, [r7, #12]
 80026ce:	ed87 0b00 	vstr	d0, [r7]
	self->VoutOffsetADC_V = offset_V;
 80026d2:	68f9      	ldr	r1, [r7, #12]
 80026d4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80026d8:	e9c1 2306 	strd	r2, r3, [r1, #24]
}
 80026dc:	bf00      	nop
 80026de:	3714      	adds	r7, #20
 80026e0:	46bd      	mov	sp, r7
 80026e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e6:	4770      	bx	lr

080026e8 <empty_cb_>:
#include "button.h"
#include <string.h>
//#include "button_callbacks.h"

static uint8_t button_is_pressed(button_t* self);
static void empty_cb_(void) {};
 80026e8:	b480      	push	{r7}
 80026ea:	af00      	add	r7, sp, #0
 80026ec:	bf00      	nop
 80026ee:	46bd      	mov	sp, r7
 80026f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f4:	4770      	bx	lr
	...

080026f8 <button_reset_cbs>:
{
	self->release_cb = callback;
}

void button_reset_cbs(button_t* self)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b083      	sub	sp, #12
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
	self->short_press_cb 	= empty_cb_;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	4a07      	ldr	r2, [pc, #28]	; (8002720 <button_reset_cbs+0x28>)
 8002704:	615a      	str	r2, [r3, #20]
	self->long_press_cb 	= empty_cb_;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	4a05      	ldr	r2, [pc, #20]	; (8002720 <button_reset_cbs+0x28>)
 800270a:	619a      	str	r2, [r3, #24]
	self->release_cb		= empty_cb_;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	4a04      	ldr	r2, [pc, #16]	; (8002720 <button_reset_cbs+0x28>)
 8002710:	61da      	str	r2, [r3, #28]
}
 8002712:	bf00      	nop
 8002714:	370c      	adds	r7, #12
 8002716:	46bd      	mov	sp, r7
 8002718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271c:	4770      	bx	lr
 800271e:	bf00      	nop
 8002720:	080026e9 	.word	0x080026e9

08002724 <keyboard_reset_cbs>:
	button_routine(&self->step);
	button_routine(&self->motion);
}

void keyboard_reset_cbs(keyboard_t* self)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b082      	sub	sp, #8
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]

	button_reset_cbs(&self->up);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	4618      	mov	r0, r3
 8002730:	f7ff ffe2 	bl	80026f8 <button_reset_cbs>
	button_reset_cbs(&self->down);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	3320      	adds	r3, #32
 8002738:	4618      	mov	r0, r3
 800273a:	f7ff ffdd 	bl	80026f8 <button_reset_cbs>
	button_reset_cbs(&self->ok);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	3340      	adds	r3, #64	; 0x40
 8002742:	4618      	mov	r0, r3
 8002744:	f7ff ffd8 	bl	80026f8 <button_reset_cbs>
	button_reset_cbs(&self->axisReset);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	3360      	adds	r3, #96	; 0x60
 800274c:	4618      	mov	r0, r3
 800274e:	f7ff ffd3 	bl	80026f8 <button_reset_cbs>
	button_reset_cbs(&self->step);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	3380      	adds	r3, #128	; 0x80
 8002756:	4618      	mov	r0, r3
 8002758:	f7ff ffce 	bl	80026f8 <button_reset_cbs>
	button_reset_cbs(&self->motion);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	33a0      	adds	r3, #160	; 0xa0
 8002760:	4618      	mov	r0, r3
 8002762:	f7ff ffc9 	bl	80026f8 <button_reset_cbs>
}
 8002766:	bf00      	nop
 8002768:	3708      	adds	r7, #8
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}
	...

08002770 <HAL_UART_RxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b082      	sub	sp, #8
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
	if(huart == conf_uart)
 8002778:	4b05      	ldr	r3, [pc, #20]	; (8002790 <HAL_UART_RxCpltCallback+0x20>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	687a      	ldr	r2, [r7, #4]
 800277e:	429a      	cmp	r2, r3
 8002780:	d102      	bne.n	8002788 <HAL_UART_RxCpltCallback+0x18>
	{
		general_task_uart_recv_callback(&task);
 8002782:	4804      	ldr	r0, [pc, #16]	; (8002794 <HAL_UART_RxCpltCallback+0x24>)
 8002784:	f7ff fe9c 	bl	80024c0 <general_task_uart_recv_callback>
	}
}
 8002788:	bf00      	nop
 800278a:	3708      	adds	r7, #8
 800278c:	46bd      	mov	sp, r7
 800278e:	bd80      	pop	{r7, pc}
 8002790:	20000034 	.word	0x20000034
 8002794:	20000388 	.word	0x20000388

08002798 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800279c:	f002 ff44 	bl	8005628 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80027a0:	f000 f82a 	bl	80027f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80027a4:	f000 f9ee 	bl	8002b84 <MX_GPIO_Init>
  MX_TIM6_Init();
 80027a8:	f000 f98e 	bl	8002ac8 <MX_TIM6_Init>
  MX_SPI3_Init();
 80027ac:	f000 f956 	bl	8002a5c <MX_SPI3_Init>
  MX_SPI2_Init();
 80027b0:	f000 f91e 	bl	80029f0 <MX_SPI2_Init>
  MX_SPI1_Init();
 80027b4:	f000 f8e6 	bl	8002984 <MX_SPI1_Init>
  MX_I2C3_Init();
 80027b8:	f000 f8b6 	bl	8002928 <MX_I2C3_Init>
  MX_I2C1_Init();
 80027bc:	f000 f886 	bl	80028cc <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80027c0:	f000 f9b6 	bl	8002b30 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_NVIC_DisableIRQ(USR_ADC_TIM_IRQn);
 80027c4:	2036      	movs	r0, #54	; 0x36
 80027c6:	f003 f8ee 	bl	80059a6 <HAL_NVIC_DisableIRQ>

  // general task init
  general_task_init(&task);
 80027ca:	4809      	ldr	r0, [pc, #36]	; (80027f0 <main+0x58>)
 80027cc:	f7ff fadc 	bl	8001d88 <general_task_init>
  general_task_setup(&task);
 80027d0:	4807      	ldr	r0, [pc, #28]	; (80027f0 <main+0x58>)
 80027d2:	f7ff fd2b 	bl	800222c <general_task_setup>

  HAL_NVIC_EnableIRQ(USR_ADC_TIM_IRQn);
 80027d6:	2036      	movs	r0, #54	; 0x36
 80027d8:	f003 f8d7 	bl	800598a <HAL_NVIC_EnableIRQ>

  HAL_TIM_Base_Start_IT(adctim);
 80027dc:	4b05      	ldr	r3, [pc, #20]	; (80027f4 <main+0x5c>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4618      	mov	r0, r3
 80027e2:	f005 fd6d 	bl	80082c0 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	 general_task_loop(&task);
 80027e6:	4802      	ldr	r0, [pc, #8]	; (80027f0 <main+0x58>)
 80027e8:	f7ff fd54 	bl	8002294 <general_task_loop>
 80027ec:	e7fb      	b.n	80027e6 <main+0x4e>
 80027ee:	bf00      	nop
 80027f0:	20000388 	.word	0x20000388
 80027f4:	20000030 	.word	0x20000030

080027f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b094      	sub	sp, #80	; 0x50
 80027fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80027fe:	f107 0320 	add.w	r3, r7, #32
 8002802:	2230      	movs	r2, #48	; 0x30
 8002804:	2100      	movs	r1, #0
 8002806:	4618      	mov	r0, r3
 8002808:	f007 f984 	bl	8009b14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800280c:	f107 030c 	add.w	r3, r7, #12
 8002810:	2200      	movs	r2, #0
 8002812:	601a      	str	r2, [r3, #0]
 8002814:	605a      	str	r2, [r3, #4]
 8002816:	609a      	str	r2, [r3, #8]
 8002818:	60da      	str	r2, [r3, #12]
 800281a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800281c:	2300      	movs	r3, #0
 800281e:	60bb      	str	r3, [r7, #8]
 8002820:	4b28      	ldr	r3, [pc, #160]	; (80028c4 <SystemClock_Config+0xcc>)
 8002822:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002824:	4a27      	ldr	r2, [pc, #156]	; (80028c4 <SystemClock_Config+0xcc>)
 8002826:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800282a:	6413      	str	r3, [r2, #64]	; 0x40
 800282c:	4b25      	ldr	r3, [pc, #148]	; (80028c4 <SystemClock_Config+0xcc>)
 800282e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002830:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002834:	60bb      	str	r3, [r7, #8]
 8002836:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002838:	2300      	movs	r3, #0
 800283a:	607b      	str	r3, [r7, #4]
 800283c:	4b22      	ldr	r3, [pc, #136]	; (80028c8 <SystemClock_Config+0xd0>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a21      	ldr	r2, [pc, #132]	; (80028c8 <SystemClock_Config+0xd0>)
 8002842:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002846:	6013      	str	r3, [r2, #0]
 8002848:	4b1f      	ldr	r3, [pc, #124]	; (80028c8 <SystemClock_Config+0xd0>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002850:	607b      	str	r3, [r7, #4]
 8002852:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002854:	2302      	movs	r3, #2
 8002856:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002858:	2301      	movs	r3, #1
 800285a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800285c:	2310      	movs	r3, #16
 800285e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002860:	2302      	movs	r3, #2
 8002862:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002864:	2300      	movs	r3, #0
 8002866:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002868:	2308      	movs	r3, #8
 800286a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800286c:	23a8      	movs	r3, #168	; 0xa8
 800286e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002870:	2302      	movs	r3, #2
 8002872:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002874:	2304      	movs	r3, #4
 8002876:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002878:	f107 0320 	add.w	r3, r7, #32
 800287c:	4618      	mov	r0, r3
 800287e:	f004 fa93 	bl	8006da8 <HAL_RCC_OscConfig>
 8002882:	4603      	mov	r3, r0
 8002884:	2b00      	cmp	r3, #0
 8002886:	d001      	beq.n	800288c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002888:	f000 fa92 	bl	8002db0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800288c:	230f      	movs	r3, #15
 800288e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002890:	2302      	movs	r3, #2
 8002892:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002894:	2300      	movs	r3, #0
 8002896:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002898:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800289c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800289e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80028a2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80028a4:	f107 030c 	add.w	r3, r7, #12
 80028a8:	2105      	movs	r1, #5
 80028aa:	4618      	mov	r0, r3
 80028ac:	f004 fcf4 	bl	8007298 <HAL_RCC_ClockConfig>
 80028b0:	4603      	mov	r3, r0
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d001      	beq.n	80028ba <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80028b6:	f000 fa7b 	bl	8002db0 <Error_Handler>
  }
}
 80028ba:	bf00      	nop
 80028bc:	3750      	adds	r7, #80	; 0x50
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	bf00      	nop
 80028c4:	40023800 	.word	0x40023800
 80028c8:	40007000 	.word	0x40007000

080028cc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80028d0:	4b12      	ldr	r3, [pc, #72]	; (800291c <MX_I2C1_Init+0x50>)
 80028d2:	4a13      	ldr	r2, [pc, #76]	; (8002920 <MX_I2C1_Init+0x54>)
 80028d4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80028d6:	4b11      	ldr	r3, [pc, #68]	; (800291c <MX_I2C1_Init+0x50>)
 80028d8:	4a12      	ldr	r2, [pc, #72]	; (8002924 <MX_I2C1_Init+0x58>)
 80028da:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80028dc:	4b0f      	ldr	r3, [pc, #60]	; (800291c <MX_I2C1_Init+0x50>)
 80028de:	2200      	movs	r2, #0
 80028e0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80028e2:	4b0e      	ldr	r3, [pc, #56]	; (800291c <MX_I2C1_Init+0x50>)
 80028e4:	2200      	movs	r2, #0
 80028e6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80028e8:	4b0c      	ldr	r3, [pc, #48]	; (800291c <MX_I2C1_Init+0x50>)
 80028ea:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80028ee:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80028f0:	4b0a      	ldr	r3, [pc, #40]	; (800291c <MX_I2C1_Init+0x50>)
 80028f2:	2200      	movs	r2, #0
 80028f4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80028f6:	4b09      	ldr	r3, [pc, #36]	; (800291c <MX_I2C1_Init+0x50>)
 80028f8:	2200      	movs	r2, #0
 80028fa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80028fc:	4b07      	ldr	r3, [pc, #28]	; (800291c <MX_I2C1_Init+0x50>)
 80028fe:	2200      	movs	r2, #0
 8002900:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002902:	4b06      	ldr	r3, [pc, #24]	; (800291c <MX_I2C1_Init+0x50>)
 8002904:	2200      	movs	r2, #0
 8002906:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002908:	4804      	ldr	r0, [pc, #16]	; (800291c <MX_I2C1_Init+0x50>)
 800290a:	f003 fd9f 	bl	800644c <HAL_I2C_Init>
 800290e:	4603      	mov	r3, r0
 8002910:	2b00      	cmp	r3, #0
 8002912:	d001      	beq.n	8002918 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002914:	f000 fa4c 	bl	8002db0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002918:	bf00      	nop
 800291a:	bd80      	pop	{r7, pc}
 800291c:	20000148 	.word	0x20000148
 8002920:	40005400 	.word	0x40005400
 8002924:	000186a0 	.word	0x000186a0

08002928 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800292c:	4b12      	ldr	r3, [pc, #72]	; (8002978 <MX_I2C3_Init+0x50>)
 800292e:	4a13      	ldr	r2, [pc, #76]	; (800297c <MX_I2C3_Init+0x54>)
 8002930:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 400000;
 8002932:	4b11      	ldr	r3, [pc, #68]	; (8002978 <MX_I2C3_Init+0x50>)
 8002934:	4a12      	ldr	r2, [pc, #72]	; (8002980 <MX_I2C3_Init+0x58>)
 8002936:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002938:	4b0f      	ldr	r3, [pc, #60]	; (8002978 <MX_I2C3_Init+0x50>)
 800293a:	2200      	movs	r2, #0
 800293c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800293e:	4b0e      	ldr	r3, [pc, #56]	; (8002978 <MX_I2C3_Init+0x50>)
 8002940:	2200      	movs	r2, #0
 8002942:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002944:	4b0c      	ldr	r3, [pc, #48]	; (8002978 <MX_I2C3_Init+0x50>)
 8002946:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800294a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800294c:	4b0a      	ldr	r3, [pc, #40]	; (8002978 <MX_I2C3_Init+0x50>)
 800294e:	2200      	movs	r2, #0
 8002950:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8002952:	4b09      	ldr	r3, [pc, #36]	; (8002978 <MX_I2C3_Init+0x50>)
 8002954:	2200      	movs	r2, #0
 8002956:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002958:	4b07      	ldr	r3, [pc, #28]	; (8002978 <MX_I2C3_Init+0x50>)
 800295a:	2200      	movs	r2, #0
 800295c:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800295e:	4b06      	ldr	r3, [pc, #24]	; (8002978 <MX_I2C3_Init+0x50>)
 8002960:	2200      	movs	r2, #0
 8002962:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8002964:	4804      	ldr	r0, [pc, #16]	; (8002978 <MX_I2C3_Init+0x50>)
 8002966:	f003 fd71 	bl	800644c <HAL_I2C_Init>
 800296a:	4603      	mov	r3, r0
 800296c:	2b00      	cmp	r3, #0
 800296e:	d001      	beq.n	8002974 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8002970:	f000 fa1e 	bl	8002db0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8002974:	bf00      	nop
 8002976:	bd80      	pop	{r7, pc}
 8002978:	2000019c 	.word	0x2000019c
 800297c:	40005c00 	.word	0x40005c00
 8002980:	00061a80 	.word	0x00061a80

08002984 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002988:	4b17      	ldr	r3, [pc, #92]	; (80029e8 <MX_SPI1_Init+0x64>)
 800298a:	4a18      	ldr	r2, [pc, #96]	; (80029ec <MX_SPI1_Init+0x68>)
 800298c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800298e:	4b16      	ldr	r3, [pc, #88]	; (80029e8 <MX_SPI1_Init+0x64>)
 8002990:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002994:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002996:	4b14      	ldr	r3, [pc, #80]	; (80029e8 <MX_SPI1_Init+0x64>)
 8002998:	2200      	movs	r2, #0
 800299a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800299c:	4b12      	ldr	r3, [pc, #72]	; (80029e8 <MX_SPI1_Init+0x64>)
 800299e:	2200      	movs	r2, #0
 80029a0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80029a2:	4b11      	ldr	r3, [pc, #68]	; (80029e8 <MX_SPI1_Init+0x64>)
 80029a4:	2202      	movs	r2, #2
 80029a6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80029a8:	4b0f      	ldr	r3, [pc, #60]	; (80029e8 <MX_SPI1_Init+0x64>)
 80029aa:	2200      	movs	r2, #0
 80029ac:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80029ae:	4b0e      	ldr	r3, [pc, #56]	; (80029e8 <MX_SPI1_Init+0x64>)
 80029b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80029b4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80029b6:	4b0c      	ldr	r3, [pc, #48]	; (80029e8 <MX_SPI1_Init+0x64>)
 80029b8:	2238      	movs	r2, #56	; 0x38
 80029ba:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80029bc:	4b0a      	ldr	r3, [pc, #40]	; (80029e8 <MX_SPI1_Init+0x64>)
 80029be:	2200      	movs	r2, #0
 80029c0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80029c2:	4b09      	ldr	r3, [pc, #36]	; (80029e8 <MX_SPI1_Init+0x64>)
 80029c4:	2200      	movs	r2, #0
 80029c6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80029c8:	4b07      	ldr	r3, [pc, #28]	; (80029e8 <MX_SPI1_Init+0x64>)
 80029ca:	2200      	movs	r2, #0
 80029cc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80029ce:	4b06      	ldr	r3, [pc, #24]	; (80029e8 <MX_SPI1_Init+0x64>)
 80029d0:	220a      	movs	r2, #10
 80029d2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80029d4:	4804      	ldr	r0, [pc, #16]	; (80029e8 <MX_SPI1_Init+0x64>)
 80029d6:	f004 fe3f 	bl	8007658 <HAL_SPI_Init>
 80029da:	4603      	mov	r3, r0
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d001      	beq.n	80029e4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80029e0:	f000 f9e6 	bl	8002db0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80029e4:	bf00      	nop
 80029e6:	bd80      	pop	{r7, pc}
 80029e8:	200001f0 	.word	0x200001f0
 80029ec:	40013000 	.word	0x40013000

080029f0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80029f4:	4b17      	ldr	r3, [pc, #92]	; (8002a54 <MX_SPI2_Init+0x64>)
 80029f6:	4a18      	ldr	r2, [pc, #96]	; (8002a58 <MX_SPI2_Init+0x68>)
 80029f8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80029fa:	4b16      	ldr	r3, [pc, #88]	; (8002a54 <MX_SPI2_Init+0x64>)
 80029fc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002a00:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002a02:	4b14      	ldr	r3, [pc, #80]	; (8002a54 <MX_SPI2_Init+0x64>)
 8002a04:	2200      	movs	r2, #0
 8002a06:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002a08:	4b12      	ldr	r3, [pc, #72]	; (8002a54 <MX_SPI2_Init+0x64>)
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002a0e:	4b11      	ldr	r3, [pc, #68]	; (8002a54 <MX_SPI2_Init+0x64>)
 8002a10:	2200      	movs	r2, #0
 8002a12:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002a14:	4b0f      	ldr	r3, [pc, #60]	; (8002a54 <MX_SPI2_Init+0x64>)
 8002a16:	2200      	movs	r2, #0
 8002a18:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002a1a:	4b0e      	ldr	r3, [pc, #56]	; (8002a54 <MX_SPI2_Init+0x64>)
 8002a1c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a20:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002a22:	4b0c      	ldr	r3, [pc, #48]	; (8002a54 <MX_SPI2_Init+0x64>)
 8002a24:	2208      	movs	r2, #8
 8002a26:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002a28:	4b0a      	ldr	r3, [pc, #40]	; (8002a54 <MX_SPI2_Init+0x64>)
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002a2e:	4b09      	ldr	r3, [pc, #36]	; (8002a54 <MX_SPI2_Init+0x64>)
 8002a30:	2200      	movs	r2, #0
 8002a32:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a34:	4b07      	ldr	r3, [pc, #28]	; (8002a54 <MX_SPI2_Init+0x64>)
 8002a36:	2200      	movs	r2, #0
 8002a38:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002a3a:	4b06      	ldr	r3, [pc, #24]	; (8002a54 <MX_SPI2_Init+0x64>)
 8002a3c:	220a      	movs	r2, #10
 8002a3e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002a40:	4804      	ldr	r0, [pc, #16]	; (8002a54 <MX_SPI2_Init+0x64>)
 8002a42:	f004 fe09 	bl	8007658 <HAL_SPI_Init>
 8002a46:	4603      	mov	r3, r0
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d001      	beq.n	8002a50 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002a4c:	f000 f9b0 	bl	8002db0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002a50:	bf00      	nop
 8002a52:	bd80      	pop	{r7, pc}
 8002a54:	20000248 	.word	0x20000248
 8002a58:	40003800 	.word	0x40003800

08002a5c <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8002a60:	4b17      	ldr	r3, [pc, #92]	; (8002ac0 <MX_SPI3_Init+0x64>)
 8002a62:	4a18      	ldr	r2, [pc, #96]	; (8002ac4 <MX_SPI3_Init+0x68>)
 8002a64:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8002a66:	4b16      	ldr	r3, [pc, #88]	; (8002ac0 <MX_SPI3_Init+0x64>)
 8002a68:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002a6c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8002a6e:	4b14      	ldr	r3, [pc, #80]	; (8002ac0 <MX_SPI3_Init+0x64>)
 8002a70:	2200      	movs	r2, #0
 8002a72:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8002a74:	4b12      	ldr	r3, [pc, #72]	; (8002ac0 <MX_SPI3_Init+0x64>)
 8002a76:	2200      	movs	r2, #0
 8002a78:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002a7a:	4b11      	ldr	r3, [pc, #68]	; (8002ac0 <MX_SPI3_Init+0x64>)
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002a80:	4b0f      	ldr	r3, [pc, #60]	; (8002ac0 <MX_SPI3_Init+0x64>)
 8002a82:	2201      	movs	r2, #1
 8002a84:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002a86:	4b0e      	ldr	r3, [pc, #56]	; (8002ac0 <MX_SPI3_Init+0x64>)
 8002a88:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a8c:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8002a8e:	4b0c      	ldr	r3, [pc, #48]	; (8002ac0 <MX_SPI3_Init+0x64>)
 8002a90:	2228      	movs	r2, #40	; 0x28
 8002a92:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002a94:	4b0a      	ldr	r3, [pc, #40]	; (8002ac0 <MX_SPI3_Init+0x64>)
 8002a96:	2200      	movs	r2, #0
 8002a98:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002a9a:	4b09      	ldr	r3, [pc, #36]	; (8002ac0 <MX_SPI3_Init+0x64>)
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002aa0:	4b07      	ldr	r3, [pc, #28]	; (8002ac0 <MX_SPI3_Init+0x64>)
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8002aa6:	4b06      	ldr	r3, [pc, #24]	; (8002ac0 <MX_SPI3_Init+0x64>)
 8002aa8:	220a      	movs	r2, #10
 8002aaa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002aac:	4804      	ldr	r0, [pc, #16]	; (8002ac0 <MX_SPI3_Init+0x64>)
 8002aae:	f004 fdd3 	bl	8007658 <HAL_SPI_Init>
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d001      	beq.n	8002abc <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8002ab8:	f000 f97a 	bl	8002db0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002abc:	bf00      	nop
 8002abe:	bd80      	pop	{r7, pc}
 8002ac0:	200002a0 	.word	0x200002a0
 8002ac4:	40003c00 	.word	0x40003c00

08002ac8 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b082      	sub	sp, #8
 8002acc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ace:	463b      	mov	r3, r7
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	601a      	str	r2, [r3, #0]
 8002ad4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002ad6:	4b14      	ldr	r3, [pc, #80]	; (8002b28 <MX_TIM6_Init+0x60>)
 8002ad8:	4a14      	ldr	r2, [pc, #80]	; (8002b2c <MX_TIM6_Init+0x64>)
 8002ada:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 84 - 1;
 8002adc:	4b12      	ldr	r3, [pc, #72]	; (8002b28 <MX_TIM6_Init+0x60>)
 8002ade:	2253      	movs	r2, #83	; 0x53
 8002ae0:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ae2:	4b11      	ldr	r3, [pc, #68]	; (8002b28 <MX_TIM6_Init+0x60>)
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 50 - 1;
 8002ae8:	4b0f      	ldr	r3, [pc, #60]	; (8002b28 <MX_TIM6_Init+0x60>)
 8002aea:	2231      	movs	r2, #49	; 0x31
 8002aec:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002aee:	4b0e      	ldr	r3, [pc, #56]	; (8002b28 <MX_TIM6_Init+0x60>)
 8002af0:	2200      	movs	r2, #0
 8002af2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002af4:	480c      	ldr	r0, [pc, #48]	; (8002b28 <MX_TIM6_Init+0x60>)
 8002af6:	f005 fb93 	bl	8008220 <HAL_TIM_Base_Init>
 8002afa:	4603      	mov	r3, r0
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d001      	beq.n	8002b04 <MX_TIM6_Init+0x3c>
  {
    Error_Handler();
 8002b00:	f000 f956 	bl	8002db0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b04:	2300      	movs	r3, #0
 8002b06:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002b0c:	463b      	mov	r3, r7
 8002b0e:	4619      	mov	r1, r3
 8002b10:	4805      	ldr	r0, [pc, #20]	; (8002b28 <MX_TIM6_Init+0x60>)
 8002b12:	f005 fe09 	bl	8008728 <HAL_TIMEx_MasterConfigSynchronization>
 8002b16:	4603      	mov	r3, r0
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d001      	beq.n	8002b20 <MX_TIM6_Init+0x58>
  {
    Error_Handler();
 8002b1c:	f000 f948 	bl	8002db0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002b20:	bf00      	nop
 8002b22:	3708      	adds	r7, #8
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bd80      	pop	{r7, pc}
 8002b28:	200002f8 	.word	0x200002f8
 8002b2c:	40001000 	.word	0x40001000

08002b30 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002b34:	4b11      	ldr	r3, [pc, #68]	; (8002b7c <MX_USART1_UART_Init+0x4c>)
 8002b36:	4a12      	ldr	r2, [pc, #72]	; (8002b80 <MX_USART1_UART_Init+0x50>)
 8002b38:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002b3a:	4b10      	ldr	r3, [pc, #64]	; (8002b7c <MX_USART1_UART_Init+0x4c>)
 8002b3c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002b40:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002b42:	4b0e      	ldr	r3, [pc, #56]	; (8002b7c <MX_USART1_UART_Init+0x4c>)
 8002b44:	2200      	movs	r2, #0
 8002b46:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002b48:	4b0c      	ldr	r3, [pc, #48]	; (8002b7c <MX_USART1_UART_Init+0x4c>)
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002b4e:	4b0b      	ldr	r3, [pc, #44]	; (8002b7c <MX_USART1_UART_Init+0x4c>)
 8002b50:	2200      	movs	r2, #0
 8002b52:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002b54:	4b09      	ldr	r3, [pc, #36]	; (8002b7c <MX_USART1_UART_Init+0x4c>)
 8002b56:	220c      	movs	r2, #12
 8002b58:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002b5a:	4b08      	ldr	r3, [pc, #32]	; (8002b7c <MX_USART1_UART_Init+0x4c>)
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002b60:	4b06      	ldr	r3, [pc, #24]	; (8002b7c <MX_USART1_UART_Init+0x4c>)
 8002b62:	2200      	movs	r2, #0
 8002b64:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002b66:	4805      	ldr	r0, [pc, #20]	; (8002b7c <MX_USART1_UART_Init+0x4c>)
 8002b68:	f005 fe6e 	bl	8008848 <HAL_UART_Init>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d001      	beq.n	8002b76 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002b72:	f000 f91d 	bl	8002db0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002b76:	bf00      	nop
 8002b78:	bd80      	pop	{r7, pc}
 8002b7a:	bf00      	nop
 8002b7c:	20000340 	.word	0x20000340
 8002b80:	40011000 	.word	0x40011000

08002b84 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b08a      	sub	sp, #40	; 0x28
 8002b88:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b8a:	f107 0314 	add.w	r3, r7, #20
 8002b8e:	2200      	movs	r2, #0
 8002b90:	601a      	str	r2, [r3, #0]
 8002b92:	605a      	str	r2, [r3, #4]
 8002b94:	609a      	str	r2, [r3, #8]
 8002b96:	60da      	str	r2, [r3, #12]
 8002b98:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	613b      	str	r3, [r7, #16]
 8002b9e:	4b6c      	ldr	r3, [pc, #432]	; (8002d50 <MX_GPIO_Init+0x1cc>)
 8002ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ba2:	4a6b      	ldr	r2, [pc, #428]	; (8002d50 <MX_GPIO_Init+0x1cc>)
 8002ba4:	f043 0310 	orr.w	r3, r3, #16
 8002ba8:	6313      	str	r3, [r2, #48]	; 0x30
 8002baa:	4b69      	ldr	r3, [pc, #420]	; (8002d50 <MX_GPIO_Init+0x1cc>)
 8002bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bae:	f003 0310 	and.w	r3, r3, #16
 8002bb2:	613b      	str	r3, [r7, #16]
 8002bb4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	60fb      	str	r3, [r7, #12]
 8002bba:	4b65      	ldr	r3, [pc, #404]	; (8002d50 <MX_GPIO_Init+0x1cc>)
 8002bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bbe:	4a64      	ldr	r2, [pc, #400]	; (8002d50 <MX_GPIO_Init+0x1cc>)
 8002bc0:	f043 0304 	orr.w	r3, r3, #4
 8002bc4:	6313      	str	r3, [r2, #48]	; 0x30
 8002bc6:	4b62      	ldr	r3, [pc, #392]	; (8002d50 <MX_GPIO_Init+0x1cc>)
 8002bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bca:	f003 0304 	and.w	r3, r3, #4
 8002bce:	60fb      	str	r3, [r7, #12]
 8002bd0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	60bb      	str	r3, [r7, #8]
 8002bd6:	4b5e      	ldr	r3, [pc, #376]	; (8002d50 <MX_GPIO_Init+0x1cc>)
 8002bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bda:	4a5d      	ldr	r2, [pc, #372]	; (8002d50 <MX_GPIO_Init+0x1cc>)
 8002bdc:	f043 0301 	orr.w	r3, r3, #1
 8002be0:	6313      	str	r3, [r2, #48]	; 0x30
 8002be2:	4b5b      	ldr	r3, [pc, #364]	; (8002d50 <MX_GPIO_Init+0x1cc>)
 8002be4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002be6:	f003 0301 	and.w	r3, r3, #1
 8002bea:	60bb      	str	r3, [r7, #8]
 8002bec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bee:	2300      	movs	r3, #0
 8002bf0:	607b      	str	r3, [r7, #4]
 8002bf2:	4b57      	ldr	r3, [pc, #348]	; (8002d50 <MX_GPIO_Init+0x1cc>)
 8002bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bf6:	4a56      	ldr	r2, [pc, #344]	; (8002d50 <MX_GPIO_Init+0x1cc>)
 8002bf8:	f043 0302 	orr.w	r3, r3, #2
 8002bfc:	6313      	str	r3, [r2, #48]	; 0x30
 8002bfe:	4b54      	ldr	r3, [pc, #336]	; (8002d50 <MX_GPIO_Init+0x1cc>)
 8002c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c02:	f003 0302 	and.w	r3, r3, #2
 8002c06:	607b      	str	r3, [r7, #4]
 8002c08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	603b      	str	r3, [r7, #0]
 8002c0e:	4b50      	ldr	r3, [pc, #320]	; (8002d50 <MX_GPIO_Init+0x1cc>)
 8002c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c12:	4a4f      	ldr	r2, [pc, #316]	; (8002d50 <MX_GPIO_Init+0x1cc>)
 8002c14:	f043 0308 	orr.w	r3, r3, #8
 8002c18:	6313      	str	r3, [r2, #48]	; 0x30
 8002c1a:	4b4d      	ldr	r3, [pc, #308]	; (8002d50 <MX_GPIO_Init+0x1cc>)
 8002c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c1e:	f003 0308 	and.w	r3, r3, #8
 8002c22:	603b      	str	r3, [r7, #0]
 8002c24:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SENSOR_RANGE_SELECT_Pin|HV_INPUT_SELECT_Pin, GPIO_PIN_RESET);
 8002c26:	2200      	movs	r2, #0
 8002c28:	210c      	movs	r1, #12
 8002c2a:	484a      	ldr	r0, [pc, #296]	; (8002d54 <MX_GPIO_Init+0x1d0>)
 8002c2c:	f003 fbf4 	bl	8006418 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ADC_PRESS_SPI_CS_Pin|ADC_DOSE_SPI_CS_Pin|ADC_HV_SPI_CS_Pin, GPIO_PIN_RESET);
 8002c30:	2200      	movs	r2, #0
 8002c32:	210e      	movs	r1, #14
 8002c34:	4848      	ldr	r0, [pc, #288]	; (8002d58 <MX_GPIO_Init+0x1d4>)
 8002c36:	f003 fbef 	bl	8006418 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_13, GPIO_PIN_RESET);
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002c40:	4846      	ldr	r0, [pc, #280]	; (8002d5c <MX_GPIO_Init+0x1d8>)
 8002c42:	f003 fbe9 	bl	8006418 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ETH_SPI_CS_Pin|ETH_RESET_Pin, GPIO_PIN_RESET);
 8002c46:	2200      	movs	r2, #0
 8002c48:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8002c4c:	4844      	ldr	r0, [pc, #272]	; (8002d60 <MX_GPIO_Init+0x1dc>)
 8002c4e:	f003 fbe3 	bl	8006418 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|DAC_SPI_CS_Pin, GPIO_PIN_RESET);
 8002c52:	2200      	movs	r2, #0
 8002c54:	2103      	movs	r1, #3
 8002c56:	4843      	ldr	r0, [pc, #268]	; (8002d64 <MX_GPIO_Init+0x1e0>)
 8002c58:	f003 fbde 	bl	8006418 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ADC_DOSE_START_Pin|ADC_DOSE_XPWDN_Pin, GPIO_PIN_SET);
 8002c5c:	2201      	movs	r2, #1
 8002c5e:	2128      	movs	r1, #40	; 0x28
 8002c60:	483f      	ldr	r0, [pc, #252]	; (8002d60 <MX_GPIO_Init+0x1dc>)
 8002c62:	f003 fbd9 	bl	8006418 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ADC_PRESS_xDRDY_Pin ADC_DOSE_xDRDY_Pin ADC_HV_xDRDY_Pin */
  GPIO_InitStruct.Pin = ADC_PRESS_xDRDY_Pin|ADC_DOSE_xDRDY_Pin|ADC_HV_xDRDY_Pin;
 8002c66:	2338      	movs	r3, #56	; 0x38
 8002c68:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002c72:	f107 0314 	add.w	r3, r7, #20
 8002c76:	4619      	mov	r1, r3
 8002c78:	4838      	ldr	r0, [pc, #224]	; (8002d5c <MX_GPIO_Init+0x1d8>)
 8002c7a:	f003 fa19 	bl	80060b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SENSOR_RANGE_SELECT_Pin HV_INPUT_SELECT_Pin */
  GPIO_InitStruct.Pin = SENSOR_RANGE_SELECT_Pin|HV_INPUT_SELECT_Pin;
 8002c7e:	230c      	movs	r3, #12
 8002c80:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c82:	2301      	movs	r3, #1
 8002c84:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c86:	2300      	movs	r3, #0
 8002c88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002c8a:	2302      	movs	r3, #2
 8002c8c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c8e:	f107 0314 	add.w	r3, r7, #20
 8002c92:	4619      	mov	r1, r3
 8002c94:	482f      	ldr	r0, [pc, #188]	; (8002d54 <MX_GPIO_Init+0x1d0>)
 8002c96:	f003 fa0b 	bl	80060b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ADC_PRESS_SPI_CS_Pin ADC_DOSE_SPI_CS_Pin ADC_HV_SPI_CS_Pin */
  GPIO_InitStruct.Pin = ADC_PRESS_SPI_CS_Pin|ADC_DOSE_SPI_CS_Pin|ADC_HV_SPI_CS_Pin;
 8002c9a:	230e      	movs	r3, #14
 8002c9c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ca6:	2302      	movs	r3, #2
 8002ca8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002caa:	f107 0314 	add.w	r3, r7, #20
 8002cae:	4619      	mov	r1, r3
 8002cb0:	4829      	ldr	r0, [pc, #164]	; (8002d58 <MX_GPIO_Init+0x1d4>)
 8002cb2:	f003 f9fd 	bl	80060b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002cb6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002cba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002cc8:	f107 0314 	add.w	r3, r7, #20
 8002ccc:	4619      	mov	r1, r3
 8002cce:	4823      	ldr	r0, [pc, #140]	; (8002d5c <MX_GPIO_Init+0x1d8>)
 8002cd0:	f003 f9ee 	bl	80060b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ETH_SPI_CS_Pin ADC_DOSE_START_Pin ADC_DOSE_XPWDN_Pin */
  GPIO_InitStruct.Pin = ETH_SPI_CS_Pin|ADC_DOSE_START_Pin|ADC_DOSE_XPWDN_Pin;
 8002cd4:	f44f 6385 	mov.w	r3, #1064	; 0x428
 8002cd8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002cda:	2301      	movs	r3, #1
 8002cdc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ce2:	2302      	movs	r3, #2
 8002ce4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ce6:	f107 0314 	add.w	r3, r7, #20
 8002cea:	4619      	mov	r1, r3
 8002cec:	481c      	ldr	r0, [pc, #112]	; (8002d60 <MX_GPIO_Init+0x1dc>)
 8002cee:	f003 f9df 	bl	80060b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ETH_RESET_Pin */
  GPIO_InitStruct.Pin = ETH_RESET_Pin;
 8002cf2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002cf6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002cfc:	2302      	movs	r3, #2
 8002cfe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002d00:	2302      	movs	r3, #2
 8002d02:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ETH_RESET_GPIO_Port, &GPIO_InitStruct);
 8002d04:	f107 0314 	add.w	r3, r7, #20
 8002d08:	4619      	mov	r1, r3
 8002d0a:	4815      	ldr	r0, [pc, #84]	; (8002d60 <MX_GPIO_Init+0x1dc>)
 8002d0c:	f003 f9d0 	bl	80060b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002d10:	2301      	movs	r3, #1
 8002d12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d14:	2301      	movs	r3, #1
 8002d16:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d18:	2300      	movs	r3, #0
 8002d1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002d20:	f107 0314 	add.w	r3, r7, #20
 8002d24:	4619      	mov	r1, r3
 8002d26:	480f      	ldr	r0, [pc, #60]	; (8002d64 <MX_GPIO_Init+0x1e0>)
 8002d28:	f003 f9c2 	bl	80060b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : DAC_SPI_CS_Pin */
  GPIO_InitStruct.Pin = DAC_SPI_CS_Pin;
 8002d2c:	2302      	movs	r3, #2
 8002d2e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d30:	2301      	movs	r3, #1
 8002d32:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002d34:	2301      	movs	r3, #1
 8002d36:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002d38:	2302      	movs	r3, #2
 8002d3a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DAC_SPI_CS_GPIO_Port, &GPIO_InitStruct);
 8002d3c:	f107 0314 	add.w	r3, r7, #20
 8002d40:	4619      	mov	r1, r3
 8002d42:	4808      	ldr	r0, [pc, #32]	; (8002d64 <MX_GPIO_Init+0x1e0>)
 8002d44:	f003 f9b4 	bl	80060b0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002d48:	bf00      	nop
 8002d4a:	3728      	adds	r7, #40	; 0x28
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	bd80      	pop	{r7, pc}
 8002d50:	40023800 	.word	0x40023800
 8002d54:	40020800 	.word	0x40020800
 8002d58:	40020000 	.word	0x40020000
 8002d5c:	40021000 	.word	0x40021000
 8002d60:	40020400 	.word	0x40020400
 8002d64:	40020c00 	.word	0x40020c00

08002d68 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b082      	sub	sp, #8
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
	HAL_NVIC_DisableIRQ(USR_ADC_TIM_IRQn);
 8002d70:	2036      	movs	r0, #54	; 0x36
 8002d72:	f002 fe18 	bl	80059a6 <HAL_NVIC_DisableIRQ>
	if(htim == adctim)
 8002d76:	4b0b      	ldr	r3, [pc, #44]	; (8002da4 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	687a      	ldr	r2, [r7, #4]
 8002d7c:	429a      	cmp	r2, r3
 8002d7e:	d102      	bne.n	8002d86 <HAL_TIM_PeriodElapsedCallback+0x1e>
	{
		general_task_timer_interrupt(&task);
 8002d80:	4809      	ldr	r0, [pc, #36]	; (8002da8 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8002d82:	f7ff fb34 	bl	80023ee <general_task_timer_interrupt>
	}
	HAL_NVIC_EnableIRQ(USR_ADC_TIM_IRQn);
 8002d86:	2036      	movs	r0, #54	; 0x36
 8002d88:	f002 fdff 	bl	800598a <HAL_NVIC_EnableIRQ>

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a06      	ldr	r2, [pc, #24]	; (8002dac <HAL_TIM_PeriodElapsedCallback+0x44>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d101      	bne.n	8002d9a <HAL_TIM_PeriodElapsedCallback+0x32>
    HAL_IncTick();
 8002d96:	f002 fc99 	bl	80056cc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002d9a:	bf00      	nop
 8002d9c:	3708      	adds	r7, #8
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}
 8002da2:	bf00      	nop
 8002da4:	20000030 	.word	0x20000030
 8002da8:	20000388 	.word	0x20000388
 8002dac:	40010000 	.word	0x40010000

08002db0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002db0:	b480      	push	{r7}
 8002db2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002db4:	b672      	cpsid	i
}
 8002db6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002db8:	e7fe      	b.n	8002db8 <Error_Handler+0x8>
	...

08002dbc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b083      	sub	sp, #12
 8002dc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	607b      	str	r3, [r7, #4]
 8002dc6:	4b10      	ldr	r3, [pc, #64]	; (8002e08 <HAL_MspInit+0x4c>)
 8002dc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dca:	4a0f      	ldr	r2, [pc, #60]	; (8002e08 <HAL_MspInit+0x4c>)
 8002dcc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002dd0:	6453      	str	r3, [r2, #68]	; 0x44
 8002dd2:	4b0d      	ldr	r3, [pc, #52]	; (8002e08 <HAL_MspInit+0x4c>)
 8002dd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dd6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002dda:	607b      	str	r3, [r7, #4]
 8002ddc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002dde:	2300      	movs	r3, #0
 8002de0:	603b      	str	r3, [r7, #0]
 8002de2:	4b09      	ldr	r3, [pc, #36]	; (8002e08 <HAL_MspInit+0x4c>)
 8002de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002de6:	4a08      	ldr	r2, [pc, #32]	; (8002e08 <HAL_MspInit+0x4c>)
 8002de8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002dec:	6413      	str	r3, [r2, #64]	; 0x40
 8002dee:	4b06      	ldr	r3, [pc, #24]	; (8002e08 <HAL_MspInit+0x4c>)
 8002df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002df2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002df6:	603b      	str	r3, [r7, #0]
 8002df8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002dfa:	bf00      	nop
 8002dfc:	370c      	adds	r7, #12
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e04:	4770      	bx	lr
 8002e06:	bf00      	nop
 8002e08:	40023800 	.word	0x40023800

08002e0c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b08c      	sub	sp, #48	; 0x30
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e14:	f107 031c 	add.w	r3, r7, #28
 8002e18:	2200      	movs	r2, #0
 8002e1a:	601a      	str	r2, [r3, #0]
 8002e1c:	605a      	str	r2, [r3, #4]
 8002e1e:	609a      	str	r2, [r3, #8]
 8002e20:	60da      	str	r2, [r3, #12]
 8002e22:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	4a42      	ldr	r2, [pc, #264]	; (8002f34 <HAL_I2C_MspInit+0x128>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d12c      	bne.n	8002e88 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e2e:	2300      	movs	r3, #0
 8002e30:	61bb      	str	r3, [r7, #24]
 8002e32:	4b41      	ldr	r3, [pc, #260]	; (8002f38 <HAL_I2C_MspInit+0x12c>)
 8002e34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e36:	4a40      	ldr	r2, [pc, #256]	; (8002f38 <HAL_I2C_MspInit+0x12c>)
 8002e38:	f043 0302 	orr.w	r3, r3, #2
 8002e3c:	6313      	str	r3, [r2, #48]	; 0x30
 8002e3e:	4b3e      	ldr	r3, [pc, #248]	; (8002f38 <HAL_I2C_MspInit+0x12c>)
 8002e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e42:	f003 0302 	and.w	r3, r3, #2
 8002e46:	61bb      	str	r3, [r7, #24]
 8002e48:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002e4a:	23c0      	movs	r3, #192	; 0xc0
 8002e4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002e4e:	2312      	movs	r3, #18
 8002e50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e52:	2300      	movs	r3, #0
 8002e54:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e56:	2303      	movs	r3, #3
 8002e58:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002e5a:	2304      	movs	r3, #4
 8002e5c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e5e:	f107 031c 	add.w	r3, r7, #28
 8002e62:	4619      	mov	r1, r3
 8002e64:	4835      	ldr	r0, [pc, #212]	; (8002f3c <HAL_I2C_MspInit+0x130>)
 8002e66:	f003 f923 	bl	80060b0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	617b      	str	r3, [r7, #20]
 8002e6e:	4b32      	ldr	r3, [pc, #200]	; (8002f38 <HAL_I2C_MspInit+0x12c>)
 8002e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e72:	4a31      	ldr	r2, [pc, #196]	; (8002f38 <HAL_I2C_MspInit+0x12c>)
 8002e74:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002e78:	6413      	str	r3, [r2, #64]	; 0x40
 8002e7a:	4b2f      	ldr	r3, [pc, #188]	; (8002f38 <HAL_I2C_MspInit+0x12c>)
 8002e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e7e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e82:	617b      	str	r3, [r7, #20]
 8002e84:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8002e86:	e050      	b.n	8002f2a <HAL_I2C_MspInit+0x11e>
  else if(hi2c->Instance==I2C3)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a2c      	ldr	r2, [pc, #176]	; (8002f40 <HAL_I2C_MspInit+0x134>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d14b      	bne.n	8002f2a <HAL_I2C_MspInit+0x11e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e92:	2300      	movs	r3, #0
 8002e94:	613b      	str	r3, [r7, #16]
 8002e96:	4b28      	ldr	r3, [pc, #160]	; (8002f38 <HAL_I2C_MspInit+0x12c>)
 8002e98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e9a:	4a27      	ldr	r2, [pc, #156]	; (8002f38 <HAL_I2C_MspInit+0x12c>)
 8002e9c:	f043 0304 	orr.w	r3, r3, #4
 8002ea0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ea2:	4b25      	ldr	r3, [pc, #148]	; (8002f38 <HAL_I2C_MspInit+0x12c>)
 8002ea4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ea6:	f003 0304 	and.w	r3, r3, #4
 8002eaa:	613b      	str	r3, [r7, #16]
 8002eac:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002eae:	2300      	movs	r3, #0
 8002eb0:	60fb      	str	r3, [r7, #12]
 8002eb2:	4b21      	ldr	r3, [pc, #132]	; (8002f38 <HAL_I2C_MspInit+0x12c>)
 8002eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eb6:	4a20      	ldr	r2, [pc, #128]	; (8002f38 <HAL_I2C_MspInit+0x12c>)
 8002eb8:	f043 0301 	orr.w	r3, r3, #1
 8002ebc:	6313      	str	r3, [r2, #48]	; 0x30
 8002ebe:	4b1e      	ldr	r3, [pc, #120]	; (8002f38 <HAL_I2C_MspInit+0x12c>)
 8002ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ec2:	f003 0301 	and.w	r3, r3, #1
 8002ec6:	60fb      	str	r3, [r7, #12]
 8002ec8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002eca:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002ece:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002ed0:	2312      	movs	r3, #18
 8002ed2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ed8:	2303      	movs	r3, #3
 8002eda:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002edc:	2304      	movs	r3, #4
 8002ede:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ee0:	f107 031c 	add.w	r3, r7, #28
 8002ee4:	4619      	mov	r1, r3
 8002ee6:	4817      	ldr	r0, [pc, #92]	; (8002f44 <HAL_I2C_MspInit+0x138>)
 8002ee8:	f003 f8e2 	bl	80060b0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002eec:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002ef0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002ef2:	2312      	movs	r3, #18
 8002ef4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002efa:	2303      	movs	r3, #3
 8002efc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002efe:	2304      	movs	r3, #4
 8002f00:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f02:	f107 031c 	add.w	r3, r7, #28
 8002f06:	4619      	mov	r1, r3
 8002f08:	480f      	ldr	r0, [pc, #60]	; (8002f48 <HAL_I2C_MspInit+0x13c>)
 8002f0a:	f003 f8d1 	bl	80060b0 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002f0e:	2300      	movs	r3, #0
 8002f10:	60bb      	str	r3, [r7, #8]
 8002f12:	4b09      	ldr	r3, [pc, #36]	; (8002f38 <HAL_I2C_MspInit+0x12c>)
 8002f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f16:	4a08      	ldr	r2, [pc, #32]	; (8002f38 <HAL_I2C_MspInit+0x12c>)
 8002f18:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002f1c:	6413      	str	r3, [r2, #64]	; 0x40
 8002f1e:	4b06      	ldr	r3, [pc, #24]	; (8002f38 <HAL_I2C_MspInit+0x12c>)
 8002f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f22:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002f26:	60bb      	str	r3, [r7, #8]
 8002f28:	68bb      	ldr	r3, [r7, #8]
}
 8002f2a:	bf00      	nop
 8002f2c:	3730      	adds	r7, #48	; 0x30
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}
 8002f32:	bf00      	nop
 8002f34:	40005400 	.word	0x40005400
 8002f38:	40023800 	.word	0x40023800
 8002f3c:	40020400 	.word	0x40020400
 8002f40:	40005c00 	.word	0x40005c00
 8002f44:	40020800 	.word	0x40020800
 8002f48:	40020000 	.word	0x40020000

08002f4c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b08e      	sub	sp, #56	; 0x38
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f54:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f58:	2200      	movs	r2, #0
 8002f5a:	601a      	str	r2, [r3, #0]
 8002f5c:	605a      	str	r2, [r3, #4]
 8002f5e:	609a      	str	r2, [r3, #8]
 8002f60:	60da      	str	r2, [r3, #12]
 8002f62:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4a4c      	ldr	r2, [pc, #304]	; (800309c <HAL_SPI_MspInit+0x150>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d12c      	bne.n	8002fc8 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002f6e:	2300      	movs	r3, #0
 8002f70:	623b      	str	r3, [r7, #32]
 8002f72:	4b4b      	ldr	r3, [pc, #300]	; (80030a0 <HAL_SPI_MspInit+0x154>)
 8002f74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f76:	4a4a      	ldr	r2, [pc, #296]	; (80030a0 <HAL_SPI_MspInit+0x154>)
 8002f78:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002f7c:	6453      	str	r3, [r2, #68]	; 0x44
 8002f7e:	4b48      	ldr	r3, [pc, #288]	; (80030a0 <HAL_SPI_MspInit+0x154>)
 8002f80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f82:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002f86:	623b      	str	r3, [r7, #32]
 8002f88:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	61fb      	str	r3, [r7, #28]
 8002f8e:	4b44      	ldr	r3, [pc, #272]	; (80030a0 <HAL_SPI_MspInit+0x154>)
 8002f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f92:	4a43      	ldr	r2, [pc, #268]	; (80030a0 <HAL_SPI_MspInit+0x154>)
 8002f94:	f043 0301 	orr.w	r3, r3, #1
 8002f98:	6313      	str	r3, [r2, #48]	; 0x30
 8002f9a:	4b41      	ldr	r3, [pc, #260]	; (80030a0 <HAL_SPI_MspInit+0x154>)
 8002f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f9e:	f003 0301 	and.w	r3, r3, #1
 8002fa2:	61fb      	str	r3, [r7, #28]
 8002fa4:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002fa6:	23e0      	movs	r3, #224	; 0xe0
 8002fa8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002faa:	2302      	movs	r3, #2
 8002fac:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fae:	2300      	movs	r3, #0
 8002fb0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fb2:	2303      	movs	r3, #3
 8002fb4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002fb6:	2305      	movs	r3, #5
 8002fb8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002fbe:	4619      	mov	r1, r3
 8002fc0:	4838      	ldr	r0, [pc, #224]	; (80030a4 <HAL_SPI_MspInit+0x158>)
 8002fc2:	f003 f875 	bl	80060b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002fc6:	e064      	b.n	8003092 <HAL_SPI_MspInit+0x146>
  else if(hspi->Instance==SPI2)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a36      	ldr	r2, [pc, #216]	; (80030a8 <HAL_SPI_MspInit+0x15c>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d12d      	bne.n	800302e <HAL_SPI_MspInit+0xe2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	61bb      	str	r3, [r7, #24]
 8002fd6:	4b32      	ldr	r3, [pc, #200]	; (80030a0 <HAL_SPI_MspInit+0x154>)
 8002fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fda:	4a31      	ldr	r2, [pc, #196]	; (80030a0 <HAL_SPI_MspInit+0x154>)
 8002fdc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002fe0:	6413      	str	r3, [r2, #64]	; 0x40
 8002fe2:	4b2f      	ldr	r3, [pc, #188]	; (80030a0 <HAL_SPI_MspInit+0x154>)
 8002fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fe6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002fea:	61bb      	str	r3, [r7, #24]
 8002fec:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fee:	2300      	movs	r3, #0
 8002ff0:	617b      	str	r3, [r7, #20]
 8002ff2:	4b2b      	ldr	r3, [pc, #172]	; (80030a0 <HAL_SPI_MspInit+0x154>)
 8002ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ff6:	4a2a      	ldr	r2, [pc, #168]	; (80030a0 <HAL_SPI_MspInit+0x154>)
 8002ff8:	f043 0302 	orr.w	r3, r3, #2
 8002ffc:	6313      	str	r3, [r2, #48]	; 0x30
 8002ffe:	4b28      	ldr	r3, [pc, #160]	; (80030a0 <HAL_SPI_MspInit+0x154>)
 8003000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003002:	f003 0302 	and.w	r3, r3, #2
 8003006:	617b      	str	r3, [r7, #20]
 8003008:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800300a:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800300e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003010:	2302      	movs	r3, #2
 8003012:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003014:	2300      	movs	r3, #0
 8003016:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003018:	2303      	movs	r3, #3
 800301a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800301c:	2305      	movs	r3, #5
 800301e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003020:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003024:	4619      	mov	r1, r3
 8003026:	4821      	ldr	r0, [pc, #132]	; (80030ac <HAL_SPI_MspInit+0x160>)
 8003028:	f003 f842 	bl	80060b0 <HAL_GPIO_Init>
}
 800302c:	e031      	b.n	8003092 <HAL_SPI_MspInit+0x146>
  else if(hspi->Instance==SPI3)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4a1f      	ldr	r2, [pc, #124]	; (80030b0 <HAL_SPI_MspInit+0x164>)
 8003034:	4293      	cmp	r3, r2
 8003036:	d12c      	bne.n	8003092 <HAL_SPI_MspInit+0x146>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003038:	2300      	movs	r3, #0
 800303a:	613b      	str	r3, [r7, #16]
 800303c:	4b18      	ldr	r3, [pc, #96]	; (80030a0 <HAL_SPI_MspInit+0x154>)
 800303e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003040:	4a17      	ldr	r2, [pc, #92]	; (80030a0 <HAL_SPI_MspInit+0x154>)
 8003042:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003046:	6413      	str	r3, [r2, #64]	; 0x40
 8003048:	4b15      	ldr	r3, [pc, #84]	; (80030a0 <HAL_SPI_MspInit+0x154>)
 800304a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800304c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003050:	613b      	str	r3, [r7, #16]
 8003052:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003054:	2300      	movs	r3, #0
 8003056:	60fb      	str	r3, [r7, #12]
 8003058:	4b11      	ldr	r3, [pc, #68]	; (80030a0 <HAL_SPI_MspInit+0x154>)
 800305a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800305c:	4a10      	ldr	r2, [pc, #64]	; (80030a0 <HAL_SPI_MspInit+0x154>)
 800305e:	f043 0304 	orr.w	r3, r3, #4
 8003062:	6313      	str	r3, [r2, #48]	; 0x30
 8003064:	4b0e      	ldr	r3, [pc, #56]	; (80030a0 <HAL_SPI_MspInit+0x154>)
 8003066:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003068:	f003 0304 	and.w	r3, r3, #4
 800306c:	60fb      	str	r3, [r7, #12]
 800306e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8003070:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8003074:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003076:	2302      	movs	r3, #2
 8003078:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800307a:	2300      	movs	r3, #0
 800307c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800307e:	2303      	movs	r3, #3
 8003080:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003082:	2306      	movs	r3, #6
 8003084:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003086:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800308a:	4619      	mov	r1, r3
 800308c:	4809      	ldr	r0, [pc, #36]	; (80030b4 <HAL_SPI_MspInit+0x168>)
 800308e:	f003 f80f 	bl	80060b0 <HAL_GPIO_Init>
}
 8003092:	bf00      	nop
 8003094:	3738      	adds	r7, #56	; 0x38
 8003096:	46bd      	mov	sp, r7
 8003098:	bd80      	pop	{r7, pc}
 800309a:	bf00      	nop
 800309c:	40013000 	.word	0x40013000
 80030a0:	40023800 	.word	0x40023800
 80030a4:	40020000 	.word	0x40020000
 80030a8:	40003800 	.word	0x40003800
 80030ac:	40020400 	.word	0x40020400
 80030b0:	40003c00 	.word	0x40003c00
 80030b4:	40020800 	.word	0x40020800

080030b8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b084      	sub	sp, #16
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4a0e      	ldr	r2, [pc, #56]	; (8003100 <HAL_TIM_Base_MspInit+0x48>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d115      	bne.n	80030f6 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80030ca:	2300      	movs	r3, #0
 80030cc:	60fb      	str	r3, [r7, #12]
 80030ce:	4b0d      	ldr	r3, [pc, #52]	; (8003104 <HAL_TIM_Base_MspInit+0x4c>)
 80030d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030d2:	4a0c      	ldr	r2, [pc, #48]	; (8003104 <HAL_TIM_Base_MspInit+0x4c>)
 80030d4:	f043 0310 	orr.w	r3, r3, #16
 80030d8:	6413      	str	r3, [r2, #64]	; 0x40
 80030da:	4b0a      	ldr	r3, [pc, #40]	; (8003104 <HAL_TIM_Base_MspInit+0x4c>)
 80030dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030de:	f003 0310 	and.w	r3, r3, #16
 80030e2:	60fb      	str	r3, [r7, #12]
 80030e4:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80030e6:	2200      	movs	r2, #0
 80030e8:	2100      	movs	r1, #0
 80030ea:	2036      	movs	r0, #54	; 0x36
 80030ec:	f002 fc31 	bl	8005952 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80030f0:	2036      	movs	r0, #54	; 0x36
 80030f2:	f002 fc4a 	bl	800598a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 80030f6:	bf00      	nop
 80030f8:	3710      	adds	r7, #16
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}
 80030fe:	bf00      	nop
 8003100:	40001000 	.word	0x40001000
 8003104:	40023800 	.word	0x40023800

08003108 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b08a      	sub	sp, #40	; 0x28
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003110:	f107 0314 	add.w	r3, r7, #20
 8003114:	2200      	movs	r2, #0
 8003116:	601a      	str	r2, [r3, #0]
 8003118:	605a      	str	r2, [r3, #4]
 800311a:	609a      	str	r2, [r3, #8]
 800311c:	60da      	str	r2, [r3, #12]
 800311e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	4a1d      	ldr	r2, [pc, #116]	; (800319c <HAL_UART_MspInit+0x94>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d134      	bne.n	8003194 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800312a:	2300      	movs	r3, #0
 800312c:	613b      	str	r3, [r7, #16]
 800312e:	4b1c      	ldr	r3, [pc, #112]	; (80031a0 <HAL_UART_MspInit+0x98>)
 8003130:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003132:	4a1b      	ldr	r2, [pc, #108]	; (80031a0 <HAL_UART_MspInit+0x98>)
 8003134:	f043 0310 	orr.w	r3, r3, #16
 8003138:	6453      	str	r3, [r2, #68]	; 0x44
 800313a:	4b19      	ldr	r3, [pc, #100]	; (80031a0 <HAL_UART_MspInit+0x98>)
 800313c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800313e:	f003 0310 	and.w	r3, r3, #16
 8003142:	613b      	str	r3, [r7, #16]
 8003144:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003146:	2300      	movs	r3, #0
 8003148:	60fb      	str	r3, [r7, #12]
 800314a:	4b15      	ldr	r3, [pc, #84]	; (80031a0 <HAL_UART_MspInit+0x98>)
 800314c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800314e:	4a14      	ldr	r2, [pc, #80]	; (80031a0 <HAL_UART_MspInit+0x98>)
 8003150:	f043 0301 	orr.w	r3, r3, #1
 8003154:	6313      	str	r3, [r2, #48]	; 0x30
 8003156:	4b12      	ldr	r3, [pc, #72]	; (80031a0 <HAL_UART_MspInit+0x98>)
 8003158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800315a:	f003 0301 	and.w	r3, r3, #1
 800315e:	60fb      	str	r3, [r7, #12]
 8003160:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003162:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003166:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003168:	2302      	movs	r3, #2
 800316a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800316c:	2300      	movs	r3, #0
 800316e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003170:	2303      	movs	r3, #3
 8003172:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003174:	2307      	movs	r3, #7
 8003176:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003178:	f107 0314 	add.w	r3, r7, #20
 800317c:	4619      	mov	r1, r3
 800317e:	4809      	ldr	r0, [pc, #36]	; (80031a4 <HAL_UART_MspInit+0x9c>)
 8003180:	f002 ff96 	bl	80060b0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003184:	2200      	movs	r2, #0
 8003186:	2100      	movs	r1, #0
 8003188:	2025      	movs	r0, #37	; 0x25
 800318a:	f002 fbe2 	bl	8005952 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800318e:	2025      	movs	r0, #37	; 0x25
 8003190:	f002 fbfb 	bl	800598a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003194:	bf00      	nop
 8003196:	3728      	adds	r7, #40	; 0x28
 8003198:	46bd      	mov	sp, r7
 800319a:	bd80      	pop	{r7, pc}
 800319c:	40011000 	.word	0x40011000
 80031a0:	40023800 	.word	0x40023800
 80031a4:	40020000 	.word	0x40020000

080031a8 <SDTimer_Handler>:
/* USER CODE BEGIN 0 */
volatile uint8_t FatFsCnt = 0;
volatile uint8_t Timer1, Timer2;

void SDTimer_Handler(void)
{
 80031a8:	b480      	push	{r7}
 80031aa:	af00      	add	r7, sp, #0
	if(Timer1 > 0)
 80031ac:	4b0e      	ldr	r3, [pc, #56]	; (80031e8 <SDTimer_Handler+0x40>)
 80031ae:	781b      	ldrb	r3, [r3, #0]
 80031b0:	b2db      	uxtb	r3, r3
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d006      	beq.n	80031c4 <SDTimer_Handler+0x1c>
		Timer1--;
 80031b6:	4b0c      	ldr	r3, [pc, #48]	; (80031e8 <SDTimer_Handler+0x40>)
 80031b8:	781b      	ldrb	r3, [r3, #0]
 80031ba:	b2db      	uxtb	r3, r3
 80031bc:	3b01      	subs	r3, #1
 80031be:	b2da      	uxtb	r2, r3
 80031c0:	4b09      	ldr	r3, [pc, #36]	; (80031e8 <SDTimer_Handler+0x40>)
 80031c2:	701a      	strb	r2, [r3, #0]
	if(Timer2 > 0)
 80031c4:	4b09      	ldr	r3, [pc, #36]	; (80031ec <SDTimer_Handler+0x44>)
 80031c6:	781b      	ldrb	r3, [r3, #0]
 80031c8:	b2db      	uxtb	r3, r3
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d006      	beq.n	80031dc <SDTimer_Handler+0x34>
		Timer2--;
 80031ce:	4b07      	ldr	r3, [pc, #28]	; (80031ec <SDTimer_Handler+0x44>)
 80031d0:	781b      	ldrb	r3, [r3, #0]
 80031d2:	b2db      	uxtb	r3, r3
 80031d4:	3b01      	subs	r3, #1
 80031d6:	b2da      	uxtb	r2, r3
 80031d8:	4b04      	ldr	r3, [pc, #16]	; (80031ec <SDTimer_Handler+0x44>)
 80031da:	701a      	strb	r2, [r3, #0]
}
 80031dc:	bf00      	nop
 80031de:	46bd      	mov	sp, r7
 80031e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e4:	4770      	bx	lr
 80031e6:	bf00      	nop
 80031e8:	20000661 	.word	0x20000661
 80031ec:	20000662 	.word	0x20000662

080031f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80031f0:	b480      	push	{r7}
 80031f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80031f4:	e7fe      	b.n	80031f4 <NMI_Handler+0x4>

080031f6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80031f6:	b480      	push	{r7}
 80031f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80031fa:	e7fe      	b.n	80031fa <HardFault_Handler+0x4>

080031fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80031fc:	b480      	push	{r7}
 80031fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003200:	e7fe      	b.n	8003200 <MemManage_Handler+0x4>

08003202 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003202:	b480      	push	{r7}
 8003204:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003206:	e7fe      	b.n	8003206 <BusFault_Handler+0x4>

08003208 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003208:	b480      	push	{r7}
 800320a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800320c:	e7fe      	b.n	800320c <UsageFault_Handler+0x4>

0800320e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800320e:	b480      	push	{r7}
 8003210:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003212:	bf00      	nop
 8003214:	46bd      	mov	sp, r7
 8003216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321a:	4770      	bx	lr

0800321c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800321c:	b480      	push	{r7}
 800321e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003220:	bf00      	nop
 8003222:	46bd      	mov	sp, r7
 8003224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003228:	4770      	bx	lr

0800322a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800322a:	b480      	push	{r7}
 800322c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800322e:	bf00      	nop
 8003230:	46bd      	mov	sp, r7
 8003232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003236:	4770      	bx	lr

08003238 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	FatFsCnt++;
 800323c:	4b0a      	ldr	r3, [pc, #40]	; (8003268 <SysTick_Handler+0x30>)
 800323e:	781b      	ldrb	r3, [r3, #0]
 8003240:	b2db      	uxtb	r3, r3
 8003242:	3301      	adds	r3, #1
 8003244:	b2da      	uxtb	r2, r3
 8003246:	4b08      	ldr	r3, [pc, #32]	; (8003268 <SysTick_Handler+0x30>)
 8003248:	701a      	strb	r2, [r3, #0]
	if(FatFsCnt >= 10)
 800324a:	4b07      	ldr	r3, [pc, #28]	; (8003268 <SysTick_Handler+0x30>)
 800324c:	781b      	ldrb	r3, [r3, #0]
 800324e:	b2db      	uxtb	r3, r3
 8003250:	2b09      	cmp	r3, #9
 8003252:	d904      	bls.n	800325e <SysTick_Handler+0x26>
	{
		FatFsCnt = 0;
 8003254:	4b04      	ldr	r3, [pc, #16]	; (8003268 <SysTick_Handler+0x30>)
 8003256:	2200      	movs	r2, #0
 8003258:	701a      	strb	r2, [r3, #0]
		SDTimer_Handler();
 800325a:	f7ff ffa5 	bl	80031a8 <SDTimer_Handler>
	}

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800325e:	f002 fa35 	bl	80056cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003262:	bf00      	nop
 8003264:	bd80      	pop	{r7, pc}
 8003266:	bf00      	nop
 8003268:	20000660 	.word	0x20000660

0800326c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003270:	4802      	ldr	r0, [pc, #8]	; (800327c <USART1_IRQHandler+0x10>)
 8003272:	f005 fbe9 	bl	8008a48 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003276:	bf00      	nop
 8003278:	bd80      	pop	{r7, pc}
 800327a:	bf00      	nop
 800327c:	20000340 	.word	0x20000340

08003280 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003284:	4802      	ldr	r0, [pc, #8]	; (8003290 <TIM6_DAC_IRQHandler+0x10>)
 8003286:	f005 f88b 	bl	80083a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800328a:	bf00      	nop
 800328c:	bd80      	pop	{r7, pc}
 800328e:	bf00      	nop
 8003290:	200002f8 	.word	0x200002f8

08003294 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b086      	sub	sp, #24
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800329c:	4a14      	ldr	r2, [pc, #80]	; (80032f0 <_sbrk+0x5c>)
 800329e:	4b15      	ldr	r3, [pc, #84]	; (80032f4 <_sbrk+0x60>)
 80032a0:	1ad3      	subs	r3, r2, r3
 80032a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80032a4:	697b      	ldr	r3, [r7, #20]
 80032a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80032a8:	4b13      	ldr	r3, [pc, #76]	; (80032f8 <_sbrk+0x64>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d102      	bne.n	80032b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80032b0:	4b11      	ldr	r3, [pc, #68]	; (80032f8 <_sbrk+0x64>)
 80032b2:	4a12      	ldr	r2, [pc, #72]	; (80032fc <_sbrk+0x68>)
 80032b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80032b6:	4b10      	ldr	r3, [pc, #64]	; (80032f8 <_sbrk+0x64>)
 80032b8:	681a      	ldr	r2, [r3, #0]
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	4413      	add	r3, r2
 80032be:	693a      	ldr	r2, [r7, #16]
 80032c0:	429a      	cmp	r2, r3
 80032c2:	d207      	bcs.n	80032d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80032c4:	f006 fc3e 	bl	8009b44 <__errno>
 80032c8:	4603      	mov	r3, r0
 80032ca:	220c      	movs	r2, #12
 80032cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80032ce:	f04f 33ff 	mov.w	r3, #4294967295
 80032d2:	e009      	b.n	80032e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80032d4:	4b08      	ldr	r3, [pc, #32]	; (80032f8 <_sbrk+0x64>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80032da:	4b07      	ldr	r3, [pc, #28]	; (80032f8 <_sbrk+0x64>)
 80032dc:	681a      	ldr	r2, [r3, #0]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	4413      	add	r3, r2
 80032e2:	4a05      	ldr	r2, [pc, #20]	; (80032f8 <_sbrk+0x64>)
 80032e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80032e6:	68fb      	ldr	r3, [r7, #12]
}
 80032e8:	4618      	mov	r0, r3
 80032ea:	3718      	adds	r7, #24
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bd80      	pop	{r7, pc}
 80032f0:	20020000 	.word	0x20020000
 80032f4:	00000400 	.word	0x00000400
 80032f8:	20000664 	.word	0x20000664
 80032fc:	20000c18 	.word	0x20000c18

08003300 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003300:	b480      	push	{r7}
 8003302:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003304:	4b06      	ldr	r3, [pc, #24]	; (8003320 <SystemInit+0x20>)
 8003306:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800330a:	4a05      	ldr	r2, [pc, #20]	; (8003320 <SystemInit+0x20>)
 800330c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003310:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003314:	bf00      	nop
 8003316:	46bd      	mov	sp, r7
 8003318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331c:	4770      	bx	lr
 800331e:	bf00      	nop
 8003320:	e000ed00 	.word	0xe000ed00

08003324 <pressure_sensor_init>:
#include <string.h>

#include "pressure_sensor.h"

int pressure_sensor_init(pressure_sensor_t* self, int pressureOffsetkPa, double kPaPerV, adc_t* adc)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b086      	sub	sp, #24
 8003328:	af00      	add	r7, sp, #0
 800332a:	6178      	str	r0, [r7, #20]
 800332c:	6139      	str	r1, [r7, #16]
 800332e:	ed87 0b02 	vstr	d0, [r7, #8]
 8003332:	607a      	str	r2, [r7, #4]
	memset(self, 0, sizeof(*self));
 8003334:	2218      	movs	r2, #24
 8003336:	2100      	movs	r1, #0
 8003338:	6978      	ldr	r0, [r7, #20]
 800333a:	f006 fbeb 	bl	8009b14 <memset>
	self->pressureOffsetkPa = pressureOffsetkPa;
 800333e:	697b      	ldr	r3, [r7, #20]
 8003340:	693a      	ldr	r2, [r7, #16]
 8003342:	601a      	str	r2, [r3, #0]
	self->kPaPerV = kPaPerV;
 8003344:	6979      	ldr	r1, [r7, #20]
 8003346:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800334a:	e9c1 2302 	strd	r2, r3, [r1, #8]
	self->adc = adc;
 800334e:	697b      	ldr	r3, [r7, #20]
 8003350:	687a      	ldr	r2, [r7, #4]
 8003352:	611a      	str	r2, [r3, #16]
	return 0;
 8003354:	2300      	movs	r3, #0
}
 8003356:	4618      	mov	r0, r3
 8003358:	3718      	adds	r7, #24
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}

0800335e <pressure_sensor_get_kPa>:

int pressure_sensor_get_kPa(pressure_sensor_t* self)
{
 800335e:	b580      	push	{r7, lr}
 8003360:	b082      	sub	sp, #8
 8003362:	af00      	add	r7, sp, #0
 8003364:	6078      	str	r0, [r7, #4]
	return (int)(adc_get_vout(self->adc) * self->kPaPerV) - self->pressureOffsetkPa;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	691b      	ldr	r3, [r3, #16]
 800336a:	4618      	mov	r0, r3
 800336c:	f7fd fd88 	bl	8000e80 <adc_get_vout>
 8003370:	ec51 0b10 	vmov	r0, r1, d0
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800337a:	f7fd f8e1 	bl	8000540 <__aeabi_dmul>
 800337e:	4602      	mov	r2, r0
 8003380:	460b      	mov	r3, r1
 8003382:	4610      	mov	r0, r2
 8003384:	4619      	mov	r1, r3
 8003386:	f7fd fb8b 	bl	8000aa0 <__aeabi_d2iz>
 800338a:	4602      	mov	r2, r0
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	1ad3      	subs	r3, r2, r3
}
 8003392:	4618      	mov	r0, r3
 8003394:	3708      	adds	r7, #8
 8003396:	46bd      	mov	sp, r7
 8003398:	bd80      	pop	{r7, pc}

0800339a <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 800339a:	b480      	push	{r7}
 800339c:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 800339e:	bf00      	nop
 80033a0:	46bd      	mov	sp, r7
 80033a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a6:	4770      	bx	lr

080033a8 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b086      	sub	sp, #24
 80033ac:	af04      	add	r7, sp, #16
 80033ae:	4603      	mov	r3, r0
 80033b0:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80033b2:	f04f 33ff 	mov.w	r3, #4294967295
 80033b6:	9302      	str	r3, [sp, #8]
 80033b8:	2301      	movs	r3, #1
 80033ba:	9301      	str	r3, [sp, #4]
 80033bc:	1dfb      	adds	r3, r7, #7
 80033be:	9300      	str	r3, [sp, #0]
 80033c0:	2301      	movs	r3, #1
 80033c2:	2200      	movs	r2, #0
 80033c4:	2178      	movs	r1, #120	; 0x78
 80033c6:	4803      	ldr	r0, [pc, #12]	; (80033d4 <ssd1306_WriteCommand+0x2c>)
 80033c8:	f003 f984 	bl	80066d4 <HAL_I2C_Mem_Write>
}
 80033cc:	bf00      	nop
 80033ce:	3708      	adds	r7, #8
 80033d0:	46bd      	mov	sp, r7
 80033d2:	bd80      	pop	{r7, pc}
 80033d4:	2000019c 	.word	0x2000019c

080033d8 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 80033d8:	b580      	push	{r7, lr}
 80033da:	b086      	sub	sp, #24
 80033dc:	af04      	add	r7, sp, #16
 80033de:	6078      	str	r0, [r7, #4]
 80033e0:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	b29b      	uxth	r3, r3
 80033e6:	f04f 32ff 	mov.w	r2, #4294967295
 80033ea:	9202      	str	r2, [sp, #8]
 80033ec:	9301      	str	r3, [sp, #4]
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	9300      	str	r3, [sp, #0]
 80033f2:	2301      	movs	r3, #1
 80033f4:	2240      	movs	r2, #64	; 0x40
 80033f6:	2178      	movs	r1, #120	; 0x78
 80033f8:	4803      	ldr	r0, [pc, #12]	; (8003408 <ssd1306_WriteData+0x30>)
 80033fa:	f003 f96b 	bl	80066d4 <HAL_I2C_Mem_Write>
}
 80033fe:	bf00      	nop
 8003400:	3708      	adds	r7, #8
 8003402:	46bd      	mov	sp, r7
 8003404:	bd80      	pop	{r7, pc}
 8003406:	bf00      	nop
 8003408:	2000019c 	.word	0x2000019c

0800340c <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 800340c:	b580      	push	{r7, lr}
 800340e:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8003410:	f7ff ffc3 	bl	800339a <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8003414:	2064      	movs	r0, #100	; 0x64
 8003416:	f002 f979 	bl	800570c <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 800341a:	2000      	movs	r0, #0
 800341c:	f000 f9d8 	bl	80037d0 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8003420:	2020      	movs	r0, #32
 8003422:	f7ff ffc1 	bl	80033a8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8003426:	2000      	movs	r0, #0
 8003428:	f7ff ffbe 	bl	80033a8 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 800342c:	20b0      	movs	r0, #176	; 0xb0
 800342e:	f7ff ffbb 	bl	80033a8 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8003432:	20c8      	movs	r0, #200	; 0xc8
 8003434:	f7ff ffb8 	bl	80033a8 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8003438:	2000      	movs	r0, #0
 800343a:	f7ff ffb5 	bl	80033a8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800343e:	2010      	movs	r0, #16
 8003440:	f7ff ffb2 	bl	80033a8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8003444:	2040      	movs	r0, #64	; 0x40
 8003446:	f7ff ffaf 	bl	80033a8 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 800344a:	20ff      	movs	r0, #255	; 0xff
 800344c:	f000 f9ac 	bl	80037a8 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8003450:	20a1      	movs	r0, #161	; 0xa1
 8003452:	f7ff ffa9 	bl	80033a8 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8003456:	20a6      	movs	r0, #166	; 0xa6
 8003458:	f7ff ffa6 	bl	80033a8 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 800345c:	20a8      	movs	r0, #168	; 0xa8
 800345e:	f7ff ffa3 	bl	80033a8 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8003462:	203f      	movs	r0, #63	; 0x3f
 8003464:	f7ff ffa0 	bl	80033a8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8003468:	20a4      	movs	r0, #164	; 0xa4
 800346a:	f7ff ff9d 	bl	80033a8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800346e:	20d3      	movs	r0, #211	; 0xd3
 8003470:	f7ff ff9a 	bl	80033a8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8003474:	2000      	movs	r0, #0
 8003476:	f7ff ff97 	bl	80033a8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 800347a:	20d5      	movs	r0, #213	; 0xd5
 800347c:	f7ff ff94 	bl	80033a8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8003480:	20f0      	movs	r0, #240	; 0xf0
 8003482:	f7ff ff91 	bl	80033a8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8003486:	20d9      	movs	r0, #217	; 0xd9
 8003488:	f7ff ff8e 	bl	80033a8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 800348c:	2022      	movs	r0, #34	; 0x22
 800348e:	f7ff ff8b 	bl	80033a8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8003492:	20da      	movs	r0, #218	; 0xda
 8003494:	f7ff ff88 	bl	80033a8 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8003498:	2012      	movs	r0, #18
 800349a:	f7ff ff85 	bl	80033a8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 800349e:	20db      	movs	r0, #219	; 0xdb
 80034a0:	f7ff ff82 	bl	80033a8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80034a4:	2020      	movs	r0, #32
 80034a6:	f7ff ff7f 	bl	80033a8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80034aa:	208d      	movs	r0, #141	; 0x8d
 80034ac:	f7ff ff7c 	bl	80033a8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80034b0:	2014      	movs	r0, #20
 80034b2:	f7ff ff79 	bl	80033a8 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80034b6:	2001      	movs	r0, #1
 80034b8:	f000 f98a 	bl	80037d0 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 80034bc:	2000      	movs	r0, #0
 80034be:	f000 f80f 	bl	80034e0 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80034c2:	f000 f825 	bl	8003510 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80034c6:	4b05      	ldr	r3, [pc, #20]	; (80034dc <ssd1306_Init+0xd0>)
 80034c8:	2200      	movs	r2, #0
 80034ca:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80034cc:	4b03      	ldr	r3, [pc, #12]	; (80034dc <ssd1306_Init+0xd0>)
 80034ce:	2200      	movs	r2, #0
 80034d0:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 80034d2:	4b02      	ldr	r3, [pc, #8]	; (80034dc <ssd1306_Init+0xd0>)
 80034d4:	2201      	movs	r2, #1
 80034d6:	711a      	strb	r2, [r3, #4]
}
 80034d8:	bf00      	nop
 80034da:	bd80      	pop	{r7, pc}
 80034dc:	20000a68 	.word	0x20000a68

080034e0 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b082      	sub	sp, #8
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	4603      	mov	r3, r0
 80034e8:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80034ea:	79fb      	ldrb	r3, [r7, #7]
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d101      	bne.n	80034f4 <ssd1306_Fill+0x14>
 80034f0:	2300      	movs	r3, #0
 80034f2:	e000      	b.n	80034f6 <ssd1306_Fill+0x16>
 80034f4:	23ff      	movs	r3, #255	; 0xff
 80034f6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80034fa:	4619      	mov	r1, r3
 80034fc:	4803      	ldr	r0, [pc, #12]	; (800350c <ssd1306_Fill+0x2c>)
 80034fe:	f006 fb09 	bl	8009b14 <memset>
}
 8003502:	bf00      	nop
 8003504:	3708      	adds	r7, #8
 8003506:	46bd      	mov	sp, r7
 8003508:	bd80      	pop	{r7, pc}
 800350a:	bf00      	nop
 800350c:	20000668 	.word	0x20000668

08003510 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8003510:	b580      	push	{r7, lr}
 8003512:	b082      	sub	sp, #8
 8003514:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8003516:	2300      	movs	r3, #0
 8003518:	71fb      	strb	r3, [r7, #7]
 800351a:	e016      	b.n	800354a <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 800351c:	79fb      	ldrb	r3, [r7, #7]
 800351e:	3b50      	subs	r3, #80	; 0x50
 8003520:	b2db      	uxtb	r3, r3
 8003522:	4618      	mov	r0, r3
 8003524:	f7ff ff40 	bl	80033a8 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8003528:	2000      	movs	r0, #0
 800352a:	f7ff ff3d 	bl	80033a8 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 800352e:	2010      	movs	r0, #16
 8003530:	f7ff ff3a 	bl	80033a8 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8003534:	79fb      	ldrb	r3, [r7, #7]
 8003536:	01db      	lsls	r3, r3, #7
 8003538:	4a08      	ldr	r2, [pc, #32]	; (800355c <ssd1306_UpdateScreen+0x4c>)
 800353a:	4413      	add	r3, r2
 800353c:	2180      	movs	r1, #128	; 0x80
 800353e:	4618      	mov	r0, r3
 8003540:	f7ff ff4a 	bl	80033d8 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8003544:	79fb      	ldrb	r3, [r7, #7]
 8003546:	3301      	adds	r3, #1
 8003548:	71fb      	strb	r3, [r7, #7]
 800354a:	79fb      	ldrb	r3, [r7, #7]
 800354c:	2b07      	cmp	r3, #7
 800354e:	d9e5      	bls.n	800351c <ssd1306_UpdateScreen+0xc>
    }
}
 8003550:	bf00      	nop
 8003552:	bf00      	nop
 8003554:	3708      	adds	r7, #8
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}
 800355a:	bf00      	nop
 800355c:	20000668 	.word	0x20000668

08003560 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8003560:	b480      	push	{r7}
 8003562:	b083      	sub	sp, #12
 8003564:	af00      	add	r7, sp, #0
 8003566:	4603      	mov	r3, r0
 8003568:	71fb      	strb	r3, [r7, #7]
 800356a:	460b      	mov	r3, r1
 800356c:	71bb      	strb	r3, [r7, #6]
 800356e:	4613      	mov	r3, r2
 8003570:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8003572:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003576:	2b00      	cmp	r3, #0
 8003578:	db3d      	blt.n	80035f6 <ssd1306_DrawPixel+0x96>
 800357a:	79bb      	ldrb	r3, [r7, #6]
 800357c:	2b3f      	cmp	r3, #63	; 0x3f
 800357e:	d83a      	bhi.n	80035f6 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8003580:	797b      	ldrb	r3, [r7, #5]
 8003582:	2b01      	cmp	r3, #1
 8003584:	d11a      	bne.n	80035bc <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8003586:	79fa      	ldrb	r2, [r7, #7]
 8003588:	79bb      	ldrb	r3, [r7, #6]
 800358a:	08db      	lsrs	r3, r3, #3
 800358c:	b2d8      	uxtb	r0, r3
 800358e:	4603      	mov	r3, r0
 8003590:	01db      	lsls	r3, r3, #7
 8003592:	4413      	add	r3, r2
 8003594:	4a1b      	ldr	r2, [pc, #108]	; (8003604 <ssd1306_DrawPixel+0xa4>)
 8003596:	5cd3      	ldrb	r3, [r2, r3]
 8003598:	b25a      	sxtb	r2, r3
 800359a:	79bb      	ldrb	r3, [r7, #6]
 800359c:	f003 0307 	and.w	r3, r3, #7
 80035a0:	2101      	movs	r1, #1
 80035a2:	fa01 f303 	lsl.w	r3, r1, r3
 80035a6:	b25b      	sxtb	r3, r3
 80035a8:	4313      	orrs	r3, r2
 80035aa:	b259      	sxtb	r1, r3
 80035ac:	79fa      	ldrb	r2, [r7, #7]
 80035ae:	4603      	mov	r3, r0
 80035b0:	01db      	lsls	r3, r3, #7
 80035b2:	4413      	add	r3, r2
 80035b4:	b2c9      	uxtb	r1, r1
 80035b6:	4a13      	ldr	r2, [pc, #76]	; (8003604 <ssd1306_DrawPixel+0xa4>)
 80035b8:	54d1      	strb	r1, [r2, r3]
 80035ba:	e01d      	b.n	80035f8 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80035bc:	79fa      	ldrb	r2, [r7, #7]
 80035be:	79bb      	ldrb	r3, [r7, #6]
 80035c0:	08db      	lsrs	r3, r3, #3
 80035c2:	b2d8      	uxtb	r0, r3
 80035c4:	4603      	mov	r3, r0
 80035c6:	01db      	lsls	r3, r3, #7
 80035c8:	4413      	add	r3, r2
 80035ca:	4a0e      	ldr	r2, [pc, #56]	; (8003604 <ssd1306_DrawPixel+0xa4>)
 80035cc:	5cd3      	ldrb	r3, [r2, r3]
 80035ce:	b25a      	sxtb	r2, r3
 80035d0:	79bb      	ldrb	r3, [r7, #6]
 80035d2:	f003 0307 	and.w	r3, r3, #7
 80035d6:	2101      	movs	r1, #1
 80035d8:	fa01 f303 	lsl.w	r3, r1, r3
 80035dc:	b25b      	sxtb	r3, r3
 80035de:	43db      	mvns	r3, r3
 80035e0:	b25b      	sxtb	r3, r3
 80035e2:	4013      	ands	r3, r2
 80035e4:	b259      	sxtb	r1, r3
 80035e6:	79fa      	ldrb	r2, [r7, #7]
 80035e8:	4603      	mov	r3, r0
 80035ea:	01db      	lsls	r3, r3, #7
 80035ec:	4413      	add	r3, r2
 80035ee:	b2c9      	uxtb	r1, r1
 80035f0:	4a04      	ldr	r2, [pc, #16]	; (8003604 <ssd1306_DrawPixel+0xa4>)
 80035f2:	54d1      	strb	r1, [r2, r3]
 80035f4:	e000      	b.n	80035f8 <ssd1306_DrawPixel+0x98>
        return;
 80035f6:	bf00      	nop
    }
}
 80035f8:	370c      	adds	r7, #12
 80035fa:	46bd      	mov	sp, r7
 80035fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003600:	4770      	bx	lr
 8003602:	bf00      	nop
 8003604:	20000668 	.word	0x20000668

08003608 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8003608:	b590      	push	{r4, r7, lr}
 800360a:	b089      	sub	sp, #36	; 0x24
 800360c:	af00      	add	r7, sp, #0
 800360e:	4604      	mov	r4, r0
 8003610:	4638      	mov	r0, r7
 8003612:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8003616:	4623      	mov	r3, r4
 8003618:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 800361a:	7bfb      	ldrb	r3, [r7, #15]
 800361c:	2b1f      	cmp	r3, #31
 800361e:	d902      	bls.n	8003626 <ssd1306_WriteChar+0x1e>
 8003620:	7bfb      	ldrb	r3, [r7, #15]
 8003622:	2b7e      	cmp	r3, #126	; 0x7e
 8003624:	d901      	bls.n	800362a <ssd1306_WriteChar+0x22>
        return 0;
 8003626:	2300      	movs	r3, #0
 8003628:	e079      	b.n	800371e <ssd1306_WriteChar+0x116>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 800362a:	4b3f      	ldr	r3, [pc, #252]	; (8003728 <ssd1306_WriteChar+0x120>)
 800362c:	881b      	ldrh	r3, [r3, #0]
 800362e:	461a      	mov	r2, r3
 8003630:	783b      	ldrb	r3, [r7, #0]
 8003632:	4413      	add	r3, r2
 8003634:	2b80      	cmp	r3, #128	; 0x80
 8003636:	dc06      	bgt.n	8003646 <ssd1306_WriteChar+0x3e>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8003638:	4b3b      	ldr	r3, [pc, #236]	; (8003728 <ssd1306_WriteChar+0x120>)
 800363a:	885b      	ldrh	r3, [r3, #2]
 800363c:	461a      	mov	r2, r3
 800363e:	787b      	ldrb	r3, [r7, #1]
 8003640:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 8003642:	2b40      	cmp	r3, #64	; 0x40
 8003644:	dd01      	ble.n	800364a <ssd1306_WriteChar+0x42>
    {
        // Not enough space on current line
        return 0;
 8003646:	2300      	movs	r3, #0
 8003648:	e069      	b.n	800371e <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 800364a:	2300      	movs	r3, #0
 800364c:	61fb      	str	r3, [r7, #28]
 800364e:	e04e      	b.n	80036ee <ssd1306_WriteChar+0xe6>
        b = Font.data[(ch - 32) * Font.height + i];
 8003650:	687a      	ldr	r2, [r7, #4]
 8003652:	7bfb      	ldrb	r3, [r7, #15]
 8003654:	3b20      	subs	r3, #32
 8003656:	7879      	ldrb	r1, [r7, #1]
 8003658:	fb01 f303 	mul.w	r3, r1, r3
 800365c:	4619      	mov	r1, r3
 800365e:	69fb      	ldr	r3, [r7, #28]
 8003660:	440b      	add	r3, r1
 8003662:	005b      	lsls	r3, r3, #1
 8003664:	4413      	add	r3, r2
 8003666:	881b      	ldrh	r3, [r3, #0]
 8003668:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.width; j++) {
 800366a:	2300      	movs	r3, #0
 800366c:	61bb      	str	r3, [r7, #24]
 800366e:	e036      	b.n	80036de <ssd1306_WriteChar+0xd6>
            if((b << j) & 0x8000)  {
 8003670:	697a      	ldr	r2, [r7, #20]
 8003672:	69bb      	ldr	r3, [r7, #24]
 8003674:	fa02 f303 	lsl.w	r3, r2, r3
 8003678:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800367c:	2b00      	cmp	r3, #0
 800367e:	d013      	beq.n	80036a8 <ssd1306_WriteChar+0xa0>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8003680:	4b29      	ldr	r3, [pc, #164]	; (8003728 <ssd1306_WriteChar+0x120>)
 8003682:	881b      	ldrh	r3, [r3, #0]
 8003684:	b2da      	uxtb	r2, r3
 8003686:	69bb      	ldr	r3, [r7, #24]
 8003688:	b2db      	uxtb	r3, r3
 800368a:	4413      	add	r3, r2
 800368c:	b2d8      	uxtb	r0, r3
 800368e:	4b26      	ldr	r3, [pc, #152]	; (8003728 <ssd1306_WriteChar+0x120>)
 8003690:	885b      	ldrh	r3, [r3, #2]
 8003692:	b2da      	uxtb	r2, r3
 8003694:	69fb      	ldr	r3, [r7, #28]
 8003696:	b2db      	uxtb	r3, r3
 8003698:	4413      	add	r3, r2
 800369a:	b2db      	uxtb	r3, r3
 800369c:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 80036a0:	4619      	mov	r1, r3
 80036a2:	f7ff ff5d 	bl	8003560 <ssd1306_DrawPixel>
 80036a6:	e017      	b.n	80036d8 <ssd1306_WriteChar+0xd0>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80036a8:	4b1f      	ldr	r3, [pc, #124]	; (8003728 <ssd1306_WriteChar+0x120>)
 80036aa:	881b      	ldrh	r3, [r3, #0]
 80036ac:	b2da      	uxtb	r2, r3
 80036ae:	69bb      	ldr	r3, [r7, #24]
 80036b0:	b2db      	uxtb	r3, r3
 80036b2:	4413      	add	r3, r2
 80036b4:	b2d8      	uxtb	r0, r3
 80036b6:	4b1c      	ldr	r3, [pc, #112]	; (8003728 <ssd1306_WriteChar+0x120>)
 80036b8:	885b      	ldrh	r3, [r3, #2]
 80036ba:	b2da      	uxtb	r2, r3
 80036bc:	69fb      	ldr	r3, [r7, #28]
 80036be:	b2db      	uxtb	r3, r3
 80036c0:	4413      	add	r3, r2
 80036c2:	b2d9      	uxtb	r1, r3
 80036c4:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	bf0c      	ite	eq
 80036cc:	2301      	moveq	r3, #1
 80036ce:	2300      	movne	r3, #0
 80036d0:	b2db      	uxtb	r3, r3
 80036d2:	461a      	mov	r2, r3
 80036d4:	f7ff ff44 	bl	8003560 <ssd1306_DrawPixel>
        for(j = 0; j < Font.width; j++) {
 80036d8:	69bb      	ldr	r3, [r7, #24]
 80036da:	3301      	adds	r3, #1
 80036dc:	61bb      	str	r3, [r7, #24]
 80036de:	783b      	ldrb	r3, [r7, #0]
 80036e0:	461a      	mov	r2, r3
 80036e2:	69bb      	ldr	r3, [r7, #24]
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d3c3      	bcc.n	8003670 <ssd1306_WriteChar+0x68>
    for(i = 0; i < Font.height; i++) {
 80036e8:	69fb      	ldr	r3, [r7, #28]
 80036ea:	3301      	adds	r3, #1
 80036ec:	61fb      	str	r3, [r7, #28]
 80036ee:	787b      	ldrb	r3, [r7, #1]
 80036f0:	461a      	mov	r2, r3
 80036f2:	69fb      	ldr	r3, [r7, #28]
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d3ab      	bcc.n	8003650 <ssd1306_WriteChar+0x48>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.char_width ? Font.char_width[ch - 32] : Font.width;
 80036f8:	4b0b      	ldr	r3, [pc, #44]	; (8003728 <ssd1306_WriteChar+0x120>)
 80036fa:	881a      	ldrh	r2, [r3, #0]
 80036fc:	68bb      	ldr	r3, [r7, #8]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d006      	beq.n	8003710 <ssd1306_WriteChar+0x108>
 8003702:	68b9      	ldr	r1, [r7, #8]
 8003704:	7bfb      	ldrb	r3, [r7, #15]
 8003706:	3b20      	subs	r3, #32
 8003708:	440b      	add	r3, r1
 800370a:	781b      	ldrb	r3, [r3, #0]
 800370c:	b29b      	uxth	r3, r3
 800370e:	e001      	b.n	8003714 <ssd1306_WriteChar+0x10c>
 8003710:	783b      	ldrb	r3, [r7, #0]
 8003712:	b29b      	uxth	r3, r3
 8003714:	4413      	add	r3, r2
 8003716:	b29a      	uxth	r2, r3
 8003718:	4b03      	ldr	r3, [pc, #12]	; (8003728 <ssd1306_WriteChar+0x120>)
 800371a:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 800371c:	7bfb      	ldrb	r3, [r7, #15]
}
 800371e:	4618      	mov	r0, r3
 8003720:	3724      	adds	r7, #36	; 0x24
 8003722:	46bd      	mov	sp, r7
 8003724:	bd90      	pop	{r4, r7, pc}
 8003726:	bf00      	nop
 8003728:	20000a68 	.word	0x20000a68

0800372c <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 800372c:	b580      	push	{r7, lr}
 800372e:	b086      	sub	sp, #24
 8003730:	af02      	add	r7, sp, #8
 8003732:	60f8      	str	r0, [r7, #12]
 8003734:	4638      	mov	r0, r7
 8003736:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 800373a:	e013      	b.n	8003764 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	7818      	ldrb	r0, [r3, #0]
 8003740:	7e3b      	ldrb	r3, [r7, #24]
 8003742:	9300      	str	r3, [sp, #0]
 8003744:	463b      	mov	r3, r7
 8003746:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003748:	f7ff ff5e 	bl	8003608 <ssd1306_WriteChar>
 800374c:	4603      	mov	r3, r0
 800374e:	461a      	mov	r2, r3
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	781b      	ldrb	r3, [r3, #0]
 8003754:	429a      	cmp	r2, r3
 8003756:	d002      	beq.n	800375e <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	781b      	ldrb	r3, [r3, #0]
 800375c:	e008      	b.n	8003770 <ssd1306_WriteString+0x44>
        }
        str++;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	3301      	adds	r3, #1
 8003762:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	781b      	ldrb	r3, [r3, #0]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d1e7      	bne.n	800373c <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	781b      	ldrb	r3, [r3, #0]
}
 8003770:	4618      	mov	r0, r3
 8003772:	3710      	adds	r7, #16
 8003774:	46bd      	mov	sp, r7
 8003776:	bd80      	pop	{r7, pc}

08003778 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8003778:	b480      	push	{r7}
 800377a:	b083      	sub	sp, #12
 800377c:	af00      	add	r7, sp, #0
 800377e:	4603      	mov	r3, r0
 8003780:	460a      	mov	r2, r1
 8003782:	71fb      	strb	r3, [r7, #7]
 8003784:	4613      	mov	r3, r2
 8003786:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8003788:	79fb      	ldrb	r3, [r7, #7]
 800378a:	b29a      	uxth	r2, r3
 800378c:	4b05      	ldr	r3, [pc, #20]	; (80037a4 <ssd1306_SetCursor+0x2c>)
 800378e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8003790:	79bb      	ldrb	r3, [r7, #6]
 8003792:	b29a      	uxth	r2, r3
 8003794:	4b03      	ldr	r3, [pc, #12]	; (80037a4 <ssd1306_SetCursor+0x2c>)
 8003796:	805a      	strh	r2, [r3, #2]
}
 8003798:	bf00      	nop
 800379a:	370c      	adds	r7, #12
 800379c:	46bd      	mov	sp, r7
 800379e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a2:	4770      	bx	lr
 80037a4:	20000a68 	.word	0x20000a68

080037a8 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b084      	sub	sp, #16
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	4603      	mov	r3, r0
 80037b0:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 80037b2:	2381      	movs	r3, #129	; 0x81
 80037b4:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 80037b6:	7bfb      	ldrb	r3, [r7, #15]
 80037b8:	4618      	mov	r0, r3
 80037ba:	f7ff fdf5 	bl	80033a8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 80037be:	79fb      	ldrb	r3, [r7, #7]
 80037c0:	4618      	mov	r0, r3
 80037c2:	f7ff fdf1 	bl	80033a8 <ssd1306_WriteCommand>
}
 80037c6:	bf00      	nop
 80037c8:	3710      	adds	r7, #16
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bd80      	pop	{r7, pc}
	...

080037d0 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b084      	sub	sp, #16
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	4603      	mov	r3, r0
 80037d8:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 80037da:	79fb      	ldrb	r3, [r7, #7]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d005      	beq.n	80037ec <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 80037e0:	23af      	movs	r3, #175	; 0xaf
 80037e2:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 80037e4:	4b08      	ldr	r3, [pc, #32]	; (8003808 <ssd1306_SetDisplayOn+0x38>)
 80037e6:	2201      	movs	r2, #1
 80037e8:	715a      	strb	r2, [r3, #5]
 80037ea:	e004      	b.n	80037f6 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 80037ec:	23ae      	movs	r3, #174	; 0xae
 80037ee:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 80037f0:	4b05      	ldr	r3, [pc, #20]	; (8003808 <ssd1306_SetDisplayOn+0x38>)
 80037f2:	2200      	movs	r2, #0
 80037f4:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 80037f6:	7bfb      	ldrb	r3, [r7, #15]
 80037f8:	4618      	mov	r0, r3
 80037fa:	f7ff fdd5 	bl	80033a8 <ssd1306_WriteCommand>
}
 80037fe:	bf00      	nop
 8003800:	3710      	adds	r7, #16
 8003802:	46bd      	mov	sp, r7
 8003804:	bd80      	pop	{r7, pc}
 8003806:	bf00      	nop
 8003808:	20000a68 	.word	0x20000a68

0800380c <ssd1306_WriteInt>:
    return SSD1306.DisplayOn;
}

// Upd by AKG
void ssd1306_WriteInt(int num, SSD1306_Font_t Font, SSD1306_COLOR color)
{
 800380c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003810:	b08b      	sub	sp, #44	; 0x2c
 8003812:	af02      	add	r7, sp, #8
 8003814:	60f8      	str	r0, [r7, #12]
 8003816:	4638      	mov	r0, r7
 8003818:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 800381c:	466b      	mov	r3, sp
 800381e:	461e      	mov	r6, r3
	static const int MAX_NUMBER_LENGTH = 10;

	int num_length = 1;
 8003820:	2301      	movs	r3, #1
 8003822:	61fb      	str	r3, [r7, #28]
	int num_divided = num;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	61bb      	str	r3, [r7, #24]
	while(num_divided / 10) {
 8003828:	e00a      	b.n	8003840 <ssd1306_WriteInt+0x34>
		num_length++;
 800382a:	69fb      	ldr	r3, [r7, #28]
 800382c:	3301      	adds	r3, #1
 800382e:	61fb      	str	r3, [r7, #28]
		num_divided = num_divided / 10;
 8003830:	69bb      	ldr	r3, [r7, #24]
 8003832:	4a32      	ldr	r2, [pc, #200]	; (80038fc <ssd1306_WriteInt+0xf0>)
 8003834:	fb82 1203 	smull	r1, r2, r2, r3
 8003838:	1092      	asrs	r2, r2, #2
 800383a:	17db      	asrs	r3, r3, #31
 800383c:	1ad3      	subs	r3, r2, r3
 800383e:	61bb      	str	r3, [r7, #24]
	while(num_divided / 10) {
 8003840:	69bb      	ldr	r3, [r7, #24]
 8003842:	3309      	adds	r3, #9
 8003844:	2b12      	cmp	r3, #18
 8003846:	d8f0      	bhi.n	800382a <ssd1306_WriteInt+0x1e>
	}

	char str[MAX_NUMBER_LENGTH];
 8003848:	4b2d      	ldr	r3, [pc, #180]	; (8003900 <ssd1306_WriteInt+0xf4>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	3b01      	subs	r3, #1
 800384e:	617b      	str	r3, [r7, #20]
 8003850:	4b2b      	ldr	r3, [pc, #172]	; (8003900 <ssd1306_WriteInt+0xf4>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	461a      	mov	r2, r3
 8003856:	2300      	movs	r3, #0
 8003858:	4690      	mov	r8, r2
 800385a:	4699      	mov	r9, r3
 800385c:	f04f 0200 	mov.w	r2, #0
 8003860:	f04f 0300 	mov.w	r3, #0
 8003864:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003868:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800386c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003870:	4b23      	ldr	r3, [pc, #140]	; (8003900 <ssd1306_WriteInt+0xf4>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	461a      	mov	r2, r3
 8003876:	2300      	movs	r3, #0
 8003878:	4614      	mov	r4, r2
 800387a:	461d      	mov	r5, r3
 800387c:	f04f 0200 	mov.w	r2, #0
 8003880:	f04f 0300 	mov.w	r3, #0
 8003884:	00eb      	lsls	r3, r5, #3
 8003886:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800388a:	00e2      	lsls	r2, r4, #3
 800388c:	4b1c      	ldr	r3, [pc, #112]	; (8003900 <ssd1306_WriteInt+0xf4>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	3307      	adds	r3, #7
 8003892:	08db      	lsrs	r3, r3, #3
 8003894:	00db      	lsls	r3, r3, #3
 8003896:	ebad 0d03 	sub.w	sp, sp, r3
 800389a:	ab02      	add	r3, sp, #8
 800389c:	3300      	adds	r3, #0
 800389e:	613b      	str	r3, [r7, #16]
	memset(str, 0, MAX_NUMBER_LENGTH*sizeof(char));
 80038a0:	4b17      	ldr	r3, [pc, #92]	; (8003900 <ssd1306_WriteInt+0xf4>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	461a      	mov	r2, r3
 80038a6:	2100      	movs	r1, #0
 80038a8:	6938      	ldr	r0, [r7, #16]
 80038aa:	f006 f933 	bl	8009b14 <memset>

	if(num_length <= MAX_NUMBER_LENGTH)
 80038ae:	4b14      	ldr	r3, [pc, #80]	; (8003900 <ssd1306_WriteInt+0xf4>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	69fa      	ldr	r2, [r7, #28]
 80038b4:	429a      	cmp	r2, r3
 80038b6:	dc0d      	bgt.n	80038d4 <ssd1306_WriteInt+0xc8>
	{
		itoa(num, str, 10);
 80038b8:	220a      	movs	r2, #10
 80038ba:	6939      	ldr	r1, [r7, #16]
 80038bc:	68f8      	ldr	r0, [r7, #12]
 80038be:	f006 f831 	bl	8009924 <itoa>
		ssd1306_WriteString(str, Font, color);
 80038c2:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80038c6:	9300      	str	r3, [sp, #0]
 80038c8:	463b      	mov	r3, r7
 80038ca:	cb0e      	ldmia	r3, {r1, r2, r3}
 80038cc:	6938      	ldr	r0, [r7, #16]
 80038ce:	f7ff ff2d 	bl	800372c <ssd1306_WriteString>
 80038d2:	e00c      	b.n	80038ee <ssd1306_WriteInt+0xe2>
	}
	else
	{
		itoa(0, str, 10);
 80038d4:	220a      	movs	r2, #10
 80038d6:	6939      	ldr	r1, [r7, #16]
 80038d8:	2000      	movs	r0, #0
 80038da:	f006 f823 	bl	8009924 <itoa>
		ssd1306_WriteString(str, Font, color);
 80038de:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80038e2:	9300      	str	r3, [sp, #0]
 80038e4:	463b      	mov	r3, r7
 80038e6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80038e8:	6938      	ldr	r0, [r7, #16]
 80038ea:	f7ff ff1f 	bl	800372c <ssd1306_WriteString>
 80038ee:	46b5      	mov	sp, r6
	}
}
 80038f0:	bf00      	nop
 80038f2:	3724      	adds	r7, #36	; 0x24
 80038f4:	46bd      	mov	sp, r7
 80038f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80038fa:	bf00      	nop
 80038fc:	66666667 	.word	0x66666667
 8003900:	0800abd4 	.word	0x0800abd4

08003904 <rx_message_run_command>:
#include <stdlib.h>

extern general_task_t task;

void rx_message_run_command(char* msg)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b084      	sub	sp, #16
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
	int32_t code = 0, param = 0;
 800390c:	2300      	movs	r3, #0
 800390e:	60fb      	str	r3, [r7, #12]
 8003910:	2300      	movs	r3, #0
 8003912:	60bb      	str	r3, [r7, #8]
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
	memcpy(&code, msg, sizeof(code));
 8003918:	60fb      	str	r3, [r7, #12]
	memcpy(&param, msg + 4, sizeof(param));
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	3304      	adds	r3, #4
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	60bb      	str	r3, [r7, #8]

	switch(code)
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	2b05      	cmp	r3, #5
 8003926:	d842      	bhi.n	80039ae <rx_message_run_command+0xaa>
 8003928:	a201      	add	r2, pc, #4	; (adr r2, 8003930 <rx_message_run_command+0x2c>)
 800392a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800392e:	bf00      	nop
 8003930:	080039a9 	.word	0x080039a9
 8003934:	08003949 	.word	0x08003949
 8003938:	08003967 	.word	0x08003967
 800393c:	08003979 	.word	0x08003979
 8003940:	08003981 	.word	0x08003981
 8003944:	08003993 	.word	0x08003993
	{
	case COMM_EMPTY:
		break;
	case COMM_SET_HV:
		// [param] = HV in Volts
		hv_set_abs_output_voltage_V(&task.hv_system, (double)abs(param));
 8003948:	68bb      	ldr	r3, [r7, #8]
 800394a:	2b00      	cmp	r3, #0
 800394c:	bfb8      	it	lt
 800394e:	425b      	neglt	r3, r3
 8003950:	4618      	mov	r0, r3
 8003952:	f7fc fd8b 	bl	800046c <__aeabi_i2d>
 8003956:	4602      	mov	r2, r0
 8003958:	460b      	mov	r3, r1
 800395a:	ec43 2b10 	vmov	d0, r2, r3
 800395e:	4816      	ldr	r0, [pc, #88]	; (80039b8 <rx_message_run_command+0xb4>)
 8003960:	f7fe fe56 	bl	8002610 <hv_set_abs_output_voltage_V>
		break;
 8003964:	e023      	b.n	80039ae <rx_message_run_command+0xaa>
	case COMM_START_MEAS:
		if(param >= 0) // [param] = seconds
 8003966:	68bb      	ldr	r3, [r7, #8]
 8003968:	2b00      	cmp	r3, #0
 800396a:	db1f      	blt.n	80039ac <rx_message_run_command+0xa8>
		{
			adc_monitor_start_measurement(&task.adcDRMonitor, param);
 800396c:	68bb      	ldr	r3, [r7, #8]
 800396e:	4619      	mov	r1, r3
 8003970:	4812      	ldr	r0, [pc, #72]	; (80039bc <rx_message_run_command+0xb8>)
 8003972:	f7fd fd91 	bl	8001498 <adc_monitor_start_measurement>
		}
		break;
 8003976:	e019      	b.n	80039ac <rx_message_run_command+0xa8>
	case COMM_RESET_MEAS:
		adc_monitor_reset_measurement(&task.adcDRMonitor);
 8003978:	4810      	ldr	r0, [pc, #64]	; (80039bc <rx_message_run_command+0xb8>)
 800397a:	f7fd fdaf 	bl	80014dc <adc_monitor_reset_measurement>
		break;
 800397e:	e016      	b.n	80039ae <rx_message_run_command+0xaa>
	case COMM_SET_MEAS_RANGE:
		if(!param) // [param] = 0 - broad range, 1 - narrow range
 8003980:	68bb      	ldr	r3, [r7, #8]
 8003982:	2b00      	cmp	r3, #0
 8003984:	d102      	bne.n	800398c <rx_message_run_command+0x88>
		{
			select_broad_adc_dose_range();
 8003986:	f7fd fdfb 	bl	8001580 <select_broad_adc_dose_range>
		}
		else
		{
			select_narrow_adc_dose_range();
		}
		break;
 800398a:	e010      	b.n	80039ae <rx_message_run_command+0xaa>
			select_narrow_adc_dose_range();
 800398c:	f7fd fe0e 	bl	80015ac <select_narrow_adc_dose_range>
		break;
 8003990:	e00d      	b.n	80039ae <rx_message_run_command+0xaa>
	case COMM_SWITCH_HV:
		if(!param) // [param] = 0 - positive HV source, 1 - negative HV source
 8003992:	68bb      	ldr	r3, [r7, #8]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d103      	bne.n	80039a0 <rx_message_run_command+0x9c>
		{
			hv_select_positive_source(&task.hv_system);
 8003998:	4807      	ldr	r0, [pc, #28]	; (80039b8 <rx_message_run_command+0xb4>)
 800399a:	f7fe fe16 	bl	80025ca <hv_select_positive_source>
		else
		{
			hv_select_negative_source(&task.hv_system);
		}
		// gpio toggle
		break;
 800399e:	e006      	b.n	80039ae <rx_message_run_command+0xaa>
			hv_select_negative_source(&task.hv_system);
 80039a0:	4805      	ldr	r0, [pc, #20]	; (80039b8 <rx_message_run_command+0xb4>)
 80039a2:	f7fe fe01 	bl	80025a8 <hv_select_negative_source>
		break;
 80039a6:	e002      	b.n	80039ae <rx_message_run_command+0xaa>
		break;
 80039a8:	bf00      	nop
 80039aa:	e000      	b.n	80039ae <rx_message_run_command+0xaa>
		break;
 80039ac:	bf00      	nop
	}
}
 80039ae:	bf00      	nop
 80039b0:	3710      	adds	r7, #16
 80039b2:	46bd      	mov	sp, r7
 80039b4:	bd80      	pop	{r7, pc}
 80039b6:	bf00      	nop
 80039b8:	200005f0 	.word	0x200005f0
 80039bc:	2000055c 	.word	0x2000055c

080039c0 <tcp_input_stream_init>:
static int tcp_input_stream_listen_socket(tcp_input_stream_t *self);
static int tcp_input_stream_receive(tcp_input_stream_t *self);
static int tcp_input_stream_reboot_ethernet(tcp_input_stream_t *self, int sockOpen);

int tcp_input_stream_init(tcp_input_stream_t *self, tcp_input_stream_init_data_t tcpInit)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b084      	sub	sp, #16
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	60f8      	str	r0, [r7, #12]
 80039c8:	4638      	mov	r0, r7
 80039ca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	memset(self, 0, sizeof(*self));
 80039ce:	223c      	movs	r2, #60	; 0x3c
 80039d0:	2100      	movs	r1, #0
 80039d2:	68f8      	ldr	r0, [r7, #12]
 80039d4:	f006 f89e 	bl	8009b14 <memset>
	memset(self->msg, 0, INPUT_MESSAGE_SIZE);
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	3301      	adds	r3, #1
 80039dc:	2208      	movs	r2, #8
 80039de:	2100      	movs	r1, #0
 80039e0:	4618      	mov	r0, r3
 80039e2:	f006 f897 	bl	8009b14 <memset>
	memset(self->msgTemp, 0, INPUT_MESSAGE_SIZE);
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	3309      	adds	r3, #9
 80039ea:	2208      	movs	r2, #8
 80039ec:	2100      	movs	r1, #0
 80039ee:	4618      	mov	r0, r3
 80039f0:	f006 f890 	bl	8009b14 <memset>
	memset(self->buff, 0, INPUT_MESSAGE_BUFFER_SIZE);
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	3311      	adds	r3, #17
 80039f8:	2208      	movs	r2, #8
 80039fa:	2100      	movs	r1, #0
 80039fc:	4618      	mov	r0, r3
 80039fe:	f006 f889 	bl	8009b14 <memset>
	self->stat = 0;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	2200      	movs	r2, #0
 8003a06:	701a      	strb	r2, [r3, #0]
	self->initData = tcpInit;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	3328      	adds	r3, #40	; 0x28
 8003a0c:	463a      	mov	r2, r7
 8003a0e:	ca07      	ldmia	r2, {r0, r1, r2}
 8003a10:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	self->currentBuffIndex = 0;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	2200      	movs	r2, #0
 8003a18:	61da      	str	r2, [r3, #28]
	self->bytesReceived = 0;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	621a      	str	r2, [r3, #32]
	self->msgSize = 0;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	2200      	movs	r2, #0
 8003a24:	849a      	strh	r2, [r3, #36]	; 0x24
	self->handlerEnabled = 0;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	2200      	movs	r2, #0
 8003a2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	self->isConnected = 0;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	2200      	movs	r2, #0
 8003a32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	self->w5500RebootCounter = self->initData.w5500RebootCounterMax;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	639a      	str	r2, [r3, #56]	; 0x38

	//self->state = INPUT_SOCK_INIT;
	return 0;
 8003a3e:	2300      	movs	r3, #0
}
 8003a40:	4618      	mov	r0, r3
 8003a42:	3710      	adds	r7, #16
 8003a44:	46bd      	mov	sp, r7
 8003a46:	bd80      	pop	{r7, pc}

08003a48 <tcp_input_stream_routine>:
{
	return INPUT_MESSAGE_SIZE; //size
}

int tcp_input_stream_routine(tcp_input_stream_t *self)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b084      	sub	sp, #16
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
	// new state mashine
	int received = -1;
 8003a50:	f04f 33ff 	mov.w	r3, #4294967295
 8003a54:	60fb      	str	r3, [r7, #12]
	int open = 0;
 8003a56:	2300      	movs	r3, #0
 8003a58:	60bb      	str	r3, [r7, #8]
	self->isConnected = 0;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	switch(getSn_SR(self->initData.sn))
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003a68:	009b      	lsls	r3, r3, #2
 8003a6a:	3301      	adds	r3, #1
 8003a6c:	00db      	lsls	r3, r3, #3
 8003a6e:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8003a72:	4618      	mov	r0, r3
 8003a74:	f000 ff60 	bl	8004938 <WIZCHIP_READ>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	2b17      	cmp	r3, #23
 8003a7c:	d013      	beq.n	8003aa6 <tcp_input_stream_routine+0x5e>
 8003a7e:	2b17      	cmp	r3, #23
 8003a80:	dc21      	bgt.n	8003ac6 <tcp_input_stream_routine+0x7e>
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d002      	beq.n	8003a8c <tcp_input_stream_routine+0x44>
 8003a86:	2b13      	cmp	r3, #19
 8003a88:	d009      	beq.n	8003a9e <tcp_input_stream_routine+0x56>
 8003a8a:	e01c      	b.n	8003ac6 <tcp_input_stream_routine+0x7e>
	{
	case SOCK_CLOSED:
		open = tcp_input_stream_open_socket(self);
 8003a8c:	6878      	ldr	r0, [r7, #4]
 8003a8e:	f000 f82d 	bl	8003aec <tcp_input_stream_open_socket>
 8003a92:	60b8      	str	r0, [r7, #8]
		tcp_input_stream_reboot_ethernet(self, open);
 8003a94:	68b9      	ldr	r1, [r7, #8]
 8003a96:	6878      	ldr	r0, [r7, #4]
 8003a98:	f000 f8cc 	bl	8003c34 <tcp_input_stream_reboot_ethernet>
		break;
 8003a9c:	e013      	b.n	8003ac6 <tcp_input_stream_routine+0x7e>
	case SOCK_INIT:
		tcp_input_stream_listen_socket(self);
 8003a9e:	6878      	ldr	r0, [r7, #4]
 8003aa0:	f000 f83c 	bl	8003b1c <tcp_input_stream_listen_socket>
		break;
 8003aa4:	e00f      	b.n	8003ac6 <tcp_input_stream_routine+0x7e>
	case SOCK_ESTABLISHED:
		received = tcp_input_stream_receive(self);
 8003aa6:	6878      	ldr	r0, [r7, #4]
 8003aa8:	f000 f84b 	bl	8003b42 <tcp_input_stream_receive>
 8003aac:	60f8      	str	r0, [r7, #12]
		if(received < 0)
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	da03      	bge.n	8003abc <tcp_input_stream_routine+0x74>
		{
			tcp_input_stream_close_socket(self);
 8003ab4:	6878      	ldr	r0, [r7, #4]
 8003ab6:	f000 f8a8 	bl	8003c0a <tcp_input_stream_close_socket>
		}
		else
		{
			self->isConnected = 1;
		}
		break;
 8003aba:	e003      	b.n	8003ac4 <tcp_input_stream_routine+0x7c>
			self->isConnected = 1;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2201      	movs	r2, #1
 8003ac0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
		break;
 8003ac4:	bf00      	nop
	}
	return 0;
 8003ac6:	2300      	movs	r3, #0
}
 8003ac8:	4618      	mov	r0, r3
 8003aca:	3710      	adds	r7, #16
 8003acc:	46bd      	mov	sp, r7
 8003ace:	bd80      	pop	{r7, pc}

08003ad0 <tcp_input_stream_enable_handler>:


void tcp_input_stream_enable_handler(tcp_input_stream_t *self)
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	b083      	sub	sp, #12
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
	self->handlerEnabled = 1;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2201      	movs	r2, #1
 8003adc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
}
 8003ae0:	bf00      	nop
 8003ae2:	370c      	adds	r7, #12
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aea:	4770      	bx	lr

08003aec <tcp_input_stream_open_socket>:
{
	return self->isConnected;
}

static int tcp_input_stream_open_socket(tcp_input_stream_t *self)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b082      	sub	sp, #8
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
	self->stat = socket(self->initData.sn, Sn_MR_TCP, self->initData.port, self->initData.flag);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	f893 0028 	ldrb.w	r0, [r3, #40]	; 0x28
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8003b04:	2101      	movs	r1, #1
 8003b06:	f000 fb15 	bl	8004134 <socket>
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	b2da      	uxtb	r2, r3
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	701a      	strb	r2, [r3, #0]
	return 0;
 8003b12:	2300      	movs	r3, #0
}
 8003b14:	4618      	mov	r0, r3
 8003b16:	3708      	adds	r7, #8
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	bd80      	pop	{r7, pc}

08003b1c <tcp_input_stream_listen_socket>:

static int tcp_input_stream_listen_socket(tcp_input_stream_t *self)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b082      	sub	sp, #8
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
	self->stat = listen(self->initData.sn);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	f000 fc84 	bl	8004438 <listen>
 8003b30:	4603      	mov	r3, r0
 8003b32:	b2da      	uxtb	r2, r3
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	701a      	strb	r2, [r3, #0]
	return 0;
 8003b38:	2300      	movs	r3, #0
}
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	3708      	adds	r7, #8
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	bd80      	pop	{r7, pc}

08003b42 <tcp_input_stream_receive>:

static int tcp_input_stream_receive(tcp_input_stream_t *self)
{
 8003b42:	b580      	push	{r7, lr}
 8003b44:	b086      	sub	sp, #24
 8003b46:	af00      	add	r7, sp, #0
 8003b48:	6078      	str	r0, [r7, #4]
	while (self->bytesReceived != INPUT_MESSAGE_SIZE)
 8003b4a:	e033      	b.n	8003bb4 <tcp_input_stream_receive+0x72>
	{
		int recv_size = recv(self->initData.sn, (uint8_t*)self->buff, INPUT_MESSAGE_BUFFER_SIZE);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	f893 0028 	ldrb.w	r0, [r3, #40]	; 0x28
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	3311      	adds	r3, #17
 8003b56:	2208      	movs	r2, #8
 8003b58:	4619      	mov	r1, r3
 8003b5a:	f000 fe37 	bl	80047cc <recv>
 8003b5e:	60f8      	str	r0, [r7, #12]
		if (recv_size == 0)
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d101      	bne.n	8003b6a <tcp_input_stream_receive+0x28>
		{
			return 0;
 8003b66:	2300      	movs	r3, #0
 8003b68:	e04b      	b.n	8003c02 <tcp_input_stream_receive+0xc0>
		}
		if (recv_size < 0)
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	da01      	bge.n	8003b74 <tcp_input_stream_receive+0x32>
		{
			return recv_size;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	e046      	b.n	8003c02 <tcp_input_stream_receive+0xc0>
		}

		self->bytesReceived += recv_size;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6a1a      	ldr	r2, [r3, #32]
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	441a      	add	r2, r3
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	621a      	str	r2, [r3, #32]

		int i;
		for(i = 0; i < recv_size; ++i)
 8003b80:	2300      	movs	r3, #0
 8003b82:	617b      	str	r3, [r7, #20]
 8003b84:	e012      	b.n	8003bac <tcp_input_stream_receive+0x6a>
		{
			self->msgTemp[self->currentBuffIndex] = self->buff[i];
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	69db      	ldr	r3, [r3, #28]
 8003b8a:	6879      	ldr	r1, [r7, #4]
 8003b8c:	697a      	ldr	r2, [r7, #20]
 8003b8e:	440a      	add	r2, r1
 8003b90:	3211      	adds	r2, #17
 8003b92:	7811      	ldrb	r1, [r2, #0]
 8003b94:	687a      	ldr	r2, [r7, #4]
 8003b96:	4413      	add	r3, r2
 8003b98:	460a      	mov	r2, r1
 8003b9a:	725a      	strb	r2, [r3, #9]
			self->currentBuffIndex++;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	69db      	ldr	r3, [r3, #28]
 8003ba0:	1c5a      	adds	r2, r3, #1
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	61da      	str	r2, [r3, #28]
		for(i = 0; i < recv_size; ++i)
 8003ba6:	697b      	ldr	r3, [r7, #20]
 8003ba8:	3301      	adds	r3, #1
 8003baa:	617b      	str	r3, [r7, #20]
 8003bac:	697a      	ldr	r2, [r7, #20]
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	429a      	cmp	r2, r3
 8003bb2:	dbe8      	blt.n	8003b86 <tcp_input_stream_receive+0x44>
	while (self->bytesReceived != INPUT_MESSAGE_SIZE)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6a1b      	ldr	r3, [r3, #32]
 8003bb8:	2b08      	cmp	r3, #8
 8003bba:	d1c7      	bne.n	8003b4c <tcp_input_stream_receive+0xa>
		}

	}

	memcpy(self->msg, self->msgTemp, INPUT_MESSAGE_SIZE);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	1c58      	adds	r0, r3, #1
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	3309      	adds	r3, #9
 8003bc4:	2208      	movs	r2, #8
 8003bc6:	4619      	mov	r1, r3
 8003bc8:	f005 ffe8 	bl	8009b9c <memcpy>

	if(self->handlerEnabled)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d004      	beq.n	8003be0 <tcp_input_stream_receive+0x9e>
	{
		rx_message_run_command(self->msg); // reaction
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	3301      	adds	r3, #1
 8003bda:	4618      	mov	r0, r3
 8003bdc:	f7ff fe92 	bl	8003904 <rx_message_run_command>
	}

	int tempBytesReceived = self->bytesReceived;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6a1b      	ldr	r3, [r3, #32]
 8003be4:	613b      	str	r3, [r7, #16]
	memset(self->msgTemp, 0, INPUT_MESSAGE_SIZE);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	3309      	adds	r3, #9
 8003bea:	2208      	movs	r2, #8
 8003bec:	2100      	movs	r1, #0
 8003bee:	4618      	mov	r0, r3
 8003bf0:	f005 ff90 	bl	8009b14 <memset>
	self->bytesReceived = 0;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	621a      	str	r2, [r3, #32]
	self->currentBuffIndex = 0;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	61da      	str	r2, [r3, #28]

	return tempBytesReceived;
 8003c00:	693b      	ldr	r3, [r7, #16]
}
 8003c02:	4618      	mov	r0, r3
 8003c04:	3718      	adds	r7, #24
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd80      	pop	{r7, pc}

08003c0a <tcp_input_stream_close_socket>:

int tcp_input_stream_close_socket(tcp_input_stream_t *self)
{
 8003c0a:	b580      	push	{r7, lr}
 8003c0c:	b082      	sub	sp, #8
 8003c0e:	af00      	add	r7, sp, #0
 8003c10:	6078      	str	r0, [r7, #4]
	disconnect(self->initData.sn);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003c18:	4618      	mov	r0, r3
 8003c1a:	f000 fc67 	bl	80044ec <disconnect>
	close(self->initData.sn);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003c24:	4618      	mov	r0, r3
 8003c26:	f000 fb99 	bl	800435c <close>
	return 0;
 8003c2a:	2300      	movs	r3, #0
}
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	3708      	adds	r7, #8
 8003c30:	46bd      	mov	sp, r7
 8003c32:	bd80      	pop	{r7, pc}

08003c34 <tcp_input_stream_reboot_ethernet>:

static int tcp_input_stream_reboot_ethernet(tcp_input_stream_t *self, int sockOpen)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b082      	sub	sp, #8
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
 8003c3c:	6039      	str	r1, [r7, #0]
	if(sockOpen != SOCK_OK)
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	2b01      	cmp	r3, #1
 8003c42:	d010      	beq.n	8003c66 <tcp_input_stream_reboot_ethernet+0x32>
	{
		if(self->w5500RebootCounter == 0)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d106      	bne.n	8003c5a <tcp_input_stream_reboot_ethernet+0x26>
		{
			W5500_Reboot();
 8003c4c:	f001 fc7a 	bl	8005544 <W5500_Reboot>
			// reset delay counter after reboot
			self->w5500RebootCounter = self->initData.w5500RebootCounterMax;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	639a      	str	r2, [r3, #56]	; 0x38
 8003c58:	e009      	b.n	8003c6e <tcp_input_stream_reboot_ethernet+0x3a>
		}
		else
		{
			// count delay
			self->w5500RebootCounter--;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c5e:	1e5a      	subs	r2, r3, #1
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	639a      	str	r2, [r3, #56]	; 0x38
 8003c64:	e003      	b.n	8003c6e <tcp_input_stream_reboot_ethernet+0x3a>
		}
	}
	else
	{
		// reset delay counter after ok open socket
		self->w5500RebootCounter = self->initData.w5500RebootCounterMax;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	639a      	str	r2, [r3, #56]	; 0x38
	}
	return 0;
 8003c6e:	2300      	movs	r3, #0
}
 8003c70:	4618      	mov	r0, r3
 8003c72:	3708      	adds	r7, #8
 8003c74:	46bd      	mov	sp, r7
 8003c76:	bd80      	pop	{r7, pc}

08003c78 <tcp_output_stream_init>:
static int tcp_output_stream_listen_socket(tcp_output_stream_t *self);
static int tcp_output_stream_send(tcp_output_stream_t *self);
static int tcp_output_stream_reboot_socket(tcp_output_stream_t *self, int sent);

int tcp_output_stream_init(tcp_output_stream_t *self, tcp_output_stream_init_data_t tcpInit)
{
 8003c78:	b084      	sub	sp, #16
 8003c7a:	b590      	push	{r4, r7, lr}
 8003c7c:	b083      	sub	sp, #12
 8003c7e:	af00      	add	r7, sp, #0
 8003c80:	6078      	str	r0, [r7, #4]
 8003c82:	f107 001c 	add.w	r0, r7, #28
 8003c86:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	memset(self, 0, sizeof(*self));
 8003c8a:	229c      	movs	r2, #156	; 0x9c
 8003c8c:	2100      	movs	r1, #0
 8003c8e:	6878      	ldr	r0, [r7, #4]
 8003c90:	f005 ff40 	bl	8009b14 <memset>
	self->stat = 0;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2200      	movs	r2, #0
 8003c98:	701a      	strb	r2, [r3, #0]
	self->initData = tcpInit;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	f103 0484 	add.w	r4, r3, #132	; 0x84
 8003ca0:	f107 031c 	add.w	r3, r7, #28
 8003ca4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003ca6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	self->msgSize = 0;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2200      	movs	r2, #0
 8003cae:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
	self->isConnected = 0;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
	self->closeSocketCounter = self->initData.closeSocketCounterMax;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	memset(self->msg, 0, MAX_OUTPUT_MESSAGE_SIZE);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	3301      	adds	r3, #1
 8003cca:	2280      	movs	r2, #128	; 0x80
 8003ccc:	2100      	movs	r1, #0
 8003cce:	4618      	mov	r0, r3
 8003cd0:	f005 ff20 	bl	8009b14 <memset>
	return 0;
 8003cd4:	2300      	movs	r3, #0
}
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	370c      	adds	r7, #12
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8003ce0:	b004      	add	sp, #16
 8003ce2:	4770      	bx	lr

08003ce4 <tcp_output_stream_set_message>:
{
	return 0;
}

int tcp_output_stream_set_message(tcp_output_stream_t *self, char* message, uint16_t size)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b084      	sub	sp, #16
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	60f8      	str	r0, [r7, #12]
 8003cec:	60b9      	str	r1, [r7, #8]
 8003cee:	4613      	mov	r3, r2
 8003cf0:	80fb      	strh	r3, [r7, #6]
	memset(self->msg, 0, MAX_OUTPUT_MESSAGE_SIZE);
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	3301      	adds	r3, #1
 8003cf6:	2280      	movs	r2, #128	; 0x80
 8003cf8:	2100      	movs	r1, #0
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	f005 ff0a 	bl	8009b14 <memset>
	if(size < MAX_OUTPUT_MESSAGE_SIZE)
 8003d00:	88fb      	ldrh	r3, [r7, #6]
 8003d02:	2b7f      	cmp	r3, #127	; 0x7f
 8003d04:	d80b      	bhi.n	8003d1e <tcp_output_stream_set_message+0x3a>
	{
		self->msgSize = size;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	88fa      	ldrh	r2, [r7, #6]
 8003d0a:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
		memcpy(self->msg, message, size);
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	3301      	adds	r3, #1
 8003d12:	88fa      	ldrh	r2, [r7, #6]
 8003d14:	68b9      	ldr	r1, [r7, #8]
 8003d16:	4618      	mov	r0, r3
 8003d18:	f005 ff40 	bl	8009b9c <memcpy>
 8003d1c:	e00a      	b.n	8003d34 <tcp_output_stream_set_message+0x50>
	}
	else
	{
		self->msgSize = MAX_OUTPUT_MESSAGE_SIZE;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2280      	movs	r2, #128	; 0x80
 8003d22:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
		memcpy(self->msg, message, MAX_OUTPUT_MESSAGE_SIZE);
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	3301      	adds	r3, #1
 8003d2a:	2280      	movs	r2, #128	; 0x80
 8003d2c:	68b9      	ldr	r1, [r7, #8]
 8003d2e:	4618      	mov	r0, r3
 8003d30:	f005 ff34 	bl	8009b9c <memcpy>
	}
	return 0;
 8003d34:	2300      	movs	r3, #0
}
 8003d36:	4618      	mov	r0, r3
 8003d38:	3710      	adds	r7, #16
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bd80      	pop	{r7, pc}

08003d3e <tcp_output_stream_routine>:

int tcp_output_stream_routine(tcp_output_stream_t *self)
{
 8003d3e:	b580      	push	{r7, lr}
 8003d40:	b084      	sub	sp, #16
 8003d42:	af00      	add	r7, sp, #0
 8003d44:	6078      	str	r0, [r7, #4]
	// new state machine
	int sent = -1;
 8003d46:	f04f 33ff 	mov.w	r3, #4294967295
 8003d4a:	60fb      	str	r3, [r7, #12]
	self->isConnected = 0;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2200      	movs	r2, #0
 8003d50:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
	switch(getSn_SR(self->initData.sn))
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8003d5a:	009b      	lsls	r3, r3, #2
 8003d5c:	3301      	adds	r3, #1
 8003d5e:	00db      	lsls	r3, r3, #3
 8003d60:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8003d64:	4618      	mov	r0, r3
 8003d66:	f000 fde7 	bl	8004938 <WIZCHIP_READ>
 8003d6a:	4603      	mov	r3, r0
 8003d6c:	2b17      	cmp	r3, #23
 8003d6e:	d00e      	beq.n	8003d8e <tcp_output_stream_routine+0x50>
 8003d70:	2b17      	cmp	r3, #23
 8003d72:	dc27      	bgt.n	8003dc4 <tcp_output_stream_routine+0x86>
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d002      	beq.n	8003d7e <tcp_output_stream_routine+0x40>
 8003d78:	2b13      	cmp	r3, #19
 8003d7a:	d004      	beq.n	8003d86 <tcp_output_stream_routine+0x48>
 8003d7c:	e022      	b.n	8003dc4 <tcp_output_stream_routine+0x86>
	{
	case SOCK_CLOSED:
		//int open = tcp_output_stream_open_socket(self);
		tcp_output_stream_open_socket(self);
 8003d7e:	6878      	ldr	r0, [r7, #4]
 8003d80:	f000 f825 	bl	8003dce <tcp_output_stream_open_socket>
		break;
 8003d84:	e01e      	b.n	8003dc4 <tcp_output_stream_routine+0x86>
	case SOCK_INIT:
		tcp_output_stream_listen_socket(self);
 8003d86:	6878      	ldr	r0, [r7, #4]
 8003d88:	f000 f83a 	bl	8003e00 <tcp_output_stream_listen_socket>
		break;
 8003d8c:	e01a      	b.n	8003dc4 <tcp_output_stream_routine+0x86>
	case SOCK_ESTABLISHED:
		sent = tcp_output_stream_send(self);
 8003d8e:	6878      	ldr	r0, [r7, #4]
 8003d90:	f000 f849 	bl	8003e26 <tcp_output_stream_send>
 8003d94:	60f8      	str	r0, [r7, #12]
		if(sent < 0)
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	da06      	bge.n	8003daa <tcp_output_stream_routine+0x6c>
		{
			disconnect(self->initData.sn);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8003da2:	4618      	mov	r0, r3
 8003da4:	f000 fba2 	bl	80044ec <disconnect>
		}
		else
		{
			self->isConnected = 1;
		}
		break;
 8003da8:	e00b      	b.n	8003dc2 <tcp_output_stream_routine+0x84>
		else if (self == 0)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d104      	bne.n	8003dba <tcp_output_stream_routine+0x7c>
			tcp_output_stream_reboot_socket(self, sent);
 8003db0:	68f9      	ldr	r1, [r7, #12]
 8003db2:	6878      	ldr	r0, [r7, #4]
 8003db4:	f000 f85a 	bl	8003e6c <tcp_output_stream_reboot_socket>
		break;
 8003db8:	e003      	b.n	8003dc2 <tcp_output_stream_routine+0x84>
			self->isConnected = 1;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2201      	movs	r2, #1
 8003dbe:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
		break;
 8003dc2:	bf00      	nop
	}
	return 0;
 8003dc4:	2300      	movs	r3, #0
}
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	3710      	adds	r7, #16
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	bd80      	pop	{r7, pc}

08003dce <tcp_output_stream_open_socket>:
{
	return self->isConnected;
}

static int tcp_output_stream_open_socket(tcp_output_stream_t *self)
{
 8003dce:	b580      	push	{r7, lr}
 8003dd0:	b082      	sub	sp, #8
 8003dd2:	af00      	add	r7, sp, #0
 8003dd4:	6078      	str	r0, [r7, #4]
	self->stat = socket(self->initData.sn, Sn_MR_TCP, self->initData.port, self->initData.flag);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	f893 0084 	ldrb.w	r0, [r3, #132]	; 0x84
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	f8b3 2086 	ldrh.w	r2, [r3, #134]	; 0x86
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 8003de8:	2101      	movs	r1, #1
 8003dea:	f000 f9a3 	bl	8004134 <socket>
 8003dee:	4603      	mov	r3, r0
 8003df0:	b2da      	uxtb	r2, r3
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	701a      	strb	r2, [r3, #0]
	return 0;
 8003df6:	2300      	movs	r3, #0
}
 8003df8:	4618      	mov	r0, r3
 8003dfa:	3708      	adds	r7, #8
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bd80      	pop	{r7, pc}

08003e00 <tcp_output_stream_listen_socket>:

static int tcp_output_stream_listen_socket(tcp_output_stream_t *self)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b082      	sub	sp, #8
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
	self->stat = listen(self->initData.sn);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8003e0e:	4618      	mov	r0, r3
 8003e10:	f000 fb12 	bl	8004438 <listen>
 8003e14:	4603      	mov	r3, r0
 8003e16:	b2da      	uxtb	r2, r3
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	701a      	strb	r2, [r3, #0]
	return 0;
 8003e1c:	2300      	movs	r3, #0
}
 8003e1e:	4618      	mov	r0, r3
 8003e20:	3708      	adds	r7, #8
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bd80      	pop	{r7, pc}

08003e26 <tcp_output_stream_send>:

static int tcp_output_stream_send(tcp_output_stream_t *self)
{
 8003e26:	b580      	push	{r7, lr}
 8003e28:	b082      	sub	sp, #8
 8003e2a:	af00      	add	r7, sp, #0
 8003e2c:	6078      	str	r0, [r7, #4]
	return send(self->initData.sn, (uint8_t*)self->msg, self->msgSize);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	f893 0084 	ldrb.w	r0, [r3, #132]	; 0x84
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	1c59      	adds	r1, r3, #1
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	f8b3 3082 	ldrh.w	r3, [r3, #130]	; 0x82
 8003e3e:	461a      	mov	r2, r3
 8003e40:	f000 fbca 	bl	80045d8 <send>
 8003e44:	4603      	mov	r3, r0
}
 8003e46:	4618      	mov	r0, r3
 8003e48:	3708      	adds	r7, #8
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	bd80      	pop	{r7, pc}

08003e4e <tcp_output_stream_close_socket>:

int tcp_output_stream_close_socket(tcp_output_stream_t *self)
{
 8003e4e:	b580      	push	{r7, lr}
 8003e50:	b082      	sub	sp, #8
 8003e52:	af00      	add	r7, sp, #0
 8003e54:	6078      	str	r0, [r7, #4]
	close(self->initData.sn);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	f000 fa7d 	bl	800435c <close>
	return 0;
 8003e62:	2300      	movs	r3, #0
}
 8003e64:	4618      	mov	r0, r3
 8003e66:	3708      	adds	r7, #8
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	bd80      	pop	{r7, pc}

08003e6c <tcp_output_stream_reboot_socket>:

static int tcp_output_stream_reboot_socket(tcp_output_stream_t *self, int sent)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b082      	sub	sp, #8
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
 8003e74:	6039      	str	r1, [r7, #0]
	if (!sent) // sent == 0
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d116      	bne.n	8003eaa <tcp_output_stream_reboot_socket+0x3e>
	{
		if(self->closeSocketCounter == 0)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d109      	bne.n	8003e9a <tcp_output_stream_reboot_socket+0x2e>
		{
			tcp_output_stream_close_socket(self);
 8003e86:	6878      	ldr	r0, [r7, #4]
 8003e88:	f7ff ffe1 	bl	8003e4e <tcp_output_stream_close_socket>

			// reset delay counter after reboot
			self->closeSocketCounter = self->initData.closeSocketCounterMax;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
 8003e98:	e00d      	b.n	8003eb6 <tcp_output_stream_reboot_socket+0x4a>
		}
		else
		{
			// count delay
			self->closeSocketCounter--;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003ea0:	1e5a      	subs	r2, r3, #1
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
 8003ea8:	e005      	b.n	8003eb6 <tcp_output_stream_reboot_socket+0x4a>
		}
	}
	else
	{
		// reset delay counter after reboot
		self->closeSocketCounter = self->initData.closeSocketCounterMax;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	}

	return 0;
 8003eb6:	2300      	movs	r3, #0
}
 8003eb8:	4618      	mov	r0, r3
 8003eba:	3708      	adds	r7, #8
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	bd80      	pop	{r7, pc}

08003ec0 <tx_message_increase_id>:
{
	return 0;
}

void tx_message_increase_id(tx_message_t *self)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b085      	sub	sp, #20
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
	uint32_t id;
	memcpy(&id, self->message + BYTE_POS_ID, sizeof(id)); // get current id
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	60fb      	str	r3, [r7, #12]
	id++; // increase id
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	3301      	adds	r3, #1
 8003ed2:	60fb      	str	r3, [r7, #12]
	memcpy(self->message + BYTE_POS_ID, (char*)&id, sizeof(id)); // copy increased id
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	68fa      	ldr	r2, [r7, #12]
 8003ed8:	601a      	str	r2, [r3, #0]
}
 8003eda:	bf00      	nop
 8003edc:	3714      	adds	r7, #20
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee4:	4770      	bx	lr

08003ee6 <tx_message_set_adc_dr_cnt>:

void tx_message_set_adc_dr_cnt(tx_message_t *self, int32_t val)
{
 8003ee6:	b480      	push	{r7}
 8003ee8:	b083      	sub	sp, #12
 8003eea:	af00      	add	r7, sp, #0
 8003eec:	6078      	str	r0, [r7, #4]
 8003eee:	6039      	str	r1, [r7, #0]
	memcpy(self->message + BYTE_POS_ADC_DR, (char*)&val, sizeof(val));
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	3304      	adds	r3, #4
 8003ef4:	683a      	ldr	r2, [r7, #0]
 8003ef6:	601a      	str	r2, [r3, #0]
}
 8003ef8:	bf00      	nop
 8003efa:	370c      	adds	r7, #12
 8003efc:	46bd      	mov	sp, r7
 8003efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f02:	4770      	bx	lr

08003f04 <tx_message_set_adc_dr_average_cnt>:

void tx_message_set_adc_dr_average_cnt(tx_message_t *self, int32_t val)
{
 8003f04:	b480      	push	{r7}
 8003f06:	b083      	sub	sp, #12
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
 8003f0c:	6039      	str	r1, [r7, #0]
	memcpy(self->message + BYTE_POS_ADC_DR_AV, (char*)&val, sizeof(val));
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	3308      	adds	r3, #8
 8003f12:	683a      	ldr	r2, [r7, #0]
 8003f14:	601a      	str	r2, [r3, #0]
}
 8003f16:	bf00      	nop
 8003f18:	370c      	adds	r7, #12
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f20:	4770      	bx	lr

08003f22 <tx_message_set_hv_out_V>:

void tx_message_set_hv_out_V(tx_message_t *self, int16_t val)
{
 8003f22:	b480      	push	{r7}
 8003f24:	b083      	sub	sp, #12
 8003f26:	af00      	add	r7, sp, #0
 8003f28:	6078      	str	r0, [r7, #4]
 8003f2a:	460b      	mov	r3, r1
 8003f2c:	807b      	strh	r3, [r7, #2]
	memcpy(self->message + BYTE_POS_HV_OUT, (char*)&val, sizeof(val));
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	330c      	adds	r3, #12
 8003f32:	887a      	ldrh	r2, [r7, #2]
 8003f34:	801a      	strh	r2, [r3, #0]
}
 8003f36:	bf00      	nop
 8003f38:	370c      	adds	r7, #12
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f40:	4770      	bx	lr

08003f42 <tx_message_set_hv_polarity>:

void tx_message_set_hv_polarity(tx_message_t *self, int8_t val)
{
 8003f42:	b480      	push	{r7}
 8003f44:	b083      	sub	sp, #12
 8003f46:	af00      	add	r7, sp, #0
 8003f48:	6078      	str	r0, [r7, #4]
 8003f4a:	460b      	mov	r3, r1
 8003f4c:	70fb      	strb	r3, [r7, #3]
	memcpy(self->message + BYTE_POS_HV_POL, (char*)&val, sizeof(val));
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	330e      	adds	r3, #14
 8003f52:	78fa      	ldrb	r2, [r7, #3]
 8003f54:	701a      	strb	r2, [r3, #0]
}
 8003f56:	bf00      	nop
 8003f58:	370c      	adds	r7, #12
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f60:	4770      	bx	lr

08003f62 <tx_message_set_range>:

void tx_message_set_range(tx_message_t *self, int8_t val)
{
 8003f62:	b480      	push	{r7}
 8003f64:	b083      	sub	sp, #12
 8003f66:	af00      	add	r7, sp, #0
 8003f68:	6078      	str	r0, [r7, #4]
 8003f6a:	460b      	mov	r3, r1
 8003f6c:	70fb      	strb	r3, [r7, #3]
	memcpy(self->message + BYTE_POS_RANGE, (char*)&val, sizeof(val));
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	330f      	adds	r3, #15
 8003f72:	78fa      	ldrb	r2, [r7, #3]
 8003f74:	701a      	strb	r2, [r3, #0]
}
 8003f76:	bf00      	nop
 8003f78:	370c      	adds	r7, #12
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f80:	4770      	bx	lr

08003f82 <tx_message_set_press_out_kPa>:

void tx_message_set_press_out_kPa(tx_message_t *self, int32_t val)
{
 8003f82:	b480      	push	{r7}
 8003f84:	b083      	sub	sp, #12
 8003f86:	af00      	add	r7, sp, #0
 8003f88:	6078      	str	r0, [r7, #4]
 8003f8a:	6039      	str	r1, [r7, #0]
	memcpy(self->message + BYTE_POS_PRESS_OUT, (char*)&val, sizeof(val));
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	3310      	adds	r3, #16
 8003f90:	683a      	ldr	r2, [r7, #0]
 8003f92:	601a      	str	r2, [r3, #0]
}
 8003f94:	bf00      	nop
 8003f96:	370c      	adds	r7, #12
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9e:	4770      	bx	lr

08003fa0 <tx_message_set_adc_dr_measure_state>:

void tx_message_set_adc_dr_measure_state(tx_message_t *self, uint8_t val)
{
 8003fa0:	b480      	push	{r7}
 8003fa2:	b083      	sub	sp, #12
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
 8003fa8:	460b      	mov	r3, r1
 8003faa:	70fb      	strb	r3, [r7, #3]
	memcpy(self->message + BYTE_POS_DR_MEASURE_STATE, (char*)&val, sizeof(val));
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	3314      	adds	r3, #20
 8003fb0:	78fa      	ldrb	r2, [r7, #3]
 8003fb2:	701a      	strb	r2, [r3, #0]
}
 8003fb4:	bf00      	nop
 8003fb6:	370c      	adds	r7, #12
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbe:	4770      	bx	lr

08003fc0 <tx_message_set_adc_dr_measure_time>:

void tx_message_set_adc_dr_measure_time(tx_message_t *self, uint16_t val)
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	b083      	sub	sp, #12
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
 8003fc8:	460b      	mov	r3, r1
 8003fca:	807b      	strh	r3, [r7, #2]
	memcpy(self->message + BYTE_POS_DR_MEASURE_TIME, (char*)&val, sizeof(val));
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	3315      	adds	r3, #21
 8003fd0:	887a      	ldrh	r2, [r7, #2]
 8003fd2:	801a      	strh	r2, [r3, #0]
}
 8003fd4:	bf00      	nop
 8003fd6:	370c      	adds	r7, #12
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fde:	4770      	bx	lr

08003fe0 <tx_message_get>:


char* tx_message_get(tx_message_t *self)
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	b083      	sub	sp, #12
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
	return self->message;
 8003fe8:	687b      	ldr	r3, [r7, #4]
}
 8003fea:	4618      	mov	r0, r3
 8003fec:	370c      	adds	r7, #12
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff4:	4770      	bx	lr

08003ff6 <tx_message_size>:

size_t tx_message_size(void)
{
 8003ff6:	b480      	push	{r7}
 8003ff8:	af00      	add	r7, sp, #0
	return TX_MESSAGE_SIZE;
 8003ffa:	2317      	movs	r3, #23
}
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	46bd      	mov	sp, r7
 8004000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004004:	4770      	bx	lr
	...

08004008 <uart_handle_rx_message>:
	RESP_OK = 0x01,
	RESP_ERR = 0x02
} response_code_t;

void uart_handle_rx_message(UART_HandleTypeDef* huart, uint8_t *msg)
{
 8004008:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800400c:	b08d      	sub	sp, #52	; 0x34
 800400e:	af00      	add	r7, sp, #0
 8004010:	60f8      	str	r0, [r7, #12]
 8004012:	60b9      	str	r1, [r7, #8]
 8004014:	466b      	mov	r3, sp
 8004016:	461e      	mov	r6, r3
	// 1 - ip[1]
	// 2 - ip[2]
	// 3 - ip[3]
	// 4-5 - output port
	// 6-7 - input port
	const int TIMEOUT = 50;
 8004018:	2332      	movs	r3, #50	; 0x32
 800401a:	62fb      	str	r3, [r7, #44]	; 0x2c

	uint8_t code_ok = RESP_OK;
 800401c:	2301      	movs	r3, #1
 800401e:	76fb      	strb	r3, [r7, #27]
	flash_data_t data;
	//uint8_t code_err = RESP_ERR;
	command_code_t command_code = *(int*)msg;
 8004020:	68bb      	ldr	r3, [r7, #8]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

	const int TX_BUFF_SIZE = 8;
 8004028:	2308      	movs	r3, #8
 800402a:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t buff[TX_BUFF_SIZE];
 800402c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800402e:	3b01      	subs	r3, #1
 8004030:	623b      	str	r3, [r7, #32]
 8004032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004034:	2200      	movs	r2, #0
 8004036:	4698      	mov	r8, r3
 8004038:	4691      	mov	r9, r2
 800403a:	f04f 0200 	mov.w	r2, #0
 800403e:	f04f 0300 	mov.w	r3, #0
 8004042:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004046:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800404a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800404e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004050:	2200      	movs	r2, #0
 8004052:	461c      	mov	r4, r3
 8004054:	4615      	mov	r5, r2
 8004056:	f04f 0200 	mov.w	r2, #0
 800405a:	f04f 0300 	mov.w	r3, #0
 800405e:	00eb      	lsls	r3, r5, #3
 8004060:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004064:	00e2      	lsls	r2, r4, #3
 8004066:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004068:	3307      	adds	r3, #7
 800406a:	08db      	lsrs	r3, r3, #3
 800406c:	00db      	lsls	r3, r3, #3
 800406e:	ebad 0d03 	sub.w	sp, sp, r3
 8004072:	466b      	mov	r3, sp
 8004074:	3300      	adds	r3, #0
 8004076:	61fb      	str	r3, [r7, #28]
	memset(buff, 0, TX_BUFF_SIZE);
 8004078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800407a:	461a      	mov	r2, r3
 800407c:	2100      	movs	r1, #0
 800407e:	69f8      	ldr	r0, [r7, #28]
 8004080:	f005 fd48 	bl	8009b14 <memset>

	switch(command_code)
 8004084:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004088:	2b03      	cmp	r3, #3
 800408a:	d84c      	bhi.n	8004126 <uart_handle_rx_message+0x11e>
 800408c:	a201      	add	r2, pc, #4	; (adr r2, 8004094 <uart_handle_rx_message+0x8c>)
 800408e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004092:	bf00      	nop
 8004094:	08004127 	.word	0x08004127
 8004098:	080040a5 	.word	0x080040a5
 800409c:	080040dd 	.word	0x080040dd
 80040a0:	08004117 	.word	0x08004117
	{
	case COMM_EMPTY:
		break;
	case COMM_SET_CONF:
		memcpy(data.ip, msg + 1, 4);
 80040a4:	68bb      	ldr	r3, [r7, #8]
 80040a6:	3301      	adds	r3, #1
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	613b      	str	r3, [r7, #16]
		memcpy(&data.input_port, msg + 7, 2);
 80040ac:	68bb      	ldr	r3, [r7, #8]
 80040ae:	3307      	adds	r3, #7
 80040b0:	881b      	ldrh	r3, [r3, #0]
 80040b2:	b29b      	uxth	r3, r3
 80040b4:	82bb      	strh	r3, [r7, #20]
		memcpy(&data.output_port, msg + 5, 2);
 80040b6:	68bb      	ldr	r3, [r7, #8]
 80040b8:	3305      	adds	r3, #5
 80040ba:	881b      	ldrh	r3, [r3, #0]
 80040bc:	b29b      	uxth	r3, r3
 80040be:	82fb      	strh	r3, [r7, #22]
		flash_data_write(data);
 80040c0:	f107 0310 	add.w	r3, r7, #16
 80040c4:	e893 0003 	ldmia.w	r3, {r0, r1}
 80040c8:	f7fd fdf0 	bl	8001cac <flash_data_write>
		HAL_UART_Transmit(huart, &code_ok, 1, TIMEOUT);//
 80040cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040ce:	f107 011b 	add.w	r1, r7, #27
 80040d2:	2201      	movs	r2, #1
 80040d4:	68f8      	ldr	r0, [r7, #12]
 80040d6:	f004 fc07 	bl	80088e8 <HAL_UART_Transmit>
		break;
 80040da:	e024      	b.n	8004126 <uart_handle_rx_message+0x11e>
	case COMM_GET_CONF:
		data = flash_data_read();
 80040dc:	463b      	mov	r3, r7
 80040de:	4618      	mov	r0, r3
 80040e0:	f7fd fe20 	bl	8001d24 <flash_data_read>
 80040e4:	f107 0310 	add.w	r3, r7, #16
 80040e8:	463a      	mov	r2, r7
 80040ea:	6810      	ldr	r0, [r2, #0]
 80040ec:	6851      	ldr	r1, [r2, #4]
 80040ee:	c303      	stmia	r3!, {r0, r1}
 80040f0:	693a      	ldr	r2, [r7, #16]
		memcpy(buff + 0, data.ip, 4);
 80040f2:	69fb      	ldr	r3, [r7, #28]
 80040f4:	601a      	str	r2, [r3, #0]
		memcpy(buff + 6, &data.input_port, 2);
 80040f6:	69fb      	ldr	r3, [r7, #28]
 80040f8:	3306      	adds	r3, #6
 80040fa:	8aba      	ldrh	r2, [r7, #20]
 80040fc:	801a      	strh	r2, [r3, #0]
		memcpy(buff + 4, &data.output_port, 2);
 80040fe:	69fb      	ldr	r3, [r7, #28]
 8004100:	3304      	adds	r3, #4
 8004102:	8afa      	ldrh	r2, [r7, #22]
 8004104:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit(huart, buff, TX_BUFF_SIZE, TIMEOUT);
 8004106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004108:	b29a      	uxth	r2, r3
 800410a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800410c:	69f9      	ldr	r1, [r7, #28]
 800410e:	68f8      	ldr	r0, [r7, #12]
 8004110:	f004 fbea 	bl	80088e8 <HAL_UART_Transmit>
		break;
 8004114:	e007      	b.n	8004126 <uart_handle_rx_message+0x11e>
	case COMM_PING:
		HAL_UART_Transmit(huart, &code_ok, 1, TIMEOUT);
 8004116:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004118:	f107 011b 	add.w	r1, r7, #27
 800411c:	2201      	movs	r2, #1
 800411e:	68f8      	ldr	r0, [r7, #12]
 8004120:	f004 fbe2 	bl	80088e8 <HAL_UART_Transmit>
		break;
 8004124:	bf00      	nop
 8004126:	46b5      	mov	sp, r6
	}

}
 8004128:	bf00      	nop
 800412a:	3734      	adds	r7, #52	; 0x34
 800412c:	46bd      	mov	sp, r7
 800412e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004132:	bf00      	nop

08004134 <socket>:
   }while(0);              \



int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag)
{
 8004134:	b590      	push	{r4, r7, lr}
 8004136:	b085      	sub	sp, #20
 8004138:	af00      	add	r7, sp, #0
 800413a:	4604      	mov	r4, r0
 800413c:	4608      	mov	r0, r1
 800413e:	4611      	mov	r1, r2
 8004140:	461a      	mov	r2, r3
 8004142:	4623      	mov	r3, r4
 8004144:	71fb      	strb	r3, [r7, #7]
 8004146:	4603      	mov	r3, r0
 8004148:	71bb      	strb	r3, [r7, #6]
 800414a:	460b      	mov	r3, r1
 800414c:	80bb      	strh	r3, [r7, #4]
 800414e:	4613      	mov	r3, r2
 8004150:	70fb      	strb	r3, [r7, #3]
	CHECK_SOCKNUM();
 8004152:	79fb      	ldrb	r3, [r7, #7]
 8004154:	2b08      	cmp	r3, #8
 8004156:	d902      	bls.n	800415e <socket+0x2a>
 8004158:	f04f 33ff 	mov.w	r3, #4294967295
 800415c:	e0f0      	b.n	8004340 <socket+0x20c>
	switch(protocol)
 800415e:	79bb      	ldrb	r3, [r7, #6]
 8004160:	2b01      	cmp	r3, #1
 8004162:	d005      	beq.n	8004170 <socket+0x3c>
 8004164:	2b00      	cmp	r3, #0
 8004166:	dd11      	ble.n	800418c <socket+0x58>
 8004168:	3b02      	subs	r3, #2
 800416a:	2b02      	cmp	r3, #2
 800416c:	d80e      	bhi.n	800418c <socket+0x58>
            if(taddr == 0) return SOCKERR_SOCKINIT;
         }
      case Sn_MR_UDP :
      case Sn_MR_MACRAW :
	  case Sn_MR_IPRAW :
         break;
 800416e:	e010      	b.n	8004192 <socket+0x5e>
            getSIPR((uint8_t*)&taddr);
 8004170:	f107 030c 	add.w	r3, r7, #12
 8004174:	2204      	movs	r2, #4
 8004176:	4619      	mov	r1, r3
 8004178:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 800417c:	f000 fc76 	bl	8004a6c <WIZCHIP_READ_BUF>
            if(taddr == 0) return SOCKERR_SOCKINIT;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d105      	bne.n	8004192 <socket+0x5e>
 8004186:	f06f 0302 	mvn.w	r3, #2
 800418a:	e0d9      	b.n	8004340 <socket+0x20c>
   #if ( _WIZCHIP_ < 5200 )
      case Sn_MR_PPPoE :
         break;
   #endif
      default :
         return SOCKERR_SOCKMODE;
 800418c:	f06f 0304 	mvn.w	r3, #4
 8004190:	e0d6      	b.n	8004340 <socket+0x20c>
         break;
 8004192:	bf00      	nop
	}
	//M20150601 : For SF_TCP_ALIGN & W5300
	//if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG;
	if((flag & 0x04) != 0) return SOCKERR_SOCKFLAG;
 8004194:	78fb      	ldrb	r3, [r7, #3]
 8004196:	f003 0304 	and.w	r3, r3, #4
 800419a:	2b00      	cmp	r3, #0
 800419c:	d002      	beq.n	80041a4 <socket+0x70>
 800419e:	f06f 0305 	mvn.w	r3, #5
 80041a2:	e0cd      	b.n	8004340 <socket+0x20c>
#if _WIZCHIP_ == 5200
   if(flag & 0x10) return SOCKERR_SOCKFLAG;
#endif
	   
	if(flag != 0)
 80041a4:	78fb      	ldrb	r3, [r7, #3]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d028      	beq.n	80041fc <socket+0xc8>
	{
   	switch(protocol)
 80041aa:	79bb      	ldrb	r3, [r7, #6]
 80041ac:	2b01      	cmp	r3, #1
 80041ae:	d002      	beq.n	80041b6 <socket+0x82>
 80041b0:	2b02      	cmp	r3, #2
 80041b2:	d008      	beq.n	80041c6 <socket+0x92>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
      	      }
   	      #endif
   	      break;
   	   default:
   	      break;
 80041b4:	e022      	b.n	80041fc <socket+0xc8>
   		     if((flag & (SF_TCP_NODELAY|SF_IO_NONBLOCK))==0) return SOCKERR_SOCKFLAG;
 80041b6:	78fb      	ldrb	r3, [r7, #3]
 80041b8:	f003 0321 	and.w	r3, r3, #33	; 0x21
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d11a      	bne.n	80041f6 <socket+0xc2>
 80041c0:	f06f 0305 	mvn.w	r3, #5
 80041c4:	e0bc      	b.n	8004340 <socket+0x20c>
   	      if(flag & SF_IGMP_VER2)
 80041c6:	78fb      	ldrb	r3, [r7, #3]
 80041c8:	f003 0320 	and.w	r3, r3, #32
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d006      	beq.n	80041de <socket+0xaa>
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 80041d0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	db02      	blt.n	80041de <socket+0xaa>
 80041d8:	f06f 0305 	mvn.w	r3, #5
 80041dc:	e0b0      	b.n	8004340 <socket+0x20c>
      	      if(flag & SF_UNI_BLOCK)
 80041de:	78fb      	ldrb	r3, [r7, #3]
 80041e0:	f003 0310 	and.w	r3, r3, #16
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d008      	beq.n	80041fa <socket+0xc6>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
 80041e8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	db04      	blt.n	80041fa <socket+0xc6>
 80041f0:	f06f 0305 	mvn.w	r3, #5
 80041f4:	e0a4      	b.n	8004340 <socket+0x20c>
   	      break;
 80041f6:	bf00      	nop
 80041f8:	e000      	b.n	80041fc <socket+0xc8>
   	      break;
 80041fa:	bf00      	nop
   	}
   }
	close(sn);
 80041fc:	79fb      	ldrb	r3, [r7, #7]
 80041fe:	4618      	mov	r0, r3
 8004200:	f000 f8ac 	bl	800435c <close>
	//M20150601
	#if _WIZCHIP_ == 5300
	   setSn_MR(sn, ((uint16_t)(protocol | (flag & 0xF0))) | (((uint16_t)(flag & 0x02)) << 7) );
    #else
	   setSn_MR(sn, (protocol | (flag & 0xF0)));
 8004204:	79fb      	ldrb	r3, [r7, #7]
 8004206:	009b      	lsls	r3, r3, #2
 8004208:	3301      	adds	r3, #1
 800420a:	00db      	lsls	r3, r3, #3
 800420c:	4618      	mov	r0, r3
 800420e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004212:	f023 030f 	bic.w	r3, r3, #15
 8004216:	b25a      	sxtb	r2, r3
 8004218:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800421c:	4313      	orrs	r3, r2
 800421e:	b25b      	sxtb	r3, r3
 8004220:	b2db      	uxtb	r3, r3
 8004222:	4619      	mov	r1, r3
 8004224:	f000 fbd4 	bl	80049d0 <WIZCHIP_WRITE>
    #endif
	if(!port)
 8004228:	88bb      	ldrh	r3, [r7, #4]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d110      	bne.n	8004250 <socket+0x11c>
	{
	   port = sock_any_port++;
 800422e:	4b46      	ldr	r3, [pc, #280]	; (8004348 <socket+0x214>)
 8004230:	881b      	ldrh	r3, [r3, #0]
 8004232:	1c5a      	adds	r2, r3, #1
 8004234:	b291      	uxth	r1, r2
 8004236:	4a44      	ldr	r2, [pc, #272]	; (8004348 <socket+0x214>)
 8004238:	8011      	strh	r1, [r2, #0]
 800423a:	80bb      	strh	r3, [r7, #4]
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 800423c:	4b42      	ldr	r3, [pc, #264]	; (8004348 <socket+0x214>)
 800423e:	881b      	ldrh	r3, [r3, #0]
 8004240:	f64f 72f0 	movw	r2, #65520	; 0xfff0
 8004244:	4293      	cmp	r3, r2
 8004246:	d103      	bne.n	8004250 <socket+0x11c>
 8004248:	4b3f      	ldr	r3, [pc, #252]	; (8004348 <socket+0x214>)
 800424a:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 800424e:	801a      	strh	r2, [r3, #0]
	}
   setSn_PORT(sn,port);	
 8004250:	79fb      	ldrb	r3, [r7, #7]
 8004252:	009b      	lsls	r3, r3, #2
 8004254:	3301      	adds	r3, #1
 8004256:	00db      	lsls	r3, r3, #3
 8004258:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800425c:	461a      	mov	r2, r3
 800425e:	88bb      	ldrh	r3, [r7, #4]
 8004260:	0a1b      	lsrs	r3, r3, #8
 8004262:	b29b      	uxth	r3, r3
 8004264:	b2db      	uxtb	r3, r3
 8004266:	4619      	mov	r1, r3
 8004268:	4610      	mov	r0, r2
 800426a:	f000 fbb1 	bl	80049d0 <WIZCHIP_WRITE>
 800426e:	79fb      	ldrb	r3, [r7, #7]
 8004270:	009b      	lsls	r3, r3, #2
 8004272:	3301      	adds	r3, #1
 8004274:	00db      	lsls	r3, r3, #3
 8004276:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800427a:	461a      	mov	r2, r3
 800427c:	88bb      	ldrh	r3, [r7, #4]
 800427e:	b2db      	uxtb	r3, r3
 8004280:	4619      	mov	r1, r3
 8004282:	4610      	mov	r0, r2
 8004284:	f000 fba4 	bl	80049d0 <WIZCHIP_WRITE>
   setSn_CR(sn,Sn_CR_OPEN);
 8004288:	79fb      	ldrb	r3, [r7, #7]
 800428a:	009b      	lsls	r3, r3, #2
 800428c:	3301      	adds	r3, #1
 800428e:	00db      	lsls	r3, r3, #3
 8004290:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8004294:	2101      	movs	r1, #1
 8004296:	4618      	mov	r0, r3
 8004298:	f000 fb9a 	bl	80049d0 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 800429c:	bf00      	nop
 800429e:	79fb      	ldrb	r3, [r7, #7]
 80042a0:	009b      	lsls	r3, r3, #2
 80042a2:	3301      	adds	r3, #1
 80042a4:	00db      	lsls	r3, r3, #3
 80042a6:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80042aa:	4618      	mov	r0, r3
 80042ac:	f000 fb44 	bl	8004938 <WIZCHIP_READ>
 80042b0:	4603      	mov	r3, r0
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d1f3      	bne.n	800429e <socket+0x16a>
   //A20150401 : For release the previous sock_io_mode
   sock_io_mode &= ~(1 <<sn);
 80042b6:	79fb      	ldrb	r3, [r7, #7]
 80042b8:	2201      	movs	r2, #1
 80042ba:	fa02 f303 	lsl.w	r3, r2, r3
 80042be:	b21b      	sxth	r3, r3
 80042c0:	43db      	mvns	r3, r3
 80042c2:	b21a      	sxth	r2, r3
 80042c4:	4b21      	ldr	r3, [pc, #132]	; (800434c <socket+0x218>)
 80042c6:	881b      	ldrh	r3, [r3, #0]
 80042c8:	b21b      	sxth	r3, r3
 80042ca:	4013      	ands	r3, r2
 80042cc:	b21b      	sxth	r3, r3
 80042ce:	b29a      	uxth	r2, r3
 80042d0:	4b1e      	ldr	r3, [pc, #120]	; (800434c <socket+0x218>)
 80042d2:	801a      	strh	r2, [r3, #0]
   //
	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
 80042d4:	78fb      	ldrb	r3, [r7, #3]
 80042d6:	f003 0201 	and.w	r2, r3, #1
 80042da:	79fb      	ldrb	r3, [r7, #7]
 80042dc:	fa02 f303 	lsl.w	r3, r2, r3
 80042e0:	b21a      	sxth	r2, r3
 80042e2:	4b1a      	ldr	r3, [pc, #104]	; (800434c <socket+0x218>)
 80042e4:	881b      	ldrh	r3, [r3, #0]
 80042e6:	b21b      	sxth	r3, r3
 80042e8:	4313      	orrs	r3, r2
 80042ea:	b21b      	sxth	r3, r3
 80042ec:	b29a      	uxth	r2, r3
 80042ee:	4b17      	ldr	r3, [pc, #92]	; (800434c <socket+0x218>)
 80042f0:	801a      	strh	r2, [r3, #0]
   sock_is_sending &= ~(1<<sn);
 80042f2:	79fb      	ldrb	r3, [r7, #7]
 80042f4:	2201      	movs	r2, #1
 80042f6:	fa02 f303 	lsl.w	r3, r2, r3
 80042fa:	b21b      	sxth	r3, r3
 80042fc:	43db      	mvns	r3, r3
 80042fe:	b21a      	sxth	r2, r3
 8004300:	4b13      	ldr	r3, [pc, #76]	; (8004350 <socket+0x21c>)
 8004302:	881b      	ldrh	r3, [r3, #0]
 8004304:	b21b      	sxth	r3, r3
 8004306:	4013      	ands	r3, r2
 8004308:	b21b      	sxth	r3, r3
 800430a:	b29a      	uxth	r2, r3
 800430c:	4b10      	ldr	r3, [pc, #64]	; (8004350 <socket+0x21c>)
 800430e:	801a      	strh	r2, [r3, #0]
   sock_remained_size[sn] = 0;
 8004310:	79fb      	ldrb	r3, [r7, #7]
 8004312:	4a10      	ldr	r2, [pc, #64]	; (8004354 <socket+0x220>)
 8004314:	2100      	movs	r1, #0
 8004316:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   //M20150601 : repalce 0 with PACK_COMPLETED
   //sock_pack_info[sn] = 0;
   sock_pack_info[sn] = PACK_COMPLETED;
 800431a:	79fb      	ldrb	r3, [r7, #7]
 800431c:	4a0e      	ldr	r2, [pc, #56]	; (8004358 <socket+0x224>)
 800431e:	2100      	movs	r1, #0
 8004320:	54d1      	strb	r1, [r2, r3]
   //
   while(getSn_SR(sn) == SOCK_CLOSED);
 8004322:	bf00      	nop
 8004324:	79fb      	ldrb	r3, [r7, #7]
 8004326:	009b      	lsls	r3, r3, #2
 8004328:	3301      	adds	r3, #1
 800432a:	00db      	lsls	r3, r3, #3
 800432c:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8004330:	4618      	mov	r0, r3
 8004332:	f000 fb01 	bl	8004938 <WIZCHIP_READ>
 8004336:	4603      	mov	r3, r0
 8004338:	2b00      	cmp	r3, #0
 800433a:	d0f3      	beq.n	8004324 <socket+0x1f0>
   return (int8_t)sn;
 800433c:	f997 3007 	ldrsb.w	r3, [r7, #7]
}	   
 8004340:	4618      	mov	r0, r3
 8004342:	3714      	adds	r7, #20
 8004344:	46bd      	mov	sp, r7
 8004346:	bd90      	pop	{r4, r7, pc}
 8004348:	2000003c 	.word	0x2000003c
 800434c:	20000a6e 	.word	0x20000a6e
 8004350:	20000a70 	.word	0x20000a70
 8004354:	20000a74 	.word	0x20000a74
 8004358:	20000a84 	.word	0x20000a84

0800435c <close>:

int8_t close(uint8_t sn)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b082      	sub	sp, #8
 8004360:	af00      	add	r7, sp, #0
 8004362:	4603      	mov	r3, r0
 8004364:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 8004366:	79fb      	ldrb	r3, [r7, #7]
 8004368:	2b08      	cmp	r3, #8
 800436a:	d902      	bls.n	8004372 <close+0x16>
 800436c:	f04f 33ff 	mov.w	r3, #4294967295
 8004370:	e055      	b.n	800441e <close+0xc2>
      while(getSn_CR(sn) != 0);
      while(getSn_SR(sn) != SOCK_UDP);
      sendto(sn,destip,1,destip,0x3000); // send the dummy data to an unknown destination(0.0.0.1).
   };   
#endif 
	setSn_CR(sn,Sn_CR_CLOSE);
 8004372:	79fb      	ldrb	r3, [r7, #7]
 8004374:	009b      	lsls	r3, r3, #2
 8004376:	3301      	adds	r3, #1
 8004378:	00db      	lsls	r3, r3, #3
 800437a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800437e:	2110      	movs	r1, #16
 8004380:	4618      	mov	r0, r3
 8004382:	f000 fb25 	bl	80049d0 <WIZCHIP_WRITE>
   /* wait to process the command... */
	while( getSn_CR(sn) );
 8004386:	bf00      	nop
 8004388:	79fb      	ldrb	r3, [r7, #7]
 800438a:	009b      	lsls	r3, r3, #2
 800438c:	3301      	adds	r3, #1
 800438e:	00db      	lsls	r3, r3, #3
 8004390:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8004394:	4618      	mov	r0, r3
 8004396:	f000 facf 	bl	8004938 <WIZCHIP_READ>
 800439a:	4603      	mov	r3, r0
 800439c:	2b00      	cmp	r3, #0
 800439e:	d1f3      	bne.n	8004388 <close+0x2c>
	/* clear all interrupt of the socket. */
	setSn_IR(sn, 0xFF);
 80043a0:	79fb      	ldrb	r3, [r7, #7]
 80043a2:	009b      	lsls	r3, r3, #2
 80043a4:	3301      	adds	r3, #1
 80043a6:	00db      	lsls	r3, r3, #3
 80043a8:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80043ac:	211f      	movs	r1, #31
 80043ae:	4618      	mov	r0, r3
 80043b0:	f000 fb0e 	bl	80049d0 <WIZCHIP_WRITE>
	//A20150401 : Release the sock_io_mode of socket n.
	sock_io_mode &= ~(1<<sn);
 80043b4:	79fb      	ldrb	r3, [r7, #7]
 80043b6:	2201      	movs	r2, #1
 80043b8:	fa02 f303 	lsl.w	r3, r2, r3
 80043bc:	b21b      	sxth	r3, r3
 80043be:	43db      	mvns	r3, r3
 80043c0:	b21a      	sxth	r2, r3
 80043c2:	4b19      	ldr	r3, [pc, #100]	; (8004428 <close+0xcc>)
 80043c4:	881b      	ldrh	r3, [r3, #0]
 80043c6:	b21b      	sxth	r3, r3
 80043c8:	4013      	ands	r3, r2
 80043ca:	b21b      	sxth	r3, r3
 80043cc:	b29a      	uxth	r2, r3
 80043ce:	4b16      	ldr	r3, [pc, #88]	; (8004428 <close+0xcc>)
 80043d0:	801a      	strh	r2, [r3, #0]
	//
	sock_is_sending &= ~(1<<sn);
 80043d2:	79fb      	ldrb	r3, [r7, #7]
 80043d4:	2201      	movs	r2, #1
 80043d6:	fa02 f303 	lsl.w	r3, r2, r3
 80043da:	b21b      	sxth	r3, r3
 80043dc:	43db      	mvns	r3, r3
 80043de:	b21a      	sxth	r2, r3
 80043e0:	4b12      	ldr	r3, [pc, #72]	; (800442c <close+0xd0>)
 80043e2:	881b      	ldrh	r3, [r3, #0]
 80043e4:	b21b      	sxth	r3, r3
 80043e6:	4013      	ands	r3, r2
 80043e8:	b21b      	sxth	r3, r3
 80043ea:	b29a      	uxth	r2, r3
 80043ec:	4b0f      	ldr	r3, [pc, #60]	; (800442c <close+0xd0>)
 80043ee:	801a      	strh	r2, [r3, #0]
	sock_remained_size[sn] = 0;
 80043f0:	79fb      	ldrb	r3, [r7, #7]
 80043f2:	4a0f      	ldr	r2, [pc, #60]	; (8004430 <close+0xd4>)
 80043f4:	2100      	movs	r1, #0
 80043f6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	sock_pack_info[sn] = 0;
 80043fa:	79fb      	ldrb	r3, [r7, #7]
 80043fc:	4a0d      	ldr	r2, [pc, #52]	; (8004434 <close+0xd8>)
 80043fe:	2100      	movs	r1, #0
 8004400:	54d1      	strb	r1, [r2, r3]
	while(getSn_SR(sn) != SOCK_CLOSED);
 8004402:	bf00      	nop
 8004404:	79fb      	ldrb	r3, [r7, #7]
 8004406:	009b      	lsls	r3, r3, #2
 8004408:	3301      	adds	r3, #1
 800440a:	00db      	lsls	r3, r3, #3
 800440c:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8004410:	4618      	mov	r0, r3
 8004412:	f000 fa91 	bl	8004938 <WIZCHIP_READ>
 8004416:	4603      	mov	r3, r0
 8004418:	2b00      	cmp	r3, #0
 800441a:	d1f3      	bne.n	8004404 <close+0xa8>
	return SOCK_OK;
 800441c:	2301      	movs	r3, #1
}
 800441e:	4618      	mov	r0, r3
 8004420:	3708      	adds	r7, #8
 8004422:	46bd      	mov	sp, r7
 8004424:	bd80      	pop	{r7, pc}
 8004426:	bf00      	nop
 8004428:	20000a6e 	.word	0x20000a6e
 800442c:	20000a70 	.word	0x20000a70
 8004430:	20000a74 	.word	0x20000a74
 8004434:	20000a84 	.word	0x20000a84

08004438 <listen>:

int8_t listen(uint8_t sn)
{
 8004438:	b580      	push	{r7, lr}
 800443a:	b082      	sub	sp, #8
 800443c:	af00      	add	r7, sp, #0
 800443e:	4603      	mov	r3, r0
 8004440:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 8004442:	79fb      	ldrb	r3, [r7, #7]
 8004444:	2b08      	cmp	r3, #8
 8004446:	d902      	bls.n	800444e <listen+0x16>
 8004448:	f04f 33ff 	mov.w	r3, #4294967295
 800444c:	e049      	b.n	80044e2 <listen+0xaa>
   CHECK_SOCKMODE(Sn_MR_TCP);
 800444e:	79fb      	ldrb	r3, [r7, #7]
 8004450:	009b      	lsls	r3, r3, #2
 8004452:	3301      	adds	r3, #1
 8004454:	00db      	lsls	r3, r3, #3
 8004456:	4618      	mov	r0, r3
 8004458:	f000 fa6e 	bl	8004938 <WIZCHIP_READ>
 800445c:	4603      	mov	r3, r0
 800445e:	f003 030f 	and.w	r3, r3, #15
 8004462:	2b01      	cmp	r3, #1
 8004464:	d002      	beq.n	800446c <listen+0x34>
 8004466:	f06f 0304 	mvn.w	r3, #4
 800446a:	e03a      	b.n	80044e2 <listen+0xaa>
	CHECK_SOCKINIT();
 800446c:	79fb      	ldrb	r3, [r7, #7]
 800446e:	009b      	lsls	r3, r3, #2
 8004470:	3301      	adds	r3, #1
 8004472:	00db      	lsls	r3, r3, #3
 8004474:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8004478:	4618      	mov	r0, r3
 800447a:	f000 fa5d 	bl	8004938 <WIZCHIP_READ>
 800447e:	4603      	mov	r3, r0
 8004480:	2b13      	cmp	r3, #19
 8004482:	d002      	beq.n	800448a <listen+0x52>
 8004484:	f06f 0302 	mvn.w	r3, #2
 8004488:	e02b      	b.n	80044e2 <listen+0xaa>
	setSn_CR(sn,Sn_CR_LISTEN);
 800448a:	79fb      	ldrb	r3, [r7, #7]
 800448c:	009b      	lsls	r3, r3, #2
 800448e:	3301      	adds	r3, #1
 8004490:	00db      	lsls	r3, r3, #3
 8004492:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8004496:	2102      	movs	r1, #2
 8004498:	4618      	mov	r0, r3
 800449a:	f000 fa99 	bl	80049d0 <WIZCHIP_WRITE>
	while(getSn_CR(sn));
 800449e:	bf00      	nop
 80044a0:	79fb      	ldrb	r3, [r7, #7]
 80044a2:	009b      	lsls	r3, r3, #2
 80044a4:	3301      	adds	r3, #1
 80044a6:	00db      	lsls	r3, r3, #3
 80044a8:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80044ac:	4618      	mov	r0, r3
 80044ae:	f000 fa43 	bl	8004938 <WIZCHIP_READ>
 80044b2:	4603      	mov	r3, r0
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d1f3      	bne.n	80044a0 <listen+0x68>
   while(getSn_SR(sn) != SOCK_LISTEN)
 80044b8:	e006      	b.n	80044c8 <listen+0x90>
   {
         close(sn);
 80044ba:	79fb      	ldrb	r3, [r7, #7]
 80044bc:	4618      	mov	r0, r3
 80044be:	f7ff ff4d 	bl	800435c <close>
         return SOCKERR_SOCKCLOSED;
 80044c2:	f06f 0303 	mvn.w	r3, #3
 80044c6:	e00c      	b.n	80044e2 <listen+0xaa>
   while(getSn_SR(sn) != SOCK_LISTEN)
 80044c8:	79fb      	ldrb	r3, [r7, #7]
 80044ca:	009b      	lsls	r3, r3, #2
 80044cc:	3301      	adds	r3, #1
 80044ce:	00db      	lsls	r3, r3, #3
 80044d0:	f503 7340 	add.w	r3, r3, #768	; 0x300
 80044d4:	4618      	mov	r0, r3
 80044d6:	f000 fa2f 	bl	8004938 <WIZCHIP_READ>
 80044da:	4603      	mov	r3, r0
 80044dc:	2b14      	cmp	r3, #20
 80044de:	d1ec      	bne.n	80044ba <listen+0x82>
   }
   return SOCK_OK;
 80044e0:	2301      	movs	r3, #1
}
 80044e2:	4618      	mov	r0, r3
 80044e4:	3708      	adds	r7, #8
 80044e6:	46bd      	mov	sp, r7
 80044e8:	bd80      	pop	{r7, pc}
	...

080044ec <disconnect>:
   
   return SOCK_OK;
}

int8_t disconnect(uint8_t sn)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b082      	sub	sp, #8
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	4603      	mov	r3, r0
 80044f4:	71fb      	strb	r3, [r7, #7]
   CHECK_SOCKNUM();
 80044f6:	79fb      	ldrb	r3, [r7, #7]
 80044f8:	2b08      	cmp	r3, #8
 80044fa:	d902      	bls.n	8004502 <disconnect+0x16>
 80044fc:	f04f 33ff 	mov.w	r3, #4294967295
 8004500:	e062      	b.n	80045c8 <disconnect+0xdc>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8004502:	79fb      	ldrb	r3, [r7, #7]
 8004504:	009b      	lsls	r3, r3, #2
 8004506:	3301      	adds	r3, #1
 8004508:	00db      	lsls	r3, r3, #3
 800450a:	4618      	mov	r0, r3
 800450c:	f000 fa14 	bl	8004938 <WIZCHIP_READ>
 8004510:	4603      	mov	r3, r0
 8004512:	f003 030f 	and.w	r3, r3, #15
 8004516:	2b01      	cmp	r3, #1
 8004518:	d002      	beq.n	8004520 <disconnect+0x34>
 800451a:	f06f 0304 	mvn.w	r3, #4
 800451e:	e053      	b.n	80045c8 <disconnect+0xdc>
	setSn_CR(sn,Sn_CR_DISCON);
 8004520:	79fb      	ldrb	r3, [r7, #7]
 8004522:	009b      	lsls	r3, r3, #2
 8004524:	3301      	adds	r3, #1
 8004526:	00db      	lsls	r3, r3, #3
 8004528:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800452c:	2108      	movs	r1, #8
 800452e:	4618      	mov	r0, r3
 8004530:	f000 fa4e 	bl	80049d0 <WIZCHIP_WRITE>
	/* wait to process the command... */
	while(getSn_CR(sn));
 8004534:	bf00      	nop
 8004536:	79fb      	ldrb	r3, [r7, #7]
 8004538:	009b      	lsls	r3, r3, #2
 800453a:	3301      	adds	r3, #1
 800453c:	00db      	lsls	r3, r3, #3
 800453e:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8004542:	4618      	mov	r0, r3
 8004544:	f000 f9f8 	bl	8004938 <WIZCHIP_READ>
 8004548:	4603      	mov	r3, r0
 800454a:	2b00      	cmp	r3, #0
 800454c:	d1f3      	bne.n	8004536 <disconnect+0x4a>
	sock_is_sending &= ~(1<<sn);
 800454e:	79fb      	ldrb	r3, [r7, #7]
 8004550:	2201      	movs	r2, #1
 8004552:	fa02 f303 	lsl.w	r3, r2, r3
 8004556:	b21b      	sxth	r3, r3
 8004558:	43db      	mvns	r3, r3
 800455a:	b21a      	sxth	r2, r3
 800455c:	4b1c      	ldr	r3, [pc, #112]	; (80045d0 <disconnect+0xe4>)
 800455e:	881b      	ldrh	r3, [r3, #0]
 8004560:	b21b      	sxth	r3, r3
 8004562:	4013      	ands	r3, r2
 8004564:	b21b      	sxth	r3, r3
 8004566:	b29a      	uxth	r2, r3
 8004568:	4b19      	ldr	r3, [pc, #100]	; (80045d0 <disconnect+0xe4>)
 800456a:	801a      	strh	r2, [r3, #0]
   if(sock_io_mode & (1<<sn)) return SOCK_BUSY;
 800456c:	4b19      	ldr	r3, [pc, #100]	; (80045d4 <disconnect+0xe8>)
 800456e:	881b      	ldrh	r3, [r3, #0]
 8004570:	461a      	mov	r2, r3
 8004572:	79fb      	ldrb	r3, [r7, #7]
 8004574:	fa42 f303 	asr.w	r3, r2, r3
 8004578:	f003 0301 	and.w	r3, r3, #1
 800457c:	2b00      	cmp	r3, #0
 800457e:	d016      	beq.n	80045ae <disconnect+0xc2>
 8004580:	2300      	movs	r3, #0
 8004582:	e021      	b.n	80045c8 <disconnect+0xdc>
	while(getSn_SR(sn) != SOCK_CLOSED)
	{
	   if(getSn_IR(sn) & Sn_IR_TIMEOUT)
 8004584:	79fb      	ldrb	r3, [r7, #7]
 8004586:	009b      	lsls	r3, r3, #2
 8004588:	3301      	adds	r3, #1
 800458a:	00db      	lsls	r3, r3, #3
 800458c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8004590:	4618      	mov	r0, r3
 8004592:	f000 f9d1 	bl	8004938 <WIZCHIP_READ>
 8004596:	4603      	mov	r3, r0
 8004598:	f003 0308 	and.w	r3, r3, #8
 800459c:	2b00      	cmp	r3, #0
 800459e:	d006      	beq.n	80045ae <disconnect+0xc2>
	   {
	      close(sn);
 80045a0:	79fb      	ldrb	r3, [r7, #7]
 80045a2:	4618      	mov	r0, r3
 80045a4:	f7ff feda 	bl	800435c <close>
	      return SOCKERR_TIMEOUT;
 80045a8:	f06f 030c 	mvn.w	r3, #12
 80045ac:	e00c      	b.n	80045c8 <disconnect+0xdc>
	while(getSn_SR(sn) != SOCK_CLOSED)
 80045ae:	79fb      	ldrb	r3, [r7, #7]
 80045b0:	009b      	lsls	r3, r3, #2
 80045b2:	3301      	adds	r3, #1
 80045b4:	00db      	lsls	r3, r3, #3
 80045b6:	f503 7340 	add.w	r3, r3, #768	; 0x300
 80045ba:	4618      	mov	r0, r3
 80045bc:	f000 f9bc 	bl	8004938 <WIZCHIP_READ>
 80045c0:	4603      	mov	r3, r0
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d1de      	bne.n	8004584 <disconnect+0x98>
	   }
	}
	return SOCK_OK;
 80045c6:	2301      	movs	r3, #1
}
 80045c8:	4618      	mov	r0, r3
 80045ca:	3708      	adds	r7, #8
 80045cc:	46bd      	mov	sp, r7
 80045ce:	bd80      	pop	{r7, pc}
 80045d0:	20000a70 	.word	0x20000a70
 80045d4:	20000a6e 	.word	0x20000a6e

080045d8 <send>:

int32_t send(uint8_t sn, uint8_t * buf, uint16_t len)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	b084      	sub	sp, #16
 80045dc:	af00      	add	r7, sp, #0
 80045de:	4603      	mov	r3, r0
 80045e0:	6039      	str	r1, [r7, #0]
 80045e2:	71fb      	strb	r3, [r7, #7]
 80045e4:	4613      	mov	r3, r2
 80045e6:	80bb      	strh	r3, [r7, #4]
   uint8_t tmp=0;
 80045e8:	2300      	movs	r3, #0
 80045ea:	73fb      	strb	r3, [r7, #15]
   uint16_t freesize=0;
 80045ec:	2300      	movs	r3, #0
 80045ee:	81bb      	strh	r3, [r7, #12]
   
   CHECK_SOCKNUM();
 80045f0:	79fb      	ldrb	r3, [r7, #7]
 80045f2:	2b08      	cmp	r3, #8
 80045f4:	d902      	bls.n	80045fc <send+0x24>
 80045f6:	f04f 33ff 	mov.w	r3, #4294967295
 80045fa:	e0de      	b.n	80047ba <send+0x1e2>
   CHECK_SOCKMODE(Sn_MR_TCP);
 80045fc:	79fb      	ldrb	r3, [r7, #7]
 80045fe:	009b      	lsls	r3, r3, #2
 8004600:	3301      	adds	r3, #1
 8004602:	00db      	lsls	r3, r3, #3
 8004604:	4618      	mov	r0, r3
 8004606:	f000 f997 	bl	8004938 <WIZCHIP_READ>
 800460a:	4603      	mov	r3, r0
 800460c:	f003 030f 	and.w	r3, r3, #15
 8004610:	2b01      	cmp	r3, #1
 8004612:	d002      	beq.n	800461a <send+0x42>
 8004614:	f06f 0304 	mvn.w	r3, #4
 8004618:	e0cf      	b.n	80047ba <send+0x1e2>
   CHECK_SOCKDATA();
 800461a:	88bb      	ldrh	r3, [r7, #4]
 800461c:	2b00      	cmp	r3, #0
 800461e:	d102      	bne.n	8004626 <send+0x4e>
 8004620:	f06f 030d 	mvn.w	r3, #13
 8004624:	e0c9      	b.n	80047ba <send+0x1e2>
   tmp = getSn_SR(sn);
 8004626:	79fb      	ldrb	r3, [r7, #7]
 8004628:	009b      	lsls	r3, r3, #2
 800462a:	3301      	adds	r3, #1
 800462c:	00db      	lsls	r3, r3, #3
 800462e:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8004632:	4618      	mov	r0, r3
 8004634:	f000 f980 	bl	8004938 <WIZCHIP_READ>
 8004638:	4603      	mov	r3, r0
 800463a:	73fb      	strb	r3, [r7, #15]
   if(tmp != SOCK_ESTABLISHED && tmp != SOCK_CLOSE_WAIT) return SOCKERR_SOCKSTATUS;
 800463c:	7bfb      	ldrb	r3, [r7, #15]
 800463e:	2b17      	cmp	r3, #23
 8004640:	d005      	beq.n	800464e <send+0x76>
 8004642:	7bfb      	ldrb	r3, [r7, #15]
 8004644:	2b1c      	cmp	r3, #28
 8004646:	d002      	beq.n	800464e <send+0x76>
 8004648:	f06f 0306 	mvn.w	r3, #6
 800464c:	e0b5      	b.n	80047ba <send+0x1e2>
   if( sock_is_sending & (1<<sn) )
 800464e:	4b5d      	ldr	r3, [pc, #372]	; (80047c4 <send+0x1ec>)
 8004650:	881b      	ldrh	r3, [r3, #0]
 8004652:	461a      	mov	r2, r3
 8004654:	79fb      	ldrb	r3, [r7, #7]
 8004656:	fa42 f303 	asr.w	r3, r2, r3
 800465a:	f003 0301 	and.w	r3, r3, #1
 800465e:	2b00      	cmp	r3, #0
 8004660:	d039      	beq.n	80046d6 <send+0xfe>
   {
      tmp = getSn_IR(sn);
 8004662:	79fb      	ldrb	r3, [r7, #7]
 8004664:	009b      	lsls	r3, r3, #2
 8004666:	3301      	adds	r3, #1
 8004668:	00db      	lsls	r3, r3, #3
 800466a:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800466e:	4618      	mov	r0, r3
 8004670:	f000 f962 	bl	8004938 <WIZCHIP_READ>
 8004674:	4603      	mov	r3, r0
 8004676:	f003 031f 	and.w	r3, r3, #31
 800467a:	73fb      	strb	r3, [r7, #15]
      if(tmp & Sn_IR_SENDOK)
 800467c:	7bfb      	ldrb	r3, [r7, #15]
 800467e:	f003 0310 	and.w	r3, r3, #16
 8004682:	2b00      	cmp	r3, #0
 8004684:	d019      	beq.n	80046ba <send+0xe2>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
 8004686:	79fb      	ldrb	r3, [r7, #7]
 8004688:	009b      	lsls	r3, r3, #2
 800468a:	3301      	adds	r3, #1
 800468c:	00db      	lsls	r3, r3, #3
 800468e:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8004692:	2110      	movs	r1, #16
 8004694:	4618      	mov	r0, r3
 8004696:	f000 f99b 	bl	80049d0 <WIZCHIP_WRITE>
               setSn_CR(sn,Sn_CR_SEND);
               while(getSn_CR(sn));
               return SOCK_BUSY;
            }
         #endif
         sock_is_sending &= ~(1<<sn);         
 800469a:	79fb      	ldrb	r3, [r7, #7]
 800469c:	2201      	movs	r2, #1
 800469e:	fa02 f303 	lsl.w	r3, r2, r3
 80046a2:	b21b      	sxth	r3, r3
 80046a4:	43db      	mvns	r3, r3
 80046a6:	b21a      	sxth	r2, r3
 80046a8:	4b46      	ldr	r3, [pc, #280]	; (80047c4 <send+0x1ec>)
 80046aa:	881b      	ldrh	r3, [r3, #0]
 80046ac:	b21b      	sxth	r3, r3
 80046ae:	4013      	ands	r3, r2
 80046b0:	b21b      	sxth	r3, r3
 80046b2:	b29a      	uxth	r2, r3
 80046b4:	4b43      	ldr	r3, [pc, #268]	; (80047c4 <send+0x1ec>)
 80046b6:	801a      	strh	r2, [r3, #0]
 80046b8:	e00d      	b.n	80046d6 <send+0xfe>
      }
      else if(tmp & Sn_IR_TIMEOUT)
 80046ba:	7bfb      	ldrb	r3, [r7, #15]
 80046bc:	f003 0308 	and.w	r3, r3, #8
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d006      	beq.n	80046d2 <send+0xfa>
      {
         close(sn);
 80046c4:	79fb      	ldrb	r3, [r7, #7]
 80046c6:	4618      	mov	r0, r3
 80046c8:	f7ff fe48 	bl	800435c <close>
         return SOCKERR_TIMEOUT;
 80046cc:	f06f 030c 	mvn.w	r3, #12
 80046d0:	e073      	b.n	80047ba <send+0x1e2>
      }
      else return SOCK_BUSY;
 80046d2:	2300      	movs	r3, #0
 80046d4:	e071      	b.n	80047ba <send+0x1e2>
   }
   freesize = getSn_TxMAX(sn);
 80046d6:	79fb      	ldrb	r3, [r7, #7]
 80046d8:	009b      	lsls	r3, r3, #2
 80046da:	3301      	adds	r3, #1
 80046dc:	00db      	lsls	r3, r3, #3
 80046de:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 80046e2:	4618      	mov	r0, r3
 80046e4:	f000 f928 	bl	8004938 <WIZCHIP_READ>
 80046e8:	4603      	mov	r3, r0
 80046ea:	b29b      	uxth	r3, r3
 80046ec:	029b      	lsls	r3, r3, #10
 80046ee:	81bb      	strh	r3, [r7, #12]
   if (len > freesize) len = freesize; // check size not to exceed MAX size.
 80046f0:	88ba      	ldrh	r2, [r7, #4]
 80046f2:	89bb      	ldrh	r3, [r7, #12]
 80046f4:	429a      	cmp	r2, r3
 80046f6:	d901      	bls.n	80046fc <send+0x124>
 80046f8:	89bb      	ldrh	r3, [r7, #12]
 80046fa:	80bb      	strh	r3, [r7, #4]
   while(1)
   {
      freesize = getSn_TX_FSR(sn);
 80046fc:	79fb      	ldrb	r3, [r7, #7]
 80046fe:	4618      	mov	r0, r3
 8004700:	f000 fa74 	bl	8004bec <getSn_TX_FSR>
 8004704:	4603      	mov	r3, r0
 8004706:	81bb      	strh	r3, [r7, #12]
      tmp = getSn_SR(sn);
 8004708:	79fb      	ldrb	r3, [r7, #7]
 800470a:	009b      	lsls	r3, r3, #2
 800470c:	3301      	adds	r3, #1
 800470e:	00db      	lsls	r3, r3, #3
 8004710:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8004714:	4618      	mov	r0, r3
 8004716:	f000 f90f 	bl	8004938 <WIZCHIP_READ>
 800471a:	4603      	mov	r3, r0
 800471c:	73fb      	strb	r3, [r7, #15]
      if ((tmp != SOCK_ESTABLISHED) && (tmp != SOCK_CLOSE_WAIT))
 800471e:	7bfb      	ldrb	r3, [r7, #15]
 8004720:	2b17      	cmp	r3, #23
 8004722:	d009      	beq.n	8004738 <send+0x160>
 8004724:	7bfb      	ldrb	r3, [r7, #15]
 8004726:	2b1c      	cmp	r3, #28
 8004728:	d006      	beq.n	8004738 <send+0x160>
      {
         close(sn);
 800472a:	79fb      	ldrb	r3, [r7, #7]
 800472c:	4618      	mov	r0, r3
 800472e:	f7ff fe15 	bl	800435c <close>
         return SOCKERR_SOCKSTATUS;
 8004732:	f06f 0306 	mvn.w	r3, #6
 8004736:	e040      	b.n	80047ba <send+0x1e2>
      }
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
 8004738:	4b23      	ldr	r3, [pc, #140]	; (80047c8 <send+0x1f0>)
 800473a:	881b      	ldrh	r3, [r3, #0]
 800473c:	461a      	mov	r2, r3
 800473e:	79fb      	ldrb	r3, [r7, #7]
 8004740:	fa42 f303 	asr.w	r3, r2, r3
 8004744:	f003 0301 	and.w	r3, r3, #1
 8004748:	2b00      	cmp	r3, #0
 800474a:	d005      	beq.n	8004758 <send+0x180>
 800474c:	88ba      	ldrh	r2, [r7, #4]
 800474e:	89bb      	ldrh	r3, [r7, #12]
 8004750:	429a      	cmp	r2, r3
 8004752:	d901      	bls.n	8004758 <send+0x180>
 8004754:	2300      	movs	r3, #0
 8004756:	e030      	b.n	80047ba <send+0x1e2>
      if(len <= freesize) break;
 8004758:	88ba      	ldrh	r2, [r7, #4]
 800475a:	89bb      	ldrh	r3, [r7, #12]
 800475c:	429a      	cmp	r2, r3
 800475e:	d900      	bls.n	8004762 <send+0x18a>
      freesize = getSn_TX_FSR(sn);
 8004760:	e7cc      	b.n	80046fc <send+0x124>
      if(len <= freesize) break;
 8004762:	bf00      	nop
   }
   wiz_send_data(sn, buf, len);
 8004764:	88ba      	ldrh	r2, [r7, #4]
 8004766:	79fb      	ldrb	r3, [r7, #7]
 8004768:	6839      	ldr	r1, [r7, #0]
 800476a:	4618      	mov	r0, r3
 800476c:	f000 fad4 	bl	8004d18 <wiz_send_data>

   #if _WIZCHIP_ == 5300
      setSn_TX_WRSR(sn,len);
   #endif
   
   setSn_CR(sn,Sn_CR_SEND);
 8004770:	79fb      	ldrb	r3, [r7, #7]
 8004772:	009b      	lsls	r3, r3, #2
 8004774:	3301      	adds	r3, #1
 8004776:	00db      	lsls	r3, r3, #3
 8004778:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800477c:	2120      	movs	r1, #32
 800477e:	4618      	mov	r0, r3
 8004780:	f000 f926 	bl	80049d0 <WIZCHIP_WRITE>
   /* wait to process the command... */
   while(getSn_CR(sn));
 8004784:	bf00      	nop
 8004786:	79fb      	ldrb	r3, [r7, #7]
 8004788:	009b      	lsls	r3, r3, #2
 800478a:	3301      	adds	r3, #1
 800478c:	00db      	lsls	r3, r3, #3
 800478e:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8004792:	4618      	mov	r0, r3
 8004794:	f000 f8d0 	bl	8004938 <WIZCHIP_READ>
 8004798:	4603      	mov	r3, r0
 800479a:	2b00      	cmp	r3, #0
 800479c:	d1f3      	bne.n	8004786 <send+0x1ae>
   sock_is_sending |= (1 << sn);
 800479e:	79fb      	ldrb	r3, [r7, #7]
 80047a0:	2201      	movs	r2, #1
 80047a2:	fa02 f303 	lsl.w	r3, r2, r3
 80047a6:	b21a      	sxth	r2, r3
 80047a8:	4b06      	ldr	r3, [pc, #24]	; (80047c4 <send+0x1ec>)
 80047aa:	881b      	ldrh	r3, [r3, #0]
 80047ac:	b21b      	sxth	r3, r3
 80047ae:	4313      	orrs	r3, r2
 80047b0:	b21b      	sxth	r3, r3
 80047b2:	b29a      	uxth	r2, r3
 80047b4:	4b03      	ldr	r3, [pc, #12]	; (80047c4 <send+0x1ec>)
 80047b6:	801a      	strh	r2, [r3, #0]
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 80047b8:	88bb      	ldrh	r3, [r7, #4]
}
 80047ba:	4618      	mov	r0, r3
 80047bc:	3710      	adds	r7, #16
 80047be:	46bd      	mov	sp, r7
 80047c0:	bd80      	pop	{r7, pc}
 80047c2:	bf00      	nop
 80047c4:	20000a70 	.word	0x20000a70
 80047c8:	20000a6e 	.word	0x20000a6e

080047cc <recv>:


int32_t recv(uint8_t sn, uint8_t * buf, uint16_t len)
{
 80047cc:	b590      	push	{r4, r7, lr}
 80047ce:	b085      	sub	sp, #20
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	4603      	mov	r3, r0
 80047d4:	6039      	str	r1, [r7, #0]
 80047d6:	71fb      	strb	r3, [r7, #7]
 80047d8:	4613      	mov	r3, r2
 80047da:	80bb      	strh	r3, [r7, #4]
   uint8_t  tmp = 0;
 80047dc:	2300      	movs	r3, #0
 80047de:	73fb      	strb	r3, [r7, #15]
   uint16_t recvsize = 0;
 80047e0:	2300      	movs	r3, #0
 80047e2:	81bb      	strh	r3, [r7, #12]
#if   _WIZCHIP_ == 5300
   uint8_t head[2];
   uint16_t mr;
#endif
//
   CHECK_SOCKNUM();
 80047e4:	79fb      	ldrb	r3, [r7, #7]
 80047e6:	2b08      	cmp	r3, #8
 80047e8:	d902      	bls.n	80047f0 <recv+0x24>
 80047ea:	f04f 33ff 	mov.w	r3, #4294967295
 80047ee:	e09c      	b.n	800492a <recv+0x15e>
   CHECK_SOCKMODE(Sn_MR_TCP);
 80047f0:	79fb      	ldrb	r3, [r7, #7]
 80047f2:	009b      	lsls	r3, r3, #2
 80047f4:	3301      	adds	r3, #1
 80047f6:	00db      	lsls	r3, r3, #3
 80047f8:	4618      	mov	r0, r3
 80047fa:	f000 f89d 	bl	8004938 <WIZCHIP_READ>
 80047fe:	4603      	mov	r3, r0
 8004800:	f003 030f 	and.w	r3, r3, #15
 8004804:	2b01      	cmp	r3, #1
 8004806:	d002      	beq.n	800480e <recv+0x42>
 8004808:	f06f 0304 	mvn.w	r3, #4
 800480c:	e08d      	b.n	800492a <recv+0x15e>
   CHECK_SOCKDATA();
 800480e:	88bb      	ldrh	r3, [r7, #4]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d102      	bne.n	800481a <recv+0x4e>
 8004814:	f06f 030d 	mvn.w	r3, #13
 8004818:	e087      	b.n	800492a <recv+0x15e>
   
   recvsize = getSn_RxMAX(sn);
 800481a:	79fb      	ldrb	r3, [r7, #7]
 800481c:	009b      	lsls	r3, r3, #2
 800481e:	3301      	adds	r3, #1
 8004820:	00db      	lsls	r3, r3, #3
 8004822:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 8004826:	4618      	mov	r0, r3
 8004828:	f000 f886 	bl	8004938 <WIZCHIP_READ>
 800482c:	4603      	mov	r3, r0
 800482e:	b29b      	uxth	r3, r3
 8004830:	029b      	lsls	r3, r3, #10
 8004832:	81bb      	strh	r3, [r7, #12]
   if(recvsize < len) len = recvsize;
 8004834:	89ba      	ldrh	r2, [r7, #12]
 8004836:	88bb      	ldrh	r3, [r7, #4]
 8004838:	429a      	cmp	r2, r3
 800483a:	d201      	bcs.n	8004840 <recv+0x74>
 800483c:	89bb      	ldrh	r3, [r7, #12]
 800483e:	80bb      	strh	r3, [r7, #4]
   {
#endif
//
      while(1)
      {
         recvsize = getSn_RX_RSR(sn);
 8004840:	79fb      	ldrb	r3, [r7, #7]
 8004842:	4618      	mov	r0, r3
 8004844:	f000 fa1d 	bl	8004c82 <getSn_RX_RSR>
 8004848:	4603      	mov	r3, r0
 800484a:	81bb      	strh	r3, [r7, #12]
         tmp = getSn_SR(sn);
 800484c:	79fb      	ldrb	r3, [r7, #7]
 800484e:	009b      	lsls	r3, r3, #2
 8004850:	3301      	adds	r3, #1
 8004852:	00db      	lsls	r3, r3, #3
 8004854:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8004858:	4618      	mov	r0, r3
 800485a:	f000 f86d 	bl	8004938 <WIZCHIP_READ>
 800485e:	4603      	mov	r3, r0
 8004860:	73fb      	strb	r3, [r7, #15]
         if (tmp != SOCK_ESTABLISHED)
 8004862:	7bfb      	ldrb	r3, [r7, #15]
 8004864:	2b17      	cmp	r3, #23
 8004866:	d026      	beq.n	80048b6 <recv+0xea>
         {
            if(tmp == SOCK_CLOSE_WAIT)
 8004868:	7bfb      	ldrb	r3, [r7, #15]
 800486a:	2b1c      	cmp	r3, #28
 800486c:	d11c      	bne.n	80048a8 <recv+0xdc>
            {
               if(recvsize != 0) break;
 800486e:	89bb      	ldrh	r3, [r7, #12]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d133      	bne.n	80048dc <recv+0x110>
               else if(getSn_TX_FSR(sn) == getSn_TxMAX(sn))
 8004874:	79fb      	ldrb	r3, [r7, #7]
 8004876:	4618      	mov	r0, r3
 8004878:	f000 f9b8 	bl	8004bec <getSn_TX_FSR>
 800487c:	4603      	mov	r3, r0
 800487e:	461c      	mov	r4, r3
 8004880:	79fb      	ldrb	r3, [r7, #7]
 8004882:	009b      	lsls	r3, r3, #2
 8004884:	3301      	adds	r3, #1
 8004886:	00db      	lsls	r3, r3, #3
 8004888:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 800488c:	4618      	mov	r0, r3
 800488e:	f000 f853 	bl	8004938 <WIZCHIP_READ>
 8004892:	4603      	mov	r3, r0
 8004894:	029b      	lsls	r3, r3, #10
 8004896:	429c      	cmp	r4, r3
 8004898:	d10d      	bne.n	80048b6 <recv+0xea>
               {
                  close(sn);
 800489a:	79fb      	ldrb	r3, [r7, #7]
 800489c:	4618      	mov	r0, r3
 800489e:	f7ff fd5d 	bl	800435c <close>
                  return SOCKERR_SOCKSTATUS;
 80048a2:	f06f 0306 	mvn.w	r3, #6
 80048a6:	e040      	b.n	800492a <recv+0x15e>
               }
            }
            else
            {
               close(sn);
 80048a8:	79fb      	ldrb	r3, [r7, #7]
 80048aa:	4618      	mov	r0, r3
 80048ac:	f7ff fd56 	bl	800435c <close>
               return SOCKERR_SOCKSTATUS;
 80048b0:	f06f 0306 	mvn.w	r3, #6
 80048b4:	e039      	b.n	800492a <recv+0x15e>
            }
         }
         if((sock_io_mode & (1<<sn)) && (recvsize == 0)) return SOCK_BUSY;
 80048b6:	4b1f      	ldr	r3, [pc, #124]	; (8004934 <recv+0x168>)
 80048b8:	881b      	ldrh	r3, [r3, #0]
 80048ba:	461a      	mov	r2, r3
 80048bc:	79fb      	ldrb	r3, [r7, #7]
 80048be:	fa42 f303 	asr.w	r3, r2, r3
 80048c2:	f003 0301 	and.w	r3, r3, #1
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d004      	beq.n	80048d4 <recv+0x108>
 80048ca:	89bb      	ldrh	r3, [r7, #12]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d101      	bne.n	80048d4 <recv+0x108>
 80048d0:	2300      	movs	r3, #0
 80048d2:	e02a      	b.n	800492a <recv+0x15e>
         if(recvsize != 0) break;
 80048d4:	89bb      	ldrh	r3, [r7, #12]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d102      	bne.n	80048e0 <recv+0x114>
         recvsize = getSn_RX_RSR(sn);
 80048da:	e7b1      	b.n	8004840 <recv+0x74>
               if(recvsize != 0) break;
 80048dc:	bf00      	nop
 80048de:	e000      	b.n	80048e2 <recv+0x116>
         if(recvsize != 0) break;
 80048e0:	bf00      	nop
   }
   else sock_pack_info[sn] = PACK_COMPLETED;
   if(getSn_MR(sn) & Sn_MR_ALIGN) sock_remained_size[sn] = 0;
   //len = recvsize;
#else   
   if(recvsize < len) len = recvsize;   
 80048e2:	89ba      	ldrh	r2, [r7, #12]
 80048e4:	88bb      	ldrh	r3, [r7, #4]
 80048e6:	429a      	cmp	r2, r3
 80048e8:	d201      	bcs.n	80048ee <recv+0x122>
 80048ea:	89bb      	ldrh	r3, [r7, #12]
 80048ec:	80bb      	strh	r3, [r7, #4]
   wiz_recv_data(sn, buf, len);
 80048ee:	88ba      	ldrh	r2, [r7, #4]
 80048f0:	79fb      	ldrb	r3, [r7, #7]
 80048f2:	6839      	ldr	r1, [r7, #0]
 80048f4:	4618      	mov	r0, r3
 80048f6:	f000 fa6b 	bl	8004dd0 <wiz_recv_data>
   setSn_CR(sn,Sn_CR_RECV);
 80048fa:	79fb      	ldrb	r3, [r7, #7]
 80048fc:	009b      	lsls	r3, r3, #2
 80048fe:	3301      	adds	r3, #1
 8004900:	00db      	lsls	r3, r3, #3
 8004902:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8004906:	2140      	movs	r1, #64	; 0x40
 8004908:	4618      	mov	r0, r3
 800490a:	f000 f861 	bl	80049d0 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 800490e:	bf00      	nop
 8004910:	79fb      	ldrb	r3, [r7, #7]
 8004912:	009b      	lsls	r3, r3, #2
 8004914:	3301      	adds	r3, #1
 8004916:	00db      	lsls	r3, r3, #3
 8004918:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800491c:	4618      	mov	r0, r3
 800491e:	f000 f80b 	bl	8004938 <WIZCHIP_READ>
 8004922:	4603      	mov	r3, r0
 8004924:	2b00      	cmp	r3, #0
 8004926:	d1f3      	bne.n	8004910 <recv+0x144>
#endif
     
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 8004928:	88bb      	ldrh	r3, [r7, #4]
}
 800492a:	4618      	mov	r0, r3
 800492c:	3714      	adds	r7, #20
 800492e:	46bd      	mov	sp, r7
 8004930:	bd90      	pop	{r4, r7, pc}
 8004932:	bf00      	nop
 8004934:	20000a6e 	.word	0x20000a6e

08004938 <WIZCHIP_READ>:

#if   (_WIZCHIP_ == 5500)
////////////////////////////////////////////////////

uint8_t  WIZCHIP_READ(uint32_t AddrSel)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b084      	sub	sp, #16
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
   uint8_t ret;
   uint8_t spi_data[3];

   WIZCHIP_CRITICAL_ENTER();
 8004940:	4b22      	ldr	r3, [pc, #136]	; (80049cc <WIZCHIP_READ+0x94>)
 8004942:	689b      	ldr	r3, [r3, #8]
 8004944:	4798      	blx	r3
   WIZCHIP.CS._select();
 8004946:	4b21      	ldr	r3, [pc, #132]	; (80049cc <WIZCHIP_READ+0x94>)
 8004948:	691b      	ldr	r3, [r3, #16]
 800494a:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 800494c:	4b1f      	ldr	r3, [pc, #124]	; (80049cc <WIZCHIP_READ+0x94>)
 800494e:	6a1b      	ldr	r3, [r3, #32]
 8004950:	2b00      	cmp	r3, #0
 8004952:	d003      	beq.n	800495c <WIZCHIP_READ+0x24>
 8004954:	4b1d      	ldr	r3, [pc, #116]	; (80049cc <WIZCHIP_READ+0x94>)
 8004956:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004958:	2b00      	cmp	r3, #0
 800495a:	d114      	bne.n	8004986 <WIZCHIP_READ+0x4e>
   {
	   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 800495c:	4b1b      	ldr	r3, [pc, #108]	; (80049cc <WIZCHIP_READ+0x94>)
 800495e:	69db      	ldr	r3, [r3, #28]
 8004960:	687a      	ldr	r2, [r7, #4]
 8004962:	0c12      	lsrs	r2, r2, #16
 8004964:	b2d2      	uxtb	r2, r2
 8004966:	4610      	mov	r0, r2
 8004968:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 800496a:	4b18      	ldr	r3, [pc, #96]	; (80049cc <WIZCHIP_READ+0x94>)
 800496c:	69db      	ldr	r3, [r3, #28]
 800496e:	687a      	ldr	r2, [r7, #4]
 8004970:	0a12      	lsrs	r2, r2, #8
 8004972:	b2d2      	uxtb	r2, r2
 8004974:	4610      	mov	r0, r2
 8004976:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8004978:	4b14      	ldr	r3, [pc, #80]	; (80049cc <WIZCHIP_READ+0x94>)
 800497a:	69db      	ldr	r3, [r3, #28]
 800497c:	687a      	ldr	r2, [r7, #4]
 800497e:	b2d2      	uxtb	r2, r2
 8004980:	4610      	mov	r0, r2
 8004982:	4798      	blx	r3
 8004984:	e011      	b.n	80049aa <WIZCHIP_READ+0x72>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	0c1b      	lsrs	r3, r3, #16
 800498a:	b2db      	uxtb	r3, r3
 800498c:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	0a1b      	lsrs	r3, r3, #8
 8004992:	b2db      	uxtb	r3, r3
 8004994:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	b2db      	uxtb	r3, r3
 800499a:	73bb      	strb	r3, [r7, #14]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 800499c:	4b0b      	ldr	r3, [pc, #44]	; (80049cc <WIZCHIP_READ+0x94>)
 800499e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049a0:	f107 020c 	add.w	r2, r7, #12
 80049a4:	2103      	movs	r1, #3
 80049a6:	4610      	mov	r0, r2
 80049a8:	4798      	blx	r3
   }
   ret = WIZCHIP.IF.SPI._read_byte();
 80049aa:	4b08      	ldr	r3, [pc, #32]	; (80049cc <WIZCHIP_READ+0x94>)
 80049ac:	699b      	ldr	r3, [r3, #24]
 80049ae:	4798      	blx	r3
 80049b0:	4603      	mov	r3, r0
 80049b2:	73fb      	strb	r3, [r7, #15]

   WIZCHIP.CS._deselect();
 80049b4:	4b05      	ldr	r3, [pc, #20]	; (80049cc <WIZCHIP_READ+0x94>)
 80049b6:	695b      	ldr	r3, [r3, #20]
 80049b8:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 80049ba:	4b04      	ldr	r3, [pc, #16]	; (80049cc <WIZCHIP_READ+0x94>)
 80049bc:	68db      	ldr	r3, [r3, #12]
 80049be:	4798      	blx	r3
   return ret;
 80049c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80049c2:	4618      	mov	r0, r3
 80049c4:	3710      	adds	r7, #16
 80049c6:	46bd      	mov	sp, r7
 80049c8:	bd80      	pop	{r7, pc}
 80049ca:	bf00      	nop
 80049cc:	20000040 	.word	0x20000040

080049d0 <WIZCHIP_WRITE>:

void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb )
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b084      	sub	sp, #16
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
 80049d8:	460b      	mov	r3, r1
 80049da:	70fb      	strb	r3, [r7, #3]
   uint8_t spi_data[4];

   WIZCHIP_CRITICAL_ENTER();
 80049dc:	4b22      	ldr	r3, [pc, #136]	; (8004a68 <WIZCHIP_WRITE+0x98>)
 80049de:	689b      	ldr	r3, [r3, #8]
 80049e0:	4798      	blx	r3
   WIZCHIP.CS._select();
 80049e2:	4b21      	ldr	r3, [pc, #132]	; (8004a68 <WIZCHIP_WRITE+0x98>)
 80049e4:	691b      	ldr	r3, [r3, #16]
 80049e6:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	f043 0304 	orr.w	r3, r3, #4
 80049ee:	607b      	str	r3, [r7, #4]

   //if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 80049f0:	4b1d      	ldr	r3, [pc, #116]	; (8004a68 <WIZCHIP_WRITE+0x98>)
 80049f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d119      	bne.n	8004a2c <WIZCHIP_WRITE+0x5c>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 80049f8:	4b1b      	ldr	r3, [pc, #108]	; (8004a68 <WIZCHIP_WRITE+0x98>)
 80049fa:	69db      	ldr	r3, [r3, #28]
 80049fc:	687a      	ldr	r2, [r7, #4]
 80049fe:	0c12      	lsrs	r2, r2, #16
 8004a00:	b2d2      	uxtb	r2, r2
 8004a02:	4610      	mov	r0, r2
 8004a04:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8004a06:	4b18      	ldr	r3, [pc, #96]	; (8004a68 <WIZCHIP_WRITE+0x98>)
 8004a08:	69db      	ldr	r3, [r3, #28]
 8004a0a:	687a      	ldr	r2, [r7, #4]
 8004a0c:	0a12      	lsrs	r2, r2, #8
 8004a0e:	b2d2      	uxtb	r2, r2
 8004a10:	4610      	mov	r0, r2
 8004a12:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8004a14:	4b14      	ldr	r3, [pc, #80]	; (8004a68 <WIZCHIP_WRITE+0x98>)
 8004a16:	69db      	ldr	r3, [r3, #28]
 8004a18:	687a      	ldr	r2, [r7, #4]
 8004a1a:	b2d2      	uxtb	r2, r2
 8004a1c:	4610      	mov	r0, r2
 8004a1e:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte(wb);
 8004a20:	4b11      	ldr	r3, [pc, #68]	; (8004a68 <WIZCHIP_WRITE+0x98>)
 8004a22:	69db      	ldr	r3, [r3, #28]
 8004a24:	78fa      	ldrb	r2, [r7, #3]
 8004a26:	4610      	mov	r0, r2
 8004a28:	4798      	blx	r3
 8004a2a:	e013      	b.n	8004a54 <WIZCHIP_WRITE+0x84>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	0c1b      	lsrs	r3, r3, #16
 8004a30:	b2db      	uxtb	r3, r3
 8004a32:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	0a1b      	lsrs	r3, r3, #8
 8004a38:	b2db      	uxtb	r3, r3
 8004a3a:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	b2db      	uxtb	r3, r3
 8004a40:	73bb      	strb	r3, [r7, #14]
		spi_data[3] = wb;
 8004a42:	78fb      	ldrb	r3, [r7, #3]
 8004a44:	73fb      	strb	r3, [r7, #15]
		WIZCHIP.IF.SPI._write_burst(spi_data, 4);
 8004a46:	4b08      	ldr	r3, [pc, #32]	; (8004a68 <WIZCHIP_WRITE+0x98>)
 8004a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a4a:	f107 020c 	add.w	r2, r7, #12
 8004a4e:	2104      	movs	r1, #4
 8004a50:	4610      	mov	r0, r2
 8004a52:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8004a54:	4b04      	ldr	r3, [pc, #16]	; (8004a68 <WIZCHIP_WRITE+0x98>)
 8004a56:	695b      	ldr	r3, [r3, #20]
 8004a58:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8004a5a:	4b03      	ldr	r3, [pc, #12]	; (8004a68 <WIZCHIP_WRITE+0x98>)
 8004a5c:	68db      	ldr	r3, [r3, #12]
 8004a5e:	4798      	blx	r3
}
 8004a60:	bf00      	nop
 8004a62:	3710      	adds	r7, #16
 8004a64:	46bd      	mov	sp, r7
 8004a66:	bd80      	pop	{r7, pc}
 8004a68:	20000040 	.word	0x20000040

08004a6c <WIZCHIP_READ_BUF>:
         
void     WIZCHIP_READ_BUF (uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8004a6c:	b590      	push	{r4, r7, lr}
 8004a6e:	b087      	sub	sp, #28
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	60f8      	str	r0, [r7, #12]
 8004a74:	60b9      	str	r1, [r7, #8]
 8004a76:	4613      	mov	r3, r2
 8004a78:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 8004a7a:	4b2b      	ldr	r3, [pc, #172]	; (8004b28 <WIZCHIP_READ_BUF+0xbc>)
 8004a7c:	689b      	ldr	r3, [r3, #8]
 8004a7e:	4798      	blx	r3
   WIZCHIP.CS._select();
 8004a80:	4b29      	ldr	r3, [pc, #164]	; (8004b28 <WIZCHIP_READ_BUF+0xbc>)
 8004a82:	691b      	ldr	r3, [r3, #16]
 8004a84:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8004a86:	4b28      	ldr	r3, [pc, #160]	; (8004b28 <WIZCHIP_READ_BUF+0xbc>)
 8004a88:	6a1b      	ldr	r3, [r3, #32]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d003      	beq.n	8004a96 <WIZCHIP_READ_BUF+0x2a>
 8004a8e:	4b26      	ldr	r3, [pc, #152]	; (8004b28 <WIZCHIP_READ_BUF+0xbc>)
 8004a90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d126      	bne.n	8004ae4 <WIZCHIP_READ_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8004a96:	4b24      	ldr	r3, [pc, #144]	; (8004b28 <WIZCHIP_READ_BUF+0xbc>)
 8004a98:	69db      	ldr	r3, [r3, #28]
 8004a9a:	68fa      	ldr	r2, [r7, #12]
 8004a9c:	0c12      	lsrs	r2, r2, #16
 8004a9e:	b2d2      	uxtb	r2, r2
 8004aa0:	4610      	mov	r0, r2
 8004aa2:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8004aa4:	4b20      	ldr	r3, [pc, #128]	; (8004b28 <WIZCHIP_READ_BUF+0xbc>)
 8004aa6:	69db      	ldr	r3, [r3, #28]
 8004aa8:	68fa      	ldr	r2, [r7, #12]
 8004aaa:	0a12      	lsrs	r2, r2, #8
 8004aac:	b2d2      	uxtb	r2, r2
 8004aae:	4610      	mov	r0, r2
 8004ab0:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8004ab2:	4b1d      	ldr	r3, [pc, #116]	; (8004b28 <WIZCHIP_READ_BUF+0xbc>)
 8004ab4:	69db      	ldr	r3, [r3, #28]
 8004ab6:	68fa      	ldr	r2, [r7, #12]
 8004ab8:	b2d2      	uxtb	r2, r2
 8004aba:	4610      	mov	r0, r2
 8004abc:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8004abe:	2300      	movs	r3, #0
 8004ac0:	82fb      	strh	r3, [r7, #22]
 8004ac2:	e00a      	b.n	8004ada <WIZCHIP_READ_BUF+0x6e>
		   pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 8004ac4:	4b18      	ldr	r3, [pc, #96]	; (8004b28 <WIZCHIP_READ_BUF+0xbc>)
 8004ac6:	699b      	ldr	r3, [r3, #24]
 8004ac8:	8afa      	ldrh	r2, [r7, #22]
 8004aca:	68b9      	ldr	r1, [r7, #8]
 8004acc:	188c      	adds	r4, r1, r2
 8004ace:	4798      	blx	r3
 8004ad0:	4603      	mov	r3, r0
 8004ad2:	7023      	strb	r3, [r4, #0]
		for(i = 0; i < len; i++)
 8004ad4:	8afb      	ldrh	r3, [r7, #22]
 8004ad6:	3301      	adds	r3, #1
 8004ad8:	82fb      	strh	r3, [r7, #22]
 8004ada:	8afa      	ldrh	r2, [r7, #22]
 8004adc:	88fb      	ldrh	r3, [r7, #6]
 8004ade:	429a      	cmp	r2, r3
 8004ae0:	d3f0      	bcc.n	8004ac4 <WIZCHIP_READ_BUF+0x58>
   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8004ae2:	e017      	b.n	8004b14 <WIZCHIP_READ_BUF+0xa8>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	0c1b      	lsrs	r3, r3, #16
 8004ae8:	b2db      	uxtb	r3, r3
 8004aea:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	0a1b      	lsrs	r3, r3, #8
 8004af0:	b2db      	uxtb	r3, r3
 8004af2:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	b2db      	uxtb	r3, r3
 8004af8:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8004afa:	4b0b      	ldr	r3, [pc, #44]	; (8004b28 <WIZCHIP_READ_BUF+0xbc>)
 8004afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004afe:	f107 0210 	add.w	r2, r7, #16
 8004b02:	2103      	movs	r1, #3
 8004b04:	4610      	mov	r0, r2
 8004b06:	4798      	blx	r3
		WIZCHIP.IF.SPI._read_burst(pBuf, len);
 8004b08:	4b07      	ldr	r3, [pc, #28]	; (8004b28 <WIZCHIP_READ_BUF+0xbc>)
 8004b0a:	6a1b      	ldr	r3, [r3, #32]
 8004b0c:	88fa      	ldrh	r2, [r7, #6]
 8004b0e:	4611      	mov	r1, r2
 8004b10:	68b8      	ldr	r0, [r7, #8]
 8004b12:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8004b14:	4b04      	ldr	r3, [pc, #16]	; (8004b28 <WIZCHIP_READ_BUF+0xbc>)
 8004b16:	695b      	ldr	r3, [r3, #20]
 8004b18:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8004b1a:	4b03      	ldr	r3, [pc, #12]	; (8004b28 <WIZCHIP_READ_BUF+0xbc>)
 8004b1c:	68db      	ldr	r3, [r3, #12]
 8004b1e:	4798      	blx	r3
}
 8004b20:	bf00      	nop
 8004b22:	371c      	adds	r7, #28
 8004b24:	46bd      	mov	sp, r7
 8004b26:	bd90      	pop	{r4, r7, pc}
 8004b28:	20000040 	.word	0x20000040

08004b2c <WIZCHIP_WRITE_BUF>:

void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b086      	sub	sp, #24
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	60f8      	str	r0, [r7, #12]
 8004b34:	60b9      	str	r1, [r7, #8]
 8004b36:	4613      	mov	r3, r2
 8004b38:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 8004b3a:	4b2b      	ldr	r3, [pc, #172]	; (8004be8 <WIZCHIP_WRITE_BUF+0xbc>)
 8004b3c:	689b      	ldr	r3, [r3, #8]
 8004b3e:	4798      	blx	r3
   WIZCHIP.CS._select();
 8004b40:	4b29      	ldr	r3, [pc, #164]	; (8004be8 <WIZCHIP_WRITE_BUF+0xbc>)
 8004b42:	691b      	ldr	r3, [r3, #16]
 8004b44:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	f043 0304 	orr.w	r3, r3, #4
 8004b4c:	60fb      	str	r3, [r7, #12]

   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8004b4e:	4b26      	ldr	r3, [pc, #152]	; (8004be8 <WIZCHIP_WRITE_BUF+0xbc>)
 8004b50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d126      	bne.n	8004ba4 <WIZCHIP_WRITE_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8004b56:	4b24      	ldr	r3, [pc, #144]	; (8004be8 <WIZCHIP_WRITE_BUF+0xbc>)
 8004b58:	69db      	ldr	r3, [r3, #28]
 8004b5a:	68fa      	ldr	r2, [r7, #12]
 8004b5c:	0c12      	lsrs	r2, r2, #16
 8004b5e:	b2d2      	uxtb	r2, r2
 8004b60:	4610      	mov	r0, r2
 8004b62:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8004b64:	4b20      	ldr	r3, [pc, #128]	; (8004be8 <WIZCHIP_WRITE_BUF+0xbc>)
 8004b66:	69db      	ldr	r3, [r3, #28]
 8004b68:	68fa      	ldr	r2, [r7, #12]
 8004b6a:	0a12      	lsrs	r2, r2, #8
 8004b6c:	b2d2      	uxtb	r2, r2
 8004b6e:	4610      	mov	r0, r2
 8004b70:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8004b72:	4b1d      	ldr	r3, [pc, #116]	; (8004be8 <WIZCHIP_WRITE_BUF+0xbc>)
 8004b74:	69db      	ldr	r3, [r3, #28]
 8004b76:	68fa      	ldr	r2, [r7, #12]
 8004b78:	b2d2      	uxtb	r2, r2
 8004b7a:	4610      	mov	r0, r2
 8004b7c:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8004b7e:	2300      	movs	r3, #0
 8004b80:	82fb      	strh	r3, [r7, #22]
 8004b82:	e00a      	b.n	8004b9a <WIZCHIP_WRITE_BUF+0x6e>
			WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 8004b84:	4b18      	ldr	r3, [pc, #96]	; (8004be8 <WIZCHIP_WRITE_BUF+0xbc>)
 8004b86:	69db      	ldr	r3, [r3, #28]
 8004b88:	8afa      	ldrh	r2, [r7, #22]
 8004b8a:	68b9      	ldr	r1, [r7, #8]
 8004b8c:	440a      	add	r2, r1
 8004b8e:	7812      	ldrb	r2, [r2, #0]
 8004b90:	4610      	mov	r0, r2
 8004b92:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8004b94:	8afb      	ldrh	r3, [r7, #22]
 8004b96:	3301      	adds	r3, #1
 8004b98:	82fb      	strh	r3, [r7, #22]
 8004b9a:	8afa      	ldrh	r2, [r7, #22]
 8004b9c:	88fb      	ldrh	r3, [r7, #6]
 8004b9e:	429a      	cmp	r2, r3
 8004ba0:	d3f0      	bcc.n	8004b84 <WIZCHIP_WRITE_BUF+0x58>
 8004ba2:	e017      	b.n	8004bd4 <WIZCHIP_WRITE_BUF+0xa8>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	0c1b      	lsrs	r3, r3, #16
 8004ba8:	b2db      	uxtb	r3, r3
 8004baa:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	0a1b      	lsrs	r3, r3, #8
 8004bb0:	b2db      	uxtb	r3, r3
 8004bb2:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	b2db      	uxtb	r3, r3
 8004bb8:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8004bba:	4b0b      	ldr	r3, [pc, #44]	; (8004be8 <WIZCHIP_WRITE_BUF+0xbc>)
 8004bbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bbe:	f107 0210 	add.w	r2, r7, #16
 8004bc2:	2103      	movs	r1, #3
 8004bc4:	4610      	mov	r0, r2
 8004bc6:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_burst(pBuf, len);
 8004bc8:	4b07      	ldr	r3, [pc, #28]	; (8004be8 <WIZCHIP_WRITE_BUF+0xbc>)
 8004bca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bcc:	88fa      	ldrh	r2, [r7, #6]
 8004bce:	4611      	mov	r1, r2
 8004bd0:	68b8      	ldr	r0, [r7, #8]
 8004bd2:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8004bd4:	4b04      	ldr	r3, [pc, #16]	; (8004be8 <WIZCHIP_WRITE_BUF+0xbc>)
 8004bd6:	695b      	ldr	r3, [r3, #20]
 8004bd8:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8004bda:	4b03      	ldr	r3, [pc, #12]	; (8004be8 <WIZCHIP_WRITE_BUF+0xbc>)
 8004bdc:	68db      	ldr	r3, [r3, #12]
 8004bde:	4798      	blx	r3
}
 8004be0:	bf00      	nop
 8004be2:	3718      	adds	r7, #24
 8004be4:	46bd      	mov	sp, r7
 8004be6:	bd80      	pop	{r7, pc}
 8004be8:	20000040 	.word	0x20000040

08004bec <getSn_TX_FSR>:


uint16_t getSn_TX_FSR(uint8_t sn)
{
 8004bec:	b590      	push	{r4, r7, lr}
 8004bee:	b085      	sub	sp, #20
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	4603      	mov	r3, r0
 8004bf4:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	81fb      	strh	r3, [r7, #14]
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 8004bfe:	79fb      	ldrb	r3, [r7, #7]
 8004c00:	009b      	lsls	r3, r3, #2
 8004c02:	3301      	adds	r3, #1
 8004c04:	00db      	lsls	r3, r3, #3
 8004c06:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	f7ff fe94 	bl	8004938 <WIZCHIP_READ>
 8004c10:	4603      	mov	r3, r0
 8004c12:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8004c14:	89bb      	ldrh	r3, [r7, #12]
 8004c16:	021b      	lsls	r3, r3, #8
 8004c18:	b29c      	uxth	r4, r3
 8004c1a:	79fb      	ldrb	r3, [r7, #7]
 8004c1c:	009b      	lsls	r3, r3, #2
 8004c1e:	3301      	adds	r3, #1
 8004c20:	00db      	lsls	r3, r3, #3
 8004c22:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 8004c26:	4618      	mov	r0, r3
 8004c28:	f7ff fe86 	bl	8004938 <WIZCHIP_READ>
 8004c2c:	4603      	mov	r3, r0
 8004c2e:	b29b      	uxth	r3, r3
 8004c30:	4423      	add	r3, r4
 8004c32:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 8004c34:	89bb      	ldrh	r3, [r7, #12]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d01a      	beq.n	8004c70 <getSn_TX_FSR+0x84>
      {
        val = WIZCHIP_READ(Sn_TX_FSR(sn));
 8004c3a:	79fb      	ldrb	r3, [r7, #7]
 8004c3c:	009b      	lsls	r3, r3, #2
 8004c3e:	3301      	adds	r3, #1
 8004c40:	00db      	lsls	r3, r3, #3
 8004c42:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8004c46:	4618      	mov	r0, r3
 8004c48:	f7ff fe76 	bl	8004938 <WIZCHIP_READ>
 8004c4c:	4603      	mov	r3, r0
 8004c4e:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8004c50:	89fb      	ldrh	r3, [r7, #14]
 8004c52:	021b      	lsls	r3, r3, #8
 8004c54:	b29c      	uxth	r4, r3
 8004c56:	79fb      	ldrb	r3, [r7, #7]
 8004c58:	009b      	lsls	r3, r3, #2
 8004c5a:	3301      	adds	r3, #1
 8004c5c:	00db      	lsls	r3, r3, #3
 8004c5e:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 8004c62:	4618      	mov	r0, r3
 8004c64:	f7ff fe68 	bl	8004938 <WIZCHIP_READ>
 8004c68:	4603      	mov	r3, r0
 8004c6a:	b29b      	uxth	r3, r3
 8004c6c:	4423      	add	r3, r4
 8004c6e:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8004c70:	89fa      	ldrh	r2, [r7, #14]
 8004c72:	89bb      	ldrh	r3, [r7, #12]
 8004c74:	429a      	cmp	r2, r3
 8004c76:	d1c2      	bne.n	8004bfe <getSn_TX_FSR+0x12>
   return val;
 8004c78:	89fb      	ldrh	r3, [r7, #14]
}
 8004c7a:	4618      	mov	r0, r3
 8004c7c:	3714      	adds	r7, #20
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	bd90      	pop	{r4, r7, pc}

08004c82 <getSn_RX_RSR>:


uint16_t getSn_RX_RSR(uint8_t sn)
{
 8004c82:	b590      	push	{r4, r7, lr}
 8004c84:	b085      	sub	sp, #20
 8004c86:	af00      	add	r7, sp, #0
 8004c88:	4603      	mov	r3, r0
 8004c8a:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	81fb      	strh	r3, [r7, #14]
 8004c90:	2300      	movs	r3, #0
 8004c92:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 8004c94:	79fb      	ldrb	r3, [r7, #7]
 8004c96:	009b      	lsls	r3, r3, #2
 8004c98:	3301      	adds	r3, #1
 8004c9a:	00db      	lsls	r3, r3, #3
 8004c9c:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	f7ff fe49 	bl	8004938 <WIZCHIP_READ>
 8004ca6:	4603      	mov	r3, r0
 8004ca8:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8004caa:	89bb      	ldrh	r3, [r7, #12]
 8004cac:	021b      	lsls	r3, r3, #8
 8004cae:	b29c      	uxth	r4, r3
 8004cb0:	79fb      	ldrb	r3, [r7, #7]
 8004cb2:	009b      	lsls	r3, r3, #2
 8004cb4:	3301      	adds	r3, #1
 8004cb6:	00db      	lsls	r3, r3, #3
 8004cb8:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	f7ff fe3b 	bl	8004938 <WIZCHIP_READ>
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	b29b      	uxth	r3, r3
 8004cc6:	4423      	add	r3, r4
 8004cc8:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 8004cca:	89bb      	ldrh	r3, [r7, #12]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d01a      	beq.n	8004d06 <getSn_RX_RSR+0x84>
      {
        val = WIZCHIP_READ(Sn_RX_RSR(sn));
 8004cd0:	79fb      	ldrb	r3, [r7, #7]
 8004cd2:	009b      	lsls	r3, r3, #2
 8004cd4:	3301      	adds	r3, #1
 8004cd6:	00db      	lsls	r3, r3, #3
 8004cd8:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 8004cdc:	4618      	mov	r0, r3
 8004cde:	f7ff fe2b 	bl	8004938 <WIZCHIP_READ>
 8004ce2:	4603      	mov	r3, r0
 8004ce4:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8004ce6:	89fb      	ldrh	r3, [r7, #14]
 8004ce8:	021b      	lsls	r3, r3, #8
 8004cea:	b29c      	uxth	r4, r3
 8004cec:	79fb      	ldrb	r3, [r7, #7]
 8004cee:	009b      	lsls	r3, r3, #2
 8004cf0:	3301      	adds	r3, #1
 8004cf2:	00db      	lsls	r3, r3, #3
 8004cf4:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	f7ff fe1d 	bl	8004938 <WIZCHIP_READ>
 8004cfe:	4603      	mov	r3, r0
 8004d00:	b29b      	uxth	r3, r3
 8004d02:	4423      	add	r3, r4
 8004d04:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8004d06:	89fa      	ldrh	r2, [r7, #14]
 8004d08:	89bb      	ldrh	r3, [r7, #12]
 8004d0a:	429a      	cmp	r2, r3
 8004d0c:	d1c2      	bne.n	8004c94 <getSn_RX_RSR+0x12>
   return val;
 8004d0e:	89fb      	ldrh	r3, [r7, #14]
}
 8004d10:	4618      	mov	r0, r3
 8004d12:	3714      	adds	r7, #20
 8004d14:	46bd      	mov	sp, r7
 8004d16:	bd90      	pop	{r4, r7, pc}

08004d18 <wiz_send_data>:

void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8004d18:	b590      	push	{r4, r7, lr}
 8004d1a:	b085      	sub	sp, #20
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	4603      	mov	r3, r0
 8004d20:	6039      	str	r1, [r7, #0]
 8004d22:	71fb      	strb	r3, [r7, #7]
 8004d24:	4613      	mov	r3, r2
 8004d26:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8004d28:	2300      	movs	r3, #0
 8004d2a:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 8004d2c:	2300      	movs	r3, #0
 8004d2e:	60bb      	str	r3, [r7, #8]

   if(len == 0)  return;
 8004d30:	88bb      	ldrh	r3, [r7, #4]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d048      	beq.n	8004dc8 <wiz_send_data+0xb0>
   ptr = getSn_TX_WR(sn);
 8004d36:	79fb      	ldrb	r3, [r7, #7]
 8004d38:	009b      	lsls	r3, r3, #2
 8004d3a:	3301      	adds	r3, #1
 8004d3c:	00db      	lsls	r3, r3, #3
 8004d3e:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8004d42:	4618      	mov	r0, r3
 8004d44:	f7ff fdf8 	bl	8004938 <WIZCHIP_READ>
 8004d48:	4603      	mov	r3, r0
 8004d4a:	b29b      	uxth	r3, r3
 8004d4c:	021b      	lsls	r3, r3, #8
 8004d4e:	b29c      	uxth	r4, r3
 8004d50:	79fb      	ldrb	r3, [r7, #7]
 8004d52:	009b      	lsls	r3, r3, #2
 8004d54:	3301      	adds	r3, #1
 8004d56:	00db      	lsls	r3, r3, #3
 8004d58:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	f7ff fdeb 	bl	8004938 <WIZCHIP_READ>
 8004d62:	4603      	mov	r3, r0
 8004d64:	b29b      	uxth	r3, r3
 8004d66:	4423      	add	r3, r4
 8004d68:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = (ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
 8004d6a:	89fb      	ldrh	r3, [r7, #14]
 8004d6c:	021b      	lsls	r3, r3, #8
 8004d6e:	79fa      	ldrb	r2, [r7, #7]
 8004d70:	0092      	lsls	r2, r2, #2
 8004d72:	3202      	adds	r2, #2
 8004d74:	00d2      	lsls	r2, r2, #3
 8004d76:	4413      	add	r3, r2
 8004d78:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_WRITE_BUF(addrsel,wizdata, len);
 8004d7a:	88bb      	ldrh	r3, [r7, #4]
 8004d7c:	461a      	mov	r2, r3
 8004d7e:	6839      	ldr	r1, [r7, #0]
 8004d80:	68b8      	ldr	r0, [r7, #8]
 8004d82:	f7ff fed3 	bl	8004b2c <WIZCHIP_WRITE_BUF>
   
   ptr += len;
 8004d86:	89fa      	ldrh	r2, [r7, #14]
 8004d88:	88bb      	ldrh	r3, [r7, #4]
 8004d8a:	4413      	add	r3, r2
 8004d8c:	81fb      	strh	r3, [r7, #14]
   setSn_TX_WR(sn,ptr);
 8004d8e:	79fb      	ldrb	r3, [r7, #7]
 8004d90:	009b      	lsls	r3, r3, #2
 8004d92:	3301      	adds	r3, #1
 8004d94:	00db      	lsls	r3, r3, #3
 8004d96:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8004d9a:	461a      	mov	r2, r3
 8004d9c:	89fb      	ldrh	r3, [r7, #14]
 8004d9e:	0a1b      	lsrs	r3, r3, #8
 8004da0:	b29b      	uxth	r3, r3
 8004da2:	b2db      	uxtb	r3, r3
 8004da4:	4619      	mov	r1, r3
 8004da6:	4610      	mov	r0, r2
 8004da8:	f7ff fe12 	bl	80049d0 <WIZCHIP_WRITE>
 8004dac:	79fb      	ldrb	r3, [r7, #7]
 8004dae:	009b      	lsls	r3, r3, #2
 8004db0:	3301      	adds	r3, #1
 8004db2:	00db      	lsls	r3, r3, #3
 8004db4:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 8004db8:	461a      	mov	r2, r3
 8004dba:	89fb      	ldrh	r3, [r7, #14]
 8004dbc:	b2db      	uxtb	r3, r3
 8004dbe:	4619      	mov	r1, r3
 8004dc0:	4610      	mov	r0, r2
 8004dc2:	f7ff fe05 	bl	80049d0 <WIZCHIP_WRITE>
 8004dc6:	e000      	b.n	8004dca <wiz_send_data+0xb2>
   if(len == 0)  return;
 8004dc8:	bf00      	nop
}
 8004dca:	3714      	adds	r7, #20
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	bd90      	pop	{r4, r7, pc}

08004dd0 <wiz_recv_data>:

void wiz_recv_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8004dd0:	b590      	push	{r4, r7, lr}
 8004dd2:	b085      	sub	sp, #20
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	4603      	mov	r3, r0
 8004dd8:	6039      	str	r1, [r7, #0]
 8004dda:	71fb      	strb	r3, [r7, #7]
 8004ddc:	4613      	mov	r3, r2
 8004dde:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8004de0:	2300      	movs	r3, #0
 8004de2:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 8004de4:	2300      	movs	r3, #0
 8004de6:	60bb      	str	r3, [r7, #8]
   
   if(len == 0) return;
 8004de8:	88bb      	ldrh	r3, [r7, #4]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d048      	beq.n	8004e80 <wiz_recv_data+0xb0>
   ptr = getSn_RX_RD(sn);
 8004dee:	79fb      	ldrb	r3, [r7, #7]
 8004df0:	009b      	lsls	r3, r3, #2
 8004df2:	3301      	adds	r3, #1
 8004df4:	00db      	lsls	r3, r3, #3
 8004df6:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	f7ff fd9c 	bl	8004938 <WIZCHIP_READ>
 8004e00:	4603      	mov	r3, r0
 8004e02:	b29b      	uxth	r3, r3
 8004e04:	021b      	lsls	r3, r3, #8
 8004e06:	b29c      	uxth	r4, r3
 8004e08:	79fb      	ldrb	r3, [r7, #7]
 8004e0a:	009b      	lsls	r3, r3, #2
 8004e0c:	3301      	adds	r3, #1
 8004e0e:	00db      	lsls	r3, r3, #3
 8004e10:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 8004e14:	4618      	mov	r0, r3
 8004e16:	f7ff fd8f 	bl	8004938 <WIZCHIP_READ>
 8004e1a:	4603      	mov	r3, r0
 8004e1c:	b29b      	uxth	r3, r3
 8004e1e:	4423      	add	r3, r4
 8004e20:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = ((ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
 8004e22:	89fb      	ldrh	r3, [r7, #14]
 8004e24:	021b      	lsls	r3, r3, #8
 8004e26:	79fa      	ldrb	r2, [r7, #7]
 8004e28:	0092      	lsls	r2, r2, #2
 8004e2a:	3203      	adds	r2, #3
 8004e2c:	00d2      	lsls	r2, r2, #3
 8004e2e:	4413      	add	r3, r2
 8004e30:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_READ_BUF(addrsel, wizdata, len);
 8004e32:	88bb      	ldrh	r3, [r7, #4]
 8004e34:	461a      	mov	r2, r3
 8004e36:	6839      	ldr	r1, [r7, #0]
 8004e38:	68b8      	ldr	r0, [r7, #8]
 8004e3a:	f7ff fe17 	bl	8004a6c <WIZCHIP_READ_BUF>
   ptr += len;
 8004e3e:	89fa      	ldrh	r2, [r7, #14]
 8004e40:	88bb      	ldrh	r3, [r7, #4]
 8004e42:	4413      	add	r3, r2
 8004e44:	81fb      	strh	r3, [r7, #14]
   
   setSn_RX_RD(sn,ptr);
 8004e46:	79fb      	ldrb	r3, [r7, #7]
 8004e48:	009b      	lsls	r3, r3, #2
 8004e4a:	3301      	adds	r3, #1
 8004e4c:	00db      	lsls	r3, r3, #3
 8004e4e:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8004e52:	461a      	mov	r2, r3
 8004e54:	89fb      	ldrh	r3, [r7, #14]
 8004e56:	0a1b      	lsrs	r3, r3, #8
 8004e58:	b29b      	uxth	r3, r3
 8004e5a:	b2db      	uxtb	r3, r3
 8004e5c:	4619      	mov	r1, r3
 8004e5e:	4610      	mov	r0, r2
 8004e60:	f7ff fdb6 	bl	80049d0 <WIZCHIP_WRITE>
 8004e64:	79fb      	ldrb	r3, [r7, #7]
 8004e66:	009b      	lsls	r3, r3, #2
 8004e68:	3301      	adds	r3, #1
 8004e6a:	00db      	lsls	r3, r3, #3
 8004e6c:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 8004e70:	461a      	mov	r2, r3
 8004e72:	89fb      	ldrh	r3, [r7, #14]
 8004e74:	b2db      	uxtb	r3, r3
 8004e76:	4619      	mov	r1, r3
 8004e78:	4610      	mov	r0, r2
 8004e7a:	f7ff fda9 	bl	80049d0 <WIZCHIP_WRITE>
 8004e7e:	e000      	b.n	8004e82 <wiz_recv_data+0xb2>
   if(len == 0) return;
 8004e80:	bf00      	nop
}
 8004e82:	3714      	adds	r7, #20
 8004e84:	46bd      	mov	sp, r7
 8004e86:	bd90      	pop	{r4, r7, pc}

08004e88 <wizchip_cris_enter>:
 * @brief Default function to enable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void       wizchip_cris_enter(void)           {};
void       wizchip_cris_enter(void)           {}
 8004e88:	b480      	push	{r7}
 8004e8a:	af00      	add	r7, sp, #0
 8004e8c:	bf00      	nop
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e94:	4770      	bx	lr

08004e96 <wizchip_cris_exit>:
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void       wizchip_cris_exit(void)          {};
void       wizchip_cris_exit(void)          {}
 8004e96:	b480      	push	{r7}
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	bf00      	nop
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea2:	4770      	bx	lr

08004ea4 <wizchip_cs_select>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void     wizchip_cs_select(void)            {};

void wizchip_cs_select(void) {}
 8004ea4:	b480      	push	{r7}
 8004ea6:	af00      	add	r7, sp, #0
 8004ea8:	bf00      	nop
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb0:	4770      	bx	lr

08004eb2 <wizchip_cs_deselect>:
 * @brief Default function to deselect chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void     wizchip_cs_deselect(void)          {};
void wizchip_cs_deselect(void) { }
 8004eb2:	b480      	push	{r7}
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	bf00      	nop
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebe:	4770      	bx	lr

08004ec0 <wizchip_bus_readdata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
 //M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }
iodata_t wizchip_bus_readdata(uint32_t AddrSel) { return * ((volatile iodata_t *)((ptrdiff_t) AddrSel)); }
 8004ec0:	b480      	push	{r7}
 8004ec2:	b083      	sub	sp, #12
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	781b      	ldrb	r3, [r3, #0]
 8004ecc:	b2db      	uxtb	r3, r3
 8004ece:	4618      	mov	r0, r3
 8004ed0:	370c      	adds	r7, #12
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed8:	4770      	bx	lr

08004eda <wizchip_bus_writedata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//M20150601 : Rename the function for integrating with W5300
//void     wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void     wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  { *((volatile iodata_t*)((ptrdiff_t)AddrSel)) = wb; }
 8004eda:	b480      	push	{r7}
 8004edc:	b083      	sub	sp, #12
 8004ede:	af00      	add	r7, sp, #0
 8004ee0:	6078      	str	r0, [r7, #4]
 8004ee2:	460b      	mov	r3, r1
 8004ee4:	70fb      	strb	r3, [r7, #3]
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	78fa      	ldrb	r2, [r7, #3]
 8004eea:	701a      	strb	r2, [r3, #0]
 8004eec:	bf00      	nop
 8004eee:	370c      	adds	r7, #12
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef6:	4770      	bx	lr

08004ef8 <wizchip_spi_readbyte>:
 * @brief Default function to read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//uint8_t wizchip_spi_readbyte(void)        {return 0;};
uint8_t wizchip_spi_readbyte(void)        {return 0;}
 8004ef8:	b480      	push	{r7}
 8004efa:	af00      	add	r7, sp, #0
 8004efc:	2300      	movs	r3, #0
 8004efe:	4618      	mov	r0, r3
 8004f00:	46bd      	mov	sp, r7
 8004f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f06:	4770      	bx	lr

08004f08 <wizchip_spi_writebyte>:
 * @brief Default function to write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void     wizchip_spi_writebyte(uint8_t wb) {};
void     wizchip_spi_writebyte(uint8_t wb) {}
 8004f08:	b480      	push	{r7}
 8004f0a:	b083      	sub	sp, #12
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	4603      	mov	r3, r0
 8004f10:	71fb      	strb	r3, [r7, #7]
 8004f12:	bf00      	nop
 8004f14:	370c      	adds	r7, #12
 8004f16:	46bd      	mov	sp, r7
 8004f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1c:	4770      	bx	lr

08004f1e <wizchip_spi_readburst>:
 * @brief Default function to burst read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void     wizchip_spi_readburst(uint8_t* pBuf, uint16_t len)     {}; 
void     wizchip_spi_readburst(uint8_t* pBuf, uint16_t len)     {}
 8004f1e:	b480      	push	{r7}
 8004f20:	b083      	sub	sp, #12
 8004f22:	af00      	add	r7, sp, #0
 8004f24:	6078      	str	r0, [r7, #4]
 8004f26:	460b      	mov	r3, r1
 8004f28:	807b      	strh	r3, [r7, #2]
 8004f2a:	bf00      	nop
 8004f2c:	370c      	adds	r7, #12
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f34:	4770      	bx	lr

08004f36 <wizchip_spi_writeburst>:
 * @brief Default function to burst write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void     wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {};
void     wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {}
 8004f36:	b480      	push	{r7}
 8004f38:	b083      	sub	sp, #12
 8004f3a:	af00      	add	r7, sp, #0
 8004f3c:	6078      	str	r0, [r7, #4]
 8004f3e:	460b      	mov	r3, r1
 8004f40:	807b      	strh	r3, [r7, #2]
 8004f42:	bf00      	nop
 8004f44:	370c      	adds	r7, #12
 8004f46:	46bd      	mov	sp, r7
 8004f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4c:	4770      	bx	lr
	...

08004f50 <reg_wizchip_cs_cbfunc>:
      WIZCHIP.CRIS._exit  = cris_ex;
   }
}

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void))
{
 8004f50:	b480      	push	{r7}
 8004f52:	b083      	sub	sp, #12
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
 8004f58:	6039      	str	r1, [r7, #0]
   if(!cs_sel || !cs_desel)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d002      	beq.n	8004f66 <reg_wizchip_cs_cbfunc+0x16>
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d106      	bne.n	8004f74 <reg_wizchip_cs_cbfunc+0x24>
   {
      WIZCHIP.CS._select   = wizchip_cs_select;
 8004f66:	4b0a      	ldr	r3, [pc, #40]	; (8004f90 <reg_wizchip_cs_cbfunc+0x40>)
 8004f68:	4a0a      	ldr	r2, [pc, #40]	; (8004f94 <reg_wizchip_cs_cbfunc+0x44>)
 8004f6a:	611a      	str	r2, [r3, #16]
      WIZCHIP.CS._deselect = wizchip_cs_deselect;
 8004f6c:	4b08      	ldr	r3, [pc, #32]	; (8004f90 <reg_wizchip_cs_cbfunc+0x40>)
 8004f6e:	4a0a      	ldr	r2, [pc, #40]	; (8004f98 <reg_wizchip_cs_cbfunc+0x48>)
 8004f70:	615a      	str	r2, [r3, #20]
 8004f72:	e006      	b.n	8004f82 <reg_wizchip_cs_cbfunc+0x32>
   }
   else
   {
      WIZCHIP.CS._select   = cs_sel;
 8004f74:	4a06      	ldr	r2, [pc, #24]	; (8004f90 <reg_wizchip_cs_cbfunc+0x40>)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6113      	str	r3, [r2, #16]
      WIZCHIP.CS._deselect = cs_desel;
 8004f7a:	4a05      	ldr	r2, [pc, #20]	; (8004f90 <reg_wizchip_cs_cbfunc+0x40>)
 8004f7c:	683b      	ldr	r3, [r7, #0]
 8004f7e:	6153      	str	r3, [r2, #20]
   }
}
 8004f80:	bf00      	nop
 8004f82:	bf00      	nop
 8004f84:	370c      	adds	r7, #12
 8004f86:	46bd      	mov	sp, r7
 8004f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8c:	4770      	bx	lr
 8004f8e:	bf00      	nop
 8004f90:	20000040 	.word	0x20000040
 8004f94:	08004ea5 	.word	0x08004ea5
 8004f98:	08004eb3 	.word	0x08004eb3

08004f9c <reg_wizchip_spi_cbfunc>:
      WIZCHIP.IF.BUS._write_data  = bus_wb;
   }
}

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb))
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	b083      	sub	sp, #12
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
 8004fa4:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 8004fa6:	bf00      	nop
 8004fa8:	4b0f      	ldr	r3, [pc, #60]	; (8004fe8 <reg_wizchip_spi_cbfunc+0x4c>)
 8004faa:	881b      	ldrh	r3, [r3, #0]
 8004fac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d0f9      	beq.n	8004fa8 <reg_wizchip_spi_cbfunc+0xc>
   
   if(!spi_rb || !spi_wb)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d002      	beq.n	8004fc0 <reg_wizchip_spi_cbfunc+0x24>
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d106      	bne.n	8004fce <reg_wizchip_spi_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 8004fc0:	4b09      	ldr	r3, [pc, #36]	; (8004fe8 <reg_wizchip_spi_cbfunc+0x4c>)
 8004fc2:	4a0a      	ldr	r2, [pc, #40]	; (8004fec <reg_wizchip_spi_cbfunc+0x50>)
 8004fc4:	619a      	str	r2, [r3, #24]
      WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 8004fc6:	4b08      	ldr	r3, [pc, #32]	; (8004fe8 <reg_wizchip_spi_cbfunc+0x4c>)
 8004fc8:	4a09      	ldr	r2, [pc, #36]	; (8004ff0 <reg_wizchip_spi_cbfunc+0x54>)
 8004fca:	61da      	str	r2, [r3, #28]
 8004fcc:	e006      	b.n	8004fdc <reg_wizchip_spi_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_byte   = spi_rb;
 8004fce:	4a06      	ldr	r2, [pc, #24]	; (8004fe8 <reg_wizchip_spi_cbfunc+0x4c>)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	6193      	str	r3, [r2, #24]
      WIZCHIP.IF.SPI._write_byte  = spi_wb;
 8004fd4:	4a04      	ldr	r2, [pc, #16]	; (8004fe8 <reg_wizchip_spi_cbfunc+0x4c>)
 8004fd6:	683b      	ldr	r3, [r7, #0]
 8004fd8:	61d3      	str	r3, [r2, #28]
   }
}
 8004fda:	bf00      	nop
 8004fdc:	bf00      	nop
 8004fde:	370c      	adds	r7, #12
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe6:	4770      	bx	lr
 8004fe8:	20000040 	.word	0x20000040
 8004fec:	08004ef9 	.word	0x08004ef9
 8004ff0:	08004f09 	.word	0x08004f09

08004ff4 <reg_wizchip_spiburst_cbfunc>:

// 20140626 Eric Added for SPI burst operations
void reg_wizchip_spiburst_cbfunc(void (*spi_rb)(uint8_t* pBuf, uint16_t len), void (*spi_wb)(uint8_t* pBuf, uint16_t len))
{
 8004ff4:	b480      	push	{r7}
 8004ff6:	b083      	sub	sp, #12
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
 8004ffc:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 8004ffe:	bf00      	nop
 8005000:	4b0f      	ldr	r3, [pc, #60]	; (8005040 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8005002:	881b      	ldrh	r3, [r3, #0]
 8005004:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005008:	2b00      	cmp	r3, #0
 800500a:	d0f9      	beq.n	8005000 <reg_wizchip_spiburst_cbfunc+0xc>

   if(!spi_rb || !spi_wb)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2b00      	cmp	r3, #0
 8005010:	d002      	beq.n	8005018 <reg_wizchip_spiburst_cbfunc+0x24>
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	2b00      	cmp	r3, #0
 8005016:	d106      	bne.n	8005026 <reg_wizchip_spiburst_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_burst   = wizchip_spi_readburst;
 8005018:	4b09      	ldr	r3, [pc, #36]	; (8005040 <reg_wizchip_spiburst_cbfunc+0x4c>)
 800501a:	4a0a      	ldr	r2, [pc, #40]	; (8005044 <reg_wizchip_spiburst_cbfunc+0x50>)
 800501c:	621a      	str	r2, [r3, #32]
      WIZCHIP.IF.SPI._write_burst  = wizchip_spi_writeburst;
 800501e:	4b08      	ldr	r3, [pc, #32]	; (8005040 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8005020:	4a09      	ldr	r2, [pc, #36]	; (8005048 <reg_wizchip_spiburst_cbfunc+0x54>)
 8005022:	625a      	str	r2, [r3, #36]	; 0x24
 8005024:	e006      	b.n	8005034 <reg_wizchip_spiburst_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_burst   = spi_rb;
 8005026:	4a06      	ldr	r2, [pc, #24]	; (8005040 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	6213      	str	r3, [r2, #32]
      WIZCHIP.IF.SPI._write_burst  = spi_wb;
 800502c:	4a04      	ldr	r2, [pc, #16]	; (8005040 <reg_wizchip_spiburst_cbfunc+0x4c>)
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	6253      	str	r3, [r2, #36]	; 0x24
   }
}
 8005032:	bf00      	nop
 8005034:	bf00      	nop
 8005036:	370c      	adds	r7, #12
 8005038:	46bd      	mov	sp, r7
 800503a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503e:	4770      	bx	lr
 8005040:	20000040 	.word	0x20000040
 8005044:	08004f1f 	.word	0x08004f1f
 8005048:	08004f37 	.word	0x08004f37

0800504c <ctlnetwork>:
   return 0;
}


int8_t ctlnetwork(ctlnetwork_type cntype, void* arg)
{
 800504c:	b580      	push	{r7, lr}
 800504e:	b082      	sub	sp, #8
 8005050:	af00      	add	r7, sp, #0
 8005052:	4603      	mov	r3, r0
 8005054:	6039      	str	r1, [r7, #0]
 8005056:	71fb      	strb	r3, [r7, #7]
   
   switch(cntype)
 8005058:	79fb      	ldrb	r3, [r7, #7]
 800505a:	2b05      	cmp	r3, #5
 800505c:	d82c      	bhi.n	80050b8 <ctlnetwork+0x6c>
 800505e:	a201      	add	r2, pc, #4	; (adr r2, 8005064 <ctlnetwork+0x18>)
 8005060:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005064:	0800507d 	.word	0x0800507d
 8005068:	08005085 	.word	0x08005085
 800506c:	0800508d 	.word	0x0800508d
 8005070:	0800509b 	.word	0x0800509b
 8005074:	080050a9 	.word	0x080050a9
 8005078:	080050b1 	.word	0x080050b1
   {
      case CN_SET_NETINFO:
         wizchip_setnetinfo((wiz_NetInfo*)arg);
 800507c:	6838      	ldr	r0, [r7, #0]
 800507e:	f000 f8fb 	bl	8005278 <wizchip_setnetinfo>
         break;
 8005082:	e01c      	b.n	80050be <ctlnetwork+0x72>
      case CN_GET_NETINFO:
         wizchip_getnetinfo((wiz_NetInfo*)arg);
 8005084:	6838      	ldr	r0, [r7, #0]
 8005086:	f000 f937 	bl	80052f8 <wizchip_getnetinfo>
         break;
 800508a:	e018      	b.n	80050be <ctlnetwork+0x72>
      case CN_SET_NETMODE:
         return wizchip_setnetmode(*(netmode_type*)arg);
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	781b      	ldrb	r3, [r3, #0]
 8005090:	4618      	mov	r0, r3
 8005092:	f000 f971 	bl	8005378 <wizchip_setnetmode>
 8005096:	4603      	mov	r3, r0
 8005098:	e012      	b.n	80050c0 <ctlnetwork+0x74>
      case CN_GET_NETMODE:
         *(netmode_type*)arg = wizchip_getnetmode();
 800509a:	f000 f98f 	bl	80053bc <wizchip_getnetmode>
 800509e:	4603      	mov	r3, r0
 80050a0:	461a      	mov	r2, r3
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	701a      	strb	r2, [r3, #0]
         break;
 80050a6:	e00a      	b.n	80050be <ctlnetwork+0x72>
      case CN_SET_TIMEOUT:
         wizchip_settimeout((wiz_NetTimeout*)arg);
 80050a8:	6838      	ldr	r0, [r7, #0]
 80050aa:	f000 f98f 	bl	80053cc <wizchip_settimeout>
         break;
 80050ae:	e006      	b.n	80050be <ctlnetwork+0x72>
      case CN_GET_TIMEOUT:
         wizchip_gettimeout((wiz_NetTimeout*)arg);
 80050b0:	6838      	ldr	r0, [r7, #0]
 80050b2:	f000 f9ac 	bl	800540e <wizchip_gettimeout>
         break;
 80050b6:	e002      	b.n	80050be <ctlnetwork+0x72>
      default:
         return -1;
 80050b8:	f04f 33ff 	mov.w	r3, #4294967295
 80050bc:	e000      	b.n	80050c0 <ctlnetwork+0x74>
   }
   return 0;
 80050be:	2300      	movs	r3, #0
}
 80050c0:	4618      	mov	r0, r3
 80050c2:	3708      	adds	r7, #8
 80050c4:	46bd      	mov	sp, r7
 80050c6:	bd80      	pop	{r7, pc}

080050c8 <wizchip_sw_reset>:

void wizchip_sw_reset(void)
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b086      	sub	sp, #24
 80050cc:	af00      	add	r7, sp, #0
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   uint16_t mr = (uint16_t)getMR();
   setMR(mr | MR_IND);
#endif
//
   getSHAR(mac);
 80050ce:	1d3b      	adds	r3, r7, #4
 80050d0:	2206      	movs	r2, #6
 80050d2:	4619      	mov	r1, r3
 80050d4:	f44f 6010 	mov.w	r0, #2304	; 0x900
 80050d8:	f7ff fcc8 	bl	8004a6c <WIZCHIP_READ_BUF>
   getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 80050dc:	f107 0314 	add.w	r3, r7, #20
 80050e0:	2204      	movs	r2, #4
 80050e2:	4619      	mov	r1, r3
 80050e4:	f44f 7080 	mov.w	r0, #256	; 0x100
 80050e8:	f7ff fcc0 	bl	8004a6c <WIZCHIP_READ_BUF>
 80050ec:	f107 0310 	add.w	r3, r7, #16
 80050f0:	2204      	movs	r2, #4
 80050f2:	4619      	mov	r1, r3
 80050f4:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 80050f8:	f7ff fcb8 	bl	8004a6c <WIZCHIP_READ_BUF>
 80050fc:	f107 030c 	add.w	r3, r7, #12
 8005100:	2204      	movs	r2, #4
 8005102:	4619      	mov	r1, r3
 8005104:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8005108:	f7ff fcb0 	bl	8004a6c <WIZCHIP_READ_BUF>
   setMR(MR_RST);
 800510c:	2180      	movs	r1, #128	; 0x80
 800510e:	2000      	movs	r0, #0
 8005110:	f7ff fc5e 	bl	80049d0 <WIZCHIP_WRITE>
   getMR(); // for delay
 8005114:	2000      	movs	r0, #0
 8005116:	f7ff fc0f 	bl	8004938 <WIZCHIP_READ>
//A2015051 : For indirect bus mode 
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   setMR(mr | MR_IND);
#endif
//
   setSHAR(mac);
 800511a:	1d3b      	adds	r3, r7, #4
 800511c:	2206      	movs	r2, #6
 800511e:	4619      	mov	r1, r3
 8005120:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8005124:	f7ff fd02 	bl	8004b2c <WIZCHIP_WRITE_BUF>
   setGAR(gw);
 8005128:	f107 0314 	add.w	r3, r7, #20
 800512c:	2204      	movs	r2, #4
 800512e:	4619      	mov	r1, r3
 8005130:	f44f 7080 	mov.w	r0, #256	; 0x100
 8005134:	f7ff fcfa 	bl	8004b2c <WIZCHIP_WRITE_BUF>
   setSUBR(sn);
 8005138:	f107 0310 	add.w	r3, r7, #16
 800513c:	2204      	movs	r2, #4
 800513e:	4619      	mov	r1, r3
 8005140:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8005144:	f7ff fcf2 	bl	8004b2c <WIZCHIP_WRITE_BUF>
   setSIPR(sip);
 8005148:	f107 030c 	add.w	r3, r7, #12
 800514c:	2204      	movs	r2, #4
 800514e:	4619      	mov	r1, r3
 8005150:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8005154:	f7ff fcea 	bl	8004b2c <WIZCHIP_WRITE_BUF>
}
 8005158:	bf00      	nop
 800515a:	3718      	adds	r7, #24
 800515c:	46bd      	mov	sp, r7
 800515e:	bd80      	pop	{r7, pc}

08005160 <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b084      	sub	sp, #16
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
 8005168:	6039      	str	r1, [r7, #0]
   int8_t i;
#if _WIZCHIP_ < W5200
   int8_t j;
#endif
   int8_t tmp = 0;
 800516a:	2300      	movs	r3, #0
 800516c:	73bb      	strb	r3, [r7, #14]
   wizchip_sw_reset();
 800516e:	f7ff ffab 	bl	80050c8 <wizchip_sw_reset>
   if(txsize)
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2b00      	cmp	r3, #0
 8005176:	d03b      	beq.n	80051f0 <wizchip_init+0x90>
   {
      tmp = 0;
 8005178:	2300      	movs	r3, #0
 800517a:	73bb      	strb	r3, [r7, #14]
            tmp += txsize[i];
            if(tmp > 128) return -1;
        }
        if(tmp % 8) return -1;
   #else
        for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800517c:	2300      	movs	r3, #0
 800517e:	73fb      	strb	r3, [r7, #15]
 8005180:	e015      	b.n	80051ae <wizchip_init+0x4e>
        {
            tmp += txsize[i];
 8005182:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005186:	687a      	ldr	r2, [r7, #4]
 8005188:	4413      	add	r3, r2
 800518a:	781a      	ldrb	r2, [r3, #0]
 800518c:	7bbb      	ldrb	r3, [r7, #14]
 800518e:	4413      	add	r3, r2
 8005190:	b2db      	uxtb	r3, r3
 8005192:	73bb      	strb	r3, [r7, #14]

        #if _WIZCHIP_ < W5200    //2016.10.28 peter add condition for w5100 and w5100s
            if(tmp > 8) return -1;
        #else
            if(tmp > 16) return -1;
 8005194:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005198:	2b10      	cmp	r3, #16
 800519a:	dd02      	ble.n	80051a2 <wizchip_init+0x42>
 800519c:	f04f 33ff 	mov.w	r3, #4294967295
 80051a0:	e066      	b.n	8005270 <wizchip_init+0x110>
        for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80051a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80051a6:	b2db      	uxtb	r3, r3
 80051a8:	3301      	adds	r3, #1
 80051aa:	b2db      	uxtb	r3, r3
 80051ac:	73fb      	strb	r3, [r7, #15]
 80051ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80051b2:	2b07      	cmp	r3, #7
 80051b4:	dde5      	ble.n	8005182 <wizchip_init+0x22>
        #endif
        }
        for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80051b6:	2300      	movs	r3, #0
 80051b8:	73fb      	strb	r3, [r7, #15]
 80051ba:	e015      	b.n	80051e8 <wizchip_init+0x88>
        #if _WIZCHIP_ < W5200    //2016.10.28 peter add condition for w5100
            j = 0;
            while((txsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
            setSn_TXBUF_SIZE(i, j);
        #else
            setSn_TXBUF_SIZE(i, txsize[i]);
 80051bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80051c0:	009b      	lsls	r3, r3, #2
 80051c2:	3301      	adds	r3, #1
 80051c4:	00db      	lsls	r3, r3, #3
 80051c6:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 80051ca:	4618      	mov	r0, r3
 80051cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80051d0:	687a      	ldr	r2, [r7, #4]
 80051d2:	4413      	add	r3, r2
 80051d4:	781b      	ldrb	r3, [r3, #0]
 80051d6:	4619      	mov	r1, r3
 80051d8:	f7ff fbfa 	bl	80049d0 <WIZCHIP_WRITE>
        for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80051dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80051e0:	b2db      	uxtb	r3, r3
 80051e2:	3301      	adds	r3, #1
 80051e4:	b2db      	uxtb	r3, r3
 80051e6:	73fb      	strb	r3, [r7, #15]
 80051e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80051ec:	2b07      	cmp	r3, #7
 80051ee:	dde5      	ble.n	80051bc <wizchip_init+0x5c>
        }

    #endif
   }

   if(rxsize)
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d03b      	beq.n	800526e <wizchip_init+0x10e>
   {
      tmp = 0;
 80051f6:	2300      	movs	r3, #0
 80051f8:	73bb      	strb	r3, [r7, #14]
            tmp += rxsize[i];
            if(tmp > 128) return -1;
        }
        if(tmp % 8) return -1;
   #else
        for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80051fa:	2300      	movs	r3, #0
 80051fc:	73fb      	strb	r3, [r7, #15]
 80051fe:	e015      	b.n	800522c <wizchip_init+0xcc>
        {
            tmp += rxsize[i];
 8005200:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005204:	683a      	ldr	r2, [r7, #0]
 8005206:	4413      	add	r3, r2
 8005208:	781a      	ldrb	r2, [r3, #0]
 800520a:	7bbb      	ldrb	r3, [r7, #14]
 800520c:	4413      	add	r3, r2
 800520e:	b2db      	uxtb	r3, r3
 8005210:	73bb      	strb	r3, [r7, #14]
        #if _WIZCHIP_ < W5200    //2016.10.28 peter add condition for w5100 and w5100s
            if(tmp > 8) return -1;
        #else
            if(tmp > 16) return -1;
 8005212:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005216:	2b10      	cmp	r3, #16
 8005218:	dd02      	ble.n	8005220 <wizchip_init+0xc0>
 800521a:	f04f 33ff 	mov.w	r3, #4294967295
 800521e:	e027      	b.n	8005270 <wizchip_init+0x110>
        for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8005220:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005224:	b2db      	uxtb	r3, r3
 8005226:	3301      	adds	r3, #1
 8005228:	b2db      	uxtb	r3, r3
 800522a:	73fb      	strb	r3, [r7, #15]
 800522c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005230:	2b07      	cmp	r3, #7
 8005232:	dde5      	ble.n	8005200 <wizchip_init+0xa0>
        #endif
        }

        for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8005234:	2300      	movs	r3, #0
 8005236:	73fb      	strb	r3, [r7, #15]
 8005238:	e015      	b.n	8005266 <wizchip_init+0x106>
        #if _WIZCHIP_ < W5200    // add condition for w5100
            j = 0;
            while((rxsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
            setSn_RXBUF_SIZE(i, j);
        #else
            setSn_RXBUF_SIZE(i, rxsize[i]);
 800523a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800523e:	009b      	lsls	r3, r3, #2
 8005240:	3301      	adds	r3, #1
 8005242:	00db      	lsls	r3, r3, #3
 8005244:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 8005248:	4618      	mov	r0, r3
 800524a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800524e:	683a      	ldr	r2, [r7, #0]
 8005250:	4413      	add	r3, r2
 8005252:	781b      	ldrb	r3, [r3, #0]
 8005254:	4619      	mov	r1, r3
 8005256:	f7ff fbbb 	bl	80049d0 <WIZCHIP_WRITE>
        for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800525a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800525e:	b2db      	uxtb	r3, r3
 8005260:	3301      	adds	r3, #1
 8005262:	b2db      	uxtb	r3, r3
 8005264:	73fb      	strb	r3, [r7, #15]
 8005266:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800526a:	2b07      	cmp	r3, #7
 800526c:	dde5      	ble.n	800523a <wizchip_init+0xda>
        #endif
        }
    #endif
   }
   return 0;
 800526e:	2300      	movs	r3, #0
}
 8005270:	4618      	mov	r0, r3
 8005272:	3710      	adds	r7, #16
 8005274:	46bd      	mov	sp, r7
 8005276:	bd80      	pop	{r7, pc}

08005278 <wizchip_setnetinfo>:
}
#endif


void wizchip_setnetinfo(wiz_NetInfo* pnetinfo)
{
 8005278:	b580      	push	{r7, lr}
 800527a:	b082      	sub	sp, #8
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
   setSHAR(pnetinfo->mac);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2206      	movs	r2, #6
 8005284:	4619      	mov	r1, r3
 8005286:	f44f 6010 	mov.w	r0, #2304	; 0x900
 800528a:	f7ff fc4f 	bl	8004b2c <WIZCHIP_WRITE_BUF>
   setGAR(pnetinfo->gw);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	330e      	adds	r3, #14
 8005292:	2204      	movs	r2, #4
 8005294:	4619      	mov	r1, r3
 8005296:	f44f 7080 	mov.w	r0, #256	; 0x100
 800529a:	f7ff fc47 	bl	8004b2c <WIZCHIP_WRITE_BUF>
   setSUBR(pnetinfo->sn);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	330a      	adds	r3, #10
 80052a2:	2204      	movs	r2, #4
 80052a4:	4619      	mov	r1, r3
 80052a6:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 80052aa:	f7ff fc3f 	bl	8004b2c <WIZCHIP_WRITE_BUF>
   setSIPR(pnetinfo->ip);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	3306      	adds	r3, #6
 80052b2:	2204      	movs	r2, #4
 80052b4:	4619      	mov	r1, r3
 80052b6:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 80052ba:	f7ff fc37 	bl	8004b2c <WIZCHIP_WRITE_BUF>
   _DNS_[0] = pnetinfo->dns[0];
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	7c9a      	ldrb	r2, [r3, #18]
 80052c2:	4b0b      	ldr	r3, [pc, #44]	; (80052f0 <wizchip_setnetinfo+0x78>)
 80052c4:	701a      	strb	r2, [r3, #0]
   _DNS_[1] = pnetinfo->dns[1];
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	7cda      	ldrb	r2, [r3, #19]
 80052ca:	4b09      	ldr	r3, [pc, #36]	; (80052f0 <wizchip_setnetinfo+0x78>)
 80052cc:	705a      	strb	r2, [r3, #1]
   _DNS_[2] = pnetinfo->dns[2];
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	7d1a      	ldrb	r2, [r3, #20]
 80052d2:	4b07      	ldr	r3, [pc, #28]	; (80052f0 <wizchip_setnetinfo+0x78>)
 80052d4:	709a      	strb	r2, [r3, #2]
   _DNS_[3] = pnetinfo->dns[3];
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	7d5a      	ldrb	r2, [r3, #21]
 80052da:	4b05      	ldr	r3, [pc, #20]	; (80052f0 <wizchip_setnetinfo+0x78>)
 80052dc:	70da      	strb	r2, [r3, #3]
   _DHCP_   = pnetinfo->dhcp;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	7d9a      	ldrb	r2, [r3, #22]
 80052e2:	4b04      	ldr	r3, [pc, #16]	; (80052f4 <wizchip_setnetinfo+0x7c>)
 80052e4:	701a      	strb	r2, [r3, #0]
}
 80052e6:	bf00      	nop
 80052e8:	3708      	adds	r7, #8
 80052ea:	46bd      	mov	sp, r7
 80052ec:	bd80      	pop	{r7, pc}
 80052ee:	bf00      	nop
 80052f0:	20000a8c 	.word	0x20000a8c
 80052f4:	20000a90 	.word	0x20000a90

080052f8 <wizchip_getnetinfo>:

void wizchip_getnetinfo(wiz_NetInfo* pnetinfo)
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b082      	sub	sp, #8
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
   getSHAR(pnetinfo->mac);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2206      	movs	r2, #6
 8005304:	4619      	mov	r1, r3
 8005306:	f44f 6010 	mov.w	r0, #2304	; 0x900
 800530a:	f7ff fbaf 	bl	8004a6c <WIZCHIP_READ_BUF>
   getGAR(pnetinfo->gw);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	330e      	adds	r3, #14
 8005312:	2204      	movs	r2, #4
 8005314:	4619      	mov	r1, r3
 8005316:	f44f 7080 	mov.w	r0, #256	; 0x100
 800531a:	f7ff fba7 	bl	8004a6c <WIZCHIP_READ_BUF>
   getSUBR(pnetinfo->sn);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	330a      	adds	r3, #10
 8005322:	2204      	movs	r2, #4
 8005324:	4619      	mov	r1, r3
 8005326:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 800532a:	f7ff fb9f 	bl	8004a6c <WIZCHIP_READ_BUF>
   getSIPR(pnetinfo->ip);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	3306      	adds	r3, #6
 8005332:	2204      	movs	r2, #4
 8005334:	4619      	mov	r1, r3
 8005336:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 800533a:	f7ff fb97 	bl	8004a6c <WIZCHIP_READ_BUF>
   pnetinfo->dns[0]= _DNS_[0];
 800533e:	4b0c      	ldr	r3, [pc, #48]	; (8005370 <wizchip_getnetinfo+0x78>)
 8005340:	781a      	ldrb	r2, [r3, #0]
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	749a      	strb	r2, [r3, #18]
   pnetinfo->dns[1]= _DNS_[1];
 8005346:	4b0a      	ldr	r3, [pc, #40]	; (8005370 <wizchip_getnetinfo+0x78>)
 8005348:	785a      	ldrb	r2, [r3, #1]
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	74da      	strb	r2, [r3, #19]
   pnetinfo->dns[2]= _DNS_[2];
 800534e:	4b08      	ldr	r3, [pc, #32]	; (8005370 <wizchip_getnetinfo+0x78>)
 8005350:	789a      	ldrb	r2, [r3, #2]
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	751a      	strb	r2, [r3, #20]
   pnetinfo->dns[3]= _DNS_[3];
 8005356:	4b06      	ldr	r3, [pc, #24]	; (8005370 <wizchip_getnetinfo+0x78>)
 8005358:	78da      	ldrb	r2, [r3, #3]
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	755a      	strb	r2, [r3, #21]
   pnetinfo->dhcp  = _DHCP_;
 800535e:	4b05      	ldr	r3, [pc, #20]	; (8005374 <wizchip_getnetinfo+0x7c>)
 8005360:	781a      	ldrb	r2, [r3, #0]
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	759a      	strb	r2, [r3, #22]
}
 8005366:	bf00      	nop
 8005368:	3708      	adds	r7, #8
 800536a:	46bd      	mov	sp, r7
 800536c:	bd80      	pop	{r7, pc}
 800536e:	bf00      	nop
 8005370:	20000a8c 	.word	0x20000a8c
 8005374:	20000a90 	.word	0x20000a90

08005378 <wizchip_setnetmode>:

int8_t wizchip_setnetmode(netmode_type netmode)
{
 8005378:	b580      	push	{r7, lr}
 800537a:	b084      	sub	sp, #16
 800537c:	af00      	add	r7, sp, #0
 800537e:	4603      	mov	r3, r0
 8005380:	71fb      	strb	r3, [r7, #7]
   uint8_t tmp = 0;
 8005382:	2300      	movs	r3, #0
 8005384:	73fb      	strb	r3, [r7, #15]
#if _WIZCHIP_ != W5500
   if(netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK)) return -1;
#else
   if(netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK | NM_FORCEARP)) return -1;
 8005386:	79fb      	ldrb	r3, [r7, #7]
 8005388:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 800538c:	2b00      	cmp	r3, #0
 800538e:	d002      	beq.n	8005396 <wizchip_setnetmode+0x1e>
 8005390:	f04f 33ff 	mov.w	r3, #4294967295
 8005394:	e00e      	b.n	80053b4 <wizchip_setnetmode+0x3c>
#endif      
   tmp = getMR();
 8005396:	2000      	movs	r0, #0
 8005398:	f7ff face 	bl	8004938 <WIZCHIP_READ>
 800539c:	4603      	mov	r3, r0
 800539e:	73fb      	strb	r3, [r7, #15]
   tmp |= (uint8_t)netmode;
 80053a0:	7bfa      	ldrb	r2, [r7, #15]
 80053a2:	79fb      	ldrb	r3, [r7, #7]
 80053a4:	4313      	orrs	r3, r2
 80053a6:	73fb      	strb	r3, [r7, #15]
   setMR(tmp);
 80053a8:	7bfb      	ldrb	r3, [r7, #15]
 80053aa:	4619      	mov	r1, r3
 80053ac:	2000      	movs	r0, #0
 80053ae:	f7ff fb0f 	bl	80049d0 <WIZCHIP_WRITE>
   return 0;
 80053b2:	2300      	movs	r3, #0
}
 80053b4:	4618      	mov	r0, r3
 80053b6:	3710      	adds	r7, #16
 80053b8:	46bd      	mov	sp, r7
 80053ba:	bd80      	pop	{r7, pc}

080053bc <wizchip_getnetmode>:

netmode_type wizchip_getnetmode(void)
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	af00      	add	r7, sp, #0
   return (netmode_type) getMR();
 80053c0:	2000      	movs	r0, #0
 80053c2:	f7ff fab9 	bl	8004938 <WIZCHIP_READ>
 80053c6:	4603      	mov	r3, r0
}
 80053c8:	4618      	mov	r0, r3
 80053ca:	bd80      	pop	{r7, pc}

080053cc <wizchip_settimeout>:

void wizchip_settimeout(wiz_NetTimeout* nettime)
{
 80053cc:	b580      	push	{r7, lr}
 80053ce:	b082      	sub	sp, #8
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
   setRCR(nettime->retry_cnt);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	781b      	ldrb	r3, [r3, #0]
 80053d8:	4619      	mov	r1, r3
 80053da:	f44f 50d8 	mov.w	r0, #6912	; 0x1b00
 80053de:	f7ff faf7 	bl	80049d0 <WIZCHIP_WRITE>
   setRTR(nettime->time_100us);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	885b      	ldrh	r3, [r3, #2]
 80053e6:	0a1b      	lsrs	r3, r3, #8
 80053e8:	b29b      	uxth	r3, r3
 80053ea:	b2db      	uxtb	r3, r3
 80053ec:	4619      	mov	r1, r3
 80053ee:	f44f 50c8 	mov.w	r0, #6400	; 0x1900
 80053f2:	f7ff faed 	bl	80049d0 <WIZCHIP_WRITE>
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	885b      	ldrh	r3, [r3, #2]
 80053fa:	b2db      	uxtb	r3, r3
 80053fc:	4619      	mov	r1, r3
 80053fe:	f44f 50d0 	mov.w	r0, #6656	; 0x1a00
 8005402:	f7ff fae5 	bl	80049d0 <WIZCHIP_WRITE>
}
 8005406:	bf00      	nop
 8005408:	3708      	adds	r7, #8
 800540a:	46bd      	mov	sp, r7
 800540c:	bd80      	pop	{r7, pc}

0800540e <wizchip_gettimeout>:

void wizchip_gettimeout(wiz_NetTimeout* nettime)
{
 800540e:	b590      	push	{r4, r7, lr}
 8005410:	b083      	sub	sp, #12
 8005412:	af00      	add	r7, sp, #0
 8005414:	6078      	str	r0, [r7, #4]
   nettime->retry_cnt = getRCR();
 8005416:	f44f 50d8 	mov.w	r0, #6912	; 0x1b00
 800541a:	f7ff fa8d 	bl	8004938 <WIZCHIP_READ>
 800541e:	4603      	mov	r3, r0
 8005420:	461a      	mov	r2, r3
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	701a      	strb	r2, [r3, #0]
   nettime->time_100us = getRTR();
 8005426:	f44f 50c8 	mov.w	r0, #6400	; 0x1900
 800542a:	f7ff fa85 	bl	8004938 <WIZCHIP_READ>
 800542e:	4603      	mov	r3, r0
 8005430:	b29b      	uxth	r3, r3
 8005432:	021b      	lsls	r3, r3, #8
 8005434:	b29c      	uxth	r4, r3
 8005436:	f44f 50d0 	mov.w	r0, #6656	; 0x1a00
 800543a:	f7ff fa7d 	bl	8004938 <WIZCHIP_READ>
 800543e:	4603      	mov	r3, r0
 8005440:	b29b      	uxth	r3, r3
 8005442:	4423      	add	r3, r4
 8005444:	b29a      	uxth	r2, r3
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	805a      	strh	r2, [r3, #2]
}
 800544a:	bf00      	nop
 800544c:	370c      	adds	r7, #12
 800544e:	46bd      	mov	sp, r7
 8005450:	bd90      	pop	{r4, r7, pc}
	...

08005454 <W5500_Select>:
#include "wiznet_api.h"

static wiz_NetInfo gWIZNETINFO;

void W5500_Select(void)
{
 8005454:	b580      	push	{r7, lr}
 8005456:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(WIZNET_CS_PORT, WIZNET_CS_PIN, GPIO_PIN_RESET);
 8005458:	2200      	movs	r2, #0
 800545a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800545e:	4802      	ldr	r0, [pc, #8]	; (8005468 <W5500_Select+0x14>)
 8005460:	f000 ffda 	bl	8006418 <HAL_GPIO_WritePin>
}
 8005464:	bf00      	nop
 8005466:	bd80      	pop	{r7, pc}
 8005468:	40020400 	.word	0x40020400

0800546c <W5500_Deselect>:

void W5500_Deselect(void)
{
 800546c:	b580      	push	{r7, lr}
 800546e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(WIZNET_CS_PORT, WIZNET_CS_PIN, GPIO_PIN_SET);
 8005470:	2201      	movs	r2, #1
 8005472:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005476:	4802      	ldr	r0, [pc, #8]	; (8005480 <W5500_Deselect+0x14>)
 8005478:	f000 ffce 	bl	8006418 <HAL_GPIO_WritePin>
}
 800547c:	bf00      	nop
 800547e:	bd80      	pop	{r7, pc}
 8005480:	40020400 	.word	0x40020400

08005484 <W5500_ReadBuff>:

void W5500_ReadBuff(uint8_t* buff, uint16_t len)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	b082      	sub	sp, #8
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]
 800548c:	460b      	mov	r3, r1
 800548e:	807b      	strh	r3, [r7, #2]
	HAL_SPI_Receive(WIZNET_SPI_INSTANCE, buff, len, HAL_MAX_DELAY);
 8005490:	887a      	ldrh	r2, [r7, #2]
 8005492:	f04f 33ff 	mov.w	r3, #4294967295
 8005496:	6879      	ldr	r1, [r7, #4]
 8005498:	4803      	ldr	r0, [pc, #12]	; (80054a8 <W5500_ReadBuff+0x24>)
 800549a:	f002 faa9 	bl	80079f0 <HAL_SPI_Receive>
}
 800549e:	bf00      	nop
 80054a0:	3708      	adds	r7, #8
 80054a2:	46bd      	mov	sp, r7
 80054a4:	bd80      	pop	{r7, pc}
 80054a6:	bf00      	nop
 80054a8:	20000248 	.word	0x20000248

080054ac <W5500_WriteBuff>:

void W5500_WriteBuff(uint8_t* buff, uint16_t len)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b082      	sub	sp, #8
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
 80054b4:	460b      	mov	r3, r1
 80054b6:	807b      	strh	r3, [r7, #2]
	HAL_SPI_Transmit(WIZNET_SPI_INSTANCE, buff, len, HAL_MAX_DELAY);
 80054b8:	887a      	ldrh	r2, [r7, #2]
 80054ba:	f04f 33ff 	mov.w	r3, #4294967295
 80054be:	6879      	ldr	r1, [r7, #4]
 80054c0:	4803      	ldr	r0, [pc, #12]	; (80054d0 <W5500_WriteBuff+0x24>)
 80054c2:	f002 f952 	bl	800776a <HAL_SPI_Transmit>
}
 80054c6:	bf00      	nop
 80054c8:	3708      	adds	r7, #8
 80054ca:	46bd      	mov	sp, r7
 80054cc:	bd80      	pop	{r7, pc}
 80054ce:	bf00      	nop
 80054d0:	20000248 	.word	0x20000248

080054d4 <W5500_ReadByte>:

uint8_t W5500_ReadByte(void)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b082      	sub	sp, #8
 80054d8:	af00      	add	r7, sp, #0
	uint8_t byte;
	W5500_ReadBuff(&byte, sizeof(byte));
 80054da:	1dfb      	adds	r3, r7, #7
 80054dc:	2101      	movs	r1, #1
 80054de:	4618      	mov	r0, r3
 80054e0:	f7ff ffd0 	bl	8005484 <W5500_ReadBuff>
	return byte;
 80054e4:	79fb      	ldrb	r3, [r7, #7]
}
 80054e6:	4618      	mov	r0, r3
 80054e8:	3708      	adds	r7, #8
 80054ea:	46bd      	mov	sp, r7
 80054ec:	bd80      	pop	{r7, pc}

080054ee <W5500_WriteByte>:

void W5500_WriteByte(uint8_t byte)
{
 80054ee:	b580      	push	{r7, lr}
 80054f0:	b082      	sub	sp, #8
 80054f2:	af00      	add	r7, sp, #0
 80054f4:	4603      	mov	r3, r0
 80054f6:	71fb      	strb	r3, [r7, #7]
	W5500_WriteBuff(&byte, sizeof(byte));
 80054f8:	1dfb      	adds	r3, r7, #7
 80054fa:	2101      	movs	r1, #1
 80054fc:	4618      	mov	r0, r3
 80054fe:	f7ff ffd5 	bl	80054ac <W5500_WriteBuff>
}
 8005502:	bf00      	nop
 8005504:	3708      	adds	r7, #8
 8005506:	46bd      	mov	sp, r7
 8005508:	bd80      	pop	{r7, pc}
	...

0800550c <W5500_SetAddress>:

void W5500_SetAddress(wiz_NetInfo info)
{
 800550c:	b084      	sub	sp, #16
 800550e:	b4b0      	push	{r4, r5, r7}
 8005510:	af00      	add	r7, sp, #0
 8005512:	f107 040c 	add.w	r4, r7, #12
 8005516:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	gWIZNETINFO = info;
 800551a:	4b09      	ldr	r3, [pc, #36]	; (8005540 <W5500_SetAddress+0x34>)
 800551c:	461c      	mov	r4, r3
 800551e:	f107 050c 	add.w	r5, r7, #12
 8005522:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005524:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005526:	e895 0003 	ldmia.w	r5, {r0, r1}
 800552a:	6020      	str	r0, [r4, #0]
 800552c:	3404      	adds	r4, #4
 800552e:	8021      	strh	r1, [r4, #0]
 8005530:	3402      	adds	r4, #2
 8005532:	0c0b      	lsrs	r3, r1, #16
 8005534:	7023      	strb	r3, [r4, #0]
}
 8005536:	bf00      	nop
 8005538:	46bd      	mov	sp, r7
 800553a:	bcb0      	pop	{r4, r5, r7}
 800553c:	b004      	add	sp, #16
 800553e:	4770      	bx	lr
 8005540:	20000a94 	.word	0x20000a94

08005544 <W5500_Reboot>:
void W5500_Reboot()
{
 8005544:	b580      	push	{r7, lr}
 8005546:	b082      	sub	sp, #8
 8005548:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(WIZNET_RST_PORT, WIZNET_RST_PIN, GPIO_PIN_RESET);
 800554a:	2200      	movs	r2, #0
 800554c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005550:	4817      	ldr	r0, [pc, #92]	; (80055b0 <W5500_Reboot+0x6c>)
 8005552:	f000 ff61 	bl	8006418 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8005556:	2005      	movs	r0, #5
 8005558:	f000 f8d8 	bl	800570c <HAL_Delay>
	HAL_GPIO_WritePin(WIZNET_RST_PORT, WIZNET_RST_PIN, GPIO_PIN_SET);
 800555c:	2201      	movs	r2, #1
 800555e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005562:	4813      	ldr	r0, [pc, #76]	; (80055b0 <W5500_Reboot+0x6c>)
 8005564:	f000 ff58 	bl	8006418 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8005568:	2005      	movs	r0, #5
 800556a:	f000 f8cf 	bl	800570c <HAL_Delay>
	reg_wizchip_cs_cbfunc(W5500_Select, W5500_Deselect);
 800556e:	4911      	ldr	r1, [pc, #68]	; (80055b4 <W5500_Reboot+0x70>)
 8005570:	4811      	ldr	r0, [pc, #68]	; (80055b8 <W5500_Reboot+0x74>)
 8005572:	f7ff fced 	bl	8004f50 <reg_wizchip_cs_cbfunc>
	reg_wizchip_spi_cbfunc(W5500_ReadByte, W5500_WriteByte);
 8005576:	4911      	ldr	r1, [pc, #68]	; (80055bc <W5500_Reboot+0x78>)
 8005578:	4811      	ldr	r0, [pc, #68]	; (80055c0 <W5500_Reboot+0x7c>)
 800557a:	f7ff fd0f 	bl	8004f9c <reg_wizchip_spi_cbfunc>
	reg_wizchip_spiburst_cbfunc(W5500_ReadBuff, W5500_WriteBuff);
 800557e:	4911      	ldr	r1, [pc, #68]	; (80055c4 <W5500_Reboot+0x80>)
 8005580:	4811      	ldr	r0, [pc, #68]	; (80055c8 <W5500_Reboot+0x84>)
 8005582:	f7ff fd37 	bl	8004ff4 <reg_wizchip_spiburst_cbfunc>
	uint8_t rx_tx_buff_sizes[] = {2, 2, 2, 2, 2, 2, 2, 2};
 8005586:	4a11      	ldr	r2, [pc, #68]	; (80055cc <W5500_Reboot+0x88>)
 8005588:	463b      	mov	r3, r7
 800558a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800558e:	e883 0003 	stmia.w	r3, {r0, r1}
	wizchip_init(rx_tx_buff_sizes, rx_tx_buff_sizes);
 8005592:	463a      	mov	r2, r7
 8005594:	463b      	mov	r3, r7
 8005596:	4611      	mov	r1, r2
 8005598:	4618      	mov	r0, r3
 800559a:	f7ff fde1 	bl	8005160 <wizchip_init>
	ctlnetwork(CN_SET_NETINFO, (void*) &gWIZNETINFO);
 800559e:	490c      	ldr	r1, [pc, #48]	; (80055d0 <W5500_Reboot+0x8c>)
 80055a0:	2000      	movs	r0, #0
 80055a2:	f7ff fd53 	bl	800504c <ctlnetwork>
}
 80055a6:	bf00      	nop
 80055a8:	3708      	adds	r7, #8
 80055aa:	46bd      	mov	sp, r7
 80055ac:	bd80      	pop	{r7, pc}
 80055ae:	bf00      	nop
 80055b0:	40020400 	.word	0x40020400
 80055b4:	0800546d 	.word	0x0800546d
 80055b8:	08005455 	.word	0x08005455
 80055bc:	080054ef 	.word	0x080054ef
 80055c0:	080054d5 	.word	0x080054d5
 80055c4:	080054ad 	.word	0x080054ad
 80055c8:	08005485 	.word	0x08005485
 80055cc:	0800abb4 	.word	0x0800abb4
 80055d0:	20000a94 	.word	0x20000a94

080055d4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80055d4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800560c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80055d8:	f7fd fe92 	bl	8003300 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80055dc:	480c      	ldr	r0, [pc, #48]	; (8005610 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80055de:	490d      	ldr	r1, [pc, #52]	; (8005614 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80055e0:	4a0d      	ldr	r2, [pc, #52]	; (8005618 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80055e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80055e4:	e002      	b.n	80055ec <LoopCopyDataInit>

080055e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80055e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80055e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80055ea:	3304      	adds	r3, #4

080055ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80055ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80055ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80055f0:	d3f9      	bcc.n	80055e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80055f2:	4a0a      	ldr	r2, [pc, #40]	; (800561c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80055f4:	4c0a      	ldr	r4, [pc, #40]	; (8005620 <LoopFillZerobss+0x22>)
  movs r3, #0
 80055f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80055f8:	e001      	b.n	80055fe <LoopFillZerobss>

080055fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80055fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80055fc:	3204      	adds	r2, #4

080055fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80055fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005600:	d3fb      	bcc.n	80055fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005602:	f004 faa5 	bl	8009b50 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005606:	f7fd f8c7 	bl	8002798 <main>
  bx  lr    
 800560a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800560c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005610:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005614:	200000d0 	.word	0x200000d0
  ldr r2, =_sidata
 8005618:	0800b3b8 	.word	0x0800b3b8
  ldr r2, =_sbss
 800561c:	200000d0 	.word	0x200000d0
  ldr r4, =_ebss
 8005620:	20000c18 	.word	0x20000c18

08005624 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005624:	e7fe      	b.n	8005624 <ADC_IRQHandler>
	...

08005628 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005628:	b580      	push	{r7, lr}
 800562a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800562c:	4b0e      	ldr	r3, [pc, #56]	; (8005668 <HAL_Init+0x40>)
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	4a0d      	ldr	r2, [pc, #52]	; (8005668 <HAL_Init+0x40>)
 8005632:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005636:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005638:	4b0b      	ldr	r3, [pc, #44]	; (8005668 <HAL_Init+0x40>)
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	4a0a      	ldr	r2, [pc, #40]	; (8005668 <HAL_Init+0x40>)
 800563e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005642:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005644:	4b08      	ldr	r3, [pc, #32]	; (8005668 <HAL_Init+0x40>)
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	4a07      	ldr	r2, [pc, #28]	; (8005668 <HAL_Init+0x40>)
 800564a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800564e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005650:	2003      	movs	r0, #3
 8005652:	f000 f973 	bl	800593c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005656:	200f      	movs	r0, #15
 8005658:	f000 f808 	bl	800566c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800565c:	f7fd fbae 	bl	8002dbc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005660:	2300      	movs	r3, #0
}
 8005662:	4618      	mov	r0, r3
 8005664:	bd80      	pop	{r7, pc}
 8005666:	bf00      	nop
 8005668:	40023c00 	.word	0x40023c00

0800566c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800566c:	b580      	push	{r7, lr}
 800566e:	b082      	sub	sp, #8
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005674:	4b12      	ldr	r3, [pc, #72]	; (80056c0 <HAL_InitTick+0x54>)
 8005676:	681a      	ldr	r2, [r3, #0]
 8005678:	4b12      	ldr	r3, [pc, #72]	; (80056c4 <HAL_InitTick+0x58>)
 800567a:	781b      	ldrb	r3, [r3, #0]
 800567c:	4619      	mov	r1, r3
 800567e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005682:	fbb3 f3f1 	udiv	r3, r3, r1
 8005686:	fbb2 f3f3 	udiv	r3, r2, r3
 800568a:	4618      	mov	r0, r3
 800568c:	f000 f999 	bl	80059c2 <HAL_SYSTICK_Config>
 8005690:	4603      	mov	r3, r0
 8005692:	2b00      	cmp	r3, #0
 8005694:	d001      	beq.n	800569a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005696:	2301      	movs	r3, #1
 8005698:	e00e      	b.n	80056b8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2b0f      	cmp	r3, #15
 800569e:	d80a      	bhi.n	80056b6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80056a0:	2200      	movs	r2, #0
 80056a2:	6879      	ldr	r1, [r7, #4]
 80056a4:	f04f 30ff 	mov.w	r0, #4294967295
 80056a8:	f000 f953 	bl	8005952 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80056ac:	4a06      	ldr	r2, [pc, #24]	; (80056c8 <HAL_InitTick+0x5c>)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80056b2:	2300      	movs	r3, #0
 80056b4:	e000      	b.n	80056b8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80056b6:	2301      	movs	r3, #1
}
 80056b8:	4618      	mov	r0, r3
 80056ba:	3708      	adds	r7, #8
 80056bc:	46bd      	mov	sp, r7
 80056be:	bd80      	pop	{r7, pc}
 80056c0:	20000038 	.word	0x20000038
 80056c4:	2000006c 	.word	0x2000006c
 80056c8:	20000068 	.word	0x20000068

080056cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80056cc:	b480      	push	{r7}
 80056ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80056d0:	4b06      	ldr	r3, [pc, #24]	; (80056ec <HAL_IncTick+0x20>)
 80056d2:	781b      	ldrb	r3, [r3, #0]
 80056d4:	461a      	mov	r2, r3
 80056d6:	4b06      	ldr	r3, [pc, #24]	; (80056f0 <HAL_IncTick+0x24>)
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	4413      	add	r3, r2
 80056dc:	4a04      	ldr	r2, [pc, #16]	; (80056f0 <HAL_IncTick+0x24>)
 80056de:	6013      	str	r3, [r2, #0]
}
 80056e0:	bf00      	nop
 80056e2:	46bd      	mov	sp, r7
 80056e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e8:	4770      	bx	lr
 80056ea:	bf00      	nop
 80056ec:	2000006c 	.word	0x2000006c
 80056f0:	20000aac 	.word	0x20000aac

080056f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80056f4:	b480      	push	{r7}
 80056f6:	af00      	add	r7, sp, #0
  return uwTick;
 80056f8:	4b03      	ldr	r3, [pc, #12]	; (8005708 <HAL_GetTick+0x14>)
 80056fa:	681b      	ldr	r3, [r3, #0]
}
 80056fc:	4618      	mov	r0, r3
 80056fe:	46bd      	mov	sp, r7
 8005700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005704:	4770      	bx	lr
 8005706:	bf00      	nop
 8005708:	20000aac 	.word	0x20000aac

0800570c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800570c:	b580      	push	{r7, lr}
 800570e:	b084      	sub	sp, #16
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005714:	f7ff ffee 	bl	80056f4 <HAL_GetTick>
 8005718:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005724:	d005      	beq.n	8005732 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005726:	4b0a      	ldr	r3, [pc, #40]	; (8005750 <HAL_Delay+0x44>)
 8005728:	781b      	ldrb	r3, [r3, #0]
 800572a:	461a      	mov	r2, r3
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	4413      	add	r3, r2
 8005730:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005732:	bf00      	nop
 8005734:	f7ff ffde 	bl	80056f4 <HAL_GetTick>
 8005738:	4602      	mov	r2, r0
 800573a:	68bb      	ldr	r3, [r7, #8]
 800573c:	1ad3      	subs	r3, r2, r3
 800573e:	68fa      	ldr	r2, [r7, #12]
 8005740:	429a      	cmp	r2, r3
 8005742:	d8f7      	bhi.n	8005734 <HAL_Delay+0x28>
  {
  }
}
 8005744:	bf00      	nop
 8005746:	bf00      	nop
 8005748:	3710      	adds	r7, #16
 800574a:	46bd      	mov	sp, r7
 800574c:	bd80      	pop	{r7, pc}
 800574e:	bf00      	nop
 8005750:	2000006c 	.word	0x2000006c

08005754 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005754:	b480      	push	{r7}
 8005756:	b085      	sub	sp, #20
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	f003 0307 	and.w	r3, r3, #7
 8005762:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005764:	4b0c      	ldr	r3, [pc, #48]	; (8005798 <__NVIC_SetPriorityGrouping+0x44>)
 8005766:	68db      	ldr	r3, [r3, #12]
 8005768:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800576a:	68ba      	ldr	r2, [r7, #8]
 800576c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005770:	4013      	ands	r3, r2
 8005772:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005778:	68bb      	ldr	r3, [r7, #8]
 800577a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800577c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005780:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005784:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005786:	4a04      	ldr	r2, [pc, #16]	; (8005798 <__NVIC_SetPriorityGrouping+0x44>)
 8005788:	68bb      	ldr	r3, [r7, #8]
 800578a:	60d3      	str	r3, [r2, #12]
}
 800578c:	bf00      	nop
 800578e:	3714      	adds	r7, #20
 8005790:	46bd      	mov	sp, r7
 8005792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005796:	4770      	bx	lr
 8005798:	e000ed00 	.word	0xe000ed00

0800579c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800579c:	b480      	push	{r7}
 800579e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80057a0:	4b04      	ldr	r3, [pc, #16]	; (80057b4 <__NVIC_GetPriorityGrouping+0x18>)
 80057a2:	68db      	ldr	r3, [r3, #12]
 80057a4:	0a1b      	lsrs	r3, r3, #8
 80057a6:	f003 0307 	and.w	r3, r3, #7
}
 80057aa:	4618      	mov	r0, r3
 80057ac:	46bd      	mov	sp, r7
 80057ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b2:	4770      	bx	lr
 80057b4:	e000ed00 	.word	0xe000ed00

080057b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80057b8:	b480      	push	{r7}
 80057ba:	b083      	sub	sp, #12
 80057bc:	af00      	add	r7, sp, #0
 80057be:	4603      	mov	r3, r0
 80057c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80057c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	db0b      	blt.n	80057e2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80057ca:	79fb      	ldrb	r3, [r7, #7]
 80057cc:	f003 021f 	and.w	r2, r3, #31
 80057d0:	4907      	ldr	r1, [pc, #28]	; (80057f0 <__NVIC_EnableIRQ+0x38>)
 80057d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057d6:	095b      	lsrs	r3, r3, #5
 80057d8:	2001      	movs	r0, #1
 80057da:	fa00 f202 	lsl.w	r2, r0, r2
 80057de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80057e2:	bf00      	nop
 80057e4:	370c      	adds	r7, #12
 80057e6:	46bd      	mov	sp, r7
 80057e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ec:	4770      	bx	lr
 80057ee:	bf00      	nop
 80057f0:	e000e100 	.word	0xe000e100

080057f4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80057f4:	b480      	push	{r7}
 80057f6:	b083      	sub	sp, #12
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	4603      	mov	r3, r0
 80057fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80057fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005802:	2b00      	cmp	r3, #0
 8005804:	db12      	blt.n	800582c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005806:	79fb      	ldrb	r3, [r7, #7]
 8005808:	f003 021f 	and.w	r2, r3, #31
 800580c:	490a      	ldr	r1, [pc, #40]	; (8005838 <__NVIC_DisableIRQ+0x44>)
 800580e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005812:	095b      	lsrs	r3, r3, #5
 8005814:	2001      	movs	r0, #1
 8005816:	fa00 f202 	lsl.w	r2, r0, r2
 800581a:	3320      	adds	r3, #32
 800581c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8005820:	f3bf 8f4f 	dsb	sy
}
 8005824:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8005826:	f3bf 8f6f 	isb	sy
}
 800582a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 800582c:	bf00      	nop
 800582e:	370c      	adds	r7, #12
 8005830:	46bd      	mov	sp, r7
 8005832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005836:	4770      	bx	lr
 8005838:	e000e100 	.word	0xe000e100

0800583c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800583c:	b480      	push	{r7}
 800583e:	b083      	sub	sp, #12
 8005840:	af00      	add	r7, sp, #0
 8005842:	4603      	mov	r3, r0
 8005844:	6039      	str	r1, [r7, #0]
 8005846:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005848:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800584c:	2b00      	cmp	r3, #0
 800584e:	db0a      	blt.n	8005866 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	b2da      	uxtb	r2, r3
 8005854:	490c      	ldr	r1, [pc, #48]	; (8005888 <__NVIC_SetPriority+0x4c>)
 8005856:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800585a:	0112      	lsls	r2, r2, #4
 800585c:	b2d2      	uxtb	r2, r2
 800585e:	440b      	add	r3, r1
 8005860:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005864:	e00a      	b.n	800587c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	b2da      	uxtb	r2, r3
 800586a:	4908      	ldr	r1, [pc, #32]	; (800588c <__NVIC_SetPriority+0x50>)
 800586c:	79fb      	ldrb	r3, [r7, #7]
 800586e:	f003 030f 	and.w	r3, r3, #15
 8005872:	3b04      	subs	r3, #4
 8005874:	0112      	lsls	r2, r2, #4
 8005876:	b2d2      	uxtb	r2, r2
 8005878:	440b      	add	r3, r1
 800587a:	761a      	strb	r2, [r3, #24]
}
 800587c:	bf00      	nop
 800587e:	370c      	adds	r7, #12
 8005880:	46bd      	mov	sp, r7
 8005882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005886:	4770      	bx	lr
 8005888:	e000e100 	.word	0xe000e100
 800588c:	e000ed00 	.word	0xe000ed00

08005890 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005890:	b480      	push	{r7}
 8005892:	b089      	sub	sp, #36	; 0x24
 8005894:	af00      	add	r7, sp, #0
 8005896:	60f8      	str	r0, [r7, #12]
 8005898:	60b9      	str	r1, [r7, #8]
 800589a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	f003 0307 	and.w	r3, r3, #7
 80058a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80058a4:	69fb      	ldr	r3, [r7, #28]
 80058a6:	f1c3 0307 	rsb	r3, r3, #7
 80058aa:	2b04      	cmp	r3, #4
 80058ac:	bf28      	it	cs
 80058ae:	2304      	movcs	r3, #4
 80058b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80058b2:	69fb      	ldr	r3, [r7, #28]
 80058b4:	3304      	adds	r3, #4
 80058b6:	2b06      	cmp	r3, #6
 80058b8:	d902      	bls.n	80058c0 <NVIC_EncodePriority+0x30>
 80058ba:	69fb      	ldr	r3, [r7, #28]
 80058bc:	3b03      	subs	r3, #3
 80058be:	e000      	b.n	80058c2 <NVIC_EncodePriority+0x32>
 80058c0:	2300      	movs	r3, #0
 80058c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80058c4:	f04f 32ff 	mov.w	r2, #4294967295
 80058c8:	69bb      	ldr	r3, [r7, #24]
 80058ca:	fa02 f303 	lsl.w	r3, r2, r3
 80058ce:	43da      	mvns	r2, r3
 80058d0:	68bb      	ldr	r3, [r7, #8]
 80058d2:	401a      	ands	r2, r3
 80058d4:	697b      	ldr	r3, [r7, #20]
 80058d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80058d8:	f04f 31ff 	mov.w	r1, #4294967295
 80058dc:	697b      	ldr	r3, [r7, #20]
 80058de:	fa01 f303 	lsl.w	r3, r1, r3
 80058e2:	43d9      	mvns	r1, r3
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80058e8:	4313      	orrs	r3, r2
         );
}
 80058ea:	4618      	mov	r0, r3
 80058ec:	3724      	adds	r7, #36	; 0x24
 80058ee:	46bd      	mov	sp, r7
 80058f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f4:	4770      	bx	lr
	...

080058f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b082      	sub	sp, #8
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	3b01      	subs	r3, #1
 8005904:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005908:	d301      	bcc.n	800590e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800590a:	2301      	movs	r3, #1
 800590c:	e00f      	b.n	800592e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800590e:	4a0a      	ldr	r2, [pc, #40]	; (8005938 <SysTick_Config+0x40>)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	3b01      	subs	r3, #1
 8005914:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005916:	210f      	movs	r1, #15
 8005918:	f04f 30ff 	mov.w	r0, #4294967295
 800591c:	f7ff ff8e 	bl	800583c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005920:	4b05      	ldr	r3, [pc, #20]	; (8005938 <SysTick_Config+0x40>)
 8005922:	2200      	movs	r2, #0
 8005924:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005926:	4b04      	ldr	r3, [pc, #16]	; (8005938 <SysTick_Config+0x40>)
 8005928:	2207      	movs	r2, #7
 800592a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800592c:	2300      	movs	r3, #0
}
 800592e:	4618      	mov	r0, r3
 8005930:	3708      	adds	r7, #8
 8005932:	46bd      	mov	sp, r7
 8005934:	bd80      	pop	{r7, pc}
 8005936:	bf00      	nop
 8005938:	e000e010 	.word	0xe000e010

0800593c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b082      	sub	sp, #8
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005944:	6878      	ldr	r0, [r7, #4]
 8005946:	f7ff ff05 	bl	8005754 <__NVIC_SetPriorityGrouping>
}
 800594a:	bf00      	nop
 800594c:	3708      	adds	r7, #8
 800594e:	46bd      	mov	sp, r7
 8005950:	bd80      	pop	{r7, pc}

08005952 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005952:	b580      	push	{r7, lr}
 8005954:	b086      	sub	sp, #24
 8005956:	af00      	add	r7, sp, #0
 8005958:	4603      	mov	r3, r0
 800595a:	60b9      	str	r1, [r7, #8]
 800595c:	607a      	str	r2, [r7, #4]
 800595e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005960:	2300      	movs	r3, #0
 8005962:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005964:	f7ff ff1a 	bl	800579c <__NVIC_GetPriorityGrouping>
 8005968:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800596a:	687a      	ldr	r2, [r7, #4]
 800596c:	68b9      	ldr	r1, [r7, #8]
 800596e:	6978      	ldr	r0, [r7, #20]
 8005970:	f7ff ff8e 	bl	8005890 <NVIC_EncodePriority>
 8005974:	4602      	mov	r2, r0
 8005976:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800597a:	4611      	mov	r1, r2
 800597c:	4618      	mov	r0, r3
 800597e:	f7ff ff5d 	bl	800583c <__NVIC_SetPriority>
}
 8005982:	bf00      	nop
 8005984:	3718      	adds	r7, #24
 8005986:	46bd      	mov	sp, r7
 8005988:	bd80      	pop	{r7, pc}

0800598a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800598a:	b580      	push	{r7, lr}
 800598c:	b082      	sub	sp, #8
 800598e:	af00      	add	r7, sp, #0
 8005990:	4603      	mov	r3, r0
 8005992:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005994:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005998:	4618      	mov	r0, r3
 800599a:	f7ff ff0d 	bl	80057b8 <__NVIC_EnableIRQ>
}
 800599e:	bf00      	nop
 80059a0:	3708      	adds	r7, #8
 80059a2:	46bd      	mov	sp, r7
 80059a4:	bd80      	pop	{r7, pc}

080059a6 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80059a6:	b580      	push	{r7, lr}
 80059a8:	b082      	sub	sp, #8
 80059aa:	af00      	add	r7, sp, #0
 80059ac:	4603      	mov	r3, r0
 80059ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80059b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059b4:	4618      	mov	r0, r3
 80059b6:	f7ff ff1d 	bl	80057f4 <__NVIC_DisableIRQ>
}
 80059ba:	bf00      	nop
 80059bc:	3708      	adds	r7, #8
 80059be:	46bd      	mov	sp, r7
 80059c0:	bd80      	pop	{r7, pc}

080059c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80059c2:	b580      	push	{r7, lr}
 80059c4:	b082      	sub	sp, #8
 80059c6:	af00      	add	r7, sp, #0
 80059c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80059ca:	6878      	ldr	r0, [r7, #4]
 80059cc:	f7ff ff94 	bl	80058f8 <SysTick_Config>
 80059d0:	4603      	mov	r3, r0
}
 80059d2:	4618      	mov	r0, r3
 80059d4:	3708      	adds	r7, #8
 80059d6:	46bd      	mov	sp, r7
 80059d8:	bd80      	pop	{r7, pc}

080059da <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80059da:	b580      	push	{r7, lr}
 80059dc:	b084      	sub	sp, #16
 80059de:	af00      	add	r7, sp, #0
 80059e0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059e6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80059e8:	f7ff fe84 	bl	80056f4 <HAL_GetTick>
 80059ec:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80059f4:	b2db      	uxtb	r3, r3
 80059f6:	2b02      	cmp	r3, #2
 80059f8:	d008      	beq.n	8005a0c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2280      	movs	r2, #128	; 0x80
 80059fe:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2200      	movs	r2, #0
 8005a04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8005a08:	2301      	movs	r3, #1
 8005a0a:	e052      	b.n	8005ab2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	681a      	ldr	r2, [r3, #0]
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f022 0216 	bic.w	r2, r2, #22
 8005a1a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	695a      	ldr	r2, [r3, #20]
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005a2a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d103      	bne.n	8005a3c <HAL_DMA_Abort+0x62>
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d007      	beq.n	8005a4c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	681a      	ldr	r2, [r3, #0]
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f022 0208 	bic.w	r2, r2, #8
 8005a4a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	681a      	ldr	r2, [r3, #0]
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f022 0201 	bic.w	r2, r2, #1
 8005a5a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005a5c:	e013      	b.n	8005a86 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005a5e:	f7ff fe49 	bl	80056f4 <HAL_GetTick>
 8005a62:	4602      	mov	r2, r0
 8005a64:	68bb      	ldr	r3, [r7, #8]
 8005a66:	1ad3      	subs	r3, r2, r3
 8005a68:	2b05      	cmp	r3, #5
 8005a6a:	d90c      	bls.n	8005a86 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2220      	movs	r2, #32
 8005a70:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2203      	movs	r2, #3
 8005a76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8005a82:	2303      	movs	r3, #3
 8005a84:	e015      	b.n	8005ab2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f003 0301 	and.w	r3, r3, #1
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d1e4      	bne.n	8005a5e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a98:	223f      	movs	r2, #63	; 0x3f
 8005a9a:	409a      	lsls	r2, r3
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2201      	movs	r2, #1
 8005aa4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2200      	movs	r2, #0
 8005aac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8005ab0:	2300      	movs	r3, #0
}
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	3710      	adds	r7, #16
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	bd80      	pop	{r7, pc}

08005aba <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005aba:	b480      	push	{r7}
 8005abc:	b083      	sub	sp, #12
 8005abe:	af00      	add	r7, sp, #0
 8005ac0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005ac8:	b2db      	uxtb	r3, r3
 8005aca:	2b02      	cmp	r3, #2
 8005acc:	d004      	beq.n	8005ad8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	2280      	movs	r2, #128	; 0x80
 8005ad2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005ad4:	2301      	movs	r3, #1
 8005ad6:	e00c      	b.n	8005af2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2205      	movs	r2, #5
 8005adc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	681a      	ldr	r2, [r3, #0]
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f022 0201 	bic.w	r2, r2, #1
 8005aee:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005af0:	2300      	movs	r3, #0
}
 8005af2:	4618      	mov	r0, r3
 8005af4:	370c      	adds	r7, #12
 8005af6:	46bd      	mov	sp, r7
 8005af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afc:	4770      	bx	lr
	...

08005b00 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b086      	sub	sp, #24
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	60f8      	str	r0, [r7, #12]
 8005b08:	60b9      	str	r1, [r7, #8]
 8005b0a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005b0e:	2301      	movs	r3, #1
 8005b10:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8005b12:	4b23      	ldr	r3, [pc, #140]	; (8005ba0 <HAL_FLASH_Program+0xa0>)
 8005b14:	7e1b      	ldrb	r3, [r3, #24]
 8005b16:	2b01      	cmp	r3, #1
 8005b18:	d101      	bne.n	8005b1e <HAL_FLASH_Program+0x1e>
 8005b1a:	2302      	movs	r3, #2
 8005b1c:	e03b      	b.n	8005b96 <HAL_FLASH_Program+0x96>
 8005b1e:	4b20      	ldr	r3, [pc, #128]	; (8005ba0 <HAL_FLASH_Program+0xa0>)
 8005b20:	2201      	movs	r2, #1
 8005b22:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005b24:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005b28:	f000 f870 	bl	8005c0c <FLASH_WaitForLastOperation>
 8005b2c:	4603      	mov	r3, r0
 8005b2e:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8005b30:	7dfb      	ldrb	r3, [r7, #23]
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d12b      	bne.n	8005b8e <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d105      	bne.n	8005b48 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8005b3c:	783b      	ldrb	r3, [r7, #0]
 8005b3e:	4619      	mov	r1, r3
 8005b40:	68b8      	ldr	r0, [r7, #8]
 8005b42:	f000 f91b 	bl	8005d7c <FLASH_Program_Byte>
 8005b46:	e016      	b.n	8005b76 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	2b01      	cmp	r3, #1
 8005b4c:	d105      	bne.n	8005b5a <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8005b4e:	883b      	ldrh	r3, [r7, #0]
 8005b50:	4619      	mov	r1, r3
 8005b52:	68b8      	ldr	r0, [r7, #8]
 8005b54:	f000 f8ee 	bl	8005d34 <FLASH_Program_HalfWord>
 8005b58:	e00d      	b.n	8005b76 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	2b02      	cmp	r3, #2
 8005b5e:	d105      	bne.n	8005b6c <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8005b60:	683b      	ldr	r3, [r7, #0]
 8005b62:	4619      	mov	r1, r3
 8005b64:	68b8      	ldr	r0, [r7, #8]
 8005b66:	f000 f8c3 	bl	8005cf0 <FLASH_Program_Word>
 8005b6a:	e004      	b.n	8005b76 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8005b6c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005b70:	68b8      	ldr	r0, [r7, #8]
 8005b72:	f000 f88b 	bl	8005c8c <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005b76:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005b7a:	f000 f847 	bl	8005c0c <FLASH_WaitForLastOperation>
 8005b7e:	4603      	mov	r3, r0
 8005b80:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8005b82:	4b08      	ldr	r3, [pc, #32]	; (8005ba4 <HAL_FLASH_Program+0xa4>)
 8005b84:	691b      	ldr	r3, [r3, #16]
 8005b86:	4a07      	ldr	r2, [pc, #28]	; (8005ba4 <HAL_FLASH_Program+0xa4>)
 8005b88:	f023 0301 	bic.w	r3, r3, #1
 8005b8c:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8005b8e:	4b04      	ldr	r3, [pc, #16]	; (8005ba0 <HAL_FLASH_Program+0xa0>)
 8005b90:	2200      	movs	r2, #0
 8005b92:	761a      	strb	r2, [r3, #24]
  
  return status;
 8005b94:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b96:	4618      	mov	r0, r3
 8005b98:	3718      	adds	r7, #24
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	bd80      	pop	{r7, pc}
 8005b9e:	bf00      	nop
 8005ba0:	20000ab0 	.word	0x20000ab0
 8005ba4:	40023c00 	.word	0x40023c00

08005ba8 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8005ba8:	b480      	push	{r7}
 8005baa:	b083      	sub	sp, #12
 8005bac:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8005bae:	2300      	movs	r3, #0
 8005bb0:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8005bb2:	4b0b      	ldr	r3, [pc, #44]	; (8005be0 <HAL_FLASH_Unlock+0x38>)
 8005bb4:	691b      	ldr	r3, [r3, #16]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	da0b      	bge.n	8005bd2 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8005bba:	4b09      	ldr	r3, [pc, #36]	; (8005be0 <HAL_FLASH_Unlock+0x38>)
 8005bbc:	4a09      	ldr	r2, [pc, #36]	; (8005be4 <HAL_FLASH_Unlock+0x3c>)
 8005bbe:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8005bc0:	4b07      	ldr	r3, [pc, #28]	; (8005be0 <HAL_FLASH_Unlock+0x38>)
 8005bc2:	4a09      	ldr	r2, [pc, #36]	; (8005be8 <HAL_FLASH_Unlock+0x40>)
 8005bc4:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8005bc6:	4b06      	ldr	r3, [pc, #24]	; (8005be0 <HAL_FLASH_Unlock+0x38>)
 8005bc8:	691b      	ldr	r3, [r3, #16]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	da01      	bge.n	8005bd2 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8005bce:	2301      	movs	r3, #1
 8005bd0:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8005bd2:	79fb      	ldrb	r3, [r7, #7]
}
 8005bd4:	4618      	mov	r0, r3
 8005bd6:	370c      	adds	r7, #12
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bde:	4770      	bx	lr
 8005be0:	40023c00 	.word	0x40023c00
 8005be4:	45670123 	.word	0x45670123
 8005be8:	cdef89ab 	.word	0xcdef89ab

08005bec <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8005bec:	b480      	push	{r7}
 8005bee:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8005bf0:	4b05      	ldr	r3, [pc, #20]	; (8005c08 <HAL_FLASH_Lock+0x1c>)
 8005bf2:	691b      	ldr	r3, [r3, #16]
 8005bf4:	4a04      	ldr	r2, [pc, #16]	; (8005c08 <HAL_FLASH_Lock+0x1c>)
 8005bf6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005bfa:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8005bfc:	2300      	movs	r3, #0
}
 8005bfe:	4618      	mov	r0, r3
 8005c00:	46bd      	mov	sp, r7
 8005c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c06:	4770      	bx	lr
 8005c08:	40023c00 	.word	0x40023c00

08005c0c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b084      	sub	sp, #16
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005c14:	2300      	movs	r3, #0
 8005c16:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005c18:	4b1a      	ldr	r3, [pc, #104]	; (8005c84 <FLASH_WaitForLastOperation+0x78>)
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8005c1e:	f7ff fd69 	bl	80056f4 <HAL_GetTick>
 8005c22:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8005c24:	e010      	b.n	8005c48 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c2c:	d00c      	beq.n	8005c48 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d007      	beq.n	8005c44 <FLASH_WaitForLastOperation+0x38>
 8005c34:	f7ff fd5e 	bl	80056f4 <HAL_GetTick>
 8005c38:	4602      	mov	r2, r0
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	1ad3      	subs	r3, r2, r3
 8005c3e:	687a      	ldr	r2, [r7, #4]
 8005c40:	429a      	cmp	r2, r3
 8005c42:	d201      	bcs.n	8005c48 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8005c44:	2303      	movs	r3, #3
 8005c46:	e019      	b.n	8005c7c <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8005c48:	4b0f      	ldr	r3, [pc, #60]	; (8005c88 <FLASH_WaitForLastOperation+0x7c>)
 8005c4a:	68db      	ldr	r3, [r3, #12]
 8005c4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d1e8      	bne.n	8005c26 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8005c54:	4b0c      	ldr	r3, [pc, #48]	; (8005c88 <FLASH_WaitForLastOperation+0x7c>)
 8005c56:	68db      	ldr	r3, [r3, #12]
 8005c58:	f003 0301 	and.w	r3, r3, #1
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d002      	beq.n	8005c66 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8005c60:	4b09      	ldr	r3, [pc, #36]	; (8005c88 <FLASH_WaitForLastOperation+0x7c>)
 8005c62:	2201      	movs	r2, #1
 8005c64:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8005c66:	4b08      	ldr	r3, [pc, #32]	; (8005c88 <FLASH_WaitForLastOperation+0x7c>)
 8005c68:	68db      	ldr	r3, [r3, #12]
 8005c6a:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d003      	beq.n	8005c7a <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8005c72:	f000 f8a5 	bl	8005dc0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8005c76:	2301      	movs	r3, #1
 8005c78:	e000      	b.n	8005c7c <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8005c7a:	2300      	movs	r3, #0
  
}  
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	3710      	adds	r7, #16
 8005c80:	46bd      	mov	sp, r7
 8005c82:	bd80      	pop	{r7, pc}
 8005c84:	20000ab0 	.word	0x20000ab0
 8005c88:	40023c00 	.word	0x40023c00

08005c8c <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8005c8c:	b480      	push	{r7}
 8005c8e:	b085      	sub	sp, #20
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	60f8      	str	r0, [r7, #12]
 8005c94:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005c98:	4b14      	ldr	r3, [pc, #80]	; (8005cec <FLASH_Program_DoubleWord+0x60>)
 8005c9a:	691b      	ldr	r3, [r3, #16]
 8005c9c:	4a13      	ldr	r2, [pc, #76]	; (8005cec <FLASH_Program_DoubleWord+0x60>)
 8005c9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ca2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8005ca4:	4b11      	ldr	r3, [pc, #68]	; (8005cec <FLASH_Program_DoubleWord+0x60>)
 8005ca6:	691b      	ldr	r3, [r3, #16]
 8005ca8:	4a10      	ldr	r2, [pc, #64]	; (8005cec <FLASH_Program_DoubleWord+0x60>)
 8005caa:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8005cae:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005cb0:	4b0e      	ldr	r3, [pc, #56]	; (8005cec <FLASH_Program_DoubleWord+0x60>)
 8005cb2:	691b      	ldr	r3, [r3, #16]
 8005cb4:	4a0d      	ldr	r2, [pc, #52]	; (8005cec <FLASH_Program_DoubleWord+0x60>)
 8005cb6:	f043 0301 	orr.w	r3, r3, #1
 8005cba:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	683a      	ldr	r2, [r7, #0]
 8005cc0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8005cc2:	f3bf 8f6f 	isb	sy
}
 8005cc6:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8005cc8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005ccc:	f04f 0200 	mov.w	r2, #0
 8005cd0:	f04f 0300 	mov.w	r3, #0
 8005cd4:	000a      	movs	r2, r1
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	68f9      	ldr	r1, [r7, #12]
 8005cda:	3104      	adds	r1, #4
 8005cdc:	4613      	mov	r3, r2
 8005cde:	600b      	str	r3, [r1, #0]
}
 8005ce0:	bf00      	nop
 8005ce2:	3714      	adds	r7, #20
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cea:	4770      	bx	lr
 8005cec:	40023c00 	.word	0x40023c00

08005cf0 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	b083      	sub	sp, #12
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
 8005cf8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005cfa:	4b0d      	ldr	r3, [pc, #52]	; (8005d30 <FLASH_Program_Word+0x40>)
 8005cfc:	691b      	ldr	r3, [r3, #16]
 8005cfe:	4a0c      	ldr	r2, [pc, #48]	; (8005d30 <FLASH_Program_Word+0x40>)
 8005d00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d04:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8005d06:	4b0a      	ldr	r3, [pc, #40]	; (8005d30 <FLASH_Program_Word+0x40>)
 8005d08:	691b      	ldr	r3, [r3, #16]
 8005d0a:	4a09      	ldr	r2, [pc, #36]	; (8005d30 <FLASH_Program_Word+0x40>)
 8005d0c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005d10:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005d12:	4b07      	ldr	r3, [pc, #28]	; (8005d30 <FLASH_Program_Word+0x40>)
 8005d14:	691b      	ldr	r3, [r3, #16]
 8005d16:	4a06      	ldr	r2, [pc, #24]	; (8005d30 <FLASH_Program_Word+0x40>)
 8005d18:	f043 0301 	orr.w	r3, r3, #1
 8005d1c:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	683a      	ldr	r2, [r7, #0]
 8005d22:	601a      	str	r2, [r3, #0]
}
 8005d24:	bf00      	nop
 8005d26:	370c      	adds	r7, #12
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2e:	4770      	bx	lr
 8005d30:	40023c00 	.word	0x40023c00

08005d34 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8005d34:	b480      	push	{r7}
 8005d36:	b083      	sub	sp, #12
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]
 8005d3c:	460b      	mov	r3, r1
 8005d3e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005d40:	4b0d      	ldr	r3, [pc, #52]	; (8005d78 <FLASH_Program_HalfWord+0x44>)
 8005d42:	691b      	ldr	r3, [r3, #16]
 8005d44:	4a0c      	ldr	r2, [pc, #48]	; (8005d78 <FLASH_Program_HalfWord+0x44>)
 8005d46:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d4a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8005d4c:	4b0a      	ldr	r3, [pc, #40]	; (8005d78 <FLASH_Program_HalfWord+0x44>)
 8005d4e:	691b      	ldr	r3, [r3, #16]
 8005d50:	4a09      	ldr	r2, [pc, #36]	; (8005d78 <FLASH_Program_HalfWord+0x44>)
 8005d52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005d56:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005d58:	4b07      	ldr	r3, [pc, #28]	; (8005d78 <FLASH_Program_HalfWord+0x44>)
 8005d5a:	691b      	ldr	r3, [r3, #16]
 8005d5c:	4a06      	ldr	r2, [pc, #24]	; (8005d78 <FLASH_Program_HalfWord+0x44>)
 8005d5e:	f043 0301 	orr.w	r3, r3, #1
 8005d62:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	887a      	ldrh	r2, [r7, #2]
 8005d68:	801a      	strh	r2, [r3, #0]
}
 8005d6a:	bf00      	nop
 8005d6c:	370c      	adds	r7, #12
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d74:	4770      	bx	lr
 8005d76:	bf00      	nop
 8005d78:	40023c00 	.word	0x40023c00

08005d7c <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8005d7c:	b480      	push	{r7}
 8005d7e:	b083      	sub	sp, #12
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
 8005d84:	460b      	mov	r3, r1
 8005d86:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005d88:	4b0c      	ldr	r3, [pc, #48]	; (8005dbc <FLASH_Program_Byte+0x40>)
 8005d8a:	691b      	ldr	r3, [r3, #16]
 8005d8c:	4a0b      	ldr	r2, [pc, #44]	; (8005dbc <FLASH_Program_Byte+0x40>)
 8005d8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d92:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8005d94:	4b09      	ldr	r3, [pc, #36]	; (8005dbc <FLASH_Program_Byte+0x40>)
 8005d96:	4a09      	ldr	r2, [pc, #36]	; (8005dbc <FLASH_Program_Byte+0x40>)
 8005d98:	691b      	ldr	r3, [r3, #16]
 8005d9a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005d9c:	4b07      	ldr	r3, [pc, #28]	; (8005dbc <FLASH_Program_Byte+0x40>)
 8005d9e:	691b      	ldr	r3, [r3, #16]
 8005da0:	4a06      	ldr	r2, [pc, #24]	; (8005dbc <FLASH_Program_Byte+0x40>)
 8005da2:	f043 0301 	orr.w	r3, r3, #1
 8005da6:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	78fa      	ldrb	r2, [r7, #3]
 8005dac:	701a      	strb	r2, [r3, #0]
}
 8005dae:	bf00      	nop
 8005db0:	370c      	adds	r7, #12
 8005db2:	46bd      	mov	sp, r7
 8005db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db8:	4770      	bx	lr
 8005dba:	bf00      	nop
 8005dbc:	40023c00 	.word	0x40023c00

08005dc0 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8005dc0:	b480      	push	{r7}
 8005dc2:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8005dc4:	4b27      	ldr	r3, [pc, #156]	; (8005e64 <FLASH_SetErrorCode+0xa4>)
 8005dc6:	68db      	ldr	r3, [r3, #12]
 8005dc8:	f003 0310 	and.w	r3, r3, #16
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d008      	beq.n	8005de2 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8005dd0:	4b25      	ldr	r3, [pc, #148]	; (8005e68 <FLASH_SetErrorCode+0xa8>)
 8005dd2:	69db      	ldr	r3, [r3, #28]
 8005dd4:	f043 0310 	orr.w	r3, r3, #16
 8005dd8:	4a23      	ldr	r2, [pc, #140]	; (8005e68 <FLASH_SetErrorCode+0xa8>)
 8005dda:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8005ddc:	4b21      	ldr	r3, [pc, #132]	; (8005e64 <FLASH_SetErrorCode+0xa4>)
 8005dde:	2210      	movs	r2, #16
 8005de0:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8005de2:	4b20      	ldr	r3, [pc, #128]	; (8005e64 <FLASH_SetErrorCode+0xa4>)
 8005de4:	68db      	ldr	r3, [r3, #12]
 8005de6:	f003 0320 	and.w	r3, r3, #32
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d008      	beq.n	8005e00 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8005dee:	4b1e      	ldr	r3, [pc, #120]	; (8005e68 <FLASH_SetErrorCode+0xa8>)
 8005df0:	69db      	ldr	r3, [r3, #28]
 8005df2:	f043 0308 	orr.w	r3, r3, #8
 8005df6:	4a1c      	ldr	r2, [pc, #112]	; (8005e68 <FLASH_SetErrorCode+0xa8>)
 8005df8:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8005dfa:	4b1a      	ldr	r3, [pc, #104]	; (8005e64 <FLASH_SetErrorCode+0xa4>)
 8005dfc:	2220      	movs	r2, #32
 8005dfe:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8005e00:	4b18      	ldr	r3, [pc, #96]	; (8005e64 <FLASH_SetErrorCode+0xa4>)
 8005e02:	68db      	ldr	r3, [r3, #12]
 8005e04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d008      	beq.n	8005e1e <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8005e0c:	4b16      	ldr	r3, [pc, #88]	; (8005e68 <FLASH_SetErrorCode+0xa8>)
 8005e0e:	69db      	ldr	r3, [r3, #28]
 8005e10:	f043 0304 	orr.w	r3, r3, #4
 8005e14:	4a14      	ldr	r2, [pc, #80]	; (8005e68 <FLASH_SetErrorCode+0xa8>)
 8005e16:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8005e18:	4b12      	ldr	r3, [pc, #72]	; (8005e64 <FLASH_SetErrorCode+0xa4>)
 8005e1a:	2240      	movs	r2, #64	; 0x40
 8005e1c:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8005e1e:	4b11      	ldr	r3, [pc, #68]	; (8005e64 <FLASH_SetErrorCode+0xa4>)
 8005e20:	68db      	ldr	r3, [r3, #12]
 8005e22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d008      	beq.n	8005e3c <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8005e2a:	4b0f      	ldr	r3, [pc, #60]	; (8005e68 <FLASH_SetErrorCode+0xa8>)
 8005e2c:	69db      	ldr	r3, [r3, #28]
 8005e2e:	f043 0302 	orr.w	r3, r3, #2
 8005e32:	4a0d      	ldr	r2, [pc, #52]	; (8005e68 <FLASH_SetErrorCode+0xa8>)
 8005e34:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8005e36:	4b0b      	ldr	r3, [pc, #44]	; (8005e64 <FLASH_SetErrorCode+0xa4>)
 8005e38:	2280      	movs	r2, #128	; 0x80
 8005e3a:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8005e3c:	4b09      	ldr	r3, [pc, #36]	; (8005e64 <FLASH_SetErrorCode+0xa4>)
 8005e3e:	68db      	ldr	r3, [r3, #12]
 8005e40:	f003 0302 	and.w	r3, r3, #2
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d008      	beq.n	8005e5a <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8005e48:	4b07      	ldr	r3, [pc, #28]	; (8005e68 <FLASH_SetErrorCode+0xa8>)
 8005e4a:	69db      	ldr	r3, [r3, #28]
 8005e4c:	f043 0320 	orr.w	r3, r3, #32
 8005e50:	4a05      	ldr	r2, [pc, #20]	; (8005e68 <FLASH_SetErrorCode+0xa8>)
 8005e52:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8005e54:	4b03      	ldr	r3, [pc, #12]	; (8005e64 <FLASH_SetErrorCode+0xa4>)
 8005e56:	2202      	movs	r2, #2
 8005e58:	60da      	str	r2, [r3, #12]
  }
}
 8005e5a:	bf00      	nop
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e62:	4770      	bx	lr
 8005e64:	40023c00 	.word	0x40023c00
 8005e68:	20000ab0 	.word	0x20000ab0

08005e6c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b084      	sub	sp, #16
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
 8005e74:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005e76:	2301      	movs	r3, #1
 8005e78:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8005e7e:	4b31      	ldr	r3, [pc, #196]	; (8005f44 <HAL_FLASHEx_Erase+0xd8>)
 8005e80:	7e1b      	ldrb	r3, [r3, #24]
 8005e82:	2b01      	cmp	r3, #1
 8005e84:	d101      	bne.n	8005e8a <HAL_FLASHEx_Erase+0x1e>
 8005e86:	2302      	movs	r3, #2
 8005e88:	e058      	b.n	8005f3c <HAL_FLASHEx_Erase+0xd0>
 8005e8a:	4b2e      	ldr	r3, [pc, #184]	; (8005f44 <HAL_FLASHEx_Erase+0xd8>)
 8005e8c:	2201      	movs	r2, #1
 8005e8e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005e90:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005e94:	f7ff feba 	bl	8005c0c <FLASH_WaitForLastOperation>
 8005e98:	4603      	mov	r3, r0
 8005e9a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8005e9c:	7bfb      	ldrb	r3, [r7, #15]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d148      	bne.n	8005f34 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	f04f 32ff 	mov.w	r2, #4294967295
 8005ea8:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	2b01      	cmp	r3, #1
 8005eb0:	d115      	bne.n	8005ede <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	691b      	ldr	r3, [r3, #16]
 8005eb6:	b2da      	uxtb	r2, r3
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	685b      	ldr	r3, [r3, #4]
 8005ebc:	4619      	mov	r1, r3
 8005ebe:	4610      	mov	r0, r2
 8005ec0:	f000 f844 	bl	8005f4c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005ec4:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005ec8:	f7ff fea0 	bl	8005c0c <FLASH_WaitForLastOperation>
 8005ecc:	4603      	mov	r3, r0
 8005ece:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8005ed0:	4b1d      	ldr	r3, [pc, #116]	; (8005f48 <HAL_FLASHEx_Erase+0xdc>)
 8005ed2:	691b      	ldr	r3, [r3, #16]
 8005ed4:	4a1c      	ldr	r2, [pc, #112]	; (8005f48 <HAL_FLASHEx_Erase+0xdc>)
 8005ed6:	f023 0304 	bic.w	r3, r3, #4
 8005eda:	6113      	str	r3, [r2, #16]
 8005edc:	e028      	b.n	8005f30 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	689b      	ldr	r3, [r3, #8]
 8005ee2:	60bb      	str	r3, [r7, #8]
 8005ee4:	e01c      	b.n	8005f20 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	691b      	ldr	r3, [r3, #16]
 8005eea:	b2db      	uxtb	r3, r3
 8005eec:	4619      	mov	r1, r3
 8005eee:	68b8      	ldr	r0, [r7, #8]
 8005ef0:	f000 f850 	bl	8005f94 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005ef4:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005ef8:	f7ff fe88 	bl	8005c0c <FLASH_WaitForLastOperation>
 8005efc:	4603      	mov	r3, r0
 8005efe:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8005f00:	4b11      	ldr	r3, [pc, #68]	; (8005f48 <HAL_FLASHEx_Erase+0xdc>)
 8005f02:	691b      	ldr	r3, [r3, #16]
 8005f04:	4a10      	ldr	r2, [pc, #64]	; (8005f48 <HAL_FLASHEx_Erase+0xdc>)
 8005f06:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8005f0a:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8005f0c:	7bfb      	ldrb	r3, [r7, #15]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d003      	beq.n	8005f1a <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8005f12:	683b      	ldr	r3, [r7, #0]
 8005f14:	68ba      	ldr	r2, [r7, #8]
 8005f16:	601a      	str	r2, [r3, #0]
          break;
 8005f18:	e00a      	b.n	8005f30 <HAL_FLASHEx_Erase+0xc4>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8005f1a:	68bb      	ldr	r3, [r7, #8]
 8005f1c:	3301      	adds	r3, #1
 8005f1e:	60bb      	str	r3, [r7, #8]
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	68da      	ldr	r2, [r3, #12]
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	689b      	ldr	r3, [r3, #8]
 8005f28:	4413      	add	r3, r2
 8005f2a:	68ba      	ldr	r2, [r7, #8]
 8005f2c:	429a      	cmp	r2, r3
 8005f2e:	d3da      	bcc.n	8005ee6 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8005f30:	f000 f878 	bl	8006024 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8005f34:	4b03      	ldr	r3, [pc, #12]	; (8005f44 <HAL_FLASHEx_Erase+0xd8>)
 8005f36:	2200      	movs	r2, #0
 8005f38:	761a      	strb	r2, [r3, #24]

  return status;
 8005f3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f3c:	4618      	mov	r0, r3
 8005f3e:	3710      	adds	r7, #16
 8005f40:	46bd      	mov	sp, r7
 8005f42:	bd80      	pop	{r7, pc}
 8005f44:	20000ab0 	.word	0x20000ab0
 8005f48:	40023c00 	.word	0x40023c00

08005f4c <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8005f4c:	b480      	push	{r7}
 8005f4e:	b083      	sub	sp, #12
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	4603      	mov	r3, r0
 8005f54:	6039      	str	r1, [r7, #0]
 8005f56:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005f58:	4b0d      	ldr	r3, [pc, #52]	; (8005f90 <FLASH_MassErase+0x44>)
 8005f5a:	691b      	ldr	r3, [r3, #16]
 8005f5c:	4a0c      	ldr	r2, [pc, #48]	; (8005f90 <FLASH_MassErase+0x44>)
 8005f5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f62:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8005f64:	4b0a      	ldr	r3, [pc, #40]	; (8005f90 <FLASH_MassErase+0x44>)
 8005f66:	691b      	ldr	r3, [r3, #16]
 8005f68:	4a09      	ldr	r2, [pc, #36]	; (8005f90 <FLASH_MassErase+0x44>)
 8005f6a:	f043 0304 	orr.w	r3, r3, #4
 8005f6e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8005f70:	4b07      	ldr	r3, [pc, #28]	; (8005f90 <FLASH_MassErase+0x44>)
 8005f72:	691a      	ldr	r2, [r3, #16]
 8005f74:	79fb      	ldrb	r3, [r7, #7]
 8005f76:	021b      	lsls	r3, r3, #8
 8005f78:	4313      	orrs	r3, r2
 8005f7a:	4a05      	ldr	r2, [pc, #20]	; (8005f90 <FLASH_MassErase+0x44>)
 8005f7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f80:	6113      	str	r3, [r2, #16]
}
 8005f82:	bf00      	nop
 8005f84:	370c      	adds	r7, #12
 8005f86:	46bd      	mov	sp, r7
 8005f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8c:	4770      	bx	lr
 8005f8e:	bf00      	nop
 8005f90:	40023c00 	.word	0x40023c00

08005f94 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8005f94:	b480      	push	{r7}
 8005f96:	b085      	sub	sp, #20
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
 8005f9c:	460b      	mov	r3, r1
 8005f9e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8005fa4:	78fb      	ldrb	r3, [r7, #3]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d102      	bne.n	8005fb0 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8005faa:	2300      	movs	r3, #0
 8005fac:	60fb      	str	r3, [r7, #12]
 8005fae:	e010      	b.n	8005fd2 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8005fb0:	78fb      	ldrb	r3, [r7, #3]
 8005fb2:	2b01      	cmp	r3, #1
 8005fb4:	d103      	bne.n	8005fbe <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8005fb6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005fba:	60fb      	str	r3, [r7, #12]
 8005fbc:	e009      	b.n	8005fd2 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8005fbe:	78fb      	ldrb	r3, [r7, #3]
 8005fc0:	2b02      	cmp	r3, #2
 8005fc2:	d103      	bne.n	8005fcc <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8005fc4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005fc8:	60fb      	str	r3, [r7, #12]
 8005fca:	e002      	b.n	8005fd2 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8005fcc:	f44f 7340 	mov.w	r3, #768	; 0x300
 8005fd0:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005fd2:	4b13      	ldr	r3, [pc, #76]	; (8006020 <FLASH_Erase_Sector+0x8c>)
 8005fd4:	691b      	ldr	r3, [r3, #16]
 8005fd6:	4a12      	ldr	r2, [pc, #72]	; (8006020 <FLASH_Erase_Sector+0x8c>)
 8005fd8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005fdc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8005fde:	4b10      	ldr	r3, [pc, #64]	; (8006020 <FLASH_Erase_Sector+0x8c>)
 8005fe0:	691a      	ldr	r2, [r3, #16]
 8005fe2:	490f      	ldr	r1, [pc, #60]	; (8006020 <FLASH_Erase_Sector+0x8c>)
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	4313      	orrs	r3, r2
 8005fe8:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8005fea:	4b0d      	ldr	r3, [pc, #52]	; (8006020 <FLASH_Erase_Sector+0x8c>)
 8005fec:	691b      	ldr	r3, [r3, #16]
 8005fee:	4a0c      	ldr	r2, [pc, #48]	; (8006020 <FLASH_Erase_Sector+0x8c>)
 8005ff0:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8005ff4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8005ff6:	4b0a      	ldr	r3, [pc, #40]	; (8006020 <FLASH_Erase_Sector+0x8c>)
 8005ff8:	691a      	ldr	r2, [r3, #16]
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	00db      	lsls	r3, r3, #3
 8005ffe:	4313      	orrs	r3, r2
 8006000:	4a07      	ldr	r2, [pc, #28]	; (8006020 <FLASH_Erase_Sector+0x8c>)
 8006002:	f043 0302 	orr.w	r3, r3, #2
 8006006:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8006008:	4b05      	ldr	r3, [pc, #20]	; (8006020 <FLASH_Erase_Sector+0x8c>)
 800600a:	691b      	ldr	r3, [r3, #16]
 800600c:	4a04      	ldr	r2, [pc, #16]	; (8006020 <FLASH_Erase_Sector+0x8c>)
 800600e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006012:	6113      	str	r3, [r2, #16]
}
 8006014:	bf00      	nop
 8006016:	3714      	adds	r7, #20
 8006018:	46bd      	mov	sp, r7
 800601a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800601e:	4770      	bx	lr
 8006020:	40023c00 	.word	0x40023c00

08006024 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8006024:	b480      	push	{r7}
 8006026:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8006028:	4b20      	ldr	r3, [pc, #128]	; (80060ac <FLASH_FlushCaches+0x88>)
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006030:	2b00      	cmp	r3, #0
 8006032:	d017      	beq.n	8006064 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8006034:	4b1d      	ldr	r3, [pc, #116]	; (80060ac <FLASH_FlushCaches+0x88>)
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	4a1c      	ldr	r2, [pc, #112]	; (80060ac <FLASH_FlushCaches+0x88>)
 800603a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800603e:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8006040:	4b1a      	ldr	r3, [pc, #104]	; (80060ac <FLASH_FlushCaches+0x88>)
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	4a19      	ldr	r2, [pc, #100]	; (80060ac <FLASH_FlushCaches+0x88>)
 8006046:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800604a:	6013      	str	r3, [r2, #0]
 800604c:	4b17      	ldr	r3, [pc, #92]	; (80060ac <FLASH_FlushCaches+0x88>)
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	4a16      	ldr	r2, [pc, #88]	; (80060ac <FLASH_FlushCaches+0x88>)
 8006052:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006056:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006058:	4b14      	ldr	r3, [pc, #80]	; (80060ac <FLASH_FlushCaches+0x88>)
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	4a13      	ldr	r2, [pc, #76]	; (80060ac <FLASH_FlushCaches+0x88>)
 800605e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006062:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8006064:	4b11      	ldr	r3, [pc, #68]	; (80060ac <FLASH_FlushCaches+0x88>)
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800606c:	2b00      	cmp	r3, #0
 800606e:	d017      	beq.n	80060a0 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8006070:	4b0e      	ldr	r3, [pc, #56]	; (80060ac <FLASH_FlushCaches+0x88>)
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	4a0d      	ldr	r2, [pc, #52]	; (80060ac <FLASH_FlushCaches+0x88>)
 8006076:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800607a:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 800607c:	4b0b      	ldr	r3, [pc, #44]	; (80060ac <FLASH_FlushCaches+0x88>)
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	4a0a      	ldr	r2, [pc, #40]	; (80060ac <FLASH_FlushCaches+0x88>)
 8006082:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006086:	6013      	str	r3, [r2, #0]
 8006088:	4b08      	ldr	r3, [pc, #32]	; (80060ac <FLASH_FlushCaches+0x88>)
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	4a07      	ldr	r2, [pc, #28]	; (80060ac <FLASH_FlushCaches+0x88>)
 800608e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006092:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8006094:	4b05      	ldr	r3, [pc, #20]	; (80060ac <FLASH_FlushCaches+0x88>)
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	4a04      	ldr	r2, [pc, #16]	; (80060ac <FLASH_FlushCaches+0x88>)
 800609a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800609e:	6013      	str	r3, [r2, #0]
  }
}
 80060a0:	bf00      	nop
 80060a2:	46bd      	mov	sp, r7
 80060a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a8:	4770      	bx	lr
 80060aa:	bf00      	nop
 80060ac:	40023c00 	.word	0x40023c00

080060b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80060b0:	b480      	push	{r7}
 80060b2:	b089      	sub	sp, #36	; 0x24
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
 80060b8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80060ba:	2300      	movs	r3, #0
 80060bc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80060be:	2300      	movs	r3, #0
 80060c0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80060c2:	2300      	movs	r3, #0
 80060c4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80060c6:	2300      	movs	r3, #0
 80060c8:	61fb      	str	r3, [r7, #28]
 80060ca:	e16b      	b.n	80063a4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80060cc:	2201      	movs	r2, #1
 80060ce:	69fb      	ldr	r3, [r7, #28]
 80060d0:	fa02 f303 	lsl.w	r3, r2, r3
 80060d4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80060d6:	683b      	ldr	r3, [r7, #0]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	697a      	ldr	r2, [r7, #20]
 80060dc:	4013      	ands	r3, r2
 80060de:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80060e0:	693a      	ldr	r2, [r7, #16]
 80060e2:	697b      	ldr	r3, [r7, #20]
 80060e4:	429a      	cmp	r2, r3
 80060e6:	f040 815a 	bne.w	800639e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	685b      	ldr	r3, [r3, #4]
 80060ee:	f003 0303 	and.w	r3, r3, #3
 80060f2:	2b01      	cmp	r3, #1
 80060f4:	d005      	beq.n	8006102 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80060f6:	683b      	ldr	r3, [r7, #0]
 80060f8:	685b      	ldr	r3, [r3, #4]
 80060fa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80060fe:	2b02      	cmp	r3, #2
 8006100:	d130      	bne.n	8006164 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	689b      	ldr	r3, [r3, #8]
 8006106:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006108:	69fb      	ldr	r3, [r7, #28]
 800610a:	005b      	lsls	r3, r3, #1
 800610c:	2203      	movs	r2, #3
 800610e:	fa02 f303 	lsl.w	r3, r2, r3
 8006112:	43db      	mvns	r3, r3
 8006114:	69ba      	ldr	r2, [r7, #24]
 8006116:	4013      	ands	r3, r2
 8006118:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	68da      	ldr	r2, [r3, #12]
 800611e:	69fb      	ldr	r3, [r7, #28]
 8006120:	005b      	lsls	r3, r3, #1
 8006122:	fa02 f303 	lsl.w	r3, r2, r3
 8006126:	69ba      	ldr	r2, [r7, #24]
 8006128:	4313      	orrs	r3, r2
 800612a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	69ba      	ldr	r2, [r7, #24]
 8006130:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	685b      	ldr	r3, [r3, #4]
 8006136:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006138:	2201      	movs	r2, #1
 800613a:	69fb      	ldr	r3, [r7, #28]
 800613c:	fa02 f303 	lsl.w	r3, r2, r3
 8006140:	43db      	mvns	r3, r3
 8006142:	69ba      	ldr	r2, [r7, #24]
 8006144:	4013      	ands	r3, r2
 8006146:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	685b      	ldr	r3, [r3, #4]
 800614c:	091b      	lsrs	r3, r3, #4
 800614e:	f003 0201 	and.w	r2, r3, #1
 8006152:	69fb      	ldr	r3, [r7, #28]
 8006154:	fa02 f303 	lsl.w	r3, r2, r3
 8006158:	69ba      	ldr	r2, [r7, #24]
 800615a:	4313      	orrs	r3, r2
 800615c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	69ba      	ldr	r2, [r7, #24]
 8006162:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	685b      	ldr	r3, [r3, #4]
 8006168:	f003 0303 	and.w	r3, r3, #3
 800616c:	2b03      	cmp	r3, #3
 800616e:	d017      	beq.n	80061a0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	68db      	ldr	r3, [r3, #12]
 8006174:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006176:	69fb      	ldr	r3, [r7, #28]
 8006178:	005b      	lsls	r3, r3, #1
 800617a:	2203      	movs	r2, #3
 800617c:	fa02 f303 	lsl.w	r3, r2, r3
 8006180:	43db      	mvns	r3, r3
 8006182:	69ba      	ldr	r2, [r7, #24]
 8006184:	4013      	ands	r3, r2
 8006186:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006188:	683b      	ldr	r3, [r7, #0]
 800618a:	689a      	ldr	r2, [r3, #8]
 800618c:	69fb      	ldr	r3, [r7, #28]
 800618e:	005b      	lsls	r3, r3, #1
 8006190:	fa02 f303 	lsl.w	r3, r2, r3
 8006194:	69ba      	ldr	r2, [r7, #24]
 8006196:	4313      	orrs	r3, r2
 8006198:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	69ba      	ldr	r2, [r7, #24]
 800619e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80061a0:	683b      	ldr	r3, [r7, #0]
 80061a2:	685b      	ldr	r3, [r3, #4]
 80061a4:	f003 0303 	and.w	r3, r3, #3
 80061a8:	2b02      	cmp	r3, #2
 80061aa:	d123      	bne.n	80061f4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80061ac:	69fb      	ldr	r3, [r7, #28]
 80061ae:	08da      	lsrs	r2, r3, #3
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	3208      	adds	r2, #8
 80061b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80061b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80061ba:	69fb      	ldr	r3, [r7, #28]
 80061bc:	f003 0307 	and.w	r3, r3, #7
 80061c0:	009b      	lsls	r3, r3, #2
 80061c2:	220f      	movs	r2, #15
 80061c4:	fa02 f303 	lsl.w	r3, r2, r3
 80061c8:	43db      	mvns	r3, r3
 80061ca:	69ba      	ldr	r2, [r7, #24]
 80061cc:	4013      	ands	r3, r2
 80061ce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	691a      	ldr	r2, [r3, #16]
 80061d4:	69fb      	ldr	r3, [r7, #28]
 80061d6:	f003 0307 	and.w	r3, r3, #7
 80061da:	009b      	lsls	r3, r3, #2
 80061dc:	fa02 f303 	lsl.w	r3, r2, r3
 80061e0:	69ba      	ldr	r2, [r7, #24]
 80061e2:	4313      	orrs	r3, r2
 80061e4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80061e6:	69fb      	ldr	r3, [r7, #28]
 80061e8:	08da      	lsrs	r2, r3, #3
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	3208      	adds	r2, #8
 80061ee:	69b9      	ldr	r1, [r7, #24]
 80061f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80061fa:	69fb      	ldr	r3, [r7, #28]
 80061fc:	005b      	lsls	r3, r3, #1
 80061fe:	2203      	movs	r2, #3
 8006200:	fa02 f303 	lsl.w	r3, r2, r3
 8006204:	43db      	mvns	r3, r3
 8006206:	69ba      	ldr	r2, [r7, #24]
 8006208:	4013      	ands	r3, r2
 800620a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	685b      	ldr	r3, [r3, #4]
 8006210:	f003 0203 	and.w	r2, r3, #3
 8006214:	69fb      	ldr	r3, [r7, #28]
 8006216:	005b      	lsls	r3, r3, #1
 8006218:	fa02 f303 	lsl.w	r3, r2, r3
 800621c:	69ba      	ldr	r2, [r7, #24]
 800621e:	4313      	orrs	r3, r2
 8006220:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	69ba      	ldr	r2, [r7, #24]
 8006226:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	685b      	ldr	r3, [r3, #4]
 800622c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006230:	2b00      	cmp	r3, #0
 8006232:	f000 80b4 	beq.w	800639e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006236:	2300      	movs	r3, #0
 8006238:	60fb      	str	r3, [r7, #12]
 800623a:	4b60      	ldr	r3, [pc, #384]	; (80063bc <HAL_GPIO_Init+0x30c>)
 800623c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800623e:	4a5f      	ldr	r2, [pc, #380]	; (80063bc <HAL_GPIO_Init+0x30c>)
 8006240:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006244:	6453      	str	r3, [r2, #68]	; 0x44
 8006246:	4b5d      	ldr	r3, [pc, #372]	; (80063bc <HAL_GPIO_Init+0x30c>)
 8006248:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800624a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800624e:	60fb      	str	r3, [r7, #12]
 8006250:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006252:	4a5b      	ldr	r2, [pc, #364]	; (80063c0 <HAL_GPIO_Init+0x310>)
 8006254:	69fb      	ldr	r3, [r7, #28]
 8006256:	089b      	lsrs	r3, r3, #2
 8006258:	3302      	adds	r3, #2
 800625a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800625e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006260:	69fb      	ldr	r3, [r7, #28]
 8006262:	f003 0303 	and.w	r3, r3, #3
 8006266:	009b      	lsls	r3, r3, #2
 8006268:	220f      	movs	r2, #15
 800626a:	fa02 f303 	lsl.w	r3, r2, r3
 800626e:	43db      	mvns	r3, r3
 8006270:	69ba      	ldr	r2, [r7, #24]
 8006272:	4013      	ands	r3, r2
 8006274:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	4a52      	ldr	r2, [pc, #328]	; (80063c4 <HAL_GPIO_Init+0x314>)
 800627a:	4293      	cmp	r3, r2
 800627c:	d02b      	beq.n	80062d6 <HAL_GPIO_Init+0x226>
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	4a51      	ldr	r2, [pc, #324]	; (80063c8 <HAL_GPIO_Init+0x318>)
 8006282:	4293      	cmp	r3, r2
 8006284:	d025      	beq.n	80062d2 <HAL_GPIO_Init+0x222>
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	4a50      	ldr	r2, [pc, #320]	; (80063cc <HAL_GPIO_Init+0x31c>)
 800628a:	4293      	cmp	r3, r2
 800628c:	d01f      	beq.n	80062ce <HAL_GPIO_Init+0x21e>
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	4a4f      	ldr	r2, [pc, #316]	; (80063d0 <HAL_GPIO_Init+0x320>)
 8006292:	4293      	cmp	r3, r2
 8006294:	d019      	beq.n	80062ca <HAL_GPIO_Init+0x21a>
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	4a4e      	ldr	r2, [pc, #312]	; (80063d4 <HAL_GPIO_Init+0x324>)
 800629a:	4293      	cmp	r3, r2
 800629c:	d013      	beq.n	80062c6 <HAL_GPIO_Init+0x216>
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	4a4d      	ldr	r2, [pc, #308]	; (80063d8 <HAL_GPIO_Init+0x328>)
 80062a2:	4293      	cmp	r3, r2
 80062a4:	d00d      	beq.n	80062c2 <HAL_GPIO_Init+0x212>
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	4a4c      	ldr	r2, [pc, #304]	; (80063dc <HAL_GPIO_Init+0x32c>)
 80062aa:	4293      	cmp	r3, r2
 80062ac:	d007      	beq.n	80062be <HAL_GPIO_Init+0x20e>
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	4a4b      	ldr	r2, [pc, #300]	; (80063e0 <HAL_GPIO_Init+0x330>)
 80062b2:	4293      	cmp	r3, r2
 80062b4:	d101      	bne.n	80062ba <HAL_GPIO_Init+0x20a>
 80062b6:	2307      	movs	r3, #7
 80062b8:	e00e      	b.n	80062d8 <HAL_GPIO_Init+0x228>
 80062ba:	2308      	movs	r3, #8
 80062bc:	e00c      	b.n	80062d8 <HAL_GPIO_Init+0x228>
 80062be:	2306      	movs	r3, #6
 80062c0:	e00a      	b.n	80062d8 <HAL_GPIO_Init+0x228>
 80062c2:	2305      	movs	r3, #5
 80062c4:	e008      	b.n	80062d8 <HAL_GPIO_Init+0x228>
 80062c6:	2304      	movs	r3, #4
 80062c8:	e006      	b.n	80062d8 <HAL_GPIO_Init+0x228>
 80062ca:	2303      	movs	r3, #3
 80062cc:	e004      	b.n	80062d8 <HAL_GPIO_Init+0x228>
 80062ce:	2302      	movs	r3, #2
 80062d0:	e002      	b.n	80062d8 <HAL_GPIO_Init+0x228>
 80062d2:	2301      	movs	r3, #1
 80062d4:	e000      	b.n	80062d8 <HAL_GPIO_Init+0x228>
 80062d6:	2300      	movs	r3, #0
 80062d8:	69fa      	ldr	r2, [r7, #28]
 80062da:	f002 0203 	and.w	r2, r2, #3
 80062de:	0092      	lsls	r2, r2, #2
 80062e0:	4093      	lsls	r3, r2
 80062e2:	69ba      	ldr	r2, [r7, #24]
 80062e4:	4313      	orrs	r3, r2
 80062e6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80062e8:	4935      	ldr	r1, [pc, #212]	; (80063c0 <HAL_GPIO_Init+0x310>)
 80062ea:	69fb      	ldr	r3, [r7, #28]
 80062ec:	089b      	lsrs	r3, r3, #2
 80062ee:	3302      	adds	r3, #2
 80062f0:	69ba      	ldr	r2, [r7, #24]
 80062f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80062f6:	4b3b      	ldr	r3, [pc, #236]	; (80063e4 <HAL_GPIO_Init+0x334>)
 80062f8:	689b      	ldr	r3, [r3, #8]
 80062fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80062fc:	693b      	ldr	r3, [r7, #16]
 80062fe:	43db      	mvns	r3, r3
 8006300:	69ba      	ldr	r2, [r7, #24]
 8006302:	4013      	ands	r3, r2
 8006304:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006306:	683b      	ldr	r3, [r7, #0]
 8006308:	685b      	ldr	r3, [r3, #4]
 800630a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800630e:	2b00      	cmp	r3, #0
 8006310:	d003      	beq.n	800631a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8006312:	69ba      	ldr	r2, [r7, #24]
 8006314:	693b      	ldr	r3, [r7, #16]
 8006316:	4313      	orrs	r3, r2
 8006318:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800631a:	4a32      	ldr	r2, [pc, #200]	; (80063e4 <HAL_GPIO_Init+0x334>)
 800631c:	69bb      	ldr	r3, [r7, #24]
 800631e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006320:	4b30      	ldr	r3, [pc, #192]	; (80063e4 <HAL_GPIO_Init+0x334>)
 8006322:	68db      	ldr	r3, [r3, #12]
 8006324:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006326:	693b      	ldr	r3, [r7, #16]
 8006328:	43db      	mvns	r3, r3
 800632a:	69ba      	ldr	r2, [r7, #24]
 800632c:	4013      	ands	r3, r2
 800632e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006330:	683b      	ldr	r3, [r7, #0]
 8006332:	685b      	ldr	r3, [r3, #4]
 8006334:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006338:	2b00      	cmp	r3, #0
 800633a:	d003      	beq.n	8006344 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800633c:	69ba      	ldr	r2, [r7, #24]
 800633e:	693b      	ldr	r3, [r7, #16]
 8006340:	4313      	orrs	r3, r2
 8006342:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006344:	4a27      	ldr	r2, [pc, #156]	; (80063e4 <HAL_GPIO_Init+0x334>)
 8006346:	69bb      	ldr	r3, [r7, #24]
 8006348:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800634a:	4b26      	ldr	r3, [pc, #152]	; (80063e4 <HAL_GPIO_Init+0x334>)
 800634c:	685b      	ldr	r3, [r3, #4]
 800634e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006350:	693b      	ldr	r3, [r7, #16]
 8006352:	43db      	mvns	r3, r3
 8006354:	69ba      	ldr	r2, [r7, #24]
 8006356:	4013      	ands	r3, r2
 8006358:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800635a:	683b      	ldr	r3, [r7, #0]
 800635c:	685b      	ldr	r3, [r3, #4]
 800635e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006362:	2b00      	cmp	r3, #0
 8006364:	d003      	beq.n	800636e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8006366:	69ba      	ldr	r2, [r7, #24]
 8006368:	693b      	ldr	r3, [r7, #16]
 800636a:	4313      	orrs	r3, r2
 800636c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800636e:	4a1d      	ldr	r2, [pc, #116]	; (80063e4 <HAL_GPIO_Init+0x334>)
 8006370:	69bb      	ldr	r3, [r7, #24]
 8006372:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006374:	4b1b      	ldr	r3, [pc, #108]	; (80063e4 <HAL_GPIO_Init+0x334>)
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800637a:	693b      	ldr	r3, [r7, #16]
 800637c:	43db      	mvns	r3, r3
 800637e:	69ba      	ldr	r2, [r7, #24]
 8006380:	4013      	ands	r3, r2
 8006382:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006384:	683b      	ldr	r3, [r7, #0]
 8006386:	685b      	ldr	r3, [r3, #4]
 8006388:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800638c:	2b00      	cmp	r3, #0
 800638e:	d003      	beq.n	8006398 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8006390:	69ba      	ldr	r2, [r7, #24]
 8006392:	693b      	ldr	r3, [r7, #16]
 8006394:	4313      	orrs	r3, r2
 8006396:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006398:	4a12      	ldr	r2, [pc, #72]	; (80063e4 <HAL_GPIO_Init+0x334>)
 800639a:	69bb      	ldr	r3, [r7, #24]
 800639c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800639e:	69fb      	ldr	r3, [r7, #28]
 80063a0:	3301      	adds	r3, #1
 80063a2:	61fb      	str	r3, [r7, #28]
 80063a4:	69fb      	ldr	r3, [r7, #28]
 80063a6:	2b0f      	cmp	r3, #15
 80063a8:	f67f ae90 	bls.w	80060cc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80063ac:	bf00      	nop
 80063ae:	bf00      	nop
 80063b0:	3724      	adds	r7, #36	; 0x24
 80063b2:	46bd      	mov	sp, r7
 80063b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b8:	4770      	bx	lr
 80063ba:	bf00      	nop
 80063bc:	40023800 	.word	0x40023800
 80063c0:	40013800 	.word	0x40013800
 80063c4:	40020000 	.word	0x40020000
 80063c8:	40020400 	.word	0x40020400
 80063cc:	40020800 	.word	0x40020800
 80063d0:	40020c00 	.word	0x40020c00
 80063d4:	40021000 	.word	0x40021000
 80063d8:	40021400 	.word	0x40021400
 80063dc:	40021800 	.word	0x40021800
 80063e0:	40021c00 	.word	0x40021c00
 80063e4:	40013c00 	.word	0x40013c00

080063e8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80063e8:	b480      	push	{r7}
 80063ea:	b085      	sub	sp, #20
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	6078      	str	r0, [r7, #4]
 80063f0:	460b      	mov	r3, r1
 80063f2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	691a      	ldr	r2, [r3, #16]
 80063f8:	887b      	ldrh	r3, [r7, #2]
 80063fa:	4013      	ands	r3, r2
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d002      	beq.n	8006406 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006400:	2301      	movs	r3, #1
 8006402:	73fb      	strb	r3, [r7, #15]
 8006404:	e001      	b.n	800640a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006406:	2300      	movs	r3, #0
 8006408:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800640a:	7bfb      	ldrb	r3, [r7, #15]
}
 800640c:	4618      	mov	r0, r3
 800640e:	3714      	adds	r7, #20
 8006410:	46bd      	mov	sp, r7
 8006412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006416:	4770      	bx	lr

08006418 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006418:	b480      	push	{r7}
 800641a:	b083      	sub	sp, #12
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
 8006420:	460b      	mov	r3, r1
 8006422:	807b      	strh	r3, [r7, #2]
 8006424:	4613      	mov	r3, r2
 8006426:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006428:	787b      	ldrb	r3, [r7, #1]
 800642a:	2b00      	cmp	r3, #0
 800642c:	d003      	beq.n	8006436 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800642e:	887a      	ldrh	r2, [r7, #2]
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006434:	e003      	b.n	800643e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006436:	887b      	ldrh	r3, [r7, #2]
 8006438:	041a      	lsls	r2, r3, #16
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	619a      	str	r2, [r3, #24]
}
 800643e:	bf00      	nop
 8006440:	370c      	adds	r7, #12
 8006442:	46bd      	mov	sp, r7
 8006444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006448:	4770      	bx	lr
	...

0800644c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800644c:	b580      	push	{r7, lr}
 800644e:	b084      	sub	sp, #16
 8006450:	af00      	add	r7, sp, #0
 8006452:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2b00      	cmp	r3, #0
 8006458:	d101      	bne.n	800645e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800645a:	2301      	movs	r3, #1
 800645c:	e12b      	b.n	80066b6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006464:	b2db      	uxtb	r3, r3
 8006466:	2b00      	cmp	r3, #0
 8006468:	d106      	bne.n	8006478 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	2200      	movs	r2, #0
 800646e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006472:	6878      	ldr	r0, [r7, #4]
 8006474:	f7fc fcca 	bl	8002e0c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2224      	movs	r2, #36	; 0x24
 800647c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	681a      	ldr	r2, [r3, #0]
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f022 0201 	bic.w	r2, r2, #1
 800648e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	681a      	ldr	r2, [r3, #0]
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800649e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	681a      	ldr	r2, [r3, #0]
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80064ae:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80064b0:	f001 f8aa 	bl	8007608 <HAL_RCC_GetPCLK1Freq>
 80064b4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	685b      	ldr	r3, [r3, #4]
 80064ba:	4a81      	ldr	r2, [pc, #516]	; (80066c0 <HAL_I2C_Init+0x274>)
 80064bc:	4293      	cmp	r3, r2
 80064be:	d807      	bhi.n	80064d0 <HAL_I2C_Init+0x84>
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	4a80      	ldr	r2, [pc, #512]	; (80066c4 <HAL_I2C_Init+0x278>)
 80064c4:	4293      	cmp	r3, r2
 80064c6:	bf94      	ite	ls
 80064c8:	2301      	movls	r3, #1
 80064ca:	2300      	movhi	r3, #0
 80064cc:	b2db      	uxtb	r3, r3
 80064ce:	e006      	b.n	80064de <HAL_I2C_Init+0x92>
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	4a7d      	ldr	r2, [pc, #500]	; (80066c8 <HAL_I2C_Init+0x27c>)
 80064d4:	4293      	cmp	r3, r2
 80064d6:	bf94      	ite	ls
 80064d8:	2301      	movls	r3, #1
 80064da:	2300      	movhi	r3, #0
 80064dc:	b2db      	uxtb	r3, r3
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d001      	beq.n	80064e6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80064e2:	2301      	movs	r3, #1
 80064e4:	e0e7      	b.n	80066b6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	4a78      	ldr	r2, [pc, #480]	; (80066cc <HAL_I2C_Init+0x280>)
 80064ea:	fba2 2303 	umull	r2, r3, r2, r3
 80064ee:	0c9b      	lsrs	r3, r3, #18
 80064f0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	685b      	ldr	r3, [r3, #4]
 80064f8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	68ba      	ldr	r2, [r7, #8]
 8006502:	430a      	orrs	r2, r1
 8006504:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	6a1b      	ldr	r3, [r3, #32]
 800650c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	685b      	ldr	r3, [r3, #4]
 8006514:	4a6a      	ldr	r2, [pc, #424]	; (80066c0 <HAL_I2C_Init+0x274>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d802      	bhi.n	8006520 <HAL_I2C_Init+0xd4>
 800651a:	68bb      	ldr	r3, [r7, #8]
 800651c:	3301      	adds	r3, #1
 800651e:	e009      	b.n	8006534 <HAL_I2C_Init+0xe8>
 8006520:	68bb      	ldr	r3, [r7, #8]
 8006522:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006526:	fb02 f303 	mul.w	r3, r2, r3
 800652a:	4a69      	ldr	r2, [pc, #420]	; (80066d0 <HAL_I2C_Init+0x284>)
 800652c:	fba2 2303 	umull	r2, r3, r2, r3
 8006530:	099b      	lsrs	r3, r3, #6
 8006532:	3301      	adds	r3, #1
 8006534:	687a      	ldr	r2, [r7, #4]
 8006536:	6812      	ldr	r2, [r2, #0]
 8006538:	430b      	orrs	r3, r1
 800653a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	69db      	ldr	r3, [r3, #28]
 8006542:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8006546:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	685b      	ldr	r3, [r3, #4]
 800654e:	495c      	ldr	r1, [pc, #368]	; (80066c0 <HAL_I2C_Init+0x274>)
 8006550:	428b      	cmp	r3, r1
 8006552:	d819      	bhi.n	8006588 <HAL_I2C_Init+0x13c>
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	1e59      	subs	r1, r3, #1
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	685b      	ldr	r3, [r3, #4]
 800655c:	005b      	lsls	r3, r3, #1
 800655e:	fbb1 f3f3 	udiv	r3, r1, r3
 8006562:	1c59      	adds	r1, r3, #1
 8006564:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006568:	400b      	ands	r3, r1
 800656a:	2b00      	cmp	r3, #0
 800656c:	d00a      	beq.n	8006584 <HAL_I2C_Init+0x138>
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	1e59      	subs	r1, r3, #1
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	685b      	ldr	r3, [r3, #4]
 8006576:	005b      	lsls	r3, r3, #1
 8006578:	fbb1 f3f3 	udiv	r3, r1, r3
 800657c:	3301      	adds	r3, #1
 800657e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006582:	e051      	b.n	8006628 <HAL_I2C_Init+0x1dc>
 8006584:	2304      	movs	r3, #4
 8006586:	e04f      	b.n	8006628 <HAL_I2C_Init+0x1dc>
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	689b      	ldr	r3, [r3, #8]
 800658c:	2b00      	cmp	r3, #0
 800658e:	d111      	bne.n	80065b4 <HAL_I2C_Init+0x168>
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	1e58      	subs	r0, r3, #1
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	6859      	ldr	r1, [r3, #4]
 8006598:	460b      	mov	r3, r1
 800659a:	005b      	lsls	r3, r3, #1
 800659c:	440b      	add	r3, r1
 800659e:	fbb0 f3f3 	udiv	r3, r0, r3
 80065a2:	3301      	adds	r3, #1
 80065a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	bf0c      	ite	eq
 80065ac:	2301      	moveq	r3, #1
 80065ae:	2300      	movne	r3, #0
 80065b0:	b2db      	uxtb	r3, r3
 80065b2:	e012      	b.n	80065da <HAL_I2C_Init+0x18e>
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	1e58      	subs	r0, r3, #1
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6859      	ldr	r1, [r3, #4]
 80065bc:	460b      	mov	r3, r1
 80065be:	009b      	lsls	r3, r3, #2
 80065c0:	440b      	add	r3, r1
 80065c2:	0099      	lsls	r1, r3, #2
 80065c4:	440b      	add	r3, r1
 80065c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80065ca:	3301      	adds	r3, #1
 80065cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	bf0c      	ite	eq
 80065d4:	2301      	moveq	r3, #1
 80065d6:	2300      	movne	r3, #0
 80065d8:	b2db      	uxtb	r3, r3
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d001      	beq.n	80065e2 <HAL_I2C_Init+0x196>
 80065de:	2301      	movs	r3, #1
 80065e0:	e022      	b.n	8006628 <HAL_I2C_Init+0x1dc>
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	689b      	ldr	r3, [r3, #8]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d10e      	bne.n	8006608 <HAL_I2C_Init+0x1bc>
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	1e58      	subs	r0, r3, #1
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	6859      	ldr	r1, [r3, #4]
 80065f2:	460b      	mov	r3, r1
 80065f4:	005b      	lsls	r3, r3, #1
 80065f6:	440b      	add	r3, r1
 80065f8:	fbb0 f3f3 	udiv	r3, r0, r3
 80065fc:	3301      	adds	r3, #1
 80065fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006602:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006606:	e00f      	b.n	8006628 <HAL_I2C_Init+0x1dc>
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	1e58      	subs	r0, r3, #1
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	6859      	ldr	r1, [r3, #4]
 8006610:	460b      	mov	r3, r1
 8006612:	009b      	lsls	r3, r3, #2
 8006614:	440b      	add	r3, r1
 8006616:	0099      	lsls	r1, r3, #2
 8006618:	440b      	add	r3, r1
 800661a:	fbb0 f3f3 	udiv	r3, r0, r3
 800661e:	3301      	adds	r3, #1
 8006620:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006624:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006628:	6879      	ldr	r1, [r7, #4]
 800662a:	6809      	ldr	r1, [r1, #0]
 800662c:	4313      	orrs	r3, r2
 800662e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	69da      	ldr	r2, [r3, #28]
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	6a1b      	ldr	r3, [r3, #32]
 8006642:	431a      	orrs	r2, r3
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	430a      	orrs	r2, r1
 800664a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	689b      	ldr	r3, [r3, #8]
 8006652:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006656:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800665a:	687a      	ldr	r2, [r7, #4]
 800665c:	6911      	ldr	r1, [r2, #16]
 800665e:	687a      	ldr	r2, [r7, #4]
 8006660:	68d2      	ldr	r2, [r2, #12]
 8006662:	4311      	orrs	r1, r2
 8006664:	687a      	ldr	r2, [r7, #4]
 8006666:	6812      	ldr	r2, [r2, #0]
 8006668:	430b      	orrs	r3, r1
 800666a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	68db      	ldr	r3, [r3, #12]
 8006672:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	695a      	ldr	r2, [r3, #20]
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	699b      	ldr	r3, [r3, #24]
 800667e:	431a      	orrs	r2, r3
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	430a      	orrs	r2, r1
 8006686:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	681a      	ldr	r2, [r3, #0]
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f042 0201 	orr.w	r2, r2, #1
 8006696:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2200      	movs	r2, #0
 800669c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	2220      	movs	r2, #32
 80066a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	2200      	movs	r2, #0
 80066aa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2200      	movs	r2, #0
 80066b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80066b4:	2300      	movs	r3, #0
}
 80066b6:	4618      	mov	r0, r3
 80066b8:	3710      	adds	r7, #16
 80066ba:	46bd      	mov	sp, r7
 80066bc:	bd80      	pop	{r7, pc}
 80066be:	bf00      	nop
 80066c0:	000186a0 	.word	0x000186a0
 80066c4:	001e847f 	.word	0x001e847f
 80066c8:	003d08ff 	.word	0x003d08ff
 80066cc:	431bde83 	.word	0x431bde83
 80066d0:	10624dd3 	.word	0x10624dd3

080066d4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80066d4:	b580      	push	{r7, lr}
 80066d6:	b088      	sub	sp, #32
 80066d8:	af02      	add	r7, sp, #8
 80066da:	60f8      	str	r0, [r7, #12]
 80066dc:	4608      	mov	r0, r1
 80066de:	4611      	mov	r1, r2
 80066e0:	461a      	mov	r2, r3
 80066e2:	4603      	mov	r3, r0
 80066e4:	817b      	strh	r3, [r7, #10]
 80066e6:	460b      	mov	r3, r1
 80066e8:	813b      	strh	r3, [r7, #8]
 80066ea:	4613      	mov	r3, r2
 80066ec:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80066ee:	f7ff f801 	bl	80056f4 <HAL_GetTick>
 80066f2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066fa:	b2db      	uxtb	r3, r3
 80066fc:	2b20      	cmp	r3, #32
 80066fe:	f040 80d9 	bne.w	80068b4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006702:	697b      	ldr	r3, [r7, #20]
 8006704:	9300      	str	r3, [sp, #0]
 8006706:	2319      	movs	r3, #25
 8006708:	2201      	movs	r2, #1
 800670a:	496d      	ldr	r1, [pc, #436]	; (80068c0 <HAL_I2C_Mem_Write+0x1ec>)
 800670c:	68f8      	ldr	r0, [r7, #12]
 800670e:	f000 f971 	bl	80069f4 <I2C_WaitOnFlagUntilTimeout>
 8006712:	4603      	mov	r3, r0
 8006714:	2b00      	cmp	r3, #0
 8006716:	d001      	beq.n	800671c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006718:	2302      	movs	r3, #2
 800671a:	e0cc      	b.n	80068b6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006722:	2b01      	cmp	r3, #1
 8006724:	d101      	bne.n	800672a <HAL_I2C_Mem_Write+0x56>
 8006726:	2302      	movs	r3, #2
 8006728:	e0c5      	b.n	80068b6 <HAL_I2C_Mem_Write+0x1e2>
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	2201      	movs	r2, #1
 800672e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	f003 0301 	and.w	r3, r3, #1
 800673c:	2b01      	cmp	r3, #1
 800673e:	d007      	beq.n	8006750 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	681a      	ldr	r2, [r3, #0]
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f042 0201 	orr.w	r2, r2, #1
 800674e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	681a      	ldr	r2, [r3, #0]
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800675e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	2221      	movs	r2, #33	; 0x21
 8006764:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	2240      	movs	r2, #64	; 0x40
 800676c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	2200      	movs	r2, #0
 8006774:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	6a3a      	ldr	r2, [r7, #32]
 800677a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006780:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006786:	b29a      	uxth	r2, r3
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	4a4d      	ldr	r2, [pc, #308]	; (80068c4 <HAL_I2C_Mem_Write+0x1f0>)
 8006790:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006792:	88f8      	ldrh	r0, [r7, #6]
 8006794:	893a      	ldrh	r2, [r7, #8]
 8006796:	8979      	ldrh	r1, [r7, #10]
 8006798:	697b      	ldr	r3, [r7, #20]
 800679a:	9301      	str	r3, [sp, #4]
 800679c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800679e:	9300      	str	r3, [sp, #0]
 80067a0:	4603      	mov	r3, r0
 80067a2:	68f8      	ldr	r0, [r7, #12]
 80067a4:	f000 f890 	bl	80068c8 <I2C_RequestMemoryWrite>
 80067a8:	4603      	mov	r3, r0
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d052      	beq.n	8006854 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80067ae:	2301      	movs	r3, #1
 80067b0:	e081      	b.n	80068b6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80067b2:	697a      	ldr	r2, [r7, #20]
 80067b4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80067b6:	68f8      	ldr	r0, [r7, #12]
 80067b8:	f000 fa36 	bl	8006c28 <I2C_WaitOnTXEFlagUntilTimeout>
 80067bc:	4603      	mov	r3, r0
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d00d      	beq.n	80067de <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067c6:	2b04      	cmp	r3, #4
 80067c8:	d107      	bne.n	80067da <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	681a      	ldr	r2, [r3, #0]
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80067d8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80067da:	2301      	movs	r3, #1
 80067dc:	e06b      	b.n	80068b6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067e2:	781a      	ldrb	r2, [r3, #0]
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067ee:	1c5a      	adds	r2, r3, #1
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067f8:	3b01      	subs	r3, #1
 80067fa:	b29a      	uxth	r2, r3
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006804:	b29b      	uxth	r3, r3
 8006806:	3b01      	subs	r3, #1
 8006808:	b29a      	uxth	r2, r3
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	695b      	ldr	r3, [r3, #20]
 8006814:	f003 0304 	and.w	r3, r3, #4
 8006818:	2b04      	cmp	r3, #4
 800681a:	d11b      	bne.n	8006854 <HAL_I2C_Mem_Write+0x180>
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006820:	2b00      	cmp	r3, #0
 8006822:	d017      	beq.n	8006854 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006828:	781a      	ldrb	r2, [r3, #0]
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006834:	1c5a      	adds	r2, r3, #1
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800683e:	3b01      	subs	r3, #1
 8006840:	b29a      	uxth	r2, r3
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800684a:	b29b      	uxth	r3, r3
 800684c:	3b01      	subs	r3, #1
 800684e:	b29a      	uxth	r2, r3
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006858:	2b00      	cmp	r3, #0
 800685a:	d1aa      	bne.n	80067b2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800685c:	697a      	ldr	r2, [r7, #20]
 800685e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006860:	68f8      	ldr	r0, [r7, #12]
 8006862:	f000 fa29 	bl	8006cb8 <I2C_WaitOnBTFFlagUntilTimeout>
 8006866:	4603      	mov	r3, r0
 8006868:	2b00      	cmp	r3, #0
 800686a:	d00d      	beq.n	8006888 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006870:	2b04      	cmp	r3, #4
 8006872:	d107      	bne.n	8006884 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	681a      	ldr	r2, [r3, #0]
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006882:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006884:	2301      	movs	r3, #1
 8006886:	e016      	b.n	80068b6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	681a      	ldr	r2, [r3, #0]
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006896:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	2220      	movs	r2, #32
 800689c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	2200      	movs	r2, #0
 80068a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	2200      	movs	r2, #0
 80068ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80068b0:	2300      	movs	r3, #0
 80068b2:	e000      	b.n	80068b6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80068b4:	2302      	movs	r3, #2
  }
}
 80068b6:	4618      	mov	r0, r3
 80068b8:	3718      	adds	r7, #24
 80068ba:	46bd      	mov	sp, r7
 80068bc:	bd80      	pop	{r7, pc}
 80068be:	bf00      	nop
 80068c0:	00100002 	.word	0x00100002
 80068c4:	ffff0000 	.word	0xffff0000

080068c8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80068c8:	b580      	push	{r7, lr}
 80068ca:	b088      	sub	sp, #32
 80068cc:	af02      	add	r7, sp, #8
 80068ce:	60f8      	str	r0, [r7, #12]
 80068d0:	4608      	mov	r0, r1
 80068d2:	4611      	mov	r1, r2
 80068d4:	461a      	mov	r2, r3
 80068d6:	4603      	mov	r3, r0
 80068d8:	817b      	strh	r3, [r7, #10]
 80068da:	460b      	mov	r3, r1
 80068dc:	813b      	strh	r3, [r7, #8]
 80068de:	4613      	mov	r3, r2
 80068e0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	681a      	ldr	r2, [r3, #0]
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80068f0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80068f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068f4:	9300      	str	r3, [sp, #0]
 80068f6:	6a3b      	ldr	r3, [r7, #32]
 80068f8:	2200      	movs	r2, #0
 80068fa:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80068fe:	68f8      	ldr	r0, [r7, #12]
 8006900:	f000 f878 	bl	80069f4 <I2C_WaitOnFlagUntilTimeout>
 8006904:	4603      	mov	r3, r0
 8006906:	2b00      	cmp	r3, #0
 8006908:	d00d      	beq.n	8006926 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006914:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006918:	d103      	bne.n	8006922 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006920:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006922:	2303      	movs	r3, #3
 8006924:	e05f      	b.n	80069e6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006926:	897b      	ldrh	r3, [r7, #10]
 8006928:	b2db      	uxtb	r3, r3
 800692a:	461a      	mov	r2, r3
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006934:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006938:	6a3a      	ldr	r2, [r7, #32]
 800693a:	492d      	ldr	r1, [pc, #180]	; (80069f0 <I2C_RequestMemoryWrite+0x128>)
 800693c:	68f8      	ldr	r0, [r7, #12]
 800693e:	f000 f8d3 	bl	8006ae8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006942:	4603      	mov	r3, r0
 8006944:	2b00      	cmp	r3, #0
 8006946:	d001      	beq.n	800694c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006948:	2301      	movs	r3, #1
 800694a:	e04c      	b.n	80069e6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800694c:	2300      	movs	r3, #0
 800694e:	617b      	str	r3, [r7, #20]
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	695b      	ldr	r3, [r3, #20]
 8006956:	617b      	str	r3, [r7, #20]
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	699b      	ldr	r3, [r3, #24]
 800695e:	617b      	str	r3, [r7, #20]
 8006960:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006962:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006964:	6a39      	ldr	r1, [r7, #32]
 8006966:	68f8      	ldr	r0, [r7, #12]
 8006968:	f000 f95e 	bl	8006c28 <I2C_WaitOnTXEFlagUntilTimeout>
 800696c:	4603      	mov	r3, r0
 800696e:	2b00      	cmp	r3, #0
 8006970:	d00d      	beq.n	800698e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006976:	2b04      	cmp	r3, #4
 8006978:	d107      	bne.n	800698a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	681a      	ldr	r2, [r3, #0]
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006988:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800698a:	2301      	movs	r3, #1
 800698c:	e02b      	b.n	80069e6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800698e:	88fb      	ldrh	r3, [r7, #6]
 8006990:	2b01      	cmp	r3, #1
 8006992:	d105      	bne.n	80069a0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006994:	893b      	ldrh	r3, [r7, #8]
 8006996:	b2da      	uxtb	r2, r3
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	611a      	str	r2, [r3, #16]
 800699e:	e021      	b.n	80069e4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80069a0:	893b      	ldrh	r3, [r7, #8]
 80069a2:	0a1b      	lsrs	r3, r3, #8
 80069a4:	b29b      	uxth	r3, r3
 80069a6:	b2da      	uxtb	r2, r3
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80069ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80069b0:	6a39      	ldr	r1, [r7, #32]
 80069b2:	68f8      	ldr	r0, [r7, #12]
 80069b4:	f000 f938 	bl	8006c28 <I2C_WaitOnTXEFlagUntilTimeout>
 80069b8:	4603      	mov	r3, r0
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d00d      	beq.n	80069da <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069c2:	2b04      	cmp	r3, #4
 80069c4:	d107      	bne.n	80069d6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	681a      	ldr	r2, [r3, #0]
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80069d4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80069d6:	2301      	movs	r3, #1
 80069d8:	e005      	b.n	80069e6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80069da:	893b      	ldrh	r3, [r7, #8]
 80069dc:	b2da      	uxtb	r2, r3
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80069e4:	2300      	movs	r3, #0
}
 80069e6:	4618      	mov	r0, r3
 80069e8:	3718      	adds	r7, #24
 80069ea:	46bd      	mov	sp, r7
 80069ec:	bd80      	pop	{r7, pc}
 80069ee:	bf00      	nop
 80069f0:	00010002 	.word	0x00010002

080069f4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80069f4:	b580      	push	{r7, lr}
 80069f6:	b084      	sub	sp, #16
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	60f8      	str	r0, [r7, #12]
 80069fc:	60b9      	str	r1, [r7, #8]
 80069fe:	603b      	str	r3, [r7, #0]
 8006a00:	4613      	mov	r3, r2
 8006a02:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006a04:	e048      	b.n	8006a98 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a06:	683b      	ldr	r3, [r7, #0]
 8006a08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a0c:	d044      	beq.n	8006a98 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a0e:	f7fe fe71 	bl	80056f4 <HAL_GetTick>
 8006a12:	4602      	mov	r2, r0
 8006a14:	69bb      	ldr	r3, [r7, #24]
 8006a16:	1ad3      	subs	r3, r2, r3
 8006a18:	683a      	ldr	r2, [r7, #0]
 8006a1a:	429a      	cmp	r2, r3
 8006a1c:	d302      	bcc.n	8006a24 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006a1e:	683b      	ldr	r3, [r7, #0]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d139      	bne.n	8006a98 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006a24:	68bb      	ldr	r3, [r7, #8]
 8006a26:	0c1b      	lsrs	r3, r3, #16
 8006a28:	b2db      	uxtb	r3, r3
 8006a2a:	2b01      	cmp	r3, #1
 8006a2c:	d10d      	bne.n	8006a4a <I2C_WaitOnFlagUntilTimeout+0x56>
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	695b      	ldr	r3, [r3, #20]
 8006a34:	43da      	mvns	r2, r3
 8006a36:	68bb      	ldr	r3, [r7, #8]
 8006a38:	4013      	ands	r3, r2
 8006a3a:	b29b      	uxth	r3, r3
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	bf0c      	ite	eq
 8006a40:	2301      	moveq	r3, #1
 8006a42:	2300      	movne	r3, #0
 8006a44:	b2db      	uxtb	r3, r3
 8006a46:	461a      	mov	r2, r3
 8006a48:	e00c      	b.n	8006a64 <I2C_WaitOnFlagUntilTimeout+0x70>
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	699b      	ldr	r3, [r3, #24]
 8006a50:	43da      	mvns	r2, r3
 8006a52:	68bb      	ldr	r3, [r7, #8]
 8006a54:	4013      	ands	r3, r2
 8006a56:	b29b      	uxth	r3, r3
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	bf0c      	ite	eq
 8006a5c:	2301      	moveq	r3, #1
 8006a5e:	2300      	movne	r3, #0
 8006a60:	b2db      	uxtb	r3, r3
 8006a62:	461a      	mov	r2, r3
 8006a64:	79fb      	ldrb	r3, [r7, #7]
 8006a66:	429a      	cmp	r2, r3
 8006a68:	d116      	bne.n	8006a98 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	2220      	movs	r2, #32
 8006a74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a84:	f043 0220 	orr.w	r2, r3, #32
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	2200      	movs	r2, #0
 8006a90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8006a94:	2301      	movs	r3, #1
 8006a96:	e023      	b.n	8006ae0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006a98:	68bb      	ldr	r3, [r7, #8]
 8006a9a:	0c1b      	lsrs	r3, r3, #16
 8006a9c:	b2db      	uxtb	r3, r3
 8006a9e:	2b01      	cmp	r3, #1
 8006aa0:	d10d      	bne.n	8006abe <I2C_WaitOnFlagUntilTimeout+0xca>
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	695b      	ldr	r3, [r3, #20]
 8006aa8:	43da      	mvns	r2, r3
 8006aaa:	68bb      	ldr	r3, [r7, #8]
 8006aac:	4013      	ands	r3, r2
 8006aae:	b29b      	uxth	r3, r3
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	bf0c      	ite	eq
 8006ab4:	2301      	moveq	r3, #1
 8006ab6:	2300      	movne	r3, #0
 8006ab8:	b2db      	uxtb	r3, r3
 8006aba:	461a      	mov	r2, r3
 8006abc:	e00c      	b.n	8006ad8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	699b      	ldr	r3, [r3, #24]
 8006ac4:	43da      	mvns	r2, r3
 8006ac6:	68bb      	ldr	r3, [r7, #8]
 8006ac8:	4013      	ands	r3, r2
 8006aca:	b29b      	uxth	r3, r3
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	bf0c      	ite	eq
 8006ad0:	2301      	moveq	r3, #1
 8006ad2:	2300      	movne	r3, #0
 8006ad4:	b2db      	uxtb	r3, r3
 8006ad6:	461a      	mov	r2, r3
 8006ad8:	79fb      	ldrb	r3, [r7, #7]
 8006ada:	429a      	cmp	r2, r3
 8006adc:	d093      	beq.n	8006a06 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006ade:	2300      	movs	r3, #0
}
 8006ae0:	4618      	mov	r0, r3
 8006ae2:	3710      	adds	r7, #16
 8006ae4:	46bd      	mov	sp, r7
 8006ae6:	bd80      	pop	{r7, pc}

08006ae8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006ae8:	b580      	push	{r7, lr}
 8006aea:	b084      	sub	sp, #16
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	60f8      	str	r0, [r7, #12]
 8006af0:	60b9      	str	r1, [r7, #8]
 8006af2:	607a      	str	r2, [r7, #4]
 8006af4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006af6:	e071      	b.n	8006bdc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	695b      	ldr	r3, [r3, #20]
 8006afe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006b02:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006b06:	d123      	bne.n	8006b50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	681a      	ldr	r2, [r3, #0]
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b16:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006b20:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	2200      	movs	r2, #0
 8006b26:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	2220      	movs	r2, #32
 8006b2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	2200      	movs	r2, #0
 8006b34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b3c:	f043 0204 	orr.w	r2, r3, #4
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	2200      	movs	r2, #0
 8006b48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006b4c:	2301      	movs	r3, #1
 8006b4e:	e067      	b.n	8006c20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b56:	d041      	beq.n	8006bdc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b58:	f7fe fdcc 	bl	80056f4 <HAL_GetTick>
 8006b5c:	4602      	mov	r2, r0
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	1ad3      	subs	r3, r2, r3
 8006b62:	687a      	ldr	r2, [r7, #4]
 8006b64:	429a      	cmp	r2, r3
 8006b66:	d302      	bcc.n	8006b6e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d136      	bne.n	8006bdc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8006b6e:	68bb      	ldr	r3, [r7, #8]
 8006b70:	0c1b      	lsrs	r3, r3, #16
 8006b72:	b2db      	uxtb	r3, r3
 8006b74:	2b01      	cmp	r3, #1
 8006b76:	d10c      	bne.n	8006b92 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	695b      	ldr	r3, [r3, #20]
 8006b7e:	43da      	mvns	r2, r3
 8006b80:	68bb      	ldr	r3, [r7, #8]
 8006b82:	4013      	ands	r3, r2
 8006b84:	b29b      	uxth	r3, r3
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	bf14      	ite	ne
 8006b8a:	2301      	movne	r3, #1
 8006b8c:	2300      	moveq	r3, #0
 8006b8e:	b2db      	uxtb	r3, r3
 8006b90:	e00b      	b.n	8006baa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	699b      	ldr	r3, [r3, #24]
 8006b98:	43da      	mvns	r2, r3
 8006b9a:	68bb      	ldr	r3, [r7, #8]
 8006b9c:	4013      	ands	r3, r2
 8006b9e:	b29b      	uxth	r3, r3
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	bf14      	ite	ne
 8006ba4:	2301      	movne	r3, #1
 8006ba6:	2300      	moveq	r3, #0
 8006ba8:	b2db      	uxtb	r3, r3
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d016      	beq.n	8006bdc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	2220      	movs	r2, #32
 8006bb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bc8:	f043 0220 	orr.w	r2, r3, #32
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8006bd8:	2301      	movs	r3, #1
 8006bda:	e021      	b.n	8006c20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006bdc:	68bb      	ldr	r3, [r7, #8]
 8006bde:	0c1b      	lsrs	r3, r3, #16
 8006be0:	b2db      	uxtb	r3, r3
 8006be2:	2b01      	cmp	r3, #1
 8006be4:	d10c      	bne.n	8006c00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	695b      	ldr	r3, [r3, #20]
 8006bec:	43da      	mvns	r2, r3
 8006bee:	68bb      	ldr	r3, [r7, #8]
 8006bf0:	4013      	ands	r3, r2
 8006bf2:	b29b      	uxth	r3, r3
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	bf14      	ite	ne
 8006bf8:	2301      	movne	r3, #1
 8006bfa:	2300      	moveq	r3, #0
 8006bfc:	b2db      	uxtb	r3, r3
 8006bfe:	e00b      	b.n	8006c18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	699b      	ldr	r3, [r3, #24]
 8006c06:	43da      	mvns	r2, r3
 8006c08:	68bb      	ldr	r3, [r7, #8]
 8006c0a:	4013      	ands	r3, r2
 8006c0c:	b29b      	uxth	r3, r3
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	bf14      	ite	ne
 8006c12:	2301      	movne	r3, #1
 8006c14:	2300      	moveq	r3, #0
 8006c16:	b2db      	uxtb	r3, r3
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	f47f af6d 	bne.w	8006af8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8006c1e:	2300      	movs	r3, #0
}
 8006c20:	4618      	mov	r0, r3
 8006c22:	3710      	adds	r7, #16
 8006c24:	46bd      	mov	sp, r7
 8006c26:	bd80      	pop	{r7, pc}

08006c28 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006c28:	b580      	push	{r7, lr}
 8006c2a:	b084      	sub	sp, #16
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	60f8      	str	r0, [r7, #12]
 8006c30:	60b9      	str	r1, [r7, #8]
 8006c32:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006c34:	e034      	b.n	8006ca0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006c36:	68f8      	ldr	r0, [r7, #12]
 8006c38:	f000 f886 	bl	8006d48 <I2C_IsAcknowledgeFailed>
 8006c3c:	4603      	mov	r3, r0
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d001      	beq.n	8006c46 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006c42:	2301      	movs	r3, #1
 8006c44:	e034      	b.n	8006cb0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c46:	68bb      	ldr	r3, [r7, #8]
 8006c48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c4c:	d028      	beq.n	8006ca0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c4e:	f7fe fd51 	bl	80056f4 <HAL_GetTick>
 8006c52:	4602      	mov	r2, r0
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	1ad3      	subs	r3, r2, r3
 8006c58:	68ba      	ldr	r2, [r7, #8]
 8006c5a:	429a      	cmp	r2, r3
 8006c5c:	d302      	bcc.n	8006c64 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006c5e:	68bb      	ldr	r3, [r7, #8]
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d11d      	bne.n	8006ca0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	695b      	ldr	r3, [r3, #20]
 8006c6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c6e:	2b80      	cmp	r3, #128	; 0x80
 8006c70:	d016      	beq.n	8006ca0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	2200      	movs	r2, #0
 8006c76:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	2220      	movs	r2, #32
 8006c7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	2200      	movs	r2, #0
 8006c84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c8c:	f043 0220 	orr.w	r2, r3, #32
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	2200      	movs	r2, #0
 8006c98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8006c9c:	2301      	movs	r3, #1
 8006c9e:	e007      	b.n	8006cb0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	695b      	ldr	r3, [r3, #20]
 8006ca6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006caa:	2b80      	cmp	r3, #128	; 0x80
 8006cac:	d1c3      	bne.n	8006c36 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006cae:	2300      	movs	r3, #0
}
 8006cb0:	4618      	mov	r0, r3
 8006cb2:	3710      	adds	r7, #16
 8006cb4:	46bd      	mov	sp, r7
 8006cb6:	bd80      	pop	{r7, pc}

08006cb8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b084      	sub	sp, #16
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	60f8      	str	r0, [r7, #12]
 8006cc0:	60b9      	str	r1, [r7, #8]
 8006cc2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006cc4:	e034      	b.n	8006d30 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006cc6:	68f8      	ldr	r0, [r7, #12]
 8006cc8:	f000 f83e 	bl	8006d48 <I2C_IsAcknowledgeFailed>
 8006ccc:	4603      	mov	r3, r0
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d001      	beq.n	8006cd6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006cd2:	2301      	movs	r3, #1
 8006cd4:	e034      	b.n	8006d40 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006cd6:	68bb      	ldr	r3, [r7, #8]
 8006cd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cdc:	d028      	beq.n	8006d30 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006cde:	f7fe fd09 	bl	80056f4 <HAL_GetTick>
 8006ce2:	4602      	mov	r2, r0
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	1ad3      	subs	r3, r2, r3
 8006ce8:	68ba      	ldr	r2, [r7, #8]
 8006cea:	429a      	cmp	r2, r3
 8006cec:	d302      	bcc.n	8006cf4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006cee:	68bb      	ldr	r3, [r7, #8]
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d11d      	bne.n	8006d30 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	695b      	ldr	r3, [r3, #20]
 8006cfa:	f003 0304 	and.w	r3, r3, #4
 8006cfe:	2b04      	cmp	r3, #4
 8006d00:	d016      	beq.n	8006d30 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	2200      	movs	r2, #0
 8006d06:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	2220      	movs	r2, #32
 8006d0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	2200      	movs	r2, #0
 8006d14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d1c:	f043 0220 	orr.w	r2, r3, #32
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	2200      	movs	r2, #0
 8006d28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8006d2c:	2301      	movs	r3, #1
 8006d2e:	e007      	b.n	8006d40 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	695b      	ldr	r3, [r3, #20]
 8006d36:	f003 0304 	and.w	r3, r3, #4
 8006d3a:	2b04      	cmp	r3, #4
 8006d3c:	d1c3      	bne.n	8006cc6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006d3e:	2300      	movs	r3, #0
}
 8006d40:	4618      	mov	r0, r3
 8006d42:	3710      	adds	r7, #16
 8006d44:	46bd      	mov	sp, r7
 8006d46:	bd80      	pop	{r7, pc}

08006d48 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006d48:	b480      	push	{r7}
 8006d4a:	b083      	sub	sp, #12
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	695b      	ldr	r3, [r3, #20]
 8006d56:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006d5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d5e:	d11b      	bne.n	8006d98 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006d68:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	2200      	movs	r2, #0
 8006d6e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	2220      	movs	r2, #32
 8006d74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2200      	movs	r2, #0
 8006d7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d84:	f043 0204 	orr.w	r2, r3, #4
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2200      	movs	r2, #0
 8006d90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006d94:	2301      	movs	r3, #1
 8006d96:	e000      	b.n	8006d9a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006d98:	2300      	movs	r3, #0
}
 8006d9a:	4618      	mov	r0, r3
 8006d9c:	370c      	adds	r7, #12
 8006d9e:	46bd      	mov	sp, r7
 8006da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da4:	4770      	bx	lr
	...

08006da8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006da8:	b580      	push	{r7, lr}
 8006daa:	b086      	sub	sp, #24
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d101      	bne.n	8006dba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006db6:	2301      	movs	r3, #1
 8006db8:	e267      	b.n	800728a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	f003 0301 	and.w	r3, r3, #1
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d075      	beq.n	8006eb2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006dc6:	4b88      	ldr	r3, [pc, #544]	; (8006fe8 <HAL_RCC_OscConfig+0x240>)
 8006dc8:	689b      	ldr	r3, [r3, #8]
 8006dca:	f003 030c 	and.w	r3, r3, #12
 8006dce:	2b04      	cmp	r3, #4
 8006dd0:	d00c      	beq.n	8006dec <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006dd2:	4b85      	ldr	r3, [pc, #532]	; (8006fe8 <HAL_RCC_OscConfig+0x240>)
 8006dd4:	689b      	ldr	r3, [r3, #8]
 8006dd6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006dda:	2b08      	cmp	r3, #8
 8006ddc:	d112      	bne.n	8006e04 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006dde:	4b82      	ldr	r3, [pc, #520]	; (8006fe8 <HAL_RCC_OscConfig+0x240>)
 8006de0:	685b      	ldr	r3, [r3, #4]
 8006de2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006de6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006dea:	d10b      	bne.n	8006e04 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006dec:	4b7e      	ldr	r3, [pc, #504]	; (8006fe8 <HAL_RCC_OscConfig+0x240>)
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d05b      	beq.n	8006eb0 <HAL_RCC_OscConfig+0x108>
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	685b      	ldr	r3, [r3, #4]
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d157      	bne.n	8006eb0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006e00:	2301      	movs	r3, #1
 8006e02:	e242      	b.n	800728a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	685b      	ldr	r3, [r3, #4]
 8006e08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006e0c:	d106      	bne.n	8006e1c <HAL_RCC_OscConfig+0x74>
 8006e0e:	4b76      	ldr	r3, [pc, #472]	; (8006fe8 <HAL_RCC_OscConfig+0x240>)
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	4a75      	ldr	r2, [pc, #468]	; (8006fe8 <HAL_RCC_OscConfig+0x240>)
 8006e14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006e18:	6013      	str	r3, [r2, #0]
 8006e1a:	e01d      	b.n	8006e58 <HAL_RCC_OscConfig+0xb0>
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	685b      	ldr	r3, [r3, #4]
 8006e20:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006e24:	d10c      	bne.n	8006e40 <HAL_RCC_OscConfig+0x98>
 8006e26:	4b70      	ldr	r3, [pc, #448]	; (8006fe8 <HAL_RCC_OscConfig+0x240>)
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	4a6f      	ldr	r2, [pc, #444]	; (8006fe8 <HAL_RCC_OscConfig+0x240>)
 8006e2c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006e30:	6013      	str	r3, [r2, #0]
 8006e32:	4b6d      	ldr	r3, [pc, #436]	; (8006fe8 <HAL_RCC_OscConfig+0x240>)
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	4a6c      	ldr	r2, [pc, #432]	; (8006fe8 <HAL_RCC_OscConfig+0x240>)
 8006e38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006e3c:	6013      	str	r3, [r2, #0]
 8006e3e:	e00b      	b.n	8006e58 <HAL_RCC_OscConfig+0xb0>
 8006e40:	4b69      	ldr	r3, [pc, #420]	; (8006fe8 <HAL_RCC_OscConfig+0x240>)
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	4a68      	ldr	r2, [pc, #416]	; (8006fe8 <HAL_RCC_OscConfig+0x240>)
 8006e46:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006e4a:	6013      	str	r3, [r2, #0]
 8006e4c:	4b66      	ldr	r3, [pc, #408]	; (8006fe8 <HAL_RCC_OscConfig+0x240>)
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	4a65      	ldr	r2, [pc, #404]	; (8006fe8 <HAL_RCC_OscConfig+0x240>)
 8006e52:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006e56:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	685b      	ldr	r3, [r3, #4]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d013      	beq.n	8006e88 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e60:	f7fe fc48 	bl	80056f4 <HAL_GetTick>
 8006e64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006e66:	e008      	b.n	8006e7a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006e68:	f7fe fc44 	bl	80056f4 <HAL_GetTick>
 8006e6c:	4602      	mov	r2, r0
 8006e6e:	693b      	ldr	r3, [r7, #16]
 8006e70:	1ad3      	subs	r3, r2, r3
 8006e72:	2b64      	cmp	r3, #100	; 0x64
 8006e74:	d901      	bls.n	8006e7a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006e76:	2303      	movs	r3, #3
 8006e78:	e207      	b.n	800728a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006e7a:	4b5b      	ldr	r3, [pc, #364]	; (8006fe8 <HAL_RCC_OscConfig+0x240>)
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d0f0      	beq.n	8006e68 <HAL_RCC_OscConfig+0xc0>
 8006e86:	e014      	b.n	8006eb2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e88:	f7fe fc34 	bl	80056f4 <HAL_GetTick>
 8006e8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006e8e:	e008      	b.n	8006ea2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006e90:	f7fe fc30 	bl	80056f4 <HAL_GetTick>
 8006e94:	4602      	mov	r2, r0
 8006e96:	693b      	ldr	r3, [r7, #16]
 8006e98:	1ad3      	subs	r3, r2, r3
 8006e9a:	2b64      	cmp	r3, #100	; 0x64
 8006e9c:	d901      	bls.n	8006ea2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006e9e:	2303      	movs	r3, #3
 8006ea0:	e1f3      	b.n	800728a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006ea2:	4b51      	ldr	r3, [pc, #324]	; (8006fe8 <HAL_RCC_OscConfig+0x240>)
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d1f0      	bne.n	8006e90 <HAL_RCC_OscConfig+0xe8>
 8006eae:	e000      	b.n	8006eb2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006eb0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	f003 0302 	and.w	r3, r3, #2
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d063      	beq.n	8006f86 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006ebe:	4b4a      	ldr	r3, [pc, #296]	; (8006fe8 <HAL_RCC_OscConfig+0x240>)
 8006ec0:	689b      	ldr	r3, [r3, #8]
 8006ec2:	f003 030c 	and.w	r3, r3, #12
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d00b      	beq.n	8006ee2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006eca:	4b47      	ldr	r3, [pc, #284]	; (8006fe8 <HAL_RCC_OscConfig+0x240>)
 8006ecc:	689b      	ldr	r3, [r3, #8]
 8006ece:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006ed2:	2b08      	cmp	r3, #8
 8006ed4:	d11c      	bne.n	8006f10 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006ed6:	4b44      	ldr	r3, [pc, #272]	; (8006fe8 <HAL_RCC_OscConfig+0x240>)
 8006ed8:	685b      	ldr	r3, [r3, #4]
 8006eda:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d116      	bne.n	8006f10 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006ee2:	4b41      	ldr	r3, [pc, #260]	; (8006fe8 <HAL_RCC_OscConfig+0x240>)
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	f003 0302 	and.w	r3, r3, #2
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d005      	beq.n	8006efa <HAL_RCC_OscConfig+0x152>
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	68db      	ldr	r3, [r3, #12]
 8006ef2:	2b01      	cmp	r3, #1
 8006ef4:	d001      	beq.n	8006efa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006ef6:	2301      	movs	r3, #1
 8006ef8:	e1c7      	b.n	800728a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006efa:	4b3b      	ldr	r3, [pc, #236]	; (8006fe8 <HAL_RCC_OscConfig+0x240>)
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	691b      	ldr	r3, [r3, #16]
 8006f06:	00db      	lsls	r3, r3, #3
 8006f08:	4937      	ldr	r1, [pc, #220]	; (8006fe8 <HAL_RCC_OscConfig+0x240>)
 8006f0a:	4313      	orrs	r3, r2
 8006f0c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006f0e:	e03a      	b.n	8006f86 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	68db      	ldr	r3, [r3, #12]
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d020      	beq.n	8006f5a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006f18:	4b34      	ldr	r3, [pc, #208]	; (8006fec <HAL_RCC_OscConfig+0x244>)
 8006f1a:	2201      	movs	r2, #1
 8006f1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f1e:	f7fe fbe9 	bl	80056f4 <HAL_GetTick>
 8006f22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006f24:	e008      	b.n	8006f38 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006f26:	f7fe fbe5 	bl	80056f4 <HAL_GetTick>
 8006f2a:	4602      	mov	r2, r0
 8006f2c:	693b      	ldr	r3, [r7, #16]
 8006f2e:	1ad3      	subs	r3, r2, r3
 8006f30:	2b02      	cmp	r3, #2
 8006f32:	d901      	bls.n	8006f38 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006f34:	2303      	movs	r3, #3
 8006f36:	e1a8      	b.n	800728a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006f38:	4b2b      	ldr	r3, [pc, #172]	; (8006fe8 <HAL_RCC_OscConfig+0x240>)
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	f003 0302 	and.w	r3, r3, #2
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d0f0      	beq.n	8006f26 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006f44:	4b28      	ldr	r3, [pc, #160]	; (8006fe8 <HAL_RCC_OscConfig+0x240>)
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	691b      	ldr	r3, [r3, #16]
 8006f50:	00db      	lsls	r3, r3, #3
 8006f52:	4925      	ldr	r1, [pc, #148]	; (8006fe8 <HAL_RCC_OscConfig+0x240>)
 8006f54:	4313      	orrs	r3, r2
 8006f56:	600b      	str	r3, [r1, #0]
 8006f58:	e015      	b.n	8006f86 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006f5a:	4b24      	ldr	r3, [pc, #144]	; (8006fec <HAL_RCC_OscConfig+0x244>)
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f60:	f7fe fbc8 	bl	80056f4 <HAL_GetTick>
 8006f64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006f66:	e008      	b.n	8006f7a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006f68:	f7fe fbc4 	bl	80056f4 <HAL_GetTick>
 8006f6c:	4602      	mov	r2, r0
 8006f6e:	693b      	ldr	r3, [r7, #16]
 8006f70:	1ad3      	subs	r3, r2, r3
 8006f72:	2b02      	cmp	r3, #2
 8006f74:	d901      	bls.n	8006f7a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006f76:	2303      	movs	r3, #3
 8006f78:	e187      	b.n	800728a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006f7a:	4b1b      	ldr	r3, [pc, #108]	; (8006fe8 <HAL_RCC_OscConfig+0x240>)
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	f003 0302 	and.w	r3, r3, #2
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d1f0      	bne.n	8006f68 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	f003 0308 	and.w	r3, r3, #8
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d036      	beq.n	8007000 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	695b      	ldr	r3, [r3, #20]
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d016      	beq.n	8006fc8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006f9a:	4b15      	ldr	r3, [pc, #84]	; (8006ff0 <HAL_RCC_OscConfig+0x248>)
 8006f9c:	2201      	movs	r2, #1
 8006f9e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006fa0:	f7fe fba8 	bl	80056f4 <HAL_GetTick>
 8006fa4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006fa6:	e008      	b.n	8006fba <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006fa8:	f7fe fba4 	bl	80056f4 <HAL_GetTick>
 8006fac:	4602      	mov	r2, r0
 8006fae:	693b      	ldr	r3, [r7, #16]
 8006fb0:	1ad3      	subs	r3, r2, r3
 8006fb2:	2b02      	cmp	r3, #2
 8006fb4:	d901      	bls.n	8006fba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006fb6:	2303      	movs	r3, #3
 8006fb8:	e167      	b.n	800728a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006fba:	4b0b      	ldr	r3, [pc, #44]	; (8006fe8 <HAL_RCC_OscConfig+0x240>)
 8006fbc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006fbe:	f003 0302 	and.w	r3, r3, #2
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d0f0      	beq.n	8006fa8 <HAL_RCC_OscConfig+0x200>
 8006fc6:	e01b      	b.n	8007000 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006fc8:	4b09      	ldr	r3, [pc, #36]	; (8006ff0 <HAL_RCC_OscConfig+0x248>)
 8006fca:	2200      	movs	r2, #0
 8006fcc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006fce:	f7fe fb91 	bl	80056f4 <HAL_GetTick>
 8006fd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006fd4:	e00e      	b.n	8006ff4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006fd6:	f7fe fb8d 	bl	80056f4 <HAL_GetTick>
 8006fda:	4602      	mov	r2, r0
 8006fdc:	693b      	ldr	r3, [r7, #16]
 8006fde:	1ad3      	subs	r3, r2, r3
 8006fe0:	2b02      	cmp	r3, #2
 8006fe2:	d907      	bls.n	8006ff4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006fe4:	2303      	movs	r3, #3
 8006fe6:	e150      	b.n	800728a <HAL_RCC_OscConfig+0x4e2>
 8006fe8:	40023800 	.word	0x40023800
 8006fec:	42470000 	.word	0x42470000
 8006ff0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006ff4:	4b88      	ldr	r3, [pc, #544]	; (8007218 <HAL_RCC_OscConfig+0x470>)
 8006ff6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006ff8:	f003 0302 	and.w	r3, r3, #2
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d1ea      	bne.n	8006fd6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	f003 0304 	and.w	r3, r3, #4
 8007008:	2b00      	cmp	r3, #0
 800700a:	f000 8097 	beq.w	800713c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800700e:	2300      	movs	r3, #0
 8007010:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007012:	4b81      	ldr	r3, [pc, #516]	; (8007218 <HAL_RCC_OscConfig+0x470>)
 8007014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007016:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800701a:	2b00      	cmp	r3, #0
 800701c:	d10f      	bne.n	800703e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800701e:	2300      	movs	r3, #0
 8007020:	60bb      	str	r3, [r7, #8]
 8007022:	4b7d      	ldr	r3, [pc, #500]	; (8007218 <HAL_RCC_OscConfig+0x470>)
 8007024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007026:	4a7c      	ldr	r2, [pc, #496]	; (8007218 <HAL_RCC_OscConfig+0x470>)
 8007028:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800702c:	6413      	str	r3, [r2, #64]	; 0x40
 800702e:	4b7a      	ldr	r3, [pc, #488]	; (8007218 <HAL_RCC_OscConfig+0x470>)
 8007030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007032:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007036:	60bb      	str	r3, [r7, #8]
 8007038:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800703a:	2301      	movs	r3, #1
 800703c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800703e:	4b77      	ldr	r3, [pc, #476]	; (800721c <HAL_RCC_OscConfig+0x474>)
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007046:	2b00      	cmp	r3, #0
 8007048:	d118      	bne.n	800707c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800704a:	4b74      	ldr	r3, [pc, #464]	; (800721c <HAL_RCC_OscConfig+0x474>)
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	4a73      	ldr	r2, [pc, #460]	; (800721c <HAL_RCC_OscConfig+0x474>)
 8007050:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007054:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007056:	f7fe fb4d 	bl	80056f4 <HAL_GetTick>
 800705a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800705c:	e008      	b.n	8007070 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800705e:	f7fe fb49 	bl	80056f4 <HAL_GetTick>
 8007062:	4602      	mov	r2, r0
 8007064:	693b      	ldr	r3, [r7, #16]
 8007066:	1ad3      	subs	r3, r2, r3
 8007068:	2b02      	cmp	r3, #2
 800706a:	d901      	bls.n	8007070 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800706c:	2303      	movs	r3, #3
 800706e:	e10c      	b.n	800728a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007070:	4b6a      	ldr	r3, [pc, #424]	; (800721c <HAL_RCC_OscConfig+0x474>)
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007078:	2b00      	cmp	r3, #0
 800707a:	d0f0      	beq.n	800705e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	689b      	ldr	r3, [r3, #8]
 8007080:	2b01      	cmp	r3, #1
 8007082:	d106      	bne.n	8007092 <HAL_RCC_OscConfig+0x2ea>
 8007084:	4b64      	ldr	r3, [pc, #400]	; (8007218 <HAL_RCC_OscConfig+0x470>)
 8007086:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007088:	4a63      	ldr	r2, [pc, #396]	; (8007218 <HAL_RCC_OscConfig+0x470>)
 800708a:	f043 0301 	orr.w	r3, r3, #1
 800708e:	6713      	str	r3, [r2, #112]	; 0x70
 8007090:	e01c      	b.n	80070cc <HAL_RCC_OscConfig+0x324>
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	689b      	ldr	r3, [r3, #8]
 8007096:	2b05      	cmp	r3, #5
 8007098:	d10c      	bne.n	80070b4 <HAL_RCC_OscConfig+0x30c>
 800709a:	4b5f      	ldr	r3, [pc, #380]	; (8007218 <HAL_RCC_OscConfig+0x470>)
 800709c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800709e:	4a5e      	ldr	r2, [pc, #376]	; (8007218 <HAL_RCC_OscConfig+0x470>)
 80070a0:	f043 0304 	orr.w	r3, r3, #4
 80070a4:	6713      	str	r3, [r2, #112]	; 0x70
 80070a6:	4b5c      	ldr	r3, [pc, #368]	; (8007218 <HAL_RCC_OscConfig+0x470>)
 80070a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80070aa:	4a5b      	ldr	r2, [pc, #364]	; (8007218 <HAL_RCC_OscConfig+0x470>)
 80070ac:	f043 0301 	orr.w	r3, r3, #1
 80070b0:	6713      	str	r3, [r2, #112]	; 0x70
 80070b2:	e00b      	b.n	80070cc <HAL_RCC_OscConfig+0x324>
 80070b4:	4b58      	ldr	r3, [pc, #352]	; (8007218 <HAL_RCC_OscConfig+0x470>)
 80070b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80070b8:	4a57      	ldr	r2, [pc, #348]	; (8007218 <HAL_RCC_OscConfig+0x470>)
 80070ba:	f023 0301 	bic.w	r3, r3, #1
 80070be:	6713      	str	r3, [r2, #112]	; 0x70
 80070c0:	4b55      	ldr	r3, [pc, #340]	; (8007218 <HAL_RCC_OscConfig+0x470>)
 80070c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80070c4:	4a54      	ldr	r2, [pc, #336]	; (8007218 <HAL_RCC_OscConfig+0x470>)
 80070c6:	f023 0304 	bic.w	r3, r3, #4
 80070ca:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	689b      	ldr	r3, [r3, #8]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d015      	beq.n	8007100 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80070d4:	f7fe fb0e 	bl	80056f4 <HAL_GetTick>
 80070d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80070da:	e00a      	b.n	80070f2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80070dc:	f7fe fb0a 	bl	80056f4 <HAL_GetTick>
 80070e0:	4602      	mov	r2, r0
 80070e2:	693b      	ldr	r3, [r7, #16]
 80070e4:	1ad3      	subs	r3, r2, r3
 80070e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80070ea:	4293      	cmp	r3, r2
 80070ec:	d901      	bls.n	80070f2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80070ee:	2303      	movs	r3, #3
 80070f0:	e0cb      	b.n	800728a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80070f2:	4b49      	ldr	r3, [pc, #292]	; (8007218 <HAL_RCC_OscConfig+0x470>)
 80070f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80070f6:	f003 0302 	and.w	r3, r3, #2
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d0ee      	beq.n	80070dc <HAL_RCC_OscConfig+0x334>
 80070fe:	e014      	b.n	800712a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007100:	f7fe faf8 	bl	80056f4 <HAL_GetTick>
 8007104:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007106:	e00a      	b.n	800711e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007108:	f7fe faf4 	bl	80056f4 <HAL_GetTick>
 800710c:	4602      	mov	r2, r0
 800710e:	693b      	ldr	r3, [r7, #16]
 8007110:	1ad3      	subs	r3, r2, r3
 8007112:	f241 3288 	movw	r2, #5000	; 0x1388
 8007116:	4293      	cmp	r3, r2
 8007118:	d901      	bls.n	800711e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800711a:	2303      	movs	r3, #3
 800711c:	e0b5      	b.n	800728a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800711e:	4b3e      	ldr	r3, [pc, #248]	; (8007218 <HAL_RCC_OscConfig+0x470>)
 8007120:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007122:	f003 0302 	and.w	r3, r3, #2
 8007126:	2b00      	cmp	r3, #0
 8007128:	d1ee      	bne.n	8007108 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800712a:	7dfb      	ldrb	r3, [r7, #23]
 800712c:	2b01      	cmp	r3, #1
 800712e:	d105      	bne.n	800713c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007130:	4b39      	ldr	r3, [pc, #228]	; (8007218 <HAL_RCC_OscConfig+0x470>)
 8007132:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007134:	4a38      	ldr	r2, [pc, #224]	; (8007218 <HAL_RCC_OscConfig+0x470>)
 8007136:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800713a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	699b      	ldr	r3, [r3, #24]
 8007140:	2b00      	cmp	r3, #0
 8007142:	f000 80a1 	beq.w	8007288 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007146:	4b34      	ldr	r3, [pc, #208]	; (8007218 <HAL_RCC_OscConfig+0x470>)
 8007148:	689b      	ldr	r3, [r3, #8]
 800714a:	f003 030c 	and.w	r3, r3, #12
 800714e:	2b08      	cmp	r3, #8
 8007150:	d05c      	beq.n	800720c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	699b      	ldr	r3, [r3, #24]
 8007156:	2b02      	cmp	r3, #2
 8007158:	d141      	bne.n	80071de <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800715a:	4b31      	ldr	r3, [pc, #196]	; (8007220 <HAL_RCC_OscConfig+0x478>)
 800715c:	2200      	movs	r2, #0
 800715e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007160:	f7fe fac8 	bl	80056f4 <HAL_GetTick>
 8007164:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007166:	e008      	b.n	800717a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007168:	f7fe fac4 	bl	80056f4 <HAL_GetTick>
 800716c:	4602      	mov	r2, r0
 800716e:	693b      	ldr	r3, [r7, #16]
 8007170:	1ad3      	subs	r3, r2, r3
 8007172:	2b02      	cmp	r3, #2
 8007174:	d901      	bls.n	800717a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007176:	2303      	movs	r3, #3
 8007178:	e087      	b.n	800728a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800717a:	4b27      	ldr	r3, [pc, #156]	; (8007218 <HAL_RCC_OscConfig+0x470>)
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007182:	2b00      	cmp	r3, #0
 8007184:	d1f0      	bne.n	8007168 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	69da      	ldr	r2, [r3, #28]
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	6a1b      	ldr	r3, [r3, #32]
 800718e:	431a      	orrs	r2, r3
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007194:	019b      	lsls	r3, r3, #6
 8007196:	431a      	orrs	r2, r3
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800719c:	085b      	lsrs	r3, r3, #1
 800719e:	3b01      	subs	r3, #1
 80071a0:	041b      	lsls	r3, r3, #16
 80071a2:	431a      	orrs	r2, r3
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071a8:	061b      	lsls	r3, r3, #24
 80071aa:	491b      	ldr	r1, [pc, #108]	; (8007218 <HAL_RCC_OscConfig+0x470>)
 80071ac:	4313      	orrs	r3, r2
 80071ae:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80071b0:	4b1b      	ldr	r3, [pc, #108]	; (8007220 <HAL_RCC_OscConfig+0x478>)
 80071b2:	2201      	movs	r2, #1
 80071b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80071b6:	f7fe fa9d 	bl	80056f4 <HAL_GetTick>
 80071ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80071bc:	e008      	b.n	80071d0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80071be:	f7fe fa99 	bl	80056f4 <HAL_GetTick>
 80071c2:	4602      	mov	r2, r0
 80071c4:	693b      	ldr	r3, [r7, #16]
 80071c6:	1ad3      	subs	r3, r2, r3
 80071c8:	2b02      	cmp	r3, #2
 80071ca:	d901      	bls.n	80071d0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80071cc:	2303      	movs	r3, #3
 80071ce:	e05c      	b.n	800728a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80071d0:	4b11      	ldr	r3, [pc, #68]	; (8007218 <HAL_RCC_OscConfig+0x470>)
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d0f0      	beq.n	80071be <HAL_RCC_OscConfig+0x416>
 80071dc:	e054      	b.n	8007288 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80071de:	4b10      	ldr	r3, [pc, #64]	; (8007220 <HAL_RCC_OscConfig+0x478>)
 80071e0:	2200      	movs	r2, #0
 80071e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80071e4:	f7fe fa86 	bl	80056f4 <HAL_GetTick>
 80071e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80071ea:	e008      	b.n	80071fe <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80071ec:	f7fe fa82 	bl	80056f4 <HAL_GetTick>
 80071f0:	4602      	mov	r2, r0
 80071f2:	693b      	ldr	r3, [r7, #16]
 80071f4:	1ad3      	subs	r3, r2, r3
 80071f6:	2b02      	cmp	r3, #2
 80071f8:	d901      	bls.n	80071fe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80071fa:	2303      	movs	r3, #3
 80071fc:	e045      	b.n	800728a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80071fe:	4b06      	ldr	r3, [pc, #24]	; (8007218 <HAL_RCC_OscConfig+0x470>)
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007206:	2b00      	cmp	r3, #0
 8007208:	d1f0      	bne.n	80071ec <HAL_RCC_OscConfig+0x444>
 800720a:	e03d      	b.n	8007288 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	699b      	ldr	r3, [r3, #24]
 8007210:	2b01      	cmp	r3, #1
 8007212:	d107      	bne.n	8007224 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007214:	2301      	movs	r3, #1
 8007216:	e038      	b.n	800728a <HAL_RCC_OscConfig+0x4e2>
 8007218:	40023800 	.word	0x40023800
 800721c:	40007000 	.word	0x40007000
 8007220:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007224:	4b1b      	ldr	r3, [pc, #108]	; (8007294 <HAL_RCC_OscConfig+0x4ec>)
 8007226:	685b      	ldr	r3, [r3, #4]
 8007228:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	699b      	ldr	r3, [r3, #24]
 800722e:	2b01      	cmp	r3, #1
 8007230:	d028      	beq.n	8007284 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800723c:	429a      	cmp	r2, r3
 800723e:	d121      	bne.n	8007284 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800724a:	429a      	cmp	r2, r3
 800724c:	d11a      	bne.n	8007284 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800724e:	68fa      	ldr	r2, [r7, #12]
 8007250:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007254:	4013      	ands	r3, r2
 8007256:	687a      	ldr	r2, [r7, #4]
 8007258:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800725a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800725c:	4293      	cmp	r3, r2
 800725e:	d111      	bne.n	8007284 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800726a:	085b      	lsrs	r3, r3, #1
 800726c:	3b01      	subs	r3, #1
 800726e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007270:	429a      	cmp	r2, r3
 8007272:	d107      	bne.n	8007284 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800727e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007280:	429a      	cmp	r2, r3
 8007282:	d001      	beq.n	8007288 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8007284:	2301      	movs	r3, #1
 8007286:	e000      	b.n	800728a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007288:	2300      	movs	r3, #0
}
 800728a:	4618      	mov	r0, r3
 800728c:	3718      	adds	r7, #24
 800728e:	46bd      	mov	sp, r7
 8007290:	bd80      	pop	{r7, pc}
 8007292:	bf00      	nop
 8007294:	40023800 	.word	0x40023800

08007298 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007298:	b580      	push	{r7, lr}
 800729a:	b084      	sub	sp, #16
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
 80072a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d101      	bne.n	80072ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80072a8:	2301      	movs	r3, #1
 80072aa:	e0cc      	b.n	8007446 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80072ac:	4b68      	ldr	r3, [pc, #416]	; (8007450 <HAL_RCC_ClockConfig+0x1b8>)
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	f003 0307 	and.w	r3, r3, #7
 80072b4:	683a      	ldr	r2, [r7, #0]
 80072b6:	429a      	cmp	r2, r3
 80072b8:	d90c      	bls.n	80072d4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80072ba:	4b65      	ldr	r3, [pc, #404]	; (8007450 <HAL_RCC_ClockConfig+0x1b8>)
 80072bc:	683a      	ldr	r2, [r7, #0]
 80072be:	b2d2      	uxtb	r2, r2
 80072c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80072c2:	4b63      	ldr	r3, [pc, #396]	; (8007450 <HAL_RCC_ClockConfig+0x1b8>)
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	f003 0307 	and.w	r3, r3, #7
 80072ca:	683a      	ldr	r2, [r7, #0]
 80072cc:	429a      	cmp	r2, r3
 80072ce:	d001      	beq.n	80072d4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80072d0:	2301      	movs	r3, #1
 80072d2:	e0b8      	b.n	8007446 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	f003 0302 	and.w	r3, r3, #2
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d020      	beq.n	8007322 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	f003 0304 	and.w	r3, r3, #4
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d005      	beq.n	80072f8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80072ec:	4b59      	ldr	r3, [pc, #356]	; (8007454 <HAL_RCC_ClockConfig+0x1bc>)
 80072ee:	689b      	ldr	r3, [r3, #8]
 80072f0:	4a58      	ldr	r2, [pc, #352]	; (8007454 <HAL_RCC_ClockConfig+0x1bc>)
 80072f2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80072f6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f003 0308 	and.w	r3, r3, #8
 8007300:	2b00      	cmp	r3, #0
 8007302:	d005      	beq.n	8007310 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007304:	4b53      	ldr	r3, [pc, #332]	; (8007454 <HAL_RCC_ClockConfig+0x1bc>)
 8007306:	689b      	ldr	r3, [r3, #8]
 8007308:	4a52      	ldr	r2, [pc, #328]	; (8007454 <HAL_RCC_ClockConfig+0x1bc>)
 800730a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800730e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007310:	4b50      	ldr	r3, [pc, #320]	; (8007454 <HAL_RCC_ClockConfig+0x1bc>)
 8007312:	689b      	ldr	r3, [r3, #8]
 8007314:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	689b      	ldr	r3, [r3, #8]
 800731c:	494d      	ldr	r1, [pc, #308]	; (8007454 <HAL_RCC_ClockConfig+0x1bc>)
 800731e:	4313      	orrs	r3, r2
 8007320:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	f003 0301 	and.w	r3, r3, #1
 800732a:	2b00      	cmp	r3, #0
 800732c:	d044      	beq.n	80073b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	685b      	ldr	r3, [r3, #4]
 8007332:	2b01      	cmp	r3, #1
 8007334:	d107      	bne.n	8007346 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007336:	4b47      	ldr	r3, [pc, #284]	; (8007454 <HAL_RCC_ClockConfig+0x1bc>)
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800733e:	2b00      	cmp	r3, #0
 8007340:	d119      	bne.n	8007376 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007342:	2301      	movs	r3, #1
 8007344:	e07f      	b.n	8007446 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	685b      	ldr	r3, [r3, #4]
 800734a:	2b02      	cmp	r3, #2
 800734c:	d003      	beq.n	8007356 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007352:	2b03      	cmp	r3, #3
 8007354:	d107      	bne.n	8007366 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007356:	4b3f      	ldr	r3, [pc, #252]	; (8007454 <HAL_RCC_ClockConfig+0x1bc>)
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800735e:	2b00      	cmp	r3, #0
 8007360:	d109      	bne.n	8007376 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007362:	2301      	movs	r3, #1
 8007364:	e06f      	b.n	8007446 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007366:	4b3b      	ldr	r3, [pc, #236]	; (8007454 <HAL_RCC_ClockConfig+0x1bc>)
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	f003 0302 	and.w	r3, r3, #2
 800736e:	2b00      	cmp	r3, #0
 8007370:	d101      	bne.n	8007376 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007372:	2301      	movs	r3, #1
 8007374:	e067      	b.n	8007446 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007376:	4b37      	ldr	r3, [pc, #220]	; (8007454 <HAL_RCC_ClockConfig+0x1bc>)
 8007378:	689b      	ldr	r3, [r3, #8]
 800737a:	f023 0203 	bic.w	r2, r3, #3
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	685b      	ldr	r3, [r3, #4]
 8007382:	4934      	ldr	r1, [pc, #208]	; (8007454 <HAL_RCC_ClockConfig+0x1bc>)
 8007384:	4313      	orrs	r3, r2
 8007386:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007388:	f7fe f9b4 	bl	80056f4 <HAL_GetTick>
 800738c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800738e:	e00a      	b.n	80073a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007390:	f7fe f9b0 	bl	80056f4 <HAL_GetTick>
 8007394:	4602      	mov	r2, r0
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	1ad3      	subs	r3, r2, r3
 800739a:	f241 3288 	movw	r2, #5000	; 0x1388
 800739e:	4293      	cmp	r3, r2
 80073a0:	d901      	bls.n	80073a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80073a2:	2303      	movs	r3, #3
 80073a4:	e04f      	b.n	8007446 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80073a6:	4b2b      	ldr	r3, [pc, #172]	; (8007454 <HAL_RCC_ClockConfig+0x1bc>)
 80073a8:	689b      	ldr	r3, [r3, #8]
 80073aa:	f003 020c 	and.w	r2, r3, #12
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	685b      	ldr	r3, [r3, #4]
 80073b2:	009b      	lsls	r3, r3, #2
 80073b4:	429a      	cmp	r2, r3
 80073b6:	d1eb      	bne.n	8007390 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80073b8:	4b25      	ldr	r3, [pc, #148]	; (8007450 <HAL_RCC_ClockConfig+0x1b8>)
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	f003 0307 	and.w	r3, r3, #7
 80073c0:	683a      	ldr	r2, [r7, #0]
 80073c2:	429a      	cmp	r2, r3
 80073c4:	d20c      	bcs.n	80073e0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80073c6:	4b22      	ldr	r3, [pc, #136]	; (8007450 <HAL_RCC_ClockConfig+0x1b8>)
 80073c8:	683a      	ldr	r2, [r7, #0]
 80073ca:	b2d2      	uxtb	r2, r2
 80073cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80073ce:	4b20      	ldr	r3, [pc, #128]	; (8007450 <HAL_RCC_ClockConfig+0x1b8>)
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	f003 0307 	and.w	r3, r3, #7
 80073d6:	683a      	ldr	r2, [r7, #0]
 80073d8:	429a      	cmp	r2, r3
 80073da:	d001      	beq.n	80073e0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80073dc:	2301      	movs	r3, #1
 80073de:	e032      	b.n	8007446 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	f003 0304 	and.w	r3, r3, #4
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d008      	beq.n	80073fe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80073ec:	4b19      	ldr	r3, [pc, #100]	; (8007454 <HAL_RCC_ClockConfig+0x1bc>)
 80073ee:	689b      	ldr	r3, [r3, #8]
 80073f0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	68db      	ldr	r3, [r3, #12]
 80073f8:	4916      	ldr	r1, [pc, #88]	; (8007454 <HAL_RCC_ClockConfig+0x1bc>)
 80073fa:	4313      	orrs	r3, r2
 80073fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f003 0308 	and.w	r3, r3, #8
 8007406:	2b00      	cmp	r3, #0
 8007408:	d009      	beq.n	800741e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800740a:	4b12      	ldr	r3, [pc, #72]	; (8007454 <HAL_RCC_ClockConfig+0x1bc>)
 800740c:	689b      	ldr	r3, [r3, #8]
 800740e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	691b      	ldr	r3, [r3, #16]
 8007416:	00db      	lsls	r3, r3, #3
 8007418:	490e      	ldr	r1, [pc, #56]	; (8007454 <HAL_RCC_ClockConfig+0x1bc>)
 800741a:	4313      	orrs	r3, r2
 800741c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800741e:	f000 f821 	bl	8007464 <HAL_RCC_GetSysClockFreq>
 8007422:	4602      	mov	r2, r0
 8007424:	4b0b      	ldr	r3, [pc, #44]	; (8007454 <HAL_RCC_ClockConfig+0x1bc>)
 8007426:	689b      	ldr	r3, [r3, #8]
 8007428:	091b      	lsrs	r3, r3, #4
 800742a:	f003 030f 	and.w	r3, r3, #15
 800742e:	490a      	ldr	r1, [pc, #40]	; (8007458 <HAL_RCC_ClockConfig+0x1c0>)
 8007430:	5ccb      	ldrb	r3, [r1, r3]
 8007432:	fa22 f303 	lsr.w	r3, r2, r3
 8007436:	4a09      	ldr	r2, [pc, #36]	; (800745c <HAL_RCC_ClockConfig+0x1c4>)
 8007438:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800743a:	4b09      	ldr	r3, [pc, #36]	; (8007460 <HAL_RCC_ClockConfig+0x1c8>)
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	4618      	mov	r0, r3
 8007440:	f7fe f914 	bl	800566c <HAL_InitTick>

  return HAL_OK;
 8007444:	2300      	movs	r3, #0
}
 8007446:	4618      	mov	r0, r3
 8007448:	3710      	adds	r7, #16
 800744a:	46bd      	mov	sp, r7
 800744c:	bd80      	pop	{r7, pc}
 800744e:	bf00      	nop
 8007450:	40023c00 	.word	0x40023c00
 8007454:	40023800 	.word	0x40023800
 8007458:	0800abbc 	.word	0x0800abbc
 800745c:	20000038 	.word	0x20000038
 8007460:	20000068 	.word	0x20000068

08007464 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007464:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007468:	b090      	sub	sp, #64	; 0x40
 800746a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800746c:	2300      	movs	r3, #0
 800746e:	637b      	str	r3, [r7, #52]	; 0x34
 8007470:	2300      	movs	r3, #0
 8007472:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007474:	2300      	movs	r3, #0
 8007476:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8007478:	2300      	movs	r3, #0
 800747a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800747c:	4b59      	ldr	r3, [pc, #356]	; (80075e4 <HAL_RCC_GetSysClockFreq+0x180>)
 800747e:	689b      	ldr	r3, [r3, #8]
 8007480:	f003 030c 	and.w	r3, r3, #12
 8007484:	2b08      	cmp	r3, #8
 8007486:	d00d      	beq.n	80074a4 <HAL_RCC_GetSysClockFreq+0x40>
 8007488:	2b08      	cmp	r3, #8
 800748a:	f200 80a1 	bhi.w	80075d0 <HAL_RCC_GetSysClockFreq+0x16c>
 800748e:	2b00      	cmp	r3, #0
 8007490:	d002      	beq.n	8007498 <HAL_RCC_GetSysClockFreq+0x34>
 8007492:	2b04      	cmp	r3, #4
 8007494:	d003      	beq.n	800749e <HAL_RCC_GetSysClockFreq+0x3a>
 8007496:	e09b      	b.n	80075d0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007498:	4b53      	ldr	r3, [pc, #332]	; (80075e8 <HAL_RCC_GetSysClockFreq+0x184>)
 800749a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 800749c:	e09b      	b.n	80075d6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800749e:	4b53      	ldr	r3, [pc, #332]	; (80075ec <HAL_RCC_GetSysClockFreq+0x188>)
 80074a0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80074a2:	e098      	b.n	80075d6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80074a4:	4b4f      	ldr	r3, [pc, #316]	; (80075e4 <HAL_RCC_GetSysClockFreq+0x180>)
 80074a6:	685b      	ldr	r3, [r3, #4]
 80074a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80074ac:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80074ae:	4b4d      	ldr	r3, [pc, #308]	; (80075e4 <HAL_RCC_GetSysClockFreq+0x180>)
 80074b0:	685b      	ldr	r3, [r3, #4]
 80074b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d028      	beq.n	800750c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80074ba:	4b4a      	ldr	r3, [pc, #296]	; (80075e4 <HAL_RCC_GetSysClockFreq+0x180>)
 80074bc:	685b      	ldr	r3, [r3, #4]
 80074be:	099b      	lsrs	r3, r3, #6
 80074c0:	2200      	movs	r2, #0
 80074c2:	623b      	str	r3, [r7, #32]
 80074c4:	627a      	str	r2, [r7, #36]	; 0x24
 80074c6:	6a3b      	ldr	r3, [r7, #32]
 80074c8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80074cc:	2100      	movs	r1, #0
 80074ce:	4b47      	ldr	r3, [pc, #284]	; (80075ec <HAL_RCC_GetSysClockFreq+0x188>)
 80074d0:	fb03 f201 	mul.w	r2, r3, r1
 80074d4:	2300      	movs	r3, #0
 80074d6:	fb00 f303 	mul.w	r3, r0, r3
 80074da:	4413      	add	r3, r2
 80074dc:	4a43      	ldr	r2, [pc, #268]	; (80075ec <HAL_RCC_GetSysClockFreq+0x188>)
 80074de:	fba0 1202 	umull	r1, r2, r0, r2
 80074e2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80074e4:	460a      	mov	r2, r1
 80074e6:	62ba      	str	r2, [r7, #40]	; 0x28
 80074e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80074ea:	4413      	add	r3, r2
 80074ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 80074ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074f0:	2200      	movs	r2, #0
 80074f2:	61bb      	str	r3, [r7, #24]
 80074f4:	61fa      	str	r2, [r7, #28]
 80074f6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80074fa:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80074fe:	f7f9 fb17 	bl	8000b30 <__aeabi_uldivmod>
 8007502:	4602      	mov	r2, r0
 8007504:	460b      	mov	r3, r1
 8007506:	4613      	mov	r3, r2
 8007508:	63fb      	str	r3, [r7, #60]	; 0x3c
 800750a:	e053      	b.n	80075b4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800750c:	4b35      	ldr	r3, [pc, #212]	; (80075e4 <HAL_RCC_GetSysClockFreq+0x180>)
 800750e:	685b      	ldr	r3, [r3, #4]
 8007510:	099b      	lsrs	r3, r3, #6
 8007512:	2200      	movs	r2, #0
 8007514:	613b      	str	r3, [r7, #16]
 8007516:	617a      	str	r2, [r7, #20]
 8007518:	693b      	ldr	r3, [r7, #16]
 800751a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800751e:	f04f 0b00 	mov.w	fp, #0
 8007522:	4652      	mov	r2, sl
 8007524:	465b      	mov	r3, fp
 8007526:	f04f 0000 	mov.w	r0, #0
 800752a:	f04f 0100 	mov.w	r1, #0
 800752e:	0159      	lsls	r1, r3, #5
 8007530:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007534:	0150      	lsls	r0, r2, #5
 8007536:	4602      	mov	r2, r0
 8007538:	460b      	mov	r3, r1
 800753a:	ebb2 080a 	subs.w	r8, r2, sl
 800753e:	eb63 090b 	sbc.w	r9, r3, fp
 8007542:	f04f 0200 	mov.w	r2, #0
 8007546:	f04f 0300 	mov.w	r3, #0
 800754a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800754e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8007552:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8007556:	ebb2 0408 	subs.w	r4, r2, r8
 800755a:	eb63 0509 	sbc.w	r5, r3, r9
 800755e:	f04f 0200 	mov.w	r2, #0
 8007562:	f04f 0300 	mov.w	r3, #0
 8007566:	00eb      	lsls	r3, r5, #3
 8007568:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800756c:	00e2      	lsls	r2, r4, #3
 800756e:	4614      	mov	r4, r2
 8007570:	461d      	mov	r5, r3
 8007572:	eb14 030a 	adds.w	r3, r4, sl
 8007576:	603b      	str	r3, [r7, #0]
 8007578:	eb45 030b 	adc.w	r3, r5, fp
 800757c:	607b      	str	r3, [r7, #4]
 800757e:	f04f 0200 	mov.w	r2, #0
 8007582:	f04f 0300 	mov.w	r3, #0
 8007586:	e9d7 4500 	ldrd	r4, r5, [r7]
 800758a:	4629      	mov	r1, r5
 800758c:	028b      	lsls	r3, r1, #10
 800758e:	4621      	mov	r1, r4
 8007590:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007594:	4621      	mov	r1, r4
 8007596:	028a      	lsls	r2, r1, #10
 8007598:	4610      	mov	r0, r2
 800759a:	4619      	mov	r1, r3
 800759c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800759e:	2200      	movs	r2, #0
 80075a0:	60bb      	str	r3, [r7, #8]
 80075a2:	60fa      	str	r2, [r7, #12]
 80075a4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80075a8:	f7f9 fac2 	bl	8000b30 <__aeabi_uldivmod>
 80075ac:	4602      	mov	r2, r0
 80075ae:	460b      	mov	r3, r1
 80075b0:	4613      	mov	r3, r2
 80075b2:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80075b4:	4b0b      	ldr	r3, [pc, #44]	; (80075e4 <HAL_RCC_GetSysClockFreq+0x180>)
 80075b6:	685b      	ldr	r3, [r3, #4]
 80075b8:	0c1b      	lsrs	r3, r3, #16
 80075ba:	f003 0303 	and.w	r3, r3, #3
 80075be:	3301      	adds	r3, #1
 80075c0:	005b      	lsls	r3, r3, #1
 80075c2:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80075c4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80075c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80075cc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80075ce:	e002      	b.n	80075d6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80075d0:	4b05      	ldr	r3, [pc, #20]	; (80075e8 <HAL_RCC_GetSysClockFreq+0x184>)
 80075d2:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80075d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80075d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80075d8:	4618      	mov	r0, r3
 80075da:	3740      	adds	r7, #64	; 0x40
 80075dc:	46bd      	mov	sp, r7
 80075de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80075e2:	bf00      	nop
 80075e4:	40023800 	.word	0x40023800
 80075e8:	00f42400 	.word	0x00f42400
 80075ec:	017d7840 	.word	0x017d7840

080075f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80075f0:	b480      	push	{r7}
 80075f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80075f4:	4b03      	ldr	r3, [pc, #12]	; (8007604 <HAL_RCC_GetHCLKFreq+0x14>)
 80075f6:	681b      	ldr	r3, [r3, #0]
}
 80075f8:	4618      	mov	r0, r3
 80075fa:	46bd      	mov	sp, r7
 80075fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007600:	4770      	bx	lr
 8007602:	bf00      	nop
 8007604:	20000038 	.word	0x20000038

08007608 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007608:	b580      	push	{r7, lr}
 800760a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800760c:	f7ff fff0 	bl	80075f0 <HAL_RCC_GetHCLKFreq>
 8007610:	4602      	mov	r2, r0
 8007612:	4b05      	ldr	r3, [pc, #20]	; (8007628 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007614:	689b      	ldr	r3, [r3, #8]
 8007616:	0a9b      	lsrs	r3, r3, #10
 8007618:	f003 0307 	and.w	r3, r3, #7
 800761c:	4903      	ldr	r1, [pc, #12]	; (800762c <HAL_RCC_GetPCLK1Freq+0x24>)
 800761e:	5ccb      	ldrb	r3, [r1, r3]
 8007620:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007624:	4618      	mov	r0, r3
 8007626:	bd80      	pop	{r7, pc}
 8007628:	40023800 	.word	0x40023800
 800762c:	0800abcc 	.word	0x0800abcc

08007630 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007630:	b580      	push	{r7, lr}
 8007632:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007634:	f7ff ffdc 	bl	80075f0 <HAL_RCC_GetHCLKFreq>
 8007638:	4602      	mov	r2, r0
 800763a:	4b05      	ldr	r3, [pc, #20]	; (8007650 <HAL_RCC_GetPCLK2Freq+0x20>)
 800763c:	689b      	ldr	r3, [r3, #8]
 800763e:	0b5b      	lsrs	r3, r3, #13
 8007640:	f003 0307 	and.w	r3, r3, #7
 8007644:	4903      	ldr	r1, [pc, #12]	; (8007654 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007646:	5ccb      	ldrb	r3, [r1, r3]
 8007648:	fa22 f303 	lsr.w	r3, r2, r3
}
 800764c:	4618      	mov	r0, r3
 800764e:	bd80      	pop	{r7, pc}
 8007650:	40023800 	.word	0x40023800
 8007654:	0800abcc 	.word	0x0800abcc

08007658 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007658:	b580      	push	{r7, lr}
 800765a:	b082      	sub	sp, #8
 800765c:	af00      	add	r7, sp, #0
 800765e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	2b00      	cmp	r3, #0
 8007664:	d101      	bne.n	800766a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007666:	2301      	movs	r3, #1
 8007668:	e07b      	b.n	8007762 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800766e:	2b00      	cmp	r3, #0
 8007670:	d108      	bne.n	8007684 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	685b      	ldr	r3, [r3, #4]
 8007676:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800767a:	d009      	beq.n	8007690 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	2200      	movs	r2, #0
 8007680:	61da      	str	r2, [r3, #28]
 8007682:	e005      	b.n	8007690 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2200      	movs	r2, #0
 8007688:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	2200      	movs	r2, #0
 800768e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	2200      	movs	r2, #0
 8007694:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800769c:	b2db      	uxtb	r3, r3
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d106      	bne.n	80076b0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	2200      	movs	r2, #0
 80076a6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80076aa:	6878      	ldr	r0, [r7, #4]
 80076ac:	f7fb fc4e 	bl	8002f4c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	2202      	movs	r2, #2
 80076b4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	681a      	ldr	r2, [r3, #0]
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80076c6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	685b      	ldr	r3, [r3, #4]
 80076cc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	689b      	ldr	r3, [r3, #8]
 80076d4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80076d8:	431a      	orrs	r2, r3
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	68db      	ldr	r3, [r3, #12]
 80076de:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80076e2:	431a      	orrs	r2, r3
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	691b      	ldr	r3, [r3, #16]
 80076e8:	f003 0302 	and.w	r3, r3, #2
 80076ec:	431a      	orrs	r2, r3
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	695b      	ldr	r3, [r3, #20]
 80076f2:	f003 0301 	and.w	r3, r3, #1
 80076f6:	431a      	orrs	r2, r3
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	699b      	ldr	r3, [r3, #24]
 80076fc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007700:	431a      	orrs	r2, r3
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	69db      	ldr	r3, [r3, #28]
 8007706:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800770a:	431a      	orrs	r2, r3
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	6a1b      	ldr	r3, [r3, #32]
 8007710:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007714:	ea42 0103 	orr.w	r1, r2, r3
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800771c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	430a      	orrs	r2, r1
 8007726:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	699b      	ldr	r3, [r3, #24]
 800772c:	0c1b      	lsrs	r3, r3, #16
 800772e:	f003 0104 	and.w	r1, r3, #4
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007736:	f003 0210 	and.w	r2, r3, #16
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	430a      	orrs	r2, r1
 8007740:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	69da      	ldr	r2, [r3, #28]
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007750:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	2200      	movs	r2, #0
 8007756:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	2201      	movs	r2, #1
 800775c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007760:	2300      	movs	r3, #0
}
 8007762:	4618      	mov	r0, r3
 8007764:	3708      	adds	r7, #8
 8007766:	46bd      	mov	sp, r7
 8007768:	bd80      	pop	{r7, pc}

0800776a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800776a:	b580      	push	{r7, lr}
 800776c:	b088      	sub	sp, #32
 800776e:	af00      	add	r7, sp, #0
 8007770:	60f8      	str	r0, [r7, #12]
 8007772:	60b9      	str	r1, [r7, #8]
 8007774:	603b      	str	r3, [r7, #0]
 8007776:	4613      	mov	r3, r2
 8007778:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800777a:	2300      	movs	r3, #0
 800777c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007784:	2b01      	cmp	r3, #1
 8007786:	d101      	bne.n	800778c <HAL_SPI_Transmit+0x22>
 8007788:	2302      	movs	r3, #2
 800778a:	e12d      	b.n	80079e8 <HAL_SPI_Transmit+0x27e>
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	2201      	movs	r2, #1
 8007790:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007794:	f7fd ffae 	bl	80056f4 <HAL_GetTick>
 8007798:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800779a:	88fb      	ldrh	r3, [r7, #6]
 800779c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80077a4:	b2db      	uxtb	r3, r3
 80077a6:	2b01      	cmp	r3, #1
 80077a8:	d002      	beq.n	80077b0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80077aa:	2302      	movs	r3, #2
 80077ac:	77fb      	strb	r3, [r7, #31]
    goto error;
 80077ae:	e116      	b.n	80079de <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 80077b0:	68bb      	ldr	r3, [r7, #8]
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d002      	beq.n	80077bc <HAL_SPI_Transmit+0x52>
 80077b6:	88fb      	ldrh	r3, [r7, #6]
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d102      	bne.n	80077c2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80077bc:	2301      	movs	r3, #1
 80077be:	77fb      	strb	r3, [r7, #31]
    goto error;
 80077c0:	e10d      	b.n	80079de <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	2203      	movs	r2, #3
 80077c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	2200      	movs	r2, #0
 80077ce:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	68ba      	ldr	r2, [r7, #8]
 80077d4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	88fa      	ldrh	r2, [r7, #6]
 80077da:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	88fa      	ldrh	r2, [r7, #6]
 80077e0:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	2200      	movs	r2, #0
 80077e6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	2200      	movs	r2, #0
 80077ec:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	2200      	movs	r2, #0
 80077f2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	2200      	movs	r2, #0
 80077f8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	2200      	movs	r2, #0
 80077fe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	689b      	ldr	r3, [r3, #8]
 8007804:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007808:	d10f      	bne.n	800782a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	681a      	ldr	r2, [r3, #0]
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007818:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	681a      	ldr	r2, [r3, #0]
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007828:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007834:	2b40      	cmp	r3, #64	; 0x40
 8007836:	d007      	beq.n	8007848 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	681a      	ldr	r2, [r3, #0]
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007846:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	68db      	ldr	r3, [r3, #12]
 800784c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007850:	d14f      	bne.n	80078f2 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	685b      	ldr	r3, [r3, #4]
 8007856:	2b00      	cmp	r3, #0
 8007858:	d002      	beq.n	8007860 <HAL_SPI_Transmit+0xf6>
 800785a:	8afb      	ldrh	r3, [r7, #22]
 800785c:	2b01      	cmp	r3, #1
 800785e:	d142      	bne.n	80078e6 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007864:	881a      	ldrh	r2, [r3, #0]
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007870:	1c9a      	adds	r2, r3, #2
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800787a:	b29b      	uxth	r3, r3
 800787c:	3b01      	subs	r3, #1
 800787e:	b29a      	uxth	r2, r3
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007884:	e02f      	b.n	80078e6 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	689b      	ldr	r3, [r3, #8]
 800788c:	f003 0302 	and.w	r3, r3, #2
 8007890:	2b02      	cmp	r3, #2
 8007892:	d112      	bne.n	80078ba <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007898:	881a      	ldrh	r2, [r3, #0]
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078a4:	1c9a      	adds	r2, r3, #2
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80078ae:	b29b      	uxth	r3, r3
 80078b0:	3b01      	subs	r3, #1
 80078b2:	b29a      	uxth	r2, r3
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	86da      	strh	r2, [r3, #54]	; 0x36
 80078b8:	e015      	b.n	80078e6 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80078ba:	f7fd ff1b 	bl	80056f4 <HAL_GetTick>
 80078be:	4602      	mov	r2, r0
 80078c0:	69bb      	ldr	r3, [r7, #24]
 80078c2:	1ad3      	subs	r3, r2, r3
 80078c4:	683a      	ldr	r2, [r7, #0]
 80078c6:	429a      	cmp	r2, r3
 80078c8:	d803      	bhi.n	80078d2 <HAL_SPI_Transmit+0x168>
 80078ca:	683b      	ldr	r3, [r7, #0]
 80078cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078d0:	d102      	bne.n	80078d8 <HAL_SPI_Transmit+0x16e>
 80078d2:	683b      	ldr	r3, [r7, #0]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d106      	bne.n	80078e6 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 80078d8:	2303      	movs	r3, #3
 80078da:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	2201      	movs	r2, #1
 80078e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 80078e4:	e07b      	b.n	80079de <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80078ea:	b29b      	uxth	r3, r3
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d1ca      	bne.n	8007886 <HAL_SPI_Transmit+0x11c>
 80078f0:	e050      	b.n	8007994 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	685b      	ldr	r3, [r3, #4]
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d002      	beq.n	8007900 <HAL_SPI_Transmit+0x196>
 80078fa:	8afb      	ldrh	r3, [r7, #22]
 80078fc:	2b01      	cmp	r3, #1
 80078fe:	d144      	bne.n	800798a <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	330c      	adds	r3, #12
 800790a:	7812      	ldrb	r2, [r2, #0]
 800790c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007912:	1c5a      	adds	r2, r3, #1
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800791c:	b29b      	uxth	r3, r3
 800791e:	3b01      	subs	r3, #1
 8007920:	b29a      	uxth	r2, r3
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007926:	e030      	b.n	800798a <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	689b      	ldr	r3, [r3, #8]
 800792e:	f003 0302 	and.w	r3, r3, #2
 8007932:	2b02      	cmp	r3, #2
 8007934:	d113      	bne.n	800795e <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	330c      	adds	r3, #12
 8007940:	7812      	ldrb	r2, [r2, #0]
 8007942:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007948:	1c5a      	adds	r2, r3, #1
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007952:	b29b      	uxth	r3, r3
 8007954:	3b01      	subs	r3, #1
 8007956:	b29a      	uxth	r2, r3
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	86da      	strh	r2, [r3, #54]	; 0x36
 800795c:	e015      	b.n	800798a <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800795e:	f7fd fec9 	bl	80056f4 <HAL_GetTick>
 8007962:	4602      	mov	r2, r0
 8007964:	69bb      	ldr	r3, [r7, #24]
 8007966:	1ad3      	subs	r3, r2, r3
 8007968:	683a      	ldr	r2, [r7, #0]
 800796a:	429a      	cmp	r2, r3
 800796c:	d803      	bhi.n	8007976 <HAL_SPI_Transmit+0x20c>
 800796e:	683b      	ldr	r3, [r7, #0]
 8007970:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007974:	d102      	bne.n	800797c <HAL_SPI_Transmit+0x212>
 8007976:	683b      	ldr	r3, [r7, #0]
 8007978:	2b00      	cmp	r3, #0
 800797a:	d106      	bne.n	800798a <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 800797c:	2303      	movs	r3, #3
 800797e:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	2201      	movs	r2, #1
 8007984:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8007988:	e029      	b.n	80079de <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800798e:	b29b      	uxth	r3, r3
 8007990:	2b00      	cmp	r3, #0
 8007992:	d1c9      	bne.n	8007928 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007994:	69ba      	ldr	r2, [r7, #24]
 8007996:	6839      	ldr	r1, [r7, #0]
 8007998:	68f8      	ldr	r0, [r7, #12]
 800799a:	f000 fbed 	bl	8008178 <SPI_EndRxTxTransaction>
 800799e:	4603      	mov	r3, r0
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d002      	beq.n	80079aa <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	2220      	movs	r2, #32
 80079a8:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	689b      	ldr	r3, [r3, #8]
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d10a      	bne.n	80079c8 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80079b2:	2300      	movs	r3, #0
 80079b4:	613b      	str	r3, [r7, #16]
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	68db      	ldr	r3, [r3, #12]
 80079bc:	613b      	str	r3, [r7, #16]
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	689b      	ldr	r3, [r3, #8]
 80079c4:	613b      	str	r3, [r7, #16]
 80079c6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d002      	beq.n	80079d6 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 80079d0:	2301      	movs	r3, #1
 80079d2:	77fb      	strb	r3, [r7, #31]
 80079d4:	e003      	b.n	80079de <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	2201      	movs	r2, #1
 80079da:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	2200      	movs	r2, #0
 80079e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80079e6:	7ffb      	ldrb	r3, [r7, #31]
}
 80079e8:	4618      	mov	r0, r3
 80079ea:	3720      	adds	r7, #32
 80079ec:	46bd      	mov	sp, r7
 80079ee:	bd80      	pop	{r7, pc}

080079f0 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80079f0:	b580      	push	{r7, lr}
 80079f2:	b088      	sub	sp, #32
 80079f4:	af02      	add	r7, sp, #8
 80079f6:	60f8      	str	r0, [r7, #12]
 80079f8:	60b9      	str	r1, [r7, #8]
 80079fa:	603b      	str	r3, [r7, #0]
 80079fc:	4613      	mov	r3, r2
 80079fe:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007a00:	2300      	movs	r3, #0
 8007a02:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007a0a:	b2db      	uxtb	r3, r3
 8007a0c:	2b01      	cmp	r3, #1
 8007a0e:	d002      	beq.n	8007a16 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8007a10:	2302      	movs	r3, #2
 8007a12:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007a14:	e0fb      	b.n	8007c0e <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	685b      	ldr	r3, [r3, #4]
 8007a1a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007a1e:	d112      	bne.n	8007a46 <HAL_SPI_Receive+0x56>
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	689b      	ldr	r3, [r3, #8]
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d10e      	bne.n	8007a46 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	2204      	movs	r2, #4
 8007a2c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007a30:	88fa      	ldrh	r2, [r7, #6]
 8007a32:	683b      	ldr	r3, [r7, #0]
 8007a34:	9300      	str	r3, [sp, #0]
 8007a36:	4613      	mov	r3, r2
 8007a38:	68ba      	ldr	r2, [r7, #8]
 8007a3a:	68b9      	ldr	r1, [r7, #8]
 8007a3c:	68f8      	ldr	r0, [r7, #12]
 8007a3e:	f000 f8ef 	bl	8007c20 <HAL_SPI_TransmitReceive>
 8007a42:	4603      	mov	r3, r0
 8007a44:	e0e8      	b.n	8007c18 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007a4c:	2b01      	cmp	r3, #1
 8007a4e:	d101      	bne.n	8007a54 <HAL_SPI_Receive+0x64>
 8007a50:	2302      	movs	r3, #2
 8007a52:	e0e1      	b.n	8007c18 <HAL_SPI_Receive+0x228>
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	2201      	movs	r2, #1
 8007a58:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007a5c:	f7fd fe4a 	bl	80056f4 <HAL_GetTick>
 8007a60:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8007a62:	68bb      	ldr	r3, [r7, #8]
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d002      	beq.n	8007a6e <HAL_SPI_Receive+0x7e>
 8007a68:	88fb      	ldrh	r3, [r7, #6]
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d102      	bne.n	8007a74 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8007a6e:	2301      	movs	r3, #1
 8007a70:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007a72:	e0cc      	b.n	8007c0e <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	2204      	movs	r2, #4
 8007a78:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	2200      	movs	r2, #0
 8007a80:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	68ba      	ldr	r2, [r7, #8]
 8007a86:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	88fa      	ldrh	r2, [r7, #6]
 8007a8c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	88fa      	ldrh	r2, [r7, #6]
 8007a92:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	2200      	movs	r2, #0
 8007a98:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	2200      	movs	r2, #0
 8007a9e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	2200      	movs	r2, #0
 8007aaa:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	2200      	movs	r2, #0
 8007ab0:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	689b      	ldr	r3, [r3, #8]
 8007ab6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007aba:	d10f      	bne.n	8007adc <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	681a      	ldr	r2, [r3, #0]
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007aca:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	681a      	ldr	r2, [r3, #0]
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007ada:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ae6:	2b40      	cmp	r3, #64	; 0x40
 8007ae8:	d007      	beq.n	8007afa <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	681a      	ldr	r2, [r3, #0]
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007af8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	68db      	ldr	r3, [r3, #12]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d16a      	bne.n	8007bd8 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007b02:	e032      	b.n	8007b6a <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	689b      	ldr	r3, [r3, #8]
 8007b0a:	f003 0301 	and.w	r3, r3, #1
 8007b0e:	2b01      	cmp	r3, #1
 8007b10:	d115      	bne.n	8007b3e <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	f103 020c 	add.w	r2, r3, #12
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b1e:	7812      	ldrb	r2, [r2, #0]
 8007b20:	b2d2      	uxtb	r2, r2
 8007b22:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b28:	1c5a      	adds	r2, r3, #1
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b32:	b29b      	uxth	r3, r3
 8007b34:	3b01      	subs	r3, #1
 8007b36:	b29a      	uxth	r2, r3
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007b3c:	e015      	b.n	8007b6a <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007b3e:	f7fd fdd9 	bl	80056f4 <HAL_GetTick>
 8007b42:	4602      	mov	r2, r0
 8007b44:	693b      	ldr	r3, [r7, #16]
 8007b46:	1ad3      	subs	r3, r2, r3
 8007b48:	683a      	ldr	r2, [r7, #0]
 8007b4a:	429a      	cmp	r2, r3
 8007b4c:	d803      	bhi.n	8007b56 <HAL_SPI_Receive+0x166>
 8007b4e:	683b      	ldr	r3, [r7, #0]
 8007b50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b54:	d102      	bne.n	8007b5c <HAL_SPI_Receive+0x16c>
 8007b56:	683b      	ldr	r3, [r7, #0]
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d106      	bne.n	8007b6a <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8007b5c:	2303      	movs	r3, #3
 8007b5e:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	2201      	movs	r2, #1
 8007b64:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8007b68:	e051      	b.n	8007c0e <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b6e:	b29b      	uxth	r3, r3
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d1c7      	bne.n	8007b04 <HAL_SPI_Receive+0x114>
 8007b74:	e035      	b.n	8007be2 <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	689b      	ldr	r3, [r3, #8]
 8007b7c:	f003 0301 	and.w	r3, r3, #1
 8007b80:	2b01      	cmp	r3, #1
 8007b82:	d113      	bne.n	8007bac <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	68da      	ldr	r2, [r3, #12]
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b8e:	b292      	uxth	r2, r2
 8007b90:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b96:	1c9a      	adds	r2, r3, #2
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007ba0:	b29b      	uxth	r3, r3
 8007ba2:	3b01      	subs	r3, #1
 8007ba4:	b29a      	uxth	r2, r3
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007baa:	e015      	b.n	8007bd8 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007bac:	f7fd fda2 	bl	80056f4 <HAL_GetTick>
 8007bb0:	4602      	mov	r2, r0
 8007bb2:	693b      	ldr	r3, [r7, #16]
 8007bb4:	1ad3      	subs	r3, r2, r3
 8007bb6:	683a      	ldr	r2, [r7, #0]
 8007bb8:	429a      	cmp	r2, r3
 8007bba:	d803      	bhi.n	8007bc4 <HAL_SPI_Receive+0x1d4>
 8007bbc:	683b      	ldr	r3, [r7, #0]
 8007bbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bc2:	d102      	bne.n	8007bca <HAL_SPI_Receive+0x1da>
 8007bc4:	683b      	ldr	r3, [r7, #0]
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d106      	bne.n	8007bd8 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 8007bca:	2303      	movs	r3, #3
 8007bcc:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	2201      	movs	r2, #1
 8007bd2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8007bd6:	e01a      	b.n	8007c0e <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007bdc:	b29b      	uxth	r3, r3
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d1c9      	bne.n	8007b76 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007be2:	693a      	ldr	r2, [r7, #16]
 8007be4:	6839      	ldr	r1, [r7, #0]
 8007be6:	68f8      	ldr	r0, [r7, #12]
 8007be8:	f000 fa60 	bl	80080ac <SPI_EndRxTransaction>
 8007bec:	4603      	mov	r3, r0
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d002      	beq.n	8007bf8 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	2220      	movs	r2, #32
 8007bf6:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d002      	beq.n	8007c06 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 8007c00:	2301      	movs	r3, #1
 8007c02:	75fb      	strb	r3, [r7, #23]
 8007c04:	e003      	b.n	8007c0e <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	2201      	movs	r2, #1
 8007c0a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	2200      	movs	r2, #0
 8007c12:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007c16:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c18:	4618      	mov	r0, r3
 8007c1a:	3718      	adds	r7, #24
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	bd80      	pop	{r7, pc}

08007c20 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007c20:	b580      	push	{r7, lr}
 8007c22:	b08c      	sub	sp, #48	; 0x30
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	60f8      	str	r0, [r7, #12]
 8007c28:	60b9      	str	r1, [r7, #8]
 8007c2a:	607a      	str	r2, [r7, #4]
 8007c2c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007c2e:	2301      	movs	r3, #1
 8007c30:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007c32:	2300      	movs	r3, #0
 8007c34:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007c3e:	2b01      	cmp	r3, #1
 8007c40:	d101      	bne.n	8007c46 <HAL_SPI_TransmitReceive+0x26>
 8007c42:	2302      	movs	r3, #2
 8007c44:	e198      	b.n	8007f78 <HAL_SPI_TransmitReceive+0x358>
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	2201      	movs	r2, #1
 8007c4a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007c4e:	f7fd fd51 	bl	80056f4 <HAL_GetTick>
 8007c52:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007c5a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	685b      	ldr	r3, [r3, #4]
 8007c62:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8007c64:	887b      	ldrh	r3, [r7, #2]
 8007c66:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007c68:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007c6c:	2b01      	cmp	r3, #1
 8007c6e:	d00f      	beq.n	8007c90 <HAL_SPI_TransmitReceive+0x70>
 8007c70:	69fb      	ldr	r3, [r7, #28]
 8007c72:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007c76:	d107      	bne.n	8007c88 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	689b      	ldr	r3, [r3, #8]
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d103      	bne.n	8007c88 <HAL_SPI_TransmitReceive+0x68>
 8007c80:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007c84:	2b04      	cmp	r3, #4
 8007c86:	d003      	beq.n	8007c90 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8007c88:	2302      	movs	r3, #2
 8007c8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007c8e:	e16d      	b.n	8007f6c <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007c90:	68bb      	ldr	r3, [r7, #8]
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d005      	beq.n	8007ca2 <HAL_SPI_TransmitReceive+0x82>
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d002      	beq.n	8007ca2 <HAL_SPI_TransmitReceive+0x82>
 8007c9c:	887b      	ldrh	r3, [r7, #2]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d103      	bne.n	8007caa <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8007ca2:	2301      	movs	r3, #1
 8007ca4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007ca8:	e160      	b.n	8007f6c <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007cb0:	b2db      	uxtb	r3, r3
 8007cb2:	2b04      	cmp	r3, #4
 8007cb4:	d003      	beq.n	8007cbe <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	2205      	movs	r2, #5
 8007cba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	687a      	ldr	r2, [r7, #4]
 8007cc8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	887a      	ldrh	r2, [r7, #2]
 8007cce:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	887a      	ldrh	r2, [r7, #2]
 8007cd4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	68ba      	ldr	r2, [r7, #8]
 8007cda:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	887a      	ldrh	r2, [r7, #2]
 8007ce0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	887a      	ldrh	r2, [r7, #2]
 8007ce6:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	2200      	movs	r2, #0
 8007cec:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	2200      	movs	r2, #0
 8007cf2:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007cfe:	2b40      	cmp	r3, #64	; 0x40
 8007d00:	d007      	beq.n	8007d12 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	681a      	ldr	r2, [r3, #0]
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007d10:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	68db      	ldr	r3, [r3, #12]
 8007d16:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007d1a:	d17c      	bne.n	8007e16 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	685b      	ldr	r3, [r3, #4]
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d002      	beq.n	8007d2a <HAL_SPI_TransmitReceive+0x10a>
 8007d24:	8b7b      	ldrh	r3, [r7, #26]
 8007d26:	2b01      	cmp	r3, #1
 8007d28:	d16a      	bne.n	8007e00 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d2e:	881a      	ldrh	r2, [r3, #0]
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d3a:	1c9a      	adds	r2, r3, #2
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d44:	b29b      	uxth	r3, r3
 8007d46:	3b01      	subs	r3, #1
 8007d48:	b29a      	uxth	r2, r3
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	86da      	strh	r2, [r3, #54]	; 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007d4e:	e057      	b.n	8007e00 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	689b      	ldr	r3, [r3, #8]
 8007d56:	f003 0302 	and.w	r3, r3, #2
 8007d5a:	2b02      	cmp	r3, #2
 8007d5c:	d11b      	bne.n	8007d96 <HAL_SPI_TransmitReceive+0x176>
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d62:	b29b      	uxth	r3, r3
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d016      	beq.n	8007d96 <HAL_SPI_TransmitReceive+0x176>
 8007d68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d6a:	2b01      	cmp	r3, #1
 8007d6c:	d113      	bne.n	8007d96 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d72:	881a      	ldrh	r2, [r3, #0]
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d7e:	1c9a      	adds	r2, r3, #2
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d88:	b29b      	uxth	r3, r3
 8007d8a:	3b01      	subs	r3, #1
 8007d8c:	b29a      	uxth	r2, r3
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007d92:	2300      	movs	r3, #0
 8007d94:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	689b      	ldr	r3, [r3, #8]
 8007d9c:	f003 0301 	and.w	r3, r3, #1
 8007da0:	2b01      	cmp	r3, #1
 8007da2:	d119      	bne.n	8007dd8 <HAL_SPI_TransmitReceive+0x1b8>
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007da8:	b29b      	uxth	r3, r3
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d014      	beq.n	8007dd8 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	68da      	ldr	r2, [r3, #12]
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007db8:	b292      	uxth	r2, r2
 8007dba:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007dc0:	1c9a      	adds	r2, r3, #2
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007dca:	b29b      	uxth	r3, r3
 8007dcc:	3b01      	subs	r3, #1
 8007dce:	b29a      	uxth	r2, r3
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007dd4:	2301      	movs	r3, #1
 8007dd6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007dd8:	f7fd fc8c 	bl	80056f4 <HAL_GetTick>
 8007ddc:	4602      	mov	r2, r0
 8007dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007de0:	1ad3      	subs	r3, r2, r3
 8007de2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007de4:	429a      	cmp	r2, r3
 8007de6:	d80b      	bhi.n	8007e00 <HAL_SPI_TransmitReceive+0x1e0>
 8007de8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007dea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dee:	d007      	beq.n	8007e00 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8007df0:	2303      	movs	r3, #3
 8007df2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	2201      	movs	r2, #1
 8007dfa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8007dfe:	e0b5      	b.n	8007f6c <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007e04:	b29b      	uxth	r3, r3
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d1a2      	bne.n	8007d50 <HAL_SPI_TransmitReceive+0x130>
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e0e:	b29b      	uxth	r3, r3
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d19d      	bne.n	8007d50 <HAL_SPI_TransmitReceive+0x130>
 8007e14:	e080      	b.n	8007f18 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	685b      	ldr	r3, [r3, #4]
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d002      	beq.n	8007e24 <HAL_SPI_TransmitReceive+0x204>
 8007e1e:	8b7b      	ldrh	r3, [r7, #26]
 8007e20:	2b01      	cmp	r3, #1
 8007e22:	d16f      	bne.n	8007f04 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	330c      	adds	r3, #12
 8007e2e:	7812      	ldrb	r2, [r2, #0]
 8007e30:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e36:	1c5a      	adds	r2, r3, #1
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007e40:	b29b      	uxth	r3, r3
 8007e42:	3b01      	subs	r3, #1
 8007e44:	b29a      	uxth	r2, r3
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	86da      	strh	r2, [r3, #54]	; 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007e4a:	e05b      	b.n	8007f04 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	689b      	ldr	r3, [r3, #8]
 8007e52:	f003 0302 	and.w	r3, r3, #2
 8007e56:	2b02      	cmp	r3, #2
 8007e58:	d11c      	bne.n	8007e94 <HAL_SPI_TransmitReceive+0x274>
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007e5e:	b29b      	uxth	r3, r3
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d017      	beq.n	8007e94 <HAL_SPI_TransmitReceive+0x274>
 8007e64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e66:	2b01      	cmp	r3, #1
 8007e68:	d114      	bne.n	8007e94 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	330c      	adds	r3, #12
 8007e74:	7812      	ldrb	r2, [r2, #0]
 8007e76:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e7c:	1c5a      	adds	r2, r3, #1
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007e86:	b29b      	uxth	r3, r3
 8007e88:	3b01      	subs	r3, #1
 8007e8a:	b29a      	uxth	r2, r3
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007e90:	2300      	movs	r3, #0
 8007e92:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	689b      	ldr	r3, [r3, #8]
 8007e9a:	f003 0301 	and.w	r3, r3, #1
 8007e9e:	2b01      	cmp	r3, #1
 8007ea0:	d119      	bne.n	8007ed6 <HAL_SPI_TransmitReceive+0x2b6>
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007ea6:	b29b      	uxth	r3, r3
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d014      	beq.n	8007ed6 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	68da      	ldr	r2, [r3, #12]
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007eb6:	b2d2      	uxtb	r2, r2
 8007eb8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ebe:	1c5a      	adds	r2, r3, #1
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007ec8:	b29b      	uxth	r3, r3
 8007eca:	3b01      	subs	r3, #1
 8007ecc:	b29a      	uxth	r2, r3
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007ed2:	2301      	movs	r3, #1
 8007ed4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007ed6:	f7fd fc0d 	bl	80056f4 <HAL_GetTick>
 8007eda:	4602      	mov	r2, r0
 8007edc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ede:	1ad3      	subs	r3, r2, r3
 8007ee0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007ee2:	429a      	cmp	r2, r3
 8007ee4:	d803      	bhi.n	8007eee <HAL_SPI_TransmitReceive+0x2ce>
 8007ee6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ee8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007eec:	d102      	bne.n	8007ef4 <HAL_SPI_TransmitReceive+0x2d4>
 8007eee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d107      	bne.n	8007f04 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8007ef4:	2303      	movs	r3, #3
 8007ef6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	2201      	movs	r2, #1
 8007efe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8007f02:	e033      	b.n	8007f6c <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007f08:	b29b      	uxth	r3, r3
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d19e      	bne.n	8007e4c <HAL_SPI_TransmitReceive+0x22c>
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f12:	b29b      	uxth	r3, r3
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d199      	bne.n	8007e4c <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007f18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007f1a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007f1c:	68f8      	ldr	r0, [r7, #12]
 8007f1e:	f000 f92b 	bl	8008178 <SPI_EndRxTxTransaction>
 8007f22:	4603      	mov	r3, r0
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d006      	beq.n	8007f36 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8007f28:	2301      	movs	r3, #1
 8007f2a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	2220      	movs	r2, #32
 8007f32:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007f34:	e01a      	b.n	8007f6c <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	689b      	ldr	r3, [r3, #8]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d10a      	bne.n	8007f54 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007f3e:	2300      	movs	r3, #0
 8007f40:	617b      	str	r3, [r7, #20]
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	68db      	ldr	r3, [r3, #12]
 8007f48:	617b      	str	r3, [r7, #20]
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	689b      	ldr	r3, [r3, #8]
 8007f50:	617b      	str	r3, [r7, #20]
 8007f52:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d003      	beq.n	8007f64 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8007f5c:	2301      	movs	r3, #1
 8007f5e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007f62:	e003      	b.n	8007f6c <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	2201      	movs	r2, #1
 8007f68:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	2200      	movs	r2, #0
 8007f70:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007f74:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8007f78:	4618      	mov	r0, r3
 8007f7a:	3730      	adds	r7, #48	; 0x30
 8007f7c:	46bd      	mov	sp, r7
 8007f7e:	bd80      	pop	{r7, pc}

08007f80 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8007f80:	b480      	push	{r7}
 8007f82:	b083      	sub	sp, #12
 8007f84:	af00      	add	r7, sp, #0
 8007f86:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007f8e:	b2db      	uxtb	r3, r3
}
 8007f90:	4618      	mov	r0, r3
 8007f92:	370c      	adds	r7, #12
 8007f94:	46bd      	mov	sp, r7
 8007f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9a:	4770      	bx	lr

08007f9c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007f9c:	b580      	push	{r7, lr}
 8007f9e:	b088      	sub	sp, #32
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	60f8      	str	r0, [r7, #12]
 8007fa4:	60b9      	str	r1, [r7, #8]
 8007fa6:	603b      	str	r3, [r7, #0]
 8007fa8:	4613      	mov	r3, r2
 8007faa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007fac:	f7fd fba2 	bl	80056f4 <HAL_GetTick>
 8007fb0:	4602      	mov	r2, r0
 8007fb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fb4:	1a9b      	subs	r3, r3, r2
 8007fb6:	683a      	ldr	r2, [r7, #0]
 8007fb8:	4413      	add	r3, r2
 8007fba:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007fbc:	f7fd fb9a 	bl	80056f4 <HAL_GetTick>
 8007fc0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007fc2:	4b39      	ldr	r3, [pc, #228]	; (80080a8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	015b      	lsls	r3, r3, #5
 8007fc8:	0d1b      	lsrs	r3, r3, #20
 8007fca:	69fa      	ldr	r2, [r7, #28]
 8007fcc:	fb02 f303 	mul.w	r3, r2, r3
 8007fd0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007fd2:	e054      	b.n	800807e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007fd4:	683b      	ldr	r3, [r7, #0]
 8007fd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fda:	d050      	beq.n	800807e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007fdc:	f7fd fb8a 	bl	80056f4 <HAL_GetTick>
 8007fe0:	4602      	mov	r2, r0
 8007fe2:	69bb      	ldr	r3, [r7, #24]
 8007fe4:	1ad3      	subs	r3, r2, r3
 8007fe6:	69fa      	ldr	r2, [r7, #28]
 8007fe8:	429a      	cmp	r2, r3
 8007fea:	d902      	bls.n	8007ff2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8007fec:	69fb      	ldr	r3, [r7, #28]
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d13d      	bne.n	800806e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	685a      	ldr	r2, [r3, #4]
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008000:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	685b      	ldr	r3, [r3, #4]
 8008006:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800800a:	d111      	bne.n	8008030 <SPI_WaitFlagStateUntilTimeout+0x94>
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	689b      	ldr	r3, [r3, #8]
 8008010:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008014:	d004      	beq.n	8008020 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	689b      	ldr	r3, [r3, #8]
 800801a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800801e:	d107      	bne.n	8008030 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	681a      	ldr	r2, [r3, #0]
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800802e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008034:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008038:	d10f      	bne.n	800805a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	681a      	ldr	r2, [r3, #0]
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008048:	601a      	str	r2, [r3, #0]
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	681a      	ldr	r2, [r3, #0]
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008058:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	2201      	movs	r2, #1
 800805e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	2200      	movs	r2, #0
 8008066:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800806a:	2303      	movs	r3, #3
 800806c:	e017      	b.n	800809e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800806e:	697b      	ldr	r3, [r7, #20]
 8008070:	2b00      	cmp	r3, #0
 8008072:	d101      	bne.n	8008078 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008074:	2300      	movs	r3, #0
 8008076:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008078:	697b      	ldr	r3, [r7, #20]
 800807a:	3b01      	subs	r3, #1
 800807c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	689a      	ldr	r2, [r3, #8]
 8008084:	68bb      	ldr	r3, [r7, #8]
 8008086:	4013      	ands	r3, r2
 8008088:	68ba      	ldr	r2, [r7, #8]
 800808a:	429a      	cmp	r2, r3
 800808c:	bf0c      	ite	eq
 800808e:	2301      	moveq	r3, #1
 8008090:	2300      	movne	r3, #0
 8008092:	b2db      	uxtb	r3, r3
 8008094:	461a      	mov	r2, r3
 8008096:	79fb      	ldrb	r3, [r7, #7]
 8008098:	429a      	cmp	r2, r3
 800809a:	d19b      	bne.n	8007fd4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800809c:	2300      	movs	r3, #0
}
 800809e:	4618      	mov	r0, r3
 80080a0:	3720      	adds	r7, #32
 80080a2:	46bd      	mov	sp, r7
 80080a4:	bd80      	pop	{r7, pc}
 80080a6:	bf00      	nop
 80080a8:	20000038 	.word	0x20000038

080080ac <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80080ac:	b580      	push	{r7, lr}
 80080ae:	b086      	sub	sp, #24
 80080b0:	af02      	add	r7, sp, #8
 80080b2:	60f8      	str	r0, [r7, #12]
 80080b4:	60b9      	str	r1, [r7, #8]
 80080b6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	685b      	ldr	r3, [r3, #4]
 80080bc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80080c0:	d111      	bne.n	80080e6 <SPI_EndRxTransaction+0x3a>
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	689b      	ldr	r3, [r3, #8]
 80080c6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80080ca:	d004      	beq.n	80080d6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	689b      	ldr	r3, [r3, #8]
 80080d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80080d4:	d107      	bne.n	80080e6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	681a      	ldr	r2, [r3, #0]
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80080e4:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	685b      	ldr	r3, [r3, #4]
 80080ea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80080ee:	d12a      	bne.n	8008146 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	689b      	ldr	r3, [r3, #8]
 80080f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80080f8:	d012      	beq.n	8008120 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	9300      	str	r3, [sp, #0]
 80080fe:	68bb      	ldr	r3, [r7, #8]
 8008100:	2200      	movs	r2, #0
 8008102:	2180      	movs	r1, #128	; 0x80
 8008104:	68f8      	ldr	r0, [r7, #12]
 8008106:	f7ff ff49 	bl	8007f9c <SPI_WaitFlagStateUntilTimeout>
 800810a:	4603      	mov	r3, r0
 800810c:	2b00      	cmp	r3, #0
 800810e:	d02d      	beq.n	800816c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008114:	f043 0220 	orr.w	r2, r3, #32
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800811c:	2303      	movs	r3, #3
 800811e:	e026      	b.n	800816e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	9300      	str	r3, [sp, #0]
 8008124:	68bb      	ldr	r3, [r7, #8]
 8008126:	2200      	movs	r2, #0
 8008128:	2101      	movs	r1, #1
 800812a:	68f8      	ldr	r0, [r7, #12]
 800812c:	f7ff ff36 	bl	8007f9c <SPI_WaitFlagStateUntilTimeout>
 8008130:	4603      	mov	r3, r0
 8008132:	2b00      	cmp	r3, #0
 8008134:	d01a      	beq.n	800816c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800813a:	f043 0220 	orr.w	r2, r3, #32
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8008142:	2303      	movs	r3, #3
 8008144:	e013      	b.n	800816e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	9300      	str	r3, [sp, #0]
 800814a:	68bb      	ldr	r3, [r7, #8]
 800814c:	2200      	movs	r2, #0
 800814e:	2101      	movs	r1, #1
 8008150:	68f8      	ldr	r0, [r7, #12]
 8008152:	f7ff ff23 	bl	8007f9c <SPI_WaitFlagStateUntilTimeout>
 8008156:	4603      	mov	r3, r0
 8008158:	2b00      	cmp	r3, #0
 800815a:	d007      	beq.n	800816c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008160:	f043 0220 	orr.w	r2, r3, #32
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8008168:	2303      	movs	r3, #3
 800816a:	e000      	b.n	800816e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800816c:	2300      	movs	r3, #0
}
 800816e:	4618      	mov	r0, r3
 8008170:	3710      	adds	r7, #16
 8008172:	46bd      	mov	sp, r7
 8008174:	bd80      	pop	{r7, pc}
	...

08008178 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008178:	b580      	push	{r7, lr}
 800817a:	b088      	sub	sp, #32
 800817c:	af02      	add	r7, sp, #8
 800817e:	60f8      	str	r0, [r7, #12]
 8008180:	60b9      	str	r1, [r7, #8]
 8008182:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	9300      	str	r3, [sp, #0]
 8008188:	68bb      	ldr	r3, [r7, #8]
 800818a:	2201      	movs	r2, #1
 800818c:	2102      	movs	r1, #2
 800818e:	68f8      	ldr	r0, [r7, #12]
 8008190:	f7ff ff04 	bl	8007f9c <SPI_WaitFlagStateUntilTimeout>
 8008194:	4603      	mov	r3, r0
 8008196:	2b00      	cmp	r3, #0
 8008198:	d007      	beq.n	80081aa <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800819e:	f043 0220 	orr.w	r2, r3, #32
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80081a6:	2303      	movs	r3, #3
 80081a8:	e032      	b.n	8008210 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80081aa:	4b1b      	ldr	r3, [pc, #108]	; (8008218 <SPI_EndRxTxTransaction+0xa0>)
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	4a1b      	ldr	r2, [pc, #108]	; (800821c <SPI_EndRxTxTransaction+0xa4>)
 80081b0:	fba2 2303 	umull	r2, r3, r2, r3
 80081b4:	0d5b      	lsrs	r3, r3, #21
 80081b6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80081ba:	fb02 f303 	mul.w	r3, r2, r3
 80081be:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	685b      	ldr	r3, [r3, #4]
 80081c4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80081c8:	d112      	bne.n	80081f0 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	9300      	str	r3, [sp, #0]
 80081ce:	68bb      	ldr	r3, [r7, #8]
 80081d0:	2200      	movs	r2, #0
 80081d2:	2180      	movs	r1, #128	; 0x80
 80081d4:	68f8      	ldr	r0, [r7, #12]
 80081d6:	f7ff fee1 	bl	8007f9c <SPI_WaitFlagStateUntilTimeout>
 80081da:	4603      	mov	r3, r0
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d016      	beq.n	800820e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80081e4:	f043 0220 	orr.w	r2, r3, #32
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80081ec:	2303      	movs	r3, #3
 80081ee:	e00f      	b.n	8008210 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80081f0:	697b      	ldr	r3, [r7, #20]
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d00a      	beq.n	800820c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80081f6:	697b      	ldr	r3, [r7, #20]
 80081f8:	3b01      	subs	r3, #1
 80081fa:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	689b      	ldr	r3, [r3, #8]
 8008202:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008206:	2b80      	cmp	r3, #128	; 0x80
 8008208:	d0f2      	beq.n	80081f0 <SPI_EndRxTxTransaction+0x78>
 800820a:	e000      	b.n	800820e <SPI_EndRxTxTransaction+0x96>
        break;
 800820c:	bf00      	nop
  }

  return HAL_OK;
 800820e:	2300      	movs	r3, #0
}
 8008210:	4618      	mov	r0, r3
 8008212:	3718      	adds	r7, #24
 8008214:	46bd      	mov	sp, r7
 8008216:	bd80      	pop	{r7, pc}
 8008218:	20000038 	.word	0x20000038
 800821c:	165e9f81 	.word	0x165e9f81

08008220 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008220:	b580      	push	{r7, lr}
 8008222:	b082      	sub	sp, #8
 8008224:	af00      	add	r7, sp, #0
 8008226:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	2b00      	cmp	r3, #0
 800822c:	d101      	bne.n	8008232 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800822e:	2301      	movs	r3, #1
 8008230:	e041      	b.n	80082b6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008238:	b2db      	uxtb	r3, r3
 800823a:	2b00      	cmp	r3, #0
 800823c:	d106      	bne.n	800824c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	2200      	movs	r2, #0
 8008242:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008246:	6878      	ldr	r0, [r7, #4]
 8008248:	f7fa ff36 	bl	80030b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	2202      	movs	r2, #2
 8008250:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681a      	ldr	r2, [r3, #0]
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	3304      	adds	r3, #4
 800825c:	4619      	mov	r1, r3
 800825e:	4610      	mov	r0, r2
 8008260:	f000 f9b6 	bl	80085d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	2201      	movs	r2, #1
 8008268:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	2201      	movs	r2, #1
 8008270:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2201      	movs	r2, #1
 8008278:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	2201      	movs	r2, #1
 8008280:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	2201      	movs	r2, #1
 8008288:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	2201      	movs	r2, #1
 8008290:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	2201      	movs	r2, #1
 8008298:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	2201      	movs	r2, #1
 80082a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	2201      	movs	r2, #1
 80082a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	2201      	movs	r2, #1
 80082b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80082b4:	2300      	movs	r3, #0
}
 80082b6:	4618      	mov	r0, r3
 80082b8:	3708      	adds	r7, #8
 80082ba:	46bd      	mov	sp, r7
 80082bc:	bd80      	pop	{r7, pc}
	...

080082c0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80082c0:	b480      	push	{r7}
 80082c2:	b085      	sub	sp, #20
 80082c4:	af00      	add	r7, sp, #0
 80082c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80082ce:	b2db      	uxtb	r3, r3
 80082d0:	2b01      	cmp	r3, #1
 80082d2:	d001      	beq.n	80082d8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80082d4:	2301      	movs	r3, #1
 80082d6:	e04e      	b.n	8008376 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	2202      	movs	r2, #2
 80082dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	68da      	ldr	r2, [r3, #12]
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	f042 0201 	orr.w	r2, r2, #1
 80082ee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	4a23      	ldr	r2, [pc, #140]	; (8008384 <HAL_TIM_Base_Start_IT+0xc4>)
 80082f6:	4293      	cmp	r3, r2
 80082f8:	d022      	beq.n	8008340 <HAL_TIM_Base_Start_IT+0x80>
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008302:	d01d      	beq.n	8008340 <HAL_TIM_Base_Start_IT+0x80>
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	4a1f      	ldr	r2, [pc, #124]	; (8008388 <HAL_TIM_Base_Start_IT+0xc8>)
 800830a:	4293      	cmp	r3, r2
 800830c:	d018      	beq.n	8008340 <HAL_TIM_Base_Start_IT+0x80>
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	4a1e      	ldr	r2, [pc, #120]	; (800838c <HAL_TIM_Base_Start_IT+0xcc>)
 8008314:	4293      	cmp	r3, r2
 8008316:	d013      	beq.n	8008340 <HAL_TIM_Base_Start_IT+0x80>
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	4a1c      	ldr	r2, [pc, #112]	; (8008390 <HAL_TIM_Base_Start_IT+0xd0>)
 800831e:	4293      	cmp	r3, r2
 8008320:	d00e      	beq.n	8008340 <HAL_TIM_Base_Start_IT+0x80>
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	4a1b      	ldr	r2, [pc, #108]	; (8008394 <HAL_TIM_Base_Start_IT+0xd4>)
 8008328:	4293      	cmp	r3, r2
 800832a:	d009      	beq.n	8008340 <HAL_TIM_Base_Start_IT+0x80>
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	4a19      	ldr	r2, [pc, #100]	; (8008398 <HAL_TIM_Base_Start_IT+0xd8>)
 8008332:	4293      	cmp	r3, r2
 8008334:	d004      	beq.n	8008340 <HAL_TIM_Base_Start_IT+0x80>
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	4a18      	ldr	r2, [pc, #96]	; (800839c <HAL_TIM_Base_Start_IT+0xdc>)
 800833c:	4293      	cmp	r3, r2
 800833e:	d111      	bne.n	8008364 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	689b      	ldr	r3, [r3, #8]
 8008346:	f003 0307 	and.w	r3, r3, #7
 800834a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	2b06      	cmp	r3, #6
 8008350:	d010      	beq.n	8008374 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	681a      	ldr	r2, [r3, #0]
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	f042 0201 	orr.w	r2, r2, #1
 8008360:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008362:	e007      	b.n	8008374 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	681a      	ldr	r2, [r3, #0]
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	f042 0201 	orr.w	r2, r2, #1
 8008372:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008374:	2300      	movs	r3, #0
}
 8008376:	4618      	mov	r0, r3
 8008378:	3714      	adds	r7, #20
 800837a:	46bd      	mov	sp, r7
 800837c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008380:	4770      	bx	lr
 8008382:	bf00      	nop
 8008384:	40010000 	.word	0x40010000
 8008388:	40000400 	.word	0x40000400
 800838c:	40000800 	.word	0x40000800
 8008390:	40000c00 	.word	0x40000c00
 8008394:	40010400 	.word	0x40010400
 8008398:	40014000 	.word	0x40014000
 800839c:	40001800 	.word	0x40001800

080083a0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80083a0:	b580      	push	{r7, lr}
 80083a2:	b084      	sub	sp, #16
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	68db      	ldr	r3, [r3, #12]
 80083ae:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	691b      	ldr	r3, [r3, #16]
 80083b6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80083b8:	68bb      	ldr	r3, [r7, #8]
 80083ba:	f003 0302 	and.w	r3, r3, #2
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d020      	beq.n	8008404 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	f003 0302 	and.w	r3, r3, #2
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d01b      	beq.n	8008404 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	f06f 0202 	mvn.w	r2, #2
 80083d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	2201      	movs	r2, #1
 80083da:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	699b      	ldr	r3, [r3, #24]
 80083e2:	f003 0303 	and.w	r3, r3, #3
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d003      	beq.n	80083f2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80083ea:	6878      	ldr	r0, [r7, #4]
 80083ec:	f000 f8d2 	bl	8008594 <HAL_TIM_IC_CaptureCallback>
 80083f0:	e005      	b.n	80083fe <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80083f2:	6878      	ldr	r0, [r7, #4]
 80083f4:	f000 f8c4 	bl	8008580 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80083f8:	6878      	ldr	r0, [r7, #4]
 80083fa:	f000 f8d5 	bl	80085a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	2200      	movs	r2, #0
 8008402:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008404:	68bb      	ldr	r3, [r7, #8]
 8008406:	f003 0304 	and.w	r3, r3, #4
 800840a:	2b00      	cmp	r3, #0
 800840c:	d020      	beq.n	8008450 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	f003 0304 	and.w	r3, r3, #4
 8008414:	2b00      	cmp	r3, #0
 8008416:	d01b      	beq.n	8008450 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	f06f 0204 	mvn.w	r2, #4
 8008420:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	2202      	movs	r2, #2
 8008426:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	699b      	ldr	r3, [r3, #24]
 800842e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008432:	2b00      	cmp	r3, #0
 8008434:	d003      	beq.n	800843e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008436:	6878      	ldr	r0, [r7, #4]
 8008438:	f000 f8ac 	bl	8008594 <HAL_TIM_IC_CaptureCallback>
 800843c:	e005      	b.n	800844a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800843e:	6878      	ldr	r0, [r7, #4]
 8008440:	f000 f89e 	bl	8008580 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008444:	6878      	ldr	r0, [r7, #4]
 8008446:	f000 f8af 	bl	80085a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	2200      	movs	r2, #0
 800844e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008450:	68bb      	ldr	r3, [r7, #8]
 8008452:	f003 0308 	and.w	r3, r3, #8
 8008456:	2b00      	cmp	r3, #0
 8008458:	d020      	beq.n	800849c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	f003 0308 	and.w	r3, r3, #8
 8008460:	2b00      	cmp	r3, #0
 8008462:	d01b      	beq.n	800849c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	f06f 0208 	mvn.w	r2, #8
 800846c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	2204      	movs	r2, #4
 8008472:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	69db      	ldr	r3, [r3, #28]
 800847a:	f003 0303 	and.w	r3, r3, #3
 800847e:	2b00      	cmp	r3, #0
 8008480:	d003      	beq.n	800848a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008482:	6878      	ldr	r0, [r7, #4]
 8008484:	f000 f886 	bl	8008594 <HAL_TIM_IC_CaptureCallback>
 8008488:	e005      	b.n	8008496 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800848a:	6878      	ldr	r0, [r7, #4]
 800848c:	f000 f878 	bl	8008580 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008490:	6878      	ldr	r0, [r7, #4]
 8008492:	f000 f889 	bl	80085a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	2200      	movs	r2, #0
 800849a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800849c:	68bb      	ldr	r3, [r7, #8]
 800849e:	f003 0310 	and.w	r3, r3, #16
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d020      	beq.n	80084e8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	f003 0310 	and.w	r3, r3, #16
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d01b      	beq.n	80084e8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	f06f 0210 	mvn.w	r2, #16
 80084b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	2208      	movs	r2, #8
 80084be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	69db      	ldr	r3, [r3, #28]
 80084c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d003      	beq.n	80084d6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80084ce:	6878      	ldr	r0, [r7, #4]
 80084d0:	f000 f860 	bl	8008594 <HAL_TIM_IC_CaptureCallback>
 80084d4:	e005      	b.n	80084e2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80084d6:	6878      	ldr	r0, [r7, #4]
 80084d8:	f000 f852 	bl	8008580 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80084dc:	6878      	ldr	r0, [r7, #4]
 80084de:	f000 f863 	bl	80085a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	2200      	movs	r2, #0
 80084e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80084e8:	68bb      	ldr	r3, [r7, #8]
 80084ea:	f003 0301 	and.w	r3, r3, #1
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d00c      	beq.n	800850c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	f003 0301 	and.w	r3, r3, #1
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d007      	beq.n	800850c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	f06f 0201 	mvn.w	r2, #1
 8008504:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008506:	6878      	ldr	r0, [r7, #4]
 8008508:	f7fa fc2e 	bl	8002d68 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800850c:	68bb      	ldr	r3, [r7, #8]
 800850e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008512:	2b00      	cmp	r3, #0
 8008514:	d00c      	beq.n	8008530 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800851c:	2b00      	cmp	r3, #0
 800851e:	d007      	beq.n	8008530 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008528:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800852a:	6878      	ldr	r0, [r7, #4]
 800852c:	f000 f982 	bl	8008834 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008530:	68bb      	ldr	r3, [r7, #8]
 8008532:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008536:	2b00      	cmp	r3, #0
 8008538:	d00c      	beq.n	8008554 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008540:	2b00      	cmp	r3, #0
 8008542:	d007      	beq.n	8008554 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800854c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800854e:	6878      	ldr	r0, [r7, #4]
 8008550:	f000 f834 	bl	80085bc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008554:	68bb      	ldr	r3, [r7, #8]
 8008556:	f003 0320 	and.w	r3, r3, #32
 800855a:	2b00      	cmp	r3, #0
 800855c:	d00c      	beq.n	8008578 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	f003 0320 	and.w	r3, r3, #32
 8008564:	2b00      	cmp	r3, #0
 8008566:	d007      	beq.n	8008578 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	f06f 0220 	mvn.w	r2, #32
 8008570:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008572:	6878      	ldr	r0, [r7, #4]
 8008574:	f000 f954 	bl	8008820 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008578:	bf00      	nop
 800857a:	3710      	adds	r7, #16
 800857c:	46bd      	mov	sp, r7
 800857e:	bd80      	pop	{r7, pc}

08008580 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008580:	b480      	push	{r7}
 8008582:	b083      	sub	sp, #12
 8008584:	af00      	add	r7, sp, #0
 8008586:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008588:	bf00      	nop
 800858a:	370c      	adds	r7, #12
 800858c:	46bd      	mov	sp, r7
 800858e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008592:	4770      	bx	lr

08008594 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008594:	b480      	push	{r7}
 8008596:	b083      	sub	sp, #12
 8008598:	af00      	add	r7, sp, #0
 800859a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800859c:	bf00      	nop
 800859e:	370c      	adds	r7, #12
 80085a0:	46bd      	mov	sp, r7
 80085a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a6:	4770      	bx	lr

080085a8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80085a8:	b480      	push	{r7}
 80085aa:	b083      	sub	sp, #12
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80085b0:	bf00      	nop
 80085b2:	370c      	adds	r7, #12
 80085b4:	46bd      	mov	sp, r7
 80085b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ba:	4770      	bx	lr

080085bc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80085bc:	b480      	push	{r7}
 80085be:	b083      	sub	sp, #12
 80085c0:	af00      	add	r7, sp, #0
 80085c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80085c4:	bf00      	nop
 80085c6:	370c      	adds	r7, #12
 80085c8:	46bd      	mov	sp, r7
 80085ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ce:	4770      	bx	lr

080085d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80085d0:	b480      	push	{r7}
 80085d2:	b085      	sub	sp, #20
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	6078      	str	r0, [r7, #4]
 80085d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	4a46      	ldr	r2, [pc, #280]	; (80086fc <TIM_Base_SetConfig+0x12c>)
 80085e4:	4293      	cmp	r3, r2
 80085e6:	d013      	beq.n	8008610 <TIM_Base_SetConfig+0x40>
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80085ee:	d00f      	beq.n	8008610 <TIM_Base_SetConfig+0x40>
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	4a43      	ldr	r2, [pc, #268]	; (8008700 <TIM_Base_SetConfig+0x130>)
 80085f4:	4293      	cmp	r3, r2
 80085f6:	d00b      	beq.n	8008610 <TIM_Base_SetConfig+0x40>
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	4a42      	ldr	r2, [pc, #264]	; (8008704 <TIM_Base_SetConfig+0x134>)
 80085fc:	4293      	cmp	r3, r2
 80085fe:	d007      	beq.n	8008610 <TIM_Base_SetConfig+0x40>
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	4a41      	ldr	r2, [pc, #260]	; (8008708 <TIM_Base_SetConfig+0x138>)
 8008604:	4293      	cmp	r3, r2
 8008606:	d003      	beq.n	8008610 <TIM_Base_SetConfig+0x40>
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	4a40      	ldr	r2, [pc, #256]	; (800870c <TIM_Base_SetConfig+0x13c>)
 800860c:	4293      	cmp	r3, r2
 800860e:	d108      	bne.n	8008622 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008616:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008618:	683b      	ldr	r3, [r7, #0]
 800861a:	685b      	ldr	r3, [r3, #4]
 800861c:	68fa      	ldr	r2, [r7, #12]
 800861e:	4313      	orrs	r3, r2
 8008620:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	4a35      	ldr	r2, [pc, #212]	; (80086fc <TIM_Base_SetConfig+0x12c>)
 8008626:	4293      	cmp	r3, r2
 8008628:	d02b      	beq.n	8008682 <TIM_Base_SetConfig+0xb2>
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008630:	d027      	beq.n	8008682 <TIM_Base_SetConfig+0xb2>
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	4a32      	ldr	r2, [pc, #200]	; (8008700 <TIM_Base_SetConfig+0x130>)
 8008636:	4293      	cmp	r3, r2
 8008638:	d023      	beq.n	8008682 <TIM_Base_SetConfig+0xb2>
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	4a31      	ldr	r2, [pc, #196]	; (8008704 <TIM_Base_SetConfig+0x134>)
 800863e:	4293      	cmp	r3, r2
 8008640:	d01f      	beq.n	8008682 <TIM_Base_SetConfig+0xb2>
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	4a30      	ldr	r2, [pc, #192]	; (8008708 <TIM_Base_SetConfig+0x138>)
 8008646:	4293      	cmp	r3, r2
 8008648:	d01b      	beq.n	8008682 <TIM_Base_SetConfig+0xb2>
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	4a2f      	ldr	r2, [pc, #188]	; (800870c <TIM_Base_SetConfig+0x13c>)
 800864e:	4293      	cmp	r3, r2
 8008650:	d017      	beq.n	8008682 <TIM_Base_SetConfig+0xb2>
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	4a2e      	ldr	r2, [pc, #184]	; (8008710 <TIM_Base_SetConfig+0x140>)
 8008656:	4293      	cmp	r3, r2
 8008658:	d013      	beq.n	8008682 <TIM_Base_SetConfig+0xb2>
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	4a2d      	ldr	r2, [pc, #180]	; (8008714 <TIM_Base_SetConfig+0x144>)
 800865e:	4293      	cmp	r3, r2
 8008660:	d00f      	beq.n	8008682 <TIM_Base_SetConfig+0xb2>
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	4a2c      	ldr	r2, [pc, #176]	; (8008718 <TIM_Base_SetConfig+0x148>)
 8008666:	4293      	cmp	r3, r2
 8008668:	d00b      	beq.n	8008682 <TIM_Base_SetConfig+0xb2>
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	4a2b      	ldr	r2, [pc, #172]	; (800871c <TIM_Base_SetConfig+0x14c>)
 800866e:	4293      	cmp	r3, r2
 8008670:	d007      	beq.n	8008682 <TIM_Base_SetConfig+0xb2>
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	4a2a      	ldr	r2, [pc, #168]	; (8008720 <TIM_Base_SetConfig+0x150>)
 8008676:	4293      	cmp	r3, r2
 8008678:	d003      	beq.n	8008682 <TIM_Base_SetConfig+0xb2>
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	4a29      	ldr	r2, [pc, #164]	; (8008724 <TIM_Base_SetConfig+0x154>)
 800867e:	4293      	cmp	r3, r2
 8008680:	d108      	bne.n	8008694 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008688:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800868a:	683b      	ldr	r3, [r7, #0]
 800868c:	68db      	ldr	r3, [r3, #12]
 800868e:	68fa      	ldr	r2, [r7, #12]
 8008690:	4313      	orrs	r3, r2
 8008692:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800869a:	683b      	ldr	r3, [r7, #0]
 800869c:	695b      	ldr	r3, [r3, #20]
 800869e:	4313      	orrs	r3, r2
 80086a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	68fa      	ldr	r2, [r7, #12]
 80086a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80086a8:	683b      	ldr	r3, [r7, #0]
 80086aa:	689a      	ldr	r2, [r3, #8]
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80086b0:	683b      	ldr	r3, [r7, #0]
 80086b2:	681a      	ldr	r2, [r3, #0]
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	4a10      	ldr	r2, [pc, #64]	; (80086fc <TIM_Base_SetConfig+0x12c>)
 80086bc:	4293      	cmp	r3, r2
 80086be:	d003      	beq.n	80086c8 <TIM_Base_SetConfig+0xf8>
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	4a12      	ldr	r2, [pc, #72]	; (800870c <TIM_Base_SetConfig+0x13c>)
 80086c4:	4293      	cmp	r3, r2
 80086c6:	d103      	bne.n	80086d0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80086c8:	683b      	ldr	r3, [r7, #0]
 80086ca:	691a      	ldr	r2, [r3, #16]
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2201      	movs	r2, #1
 80086d4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	691b      	ldr	r3, [r3, #16]
 80086da:	f003 0301 	and.w	r3, r3, #1
 80086de:	2b01      	cmp	r3, #1
 80086e0:	d105      	bne.n	80086ee <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	691b      	ldr	r3, [r3, #16]
 80086e6:	f023 0201 	bic.w	r2, r3, #1
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	611a      	str	r2, [r3, #16]
  }
}
 80086ee:	bf00      	nop
 80086f0:	3714      	adds	r7, #20
 80086f2:	46bd      	mov	sp, r7
 80086f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f8:	4770      	bx	lr
 80086fa:	bf00      	nop
 80086fc:	40010000 	.word	0x40010000
 8008700:	40000400 	.word	0x40000400
 8008704:	40000800 	.word	0x40000800
 8008708:	40000c00 	.word	0x40000c00
 800870c:	40010400 	.word	0x40010400
 8008710:	40014000 	.word	0x40014000
 8008714:	40014400 	.word	0x40014400
 8008718:	40014800 	.word	0x40014800
 800871c:	40001800 	.word	0x40001800
 8008720:	40001c00 	.word	0x40001c00
 8008724:	40002000 	.word	0x40002000

08008728 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008728:	b480      	push	{r7}
 800872a:	b085      	sub	sp, #20
 800872c:	af00      	add	r7, sp, #0
 800872e:	6078      	str	r0, [r7, #4]
 8008730:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008738:	2b01      	cmp	r3, #1
 800873a:	d101      	bne.n	8008740 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800873c:	2302      	movs	r3, #2
 800873e:	e05a      	b.n	80087f6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	2201      	movs	r2, #1
 8008744:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	2202      	movs	r2, #2
 800874c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	685b      	ldr	r3, [r3, #4]
 8008756:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	689b      	ldr	r3, [r3, #8]
 800875e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008766:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008768:	683b      	ldr	r3, [r7, #0]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	68fa      	ldr	r2, [r7, #12]
 800876e:	4313      	orrs	r3, r2
 8008770:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	68fa      	ldr	r2, [r7, #12]
 8008778:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	4a21      	ldr	r2, [pc, #132]	; (8008804 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008780:	4293      	cmp	r3, r2
 8008782:	d022      	beq.n	80087ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800878c:	d01d      	beq.n	80087ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	4a1d      	ldr	r2, [pc, #116]	; (8008808 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008794:	4293      	cmp	r3, r2
 8008796:	d018      	beq.n	80087ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	4a1b      	ldr	r2, [pc, #108]	; (800880c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800879e:	4293      	cmp	r3, r2
 80087a0:	d013      	beq.n	80087ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	4a1a      	ldr	r2, [pc, #104]	; (8008810 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80087a8:	4293      	cmp	r3, r2
 80087aa:	d00e      	beq.n	80087ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	4a18      	ldr	r2, [pc, #96]	; (8008814 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80087b2:	4293      	cmp	r3, r2
 80087b4:	d009      	beq.n	80087ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	4a17      	ldr	r2, [pc, #92]	; (8008818 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80087bc:	4293      	cmp	r3, r2
 80087be:	d004      	beq.n	80087ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	4a15      	ldr	r2, [pc, #84]	; (800881c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80087c6:	4293      	cmp	r3, r2
 80087c8:	d10c      	bne.n	80087e4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80087ca:	68bb      	ldr	r3, [r7, #8]
 80087cc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80087d0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80087d2:	683b      	ldr	r3, [r7, #0]
 80087d4:	685b      	ldr	r3, [r3, #4]
 80087d6:	68ba      	ldr	r2, [r7, #8]
 80087d8:	4313      	orrs	r3, r2
 80087da:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	68ba      	ldr	r2, [r7, #8]
 80087e2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	2201      	movs	r2, #1
 80087e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	2200      	movs	r2, #0
 80087f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80087f4:	2300      	movs	r3, #0
}
 80087f6:	4618      	mov	r0, r3
 80087f8:	3714      	adds	r7, #20
 80087fa:	46bd      	mov	sp, r7
 80087fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008800:	4770      	bx	lr
 8008802:	bf00      	nop
 8008804:	40010000 	.word	0x40010000
 8008808:	40000400 	.word	0x40000400
 800880c:	40000800 	.word	0x40000800
 8008810:	40000c00 	.word	0x40000c00
 8008814:	40010400 	.word	0x40010400
 8008818:	40014000 	.word	0x40014000
 800881c:	40001800 	.word	0x40001800

08008820 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008820:	b480      	push	{r7}
 8008822:	b083      	sub	sp, #12
 8008824:	af00      	add	r7, sp, #0
 8008826:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008828:	bf00      	nop
 800882a:	370c      	adds	r7, #12
 800882c:	46bd      	mov	sp, r7
 800882e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008832:	4770      	bx	lr

08008834 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008834:	b480      	push	{r7}
 8008836:	b083      	sub	sp, #12
 8008838:	af00      	add	r7, sp, #0
 800883a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800883c:	bf00      	nop
 800883e:	370c      	adds	r7, #12
 8008840:	46bd      	mov	sp, r7
 8008842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008846:	4770      	bx	lr

08008848 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008848:	b580      	push	{r7, lr}
 800884a:	b082      	sub	sp, #8
 800884c:	af00      	add	r7, sp, #0
 800884e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	2b00      	cmp	r3, #0
 8008854:	d101      	bne.n	800885a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008856:	2301      	movs	r3, #1
 8008858:	e042      	b.n	80088e0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008860:	b2db      	uxtb	r3, r3
 8008862:	2b00      	cmp	r3, #0
 8008864:	d106      	bne.n	8008874 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	2200      	movs	r2, #0
 800886a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800886e:	6878      	ldr	r0, [r7, #4]
 8008870:	f7fa fc4a 	bl	8003108 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	2224      	movs	r2, #36	; 0x24
 8008878:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	68da      	ldr	r2, [r3, #12]
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800888a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800888c:	6878      	ldr	r0, [r7, #4]
 800888e:	f000 fdbd 	bl	800940c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	691a      	ldr	r2, [r3, #16]
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80088a0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	695a      	ldr	r2, [r3, #20]
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80088b0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	68da      	ldr	r2, [r3, #12]
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80088c0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	2200      	movs	r2, #0
 80088c6:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	2220      	movs	r2, #32
 80088cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	2220      	movs	r2, #32
 80088d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	2200      	movs	r2, #0
 80088dc:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80088de:	2300      	movs	r3, #0
}
 80088e0:	4618      	mov	r0, r3
 80088e2:	3708      	adds	r7, #8
 80088e4:	46bd      	mov	sp, r7
 80088e6:	bd80      	pop	{r7, pc}

080088e8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80088e8:	b580      	push	{r7, lr}
 80088ea:	b08a      	sub	sp, #40	; 0x28
 80088ec:	af02      	add	r7, sp, #8
 80088ee:	60f8      	str	r0, [r7, #12]
 80088f0:	60b9      	str	r1, [r7, #8]
 80088f2:	603b      	str	r3, [r7, #0]
 80088f4:	4613      	mov	r3, r2
 80088f6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80088f8:	2300      	movs	r3, #0
 80088fa:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008902:	b2db      	uxtb	r3, r3
 8008904:	2b20      	cmp	r3, #32
 8008906:	d175      	bne.n	80089f4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008908:	68bb      	ldr	r3, [r7, #8]
 800890a:	2b00      	cmp	r3, #0
 800890c:	d002      	beq.n	8008914 <HAL_UART_Transmit+0x2c>
 800890e:	88fb      	ldrh	r3, [r7, #6]
 8008910:	2b00      	cmp	r3, #0
 8008912:	d101      	bne.n	8008918 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008914:	2301      	movs	r3, #1
 8008916:	e06e      	b.n	80089f6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	2200      	movs	r2, #0
 800891c:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	2221      	movs	r2, #33	; 0x21
 8008922:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008926:	f7fc fee5 	bl	80056f4 <HAL_GetTick>
 800892a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	88fa      	ldrh	r2, [r7, #6]
 8008930:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	88fa      	ldrh	r2, [r7, #6]
 8008936:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	689b      	ldr	r3, [r3, #8]
 800893c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008940:	d108      	bne.n	8008954 <HAL_UART_Transmit+0x6c>
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	691b      	ldr	r3, [r3, #16]
 8008946:	2b00      	cmp	r3, #0
 8008948:	d104      	bne.n	8008954 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800894a:	2300      	movs	r3, #0
 800894c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800894e:	68bb      	ldr	r3, [r7, #8]
 8008950:	61bb      	str	r3, [r7, #24]
 8008952:	e003      	b.n	800895c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008954:	68bb      	ldr	r3, [r7, #8]
 8008956:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008958:	2300      	movs	r3, #0
 800895a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800895c:	e02e      	b.n	80089bc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800895e:	683b      	ldr	r3, [r7, #0]
 8008960:	9300      	str	r3, [sp, #0]
 8008962:	697b      	ldr	r3, [r7, #20]
 8008964:	2200      	movs	r2, #0
 8008966:	2180      	movs	r1, #128	; 0x80
 8008968:	68f8      	ldr	r0, [r7, #12]
 800896a:	f000 fb1f 	bl	8008fac <UART_WaitOnFlagUntilTimeout>
 800896e:	4603      	mov	r3, r0
 8008970:	2b00      	cmp	r3, #0
 8008972:	d005      	beq.n	8008980 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	2220      	movs	r2, #32
 8008978:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 800897c:	2303      	movs	r3, #3
 800897e:	e03a      	b.n	80089f6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8008980:	69fb      	ldr	r3, [r7, #28]
 8008982:	2b00      	cmp	r3, #0
 8008984:	d10b      	bne.n	800899e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008986:	69bb      	ldr	r3, [r7, #24]
 8008988:	881b      	ldrh	r3, [r3, #0]
 800898a:	461a      	mov	r2, r3
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008994:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008996:	69bb      	ldr	r3, [r7, #24]
 8008998:	3302      	adds	r3, #2
 800899a:	61bb      	str	r3, [r7, #24]
 800899c:	e007      	b.n	80089ae <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800899e:	69fb      	ldr	r3, [r7, #28]
 80089a0:	781a      	ldrb	r2, [r3, #0]
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80089a8:	69fb      	ldr	r3, [r7, #28]
 80089aa:	3301      	adds	r3, #1
 80089ac:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80089b2:	b29b      	uxth	r3, r3
 80089b4:	3b01      	subs	r3, #1
 80089b6:	b29a      	uxth	r2, r3
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80089c0:	b29b      	uxth	r3, r3
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d1cb      	bne.n	800895e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80089c6:	683b      	ldr	r3, [r7, #0]
 80089c8:	9300      	str	r3, [sp, #0]
 80089ca:	697b      	ldr	r3, [r7, #20]
 80089cc:	2200      	movs	r2, #0
 80089ce:	2140      	movs	r1, #64	; 0x40
 80089d0:	68f8      	ldr	r0, [r7, #12]
 80089d2:	f000 faeb 	bl	8008fac <UART_WaitOnFlagUntilTimeout>
 80089d6:	4603      	mov	r3, r0
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d005      	beq.n	80089e8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	2220      	movs	r2, #32
 80089e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 80089e4:	2303      	movs	r3, #3
 80089e6:	e006      	b.n	80089f6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	2220      	movs	r2, #32
 80089ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80089f0:	2300      	movs	r3, #0
 80089f2:	e000      	b.n	80089f6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80089f4:	2302      	movs	r3, #2
  }
}
 80089f6:	4618      	mov	r0, r3
 80089f8:	3720      	adds	r7, #32
 80089fa:	46bd      	mov	sp, r7
 80089fc:	bd80      	pop	{r7, pc}

080089fe <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80089fe:	b580      	push	{r7, lr}
 8008a00:	b084      	sub	sp, #16
 8008a02:	af00      	add	r7, sp, #0
 8008a04:	60f8      	str	r0, [r7, #12]
 8008a06:	60b9      	str	r1, [r7, #8]
 8008a08:	4613      	mov	r3, r2
 8008a0a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008a12:	b2db      	uxtb	r3, r3
 8008a14:	2b20      	cmp	r3, #32
 8008a16:	d112      	bne.n	8008a3e <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8008a18:	68bb      	ldr	r3, [r7, #8]
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d002      	beq.n	8008a24 <HAL_UART_Receive_IT+0x26>
 8008a1e:	88fb      	ldrh	r3, [r7, #6]
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d101      	bne.n	8008a28 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008a24:	2301      	movs	r3, #1
 8008a26:	e00b      	b.n	8008a40 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	2200      	movs	r2, #0
 8008a2c:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008a2e:	88fb      	ldrh	r3, [r7, #6]
 8008a30:	461a      	mov	r2, r3
 8008a32:	68b9      	ldr	r1, [r7, #8]
 8008a34:	68f8      	ldr	r0, [r7, #12]
 8008a36:	f000 fb12 	bl	800905e <UART_Start_Receive_IT>
 8008a3a:	4603      	mov	r3, r0
 8008a3c:	e000      	b.n	8008a40 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8008a3e:	2302      	movs	r3, #2
  }
}
 8008a40:	4618      	mov	r0, r3
 8008a42:	3710      	adds	r7, #16
 8008a44:	46bd      	mov	sp, r7
 8008a46:	bd80      	pop	{r7, pc}

08008a48 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008a48:	b580      	push	{r7, lr}
 8008a4a:	b0ba      	sub	sp, #232	; 0xe8
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	68db      	ldr	r3, [r3, #12]
 8008a60:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	695b      	ldr	r3, [r3, #20]
 8008a6a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8008a6e:	2300      	movs	r3, #0
 8008a70:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8008a74:	2300      	movs	r3, #0
 8008a76:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008a7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008a7e:	f003 030f 	and.w	r3, r3, #15
 8008a82:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8008a86:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d10f      	bne.n	8008aae <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008a8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008a92:	f003 0320 	and.w	r3, r3, #32
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d009      	beq.n	8008aae <HAL_UART_IRQHandler+0x66>
 8008a9a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008a9e:	f003 0320 	and.w	r3, r3, #32
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d003      	beq.n	8008aae <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008aa6:	6878      	ldr	r0, [r7, #4]
 8008aa8:	f000 fbf2 	bl	8009290 <UART_Receive_IT>
      return;
 8008aac:	e25b      	b.n	8008f66 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008aae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	f000 80de 	beq.w	8008c74 <HAL_UART_IRQHandler+0x22c>
 8008ab8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008abc:	f003 0301 	and.w	r3, r3, #1
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d106      	bne.n	8008ad2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008ac4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008ac8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	f000 80d1 	beq.w	8008c74 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008ad2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008ad6:	f003 0301 	and.w	r3, r3, #1
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d00b      	beq.n	8008af6 <HAL_UART_IRQHandler+0xae>
 8008ade:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008ae2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d005      	beq.n	8008af6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008aee:	f043 0201 	orr.w	r2, r3, #1
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008af6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008afa:	f003 0304 	and.w	r3, r3, #4
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d00b      	beq.n	8008b1a <HAL_UART_IRQHandler+0xd2>
 8008b02:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008b06:	f003 0301 	and.w	r3, r3, #1
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d005      	beq.n	8008b1a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b12:	f043 0202 	orr.w	r2, r3, #2
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008b1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008b1e:	f003 0302 	and.w	r3, r3, #2
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d00b      	beq.n	8008b3e <HAL_UART_IRQHandler+0xf6>
 8008b26:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008b2a:	f003 0301 	and.w	r3, r3, #1
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d005      	beq.n	8008b3e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b36:	f043 0204 	orr.w	r2, r3, #4
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008b3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008b42:	f003 0308 	and.w	r3, r3, #8
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d011      	beq.n	8008b6e <HAL_UART_IRQHandler+0x126>
 8008b4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008b4e:	f003 0320 	and.w	r3, r3, #32
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d105      	bne.n	8008b62 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008b56:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008b5a:	f003 0301 	and.w	r3, r3, #1
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d005      	beq.n	8008b6e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b66:	f043 0208 	orr.w	r2, r3, #8
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	f000 81f2 	beq.w	8008f5c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008b78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008b7c:	f003 0320 	and.w	r3, r3, #32
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d008      	beq.n	8008b96 <HAL_UART_IRQHandler+0x14e>
 8008b84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008b88:	f003 0320 	and.w	r3, r3, #32
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d002      	beq.n	8008b96 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008b90:	6878      	ldr	r0, [r7, #4]
 8008b92:	f000 fb7d 	bl	8009290 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	695b      	ldr	r3, [r3, #20]
 8008b9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ba0:	2b40      	cmp	r3, #64	; 0x40
 8008ba2:	bf0c      	ite	eq
 8008ba4:	2301      	moveq	r3, #1
 8008ba6:	2300      	movne	r3, #0
 8008ba8:	b2db      	uxtb	r3, r3
 8008baa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008bb2:	f003 0308 	and.w	r3, r3, #8
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d103      	bne.n	8008bc2 <HAL_UART_IRQHandler+0x17a>
 8008bba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d04f      	beq.n	8008c62 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008bc2:	6878      	ldr	r0, [r7, #4]
 8008bc4:	f000 fa85 	bl	80090d2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	695b      	ldr	r3, [r3, #20]
 8008bce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bd2:	2b40      	cmp	r3, #64	; 0x40
 8008bd4:	d141      	bne.n	8008c5a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	3314      	adds	r3, #20
 8008bdc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008be0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008be4:	e853 3f00 	ldrex	r3, [r3]
 8008be8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008bec:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008bf0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008bf4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	3314      	adds	r3, #20
 8008bfe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8008c02:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008c06:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c0a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8008c0e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8008c12:	e841 2300 	strex	r3, r2, [r1]
 8008c16:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008c1a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d1d9      	bne.n	8008bd6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d013      	beq.n	8008c52 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008c2e:	4a7e      	ldr	r2, [pc, #504]	; (8008e28 <HAL_UART_IRQHandler+0x3e0>)
 8008c30:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008c36:	4618      	mov	r0, r3
 8008c38:	f7fc ff3f 	bl	8005aba <HAL_DMA_Abort_IT>
 8008c3c:	4603      	mov	r3, r0
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d016      	beq.n	8008c70 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008c46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008c48:	687a      	ldr	r2, [r7, #4]
 8008c4a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8008c4c:	4610      	mov	r0, r2
 8008c4e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c50:	e00e      	b.n	8008c70 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008c52:	6878      	ldr	r0, [r7, #4]
 8008c54:	f000 f994 	bl	8008f80 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c58:	e00a      	b.n	8008c70 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008c5a:	6878      	ldr	r0, [r7, #4]
 8008c5c:	f000 f990 	bl	8008f80 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c60:	e006      	b.n	8008c70 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008c62:	6878      	ldr	r0, [r7, #4]
 8008c64:	f000 f98c 	bl	8008f80 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	2200      	movs	r2, #0
 8008c6c:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8008c6e:	e175      	b.n	8008f5c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c70:	bf00      	nop
    return;
 8008c72:	e173      	b.n	8008f5c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c78:	2b01      	cmp	r3, #1
 8008c7a:	f040 814f 	bne.w	8008f1c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008c7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008c82:	f003 0310 	and.w	r3, r3, #16
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	f000 8148 	beq.w	8008f1c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008c8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008c90:	f003 0310 	and.w	r3, r3, #16
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	f000 8141 	beq.w	8008f1c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008c9a:	2300      	movs	r3, #0
 8008c9c:	60bb      	str	r3, [r7, #8]
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	60bb      	str	r3, [r7, #8]
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	685b      	ldr	r3, [r3, #4]
 8008cac:	60bb      	str	r3, [r7, #8]
 8008cae:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	695b      	ldr	r3, [r3, #20]
 8008cb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008cba:	2b40      	cmp	r3, #64	; 0x40
 8008cbc:	f040 80b6 	bne.w	8008e2c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	685b      	ldr	r3, [r3, #4]
 8008cc8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008ccc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	f000 8145 	beq.w	8008f60 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008cda:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008cde:	429a      	cmp	r2, r3
 8008ce0:	f080 813e 	bcs.w	8008f60 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008cea:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008cf0:	69db      	ldr	r3, [r3, #28]
 8008cf2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008cf6:	f000 8088 	beq.w	8008e0a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	330c      	adds	r3, #12
 8008d00:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d04:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008d08:	e853 3f00 	ldrex	r3, [r3]
 8008d0c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008d10:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008d14:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008d18:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	330c      	adds	r3, #12
 8008d22:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8008d26:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008d2a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d2e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008d32:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008d36:	e841 2300 	strex	r3, r2, [r1]
 8008d3a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008d3e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d1d9      	bne.n	8008cfa <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	3314      	adds	r3, #20
 8008d4c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d4e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008d50:	e853 3f00 	ldrex	r3, [r3]
 8008d54:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008d56:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008d58:	f023 0301 	bic.w	r3, r3, #1
 8008d5c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	3314      	adds	r3, #20
 8008d66:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008d6a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008d6e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d70:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008d72:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008d76:	e841 2300 	strex	r3, r2, [r1]
 8008d7a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008d7c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d1e1      	bne.n	8008d46 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	3314      	adds	r3, #20
 8008d88:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d8a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008d8c:	e853 3f00 	ldrex	r3, [r3]
 8008d90:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008d92:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008d94:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008d98:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	3314      	adds	r3, #20
 8008da2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008da6:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008da8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008daa:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008dac:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008dae:	e841 2300 	strex	r3, r2, [r1]
 8008db2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008db4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d1e3      	bne.n	8008d82 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	2220      	movs	r2, #32
 8008dbe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	2200      	movs	r2, #0
 8008dc6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	330c      	adds	r3, #12
 8008dce:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dd0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008dd2:	e853 3f00 	ldrex	r3, [r3]
 8008dd6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008dd8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008dda:	f023 0310 	bic.w	r3, r3, #16
 8008dde:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	330c      	adds	r3, #12
 8008de8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008dec:	65ba      	str	r2, [r7, #88]	; 0x58
 8008dee:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008df0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008df2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008df4:	e841 2300 	strex	r3, r2, [r1]
 8008df8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008dfa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d1e3      	bne.n	8008dc8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e04:	4618      	mov	r0, r3
 8008e06:	f7fc fde8 	bl	80059da <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	2202      	movs	r2, #2
 8008e0e:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008e18:	b29b      	uxth	r3, r3
 8008e1a:	1ad3      	subs	r3, r2, r3
 8008e1c:	b29b      	uxth	r3, r3
 8008e1e:	4619      	mov	r1, r3
 8008e20:	6878      	ldr	r0, [r7, #4]
 8008e22:	f000 f8b7 	bl	8008f94 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008e26:	e09b      	b.n	8008f60 <HAL_UART_IRQHandler+0x518>
 8008e28:	08009199 	.word	0x08009199
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008e34:	b29b      	uxth	r3, r3
 8008e36:	1ad3      	subs	r3, r2, r3
 8008e38:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008e40:	b29b      	uxth	r3, r3
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	f000 808e 	beq.w	8008f64 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8008e48:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	f000 8089 	beq.w	8008f64 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	330c      	adds	r3, #12
 8008e58:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e5c:	e853 3f00 	ldrex	r3, [r3]
 8008e60:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008e62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e64:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008e68:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	330c      	adds	r3, #12
 8008e72:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8008e76:	647a      	str	r2, [r7, #68]	; 0x44
 8008e78:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e7a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008e7c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008e7e:	e841 2300 	strex	r3, r2, [r1]
 8008e82:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008e84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d1e3      	bne.n	8008e52 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	3314      	adds	r3, #20
 8008e90:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e94:	e853 3f00 	ldrex	r3, [r3]
 8008e98:	623b      	str	r3, [r7, #32]
   return(result);
 8008e9a:	6a3b      	ldr	r3, [r7, #32]
 8008e9c:	f023 0301 	bic.w	r3, r3, #1
 8008ea0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	3314      	adds	r3, #20
 8008eaa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008eae:	633a      	str	r2, [r7, #48]	; 0x30
 8008eb0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008eb2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008eb4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008eb6:	e841 2300 	strex	r3, r2, [r1]
 8008eba:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008ebc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d1e3      	bne.n	8008e8a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	2220      	movs	r2, #32
 8008ec6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	2200      	movs	r2, #0
 8008ece:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	330c      	adds	r3, #12
 8008ed6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ed8:	693b      	ldr	r3, [r7, #16]
 8008eda:	e853 3f00 	ldrex	r3, [r3]
 8008ede:	60fb      	str	r3, [r7, #12]
   return(result);
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	f023 0310 	bic.w	r3, r3, #16
 8008ee6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	330c      	adds	r3, #12
 8008ef0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008ef4:	61fa      	str	r2, [r7, #28]
 8008ef6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ef8:	69b9      	ldr	r1, [r7, #24]
 8008efa:	69fa      	ldr	r2, [r7, #28]
 8008efc:	e841 2300 	strex	r3, r2, [r1]
 8008f00:	617b      	str	r3, [r7, #20]
   return(result);
 8008f02:	697b      	ldr	r3, [r7, #20]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d1e3      	bne.n	8008ed0 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	2202      	movs	r2, #2
 8008f0c:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008f0e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008f12:	4619      	mov	r1, r3
 8008f14:	6878      	ldr	r0, [r7, #4]
 8008f16:	f000 f83d 	bl	8008f94 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008f1a:	e023      	b.n	8008f64 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008f1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008f20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d009      	beq.n	8008f3c <HAL_UART_IRQHandler+0x4f4>
 8008f28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008f2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d003      	beq.n	8008f3c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8008f34:	6878      	ldr	r0, [r7, #4]
 8008f36:	f000 f943 	bl	80091c0 <UART_Transmit_IT>
    return;
 8008f3a:	e014      	b.n	8008f66 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008f3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008f40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d00e      	beq.n	8008f66 <HAL_UART_IRQHandler+0x51e>
 8008f48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008f4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d008      	beq.n	8008f66 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8008f54:	6878      	ldr	r0, [r7, #4]
 8008f56:	f000 f983 	bl	8009260 <UART_EndTransmit_IT>
    return;
 8008f5a:	e004      	b.n	8008f66 <HAL_UART_IRQHandler+0x51e>
    return;
 8008f5c:	bf00      	nop
 8008f5e:	e002      	b.n	8008f66 <HAL_UART_IRQHandler+0x51e>
      return;
 8008f60:	bf00      	nop
 8008f62:	e000      	b.n	8008f66 <HAL_UART_IRQHandler+0x51e>
      return;
 8008f64:	bf00      	nop
  }
}
 8008f66:	37e8      	adds	r7, #232	; 0xe8
 8008f68:	46bd      	mov	sp, r7
 8008f6a:	bd80      	pop	{r7, pc}

08008f6c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008f6c:	b480      	push	{r7}
 8008f6e:	b083      	sub	sp, #12
 8008f70:	af00      	add	r7, sp, #0
 8008f72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008f74:	bf00      	nop
 8008f76:	370c      	adds	r7, #12
 8008f78:	46bd      	mov	sp, r7
 8008f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f7e:	4770      	bx	lr

08008f80 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008f80:	b480      	push	{r7}
 8008f82:	b083      	sub	sp, #12
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008f88:	bf00      	nop
 8008f8a:	370c      	adds	r7, #12
 8008f8c:	46bd      	mov	sp, r7
 8008f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f92:	4770      	bx	lr

08008f94 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008f94:	b480      	push	{r7}
 8008f96:	b083      	sub	sp, #12
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	6078      	str	r0, [r7, #4]
 8008f9c:	460b      	mov	r3, r1
 8008f9e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008fa0:	bf00      	nop
 8008fa2:	370c      	adds	r7, #12
 8008fa4:	46bd      	mov	sp, r7
 8008fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008faa:	4770      	bx	lr

08008fac <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008fac:	b580      	push	{r7, lr}
 8008fae:	b086      	sub	sp, #24
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	60f8      	str	r0, [r7, #12]
 8008fb4:	60b9      	str	r1, [r7, #8]
 8008fb6:	603b      	str	r3, [r7, #0]
 8008fb8:	4613      	mov	r3, r2
 8008fba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008fbc:	e03b      	b.n	8009036 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008fbe:	6a3b      	ldr	r3, [r7, #32]
 8008fc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fc4:	d037      	beq.n	8009036 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008fc6:	f7fc fb95 	bl	80056f4 <HAL_GetTick>
 8008fca:	4602      	mov	r2, r0
 8008fcc:	683b      	ldr	r3, [r7, #0]
 8008fce:	1ad3      	subs	r3, r2, r3
 8008fd0:	6a3a      	ldr	r2, [r7, #32]
 8008fd2:	429a      	cmp	r2, r3
 8008fd4:	d302      	bcc.n	8008fdc <UART_WaitOnFlagUntilTimeout+0x30>
 8008fd6:	6a3b      	ldr	r3, [r7, #32]
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d101      	bne.n	8008fe0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008fdc:	2303      	movs	r3, #3
 8008fde:	e03a      	b.n	8009056 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	68db      	ldr	r3, [r3, #12]
 8008fe6:	f003 0304 	and.w	r3, r3, #4
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d023      	beq.n	8009036 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008fee:	68bb      	ldr	r3, [r7, #8]
 8008ff0:	2b80      	cmp	r3, #128	; 0x80
 8008ff2:	d020      	beq.n	8009036 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008ff4:	68bb      	ldr	r3, [r7, #8]
 8008ff6:	2b40      	cmp	r3, #64	; 0x40
 8008ff8:	d01d      	beq.n	8009036 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	f003 0308 	and.w	r3, r3, #8
 8009004:	2b08      	cmp	r3, #8
 8009006:	d116      	bne.n	8009036 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8009008:	2300      	movs	r3, #0
 800900a:	617b      	str	r3, [r7, #20]
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	617b      	str	r3, [r7, #20]
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	685b      	ldr	r3, [r3, #4]
 800901a:	617b      	str	r3, [r7, #20]
 800901c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800901e:	68f8      	ldr	r0, [r7, #12]
 8009020:	f000 f857 	bl	80090d2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	2208      	movs	r2, #8
 8009028:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	2200      	movs	r2, #0
 800902e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8009032:	2301      	movs	r3, #1
 8009034:	e00f      	b.n	8009056 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	681a      	ldr	r2, [r3, #0]
 800903c:	68bb      	ldr	r3, [r7, #8]
 800903e:	4013      	ands	r3, r2
 8009040:	68ba      	ldr	r2, [r7, #8]
 8009042:	429a      	cmp	r2, r3
 8009044:	bf0c      	ite	eq
 8009046:	2301      	moveq	r3, #1
 8009048:	2300      	movne	r3, #0
 800904a:	b2db      	uxtb	r3, r3
 800904c:	461a      	mov	r2, r3
 800904e:	79fb      	ldrb	r3, [r7, #7]
 8009050:	429a      	cmp	r2, r3
 8009052:	d0b4      	beq.n	8008fbe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009054:	2300      	movs	r3, #0
}
 8009056:	4618      	mov	r0, r3
 8009058:	3718      	adds	r7, #24
 800905a:	46bd      	mov	sp, r7
 800905c:	bd80      	pop	{r7, pc}

0800905e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800905e:	b480      	push	{r7}
 8009060:	b085      	sub	sp, #20
 8009062:	af00      	add	r7, sp, #0
 8009064:	60f8      	str	r0, [r7, #12]
 8009066:	60b9      	str	r1, [r7, #8]
 8009068:	4613      	mov	r3, r2
 800906a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	68ba      	ldr	r2, [r7, #8]
 8009070:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	88fa      	ldrh	r2, [r7, #6]
 8009076:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	88fa      	ldrh	r2, [r7, #6]
 800907c:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	2200      	movs	r2, #0
 8009082:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	2222      	movs	r2, #34	; 0x22
 8009088:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	691b      	ldr	r3, [r3, #16]
 8009090:	2b00      	cmp	r3, #0
 8009092:	d007      	beq.n	80090a4 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	68da      	ldr	r2, [r3, #12]
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80090a2:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	695a      	ldr	r2, [r3, #20]
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	f042 0201 	orr.w	r2, r2, #1
 80090b2:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	68da      	ldr	r2, [r3, #12]
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	f042 0220 	orr.w	r2, r2, #32
 80090c2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80090c4:	2300      	movs	r3, #0
}
 80090c6:	4618      	mov	r0, r3
 80090c8:	3714      	adds	r7, #20
 80090ca:	46bd      	mov	sp, r7
 80090cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d0:	4770      	bx	lr

080090d2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80090d2:	b480      	push	{r7}
 80090d4:	b095      	sub	sp, #84	; 0x54
 80090d6:	af00      	add	r7, sp, #0
 80090d8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	330c      	adds	r3, #12
 80090e0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80090e4:	e853 3f00 	ldrex	r3, [r3]
 80090e8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80090ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090ec:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80090f0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	330c      	adds	r3, #12
 80090f8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80090fa:	643a      	str	r2, [r7, #64]	; 0x40
 80090fc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090fe:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009100:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009102:	e841 2300 	strex	r3, r2, [r1]
 8009106:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009108:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800910a:	2b00      	cmp	r3, #0
 800910c:	d1e5      	bne.n	80090da <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	3314      	adds	r3, #20
 8009114:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009116:	6a3b      	ldr	r3, [r7, #32]
 8009118:	e853 3f00 	ldrex	r3, [r3]
 800911c:	61fb      	str	r3, [r7, #28]
   return(result);
 800911e:	69fb      	ldr	r3, [r7, #28]
 8009120:	f023 0301 	bic.w	r3, r3, #1
 8009124:	64bb      	str	r3, [r7, #72]	; 0x48
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	3314      	adds	r3, #20
 800912c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800912e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009130:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009132:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009134:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009136:	e841 2300 	strex	r3, r2, [r1]
 800913a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800913c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800913e:	2b00      	cmp	r3, #0
 8009140:	d1e5      	bne.n	800910e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009146:	2b01      	cmp	r3, #1
 8009148:	d119      	bne.n	800917e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	330c      	adds	r3, #12
 8009150:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	e853 3f00 	ldrex	r3, [r3]
 8009158:	60bb      	str	r3, [r7, #8]
   return(result);
 800915a:	68bb      	ldr	r3, [r7, #8]
 800915c:	f023 0310 	bic.w	r3, r3, #16
 8009160:	647b      	str	r3, [r7, #68]	; 0x44
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	330c      	adds	r3, #12
 8009168:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800916a:	61ba      	str	r2, [r7, #24]
 800916c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800916e:	6979      	ldr	r1, [r7, #20]
 8009170:	69ba      	ldr	r2, [r7, #24]
 8009172:	e841 2300 	strex	r3, r2, [r1]
 8009176:	613b      	str	r3, [r7, #16]
   return(result);
 8009178:	693b      	ldr	r3, [r7, #16]
 800917a:	2b00      	cmp	r3, #0
 800917c:	d1e5      	bne.n	800914a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	2220      	movs	r2, #32
 8009182:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	2200      	movs	r2, #0
 800918a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800918c:	bf00      	nop
 800918e:	3754      	adds	r7, #84	; 0x54
 8009190:	46bd      	mov	sp, r7
 8009192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009196:	4770      	bx	lr

08009198 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009198:	b580      	push	{r7, lr}
 800919a:	b084      	sub	sp, #16
 800919c:	af00      	add	r7, sp, #0
 800919e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80091a4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	2200      	movs	r2, #0
 80091aa:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	2200      	movs	r2, #0
 80091b0:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80091b2:	68f8      	ldr	r0, [r7, #12]
 80091b4:	f7ff fee4 	bl	8008f80 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80091b8:	bf00      	nop
 80091ba:	3710      	adds	r7, #16
 80091bc:	46bd      	mov	sp, r7
 80091be:	bd80      	pop	{r7, pc}

080091c0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80091c0:	b480      	push	{r7}
 80091c2:	b085      	sub	sp, #20
 80091c4:	af00      	add	r7, sp, #0
 80091c6:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80091ce:	b2db      	uxtb	r3, r3
 80091d0:	2b21      	cmp	r3, #33	; 0x21
 80091d2:	d13e      	bne.n	8009252 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	689b      	ldr	r3, [r3, #8]
 80091d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80091dc:	d114      	bne.n	8009208 <UART_Transmit_IT+0x48>
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	691b      	ldr	r3, [r3, #16]
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d110      	bne.n	8009208 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	6a1b      	ldr	r3, [r3, #32]
 80091ea:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	881b      	ldrh	r3, [r3, #0]
 80091f0:	461a      	mov	r2, r3
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80091fa:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	6a1b      	ldr	r3, [r3, #32]
 8009200:	1c9a      	adds	r2, r3, #2
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	621a      	str	r2, [r3, #32]
 8009206:	e008      	b.n	800921a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	6a1b      	ldr	r3, [r3, #32]
 800920c:	1c59      	adds	r1, r3, #1
 800920e:	687a      	ldr	r2, [r7, #4]
 8009210:	6211      	str	r1, [r2, #32]
 8009212:	781a      	ldrb	r2, [r3, #0]
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800921e:	b29b      	uxth	r3, r3
 8009220:	3b01      	subs	r3, #1
 8009222:	b29b      	uxth	r3, r3
 8009224:	687a      	ldr	r2, [r7, #4]
 8009226:	4619      	mov	r1, r3
 8009228:	84d1      	strh	r1, [r2, #38]	; 0x26
 800922a:	2b00      	cmp	r3, #0
 800922c:	d10f      	bne.n	800924e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	68da      	ldr	r2, [r3, #12]
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800923c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	68da      	ldr	r2, [r3, #12]
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800924c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800924e:	2300      	movs	r3, #0
 8009250:	e000      	b.n	8009254 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009252:	2302      	movs	r3, #2
  }
}
 8009254:	4618      	mov	r0, r3
 8009256:	3714      	adds	r7, #20
 8009258:	46bd      	mov	sp, r7
 800925a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800925e:	4770      	bx	lr

08009260 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009260:	b580      	push	{r7, lr}
 8009262:	b082      	sub	sp, #8
 8009264:	af00      	add	r7, sp, #0
 8009266:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	68da      	ldr	r2, [r3, #12]
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009276:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	2220      	movs	r2, #32
 800927c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009280:	6878      	ldr	r0, [r7, #4]
 8009282:	f7ff fe73 	bl	8008f6c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009286:	2300      	movs	r3, #0
}
 8009288:	4618      	mov	r0, r3
 800928a:	3708      	adds	r7, #8
 800928c:	46bd      	mov	sp, r7
 800928e:	bd80      	pop	{r7, pc}

08009290 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009290:	b580      	push	{r7, lr}
 8009292:	b08c      	sub	sp, #48	; 0x30
 8009294:	af00      	add	r7, sp, #0
 8009296:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800929e:	b2db      	uxtb	r3, r3
 80092a0:	2b22      	cmp	r3, #34	; 0x22
 80092a2:	f040 80ae 	bne.w	8009402 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	689b      	ldr	r3, [r3, #8]
 80092aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80092ae:	d117      	bne.n	80092e0 <UART_Receive_IT+0x50>
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	691b      	ldr	r3, [r3, #16]
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d113      	bne.n	80092e0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80092b8:	2300      	movs	r3, #0
 80092ba:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092c0:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	685b      	ldr	r3, [r3, #4]
 80092c8:	b29b      	uxth	r3, r3
 80092ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80092ce:	b29a      	uxth	r2, r3
 80092d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092d2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092d8:	1c9a      	adds	r2, r3, #2
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	629a      	str	r2, [r3, #40]	; 0x28
 80092de:	e026      	b.n	800932e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092e4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80092e6:	2300      	movs	r3, #0
 80092e8:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	689b      	ldr	r3, [r3, #8]
 80092ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80092f2:	d007      	beq.n	8009304 <UART_Receive_IT+0x74>
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	689b      	ldr	r3, [r3, #8]
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d10a      	bne.n	8009312 <UART_Receive_IT+0x82>
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	691b      	ldr	r3, [r3, #16]
 8009300:	2b00      	cmp	r3, #0
 8009302:	d106      	bne.n	8009312 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	685b      	ldr	r3, [r3, #4]
 800930a:	b2da      	uxtb	r2, r3
 800930c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800930e:	701a      	strb	r2, [r3, #0]
 8009310:	e008      	b.n	8009324 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	685b      	ldr	r3, [r3, #4]
 8009318:	b2db      	uxtb	r3, r3
 800931a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800931e:	b2da      	uxtb	r2, r3
 8009320:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009322:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009328:	1c5a      	adds	r2, r3, #1
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009332:	b29b      	uxth	r3, r3
 8009334:	3b01      	subs	r3, #1
 8009336:	b29b      	uxth	r3, r3
 8009338:	687a      	ldr	r2, [r7, #4]
 800933a:	4619      	mov	r1, r3
 800933c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800933e:	2b00      	cmp	r3, #0
 8009340:	d15d      	bne.n	80093fe <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	68da      	ldr	r2, [r3, #12]
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	f022 0220 	bic.w	r2, r2, #32
 8009350:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	68da      	ldr	r2, [r3, #12]
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009360:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	695a      	ldr	r2, [r3, #20]
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	f022 0201 	bic.w	r2, r2, #1
 8009370:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	2220      	movs	r2, #32
 8009376:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	2200      	movs	r2, #0
 800937e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009384:	2b01      	cmp	r3, #1
 8009386:	d135      	bne.n	80093f4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	2200      	movs	r2, #0
 800938c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	330c      	adds	r3, #12
 8009394:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009396:	697b      	ldr	r3, [r7, #20]
 8009398:	e853 3f00 	ldrex	r3, [r3]
 800939c:	613b      	str	r3, [r7, #16]
   return(result);
 800939e:	693b      	ldr	r3, [r7, #16]
 80093a0:	f023 0310 	bic.w	r3, r3, #16
 80093a4:	627b      	str	r3, [r7, #36]	; 0x24
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	330c      	adds	r3, #12
 80093ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80093ae:	623a      	str	r2, [r7, #32]
 80093b0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093b2:	69f9      	ldr	r1, [r7, #28]
 80093b4:	6a3a      	ldr	r2, [r7, #32]
 80093b6:	e841 2300 	strex	r3, r2, [r1]
 80093ba:	61bb      	str	r3, [r7, #24]
   return(result);
 80093bc:	69bb      	ldr	r3, [r7, #24]
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d1e5      	bne.n	800938e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	f003 0310 	and.w	r3, r3, #16
 80093cc:	2b10      	cmp	r3, #16
 80093ce:	d10a      	bne.n	80093e6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80093d0:	2300      	movs	r3, #0
 80093d2:	60fb      	str	r3, [r7, #12]
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	60fb      	str	r3, [r7, #12]
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	685b      	ldr	r3, [r3, #4]
 80093e2:	60fb      	str	r3, [r7, #12]
 80093e4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80093ea:	4619      	mov	r1, r3
 80093ec:	6878      	ldr	r0, [r7, #4]
 80093ee:	f7ff fdd1 	bl	8008f94 <HAL_UARTEx_RxEventCallback>
 80093f2:	e002      	b.n	80093fa <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80093f4:	6878      	ldr	r0, [r7, #4]
 80093f6:	f7f9 f9bb 	bl	8002770 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80093fa:	2300      	movs	r3, #0
 80093fc:	e002      	b.n	8009404 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80093fe:	2300      	movs	r3, #0
 8009400:	e000      	b.n	8009404 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8009402:	2302      	movs	r3, #2
  }
}
 8009404:	4618      	mov	r0, r3
 8009406:	3730      	adds	r7, #48	; 0x30
 8009408:	46bd      	mov	sp, r7
 800940a:	bd80      	pop	{r7, pc}

0800940c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800940c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009410:	b0c0      	sub	sp, #256	; 0x100
 8009412:	af00      	add	r7, sp, #0
 8009414:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009418:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	691b      	ldr	r3, [r3, #16]
 8009420:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8009424:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009428:	68d9      	ldr	r1, [r3, #12]
 800942a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800942e:	681a      	ldr	r2, [r3, #0]
 8009430:	ea40 0301 	orr.w	r3, r0, r1
 8009434:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009436:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800943a:	689a      	ldr	r2, [r3, #8]
 800943c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009440:	691b      	ldr	r3, [r3, #16]
 8009442:	431a      	orrs	r2, r3
 8009444:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009448:	695b      	ldr	r3, [r3, #20]
 800944a:	431a      	orrs	r2, r3
 800944c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009450:	69db      	ldr	r3, [r3, #28]
 8009452:	4313      	orrs	r3, r2
 8009454:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009458:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	68db      	ldr	r3, [r3, #12]
 8009460:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8009464:	f021 010c 	bic.w	r1, r1, #12
 8009468:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800946c:	681a      	ldr	r2, [r3, #0]
 800946e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8009472:	430b      	orrs	r3, r1
 8009474:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009476:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	695b      	ldr	r3, [r3, #20]
 800947e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8009482:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009486:	6999      	ldr	r1, [r3, #24]
 8009488:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800948c:	681a      	ldr	r2, [r3, #0]
 800948e:	ea40 0301 	orr.w	r3, r0, r1
 8009492:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009494:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009498:	681a      	ldr	r2, [r3, #0]
 800949a:	4b8f      	ldr	r3, [pc, #572]	; (80096d8 <UART_SetConfig+0x2cc>)
 800949c:	429a      	cmp	r2, r3
 800949e:	d005      	beq.n	80094ac <UART_SetConfig+0xa0>
 80094a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80094a4:	681a      	ldr	r2, [r3, #0]
 80094a6:	4b8d      	ldr	r3, [pc, #564]	; (80096dc <UART_SetConfig+0x2d0>)
 80094a8:	429a      	cmp	r2, r3
 80094aa:	d104      	bne.n	80094b6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80094ac:	f7fe f8c0 	bl	8007630 <HAL_RCC_GetPCLK2Freq>
 80094b0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80094b4:	e003      	b.n	80094be <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80094b6:	f7fe f8a7 	bl	8007608 <HAL_RCC_GetPCLK1Freq>
 80094ba:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80094be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80094c2:	69db      	ldr	r3, [r3, #28]
 80094c4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80094c8:	f040 810c 	bne.w	80096e4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80094cc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80094d0:	2200      	movs	r2, #0
 80094d2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80094d6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80094da:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80094de:	4622      	mov	r2, r4
 80094e0:	462b      	mov	r3, r5
 80094e2:	1891      	adds	r1, r2, r2
 80094e4:	65b9      	str	r1, [r7, #88]	; 0x58
 80094e6:	415b      	adcs	r3, r3
 80094e8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80094ea:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80094ee:	4621      	mov	r1, r4
 80094f0:	eb12 0801 	adds.w	r8, r2, r1
 80094f4:	4629      	mov	r1, r5
 80094f6:	eb43 0901 	adc.w	r9, r3, r1
 80094fa:	f04f 0200 	mov.w	r2, #0
 80094fe:	f04f 0300 	mov.w	r3, #0
 8009502:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009506:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800950a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800950e:	4690      	mov	r8, r2
 8009510:	4699      	mov	r9, r3
 8009512:	4623      	mov	r3, r4
 8009514:	eb18 0303 	adds.w	r3, r8, r3
 8009518:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800951c:	462b      	mov	r3, r5
 800951e:	eb49 0303 	adc.w	r3, r9, r3
 8009522:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8009526:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800952a:	685b      	ldr	r3, [r3, #4]
 800952c:	2200      	movs	r2, #0
 800952e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8009532:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8009536:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800953a:	460b      	mov	r3, r1
 800953c:	18db      	adds	r3, r3, r3
 800953e:	653b      	str	r3, [r7, #80]	; 0x50
 8009540:	4613      	mov	r3, r2
 8009542:	eb42 0303 	adc.w	r3, r2, r3
 8009546:	657b      	str	r3, [r7, #84]	; 0x54
 8009548:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800954c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8009550:	f7f7 faee 	bl	8000b30 <__aeabi_uldivmod>
 8009554:	4602      	mov	r2, r0
 8009556:	460b      	mov	r3, r1
 8009558:	4b61      	ldr	r3, [pc, #388]	; (80096e0 <UART_SetConfig+0x2d4>)
 800955a:	fba3 2302 	umull	r2, r3, r3, r2
 800955e:	095b      	lsrs	r3, r3, #5
 8009560:	011c      	lsls	r4, r3, #4
 8009562:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009566:	2200      	movs	r2, #0
 8009568:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800956c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8009570:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8009574:	4642      	mov	r2, r8
 8009576:	464b      	mov	r3, r9
 8009578:	1891      	adds	r1, r2, r2
 800957a:	64b9      	str	r1, [r7, #72]	; 0x48
 800957c:	415b      	adcs	r3, r3
 800957e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009580:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8009584:	4641      	mov	r1, r8
 8009586:	eb12 0a01 	adds.w	sl, r2, r1
 800958a:	4649      	mov	r1, r9
 800958c:	eb43 0b01 	adc.w	fp, r3, r1
 8009590:	f04f 0200 	mov.w	r2, #0
 8009594:	f04f 0300 	mov.w	r3, #0
 8009598:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800959c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80095a0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80095a4:	4692      	mov	sl, r2
 80095a6:	469b      	mov	fp, r3
 80095a8:	4643      	mov	r3, r8
 80095aa:	eb1a 0303 	adds.w	r3, sl, r3
 80095ae:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80095b2:	464b      	mov	r3, r9
 80095b4:	eb4b 0303 	adc.w	r3, fp, r3
 80095b8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80095bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80095c0:	685b      	ldr	r3, [r3, #4]
 80095c2:	2200      	movs	r2, #0
 80095c4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80095c8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80095cc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80095d0:	460b      	mov	r3, r1
 80095d2:	18db      	adds	r3, r3, r3
 80095d4:	643b      	str	r3, [r7, #64]	; 0x40
 80095d6:	4613      	mov	r3, r2
 80095d8:	eb42 0303 	adc.w	r3, r2, r3
 80095dc:	647b      	str	r3, [r7, #68]	; 0x44
 80095de:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80095e2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80095e6:	f7f7 faa3 	bl	8000b30 <__aeabi_uldivmod>
 80095ea:	4602      	mov	r2, r0
 80095ec:	460b      	mov	r3, r1
 80095ee:	4611      	mov	r1, r2
 80095f0:	4b3b      	ldr	r3, [pc, #236]	; (80096e0 <UART_SetConfig+0x2d4>)
 80095f2:	fba3 2301 	umull	r2, r3, r3, r1
 80095f6:	095b      	lsrs	r3, r3, #5
 80095f8:	2264      	movs	r2, #100	; 0x64
 80095fa:	fb02 f303 	mul.w	r3, r2, r3
 80095fe:	1acb      	subs	r3, r1, r3
 8009600:	00db      	lsls	r3, r3, #3
 8009602:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8009606:	4b36      	ldr	r3, [pc, #216]	; (80096e0 <UART_SetConfig+0x2d4>)
 8009608:	fba3 2302 	umull	r2, r3, r3, r2
 800960c:	095b      	lsrs	r3, r3, #5
 800960e:	005b      	lsls	r3, r3, #1
 8009610:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009614:	441c      	add	r4, r3
 8009616:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800961a:	2200      	movs	r2, #0
 800961c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009620:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8009624:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8009628:	4642      	mov	r2, r8
 800962a:	464b      	mov	r3, r9
 800962c:	1891      	adds	r1, r2, r2
 800962e:	63b9      	str	r1, [r7, #56]	; 0x38
 8009630:	415b      	adcs	r3, r3
 8009632:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009634:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009638:	4641      	mov	r1, r8
 800963a:	1851      	adds	r1, r2, r1
 800963c:	6339      	str	r1, [r7, #48]	; 0x30
 800963e:	4649      	mov	r1, r9
 8009640:	414b      	adcs	r3, r1
 8009642:	637b      	str	r3, [r7, #52]	; 0x34
 8009644:	f04f 0200 	mov.w	r2, #0
 8009648:	f04f 0300 	mov.w	r3, #0
 800964c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8009650:	4659      	mov	r1, fp
 8009652:	00cb      	lsls	r3, r1, #3
 8009654:	4651      	mov	r1, sl
 8009656:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800965a:	4651      	mov	r1, sl
 800965c:	00ca      	lsls	r2, r1, #3
 800965e:	4610      	mov	r0, r2
 8009660:	4619      	mov	r1, r3
 8009662:	4603      	mov	r3, r0
 8009664:	4642      	mov	r2, r8
 8009666:	189b      	adds	r3, r3, r2
 8009668:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800966c:	464b      	mov	r3, r9
 800966e:	460a      	mov	r2, r1
 8009670:	eb42 0303 	adc.w	r3, r2, r3
 8009674:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009678:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800967c:	685b      	ldr	r3, [r3, #4]
 800967e:	2200      	movs	r2, #0
 8009680:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8009684:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8009688:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800968c:	460b      	mov	r3, r1
 800968e:	18db      	adds	r3, r3, r3
 8009690:	62bb      	str	r3, [r7, #40]	; 0x28
 8009692:	4613      	mov	r3, r2
 8009694:	eb42 0303 	adc.w	r3, r2, r3
 8009698:	62fb      	str	r3, [r7, #44]	; 0x2c
 800969a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800969e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80096a2:	f7f7 fa45 	bl	8000b30 <__aeabi_uldivmod>
 80096a6:	4602      	mov	r2, r0
 80096a8:	460b      	mov	r3, r1
 80096aa:	4b0d      	ldr	r3, [pc, #52]	; (80096e0 <UART_SetConfig+0x2d4>)
 80096ac:	fba3 1302 	umull	r1, r3, r3, r2
 80096b0:	095b      	lsrs	r3, r3, #5
 80096b2:	2164      	movs	r1, #100	; 0x64
 80096b4:	fb01 f303 	mul.w	r3, r1, r3
 80096b8:	1ad3      	subs	r3, r2, r3
 80096ba:	00db      	lsls	r3, r3, #3
 80096bc:	3332      	adds	r3, #50	; 0x32
 80096be:	4a08      	ldr	r2, [pc, #32]	; (80096e0 <UART_SetConfig+0x2d4>)
 80096c0:	fba2 2303 	umull	r2, r3, r2, r3
 80096c4:	095b      	lsrs	r3, r3, #5
 80096c6:	f003 0207 	and.w	r2, r3, #7
 80096ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	4422      	add	r2, r4
 80096d2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80096d4:	e106      	b.n	80098e4 <UART_SetConfig+0x4d8>
 80096d6:	bf00      	nop
 80096d8:	40011000 	.word	0x40011000
 80096dc:	40011400 	.word	0x40011400
 80096e0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80096e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80096e8:	2200      	movs	r2, #0
 80096ea:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80096ee:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80096f2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80096f6:	4642      	mov	r2, r8
 80096f8:	464b      	mov	r3, r9
 80096fa:	1891      	adds	r1, r2, r2
 80096fc:	6239      	str	r1, [r7, #32]
 80096fe:	415b      	adcs	r3, r3
 8009700:	627b      	str	r3, [r7, #36]	; 0x24
 8009702:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009706:	4641      	mov	r1, r8
 8009708:	1854      	adds	r4, r2, r1
 800970a:	4649      	mov	r1, r9
 800970c:	eb43 0501 	adc.w	r5, r3, r1
 8009710:	f04f 0200 	mov.w	r2, #0
 8009714:	f04f 0300 	mov.w	r3, #0
 8009718:	00eb      	lsls	r3, r5, #3
 800971a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800971e:	00e2      	lsls	r2, r4, #3
 8009720:	4614      	mov	r4, r2
 8009722:	461d      	mov	r5, r3
 8009724:	4643      	mov	r3, r8
 8009726:	18e3      	adds	r3, r4, r3
 8009728:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800972c:	464b      	mov	r3, r9
 800972e:	eb45 0303 	adc.w	r3, r5, r3
 8009732:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8009736:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800973a:	685b      	ldr	r3, [r3, #4]
 800973c:	2200      	movs	r2, #0
 800973e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8009742:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009746:	f04f 0200 	mov.w	r2, #0
 800974a:	f04f 0300 	mov.w	r3, #0
 800974e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8009752:	4629      	mov	r1, r5
 8009754:	008b      	lsls	r3, r1, #2
 8009756:	4621      	mov	r1, r4
 8009758:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800975c:	4621      	mov	r1, r4
 800975e:	008a      	lsls	r2, r1, #2
 8009760:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8009764:	f7f7 f9e4 	bl	8000b30 <__aeabi_uldivmod>
 8009768:	4602      	mov	r2, r0
 800976a:	460b      	mov	r3, r1
 800976c:	4b60      	ldr	r3, [pc, #384]	; (80098f0 <UART_SetConfig+0x4e4>)
 800976e:	fba3 2302 	umull	r2, r3, r3, r2
 8009772:	095b      	lsrs	r3, r3, #5
 8009774:	011c      	lsls	r4, r3, #4
 8009776:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800977a:	2200      	movs	r2, #0
 800977c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8009780:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009784:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8009788:	4642      	mov	r2, r8
 800978a:	464b      	mov	r3, r9
 800978c:	1891      	adds	r1, r2, r2
 800978e:	61b9      	str	r1, [r7, #24]
 8009790:	415b      	adcs	r3, r3
 8009792:	61fb      	str	r3, [r7, #28]
 8009794:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009798:	4641      	mov	r1, r8
 800979a:	1851      	adds	r1, r2, r1
 800979c:	6139      	str	r1, [r7, #16]
 800979e:	4649      	mov	r1, r9
 80097a0:	414b      	adcs	r3, r1
 80097a2:	617b      	str	r3, [r7, #20]
 80097a4:	f04f 0200 	mov.w	r2, #0
 80097a8:	f04f 0300 	mov.w	r3, #0
 80097ac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80097b0:	4659      	mov	r1, fp
 80097b2:	00cb      	lsls	r3, r1, #3
 80097b4:	4651      	mov	r1, sl
 80097b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80097ba:	4651      	mov	r1, sl
 80097bc:	00ca      	lsls	r2, r1, #3
 80097be:	4610      	mov	r0, r2
 80097c0:	4619      	mov	r1, r3
 80097c2:	4603      	mov	r3, r0
 80097c4:	4642      	mov	r2, r8
 80097c6:	189b      	adds	r3, r3, r2
 80097c8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80097cc:	464b      	mov	r3, r9
 80097ce:	460a      	mov	r2, r1
 80097d0:	eb42 0303 	adc.w	r3, r2, r3
 80097d4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80097d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80097dc:	685b      	ldr	r3, [r3, #4]
 80097de:	2200      	movs	r2, #0
 80097e0:	67bb      	str	r3, [r7, #120]	; 0x78
 80097e2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80097e4:	f04f 0200 	mov.w	r2, #0
 80097e8:	f04f 0300 	mov.w	r3, #0
 80097ec:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80097f0:	4649      	mov	r1, r9
 80097f2:	008b      	lsls	r3, r1, #2
 80097f4:	4641      	mov	r1, r8
 80097f6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80097fa:	4641      	mov	r1, r8
 80097fc:	008a      	lsls	r2, r1, #2
 80097fe:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8009802:	f7f7 f995 	bl	8000b30 <__aeabi_uldivmod>
 8009806:	4602      	mov	r2, r0
 8009808:	460b      	mov	r3, r1
 800980a:	4611      	mov	r1, r2
 800980c:	4b38      	ldr	r3, [pc, #224]	; (80098f0 <UART_SetConfig+0x4e4>)
 800980e:	fba3 2301 	umull	r2, r3, r3, r1
 8009812:	095b      	lsrs	r3, r3, #5
 8009814:	2264      	movs	r2, #100	; 0x64
 8009816:	fb02 f303 	mul.w	r3, r2, r3
 800981a:	1acb      	subs	r3, r1, r3
 800981c:	011b      	lsls	r3, r3, #4
 800981e:	3332      	adds	r3, #50	; 0x32
 8009820:	4a33      	ldr	r2, [pc, #204]	; (80098f0 <UART_SetConfig+0x4e4>)
 8009822:	fba2 2303 	umull	r2, r3, r2, r3
 8009826:	095b      	lsrs	r3, r3, #5
 8009828:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800982c:	441c      	add	r4, r3
 800982e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009832:	2200      	movs	r2, #0
 8009834:	673b      	str	r3, [r7, #112]	; 0x70
 8009836:	677a      	str	r2, [r7, #116]	; 0x74
 8009838:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800983c:	4642      	mov	r2, r8
 800983e:	464b      	mov	r3, r9
 8009840:	1891      	adds	r1, r2, r2
 8009842:	60b9      	str	r1, [r7, #8]
 8009844:	415b      	adcs	r3, r3
 8009846:	60fb      	str	r3, [r7, #12]
 8009848:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800984c:	4641      	mov	r1, r8
 800984e:	1851      	adds	r1, r2, r1
 8009850:	6039      	str	r1, [r7, #0]
 8009852:	4649      	mov	r1, r9
 8009854:	414b      	adcs	r3, r1
 8009856:	607b      	str	r3, [r7, #4]
 8009858:	f04f 0200 	mov.w	r2, #0
 800985c:	f04f 0300 	mov.w	r3, #0
 8009860:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009864:	4659      	mov	r1, fp
 8009866:	00cb      	lsls	r3, r1, #3
 8009868:	4651      	mov	r1, sl
 800986a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800986e:	4651      	mov	r1, sl
 8009870:	00ca      	lsls	r2, r1, #3
 8009872:	4610      	mov	r0, r2
 8009874:	4619      	mov	r1, r3
 8009876:	4603      	mov	r3, r0
 8009878:	4642      	mov	r2, r8
 800987a:	189b      	adds	r3, r3, r2
 800987c:	66bb      	str	r3, [r7, #104]	; 0x68
 800987e:	464b      	mov	r3, r9
 8009880:	460a      	mov	r2, r1
 8009882:	eb42 0303 	adc.w	r3, r2, r3
 8009886:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009888:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800988c:	685b      	ldr	r3, [r3, #4]
 800988e:	2200      	movs	r2, #0
 8009890:	663b      	str	r3, [r7, #96]	; 0x60
 8009892:	667a      	str	r2, [r7, #100]	; 0x64
 8009894:	f04f 0200 	mov.w	r2, #0
 8009898:	f04f 0300 	mov.w	r3, #0
 800989c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80098a0:	4649      	mov	r1, r9
 80098a2:	008b      	lsls	r3, r1, #2
 80098a4:	4641      	mov	r1, r8
 80098a6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80098aa:	4641      	mov	r1, r8
 80098ac:	008a      	lsls	r2, r1, #2
 80098ae:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80098b2:	f7f7 f93d 	bl	8000b30 <__aeabi_uldivmod>
 80098b6:	4602      	mov	r2, r0
 80098b8:	460b      	mov	r3, r1
 80098ba:	4b0d      	ldr	r3, [pc, #52]	; (80098f0 <UART_SetConfig+0x4e4>)
 80098bc:	fba3 1302 	umull	r1, r3, r3, r2
 80098c0:	095b      	lsrs	r3, r3, #5
 80098c2:	2164      	movs	r1, #100	; 0x64
 80098c4:	fb01 f303 	mul.w	r3, r1, r3
 80098c8:	1ad3      	subs	r3, r2, r3
 80098ca:	011b      	lsls	r3, r3, #4
 80098cc:	3332      	adds	r3, #50	; 0x32
 80098ce:	4a08      	ldr	r2, [pc, #32]	; (80098f0 <UART_SetConfig+0x4e4>)
 80098d0:	fba2 2303 	umull	r2, r3, r2, r3
 80098d4:	095b      	lsrs	r3, r3, #5
 80098d6:	f003 020f 	and.w	r2, r3, #15
 80098da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	4422      	add	r2, r4
 80098e2:	609a      	str	r2, [r3, #8]
}
 80098e4:	bf00      	nop
 80098e6:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80098ea:	46bd      	mov	sp, r7
 80098ec:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80098f0:	51eb851f 	.word	0x51eb851f

080098f4 <__itoa>:
 80098f4:	1e93      	subs	r3, r2, #2
 80098f6:	2b22      	cmp	r3, #34	; 0x22
 80098f8:	b510      	push	{r4, lr}
 80098fa:	460c      	mov	r4, r1
 80098fc:	d904      	bls.n	8009908 <__itoa+0x14>
 80098fe:	2300      	movs	r3, #0
 8009900:	700b      	strb	r3, [r1, #0]
 8009902:	461c      	mov	r4, r3
 8009904:	4620      	mov	r0, r4
 8009906:	bd10      	pop	{r4, pc}
 8009908:	2a0a      	cmp	r2, #10
 800990a:	d109      	bne.n	8009920 <__itoa+0x2c>
 800990c:	2800      	cmp	r0, #0
 800990e:	da07      	bge.n	8009920 <__itoa+0x2c>
 8009910:	232d      	movs	r3, #45	; 0x2d
 8009912:	700b      	strb	r3, [r1, #0]
 8009914:	4240      	negs	r0, r0
 8009916:	2101      	movs	r1, #1
 8009918:	4421      	add	r1, r4
 800991a:	f000 f8b9 	bl	8009a90 <__utoa>
 800991e:	e7f1      	b.n	8009904 <__itoa+0x10>
 8009920:	2100      	movs	r1, #0
 8009922:	e7f9      	b.n	8009918 <__itoa+0x24>

08009924 <itoa>:
 8009924:	f7ff bfe6 	b.w	80098f4 <__itoa>

08009928 <malloc>:
 8009928:	4b02      	ldr	r3, [pc, #8]	; (8009934 <malloc+0xc>)
 800992a:	4601      	mov	r1, r0
 800992c:	6818      	ldr	r0, [r3, #0]
 800992e:	f000 b823 	b.w	8009978 <_malloc_r>
 8009932:	bf00      	nop
 8009934:	200000bc 	.word	0x200000bc

08009938 <sbrk_aligned>:
 8009938:	b570      	push	{r4, r5, r6, lr}
 800993a:	4e0e      	ldr	r6, [pc, #56]	; (8009974 <sbrk_aligned+0x3c>)
 800993c:	460c      	mov	r4, r1
 800993e:	6831      	ldr	r1, [r6, #0]
 8009940:	4605      	mov	r5, r0
 8009942:	b911      	cbnz	r1, 800994a <sbrk_aligned+0x12>
 8009944:	f000 f8ee 	bl	8009b24 <_sbrk_r>
 8009948:	6030      	str	r0, [r6, #0]
 800994a:	4621      	mov	r1, r4
 800994c:	4628      	mov	r0, r5
 800994e:	f000 f8e9 	bl	8009b24 <_sbrk_r>
 8009952:	1c43      	adds	r3, r0, #1
 8009954:	d00a      	beq.n	800996c <sbrk_aligned+0x34>
 8009956:	1cc4      	adds	r4, r0, #3
 8009958:	f024 0403 	bic.w	r4, r4, #3
 800995c:	42a0      	cmp	r0, r4
 800995e:	d007      	beq.n	8009970 <sbrk_aligned+0x38>
 8009960:	1a21      	subs	r1, r4, r0
 8009962:	4628      	mov	r0, r5
 8009964:	f000 f8de 	bl	8009b24 <_sbrk_r>
 8009968:	3001      	adds	r0, #1
 800996a:	d101      	bne.n	8009970 <sbrk_aligned+0x38>
 800996c:	f04f 34ff 	mov.w	r4, #4294967295
 8009970:	4620      	mov	r0, r4
 8009972:	bd70      	pop	{r4, r5, r6, pc}
 8009974:	20000ad4 	.word	0x20000ad4

08009978 <_malloc_r>:
 8009978:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800997c:	1ccd      	adds	r5, r1, #3
 800997e:	f025 0503 	bic.w	r5, r5, #3
 8009982:	3508      	adds	r5, #8
 8009984:	2d0c      	cmp	r5, #12
 8009986:	bf38      	it	cc
 8009988:	250c      	movcc	r5, #12
 800998a:	2d00      	cmp	r5, #0
 800998c:	4607      	mov	r7, r0
 800998e:	db01      	blt.n	8009994 <_malloc_r+0x1c>
 8009990:	42a9      	cmp	r1, r5
 8009992:	d905      	bls.n	80099a0 <_malloc_r+0x28>
 8009994:	230c      	movs	r3, #12
 8009996:	603b      	str	r3, [r7, #0]
 8009998:	2600      	movs	r6, #0
 800999a:	4630      	mov	r0, r6
 800999c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80099a0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8009a74 <_malloc_r+0xfc>
 80099a4:	f000 f868 	bl	8009a78 <__malloc_lock>
 80099a8:	f8d8 3000 	ldr.w	r3, [r8]
 80099ac:	461c      	mov	r4, r3
 80099ae:	bb5c      	cbnz	r4, 8009a08 <_malloc_r+0x90>
 80099b0:	4629      	mov	r1, r5
 80099b2:	4638      	mov	r0, r7
 80099b4:	f7ff ffc0 	bl	8009938 <sbrk_aligned>
 80099b8:	1c43      	adds	r3, r0, #1
 80099ba:	4604      	mov	r4, r0
 80099bc:	d155      	bne.n	8009a6a <_malloc_r+0xf2>
 80099be:	f8d8 4000 	ldr.w	r4, [r8]
 80099c2:	4626      	mov	r6, r4
 80099c4:	2e00      	cmp	r6, #0
 80099c6:	d145      	bne.n	8009a54 <_malloc_r+0xdc>
 80099c8:	2c00      	cmp	r4, #0
 80099ca:	d048      	beq.n	8009a5e <_malloc_r+0xe6>
 80099cc:	6823      	ldr	r3, [r4, #0]
 80099ce:	4631      	mov	r1, r6
 80099d0:	4638      	mov	r0, r7
 80099d2:	eb04 0903 	add.w	r9, r4, r3
 80099d6:	f000 f8a5 	bl	8009b24 <_sbrk_r>
 80099da:	4581      	cmp	r9, r0
 80099dc:	d13f      	bne.n	8009a5e <_malloc_r+0xe6>
 80099de:	6821      	ldr	r1, [r4, #0]
 80099e0:	1a6d      	subs	r5, r5, r1
 80099e2:	4629      	mov	r1, r5
 80099e4:	4638      	mov	r0, r7
 80099e6:	f7ff ffa7 	bl	8009938 <sbrk_aligned>
 80099ea:	3001      	adds	r0, #1
 80099ec:	d037      	beq.n	8009a5e <_malloc_r+0xe6>
 80099ee:	6823      	ldr	r3, [r4, #0]
 80099f0:	442b      	add	r3, r5
 80099f2:	6023      	str	r3, [r4, #0]
 80099f4:	f8d8 3000 	ldr.w	r3, [r8]
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d038      	beq.n	8009a6e <_malloc_r+0xf6>
 80099fc:	685a      	ldr	r2, [r3, #4]
 80099fe:	42a2      	cmp	r2, r4
 8009a00:	d12b      	bne.n	8009a5a <_malloc_r+0xe2>
 8009a02:	2200      	movs	r2, #0
 8009a04:	605a      	str	r2, [r3, #4]
 8009a06:	e00f      	b.n	8009a28 <_malloc_r+0xb0>
 8009a08:	6822      	ldr	r2, [r4, #0]
 8009a0a:	1b52      	subs	r2, r2, r5
 8009a0c:	d41f      	bmi.n	8009a4e <_malloc_r+0xd6>
 8009a0e:	2a0b      	cmp	r2, #11
 8009a10:	d917      	bls.n	8009a42 <_malloc_r+0xca>
 8009a12:	1961      	adds	r1, r4, r5
 8009a14:	42a3      	cmp	r3, r4
 8009a16:	6025      	str	r5, [r4, #0]
 8009a18:	bf18      	it	ne
 8009a1a:	6059      	strne	r1, [r3, #4]
 8009a1c:	6863      	ldr	r3, [r4, #4]
 8009a1e:	bf08      	it	eq
 8009a20:	f8c8 1000 	streq.w	r1, [r8]
 8009a24:	5162      	str	r2, [r4, r5]
 8009a26:	604b      	str	r3, [r1, #4]
 8009a28:	4638      	mov	r0, r7
 8009a2a:	f104 060b 	add.w	r6, r4, #11
 8009a2e:	f000 f829 	bl	8009a84 <__malloc_unlock>
 8009a32:	f026 0607 	bic.w	r6, r6, #7
 8009a36:	1d23      	adds	r3, r4, #4
 8009a38:	1af2      	subs	r2, r6, r3
 8009a3a:	d0ae      	beq.n	800999a <_malloc_r+0x22>
 8009a3c:	1b9b      	subs	r3, r3, r6
 8009a3e:	50a3      	str	r3, [r4, r2]
 8009a40:	e7ab      	b.n	800999a <_malloc_r+0x22>
 8009a42:	42a3      	cmp	r3, r4
 8009a44:	6862      	ldr	r2, [r4, #4]
 8009a46:	d1dd      	bne.n	8009a04 <_malloc_r+0x8c>
 8009a48:	f8c8 2000 	str.w	r2, [r8]
 8009a4c:	e7ec      	b.n	8009a28 <_malloc_r+0xb0>
 8009a4e:	4623      	mov	r3, r4
 8009a50:	6864      	ldr	r4, [r4, #4]
 8009a52:	e7ac      	b.n	80099ae <_malloc_r+0x36>
 8009a54:	4634      	mov	r4, r6
 8009a56:	6876      	ldr	r6, [r6, #4]
 8009a58:	e7b4      	b.n	80099c4 <_malloc_r+0x4c>
 8009a5a:	4613      	mov	r3, r2
 8009a5c:	e7cc      	b.n	80099f8 <_malloc_r+0x80>
 8009a5e:	230c      	movs	r3, #12
 8009a60:	603b      	str	r3, [r7, #0]
 8009a62:	4638      	mov	r0, r7
 8009a64:	f000 f80e 	bl	8009a84 <__malloc_unlock>
 8009a68:	e797      	b.n	800999a <_malloc_r+0x22>
 8009a6a:	6025      	str	r5, [r4, #0]
 8009a6c:	e7dc      	b.n	8009a28 <_malloc_r+0xb0>
 8009a6e:	605b      	str	r3, [r3, #4]
 8009a70:	deff      	udf	#255	; 0xff
 8009a72:	bf00      	nop
 8009a74:	20000ad0 	.word	0x20000ad0

08009a78 <__malloc_lock>:
 8009a78:	4801      	ldr	r0, [pc, #4]	; (8009a80 <__malloc_lock+0x8>)
 8009a7a:	f000 b88d 	b.w	8009b98 <__retarget_lock_acquire_recursive>
 8009a7e:	bf00      	nop
 8009a80:	20000c14 	.word	0x20000c14

08009a84 <__malloc_unlock>:
 8009a84:	4801      	ldr	r0, [pc, #4]	; (8009a8c <__malloc_unlock+0x8>)
 8009a86:	f000 b888 	b.w	8009b9a <__retarget_lock_release_recursive>
 8009a8a:	bf00      	nop
 8009a8c:	20000c14 	.word	0x20000c14

08009a90 <__utoa>:
 8009a90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009a92:	4c1f      	ldr	r4, [pc, #124]	; (8009b10 <__utoa+0x80>)
 8009a94:	b08b      	sub	sp, #44	; 0x2c
 8009a96:	4605      	mov	r5, r0
 8009a98:	460b      	mov	r3, r1
 8009a9a:	466e      	mov	r6, sp
 8009a9c:	f104 0c20 	add.w	ip, r4, #32
 8009aa0:	6820      	ldr	r0, [r4, #0]
 8009aa2:	6861      	ldr	r1, [r4, #4]
 8009aa4:	4637      	mov	r7, r6
 8009aa6:	c703      	stmia	r7!, {r0, r1}
 8009aa8:	3408      	adds	r4, #8
 8009aaa:	4564      	cmp	r4, ip
 8009aac:	463e      	mov	r6, r7
 8009aae:	d1f7      	bne.n	8009aa0 <__utoa+0x10>
 8009ab0:	7921      	ldrb	r1, [r4, #4]
 8009ab2:	7139      	strb	r1, [r7, #4]
 8009ab4:	1e91      	subs	r1, r2, #2
 8009ab6:	6820      	ldr	r0, [r4, #0]
 8009ab8:	6038      	str	r0, [r7, #0]
 8009aba:	2922      	cmp	r1, #34	; 0x22
 8009abc:	f04f 0100 	mov.w	r1, #0
 8009ac0:	d904      	bls.n	8009acc <__utoa+0x3c>
 8009ac2:	7019      	strb	r1, [r3, #0]
 8009ac4:	460b      	mov	r3, r1
 8009ac6:	4618      	mov	r0, r3
 8009ac8:	b00b      	add	sp, #44	; 0x2c
 8009aca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009acc:	1e58      	subs	r0, r3, #1
 8009ace:	4684      	mov	ip, r0
 8009ad0:	fbb5 f7f2 	udiv	r7, r5, r2
 8009ad4:	fb02 5617 	mls	r6, r2, r7, r5
 8009ad8:	3628      	adds	r6, #40	; 0x28
 8009ada:	446e      	add	r6, sp
 8009adc:	460c      	mov	r4, r1
 8009ade:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 8009ae2:	f80c 6f01 	strb.w	r6, [ip, #1]!
 8009ae6:	462e      	mov	r6, r5
 8009ae8:	42b2      	cmp	r2, r6
 8009aea:	f101 0101 	add.w	r1, r1, #1
 8009aee:	463d      	mov	r5, r7
 8009af0:	d9ee      	bls.n	8009ad0 <__utoa+0x40>
 8009af2:	2200      	movs	r2, #0
 8009af4:	545a      	strb	r2, [r3, r1]
 8009af6:	1919      	adds	r1, r3, r4
 8009af8:	1aa5      	subs	r5, r4, r2
 8009afa:	42aa      	cmp	r2, r5
 8009afc:	dae3      	bge.n	8009ac6 <__utoa+0x36>
 8009afe:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8009b02:	780e      	ldrb	r6, [r1, #0]
 8009b04:	7006      	strb	r6, [r0, #0]
 8009b06:	3201      	adds	r2, #1
 8009b08:	f801 5901 	strb.w	r5, [r1], #-1
 8009b0c:	e7f4      	b.n	8009af8 <__utoa+0x68>
 8009b0e:	bf00      	nop
 8009b10:	0800b350 	.word	0x0800b350

08009b14 <memset>:
 8009b14:	4402      	add	r2, r0
 8009b16:	4603      	mov	r3, r0
 8009b18:	4293      	cmp	r3, r2
 8009b1a:	d100      	bne.n	8009b1e <memset+0xa>
 8009b1c:	4770      	bx	lr
 8009b1e:	f803 1b01 	strb.w	r1, [r3], #1
 8009b22:	e7f9      	b.n	8009b18 <memset+0x4>

08009b24 <_sbrk_r>:
 8009b24:	b538      	push	{r3, r4, r5, lr}
 8009b26:	4d06      	ldr	r5, [pc, #24]	; (8009b40 <_sbrk_r+0x1c>)
 8009b28:	2300      	movs	r3, #0
 8009b2a:	4604      	mov	r4, r0
 8009b2c:	4608      	mov	r0, r1
 8009b2e:	602b      	str	r3, [r5, #0]
 8009b30:	f7f9 fbb0 	bl	8003294 <_sbrk>
 8009b34:	1c43      	adds	r3, r0, #1
 8009b36:	d102      	bne.n	8009b3e <_sbrk_r+0x1a>
 8009b38:	682b      	ldr	r3, [r5, #0]
 8009b3a:	b103      	cbz	r3, 8009b3e <_sbrk_r+0x1a>
 8009b3c:	6023      	str	r3, [r4, #0]
 8009b3e:	bd38      	pop	{r3, r4, r5, pc}
 8009b40:	20000c10 	.word	0x20000c10

08009b44 <__errno>:
 8009b44:	4b01      	ldr	r3, [pc, #4]	; (8009b4c <__errno+0x8>)
 8009b46:	6818      	ldr	r0, [r3, #0]
 8009b48:	4770      	bx	lr
 8009b4a:	bf00      	nop
 8009b4c:	200000bc 	.word	0x200000bc

08009b50 <__libc_init_array>:
 8009b50:	b570      	push	{r4, r5, r6, lr}
 8009b52:	4d0d      	ldr	r5, [pc, #52]	; (8009b88 <__libc_init_array+0x38>)
 8009b54:	4c0d      	ldr	r4, [pc, #52]	; (8009b8c <__libc_init_array+0x3c>)
 8009b56:	1b64      	subs	r4, r4, r5
 8009b58:	10a4      	asrs	r4, r4, #2
 8009b5a:	2600      	movs	r6, #0
 8009b5c:	42a6      	cmp	r6, r4
 8009b5e:	d109      	bne.n	8009b74 <__libc_init_array+0x24>
 8009b60:	4d0b      	ldr	r5, [pc, #44]	; (8009b90 <__libc_init_array+0x40>)
 8009b62:	4c0c      	ldr	r4, [pc, #48]	; (8009b94 <__libc_init_array+0x44>)
 8009b64:	f000 fff8 	bl	800ab58 <_init>
 8009b68:	1b64      	subs	r4, r4, r5
 8009b6a:	10a4      	asrs	r4, r4, #2
 8009b6c:	2600      	movs	r6, #0
 8009b6e:	42a6      	cmp	r6, r4
 8009b70:	d105      	bne.n	8009b7e <__libc_init_array+0x2e>
 8009b72:	bd70      	pop	{r4, r5, r6, pc}
 8009b74:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b78:	4798      	blx	r3
 8009b7a:	3601      	adds	r6, #1
 8009b7c:	e7ee      	b.n	8009b5c <__libc_init_array+0xc>
 8009b7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b82:	4798      	blx	r3
 8009b84:	3601      	adds	r6, #1
 8009b86:	e7f2      	b.n	8009b6e <__libc_init_array+0x1e>
 8009b88:	0800b3b0 	.word	0x0800b3b0
 8009b8c:	0800b3b0 	.word	0x0800b3b0
 8009b90:	0800b3b0 	.word	0x0800b3b0
 8009b94:	0800b3b4 	.word	0x0800b3b4

08009b98 <__retarget_lock_acquire_recursive>:
 8009b98:	4770      	bx	lr

08009b9a <__retarget_lock_release_recursive>:
 8009b9a:	4770      	bx	lr

08009b9c <memcpy>:
 8009b9c:	440a      	add	r2, r1
 8009b9e:	4291      	cmp	r1, r2
 8009ba0:	f100 33ff 	add.w	r3, r0, #4294967295
 8009ba4:	d100      	bne.n	8009ba8 <memcpy+0xc>
 8009ba6:	4770      	bx	lr
 8009ba8:	b510      	push	{r4, lr}
 8009baa:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009bae:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009bb2:	4291      	cmp	r1, r2
 8009bb4:	d1f9      	bne.n	8009baa <memcpy+0xe>
 8009bb6:	bd10      	pop	{r4, pc}

08009bb8 <pow>:
 8009bb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bba:	ed2d 8b02 	vpush	{d8}
 8009bbe:	eeb0 8a40 	vmov.f32	s16, s0
 8009bc2:	eef0 8a60 	vmov.f32	s17, s1
 8009bc6:	ec55 4b11 	vmov	r4, r5, d1
 8009bca:	f000 f909 	bl	8009de0 <__ieee754_pow>
 8009bce:	4622      	mov	r2, r4
 8009bd0:	462b      	mov	r3, r5
 8009bd2:	4620      	mov	r0, r4
 8009bd4:	4629      	mov	r1, r5
 8009bd6:	ec57 6b10 	vmov	r6, r7, d0
 8009bda:	f7f6 ff4b 	bl	8000a74 <__aeabi_dcmpun>
 8009bde:	2800      	cmp	r0, #0
 8009be0:	d13b      	bne.n	8009c5a <pow+0xa2>
 8009be2:	ec51 0b18 	vmov	r0, r1, d8
 8009be6:	2200      	movs	r2, #0
 8009be8:	2300      	movs	r3, #0
 8009bea:	f7f6 ff11 	bl	8000a10 <__aeabi_dcmpeq>
 8009bee:	b1b8      	cbz	r0, 8009c20 <pow+0x68>
 8009bf0:	2200      	movs	r2, #0
 8009bf2:	2300      	movs	r3, #0
 8009bf4:	4620      	mov	r0, r4
 8009bf6:	4629      	mov	r1, r5
 8009bf8:	f7f6 ff0a 	bl	8000a10 <__aeabi_dcmpeq>
 8009bfc:	2800      	cmp	r0, #0
 8009bfe:	d146      	bne.n	8009c8e <pow+0xd6>
 8009c00:	ec45 4b10 	vmov	d0, r4, r5
 8009c04:	f000 f848 	bl	8009c98 <finite>
 8009c08:	b338      	cbz	r0, 8009c5a <pow+0xa2>
 8009c0a:	2200      	movs	r2, #0
 8009c0c:	2300      	movs	r3, #0
 8009c0e:	4620      	mov	r0, r4
 8009c10:	4629      	mov	r1, r5
 8009c12:	f7f6 ff07 	bl	8000a24 <__aeabi_dcmplt>
 8009c16:	b300      	cbz	r0, 8009c5a <pow+0xa2>
 8009c18:	f7ff ff94 	bl	8009b44 <__errno>
 8009c1c:	2322      	movs	r3, #34	; 0x22
 8009c1e:	e01b      	b.n	8009c58 <pow+0xa0>
 8009c20:	ec47 6b10 	vmov	d0, r6, r7
 8009c24:	f000 f838 	bl	8009c98 <finite>
 8009c28:	b9e0      	cbnz	r0, 8009c64 <pow+0xac>
 8009c2a:	eeb0 0a48 	vmov.f32	s0, s16
 8009c2e:	eef0 0a68 	vmov.f32	s1, s17
 8009c32:	f000 f831 	bl	8009c98 <finite>
 8009c36:	b1a8      	cbz	r0, 8009c64 <pow+0xac>
 8009c38:	ec45 4b10 	vmov	d0, r4, r5
 8009c3c:	f000 f82c 	bl	8009c98 <finite>
 8009c40:	b180      	cbz	r0, 8009c64 <pow+0xac>
 8009c42:	4632      	mov	r2, r6
 8009c44:	463b      	mov	r3, r7
 8009c46:	4630      	mov	r0, r6
 8009c48:	4639      	mov	r1, r7
 8009c4a:	f7f6 ff13 	bl	8000a74 <__aeabi_dcmpun>
 8009c4e:	2800      	cmp	r0, #0
 8009c50:	d0e2      	beq.n	8009c18 <pow+0x60>
 8009c52:	f7ff ff77 	bl	8009b44 <__errno>
 8009c56:	2321      	movs	r3, #33	; 0x21
 8009c58:	6003      	str	r3, [r0, #0]
 8009c5a:	ecbd 8b02 	vpop	{d8}
 8009c5e:	ec47 6b10 	vmov	d0, r6, r7
 8009c62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c64:	2200      	movs	r2, #0
 8009c66:	2300      	movs	r3, #0
 8009c68:	4630      	mov	r0, r6
 8009c6a:	4639      	mov	r1, r7
 8009c6c:	f7f6 fed0 	bl	8000a10 <__aeabi_dcmpeq>
 8009c70:	2800      	cmp	r0, #0
 8009c72:	d0f2      	beq.n	8009c5a <pow+0xa2>
 8009c74:	eeb0 0a48 	vmov.f32	s0, s16
 8009c78:	eef0 0a68 	vmov.f32	s1, s17
 8009c7c:	f000 f80c 	bl	8009c98 <finite>
 8009c80:	2800      	cmp	r0, #0
 8009c82:	d0ea      	beq.n	8009c5a <pow+0xa2>
 8009c84:	ec45 4b10 	vmov	d0, r4, r5
 8009c88:	f000 f806 	bl	8009c98 <finite>
 8009c8c:	e7c3      	b.n	8009c16 <pow+0x5e>
 8009c8e:	4f01      	ldr	r7, [pc, #4]	; (8009c94 <pow+0xdc>)
 8009c90:	2600      	movs	r6, #0
 8009c92:	e7e2      	b.n	8009c5a <pow+0xa2>
 8009c94:	3ff00000 	.word	0x3ff00000

08009c98 <finite>:
 8009c98:	b082      	sub	sp, #8
 8009c9a:	ed8d 0b00 	vstr	d0, [sp]
 8009c9e:	9801      	ldr	r0, [sp, #4]
 8009ca0:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8009ca4:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8009ca8:	0fc0      	lsrs	r0, r0, #31
 8009caa:	b002      	add	sp, #8
 8009cac:	4770      	bx	lr

08009cae <fmin>:
 8009cae:	b508      	push	{r3, lr}
 8009cb0:	ed2d 8b04 	vpush	{d8-d9}
 8009cb4:	eeb0 8a40 	vmov.f32	s16, s0
 8009cb8:	eef0 8a60 	vmov.f32	s17, s1
 8009cbc:	eeb0 9a41 	vmov.f32	s18, s2
 8009cc0:	eef0 9a61 	vmov.f32	s19, s3
 8009cc4:	f000 f81a 	bl	8009cfc <__fpclassifyd>
 8009cc8:	b168      	cbz	r0, 8009ce6 <fmin+0x38>
 8009cca:	eeb0 0a49 	vmov.f32	s0, s18
 8009cce:	eef0 0a69 	vmov.f32	s1, s19
 8009cd2:	f000 f813 	bl	8009cfc <__fpclassifyd>
 8009cd6:	b150      	cbz	r0, 8009cee <fmin+0x40>
 8009cd8:	ec53 2b19 	vmov	r2, r3, d9
 8009cdc:	ec51 0b18 	vmov	r0, r1, d8
 8009ce0:	f7f6 fea0 	bl	8000a24 <__aeabi_dcmplt>
 8009ce4:	b918      	cbnz	r0, 8009cee <fmin+0x40>
 8009ce6:	eeb0 8a49 	vmov.f32	s16, s18
 8009cea:	eef0 8a69 	vmov.f32	s17, s19
 8009cee:	eeb0 0a48 	vmov.f32	s0, s16
 8009cf2:	eef0 0a68 	vmov.f32	s1, s17
 8009cf6:	ecbd 8b04 	vpop	{d8-d9}
 8009cfa:	bd08      	pop	{r3, pc}

08009cfc <__fpclassifyd>:
 8009cfc:	ec51 0b10 	vmov	r0, r1, d0
 8009d00:	b510      	push	{r4, lr}
 8009d02:	f031 4400 	bics.w	r4, r1, #2147483648	; 0x80000000
 8009d06:	460b      	mov	r3, r1
 8009d08:	d019      	beq.n	8009d3e <__fpclassifyd+0x42>
 8009d0a:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
 8009d0e:	490e      	ldr	r1, [pc, #56]	; (8009d48 <__fpclassifyd+0x4c>)
 8009d10:	428a      	cmp	r2, r1
 8009d12:	d90e      	bls.n	8009d32 <__fpclassifyd+0x36>
 8009d14:	f103 42ff 	add.w	r2, r3, #2139095040	; 0x7f800000
 8009d18:	f502 02e0 	add.w	r2, r2, #7340032	; 0x700000
 8009d1c:	428a      	cmp	r2, r1
 8009d1e:	d908      	bls.n	8009d32 <__fpclassifyd+0x36>
 8009d20:	4a0a      	ldr	r2, [pc, #40]	; (8009d4c <__fpclassifyd+0x50>)
 8009d22:	4213      	tst	r3, r2
 8009d24:	d007      	beq.n	8009d36 <__fpclassifyd+0x3a>
 8009d26:	4294      	cmp	r4, r2
 8009d28:	d107      	bne.n	8009d3a <__fpclassifyd+0x3e>
 8009d2a:	fab0 f080 	clz	r0, r0
 8009d2e:	0940      	lsrs	r0, r0, #5
 8009d30:	bd10      	pop	{r4, pc}
 8009d32:	2004      	movs	r0, #4
 8009d34:	e7fc      	b.n	8009d30 <__fpclassifyd+0x34>
 8009d36:	2003      	movs	r0, #3
 8009d38:	e7fa      	b.n	8009d30 <__fpclassifyd+0x34>
 8009d3a:	2000      	movs	r0, #0
 8009d3c:	e7f8      	b.n	8009d30 <__fpclassifyd+0x34>
 8009d3e:	2800      	cmp	r0, #0
 8009d40:	d1ee      	bne.n	8009d20 <__fpclassifyd+0x24>
 8009d42:	2002      	movs	r0, #2
 8009d44:	e7f4      	b.n	8009d30 <__fpclassifyd+0x34>
 8009d46:	bf00      	nop
 8009d48:	7fdfffff 	.word	0x7fdfffff
 8009d4c:	7ff00000 	.word	0x7ff00000

08009d50 <round>:
 8009d50:	ec53 2b10 	vmov	r2, r3, d0
 8009d54:	b570      	push	{r4, r5, r6, lr}
 8009d56:	f3c3 540a 	ubfx	r4, r3, #20, #11
 8009d5a:	f2a4 30ff 	subw	r0, r4, #1023	; 0x3ff
 8009d5e:	2813      	cmp	r0, #19
 8009d60:	ee10 5a10 	vmov	r5, s0
 8009d64:	4619      	mov	r1, r3
 8009d66:	dc18      	bgt.n	8009d9a <round+0x4a>
 8009d68:	2800      	cmp	r0, #0
 8009d6a:	da09      	bge.n	8009d80 <round+0x30>
 8009d6c:	3001      	adds	r0, #1
 8009d6e:	f003 4100 	and.w	r1, r3, #2147483648	; 0x80000000
 8009d72:	d103      	bne.n	8009d7c <round+0x2c>
 8009d74:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 8009d78:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8009d7c:	2300      	movs	r3, #0
 8009d7e:	e02a      	b.n	8009dd6 <round+0x86>
 8009d80:	4c16      	ldr	r4, [pc, #88]	; (8009ddc <round+0x8c>)
 8009d82:	4104      	asrs	r4, r0
 8009d84:	ea03 0604 	and.w	r6, r3, r4
 8009d88:	4316      	orrs	r6, r2
 8009d8a:	d011      	beq.n	8009db0 <round+0x60>
 8009d8c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8009d90:	4103      	asrs	r3, r0
 8009d92:	440b      	add	r3, r1
 8009d94:	ea23 0104 	bic.w	r1, r3, r4
 8009d98:	e7f0      	b.n	8009d7c <round+0x2c>
 8009d9a:	2833      	cmp	r0, #51	; 0x33
 8009d9c:	dd0b      	ble.n	8009db6 <round+0x66>
 8009d9e:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8009da2:	d105      	bne.n	8009db0 <round+0x60>
 8009da4:	ee10 0a10 	vmov	r0, s0
 8009da8:	f7f6 fa14 	bl	80001d4 <__adddf3>
 8009dac:	4602      	mov	r2, r0
 8009dae:	460b      	mov	r3, r1
 8009db0:	ec43 2b10 	vmov	d0, r2, r3
 8009db4:	bd70      	pop	{r4, r5, r6, pc}
 8009db6:	f2a4 4613 	subw	r6, r4, #1043	; 0x413
 8009dba:	f04f 34ff 	mov.w	r4, #4294967295
 8009dbe:	40f4      	lsrs	r4, r6
 8009dc0:	4214      	tst	r4, r2
 8009dc2:	d0f5      	beq.n	8009db0 <round+0x60>
 8009dc4:	f1c0 0033 	rsb	r0, r0, #51	; 0x33
 8009dc8:	2301      	movs	r3, #1
 8009dca:	4083      	lsls	r3, r0
 8009dcc:	195b      	adds	r3, r3, r5
 8009dce:	bf28      	it	cs
 8009dd0:	3101      	addcs	r1, #1
 8009dd2:	ea23 0304 	bic.w	r3, r3, r4
 8009dd6:	461a      	mov	r2, r3
 8009dd8:	460b      	mov	r3, r1
 8009dda:	e7e9      	b.n	8009db0 <round+0x60>
 8009ddc:	000fffff 	.word	0x000fffff

08009de0 <__ieee754_pow>:
 8009de0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009de4:	ed2d 8b06 	vpush	{d8-d10}
 8009de8:	b089      	sub	sp, #36	; 0x24
 8009dea:	ed8d 1b00 	vstr	d1, [sp]
 8009dee:	e9dd 2900 	ldrd	r2, r9, [sp]
 8009df2:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8009df6:	ea58 0102 	orrs.w	r1, r8, r2
 8009dfa:	ec57 6b10 	vmov	r6, r7, d0
 8009dfe:	d115      	bne.n	8009e2c <__ieee754_pow+0x4c>
 8009e00:	19b3      	adds	r3, r6, r6
 8009e02:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 8009e06:	4152      	adcs	r2, r2
 8009e08:	4299      	cmp	r1, r3
 8009e0a:	4b89      	ldr	r3, [pc, #548]	; (800a030 <__ieee754_pow+0x250>)
 8009e0c:	4193      	sbcs	r3, r2
 8009e0e:	f080 84d1 	bcs.w	800a7b4 <__ieee754_pow+0x9d4>
 8009e12:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009e16:	4630      	mov	r0, r6
 8009e18:	4639      	mov	r1, r7
 8009e1a:	f7f6 f9db 	bl	80001d4 <__adddf3>
 8009e1e:	ec41 0b10 	vmov	d0, r0, r1
 8009e22:	b009      	add	sp, #36	; 0x24
 8009e24:	ecbd 8b06 	vpop	{d8-d10}
 8009e28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e2c:	4b81      	ldr	r3, [pc, #516]	; (800a034 <__ieee754_pow+0x254>)
 8009e2e:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8009e32:	429c      	cmp	r4, r3
 8009e34:	ee10 aa10 	vmov	sl, s0
 8009e38:	463d      	mov	r5, r7
 8009e3a:	dc06      	bgt.n	8009e4a <__ieee754_pow+0x6a>
 8009e3c:	d101      	bne.n	8009e42 <__ieee754_pow+0x62>
 8009e3e:	2e00      	cmp	r6, #0
 8009e40:	d1e7      	bne.n	8009e12 <__ieee754_pow+0x32>
 8009e42:	4598      	cmp	r8, r3
 8009e44:	dc01      	bgt.n	8009e4a <__ieee754_pow+0x6a>
 8009e46:	d10f      	bne.n	8009e68 <__ieee754_pow+0x88>
 8009e48:	b172      	cbz	r2, 8009e68 <__ieee754_pow+0x88>
 8009e4a:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8009e4e:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8009e52:	ea55 050a 	orrs.w	r5, r5, sl
 8009e56:	d1dc      	bne.n	8009e12 <__ieee754_pow+0x32>
 8009e58:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009e5c:	18db      	adds	r3, r3, r3
 8009e5e:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8009e62:	4152      	adcs	r2, r2
 8009e64:	429d      	cmp	r5, r3
 8009e66:	e7d0      	b.n	8009e0a <__ieee754_pow+0x2a>
 8009e68:	2d00      	cmp	r5, #0
 8009e6a:	da3b      	bge.n	8009ee4 <__ieee754_pow+0x104>
 8009e6c:	4b72      	ldr	r3, [pc, #456]	; (800a038 <__ieee754_pow+0x258>)
 8009e6e:	4598      	cmp	r8, r3
 8009e70:	dc51      	bgt.n	8009f16 <__ieee754_pow+0x136>
 8009e72:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8009e76:	4598      	cmp	r8, r3
 8009e78:	f340 84ab 	ble.w	800a7d2 <__ieee754_pow+0x9f2>
 8009e7c:	ea4f 5328 	mov.w	r3, r8, asr #20
 8009e80:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8009e84:	2b14      	cmp	r3, #20
 8009e86:	dd0f      	ble.n	8009ea8 <__ieee754_pow+0xc8>
 8009e88:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8009e8c:	fa22 f103 	lsr.w	r1, r2, r3
 8009e90:	fa01 f303 	lsl.w	r3, r1, r3
 8009e94:	4293      	cmp	r3, r2
 8009e96:	f040 849c 	bne.w	800a7d2 <__ieee754_pow+0x9f2>
 8009e9a:	f001 0101 	and.w	r1, r1, #1
 8009e9e:	f1c1 0302 	rsb	r3, r1, #2
 8009ea2:	9304      	str	r3, [sp, #16]
 8009ea4:	b182      	cbz	r2, 8009ec8 <__ieee754_pow+0xe8>
 8009ea6:	e05f      	b.n	8009f68 <__ieee754_pow+0x188>
 8009ea8:	2a00      	cmp	r2, #0
 8009eaa:	d15b      	bne.n	8009f64 <__ieee754_pow+0x184>
 8009eac:	f1c3 0314 	rsb	r3, r3, #20
 8009eb0:	fa48 f103 	asr.w	r1, r8, r3
 8009eb4:	fa01 f303 	lsl.w	r3, r1, r3
 8009eb8:	4543      	cmp	r3, r8
 8009eba:	f040 8487 	bne.w	800a7cc <__ieee754_pow+0x9ec>
 8009ebe:	f001 0101 	and.w	r1, r1, #1
 8009ec2:	f1c1 0302 	rsb	r3, r1, #2
 8009ec6:	9304      	str	r3, [sp, #16]
 8009ec8:	4b5c      	ldr	r3, [pc, #368]	; (800a03c <__ieee754_pow+0x25c>)
 8009eca:	4598      	cmp	r8, r3
 8009ecc:	d132      	bne.n	8009f34 <__ieee754_pow+0x154>
 8009ece:	f1b9 0f00 	cmp.w	r9, #0
 8009ed2:	f280 8477 	bge.w	800a7c4 <__ieee754_pow+0x9e4>
 8009ed6:	4959      	ldr	r1, [pc, #356]	; (800a03c <__ieee754_pow+0x25c>)
 8009ed8:	4632      	mov	r2, r6
 8009eda:	463b      	mov	r3, r7
 8009edc:	2000      	movs	r0, #0
 8009ede:	f7f6 fc59 	bl	8000794 <__aeabi_ddiv>
 8009ee2:	e79c      	b.n	8009e1e <__ieee754_pow+0x3e>
 8009ee4:	2300      	movs	r3, #0
 8009ee6:	9304      	str	r3, [sp, #16]
 8009ee8:	2a00      	cmp	r2, #0
 8009eea:	d13d      	bne.n	8009f68 <__ieee754_pow+0x188>
 8009eec:	4b51      	ldr	r3, [pc, #324]	; (800a034 <__ieee754_pow+0x254>)
 8009eee:	4598      	cmp	r8, r3
 8009ef0:	d1ea      	bne.n	8009ec8 <__ieee754_pow+0xe8>
 8009ef2:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8009ef6:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8009efa:	ea53 030a 	orrs.w	r3, r3, sl
 8009efe:	f000 8459 	beq.w	800a7b4 <__ieee754_pow+0x9d4>
 8009f02:	4b4f      	ldr	r3, [pc, #316]	; (800a040 <__ieee754_pow+0x260>)
 8009f04:	429c      	cmp	r4, r3
 8009f06:	dd08      	ble.n	8009f1a <__ieee754_pow+0x13a>
 8009f08:	f1b9 0f00 	cmp.w	r9, #0
 8009f0c:	f2c0 8456 	blt.w	800a7bc <__ieee754_pow+0x9dc>
 8009f10:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009f14:	e783      	b.n	8009e1e <__ieee754_pow+0x3e>
 8009f16:	2302      	movs	r3, #2
 8009f18:	e7e5      	b.n	8009ee6 <__ieee754_pow+0x106>
 8009f1a:	f1b9 0f00 	cmp.w	r9, #0
 8009f1e:	f04f 0000 	mov.w	r0, #0
 8009f22:	f04f 0100 	mov.w	r1, #0
 8009f26:	f6bf af7a 	bge.w	8009e1e <__ieee754_pow+0x3e>
 8009f2a:	e9dd 0300 	ldrd	r0, r3, [sp]
 8009f2e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8009f32:	e774      	b.n	8009e1e <__ieee754_pow+0x3e>
 8009f34:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8009f38:	d106      	bne.n	8009f48 <__ieee754_pow+0x168>
 8009f3a:	4632      	mov	r2, r6
 8009f3c:	463b      	mov	r3, r7
 8009f3e:	4630      	mov	r0, r6
 8009f40:	4639      	mov	r1, r7
 8009f42:	f7f6 fafd 	bl	8000540 <__aeabi_dmul>
 8009f46:	e76a      	b.n	8009e1e <__ieee754_pow+0x3e>
 8009f48:	4b3e      	ldr	r3, [pc, #248]	; (800a044 <__ieee754_pow+0x264>)
 8009f4a:	4599      	cmp	r9, r3
 8009f4c:	d10c      	bne.n	8009f68 <__ieee754_pow+0x188>
 8009f4e:	2d00      	cmp	r5, #0
 8009f50:	db0a      	blt.n	8009f68 <__ieee754_pow+0x188>
 8009f52:	ec47 6b10 	vmov	d0, r6, r7
 8009f56:	b009      	add	sp, #36	; 0x24
 8009f58:	ecbd 8b06 	vpop	{d8-d10}
 8009f5c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f60:	f000 bd20 	b.w	800a9a4 <__ieee754_sqrt>
 8009f64:	2300      	movs	r3, #0
 8009f66:	9304      	str	r3, [sp, #16]
 8009f68:	ec47 6b10 	vmov	d0, r6, r7
 8009f6c:	f000 fc62 	bl	800a834 <fabs>
 8009f70:	ec51 0b10 	vmov	r0, r1, d0
 8009f74:	f1ba 0f00 	cmp.w	sl, #0
 8009f78:	d129      	bne.n	8009fce <__ieee754_pow+0x1ee>
 8009f7a:	b124      	cbz	r4, 8009f86 <__ieee754_pow+0x1a6>
 8009f7c:	4b2f      	ldr	r3, [pc, #188]	; (800a03c <__ieee754_pow+0x25c>)
 8009f7e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8009f82:	429a      	cmp	r2, r3
 8009f84:	d123      	bne.n	8009fce <__ieee754_pow+0x1ee>
 8009f86:	f1b9 0f00 	cmp.w	r9, #0
 8009f8a:	da05      	bge.n	8009f98 <__ieee754_pow+0x1b8>
 8009f8c:	4602      	mov	r2, r0
 8009f8e:	460b      	mov	r3, r1
 8009f90:	2000      	movs	r0, #0
 8009f92:	492a      	ldr	r1, [pc, #168]	; (800a03c <__ieee754_pow+0x25c>)
 8009f94:	f7f6 fbfe 	bl	8000794 <__aeabi_ddiv>
 8009f98:	2d00      	cmp	r5, #0
 8009f9a:	f6bf af40 	bge.w	8009e1e <__ieee754_pow+0x3e>
 8009f9e:	9b04      	ldr	r3, [sp, #16]
 8009fa0:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8009fa4:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8009fa8:	431c      	orrs	r4, r3
 8009faa:	d108      	bne.n	8009fbe <__ieee754_pow+0x1de>
 8009fac:	4602      	mov	r2, r0
 8009fae:	460b      	mov	r3, r1
 8009fb0:	4610      	mov	r0, r2
 8009fb2:	4619      	mov	r1, r3
 8009fb4:	f7f6 f90c 	bl	80001d0 <__aeabi_dsub>
 8009fb8:	4602      	mov	r2, r0
 8009fba:	460b      	mov	r3, r1
 8009fbc:	e78f      	b.n	8009ede <__ieee754_pow+0xfe>
 8009fbe:	9b04      	ldr	r3, [sp, #16]
 8009fc0:	2b01      	cmp	r3, #1
 8009fc2:	f47f af2c 	bne.w	8009e1e <__ieee754_pow+0x3e>
 8009fc6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009fca:	4619      	mov	r1, r3
 8009fcc:	e727      	b.n	8009e1e <__ieee754_pow+0x3e>
 8009fce:	0feb      	lsrs	r3, r5, #31
 8009fd0:	3b01      	subs	r3, #1
 8009fd2:	9306      	str	r3, [sp, #24]
 8009fd4:	9a06      	ldr	r2, [sp, #24]
 8009fd6:	9b04      	ldr	r3, [sp, #16]
 8009fd8:	4313      	orrs	r3, r2
 8009fda:	d102      	bne.n	8009fe2 <__ieee754_pow+0x202>
 8009fdc:	4632      	mov	r2, r6
 8009fde:	463b      	mov	r3, r7
 8009fe0:	e7e6      	b.n	8009fb0 <__ieee754_pow+0x1d0>
 8009fe2:	4b19      	ldr	r3, [pc, #100]	; (800a048 <__ieee754_pow+0x268>)
 8009fe4:	4598      	cmp	r8, r3
 8009fe6:	f340 80fb 	ble.w	800a1e0 <__ieee754_pow+0x400>
 8009fea:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8009fee:	4598      	cmp	r8, r3
 8009ff0:	4b13      	ldr	r3, [pc, #76]	; (800a040 <__ieee754_pow+0x260>)
 8009ff2:	dd0c      	ble.n	800a00e <__ieee754_pow+0x22e>
 8009ff4:	429c      	cmp	r4, r3
 8009ff6:	dc0f      	bgt.n	800a018 <__ieee754_pow+0x238>
 8009ff8:	f1b9 0f00 	cmp.w	r9, #0
 8009ffc:	da0f      	bge.n	800a01e <__ieee754_pow+0x23e>
 8009ffe:	2000      	movs	r0, #0
 800a000:	b009      	add	sp, #36	; 0x24
 800a002:	ecbd 8b06 	vpop	{d8-d10}
 800a006:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a00a:	f000 bcc2 	b.w	800a992 <__math_oflow>
 800a00e:	429c      	cmp	r4, r3
 800a010:	dbf2      	blt.n	8009ff8 <__ieee754_pow+0x218>
 800a012:	4b0a      	ldr	r3, [pc, #40]	; (800a03c <__ieee754_pow+0x25c>)
 800a014:	429c      	cmp	r4, r3
 800a016:	dd19      	ble.n	800a04c <__ieee754_pow+0x26c>
 800a018:	f1b9 0f00 	cmp.w	r9, #0
 800a01c:	dcef      	bgt.n	8009ffe <__ieee754_pow+0x21e>
 800a01e:	2000      	movs	r0, #0
 800a020:	b009      	add	sp, #36	; 0x24
 800a022:	ecbd 8b06 	vpop	{d8-d10}
 800a026:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a02a:	f000 bca9 	b.w	800a980 <__math_uflow>
 800a02e:	bf00      	nop
 800a030:	fff00000 	.word	0xfff00000
 800a034:	7ff00000 	.word	0x7ff00000
 800a038:	433fffff 	.word	0x433fffff
 800a03c:	3ff00000 	.word	0x3ff00000
 800a040:	3fefffff 	.word	0x3fefffff
 800a044:	3fe00000 	.word	0x3fe00000
 800a048:	41e00000 	.word	0x41e00000
 800a04c:	4b60      	ldr	r3, [pc, #384]	; (800a1d0 <__ieee754_pow+0x3f0>)
 800a04e:	2200      	movs	r2, #0
 800a050:	f7f6 f8be 	bl	80001d0 <__aeabi_dsub>
 800a054:	a354      	add	r3, pc, #336	; (adr r3, 800a1a8 <__ieee754_pow+0x3c8>)
 800a056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a05a:	4604      	mov	r4, r0
 800a05c:	460d      	mov	r5, r1
 800a05e:	f7f6 fa6f 	bl	8000540 <__aeabi_dmul>
 800a062:	a353      	add	r3, pc, #332	; (adr r3, 800a1b0 <__ieee754_pow+0x3d0>)
 800a064:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a068:	4606      	mov	r6, r0
 800a06a:	460f      	mov	r7, r1
 800a06c:	4620      	mov	r0, r4
 800a06e:	4629      	mov	r1, r5
 800a070:	f7f6 fa66 	bl	8000540 <__aeabi_dmul>
 800a074:	4b57      	ldr	r3, [pc, #348]	; (800a1d4 <__ieee754_pow+0x3f4>)
 800a076:	4682      	mov	sl, r0
 800a078:	468b      	mov	fp, r1
 800a07a:	2200      	movs	r2, #0
 800a07c:	4620      	mov	r0, r4
 800a07e:	4629      	mov	r1, r5
 800a080:	f7f6 fa5e 	bl	8000540 <__aeabi_dmul>
 800a084:	4602      	mov	r2, r0
 800a086:	460b      	mov	r3, r1
 800a088:	a14b      	add	r1, pc, #300	; (adr r1, 800a1b8 <__ieee754_pow+0x3d8>)
 800a08a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a08e:	f7f6 f89f 	bl	80001d0 <__aeabi_dsub>
 800a092:	4622      	mov	r2, r4
 800a094:	462b      	mov	r3, r5
 800a096:	f7f6 fa53 	bl	8000540 <__aeabi_dmul>
 800a09a:	4602      	mov	r2, r0
 800a09c:	460b      	mov	r3, r1
 800a09e:	2000      	movs	r0, #0
 800a0a0:	494d      	ldr	r1, [pc, #308]	; (800a1d8 <__ieee754_pow+0x3f8>)
 800a0a2:	f7f6 f895 	bl	80001d0 <__aeabi_dsub>
 800a0a6:	4622      	mov	r2, r4
 800a0a8:	4680      	mov	r8, r0
 800a0aa:	4689      	mov	r9, r1
 800a0ac:	462b      	mov	r3, r5
 800a0ae:	4620      	mov	r0, r4
 800a0b0:	4629      	mov	r1, r5
 800a0b2:	f7f6 fa45 	bl	8000540 <__aeabi_dmul>
 800a0b6:	4602      	mov	r2, r0
 800a0b8:	460b      	mov	r3, r1
 800a0ba:	4640      	mov	r0, r8
 800a0bc:	4649      	mov	r1, r9
 800a0be:	f7f6 fa3f 	bl	8000540 <__aeabi_dmul>
 800a0c2:	a33f      	add	r3, pc, #252	; (adr r3, 800a1c0 <__ieee754_pow+0x3e0>)
 800a0c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0c8:	f7f6 fa3a 	bl	8000540 <__aeabi_dmul>
 800a0cc:	4602      	mov	r2, r0
 800a0ce:	460b      	mov	r3, r1
 800a0d0:	4650      	mov	r0, sl
 800a0d2:	4659      	mov	r1, fp
 800a0d4:	f7f6 f87c 	bl	80001d0 <__aeabi_dsub>
 800a0d8:	4602      	mov	r2, r0
 800a0da:	460b      	mov	r3, r1
 800a0dc:	4680      	mov	r8, r0
 800a0de:	4689      	mov	r9, r1
 800a0e0:	4630      	mov	r0, r6
 800a0e2:	4639      	mov	r1, r7
 800a0e4:	f7f6 f876 	bl	80001d4 <__adddf3>
 800a0e8:	2000      	movs	r0, #0
 800a0ea:	4632      	mov	r2, r6
 800a0ec:	463b      	mov	r3, r7
 800a0ee:	4604      	mov	r4, r0
 800a0f0:	460d      	mov	r5, r1
 800a0f2:	f7f6 f86d 	bl	80001d0 <__aeabi_dsub>
 800a0f6:	4602      	mov	r2, r0
 800a0f8:	460b      	mov	r3, r1
 800a0fa:	4640      	mov	r0, r8
 800a0fc:	4649      	mov	r1, r9
 800a0fe:	f7f6 f867 	bl	80001d0 <__aeabi_dsub>
 800a102:	9b04      	ldr	r3, [sp, #16]
 800a104:	9a06      	ldr	r2, [sp, #24]
 800a106:	3b01      	subs	r3, #1
 800a108:	4313      	orrs	r3, r2
 800a10a:	4682      	mov	sl, r0
 800a10c:	468b      	mov	fp, r1
 800a10e:	f040 81e7 	bne.w	800a4e0 <__ieee754_pow+0x700>
 800a112:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800a1c8 <__ieee754_pow+0x3e8>
 800a116:	eeb0 8a47 	vmov.f32	s16, s14
 800a11a:	eef0 8a67 	vmov.f32	s17, s15
 800a11e:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a122:	2600      	movs	r6, #0
 800a124:	4632      	mov	r2, r6
 800a126:	463b      	mov	r3, r7
 800a128:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a12c:	f7f6 f850 	bl	80001d0 <__aeabi_dsub>
 800a130:	4622      	mov	r2, r4
 800a132:	462b      	mov	r3, r5
 800a134:	f7f6 fa04 	bl	8000540 <__aeabi_dmul>
 800a138:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a13c:	4680      	mov	r8, r0
 800a13e:	4689      	mov	r9, r1
 800a140:	4650      	mov	r0, sl
 800a142:	4659      	mov	r1, fp
 800a144:	f7f6 f9fc 	bl	8000540 <__aeabi_dmul>
 800a148:	4602      	mov	r2, r0
 800a14a:	460b      	mov	r3, r1
 800a14c:	4640      	mov	r0, r8
 800a14e:	4649      	mov	r1, r9
 800a150:	f7f6 f840 	bl	80001d4 <__adddf3>
 800a154:	4632      	mov	r2, r6
 800a156:	463b      	mov	r3, r7
 800a158:	4680      	mov	r8, r0
 800a15a:	4689      	mov	r9, r1
 800a15c:	4620      	mov	r0, r4
 800a15e:	4629      	mov	r1, r5
 800a160:	f7f6 f9ee 	bl	8000540 <__aeabi_dmul>
 800a164:	460b      	mov	r3, r1
 800a166:	4604      	mov	r4, r0
 800a168:	460d      	mov	r5, r1
 800a16a:	4602      	mov	r2, r0
 800a16c:	4649      	mov	r1, r9
 800a16e:	4640      	mov	r0, r8
 800a170:	f7f6 f830 	bl	80001d4 <__adddf3>
 800a174:	4b19      	ldr	r3, [pc, #100]	; (800a1dc <__ieee754_pow+0x3fc>)
 800a176:	4299      	cmp	r1, r3
 800a178:	ec45 4b19 	vmov	d9, r4, r5
 800a17c:	4606      	mov	r6, r0
 800a17e:	460f      	mov	r7, r1
 800a180:	468b      	mov	fp, r1
 800a182:	f340 82f0 	ble.w	800a766 <__ieee754_pow+0x986>
 800a186:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800a18a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800a18e:	4303      	orrs	r3, r0
 800a190:	f000 81e4 	beq.w	800a55c <__ieee754_pow+0x77c>
 800a194:	ec51 0b18 	vmov	r0, r1, d8
 800a198:	2200      	movs	r2, #0
 800a19a:	2300      	movs	r3, #0
 800a19c:	f7f6 fc42 	bl	8000a24 <__aeabi_dcmplt>
 800a1a0:	3800      	subs	r0, #0
 800a1a2:	bf18      	it	ne
 800a1a4:	2001      	movne	r0, #1
 800a1a6:	e72b      	b.n	800a000 <__ieee754_pow+0x220>
 800a1a8:	60000000 	.word	0x60000000
 800a1ac:	3ff71547 	.word	0x3ff71547
 800a1b0:	f85ddf44 	.word	0xf85ddf44
 800a1b4:	3e54ae0b 	.word	0x3e54ae0b
 800a1b8:	55555555 	.word	0x55555555
 800a1bc:	3fd55555 	.word	0x3fd55555
 800a1c0:	652b82fe 	.word	0x652b82fe
 800a1c4:	3ff71547 	.word	0x3ff71547
 800a1c8:	00000000 	.word	0x00000000
 800a1cc:	bff00000 	.word	0xbff00000
 800a1d0:	3ff00000 	.word	0x3ff00000
 800a1d4:	3fd00000 	.word	0x3fd00000
 800a1d8:	3fe00000 	.word	0x3fe00000
 800a1dc:	408fffff 	.word	0x408fffff
 800a1e0:	4bd5      	ldr	r3, [pc, #852]	; (800a538 <__ieee754_pow+0x758>)
 800a1e2:	402b      	ands	r3, r5
 800a1e4:	2200      	movs	r2, #0
 800a1e6:	b92b      	cbnz	r3, 800a1f4 <__ieee754_pow+0x414>
 800a1e8:	4bd4      	ldr	r3, [pc, #848]	; (800a53c <__ieee754_pow+0x75c>)
 800a1ea:	f7f6 f9a9 	bl	8000540 <__aeabi_dmul>
 800a1ee:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800a1f2:	460c      	mov	r4, r1
 800a1f4:	1523      	asrs	r3, r4, #20
 800a1f6:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800a1fa:	4413      	add	r3, r2
 800a1fc:	9305      	str	r3, [sp, #20]
 800a1fe:	4bd0      	ldr	r3, [pc, #832]	; (800a540 <__ieee754_pow+0x760>)
 800a200:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800a204:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800a208:	429c      	cmp	r4, r3
 800a20a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800a20e:	dd08      	ble.n	800a222 <__ieee754_pow+0x442>
 800a210:	4bcc      	ldr	r3, [pc, #816]	; (800a544 <__ieee754_pow+0x764>)
 800a212:	429c      	cmp	r4, r3
 800a214:	f340 8162 	ble.w	800a4dc <__ieee754_pow+0x6fc>
 800a218:	9b05      	ldr	r3, [sp, #20]
 800a21a:	3301      	adds	r3, #1
 800a21c:	9305      	str	r3, [sp, #20]
 800a21e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800a222:	2400      	movs	r4, #0
 800a224:	00e3      	lsls	r3, r4, #3
 800a226:	9307      	str	r3, [sp, #28]
 800a228:	4bc7      	ldr	r3, [pc, #796]	; (800a548 <__ieee754_pow+0x768>)
 800a22a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a22e:	ed93 7b00 	vldr	d7, [r3]
 800a232:	4629      	mov	r1, r5
 800a234:	ec53 2b17 	vmov	r2, r3, d7
 800a238:	eeb0 9a47 	vmov.f32	s18, s14
 800a23c:	eef0 9a67 	vmov.f32	s19, s15
 800a240:	4682      	mov	sl, r0
 800a242:	f7f5 ffc5 	bl	80001d0 <__aeabi_dsub>
 800a246:	4652      	mov	r2, sl
 800a248:	4606      	mov	r6, r0
 800a24a:	460f      	mov	r7, r1
 800a24c:	462b      	mov	r3, r5
 800a24e:	ec51 0b19 	vmov	r0, r1, d9
 800a252:	f7f5 ffbf 	bl	80001d4 <__adddf3>
 800a256:	4602      	mov	r2, r0
 800a258:	460b      	mov	r3, r1
 800a25a:	2000      	movs	r0, #0
 800a25c:	49bb      	ldr	r1, [pc, #748]	; (800a54c <__ieee754_pow+0x76c>)
 800a25e:	f7f6 fa99 	bl	8000794 <__aeabi_ddiv>
 800a262:	ec41 0b1a 	vmov	d10, r0, r1
 800a266:	4602      	mov	r2, r0
 800a268:	460b      	mov	r3, r1
 800a26a:	4630      	mov	r0, r6
 800a26c:	4639      	mov	r1, r7
 800a26e:	f7f6 f967 	bl	8000540 <__aeabi_dmul>
 800a272:	2300      	movs	r3, #0
 800a274:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a278:	9302      	str	r3, [sp, #8]
 800a27a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a27e:	46ab      	mov	fp, r5
 800a280:	106d      	asrs	r5, r5, #1
 800a282:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800a286:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800a28a:	ec41 0b18 	vmov	d8, r0, r1
 800a28e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800a292:	2200      	movs	r2, #0
 800a294:	4640      	mov	r0, r8
 800a296:	4649      	mov	r1, r9
 800a298:	4614      	mov	r4, r2
 800a29a:	461d      	mov	r5, r3
 800a29c:	f7f6 f950 	bl	8000540 <__aeabi_dmul>
 800a2a0:	4602      	mov	r2, r0
 800a2a2:	460b      	mov	r3, r1
 800a2a4:	4630      	mov	r0, r6
 800a2a6:	4639      	mov	r1, r7
 800a2a8:	f7f5 ff92 	bl	80001d0 <__aeabi_dsub>
 800a2ac:	ec53 2b19 	vmov	r2, r3, d9
 800a2b0:	4606      	mov	r6, r0
 800a2b2:	460f      	mov	r7, r1
 800a2b4:	4620      	mov	r0, r4
 800a2b6:	4629      	mov	r1, r5
 800a2b8:	f7f5 ff8a 	bl	80001d0 <__aeabi_dsub>
 800a2bc:	4602      	mov	r2, r0
 800a2be:	460b      	mov	r3, r1
 800a2c0:	4650      	mov	r0, sl
 800a2c2:	4659      	mov	r1, fp
 800a2c4:	f7f5 ff84 	bl	80001d0 <__aeabi_dsub>
 800a2c8:	4642      	mov	r2, r8
 800a2ca:	464b      	mov	r3, r9
 800a2cc:	f7f6 f938 	bl	8000540 <__aeabi_dmul>
 800a2d0:	4602      	mov	r2, r0
 800a2d2:	460b      	mov	r3, r1
 800a2d4:	4630      	mov	r0, r6
 800a2d6:	4639      	mov	r1, r7
 800a2d8:	f7f5 ff7a 	bl	80001d0 <__aeabi_dsub>
 800a2dc:	ec53 2b1a 	vmov	r2, r3, d10
 800a2e0:	f7f6 f92e 	bl	8000540 <__aeabi_dmul>
 800a2e4:	ec53 2b18 	vmov	r2, r3, d8
 800a2e8:	ec41 0b19 	vmov	d9, r0, r1
 800a2ec:	ec51 0b18 	vmov	r0, r1, d8
 800a2f0:	f7f6 f926 	bl	8000540 <__aeabi_dmul>
 800a2f4:	a37c      	add	r3, pc, #496	; (adr r3, 800a4e8 <__ieee754_pow+0x708>)
 800a2f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2fa:	4604      	mov	r4, r0
 800a2fc:	460d      	mov	r5, r1
 800a2fe:	f7f6 f91f 	bl	8000540 <__aeabi_dmul>
 800a302:	a37b      	add	r3, pc, #492	; (adr r3, 800a4f0 <__ieee754_pow+0x710>)
 800a304:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a308:	f7f5 ff64 	bl	80001d4 <__adddf3>
 800a30c:	4622      	mov	r2, r4
 800a30e:	462b      	mov	r3, r5
 800a310:	f7f6 f916 	bl	8000540 <__aeabi_dmul>
 800a314:	a378      	add	r3, pc, #480	; (adr r3, 800a4f8 <__ieee754_pow+0x718>)
 800a316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a31a:	f7f5 ff5b 	bl	80001d4 <__adddf3>
 800a31e:	4622      	mov	r2, r4
 800a320:	462b      	mov	r3, r5
 800a322:	f7f6 f90d 	bl	8000540 <__aeabi_dmul>
 800a326:	a376      	add	r3, pc, #472	; (adr r3, 800a500 <__ieee754_pow+0x720>)
 800a328:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a32c:	f7f5 ff52 	bl	80001d4 <__adddf3>
 800a330:	4622      	mov	r2, r4
 800a332:	462b      	mov	r3, r5
 800a334:	f7f6 f904 	bl	8000540 <__aeabi_dmul>
 800a338:	a373      	add	r3, pc, #460	; (adr r3, 800a508 <__ieee754_pow+0x728>)
 800a33a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a33e:	f7f5 ff49 	bl	80001d4 <__adddf3>
 800a342:	4622      	mov	r2, r4
 800a344:	462b      	mov	r3, r5
 800a346:	f7f6 f8fb 	bl	8000540 <__aeabi_dmul>
 800a34a:	a371      	add	r3, pc, #452	; (adr r3, 800a510 <__ieee754_pow+0x730>)
 800a34c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a350:	f7f5 ff40 	bl	80001d4 <__adddf3>
 800a354:	4622      	mov	r2, r4
 800a356:	4606      	mov	r6, r0
 800a358:	460f      	mov	r7, r1
 800a35a:	462b      	mov	r3, r5
 800a35c:	4620      	mov	r0, r4
 800a35e:	4629      	mov	r1, r5
 800a360:	f7f6 f8ee 	bl	8000540 <__aeabi_dmul>
 800a364:	4602      	mov	r2, r0
 800a366:	460b      	mov	r3, r1
 800a368:	4630      	mov	r0, r6
 800a36a:	4639      	mov	r1, r7
 800a36c:	f7f6 f8e8 	bl	8000540 <__aeabi_dmul>
 800a370:	4642      	mov	r2, r8
 800a372:	4604      	mov	r4, r0
 800a374:	460d      	mov	r5, r1
 800a376:	464b      	mov	r3, r9
 800a378:	ec51 0b18 	vmov	r0, r1, d8
 800a37c:	f7f5 ff2a 	bl	80001d4 <__adddf3>
 800a380:	ec53 2b19 	vmov	r2, r3, d9
 800a384:	f7f6 f8dc 	bl	8000540 <__aeabi_dmul>
 800a388:	4622      	mov	r2, r4
 800a38a:	462b      	mov	r3, r5
 800a38c:	f7f5 ff22 	bl	80001d4 <__adddf3>
 800a390:	4642      	mov	r2, r8
 800a392:	4682      	mov	sl, r0
 800a394:	468b      	mov	fp, r1
 800a396:	464b      	mov	r3, r9
 800a398:	4640      	mov	r0, r8
 800a39a:	4649      	mov	r1, r9
 800a39c:	f7f6 f8d0 	bl	8000540 <__aeabi_dmul>
 800a3a0:	4b6b      	ldr	r3, [pc, #428]	; (800a550 <__ieee754_pow+0x770>)
 800a3a2:	2200      	movs	r2, #0
 800a3a4:	4606      	mov	r6, r0
 800a3a6:	460f      	mov	r7, r1
 800a3a8:	f7f5 ff14 	bl	80001d4 <__adddf3>
 800a3ac:	4652      	mov	r2, sl
 800a3ae:	465b      	mov	r3, fp
 800a3b0:	f7f5 ff10 	bl	80001d4 <__adddf3>
 800a3b4:	2000      	movs	r0, #0
 800a3b6:	4604      	mov	r4, r0
 800a3b8:	460d      	mov	r5, r1
 800a3ba:	4602      	mov	r2, r0
 800a3bc:	460b      	mov	r3, r1
 800a3be:	4640      	mov	r0, r8
 800a3c0:	4649      	mov	r1, r9
 800a3c2:	f7f6 f8bd 	bl	8000540 <__aeabi_dmul>
 800a3c6:	4b62      	ldr	r3, [pc, #392]	; (800a550 <__ieee754_pow+0x770>)
 800a3c8:	4680      	mov	r8, r0
 800a3ca:	4689      	mov	r9, r1
 800a3cc:	2200      	movs	r2, #0
 800a3ce:	4620      	mov	r0, r4
 800a3d0:	4629      	mov	r1, r5
 800a3d2:	f7f5 fefd 	bl	80001d0 <__aeabi_dsub>
 800a3d6:	4632      	mov	r2, r6
 800a3d8:	463b      	mov	r3, r7
 800a3da:	f7f5 fef9 	bl	80001d0 <__aeabi_dsub>
 800a3de:	4602      	mov	r2, r0
 800a3e0:	460b      	mov	r3, r1
 800a3e2:	4650      	mov	r0, sl
 800a3e4:	4659      	mov	r1, fp
 800a3e6:	f7f5 fef3 	bl	80001d0 <__aeabi_dsub>
 800a3ea:	ec53 2b18 	vmov	r2, r3, d8
 800a3ee:	f7f6 f8a7 	bl	8000540 <__aeabi_dmul>
 800a3f2:	4622      	mov	r2, r4
 800a3f4:	4606      	mov	r6, r0
 800a3f6:	460f      	mov	r7, r1
 800a3f8:	462b      	mov	r3, r5
 800a3fa:	ec51 0b19 	vmov	r0, r1, d9
 800a3fe:	f7f6 f89f 	bl	8000540 <__aeabi_dmul>
 800a402:	4602      	mov	r2, r0
 800a404:	460b      	mov	r3, r1
 800a406:	4630      	mov	r0, r6
 800a408:	4639      	mov	r1, r7
 800a40a:	f7f5 fee3 	bl	80001d4 <__adddf3>
 800a40e:	4606      	mov	r6, r0
 800a410:	460f      	mov	r7, r1
 800a412:	4602      	mov	r2, r0
 800a414:	460b      	mov	r3, r1
 800a416:	4640      	mov	r0, r8
 800a418:	4649      	mov	r1, r9
 800a41a:	f7f5 fedb 	bl	80001d4 <__adddf3>
 800a41e:	a33e      	add	r3, pc, #248	; (adr r3, 800a518 <__ieee754_pow+0x738>)
 800a420:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a424:	2000      	movs	r0, #0
 800a426:	4604      	mov	r4, r0
 800a428:	460d      	mov	r5, r1
 800a42a:	f7f6 f889 	bl	8000540 <__aeabi_dmul>
 800a42e:	4642      	mov	r2, r8
 800a430:	ec41 0b18 	vmov	d8, r0, r1
 800a434:	464b      	mov	r3, r9
 800a436:	4620      	mov	r0, r4
 800a438:	4629      	mov	r1, r5
 800a43a:	f7f5 fec9 	bl	80001d0 <__aeabi_dsub>
 800a43e:	4602      	mov	r2, r0
 800a440:	460b      	mov	r3, r1
 800a442:	4630      	mov	r0, r6
 800a444:	4639      	mov	r1, r7
 800a446:	f7f5 fec3 	bl	80001d0 <__aeabi_dsub>
 800a44a:	a335      	add	r3, pc, #212	; (adr r3, 800a520 <__ieee754_pow+0x740>)
 800a44c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a450:	f7f6 f876 	bl	8000540 <__aeabi_dmul>
 800a454:	a334      	add	r3, pc, #208	; (adr r3, 800a528 <__ieee754_pow+0x748>)
 800a456:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a45a:	4606      	mov	r6, r0
 800a45c:	460f      	mov	r7, r1
 800a45e:	4620      	mov	r0, r4
 800a460:	4629      	mov	r1, r5
 800a462:	f7f6 f86d 	bl	8000540 <__aeabi_dmul>
 800a466:	4602      	mov	r2, r0
 800a468:	460b      	mov	r3, r1
 800a46a:	4630      	mov	r0, r6
 800a46c:	4639      	mov	r1, r7
 800a46e:	f7f5 feb1 	bl	80001d4 <__adddf3>
 800a472:	9a07      	ldr	r2, [sp, #28]
 800a474:	4b37      	ldr	r3, [pc, #220]	; (800a554 <__ieee754_pow+0x774>)
 800a476:	4413      	add	r3, r2
 800a478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a47c:	f7f5 feaa 	bl	80001d4 <__adddf3>
 800a480:	4682      	mov	sl, r0
 800a482:	9805      	ldr	r0, [sp, #20]
 800a484:	468b      	mov	fp, r1
 800a486:	f7f5 fff1 	bl	800046c <__aeabi_i2d>
 800a48a:	9a07      	ldr	r2, [sp, #28]
 800a48c:	4b32      	ldr	r3, [pc, #200]	; (800a558 <__ieee754_pow+0x778>)
 800a48e:	4413      	add	r3, r2
 800a490:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a494:	4606      	mov	r6, r0
 800a496:	460f      	mov	r7, r1
 800a498:	4652      	mov	r2, sl
 800a49a:	465b      	mov	r3, fp
 800a49c:	ec51 0b18 	vmov	r0, r1, d8
 800a4a0:	f7f5 fe98 	bl	80001d4 <__adddf3>
 800a4a4:	4642      	mov	r2, r8
 800a4a6:	464b      	mov	r3, r9
 800a4a8:	f7f5 fe94 	bl	80001d4 <__adddf3>
 800a4ac:	4632      	mov	r2, r6
 800a4ae:	463b      	mov	r3, r7
 800a4b0:	f7f5 fe90 	bl	80001d4 <__adddf3>
 800a4b4:	2000      	movs	r0, #0
 800a4b6:	4632      	mov	r2, r6
 800a4b8:	463b      	mov	r3, r7
 800a4ba:	4604      	mov	r4, r0
 800a4bc:	460d      	mov	r5, r1
 800a4be:	f7f5 fe87 	bl	80001d0 <__aeabi_dsub>
 800a4c2:	4642      	mov	r2, r8
 800a4c4:	464b      	mov	r3, r9
 800a4c6:	f7f5 fe83 	bl	80001d0 <__aeabi_dsub>
 800a4ca:	ec53 2b18 	vmov	r2, r3, d8
 800a4ce:	f7f5 fe7f 	bl	80001d0 <__aeabi_dsub>
 800a4d2:	4602      	mov	r2, r0
 800a4d4:	460b      	mov	r3, r1
 800a4d6:	4650      	mov	r0, sl
 800a4d8:	4659      	mov	r1, fp
 800a4da:	e610      	b.n	800a0fe <__ieee754_pow+0x31e>
 800a4dc:	2401      	movs	r4, #1
 800a4de:	e6a1      	b.n	800a224 <__ieee754_pow+0x444>
 800a4e0:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800a530 <__ieee754_pow+0x750>
 800a4e4:	e617      	b.n	800a116 <__ieee754_pow+0x336>
 800a4e6:	bf00      	nop
 800a4e8:	4a454eef 	.word	0x4a454eef
 800a4ec:	3fca7e28 	.word	0x3fca7e28
 800a4f0:	93c9db65 	.word	0x93c9db65
 800a4f4:	3fcd864a 	.word	0x3fcd864a
 800a4f8:	a91d4101 	.word	0xa91d4101
 800a4fc:	3fd17460 	.word	0x3fd17460
 800a500:	518f264d 	.word	0x518f264d
 800a504:	3fd55555 	.word	0x3fd55555
 800a508:	db6fabff 	.word	0xdb6fabff
 800a50c:	3fdb6db6 	.word	0x3fdb6db6
 800a510:	33333303 	.word	0x33333303
 800a514:	3fe33333 	.word	0x3fe33333
 800a518:	e0000000 	.word	0xe0000000
 800a51c:	3feec709 	.word	0x3feec709
 800a520:	dc3a03fd 	.word	0xdc3a03fd
 800a524:	3feec709 	.word	0x3feec709
 800a528:	145b01f5 	.word	0x145b01f5
 800a52c:	be3e2fe0 	.word	0xbe3e2fe0
 800a530:	00000000 	.word	0x00000000
 800a534:	3ff00000 	.word	0x3ff00000
 800a538:	7ff00000 	.word	0x7ff00000
 800a53c:	43400000 	.word	0x43400000
 800a540:	0003988e 	.word	0x0003988e
 800a544:	000bb679 	.word	0x000bb679
 800a548:	0800b378 	.word	0x0800b378
 800a54c:	3ff00000 	.word	0x3ff00000
 800a550:	40080000 	.word	0x40080000
 800a554:	0800b398 	.word	0x0800b398
 800a558:	0800b388 	.word	0x0800b388
 800a55c:	a3b3      	add	r3, pc, #716	; (adr r3, 800a82c <__ieee754_pow+0xa4c>)
 800a55e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a562:	4640      	mov	r0, r8
 800a564:	4649      	mov	r1, r9
 800a566:	f7f5 fe35 	bl	80001d4 <__adddf3>
 800a56a:	4622      	mov	r2, r4
 800a56c:	ec41 0b1a 	vmov	d10, r0, r1
 800a570:	462b      	mov	r3, r5
 800a572:	4630      	mov	r0, r6
 800a574:	4639      	mov	r1, r7
 800a576:	f7f5 fe2b 	bl	80001d0 <__aeabi_dsub>
 800a57a:	4602      	mov	r2, r0
 800a57c:	460b      	mov	r3, r1
 800a57e:	ec51 0b1a 	vmov	r0, r1, d10
 800a582:	f7f6 fa6d 	bl	8000a60 <__aeabi_dcmpgt>
 800a586:	2800      	cmp	r0, #0
 800a588:	f47f ae04 	bne.w	800a194 <__ieee754_pow+0x3b4>
 800a58c:	4aa2      	ldr	r2, [pc, #648]	; (800a818 <__ieee754_pow+0xa38>)
 800a58e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a592:	4293      	cmp	r3, r2
 800a594:	f340 8107 	ble.w	800a7a6 <__ieee754_pow+0x9c6>
 800a598:	151b      	asrs	r3, r3, #20
 800a59a:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800a59e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800a5a2:	fa4a fa03 	asr.w	sl, sl, r3
 800a5a6:	44da      	add	sl, fp
 800a5a8:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800a5ac:	489b      	ldr	r0, [pc, #620]	; (800a81c <__ieee754_pow+0xa3c>)
 800a5ae:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800a5b2:	4108      	asrs	r0, r1
 800a5b4:	ea00 030a 	and.w	r3, r0, sl
 800a5b8:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800a5bc:	f1c1 0114 	rsb	r1, r1, #20
 800a5c0:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800a5c4:	fa4a fa01 	asr.w	sl, sl, r1
 800a5c8:	f1bb 0f00 	cmp.w	fp, #0
 800a5cc:	f04f 0200 	mov.w	r2, #0
 800a5d0:	4620      	mov	r0, r4
 800a5d2:	4629      	mov	r1, r5
 800a5d4:	bfb8      	it	lt
 800a5d6:	f1ca 0a00 	rsblt	sl, sl, #0
 800a5da:	f7f5 fdf9 	bl	80001d0 <__aeabi_dsub>
 800a5de:	ec41 0b19 	vmov	d9, r0, r1
 800a5e2:	4642      	mov	r2, r8
 800a5e4:	464b      	mov	r3, r9
 800a5e6:	ec51 0b19 	vmov	r0, r1, d9
 800a5ea:	f7f5 fdf3 	bl	80001d4 <__adddf3>
 800a5ee:	a37a      	add	r3, pc, #488	; (adr r3, 800a7d8 <__ieee754_pow+0x9f8>)
 800a5f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5f4:	2000      	movs	r0, #0
 800a5f6:	4604      	mov	r4, r0
 800a5f8:	460d      	mov	r5, r1
 800a5fa:	f7f5 ffa1 	bl	8000540 <__aeabi_dmul>
 800a5fe:	ec53 2b19 	vmov	r2, r3, d9
 800a602:	4606      	mov	r6, r0
 800a604:	460f      	mov	r7, r1
 800a606:	4620      	mov	r0, r4
 800a608:	4629      	mov	r1, r5
 800a60a:	f7f5 fde1 	bl	80001d0 <__aeabi_dsub>
 800a60e:	4602      	mov	r2, r0
 800a610:	460b      	mov	r3, r1
 800a612:	4640      	mov	r0, r8
 800a614:	4649      	mov	r1, r9
 800a616:	f7f5 fddb 	bl	80001d0 <__aeabi_dsub>
 800a61a:	a371      	add	r3, pc, #452	; (adr r3, 800a7e0 <__ieee754_pow+0xa00>)
 800a61c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a620:	f7f5 ff8e 	bl	8000540 <__aeabi_dmul>
 800a624:	a370      	add	r3, pc, #448	; (adr r3, 800a7e8 <__ieee754_pow+0xa08>)
 800a626:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a62a:	4680      	mov	r8, r0
 800a62c:	4689      	mov	r9, r1
 800a62e:	4620      	mov	r0, r4
 800a630:	4629      	mov	r1, r5
 800a632:	f7f5 ff85 	bl	8000540 <__aeabi_dmul>
 800a636:	4602      	mov	r2, r0
 800a638:	460b      	mov	r3, r1
 800a63a:	4640      	mov	r0, r8
 800a63c:	4649      	mov	r1, r9
 800a63e:	f7f5 fdc9 	bl	80001d4 <__adddf3>
 800a642:	4604      	mov	r4, r0
 800a644:	460d      	mov	r5, r1
 800a646:	4602      	mov	r2, r0
 800a648:	460b      	mov	r3, r1
 800a64a:	4630      	mov	r0, r6
 800a64c:	4639      	mov	r1, r7
 800a64e:	f7f5 fdc1 	bl	80001d4 <__adddf3>
 800a652:	4632      	mov	r2, r6
 800a654:	463b      	mov	r3, r7
 800a656:	4680      	mov	r8, r0
 800a658:	4689      	mov	r9, r1
 800a65a:	f7f5 fdb9 	bl	80001d0 <__aeabi_dsub>
 800a65e:	4602      	mov	r2, r0
 800a660:	460b      	mov	r3, r1
 800a662:	4620      	mov	r0, r4
 800a664:	4629      	mov	r1, r5
 800a666:	f7f5 fdb3 	bl	80001d0 <__aeabi_dsub>
 800a66a:	4642      	mov	r2, r8
 800a66c:	4606      	mov	r6, r0
 800a66e:	460f      	mov	r7, r1
 800a670:	464b      	mov	r3, r9
 800a672:	4640      	mov	r0, r8
 800a674:	4649      	mov	r1, r9
 800a676:	f7f5 ff63 	bl	8000540 <__aeabi_dmul>
 800a67a:	a35d      	add	r3, pc, #372	; (adr r3, 800a7f0 <__ieee754_pow+0xa10>)
 800a67c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a680:	4604      	mov	r4, r0
 800a682:	460d      	mov	r5, r1
 800a684:	f7f5 ff5c 	bl	8000540 <__aeabi_dmul>
 800a688:	a35b      	add	r3, pc, #364	; (adr r3, 800a7f8 <__ieee754_pow+0xa18>)
 800a68a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a68e:	f7f5 fd9f 	bl	80001d0 <__aeabi_dsub>
 800a692:	4622      	mov	r2, r4
 800a694:	462b      	mov	r3, r5
 800a696:	f7f5 ff53 	bl	8000540 <__aeabi_dmul>
 800a69a:	a359      	add	r3, pc, #356	; (adr r3, 800a800 <__ieee754_pow+0xa20>)
 800a69c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6a0:	f7f5 fd98 	bl	80001d4 <__adddf3>
 800a6a4:	4622      	mov	r2, r4
 800a6a6:	462b      	mov	r3, r5
 800a6a8:	f7f5 ff4a 	bl	8000540 <__aeabi_dmul>
 800a6ac:	a356      	add	r3, pc, #344	; (adr r3, 800a808 <__ieee754_pow+0xa28>)
 800a6ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6b2:	f7f5 fd8d 	bl	80001d0 <__aeabi_dsub>
 800a6b6:	4622      	mov	r2, r4
 800a6b8:	462b      	mov	r3, r5
 800a6ba:	f7f5 ff41 	bl	8000540 <__aeabi_dmul>
 800a6be:	a354      	add	r3, pc, #336	; (adr r3, 800a810 <__ieee754_pow+0xa30>)
 800a6c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6c4:	f7f5 fd86 	bl	80001d4 <__adddf3>
 800a6c8:	4622      	mov	r2, r4
 800a6ca:	462b      	mov	r3, r5
 800a6cc:	f7f5 ff38 	bl	8000540 <__aeabi_dmul>
 800a6d0:	4602      	mov	r2, r0
 800a6d2:	460b      	mov	r3, r1
 800a6d4:	4640      	mov	r0, r8
 800a6d6:	4649      	mov	r1, r9
 800a6d8:	f7f5 fd7a 	bl	80001d0 <__aeabi_dsub>
 800a6dc:	4604      	mov	r4, r0
 800a6de:	460d      	mov	r5, r1
 800a6e0:	4602      	mov	r2, r0
 800a6e2:	460b      	mov	r3, r1
 800a6e4:	4640      	mov	r0, r8
 800a6e6:	4649      	mov	r1, r9
 800a6e8:	f7f5 ff2a 	bl	8000540 <__aeabi_dmul>
 800a6ec:	2200      	movs	r2, #0
 800a6ee:	ec41 0b19 	vmov	d9, r0, r1
 800a6f2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a6f6:	4620      	mov	r0, r4
 800a6f8:	4629      	mov	r1, r5
 800a6fa:	f7f5 fd69 	bl	80001d0 <__aeabi_dsub>
 800a6fe:	4602      	mov	r2, r0
 800a700:	460b      	mov	r3, r1
 800a702:	ec51 0b19 	vmov	r0, r1, d9
 800a706:	f7f6 f845 	bl	8000794 <__aeabi_ddiv>
 800a70a:	4632      	mov	r2, r6
 800a70c:	4604      	mov	r4, r0
 800a70e:	460d      	mov	r5, r1
 800a710:	463b      	mov	r3, r7
 800a712:	4640      	mov	r0, r8
 800a714:	4649      	mov	r1, r9
 800a716:	f7f5 ff13 	bl	8000540 <__aeabi_dmul>
 800a71a:	4632      	mov	r2, r6
 800a71c:	463b      	mov	r3, r7
 800a71e:	f7f5 fd59 	bl	80001d4 <__adddf3>
 800a722:	4602      	mov	r2, r0
 800a724:	460b      	mov	r3, r1
 800a726:	4620      	mov	r0, r4
 800a728:	4629      	mov	r1, r5
 800a72a:	f7f5 fd51 	bl	80001d0 <__aeabi_dsub>
 800a72e:	4642      	mov	r2, r8
 800a730:	464b      	mov	r3, r9
 800a732:	f7f5 fd4d 	bl	80001d0 <__aeabi_dsub>
 800a736:	460b      	mov	r3, r1
 800a738:	4602      	mov	r2, r0
 800a73a:	4939      	ldr	r1, [pc, #228]	; (800a820 <__ieee754_pow+0xa40>)
 800a73c:	2000      	movs	r0, #0
 800a73e:	f7f5 fd47 	bl	80001d0 <__aeabi_dsub>
 800a742:	ec41 0b10 	vmov	d0, r0, r1
 800a746:	ee10 3a90 	vmov	r3, s1
 800a74a:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800a74e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a752:	da2b      	bge.n	800a7ac <__ieee754_pow+0x9cc>
 800a754:	4650      	mov	r0, sl
 800a756:	f000 f877 	bl	800a848 <scalbn>
 800a75a:	ec51 0b10 	vmov	r0, r1, d0
 800a75e:	ec53 2b18 	vmov	r2, r3, d8
 800a762:	f7ff bbee 	b.w	8009f42 <__ieee754_pow+0x162>
 800a766:	4b2f      	ldr	r3, [pc, #188]	; (800a824 <__ieee754_pow+0xa44>)
 800a768:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800a76c:	429e      	cmp	r6, r3
 800a76e:	f77f af0d 	ble.w	800a58c <__ieee754_pow+0x7ac>
 800a772:	4b2d      	ldr	r3, [pc, #180]	; (800a828 <__ieee754_pow+0xa48>)
 800a774:	440b      	add	r3, r1
 800a776:	4303      	orrs	r3, r0
 800a778:	d009      	beq.n	800a78e <__ieee754_pow+0x9ae>
 800a77a:	ec51 0b18 	vmov	r0, r1, d8
 800a77e:	2200      	movs	r2, #0
 800a780:	2300      	movs	r3, #0
 800a782:	f7f6 f94f 	bl	8000a24 <__aeabi_dcmplt>
 800a786:	3800      	subs	r0, #0
 800a788:	bf18      	it	ne
 800a78a:	2001      	movne	r0, #1
 800a78c:	e448      	b.n	800a020 <__ieee754_pow+0x240>
 800a78e:	4622      	mov	r2, r4
 800a790:	462b      	mov	r3, r5
 800a792:	f7f5 fd1d 	bl	80001d0 <__aeabi_dsub>
 800a796:	4642      	mov	r2, r8
 800a798:	464b      	mov	r3, r9
 800a79a:	f7f6 f957 	bl	8000a4c <__aeabi_dcmpge>
 800a79e:	2800      	cmp	r0, #0
 800a7a0:	f43f aef4 	beq.w	800a58c <__ieee754_pow+0x7ac>
 800a7a4:	e7e9      	b.n	800a77a <__ieee754_pow+0x99a>
 800a7a6:	f04f 0a00 	mov.w	sl, #0
 800a7aa:	e71a      	b.n	800a5e2 <__ieee754_pow+0x802>
 800a7ac:	ec51 0b10 	vmov	r0, r1, d0
 800a7b0:	4619      	mov	r1, r3
 800a7b2:	e7d4      	b.n	800a75e <__ieee754_pow+0x97e>
 800a7b4:	491a      	ldr	r1, [pc, #104]	; (800a820 <__ieee754_pow+0xa40>)
 800a7b6:	2000      	movs	r0, #0
 800a7b8:	f7ff bb31 	b.w	8009e1e <__ieee754_pow+0x3e>
 800a7bc:	2000      	movs	r0, #0
 800a7be:	2100      	movs	r1, #0
 800a7c0:	f7ff bb2d 	b.w	8009e1e <__ieee754_pow+0x3e>
 800a7c4:	4630      	mov	r0, r6
 800a7c6:	4639      	mov	r1, r7
 800a7c8:	f7ff bb29 	b.w	8009e1e <__ieee754_pow+0x3e>
 800a7cc:	9204      	str	r2, [sp, #16]
 800a7ce:	f7ff bb7b 	b.w	8009ec8 <__ieee754_pow+0xe8>
 800a7d2:	2300      	movs	r3, #0
 800a7d4:	f7ff bb65 	b.w	8009ea2 <__ieee754_pow+0xc2>
 800a7d8:	00000000 	.word	0x00000000
 800a7dc:	3fe62e43 	.word	0x3fe62e43
 800a7e0:	fefa39ef 	.word	0xfefa39ef
 800a7e4:	3fe62e42 	.word	0x3fe62e42
 800a7e8:	0ca86c39 	.word	0x0ca86c39
 800a7ec:	be205c61 	.word	0xbe205c61
 800a7f0:	72bea4d0 	.word	0x72bea4d0
 800a7f4:	3e663769 	.word	0x3e663769
 800a7f8:	c5d26bf1 	.word	0xc5d26bf1
 800a7fc:	3ebbbd41 	.word	0x3ebbbd41
 800a800:	af25de2c 	.word	0xaf25de2c
 800a804:	3f11566a 	.word	0x3f11566a
 800a808:	16bebd93 	.word	0x16bebd93
 800a80c:	3f66c16c 	.word	0x3f66c16c
 800a810:	5555553e 	.word	0x5555553e
 800a814:	3fc55555 	.word	0x3fc55555
 800a818:	3fe00000 	.word	0x3fe00000
 800a81c:	fff00000 	.word	0xfff00000
 800a820:	3ff00000 	.word	0x3ff00000
 800a824:	4090cbff 	.word	0x4090cbff
 800a828:	3f6f3400 	.word	0x3f6f3400
 800a82c:	652b82fe 	.word	0x652b82fe
 800a830:	3c971547 	.word	0x3c971547

0800a834 <fabs>:
 800a834:	ec51 0b10 	vmov	r0, r1, d0
 800a838:	ee10 2a10 	vmov	r2, s0
 800a83c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a840:	ec43 2b10 	vmov	d0, r2, r3
 800a844:	4770      	bx	lr
	...

0800a848 <scalbn>:
 800a848:	b570      	push	{r4, r5, r6, lr}
 800a84a:	ec55 4b10 	vmov	r4, r5, d0
 800a84e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800a852:	4606      	mov	r6, r0
 800a854:	462b      	mov	r3, r5
 800a856:	b999      	cbnz	r1, 800a880 <scalbn+0x38>
 800a858:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800a85c:	4323      	orrs	r3, r4
 800a85e:	d03f      	beq.n	800a8e0 <scalbn+0x98>
 800a860:	4b35      	ldr	r3, [pc, #212]	; (800a938 <scalbn+0xf0>)
 800a862:	4629      	mov	r1, r5
 800a864:	ee10 0a10 	vmov	r0, s0
 800a868:	2200      	movs	r2, #0
 800a86a:	f7f5 fe69 	bl	8000540 <__aeabi_dmul>
 800a86e:	4b33      	ldr	r3, [pc, #204]	; (800a93c <scalbn+0xf4>)
 800a870:	429e      	cmp	r6, r3
 800a872:	4604      	mov	r4, r0
 800a874:	460d      	mov	r5, r1
 800a876:	da10      	bge.n	800a89a <scalbn+0x52>
 800a878:	a327      	add	r3, pc, #156	; (adr r3, 800a918 <scalbn+0xd0>)
 800a87a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a87e:	e01f      	b.n	800a8c0 <scalbn+0x78>
 800a880:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800a884:	4291      	cmp	r1, r2
 800a886:	d10c      	bne.n	800a8a2 <scalbn+0x5a>
 800a888:	ee10 2a10 	vmov	r2, s0
 800a88c:	4620      	mov	r0, r4
 800a88e:	4629      	mov	r1, r5
 800a890:	f7f5 fca0 	bl	80001d4 <__adddf3>
 800a894:	4604      	mov	r4, r0
 800a896:	460d      	mov	r5, r1
 800a898:	e022      	b.n	800a8e0 <scalbn+0x98>
 800a89a:	460b      	mov	r3, r1
 800a89c:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800a8a0:	3936      	subs	r1, #54	; 0x36
 800a8a2:	f24c 3250 	movw	r2, #50000	; 0xc350
 800a8a6:	4296      	cmp	r6, r2
 800a8a8:	dd0d      	ble.n	800a8c6 <scalbn+0x7e>
 800a8aa:	2d00      	cmp	r5, #0
 800a8ac:	a11c      	add	r1, pc, #112	; (adr r1, 800a920 <scalbn+0xd8>)
 800a8ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a8b2:	da02      	bge.n	800a8ba <scalbn+0x72>
 800a8b4:	a11c      	add	r1, pc, #112	; (adr r1, 800a928 <scalbn+0xe0>)
 800a8b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a8ba:	a319      	add	r3, pc, #100	; (adr r3, 800a920 <scalbn+0xd8>)
 800a8bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8c0:	f7f5 fe3e 	bl	8000540 <__aeabi_dmul>
 800a8c4:	e7e6      	b.n	800a894 <scalbn+0x4c>
 800a8c6:	1872      	adds	r2, r6, r1
 800a8c8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800a8cc:	428a      	cmp	r2, r1
 800a8ce:	dcec      	bgt.n	800a8aa <scalbn+0x62>
 800a8d0:	2a00      	cmp	r2, #0
 800a8d2:	dd08      	ble.n	800a8e6 <scalbn+0x9e>
 800a8d4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a8d8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a8dc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a8e0:	ec45 4b10 	vmov	d0, r4, r5
 800a8e4:	bd70      	pop	{r4, r5, r6, pc}
 800a8e6:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800a8ea:	da08      	bge.n	800a8fe <scalbn+0xb6>
 800a8ec:	2d00      	cmp	r5, #0
 800a8ee:	a10a      	add	r1, pc, #40	; (adr r1, 800a918 <scalbn+0xd0>)
 800a8f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a8f4:	dac0      	bge.n	800a878 <scalbn+0x30>
 800a8f6:	a10e      	add	r1, pc, #56	; (adr r1, 800a930 <scalbn+0xe8>)
 800a8f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a8fc:	e7bc      	b.n	800a878 <scalbn+0x30>
 800a8fe:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a902:	3236      	adds	r2, #54	; 0x36
 800a904:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a908:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800a90c:	4620      	mov	r0, r4
 800a90e:	4b0c      	ldr	r3, [pc, #48]	; (800a940 <scalbn+0xf8>)
 800a910:	2200      	movs	r2, #0
 800a912:	e7d5      	b.n	800a8c0 <scalbn+0x78>
 800a914:	f3af 8000 	nop.w
 800a918:	c2f8f359 	.word	0xc2f8f359
 800a91c:	01a56e1f 	.word	0x01a56e1f
 800a920:	8800759c 	.word	0x8800759c
 800a924:	7e37e43c 	.word	0x7e37e43c
 800a928:	8800759c 	.word	0x8800759c
 800a92c:	fe37e43c 	.word	0xfe37e43c
 800a930:	c2f8f359 	.word	0xc2f8f359
 800a934:	81a56e1f 	.word	0x81a56e1f
 800a938:	43500000 	.word	0x43500000
 800a93c:	ffff3cb0 	.word	0xffff3cb0
 800a940:	3c900000 	.word	0x3c900000

0800a944 <with_errno>:
 800a944:	b570      	push	{r4, r5, r6, lr}
 800a946:	4604      	mov	r4, r0
 800a948:	460d      	mov	r5, r1
 800a94a:	4616      	mov	r6, r2
 800a94c:	f7ff f8fa 	bl	8009b44 <__errno>
 800a950:	4629      	mov	r1, r5
 800a952:	6006      	str	r6, [r0, #0]
 800a954:	4620      	mov	r0, r4
 800a956:	bd70      	pop	{r4, r5, r6, pc}

0800a958 <xflow>:
 800a958:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a95a:	4614      	mov	r4, r2
 800a95c:	461d      	mov	r5, r3
 800a95e:	b108      	cbz	r0, 800a964 <xflow+0xc>
 800a960:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800a964:	e9cd 2300 	strd	r2, r3, [sp]
 800a968:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a96c:	4620      	mov	r0, r4
 800a96e:	4629      	mov	r1, r5
 800a970:	f7f5 fde6 	bl	8000540 <__aeabi_dmul>
 800a974:	2222      	movs	r2, #34	; 0x22
 800a976:	b003      	add	sp, #12
 800a978:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a97c:	f7ff bfe2 	b.w	800a944 <with_errno>

0800a980 <__math_uflow>:
 800a980:	b508      	push	{r3, lr}
 800a982:	2200      	movs	r2, #0
 800a984:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800a988:	f7ff ffe6 	bl	800a958 <xflow>
 800a98c:	ec41 0b10 	vmov	d0, r0, r1
 800a990:	bd08      	pop	{r3, pc}

0800a992 <__math_oflow>:
 800a992:	b508      	push	{r3, lr}
 800a994:	2200      	movs	r2, #0
 800a996:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800a99a:	f7ff ffdd 	bl	800a958 <xflow>
 800a99e:	ec41 0b10 	vmov	d0, r0, r1
 800a9a2:	bd08      	pop	{r3, pc}

0800a9a4 <__ieee754_sqrt>:
 800a9a4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9a8:	ec55 4b10 	vmov	r4, r5, d0
 800a9ac:	4e67      	ldr	r6, [pc, #412]	; (800ab4c <__ieee754_sqrt+0x1a8>)
 800a9ae:	43ae      	bics	r6, r5
 800a9b0:	ee10 0a10 	vmov	r0, s0
 800a9b4:	ee10 2a10 	vmov	r2, s0
 800a9b8:	4629      	mov	r1, r5
 800a9ba:	462b      	mov	r3, r5
 800a9bc:	d10d      	bne.n	800a9da <__ieee754_sqrt+0x36>
 800a9be:	f7f5 fdbf 	bl	8000540 <__aeabi_dmul>
 800a9c2:	4602      	mov	r2, r0
 800a9c4:	460b      	mov	r3, r1
 800a9c6:	4620      	mov	r0, r4
 800a9c8:	4629      	mov	r1, r5
 800a9ca:	f7f5 fc03 	bl	80001d4 <__adddf3>
 800a9ce:	4604      	mov	r4, r0
 800a9d0:	460d      	mov	r5, r1
 800a9d2:	ec45 4b10 	vmov	d0, r4, r5
 800a9d6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9da:	2d00      	cmp	r5, #0
 800a9dc:	dc0b      	bgt.n	800a9f6 <__ieee754_sqrt+0x52>
 800a9de:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800a9e2:	4326      	orrs	r6, r4
 800a9e4:	d0f5      	beq.n	800a9d2 <__ieee754_sqrt+0x2e>
 800a9e6:	b135      	cbz	r5, 800a9f6 <__ieee754_sqrt+0x52>
 800a9e8:	f7f5 fbf2 	bl	80001d0 <__aeabi_dsub>
 800a9ec:	4602      	mov	r2, r0
 800a9ee:	460b      	mov	r3, r1
 800a9f0:	f7f5 fed0 	bl	8000794 <__aeabi_ddiv>
 800a9f4:	e7eb      	b.n	800a9ce <__ieee754_sqrt+0x2a>
 800a9f6:	1509      	asrs	r1, r1, #20
 800a9f8:	f000 808d 	beq.w	800ab16 <__ieee754_sqrt+0x172>
 800a9fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aa00:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 800aa04:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800aa08:	07c9      	lsls	r1, r1, #31
 800aa0a:	bf5c      	itt	pl
 800aa0c:	005b      	lslpl	r3, r3, #1
 800aa0e:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 800aa12:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800aa16:	bf58      	it	pl
 800aa18:	0052      	lslpl	r2, r2, #1
 800aa1a:	2500      	movs	r5, #0
 800aa1c:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800aa20:	1076      	asrs	r6, r6, #1
 800aa22:	0052      	lsls	r2, r2, #1
 800aa24:	f04f 0e16 	mov.w	lr, #22
 800aa28:	46ac      	mov	ip, r5
 800aa2a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800aa2e:	eb0c 0001 	add.w	r0, ip, r1
 800aa32:	4298      	cmp	r0, r3
 800aa34:	bfde      	ittt	le
 800aa36:	1a1b      	suble	r3, r3, r0
 800aa38:	eb00 0c01 	addle.w	ip, r0, r1
 800aa3c:	186d      	addle	r5, r5, r1
 800aa3e:	005b      	lsls	r3, r3, #1
 800aa40:	f1be 0e01 	subs.w	lr, lr, #1
 800aa44:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800aa48:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800aa4c:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800aa50:	d1ed      	bne.n	800aa2e <__ieee754_sqrt+0x8a>
 800aa52:	4674      	mov	r4, lr
 800aa54:	2720      	movs	r7, #32
 800aa56:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800aa5a:	4563      	cmp	r3, ip
 800aa5c:	eb01 000e 	add.w	r0, r1, lr
 800aa60:	dc02      	bgt.n	800aa68 <__ieee754_sqrt+0xc4>
 800aa62:	d113      	bne.n	800aa8c <__ieee754_sqrt+0xe8>
 800aa64:	4290      	cmp	r0, r2
 800aa66:	d811      	bhi.n	800aa8c <__ieee754_sqrt+0xe8>
 800aa68:	2800      	cmp	r0, #0
 800aa6a:	eb00 0e01 	add.w	lr, r0, r1
 800aa6e:	da57      	bge.n	800ab20 <__ieee754_sqrt+0x17c>
 800aa70:	f1be 0f00 	cmp.w	lr, #0
 800aa74:	db54      	blt.n	800ab20 <__ieee754_sqrt+0x17c>
 800aa76:	f10c 0801 	add.w	r8, ip, #1
 800aa7a:	eba3 030c 	sub.w	r3, r3, ip
 800aa7e:	4290      	cmp	r0, r2
 800aa80:	bf88      	it	hi
 800aa82:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800aa86:	1a12      	subs	r2, r2, r0
 800aa88:	440c      	add	r4, r1
 800aa8a:	46c4      	mov	ip, r8
 800aa8c:	005b      	lsls	r3, r3, #1
 800aa8e:	3f01      	subs	r7, #1
 800aa90:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800aa94:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800aa98:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800aa9c:	d1dd      	bne.n	800aa5a <__ieee754_sqrt+0xb6>
 800aa9e:	4313      	orrs	r3, r2
 800aaa0:	d01b      	beq.n	800aada <__ieee754_sqrt+0x136>
 800aaa2:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 800ab50 <__ieee754_sqrt+0x1ac>
 800aaa6:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 800ab54 <__ieee754_sqrt+0x1b0>
 800aaaa:	e9da 0100 	ldrd	r0, r1, [sl]
 800aaae:	e9db 2300 	ldrd	r2, r3, [fp]
 800aab2:	f7f5 fb8d 	bl	80001d0 <__aeabi_dsub>
 800aab6:	e9da 8900 	ldrd	r8, r9, [sl]
 800aaba:	4602      	mov	r2, r0
 800aabc:	460b      	mov	r3, r1
 800aabe:	4640      	mov	r0, r8
 800aac0:	4649      	mov	r1, r9
 800aac2:	f7f5 ffb9 	bl	8000a38 <__aeabi_dcmple>
 800aac6:	b140      	cbz	r0, 800aada <__ieee754_sqrt+0x136>
 800aac8:	f1b4 3fff 	cmp.w	r4, #4294967295
 800aacc:	e9da 0100 	ldrd	r0, r1, [sl]
 800aad0:	e9db 2300 	ldrd	r2, r3, [fp]
 800aad4:	d126      	bne.n	800ab24 <__ieee754_sqrt+0x180>
 800aad6:	3501      	adds	r5, #1
 800aad8:	463c      	mov	r4, r7
 800aada:	106a      	asrs	r2, r5, #1
 800aadc:	0863      	lsrs	r3, r4, #1
 800aade:	07e9      	lsls	r1, r5, #31
 800aae0:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800aae4:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800aae8:	bf48      	it	mi
 800aaea:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800aaee:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 800aaf2:	461c      	mov	r4, r3
 800aaf4:	e76d      	b.n	800a9d2 <__ieee754_sqrt+0x2e>
 800aaf6:	0ad3      	lsrs	r3, r2, #11
 800aaf8:	3815      	subs	r0, #21
 800aafa:	0552      	lsls	r2, r2, #21
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d0fa      	beq.n	800aaf6 <__ieee754_sqrt+0x152>
 800ab00:	02dc      	lsls	r4, r3, #11
 800ab02:	d50a      	bpl.n	800ab1a <__ieee754_sqrt+0x176>
 800ab04:	f1c1 0420 	rsb	r4, r1, #32
 800ab08:	fa22 f404 	lsr.w	r4, r2, r4
 800ab0c:	1e4d      	subs	r5, r1, #1
 800ab0e:	408a      	lsls	r2, r1
 800ab10:	4323      	orrs	r3, r4
 800ab12:	1b41      	subs	r1, r0, r5
 800ab14:	e772      	b.n	800a9fc <__ieee754_sqrt+0x58>
 800ab16:	4608      	mov	r0, r1
 800ab18:	e7f0      	b.n	800aafc <__ieee754_sqrt+0x158>
 800ab1a:	005b      	lsls	r3, r3, #1
 800ab1c:	3101      	adds	r1, #1
 800ab1e:	e7ef      	b.n	800ab00 <__ieee754_sqrt+0x15c>
 800ab20:	46e0      	mov	r8, ip
 800ab22:	e7aa      	b.n	800aa7a <__ieee754_sqrt+0xd6>
 800ab24:	f7f5 fb56 	bl	80001d4 <__adddf3>
 800ab28:	e9da 8900 	ldrd	r8, r9, [sl]
 800ab2c:	4602      	mov	r2, r0
 800ab2e:	460b      	mov	r3, r1
 800ab30:	4640      	mov	r0, r8
 800ab32:	4649      	mov	r1, r9
 800ab34:	f7f5 ff76 	bl	8000a24 <__aeabi_dcmplt>
 800ab38:	b120      	cbz	r0, 800ab44 <__ieee754_sqrt+0x1a0>
 800ab3a:	1ca0      	adds	r0, r4, #2
 800ab3c:	bf08      	it	eq
 800ab3e:	3501      	addeq	r5, #1
 800ab40:	3402      	adds	r4, #2
 800ab42:	e7ca      	b.n	800aada <__ieee754_sqrt+0x136>
 800ab44:	3401      	adds	r4, #1
 800ab46:	f024 0401 	bic.w	r4, r4, #1
 800ab4a:	e7c6      	b.n	800aada <__ieee754_sqrt+0x136>
 800ab4c:	7ff00000 	.word	0x7ff00000
 800ab50:	200000c0 	.word	0x200000c0
 800ab54:	200000c8 	.word	0x200000c8

0800ab58 <_init>:
 800ab58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab5a:	bf00      	nop
 800ab5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ab5e:	bc08      	pop	{r3}
 800ab60:	469e      	mov	lr, r3
 800ab62:	4770      	bx	lr

0800ab64 <_fini>:
 800ab64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab66:	bf00      	nop
 800ab68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ab6a:	bc08      	pop	{r3}
 800ab6c:	469e      	mov	lr, r3
 800ab6e:	4770      	bx	lr
