// Seed: 3506858941
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    input tri id_2,
    input supply1 id_3,
    input supply1 id_4,
    output tri0 id_5,
    input wand id_6,
    output wand id_7,
    input wire id_8,
    output supply1 id_9,
    input wand id_10,
    input uwire id_11,
    output tri1 id_12,
    output tri1 id_13,
    input tri0 id_14,
    output supply1 id_15,
    input wor id_16
    , id_26,
    output tri1 id_17,
    input wor id_18,
    input tri0 id_19,
    input uwire id_20,
    input wand id_21,
    input tri1 id_22,
    input wire id_23,
    output wor id_24
);
  assign id_26[""] = id_4;
  assign module_1.id_2 = 0;
  assign id_17 = -1;
endmodule
module module_0 (
    output wor id_0,
    output wor id_1,
    output supply1 id_2
    , id_15,
    input tri id_3,
    input tri0 id_4,
    input supply0 id_5,
    input tri0 id_6,
    input tri0 module_1,
    input tri1 id_8,
    output uwire id_9,
    output logic id_10,
    input wor id_11,
    output wor id_12,
    input tri1 id_13
);
  always @(posedge id_13) begin : LABEL_0
    wait (id_15);
    if (1)
      if (-1) begin : LABEL_1
        fork
          $clog2(8);
          ;
        join
      end else begin : LABEL_2
        id_10 <= id_13;
      end
  end
  xor primCall (id_12, id_6, id_5, id_8, id_15, id_4, id_11, id_13);
  module_0 modCall_1 (
      id_2,
      id_3,
      id_5,
      id_6,
      id_4,
      id_9,
      id_5,
      id_9,
      id_3,
      id_2,
      id_4,
      id_11,
      id_9,
      id_2,
      id_11,
      id_12,
      id_5,
      id_2,
      id_13,
      id_3,
      id_13,
      id_8,
      id_5,
      id_8,
      id_12
  );
endmodule
