###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Fri Aug 26 04:48:55 2022
#  Design:            Design_Top
#  Command:           timeDesign -preCTS -hold -idealClock -pathReports -slackReports -numPaths 50 -prefix Design_Top_preCTS -outDir timingReports
###############################################################
Path 1: MET Hold Check with Pin u_RST_Sync/u_Multi_Flop_Synchronizer/sync_reg/
CK 
Endpoint:   u_RST_Sync/u_Multi_Flop_Synchronizer/sync_reg/D (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: u_RST_Sync/u_Multi_Flop_Synchronizer/Q_reg[0]/Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.141
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |                    Net                    |   Cell    | Delay | Arrival | Required | 
     |                                                  |      |                                           |           |       |  Time   |   Time   | 
     |--------------------------------------------------+------+-------------------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                         |  ^   | scan_clk                                  |           |       |   0.000 |   -0.093 | 
     | u_MUX2_RX_CLOCK/U1/B                             |  ^   | scan_clk                                  | MX2X2M    | 0.000 |   0.000 |   -0.093 | 
     | u_MUX2_RX_CLOCK/U1/Y                             |  ^   | UART_CLK_MUX                              | MX2X2M    | 0.000 |   0.000 |   -0.093 | 
     | u_RST_Sync/u_Multi_Flop_Synchronizer/Q_reg[0]/CK |  ^   | UART_CLK_MUX                              | SDFFRQX2M | 0.000 |   0.000 |   -0.093 | 
     | u_RST_Sync/u_Multi_Flop_Synchronizer/Q_reg[0]/Q  |  ^   | u_RST_Sync/u_Multi_Flop_Synchronizer/Q[0] | SDFFRQX2M | 0.141 |   0.141 |    0.048 | 
     | u_RST_Sync/u_Multi_Flop_Synchronizer/sync_reg/D  |  ^   | u_RST_Sync/u_Multi_Flop_Synchronizer/Q[0] | SDFFRQX2M | 0.000 |   0.141 |    0.048 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                                  |      |              |           |       |  Time   |   Time   | 
     |--------------------------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                                         |  ^   | scan_clk     |           |       |   0.000 |    0.093 | 
     | u_MUX2_RX_CLOCK/U1/B                             |  ^   | scan_clk     | MX2X2M    | 0.000 |   0.000 |    0.093 | 
     | u_MUX2_RX_CLOCK/U1/Y                             |  ^   | UART_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.093 | 
     | u_RST_Sync/u_Multi_Flop_Synchronizer/sync_reg/CK |  ^   | UART_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.093 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_
bits/genblk1[0].u0/sync_reg/CK 
Endpoint:   u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_bits/genblk1[0].u0/
sync_reg/D (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_bits/genblk1[0].u0/Q_
reg[0]/Q (^) triggered by  leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.142
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |           |       |   0.000 |   -0.098 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk                                           | MX2X2M    | 0.000 |   0.000 |   -0.098 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX                                         | MX2X2M    | 0.000 |   0.000 |   -0.098 | 
     | u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_bits |  ^   | TX_CLK_MUX                                         | SDFFRQX2M | 0.000 |   0.000 |   -0.098 | 
     | /genblk1[0].u0/Q_reg[0]/CK                         |      |                                                    |           |       |         |          | 
     | u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_bits |  ^   | u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_bits | SDFFRQX2M | 0.142 |   0.142 |    0.044 | 
     | /genblk1[0].u0/Q_reg[0]/Q                          |      | /genblk1[0].u0/Q[0]                                |           |       |         |          | 
     | u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_bits |  ^   | u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_bits | SDFFRQX1M | 0.000 |   0.142 |    0.044 | 
     | /genblk1[0].u0/sync_reg/D                          |      | /genblk1[0].u0/Q[0]                                |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk   |           |       |   0.000 |    0.098 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk   | MX2X2M    | 0.000 |   0.000 |    0.098 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.098 | 
     | u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_bits |  ^   | TX_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |    0.098 | 
     | /genblk1[0].u0/sync_reg/CK                         |      |            |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/
sync_reg/CK 
Endpoint:   u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/sync_reg/D (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/Q_reg[0]/Q (^) 
triggered by  leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.142
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                         |           |       |   0.000 |   -0.098 | 
     | u_MUX2_TX_CLOCK/U1/B                               |  ^   | scan_clk                                         | CLKMX2X4M | 0.000 |   0.000 |   -0.098 | 
     | u_MUX2_TX_CLOCK/U1/Y                               |  ^   | REF_CLK_MUX                                      | CLKMX2X4M | 0.000 |   0.000 |   -0.098 | 
     | u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/Q_reg[ |  ^   | REF_CLK_MUX                                      | SDFFRQX2M | 0.000 |   0.000 |   -0.098 | 
     | 0]/CK                                              |      |                                                  |           |       |         |          | 
     | u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/Q_reg[ |  ^   | u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/Q[0] | SDFFRQX2M | 0.142 |   0.142 |    0.044 | 
     | 0]/Q                                               |      |                                                  |           |       |         |          | 
     | u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/sync_r |  ^   | u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/Q[0] | SDFFRQX1M | 0.000 |   0.142 |    0.044 | 
     | eg/D                                               |      |                                                  |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk    |           |       |   0.000 |    0.098 | 
     | u_MUX2_TX_CLOCK/U1/B                               |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |    0.098 | 
     | u_MUX2_TX_CLOCK/U1/Y                               |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |    0.098 | 
     | u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/sync_r |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |    0.098 | 
     | eg/CK                                              |      |             |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Removal Check with Pin u_RST_Sync/u_Multi_Flop_Synchronizer/Q_
reg[0]/CK 
Endpoint:   u_RST_Sync/u_Multi_Flop_Synchronizer/Q_reg[0]/RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups: {async_default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.026
  Arrival Time                  0.129
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                                                  |      |          |           |       |  Time   |   Time   | 
     |--------------------------------------------------+------+----------+-----------+-------+---------+----------| 
     | scan_rst                                         |  ^   | scan_rst |           |       |   0.000 |   -0.103 | 
     | u_MUX2_RST/U1/B                                  |  ^   | scan_rst | MX2X2M    | 0.000 |   0.000 |   -0.103 | 
     | u_MUX2_RST/U1/Y                                  |  ^   | RST_MUX  | MX2X2M    | 0.129 |   0.129 |    0.026 | 
     | u_RST_Sync/u_Multi_Flop_Synchronizer/Q_reg[0]/RN |  ^   | RST_MUX  | SDFFRQX2M | 0.000 |   0.129 |    0.026 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                                  |      |              |           |       |  Time   |   Time   | 
     |--------------------------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                                         |  ^   | scan_clk     |           |       |   0.000 |    0.103 | 
     | u_MUX2_RX_CLOCK/U1/B                             |  ^   | scan_clk     | MX2X2M    | 0.000 |   0.000 |    0.103 | 
     | u_MUX2_RX_CLOCK/U1/Y                             |  ^   | UART_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.103 | 
     | u_RST_Sync/u_Multi_Flop_Synchronizer/Q_reg[0]/CK |  ^   | UART_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.103 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Removal Check with Pin u_RST_Sync/u_Multi_Flop_Synchronizer/sync_
reg/CK 
Endpoint:   u_RST_Sync/u_Multi_Flop_Synchronizer/sync_reg/RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups: {async_default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.026
  Arrival Time                  0.129
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                                                  |      |          |           |       |  Time   |   Time   | 
     |--------------------------------------------------+------+----------+-----------+-------+---------+----------| 
     | scan_rst                                         |  ^   | scan_rst |           |       |   0.000 |   -0.103 | 
     | u_MUX2_RST/U1/B                                  |  ^   | scan_rst | MX2X2M    | 0.000 |   0.000 |   -0.103 | 
     | u_MUX2_RST/U1/Y                                  |  ^   | RST_MUX  | MX2X2M    | 0.129 |   0.129 |    0.026 | 
     | u_RST_Sync/u_Multi_Flop_Synchronizer/sync_reg/RN |  ^   | RST_MUX  | SDFFRQX2M | 0.000 |   0.129 |    0.026 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                                  |      |              |           |       |  Time   |   Time   | 
     |--------------------------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                                         |  ^   | scan_clk     |           |       |   0.000 |    0.103 | 
     | u_MUX2_RX_CLOCK/U1/B                             |  ^   | scan_clk     | MX2X2M    | 0.000 |   0.000 |    0.103 | 
     | u_MUX2_RX_CLOCK/U1/Y                             |  ^   | UART_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.103 | 
     | u_RST_Sync/u_Multi_Flop_Synchronizer/sync_reg/CK |  ^   | UART_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.103 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Removal Check with Pin u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/
Q_reg[0]/CK 
Endpoint:   u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/Q_reg[0]/RN (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                                (^) 
triggered by  leading edge of '@'
Path Groups: {async_default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.026
  Arrival Time                  0.129
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |          |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst |           |       |   0.000 |   -0.103 | 
     | u_MUX2_RST/U1/B                                    |  ^   | scan_rst | MX2X2M    | 0.000 |   0.000 |   -0.103 | 
     | u_MUX2_RST/U1/Y                                    |  ^   | RST_MUX  | MX2X2M    | 0.129 |   0.129 |    0.026 | 
     | u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/Q_reg[ |  ^   | RST_MUX  | SDFFRQX2M | 0.000 |   0.129 |    0.026 | 
     | 0]/RN                                              |      |          |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk    |           |       |   0.000 |    0.103 | 
     | u_MUX2_TX_CLOCK/U1/B                               |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |    0.103 | 
     | u_MUX2_TX_CLOCK/U1/Y                               |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |    0.103 | 
     | u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/Q_reg[ |  ^   | REF_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.103 | 
     | 0]/CK                                              |      |             |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin u_Busy_Syn/sync_reg/CK 
Endpoint:   u_Busy_Syn/sync_reg/D (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: u_Busy_Syn/Q_reg[0]/Q (^) triggered by  leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.043
  Arrival Time                  0.149
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                        |      |                 |           |       |  Time   |   Time   | 
     |------------------------+------+-----------------+-----------+-------+---------+----------| 
     | scan_clk               |  ^   | scan_clk        |           |       |   0.000 |   -0.106 | 
     | u_MUX2_TX_CLOCK/U1/B   |  ^   | scan_clk        | CLKMX2X4M | 0.000 |   0.000 |   -0.106 | 
     | u_MUX2_TX_CLOCK/U1/Y   |  ^   | REF_CLK_MUX     | CLKMX2X4M | 0.000 |   0.000 |   -0.106 | 
     | u_Busy_Syn/Q_reg[0]/CK |  ^   | REF_CLK_MUX     | SDFFRQX1M | 0.000 |   0.000 |   -0.106 | 
     | u_Busy_Syn/Q_reg[0]/Q  |  ^   | u_Busy_Syn/Q[0] | SDFFRQX1M | 0.149 |   0.149 |    0.043 | 
     | u_Busy_Syn/sync_reg/D  |  ^   | u_Busy_Syn/Q[0] | SDFFRQX1M | 0.000 |   0.149 |    0.043 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                        |      |             |           |       |  Time   |   Time   | 
     |------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk               |  ^   | scan_clk    |           |       |   0.000 |    0.106 | 
     | u_MUX2_TX_CLOCK/U1/B   |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |    0.106 | 
     | u_MUX2_TX_CLOCK/U1/Y   |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |    0.106 | 
     | u_Busy_Syn/sync_reg/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |    0.106 | 
     +--------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin u_Data_Sync/u_Multi_Flop_Synchronizer_Multi_
bits/genblk1[0].u0/sync_reg/CK 
Endpoint:   u_Data_Sync/u_Multi_Flop_Synchronizer_Multi_bits/genblk1[0].u0/sync_
reg/D (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: u_Data_Sync/u_Multi_Flop_Synchronizer_Multi_bits/genblk1[0].u0/Q_
reg[0]/Q (^) triggered by  leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.043
  Arrival Time                  0.149
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |           |       |   0.000 |   -0.106 | 
     | u_MUX2_TX_CLOCK/U1/B                               |  ^   | scan_clk                                           | CLKMX2X4M | 0.000 |   0.000 |   -0.106 | 
     | u_MUX2_TX_CLOCK/U1/Y                               |  ^   | REF_CLK_MUX                                        | CLKMX2X4M | 0.000 |   0.000 |   -0.106 | 
     | u_Data_Sync/u_Multi_Flop_Synchronizer_Multi_bits/g |  ^   | REF_CLK_MUX                                        | SDFFRQX1M | 0.000 |   0.000 |   -0.106 | 
     | enblk1[0].u0/Q_reg[0]/CK                           |      |                                                    |           |       |         |          | 
     | u_Data_Sync/u_Multi_Flop_Synchronizer_Multi_bits/g |  ^   | u_Data_Sync/u_Multi_Flop_Synchronizer_Multi_bits/g | SDFFRQX1M | 0.149 |   0.149 |    0.043 | 
     | enblk1[0].u0/Q_reg[0]/Q                            |      | enblk1[0].u0/Q[0]                                  |           |       |         |          | 
     | u_Data_Sync/u_Multi_Flop_Synchronizer_Multi_bits/g |  ^   | u_Data_Sync/u_Multi_Flop_Synchronizer_Multi_bits/g | SDFFRQX1M | 0.000 |   0.149 |    0.043 | 
     | enblk1[0].u0/sync_reg/D                            |      | enblk1[0].u0/Q[0]                                  |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk    |           |       |   0.000 |    0.106 | 
     | u_MUX2_TX_CLOCK/U1/B                               |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |    0.106 | 
     | u_MUX2_TX_CLOCK/U1/Y                               |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |    0.106 | 
     | u_Data_Sync/u_Multi_Flop_Synchronizer_Multi_bits/g |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |    0.106 | 
     | enblk1[0].u0/sync_reg/CK                           |      |             |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Removal Check with Pin u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/
sync_reg/CK 
Endpoint:   u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/sync_reg/RN (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                                (^) 
triggered by  leading edge of '@'
Path Groups: {async_default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.078
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.022
  Arrival Time                  0.129
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |          |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst |           |       |   0.000 |   -0.107 | 
     | u_MUX2_RST/U1/B                                    |  ^   | scan_rst | MX2X2M    | 0.000 |   0.000 |   -0.107 | 
     | u_MUX2_RST/U1/Y                                    |  ^   | RST_MUX  | MX2X2M    | 0.129 |   0.129 |    0.022 | 
     | u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/sync_r |  ^   | RST_MUX  | SDFFRQX1M | 0.000 |   0.129 |    0.022 | 
     | eg/RN                                              |      |          |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk    |           |       |   0.000 |    0.107 | 
     | u_MUX2_TX_CLOCK/U1/B                               |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |    0.107 | 
     | u_MUX2_TX_CLOCK/U1/Y                               |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |    0.107 | 
     | u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/sync_r |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |    0.107 | 
     | eg/CK                                              |      |             |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin u_Data_Sync/u_Pulse_Gen/Q_reg/CK 
Endpoint:   u_Data_Sync/u_Pulse_Gen/Q_reg/D                                     
(^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: u_Data_Sync/u_Multi_Flop_Synchronizer_Multi_bits/genblk1[0].u0/sync_
reg/Q (^) triggered by  leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.042
  Arrival Time                  0.160
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                |           |       |   0.000 |   -0.118 | 
     | u_MUX2_TX_CLOCK/U1/B                               |  ^   | scan_clk                | CLKMX2X4M | 0.000 |   0.000 |   -0.118 | 
     | u_MUX2_TX_CLOCK/U1/Y                               |  ^   | REF_CLK_MUX             | CLKMX2X4M | 0.000 |   0.000 |   -0.118 | 
     | u_Data_Sync/u_Multi_Flop_Synchronizer_Multi_bits/g |  ^   | REF_CLK_MUX             | SDFFRQX1M | 0.000 |   0.000 |   -0.118 | 
     | enblk1[0].u0/sync_reg/CK                           |      |                         |           |       |         |          | 
     | u_Data_Sync/u_Multi_Flop_Synchronizer_Multi_bits/g |  ^   | u_Data_Sync/Enable_Sync | SDFFRQX1M | 0.160 |   0.160 |    0.042 | 
     | enblk1[0].u0/sync_reg/Q                            |      |                         |           |       |         |          | 
     | u_Data_Sync/u_Pulse_Gen/Q_reg/D                    |  ^   | u_Data_Sync/Enable_Sync | SDFFRQX1M | 0.000 |   0.160 |    0.042 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |      |             |           |       |  Time   |   Time   | 
     |----------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                         |  ^   | scan_clk    |           |       |   0.000 |    0.118 | 
     | u_MUX2_TX_CLOCK/U1/B             |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |    0.118 | 
     | u_MUX2_TX_CLOCK/U1/Y             |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |    0.118 | 
     | u_Data_Sync/u_Pulse_Gen/Q_reg/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |    0.118 | 
     +------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin u_Tx_Data_Syn/u_Pulse_Gen/Q_reg/CK 
Endpoint:   u_Tx_Data_Syn/u_Pulse_Gen/Q_reg/D                                   
(^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_bits/genblk1[0].u0/
sync_reg/Q (^) triggered by  leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.055
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.045
  Arrival Time                  0.167
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                           |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                  |           |       |   0.000 |   -0.121 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk                  | MX2X2M    | 0.000 |   0.000 |   -0.121 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX                | MX2X2M    | 0.000 |   0.000 |   -0.121 | 
     | u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_bits |  ^   | TX_CLK_MUX                | SDFFRQX1M | 0.000 |   0.000 |   -0.121 | 
     | /genblk1[0].u0/sync_reg/CK                         |      |                           |           |       |         |          | 
     | u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_bits |  ^   | u_Tx_Data_Syn/Enable_Sync | SDFFRQX1M | 0.167 |   0.167 |    0.045 | 
     | /genblk1[0].u0/sync_reg/Q                          |      |                           |           |       |         |          | 
     | u_Tx_Data_Syn/u_Pulse_Gen/Q_reg/D                  |  ^   | u_Tx_Data_Syn/Enable_Sync | SDFFRQX2M | 0.000 |   0.167 |    0.045 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                    |      |            |           |       |  Time   |   Time   | 
     |------------------------------------+------+------------+-----------+-------+---------+----------| 
     | scan_clk                           |  ^   | scan_clk   |           |       |   0.000 |    0.121 | 
     | u_MUX2/U1/B                        |  ^   | scan_clk   | MX2X2M    | 0.000 |   0.000 |    0.121 | 
     | u_MUX2/U1/Y                        |  ^   | TX_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.121 | 
     | u_Tx_Data_Syn/u_Pulse_Gen/Q_reg/CK |  ^   | TX_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.121 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin u_Data_Sync/u_Multi_Flop_Synchronizer_Multi_
bits/genblk1[0].u0/Q_reg[0]/CK 
Endpoint:   u_Data_Sync/u_Multi_Flop_Synchronizer_Multi_bits/genblk1[0].u0/Q_
reg[0]/D (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: u_UART/u_RX1/u_RX_FSM/data_valid_reg/Q                              
(^) triggered by  leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.175
  Slack Time                    0.135
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |              |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk     |           |       |   0.000 |   -0.135 | 
     | u_MUX2_RX_CLOCK/U1/B                               |  ^   | scan_clk     | MX2X2M    | 0.000 |   0.000 |   -0.135 | 
     | u_MUX2_RX_CLOCK/U1/Y                               |  ^   | UART_CLK_MUX | MX2X2M    | 0.000 |   0.000 |   -0.135 | 
     | u_UART/u_RX1/u_RX_FSM/data_valid_reg/CK            |  ^   | UART_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |   -0.135 | 
     | u_UART/u_RX1/u_RX_FSM/data_valid_reg/Q             |  ^   | RX_Valid_Top | SDFFRQX2M | 0.175 |   0.175 |    0.040 | 
     | u_Data_Sync/u_Multi_Flop_Synchronizer_Multi_bits/g |  ^   | RX_Valid_Top | SDFFRQX1M | 0.000 |   0.175 |    0.040 | 
     | enblk1[0].u0/Q_reg[0]/D                            |      |              |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk    |           |       |   0.000 |    0.135 | 
     | u_MUX2_TX_CLOCK/U1/B                               |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |    0.135 | 
     | u_MUX2_TX_CLOCK/U1/Y                               |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |    0.135 | 
     | u_Data_Sync/u_Multi_Flop_Synchronizer_Multi_bits/g |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |    0.135 | 
     | enblk1[0].u0/Q_reg[0]/CK                           |      |             |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin u_UART/u_UART_TX_Top1/u_Serializer_Top/u_
Serializer/Data_reg[3]/CK 
Endpoint:   u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]/D 
(^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]/Q 
(^) triggered by  leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.207
  Slack Time                    0.159
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |   0.000 |   -0.159 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk                                           | MX2X2M     | 0.000 |   0.000 |   -0.159 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX                                         | MX2X2M     | 0.000 |   0.000 |   -0.159 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | TX_CLK_MUX                                         | SDFFRQX2M  | 0.000 |   0.000 |   -0.159 | 
     | r/Data_reg[3]/CK                                   |      |                                                    |            |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize | SDFFRQX2M  | 0.156 |   0.156 |   -0.003 | 
     | r/Data_reg[3]/Q                                    |      | r/Data[3]                                          |            |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize | OAI2BB1X2M | 0.000 |   0.156 |   -0.003 | 
     | r/U19/A1N                                          |      | r/Data[3]                                          |            |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize | OAI2BB1X2M | 0.052 |   0.207 |    0.048 | 
     | r/U19/Y                                            |      | r/n23                                              |            |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize | SDFFRQX2M  | 0.000 |   0.207 |    0.048 | 
     | r/Data_reg[3]/D                                    |      | r/n23                                              |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk   |           |       |   0.000 |    0.159 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk   | MX2X2M    | 0.000 |   0.000 |    0.159 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.159 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | TX_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.159 | 
     | r/Data_reg[3]/CK                                   |      |            |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin u_UART/u_UART_TX_Top1/u_Serializer_Top/u_
Serializer/Data_reg[0]/CK 
Endpoint:   u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]/D 
(^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]/Q 
(^) triggered by  leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.209
  Slack Time                    0.161
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |   0.000 |   -0.161 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk                                           | MX2X2M     | 0.000 |   0.000 |   -0.161 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX                                         | MX2X2M     | 0.000 |   0.000 |   -0.161 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | TX_CLK_MUX                                         | SDFFRQX2M  | 0.000 |   0.000 |   -0.161 | 
     | r/Data_reg[0]/CK                                   |      |                                                    |            |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | u_UART/u_UART_TX_Top1/Ser_Data_Top                 | SDFFRQX2M  | 0.154 |   0.154 |   -0.007 | 
     | r/Data_reg[0]/Q                                    |      |                                                    |            |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | u_UART/u_UART_TX_Top1/Ser_Data_Top                 | OAI2BB1X2M | 0.000 |   0.154 |   -0.007 | 
     | r/U13/A0N                                          |      |                                                    |            |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize | OAI2BB1X2M | 0.055 |   0.209 |    0.048 | 
     | r/U13/Y                                            |      | r/n18                                              |            |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize | SDFFRQX2M  | 0.000 |   0.209 |    0.048 | 
     | r/Data_reg[0]/D                                    |      | r/n18                                              |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk   |           |       |   0.000 |    0.161 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk   | MX2X2M    | 0.000 |   0.000 |    0.161 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.161 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | TX_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.161 | 
     | r/Data_reg[0]/CK                                   |      |            |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin u_UART/u_UART_TX_Top1/u_Serializer_Top/u_
Serializer/Data_reg[6]/CK 
Endpoint:   u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]/D 
(^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]/Q 
(^) triggered by  leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.209
  Slack Time                    0.161
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |   0.000 |   -0.161 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk                                           | MX2X2M     | 0.000 |   0.000 |   -0.161 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX                                         | MX2X2M     | 0.000 |   0.000 |   -0.161 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | TX_CLK_MUX                                         | SDFFRQX2M  | 0.000 |   0.000 |   -0.161 | 
     | r/Data_reg[6]/CK                                   |      |                                                    |            |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize | SDFFRQX2M  | 0.156 |   0.156 |   -0.004 | 
     | r/Data_reg[6]/Q                                    |      | r/Data[6]                                          |            |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize | OAI2BB1X2M | 0.000 |   0.156 |   -0.004 | 
     | r/U25/A1N                                          |      | r/Data[6]                                          |            |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize | OAI2BB1X2M | 0.053 |   0.209 |    0.048 | 
     | r/U25/Y                                            |      | r/n20                                              |            |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize | SDFFRQX2M  | 0.000 |   0.209 |    0.048 | 
     | r/Data_reg[6]/D                                    |      | r/n20                                              |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk   |           |       |   0.000 |    0.161 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk   | MX2X2M    | 0.000 |   0.000 |    0.161 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.161 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | TX_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.161 | 
     | r/Data_reg[6]/CK                                   |      |            |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin u_UART/u_UART_TX_Top1/u_Serializer_Top/u_
Serializer/Data_reg[1]/CK 
Endpoint:   u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]/D 
(^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]/Q 
(^) triggered by  leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.211
  Slack Time                    0.162
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |   0.000 |   -0.162 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk                                           | MX2X2M     | 0.000 |   0.000 |   -0.162 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX                                         | MX2X2M     | 0.000 |   0.000 |   -0.162 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | TX_CLK_MUX                                         | SDFFRQX2M  | 0.000 |   0.000 |   -0.162 | 
     | r/Data_reg[1]/CK                                   |      |                                                    |            |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize | SDFFRQX2M  | 0.158 |   0.158 |   -0.004 | 
     | r/Data_reg[1]/Q                                    |      | r/Data[1]                                          |            |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize | OAI2BB1X2M | 0.000 |   0.158 |   -0.004 | 
     | r/U15/A0N                                          |      | r/Data[1]                                          |            |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize | OAI2BB1X2M | 0.052 |   0.211 |    0.048 | 
     | r/U15/Y                                            |      | r/n25                                              |            |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize | SDFFRQX2M  | 0.000 |   0.211 |    0.048 | 
     | r/Data_reg[1]/D                                    |      | r/n25                                              |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk   |           |       |   0.000 |    0.162 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk   | MX2X2M    | 0.000 |   0.000 |    0.162 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.162 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | TX_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.162 | 
     | r/Data_reg[1]/CK                                   |      |            |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin u_UART/u_UART_TX_Top1/u_Serializer_Top/u_
Serializer/Data_reg[4]/CK 
Endpoint:   u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]/D 
(^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]/Q 
(^) triggered by  leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.214
  Slack Time                    0.166
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |   0.000 |   -0.166 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk                                           | MX2X2M     | 0.000 |   0.000 |   -0.166 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX                                         | MX2X2M     | 0.000 |   0.000 |   -0.166 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | TX_CLK_MUX                                         | SDFFRQX2M  | 0.000 |   0.000 |   -0.166 | 
     | r/Data_reg[4]/CK                                   |      |                                                    |            |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize | SDFFRQX2M  | 0.156 |   0.156 |   -0.010 | 
     | r/Data_reg[4]/Q                                    |      | r/Data[4]                                          |            |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize | OAI2BB1X2M | 0.000 |   0.156 |   -0.010 | 
     | r/U21/A1N                                          |      | r/Data[4]                                          |            |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize | OAI2BB1X2M | 0.058 |   0.214 |    0.048 | 
     | r/U21/Y                                            |      | r/n22                                              |            |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize | SDFFRQX2M  | 0.000 |   0.214 |    0.048 | 
     | r/Data_reg[4]/D                                    |      | r/n22                                              |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk   |           |       |   0.000 |    0.166 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk   | MX2X2M    | 0.000 |   0.000 |    0.166 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.166 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | TX_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.166 | 
     | r/Data_reg[4]/CK                                   |      |            |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin u_UART/u_UART_TX_Top1/u_Serializer_Top/u_
Serializer/Data_reg[2]/CK 
Endpoint:   u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]/D 
(^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]/Q 
(^) triggered by  leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.214
  Slack Time                    0.166
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |   0.000 |   -0.166 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk                                           | MX2X2M     | 0.000 |   0.000 |   -0.166 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX                                         | MX2X2M     | 0.000 |   0.000 |   -0.166 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | TX_CLK_MUX                                         | SDFFRQX2M  | 0.000 |   0.000 |   -0.166 | 
     | r/Data_reg[2]/CK                                   |      |                                                    |            |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize | SDFFRQX2M  | 0.159 |   0.159 |   -0.007 | 
     | r/Data_reg[2]/Q                                    |      | r/Data[2]                                          |            |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize | OAI2BB1X2M | 0.000 |   0.159 |   -0.007 | 
     | r/U17/A1N                                          |      | r/Data[2]                                          |            |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize | OAI2BB1X2M | 0.055 |   0.214 |    0.048 | 
     | r/U17/Y                                            |      | r/n24                                              |            |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize | SDFFRQX2M  | 0.000 |   0.214 |    0.048 | 
     | r/Data_reg[2]/D                                    |      | r/n24                                              |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk   |           |       |   0.000 |    0.166 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk   | MX2X2M    | 0.000 |   0.000 |    0.166 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.166 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | TX_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.166 | 
     | r/Data_reg[2]/CK                                   |      |            |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin u_UART/u_UART_TX_Top1/u_Serializer_Top/u_
Serializer/Data_reg[5]/CK 
Endpoint:   u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]/D 
(^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]/Q 
(^) triggered by  leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.218
  Slack Time                    0.170
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |   0.000 |   -0.170 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk                                           | MX2X2M     | 0.000 |   0.000 |   -0.170 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX                                         | MX2X2M     | 0.000 |   0.000 |   -0.170 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | TX_CLK_MUX                                         | SDFFRQX2M  | 0.000 |   0.000 |   -0.170 | 
     | r/Data_reg[5]/CK                                   |      |                                                    |            |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize | SDFFRQX2M  | 0.163 |   0.163 |   -0.007 | 
     | r/Data_reg[5]/Q                                    |      | r/Data[5]                                          |            |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize | OAI2BB1X2M | 0.000 |   0.163 |   -0.007 | 
     | r/U23/A1N                                          |      | r/Data[5]                                          |            |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize | OAI2BB1X2M | 0.055 |   0.218 |    0.048 | 
     | r/U23/Y                                            |      | r/n21                                              |            |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize | SDFFRQX2M  | 0.000 |   0.218 |    0.048 | 
     | r/Data_reg[5]/D                                    |      | r/n21                                              |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk   |           |       |   0.000 |    0.170 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk   | MX2X2M    | 0.000 |   0.000 |    0.170 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.170 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | TX_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.170 | 
     | r/Data_reg[5]/CK                                   |      |            |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin u_UART/u_RX1/u_Data_Sampling/bits_reg[2]/CK 
Endpoint:   u_UART/u_RX1/u_Data_Sampling/bits_reg[2]/D (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: u_UART/u_RX1/u_Data_Sampling/bits_reg[2]/Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.218
  Slack Time                    0.171
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                             |      |                                 |            |       |  Time   |   Time   | 
     |---------------------------------------------+------+---------------------------------+------------+-------+---------+----------| 
     | scan_clk                                    |  ^   | scan_clk                        |            |       |   0.000 |   -0.171 | 
     | u_MUX2_RX_CLOCK/U1/B                        |  ^   | scan_clk                        | MX2X2M     | 0.000 |   0.000 |   -0.171 | 
     | u_MUX2_RX_CLOCK/U1/Y                        |  ^   | UART_CLK_MUX                    | MX2X2M     | 0.000 |   0.000 |   -0.171 | 
     | u_UART/u_RX1/u_Data_Sampling/bits_reg[2]/CK |  ^   | UART_CLK_MUX                    | SDFFRQX2M  | 0.000 |   0.000 |   -0.171 | 
     | u_UART/u_RX1/u_Data_Sampling/bits_reg[2]/Q  |  ^   | u_UART/u_RX1/n1                 | SDFFRQX2M  | 0.158 |   0.158 |   -0.012 | 
     | u_UART/u_RX1/u_Data_Sampling/U8/A1N         |  ^   | u_UART/u_RX1/n1                 | OAI2BB2X1M | 0.000 |   0.158 |   -0.012 | 
     | u_UART/u_RX1/u_Data_Sampling/U8/Y           |  ^   | u_UART/u_RX1/u_Data_Sampling/n7 | OAI2BB2X1M | 0.060 |   0.218 |    0.048 | 
     | u_UART/u_RX1/u_Data_Sampling/bits_reg[2]/D  |  ^   | u_UART/u_RX1/u_Data_Sampling/n7 | SDFFRQX2M  | 0.000 |   0.218 |    0.048 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                             |      |              |           |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                                    |  ^   | scan_clk     |           |       |   0.000 |    0.171 | 
     | u_MUX2_RX_CLOCK/U1/B                        |  ^   | scan_clk     | MX2X2M    | 0.000 |   0.000 |    0.171 | 
     | u_MUX2_RX_CLOCK/U1/Y                        |  ^   | UART_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.171 | 
     | u_UART/u_RX1/u_Data_Sampling/bits_reg[2]/CK |  ^   | UART_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.171 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin u_UART/u_RX1/u_RX_FSM/data_valid_reg/CK 
Endpoint:   u_UART/u_RX1/u_RX_FSM/data_valid_reg/D (v) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: u_UART/u_RX1/u_RX_FSM/Error_REG_reg/Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.089
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.011
  Arrival Time                  0.183
  Slack Time                    0.172
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |               Net               |   Cell    | Delay | Arrival | Required | 
     |                                        |      |                                 |           |       |  Time   |   Time   | 
     |----------------------------------------+------+---------------------------------+-----------+-------+---------+----------| 
     | scan_clk                               |  ^   | scan_clk                        |           |       |   0.000 |   -0.172 | 
     | u_MUX2_RX_CLOCK/U1/B                   |  ^   | scan_clk                        | MX2X2M    | 0.000 |   0.000 |   -0.172 | 
     | u_MUX2_RX_CLOCK/U1/Y                   |  ^   | UART_CLK_MUX                    | MX2X2M    | 0.000 |   0.000 |   -0.172 | 
     | u_UART/u_RX1/u_RX_FSM/Error_REG_reg/CK |  ^   | UART_CLK_MUX                    | SDFFRQX2M | 0.000 |   0.000 |   -0.172 | 
     | u_UART/u_RX1/u_RX_FSM/Error_REG_reg/Q  |  ^   | u_UART/u_RX1/u_RX_FSM/Error_REG | SDFFRQX2M | 0.155 |   0.155 |   -0.017 | 
     | u_UART/u_RX1/u_RX_FSM/U36/C            |  ^   | u_UART/u_RX1/u_RX_FSM/Error_REG | NOR3BX1M  | 0.000 |   0.155 |   -0.017 | 
     | u_UART/u_RX1/u_RX_FSM/U36/Y            |  v   | u_UART/u_RX1/u_RX_FSM/N74       | NOR3BX1M  | 0.028 |   0.183 |    0.011 | 
     | u_UART/u_RX1/u_RX_FSM/data_valid_reg/D |  v   | u_UART/u_RX1/u_RX_FSM/N74       | SDFFRQX2M | 0.000 |   0.183 |    0.011 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                         |      |              |           |       |  Time   |   Time   | 
     |-----------------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                                |  ^   | scan_clk     |           |       |   0.000 |    0.172 | 
     | u_MUX2_RX_CLOCK/U1/B                    |  ^   | scan_clk     | MX2X2M    | 0.000 |   0.000 |    0.172 | 
     | u_MUX2_RX_CLOCK/U1/Y                    |  ^   | UART_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.172 | 
     | u_UART/u_RX1/u_RX_FSM/data_valid_reg/CK |  ^   | UART_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.172 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin u_UART/u_RX1/u_Deserializer/Data_reg[4]/CK 
Endpoint:   u_UART/u_RX1/u_Deserializer/Data_reg[4]/D (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: u_UART/u_RX1/u_Deserializer/Data_reg[4]/Q (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.220
  Slack Time                    0.172
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |               Net               |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                                 |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+---------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk                        |           |       |   0.000 |   -0.172 | 
     | u_MUX2_RX_CLOCK/U1/B                       |  ^   | scan_clk                        | MX2X2M    | 0.000 |   0.000 |   -0.172 | 
     | u_MUX2_RX_CLOCK/U1/Y                       |  ^   | UART_CLK_MUX                    | MX2X2M    | 0.000 |   0.000 |   -0.172 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[4]/CK |  ^   | UART_CLK_MUX                    | SDFFRQX2M | 0.000 |   0.000 |   -0.172 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[4]/Q  |  ^   | Rx_P_Data_Top[4]                | SDFFRQX2M | 0.171 |   0.171 |   -0.001 | 
     | u_UART/u_RX1/u_Deserializer/U22/B0         |  ^   | Rx_P_Data_Top[4]                | OAI21X2M  | 0.000 |   0.171 |   -0.001 | 
     | u_UART/u_RX1/u_Deserializer/U22/Y          |  v   | u_UART/u_RX1/u_Deserializer/n22 | OAI21X2M  | 0.024 |   0.195 |    0.023 | 
     | u_UART/u_RX1/u_Deserializer/U21/B0         |  v   | u_UART/u_RX1/u_Deserializer/n22 | OAI21X2M  | 0.000 |   0.195 |    0.023 | 
     | u_UART/u_RX1/u_Deserializer/U21/Y          |  ^   | u_UART/u_RX1/u_Deserializer/n31 | OAI21X2M  | 0.025 |   0.220 |    0.048 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[4]/D  |  ^   | u_UART/u_RX1/u_Deserializer/n31 | SDFFRQX2M | 0.000 |   0.220 |    0.048 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                            |      |              |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk     |           |       |   0.000 |    0.172 | 
     | u_MUX2_RX_CLOCK/U1/B                       |  ^   | scan_clk     | MX2X2M    | 0.000 |   0.000 |    0.172 | 
     | u_MUX2_RX_CLOCK/U1/Y                       |  ^   | UART_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.172 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[4]/CK |  ^   | UART_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.172 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin u_UART/u_RX1/u_Deserializer/Data_reg[2]/CK 
Endpoint:   u_UART/u_RX1/u_Deserializer/Data_reg[2]/D (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: u_UART/u_RX1/u_Deserializer/Data_reg[2]/Q (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.222
  Slack Time                    0.174
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |               Net               |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                                 |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+---------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk                        |           |       |   0.000 |   -0.174 | 
     | u_MUX2_RX_CLOCK/U1/B                       |  ^   | scan_clk                        | MX2X2M    | 0.000 |   0.000 |   -0.174 | 
     | u_MUX2_RX_CLOCK/U1/Y                       |  ^   | UART_CLK_MUX                    | MX2X2M    | 0.000 |   0.000 |   -0.174 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[2]/CK |  ^   | UART_CLK_MUX                    | SDFFRQX2M | 0.000 |   0.000 |   -0.174 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[2]/Q  |  ^   | Rx_P_Data_Top[2]                | SDFFRQX2M | 0.172 |   0.172 |   -0.002 | 
     | u_UART/u_RX1/u_Deserializer/U16/B0         |  ^   | Rx_P_Data_Top[2]                | OAI21X2M  | 0.000 |   0.172 |   -0.002 | 
     | u_UART/u_RX1/u_Deserializer/U16/Y          |  v   | u_UART/u_RX1/u_Deserializer/n18 | OAI21X2M  | 0.025 |   0.197 |    0.023 | 
     | u_UART/u_RX1/u_Deserializer/U15/B0         |  v   | u_UART/u_RX1/u_Deserializer/n18 | OAI21X2M  | 0.000 |   0.197 |    0.023 | 
     | u_UART/u_RX1/u_Deserializer/U15/Y          |  ^   | u_UART/u_RX1/u_Deserializer/n29 | OAI21X2M  | 0.025 |   0.222 |    0.048 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[2]/D  |  ^   | u_UART/u_RX1/u_Deserializer/n29 | SDFFRQX2M | 0.000 |   0.222 |    0.048 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                            |      |              |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk     |           |       |   0.000 |    0.174 | 
     | u_MUX2_RX_CLOCK/U1/B                       |  ^   | scan_clk     | MX2X2M    | 0.000 |   0.000 |    0.174 | 
     | u_MUX2_RX_CLOCK/U1/Y                       |  ^   | UART_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.174 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[2]/CK |  ^   | UART_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.174 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin u_UART/u_RX1/u_Deserializer/Data_reg[5]/CK 
Endpoint:   u_UART/u_RX1/u_Deserializer/Data_reg[5]/D (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: u_UART/u_RX1/u_Deserializer/Data_reg[5]/Q (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.049
  Arrival Time                  0.223
  Slack Time                    0.174
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |               Net               |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                                 |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+---------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk                        |           |       |   0.000 |   -0.174 | 
     | u_MUX2_RX_CLOCK/U1/B                       |  ^   | scan_clk                        | MX2X2M    | 0.000 |   0.000 |   -0.174 | 
     | u_MUX2_RX_CLOCK/U1/Y                       |  ^   | UART_CLK_MUX                    | MX2X2M    | 0.000 |   0.000 |   -0.174 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[5]/CK |  ^   | UART_CLK_MUX                    | SDFFRQX2M | 0.000 |   0.000 |   -0.174 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[5]/Q  |  ^   | Rx_P_Data_Top[5]                | SDFFRQX2M | 0.171 |   0.171 |   -0.003 | 
     | u_UART/u_RX1/u_Deserializer/U24/B0         |  ^   | Rx_P_Data_Top[5]                | OAI21X2M  | 0.000 |   0.171 |   -0.003 | 
     | u_UART/u_RX1/u_Deserializer/U24/Y          |  v   | u_UART/u_RX1/u_Deserializer/n24 | OAI21X2M  | 0.027 |   0.198 |    0.024 | 
     | u_UART/u_RX1/u_Deserializer/U23/B0         |  v   | u_UART/u_RX1/u_Deserializer/n24 | OAI21X2M  | 0.000 |   0.198 |    0.024 | 
     | u_UART/u_RX1/u_Deserializer/U23/Y          |  ^   | u_UART/u_RX1/u_Deserializer/n32 | OAI21X2M  | 0.025 |   0.223 |    0.049 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[5]/D  |  ^   | u_UART/u_RX1/u_Deserializer/n32 | SDFFRQX2M | 0.000 |   0.223 |    0.049 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                            |      |              |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk     |           |       |   0.000 |    0.174 | 
     | u_MUX2_RX_CLOCK/U1/B                       |  ^   | scan_clk     | MX2X2M    | 0.000 |   0.000 |    0.174 | 
     | u_MUX2_RX_CLOCK/U1/Y                       |  ^   | UART_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.174 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[5]/CK |  ^   | UART_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.174 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 25: MET Removal Check with Pin u_Clock_Divider/odd_edge_tog_reg/CK 
Endpoint:   u_Clock_Divider/odd_edge_tog_reg/SN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups: {async_default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                       0.046
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.146
  Arrival Time                  0.322
  Slack Time                    0.177
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |          Net          |   Cell   | Delay | Arrival | Required | 
     |                                     |      |                       |          |       |  Time   |   Time   | 
     |-------------------------------------+------+-----------------------+----------+-------+---------+----------| 
     | scan_rst                            |  ^   | scan_rst              |          |       |   0.000 |   -0.177 | 
     | u_MUX2_UART_RST/U1/B                |  ^   | scan_rst              | MX2X8M   | 0.000 |   0.000 |   -0.177 | 
     | u_MUX2_UART_RST/U1/Y                |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M   | 0.318 |   0.318 |    0.141 | 
     | u_Clock_Divider/odd_edge_tog_reg/SN |  ^   | UART_CLK_Sync_RST_MUX | SDFFSX1M | 0.004 |   0.322 |    0.146 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |     Net      |   Cell   | Delay | Arrival | Required | 
     |                                     |      |              |          |       |  Time   |   Time   | 
     |-------------------------------------+------+--------------+----------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk     |          |       |   0.000 |    0.177 | 
     | u_MUX2_RX_CLOCK/U1/B                |  ^   | scan_clk     | MX2X2M   | 0.000 |   0.000 |    0.177 | 
     | u_MUX2_RX_CLOCK/U1/Y                |  ^   | UART_CLK_MUX | MX2X2M   | 0.000 |   0.000 |    0.177 | 
     | u_Clock_Divider/odd_edge_tog_reg/CK |  ^   | UART_CLK_MUX | SDFFSX1M | 0.000 |   0.000 |    0.177 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin u_UART/u_RX1/u_Deserializer/Data_reg[1]/CK 
Endpoint:   u_UART/u_RX1/u_Deserializer/Data_reg[1]/D (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: u_UART/u_RX1/u_Deserializer/Data_reg[1]/Q (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.226
  Slack Time                    0.178
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |               Net               |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                                 |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+---------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk                        |           |       |   0.000 |   -0.178 | 
     | u_MUX2_RX_CLOCK/U1/B                       |  ^   | scan_clk                        | MX2X2M    | 0.000 |   0.000 |   -0.178 | 
     | u_MUX2_RX_CLOCK/U1/Y                       |  ^   | UART_CLK_MUX                    | MX2X2M    | 0.000 |   0.000 |   -0.178 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[1]/CK |  ^   | UART_CLK_MUX                    | SDFFRQX2M | 0.000 |   0.000 |   -0.178 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[1]/Q  |  ^   | Rx_P_Data_Top[1]                | SDFFRQX2M | 0.176 |   0.176 |   -0.002 | 
     | u_UART/u_RX1/u_Deserializer/U14/B0         |  ^   | Rx_P_Data_Top[1]                | OAI21X2M  | 0.000 |   0.176 |   -0.002 | 
     | u_UART/u_RX1/u_Deserializer/U14/Y          |  v   | u_UART/u_RX1/u_Deserializer/n16 | OAI21X2M  | 0.025 |   0.201 |    0.023 | 
     | u_UART/u_RX1/u_Deserializer/U13/B0         |  v   | u_UART/u_RX1/u_Deserializer/n16 | OAI21X2M  | 0.000 |   0.201 |    0.023 | 
     | u_UART/u_RX1/u_Deserializer/U13/Y          |  ^   | u_UART/u_RX1/u_Deserializer/n28 | OAI21X2M  | 0.025 |   0.226 |    0.048 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[1]/D  |  ^   | u_UART/u_RX1/u_Deserializer/n28 | SDFFRQX2M | 0.000 |   0.226 |    0.048 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                            |      |              |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk     |           |       |   0.000 |    0.178 | 
     | u_MUX2_RX_CLOCK/U1/B                       |  ^   | scan_clk     | MX2X2M    | 0.000 |   0.000 |    0.178 | 
     | u_MUX2_RX_CLOCK/U1/Y                       |  ^   | UART_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.178 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[1]/CK |  ^   | UART_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.178 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin u_UART/u_UART_TX_Top1/u_Serializer_Top/u_
Counter/Counter_reg[0]/CK 
Endpoint:   u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]/D 
(v) checked with  leading edge of 'SCAN_CLK'
Beginpoint: u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]/Q 
(^) triggered by  leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.088
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.012
  Arrival Time                  0.192
  Slack Time                    0.180
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |           |       |   0.000 |   -0.180 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk                                           | MX2X2M    | 0.000 |   0.000 |   -0.180 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX                                         | MX2X2M    | 0.000 |   0.000 |   -0.180 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/C |  ^   | TX_CLK_MUX                                         | SDFFRQX2M | 0.000 |   0.000 |   -0.180 | 
     | ounter_reg[0]/CK                                   |      |                                                    |           |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/C |  ^   | u_UART/u_UART_TX_Top1/u_Serializer_Top/Counter_Top | SDFFRQX2M | 0.176 |   0.176 |   -0.004 | 
     | ounter_reg[0]/Q                                    |      | [0]                                                |           |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/U |  ^   | u_UART/u_UART_TX_Top1/u_Serializer_Top/Counter_Top | NOR2X2M   | 0.000 |   0.176 |   -0.004 | 
     | 7/A                                                |      | [0]                                                |           |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/U |  v   | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/N | NOR2X2M   | 0.016 |   0.192 |    0.012 | 
     | 7/Y                                                |      | 8                                                  |           |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/C |  v   | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/N | SDFFRQX2M | 0.000 |   0.192 |    0.012 | 
     | ounter_reg[0]/D                                    |      | 8                                                  |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk   |           |       |   0.000 |    0.180 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk   | MX2X2M    | 0.000 |   0.000 |    0.180 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.180 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/C |  ^   | TX_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.180 | 
     | ounter_reg[0]/CK                                   |      |            |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin u_UART/u_RX1/u_Deserializer/Data_reg[6]/CK 
Endpoint:   u_UART/u_RX1/u_Deserializer/Data_reg[6]/D (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: u_UART/u_RX1/u_Deserializer/Data_reg[6]/Q (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.228
  Slack Time                    0.180
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |               Net               |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                                 |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+---------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk                        |           |       |   0.000 |   -0.180 | 
     | u_MUX2_RX_CLOCK/U1/B                       |  ^   | scan_clk                        | MX2X2M    | 0.000 |   0.000 |   -0.180 | 
     | u_MUX2_RX_CLOCK/U1/Y                       |  ^   | UART_CLK_MUX                    | MX2X2M    | 0.000 |   0.000 |   -0.180 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[6]/CK |  ^   | UART_CLK_MUX                    | SDFFRQX2M | 0.000 |   0.000 |   -0.180 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[6]/Q  |  ^   | Rx_P_Data_Top[6]                | SDFFRQX2M | 0.176 |   0.176 |   -0.004 | 
     | u_UART/u_RX1/u_Deserializer/U26/B0         |  ^   | Rx_P_Data_Top[6]                | OAI21X2M  | 0.000 |   0.176 |   -0.004 | 
     | u_UART/u_RX1/u_Deserializer/U26/Y          |  v   | u_UART/u_RX1/u_Deserializer/n25 | OAI21X2M  | 0.025 |   0.201 |    0.021 | 
     | u_UART/u_RX1/u_Deserializer/U25/B0         |  v   | u_UART/u_RX1/u_Deserializer/n25 | OAI21X2M  | 0.000 |   0.201 |    0.021 | 
     | u_UART/u_RX1/u_Deserializer/U25/Y          |  ^   | u_UART/u_RX1/u_Deserializer/n33 | OAI21X2M  | 0.027 |   0.228 |    0.048 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[6]/D  |  ^   | u_UART/u_RX1/u_Deserializer/n33 | SDFFRQX2M | 0.000 |   0.228 |    0.048 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                            |      |              |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk     |           |       |   0.000 |    0.180 | 
     | u_MUX2_RX_CLOCK/U1/B                       |  ^   | scan_clk     | MX2X2M    | 0.000 |   0.000 |    0.180 | 
     | u_MUX2_RX_CLOCK/U1/Y                       |  ^   | UART_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.180 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[6]/CK |  ^   | UART_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.180 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin u_UART/u_RX1/u_Deserializer/Data_reg[3]/CK 
Endpoint:   u_UART/u_RX1/u_Deserializer/Data_reg[3]/D (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: u_UART/u_RX1/u_Deserializer/Data_reg[3]/Q (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.229
  Slack Time                    0.181
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |               Net               |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                                 |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+---------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk                        |           |       |   0.000 |   -0.181 | 
     | u_MUX2_RX_CLOCK/U1/B                       |  ^   | scan_clk                        | MX2X2M    | 0.000 |   0.000 |   -0.181 | 
     | u_MUX2_RX_CLOCK/U1/Y                       |  ^   | UART_CLK_MUX                    | MX2X2M    | 0.000 |   0.000 |   -0.181 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[3]/CK |  ^   | UART_CLK_MUX                    | SDFFRQX2M | 0.000 |   0.000 |   -0.181 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[3]/Q  |  ^   | Rx_P_Data_Top[3]                | SDFFRQX2M | 0.176 |   0.176 |   -0.006 | 
     | u_UART/u_RX1/u_Deserializer/U18/B0         |  ^   | Rx_P_Data_Top[3]                | OAI21X2M  | 0.000 |   0.176 |   -0.006 | 
     | u_UART/u_RX1/u_Deserializer/U18/Y          |  v   | u_UART/u_RX1/u_Deserializer/n20 | OAI21X2M  | 0.025 |   0.201 |    0.020 | 
     | u_UART/u_RX1/u_Deserializer/U17/B0         |  v   | u_UART/u_RX1/u_Deserializer/n20 | OAI21X2M  | 0.000 |   0.201 |    0.020 | 
     | u_UART/u_RX1/u_Deserializer/U17/Y          |  ^   | u_UART/u_RX1/u_Deserializer/n30 | OAI21X2M  | 0.029 |   0.229 |    0.048 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[3]/D  |  ^   | u_UART/u_RX1/u_Deserializer/n30 | SDFFRQX2M | 0.000 |   0.229 |    0.048 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                            |      |              |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk     |           |       |   0.000 |    0.181 | 
     | u_MUX2_RX_CLOCK/U1/B                       |  ^   | scan_clk     | MX2X2M    | 0.000 |   0.000 |    0.181 | 
     | u_MUX2_RX_CLOCK/U1/Y                       |  ^   | UART_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.181 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[3]/CK |  ^   | UART_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.181 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin u_Busy_Syn/Q_reg[0]/CK 
Endpoint:   u_Busy_Syn/Q_reg[0]/D                              (^) checked with 
leading edge of 'SCAN_CLK'
Beginpoint: u_UART/u_UART_TX_Top1/u_FSM/Current_State_reg[0]/Q (^) triggered by 
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.226
  Slack Time                    0.181
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                     |           |       |   0.000 |   -0.181 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk                                     | MX2X2M    | 0.000 |   0.000 |   -0.181 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX                                   | MX2X2M    | 0.000 |   0.000 |   -0.181 | 
     | u_UART/u_UART_TX_Top1/u_FSM/Current_State_reg[0]/C |  ^   | TX_CLK_MUX                                   | SDFFRQX2M | 0.000 |   0.000 |   -0.181 | 
     | K                                                  |      |                                              |           |       |         |          | 
     | u_UART/u_UART_TX_Top1/u_FSM/Current_State_reg[0]/Q |  ^   | u_UART/u_UART_TX_Top1/u_FSM/Current_State[0] | SDFFRQX2M | 0.160 |   0.160 |   -0.022 | 
     | u_UART/u_UART_TX_Top1/u_FSM/U8/B                   |  ^   | u_UART/u_UART_TX_Top1/u_FSM/Current_State[0] | NAND2X2M  | 0.000 |   0.160 |   -0.022 | 
     | u_UART/u_UART_TX_Top1/u_FSM/U8/Y                   |  v   | u_UART/u_UART_TX_Top1/u_FSM/n5               | NAND2X2M  | 0.035 |   0.194 |    0.013 | 
     | u_UART/u_UART_TX_Top1/u_FSM/U6/B                   |  v   | u_UART/u_UART_TX_Top1/u_FSM/n5               | NAND2X2M  | 0.000 |   0.194 |    0.013 | 
     | u_UART/u_UART_TX_Top1/u_FSM/U6/Y                   |  ^   | Tx_Busy_UnSyn                                | NAND2X2M  | 0.031 |   0.226 |    0.044 | 
     | u_Busy_Syn/Q_reg[0]/D                              |  ^   | Tx_Busy_UnSyn                                | SDFFRQX1M | 0.000 |   0.226 |    0.044 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                        |      |             |           |       |  Time   |   Time   | 
     |------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk               |  ^   | scan_clk    |           |       |   0.000 |    0.181 | 
     | u_MUX2_TX_CLOCK/U1/B   |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |    0.181 | 
     | u_MUX2_TX_CLOCK/U1/Y   |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |    0.181 | 
     | u_Busy_Syn/Q_reg[0]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |    0.181 | 
     +--------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin u_REG_File/Memory_reg[6][2]/CK 
Endpoint:   u_REG_File/Memory_reg[6][2]/D (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_REG_File/Memory_reg[6][2]/Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.227
  Slack Time                    0.183
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |           Net           |    Cell    | Delay | Arrival | Required | 
     |                                |      |                         |            |       |  Time   |   Time   | 
     |--------------------------------+------+-------------------------+------------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk                |            |       |   0.000 |   -0.183 | 
     | u_MUX2_TX_CLOCK/U1/B           |  ^   | scan_clk                | CLKMX2X4M  | 0.000 |   0.000 |   -0.183 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX             | CLKMX2X4M  | 0.000 |   0.000 |   -0.183 | 
     | u_REG_File/Memory_reg[6][2]/CK |  ^   | REF_CLK_MUX             | SDFFRQX1M  | 0.000 |   0.000 |   -0.183 | 
     | u_REG_File/Memory_reg[6][2]/Q  |  ^   | u_REG_File/Memory[6][2] | SDFFRQX1M  | 0.168 |   0.168 |   -0.015 | 
     | u_REG_File/U412/A0N            |  ^   | u_REG_File/Memory[6][2] | OAI2BB2X1M | 0.000 |   0.168 |   -0.015 | 
     | u_REG_File/U412/Y              |  ^   | u_REG_File/n240         | OAI2BB2X1M | 0.059 |   0.227 |    0.044 | 
     | u_REG_File/Memory_reg[6][2]/D  |  ^   | u_REG_File/n240         | SDFFRQX1M  | 0.000 |   0.227 |    0.044 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                |      |             |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk    |           |       |   0.000 |    0.183 | 
     | u_MUX2_TX_CLOCK/U1/B           |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |    0.183 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |    0.183 | 
     | u_REG_File/Memory_reg[6][2]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |    0.183 | 
     +----------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin u_REG_File/Memory_reg[12][5]/CK 
Endpoint:   u_REG_File/Memory_reg[12][5]/D (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_REG_File/Memory_reg[12][5]/Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.228
  Slack Time                    0.184
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |           Net            |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                          |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk                 |            |       |   0.000 |   -0.184 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk                 | CLKMX2X4M  | 0.000 |   0.000 |   -0.184 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX              | CLKMX2X4M  | 0.000 |   0.000 |   -0.184 | 
     | u_REG_File/Memory_reg[12][5]/CK |  ^   | REF_CLK_MUX              | SDFFRQX1M  | 0.000 |   0.000 |   -0.184 | 
     | u_REG_File/Memory_reg[12][5]/Q  |  ^   | u_REG_File/Memory[12][5] | SDFFRQX1M  | 0.169 |   0.169 |   -0.015 | 
     | u_REG_File/U391/A0N             |  ^   | u_REG_File/Memory[12][5] | OAI2BB2X1M | 0.000 |   0.169 |   -0.015 | 
     | u_REG_File/U391/Y               |  ^   | u_REG_File/n195          | OAI2BB2X1M | 0.059 |   0.228 |    0.044 | 
     | u_REG_File/Memory_reg[12][5]/D  |  ^   | u_REG_File/n195          | SDFFRQX1M  | 0.000 |   0.228 |    0.044 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |      |             |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk    |           |       |   0.000 |    0.184 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |    0.184 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |    0.184 | 
     | u_REG_File/Memory_reg[12][5]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |    0.184 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin u_REG_File/Memory_reg[13][0]/CK 
Endpoint:   u_REG_File/Memory_reg[13][0]/D (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_REG_File/Memory_reg[13][0]/Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.228
  Slack Time                    0.184
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |           Net            |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                          |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk                 |            |       |   0.000 |   -0.184 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk                 | CLKMX2X4M  | 0.000 |   0.000 |   -0.184 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX              | CLKMX2X4M  | 0.000 |   0.000 |   -0.184 | 
     | u_REG_File/Memory_reg[13][0]/CK |  ^   | REF_CLK_MUX              | SDFFRQX1M  | 0.000 |   0.000 |   -0.184 | 
     | u_REG_File/Memory_reg[13][0]/Q  |  ^   | u_REG_File/Memory[13][0] | SDFFRQX1M  | 0.168 |   0.168 |   -0.017 | 
     | u_REG_File/U378/A0N             |  ^   | u_REG_File/Memory[13][0] | OAI2BB2X1M | 0.000 |   0.168 |   -0.017 | 
     | u_REG_File/U378/Y               |  ^   | u_REG_File/n182          | OAI2BB2X1M | 0.060 |   0.228 |    0.044 | 
     | u_REG_File/Memory_reg[13][0]/D  |  ^   | u_REG_File/n182          | SDFFRQX1M  | 0.000 |   0.228 |    0.044 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |      |             |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk    |           |       |   0.000 |    0.184 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |    0.184 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |    0.184 | 
     | u_REG_File/Memory_reg[13][0]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |    0.184 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin u_UART/u_RX1/u_Deserializer/Data_reg[0]/CK 
Endpoint:   u_UART/u_RX1/u_Deserializer/Data_reg[0]/D (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: u_UART/u_RX1/u_Deserializer/Data_reg[0]/Q (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.232
  Slack Time                    0.184
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |               Net               |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                                 |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+---------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk                        |           |       |   0.000 |   -0.184 | 
     | u_MUX2_RX_CLOCK/U1/B                       |  ^   | scan_clk                        | MX2X2M    | 0.000 |   0.000 |   -0.184 | 
     | u_MUX2_RX_CLOCK/U1/Y                       |  ^   | UART_CLK_MUX                    | MX2X2M    | 0.000 |   0.000 |   -0.184 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[0]/CK |  ^   | UART_CLK_MUX                    | SDFFRQX2M | 0.000 |   0.000 |   -0.184 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[0]/Q  |  ^   | Rx_P_Data_Top[0]                | SDFFRQX2M | 0.177 |   0.177 |   -0.007 | 
     | u_UART/u_RX1/u_Deserializer/U20/B0         |  ^   | Rx_P_Data_Top[0]                | OAI21X2M  | 0.000 |   0.177 |   -0.007 | 
     | u_UART/u_RX1/u_Deserializer/U20/Y          |  v   | u_UART/u_RX1/u_Deserializer/n13 | OAI21X2M  | 0.025 |   0.202 |    0.018 | 
     | u_UART/u_RX1/u_Deserializer/U19/B0         |  v   | u_UART/u_RX1/u_Deserializer/n13 | OAI21X2M  | 0.000 |   0.202 |    0.018 | 
     | u_UART/u_RX1/u_Deserializer/U19/Y          |  ^   | u_UART/u_RX1/u_Deserializer/n27 | OAI21X2M  | 0.030 |   0.232 |    0.048 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[0]/D  |  ^   | u_UART/u_RX1/u_Deserializer/n27 | SDFFRQX2M | 0.000 |   0.232 |    0.048 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                            |      |              |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk     |           |       |   0.000 |    0.184 | 
     | u_MUX2_RX_CLOCK/U1/B                       |  ^   | scan_clk     | MX2X2M    | 0.000 |   0.000 |    0.184 | 
     | u_MUX2_RX_CLOCK/U1/Y                       |  ^   | UART_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.184 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[0]/CK |  ^   | UART_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.184 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin u_REG_File/Memory_reg[5][3]/CK 
Endpoint:   u_REG_File/Memory_reg[5][3]/D (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_REG_File/Memory_reg[5][3]/Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.229
  Slack Time                    0.185
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |           Net           |    Cell    | Delay | Arrival | Required | 
     |                                |      |                         |            |       |  Time   |   Time   | 
     |--------------------------------+------+-------------------------+------------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk                |            |       |   0.000 |   -0.185 | 
     | u_MUX2_TX_CLOCK/U1/B           |  ^   | scan_clk                | CLKMX2X4M  | 0.000 |   0.000 |   -0.185 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX             | CLKMX2X4M  | 0.000 |   0.000 |   -0.185 | 
     | u_REG_File/Memory_reg[5][3]/CK |  ^   | REF_CLK_MUX             | SDFFRQX1M  | 0.000 |   0.000 |   -0.185 | 
     | u_REG_File/Memory_reg[5][3]/Q  |  ^   | u_REG_File/Memory[5][3] | SDFFRQX1M  | 0.171 |   0.171 |   -0.014 | 
     | u_REG_File/U449/A0N            |  ^   | u_REG_File/Memory[5][3] | OAI2BB2X1M | 0.000 |   0.171 |   -0.014 | 
     | u_REG_File/U449/Y              |  ^   | u_REG_File/n249         | OAI2BB2X1M | 0.058 |   0.229 |    0.044 | 
     | u_REG_File/Memory_reg[5][3]/D  |  ^   | u_REG_File/n249         | SDFFRQX1M  | 0.000 |   0.229 |    0.044 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                |      |             |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk    |           |       |   0.000 |    0.185 | 
     | u_MUX2_TX_CLOCK/U1/B           |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |    0.185 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |    0.185 | 
     | u_REG_File/Memory_reg[5][3]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |    0.185 | 
     +----------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin u_REG_File/Memory_reg[10][2]/CK 
Endpoint:   u_REG_File/Memory_reg[10][2]/D (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_REG_File/Memory_reg[10][2]/Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.229
  Slack Time                    0.185
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |           Net            |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                          |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk                 |            |       |   0.000 |   -0.185 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk                 | CLKMX2X4M  | 0.000 |   0.000 |   -0.185 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX              | CLKMX2X4M  | 0.000 |   0.000 |   -0.185 | 
     | u_REG_File/Memory_reg[10][2]/CK |  ^   | REF_CLK_MUX              | SDFFRQX1M  | 0.000 |   0.000 |   -0.185 | 
     | u_REG_File/Memory_reg[10][2]/Q  |  ^   | u_REG_File/Memory[10][2] | SDFFRQX1M  | 0.169 |   0.169 |   -0.016 | 
     | u_REG_File/U356/A0N             |  ^   | u_REG_File/Memory[10][2] | OAI2BB2X1M | 0.000 |   0.169 |   -0.016 | 
     | u_REG_File/U356/Y               |  ^   | u_REG_File/n208          | OAI2BB2X1M | 0.060 |   0.229 |    0.044 | 
     | u_REG_File/Memory_reg[10][2]/D  |  ^   | u_REG_File/n208          | SDFFRQX1M  | 0.000 |   0.229 |    0.044 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |      |             |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk    |           |       |   0.000 |    0.185 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |    0.185 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |    0.185 | 
     | u_REG_File/Memory_reg[10][2]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |    0.185 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin u_REG_File/Memory_reg[9][2]/CK 
Endpoint:   u_REG_File/Memory_reg[9][2]/D (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_REG_File/Memory_reg[9][2]/Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.230
  Slack Time                    0.186
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |           Net           |    Cell    | Delay | Arrival | Required | 
     |                                |      |                         |            |       |  Time   |   Time   | 
     |--------------------------------+------+-------------------------+------------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk                |            |       |   0.000 |   -0.186 | 
     | u_MUX2_TX_CLOCK/U1/B           |  ^   | scan_clk                | CLKMX2X4M  | 0.000 |   0.000 |   -0.186 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX             | CLKMX2X4M  | 0.000 |   0.000 |   -0.186 | 
     | u_REG_File/Memory_reg[9][2]/CK |  ^   | REF_CLK_MUX             | SDFFRQX1M  | 0.000 |   0.000 |   -0.186 | 
     | u_REG_File/Memory_reg[9][2]/Q  |  ^   | u_REG_File/Memory[9][2] | SDFFRQX1M  | 0.170 |   0.170 |   -0.015 | 
     | u_REG_File/U364/A0N            |  ^   | u_REG_File/Memory[9][2] | OAI2BB2X1M | 0.000 |   0.170 |   -0.015 | 
     | u_REG_File/U364/Y              |  ^   | u_REG_File/n216         | OAI2BB2X1M | 0.059 |   0.230 |    0.044 | 
     | u_REG_File/Memory_reg[9][2]/D  |  ^   | u_REG_File/n216         | SDFFRQX1M  | 0.000 |   0.230 |    0.044 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                |      |             |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk    |           |       |   0.000 |    0.186 | 
     | u_MUX2_TX_CLOCK/U1/B           |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |    0.186 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |    0.186 | 
     | u_REG_File/Memory_reg[9][2]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |    0.186 | 
     +----------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin u_REG_File/Memory_reg[10][7]/CK 
Endpoint:   u_REG_File/Memory_reg[10][7]/D (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_REG_File/Memory_reg[10][7]/Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.230
  Slack Time                    0.186
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |           Net            |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                          |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk                 |            |       |   0.000 |   -0.186 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk                 | CLKMX2X4M  | 0.000 |   0.000 |   -0.186 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX              | CLKMX2X4M  | 0.000 |   0.000 |   -0.186 | 
     | u_REG_File/Memory_reg[10][7]/CK |  ^   | REF_CLK_MUX              | SDFFRQX1M  | 0.000 |   0.000 |   -0.186 | 
     | u_REG_File/Memory_reg[10][7]/Q  |  ^   | u_REG_File/Memory[10][7] | SDFFRQX1M  | 0.167 |   0.167 |   -0.019 | 
     | u_REG_File/U361/A0N             |  ^   | u_REG_File/Memory[10][7] | OAI2BB2X1M | 0.000 |   0.167 |   -0.019 | 
     | u_REG_File/U361/Y               |  ^   | u_REG_File/n213          | OAI2BB2X1M | 0.062 |   0.230 |    0.044 | 
     | u_REG_File/Memory_reg[10][7]/D  |  ^   | u_REG_File/n213          | SDFFRQX1M  | 0.000 |   0.230 |    0.044 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |      |             |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk    |           |       |   0.000 |    0.186 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |    0.186 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |    0.186 | 
     | u_REG_File/Memory_reg[10][7]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |    0.186 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin u_REG_File/Memory_reg[13][3]/CK 
Endpoint:   u_REG_File/Memory_reg[13][3]/D (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_REG_File/Memory_reg[13][3]/Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.230
  Slack Time                    0.186
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |           Net            |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                          |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk                 |            |       |   0.000 |   -0.186 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk                 | CLKMX2X4M  | 0.000 |   0.000 |   -0.186 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX              | CLKMX2X4M  | 0.000 |   0.000 |   -0.186 | 
     | u_REG_File/Memory_reg[13][3]/CK |  ^   | REF_CLK_MUX              | SDFFRQX1M  | 0.000 |   0.000 |   -0.186 | 
     | u_REG_File/Memory_reg[13][3]/Q  |  ^   | u_REG_File/Memory[13][3] | SDFFRQX1M  | 0.171 |   0.171 |   -0.015 | 
     | u_REG_File/U381/A0N             |  ^   | u_REG_File/Memory[13][3] | OAI2BB2X1M | 0.000 |   0.171 |   -0.015 | 
     | u_REG_File/U381/Y               |  ^   | u_REG_File/n185          | OAI2BB2X1M | 0.059 |   0.230 |    0.044 | 
     | u_REG_File/Memory_reg[13][3]/D  |  ^   | u_REG_File/n185          | SDFFRQX1M  | 0.000 |   0.230 |    0.044 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |      |             |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk    |           |       |   0.000 |    0.186 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |    0.186 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |    0.186 | 
     | u_REG_File/Memory_reg[13][3]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |    0.186 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin u_REG_File/Memory_reg[8][5]/CK 
Endpoint:   u_REG_File/Memory_reg[8][5]/D (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_REG_File/Memory_reg[8][5]/Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.230
  Slack Time                    0.186
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |           Net           |    Cell    | Delay | Arrival | Required | 
     |                                |      |                         |            |       |  Time   |   Time   | 
     |--------------------------------+------+-------------------------+------------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk                |            |       |   0.000 |   -0.186 | 
     | u_MUX2_TX_CLOCK/U1/B           |  ^   | scan_clk                | CLKMX2X4M  | 0.000 |   0.000 |   -0.186 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX             | CLKMX2X4M  | 0.000 |   0.000 |   -0.186 | 
     | u_REG_File/Memory_reg[8][5]/CK |  ^   | REF_CLK_MUX             | SDFFRQX1M  | 0.000 |   0.000 |   -0.186 | 
     | u_REG_File/Memory_reg[8][5]/Q  |  ^   | u_REG_File/Memory[8][5] | SDFFRQX1M  | 0.172 |   0.172 |   -0.014 | 
     | u_REG_File/U375/A0N            |  ^   | u_REG_File/Memory[8][5] | OAI2BB2X1M | 0.000 |   0.172 |   -0.014 | 
     | u_REG_File/U375/Y              |  ^   | u_REG_File/n227         | OAI2BB2X1M | 0.058 |   0.230 |    0.044 | 
     | u_REG_File/Memory_reg[8][5]/D  |  ^   | u_REG_File/n227         | SDFFRQX1M  | 0.000 |   0.230 |    0.044 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                |      |             |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk    |           |       |   0.000 |    0.186 | 
     | u_MUX2_TX_CLOCK/U1/B           |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |    0.186 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |    0.186 | 
     | u_REG_File/Memory_reg[8][5]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |    0.186 | 
     +----------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin u_REG_File/Memory_reg[5][1]/CK 
Endpoint:   u_REG_File/Memory_reg[5][1]/D (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_REG_File/Memory_reg[5][1]/Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.230
  Slack Time                    0.186
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |           Net           |    Cell    | Delay | Arrival | Required | 
     |                                |      |                         |            |       |  Time   |   Time   | 
     |--------------------------------+------+-------------------------+------------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk                |            |       |   0.000 |   -0.186 | 
     | u_MUX2_TX_CLOCK/U1/B           |  ^   | scan_clk                | CLKMX2X4M  | 0.000 |   0.000 |   -0.186 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX             | CLKMX2X4M  | 0.000 |   0.000 |   -0.186 | 
     | u_REG_File/Memory_reg[5][1]/CK |  ^   | REF_CLK_MUX             | SDFFRQX1M  | 0.000 |   0.000 |   -0.186 | 
     | u_REG_File/Memory_reg[5][1]/Q  |  ^   | u_REG_File/Memory[5][1] | SDFFRQX1M  | 0.169 |   0.169 |   -0.018 | 
     | u_REG_File/U447/A0N            |  ^   | u_REG_File/Memory[5][1] | OAI2BB2X1M | 0.000 |   0.169 |   -0.018 | 
     | u_REG_File/U447/Y              |  ^   | u_REG_File/n247         | OAI2BB2X1M | 0.061 |   0.230 |    0.044 | 
     | u_REG_File/Memory_reg[5][1]/D  |  ^   | u_REG_File/n247         | SDFFRQX1M  | 0.000 |   0.230 |    0.044 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                |      |             |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk    |           |       |   0.000 |    0.186 | 
     | u_MUX2_TX_CLOCK/U1/B           |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |    0.186 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |    0.186 | 
     | u_REG_File/Memory_reg[5][1]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |    0.186 | 
     +----------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin u_REG_File/Memory_reg[9][4]/CK 
Endpoint:   u_REG_File/Memory_reg[9][4]/D (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_REG_File/Memory_reg[9][4]/Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.230
  Slack Time                    0.186
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |           Net           |    Cell    | Delay | Arrival | Required | 
     |                                |      |                         |            |       |  Time   |   Time   | 
     |--------------------------------+------+-------------------------+------------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk                |            |       |   0.000 |   -0.186 | 
     | u_MUX2_TX_CLOCK/U1/B           |  ^   | scan_clk                | CLKMX2X4M  | 0.000 |   0.000 |   -0.186 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX             | CLKMX2X4M  | 0.000 |   0.000 |   -0.186 | 
     | u_REG_File/Memory_reg[9][4]/CK |  ^   | REF_CLK_MUX             | SDFFRQX1M  | 0.000 |   0.000 |   -0.186 | 
     | u_REG_File/Memory_reg[9][4]/Q  |  ^   | u_REG_File/Memory[9][4] | SDFFRQX1M  | 0.170 |   0.170 |   -0.016 | 
     | u_REG_File/U366/A0N            |  ^   | u_REG_File/Memory[9][4] | OAI2BB2X1M | 0.000 |   0.170 |   -0.016 | 
     | u_REG_File/U366/Y              |  ^   | u_REG_File/n218         | OAI2BB2X1M | 0.060 |   0.230 |    0.044 | 
     | u_REG_File/Memory_reg[9][4]/D  |  ^   | u_REG_File/n218         | SDFFRQX1M  | 0.000 |   0.230 |    0.044 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                |      |             |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk    |           |       |   0.000 |    0.186 | 
     | u_MUX2_TX_CLOCK/U1/B           |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |    0.186 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |    0.186 | 
     | u_REG_File/Memory_reg[9][4]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |    0.186 | 
     +----------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin u_REG_File/Memory_reg[13][7]/CK 
Endpoint:   u_REG_File/Memory_reg[13][7]/D (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_REG_File/Memory_reg[13][7]/Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.230
  Slack Time                    0.187
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |           Net            |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                          |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk                 |            |       |   0.000 |   -0.187 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk                 | CLKMX2X4M  | 0.000 |   0.000 |   -0.187 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX              | CLKMX2X4M  | 0.000 |   0.000 |   -0.187 | 
     | u_REG_File/Memory_reg[13][7]/CK |  ^   | REF_CLK_MUX              | SDFFRQX1M  | 0.000 |   0.000 |   -0.187 | 
     | u_REG_File/Memory_reg[13][7]/Q  |  ^   | u_REG_File/Memory[13][7] | SDFFRQX1M  | 0.170 |   0.170 |   -0.016 | 
     | u_REG_File/U385/A0N             |  ^   | u_REG_File/Memory[13][7] | OAI2BB2X1M | 0.000 |   0.170 |   -0.016 | 
     | u_REG_File/U385/Y               |  ^   | u_REG_File/n189          | OAI2BB2X1M | 0.060 |   0.230 |    0.044 | 
     | u_REG_File/Memory_reg[13][7]/D  |  ^   | u_REG_File/n189          | SDFFRQX1M  | 0.000 |   0.230 |    0.044 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |      |             |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk    |           |       |   0.000 |    0.187 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |    0.187 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |    0.187 | 
     | u_REG_File/Memory_reg[13][7]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |    0.187 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin u_REG_File/Memory_reg[12][6]/CK 
Endpoint:   u_REG_File/Memory_reg[12][6]/D (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_REG_File/Memory_reg[12][6]/Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.043
  Arrival Time                  0.231
  Slack Time                    0.188
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |           Net            |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                          |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk                 |            |       |   0.000 |   -0.188 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk                 | CLKMX2X4M  | 0.000 |   0.000 |   -0.188 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX              | CLKMX2X4M  | 0.000 |   0.000 |   -0.188 | 
     | u_REG_File/Memory_reg[12][6]/CK |  ^   | REF_CLK_MUX              | SDFFRQX1M  | 0.000 |   0.000 |   -0.188 | 
     | u_REG_File/Memory_reg[12][6]/Q  |  ^   | u_REG_File/Memory[12][6] | SDFFRQX1M  | 0.167 |   0.167 |   -0.021 | 
     | u_REG_File/U392/A0N             |  ^   | u_REG_File/Memory[12][6] | OAI2BB2X1M | 0.000 |   0.167 |   -0.021 | 
     | u_REG_File/U392/Y               |  ^   | u_REG_File/n196          | OAI2BB2X1M | 0.064 |   0.231 |    0.043 | 
     | u_REG_File/Memory_reg[12][6]/D  |  ^   | u_REG_File/n196          | SDFFRQX1M  | 0.000 |   0.231 |    0.043 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |      |             |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk    |           |       |   0.000 |    0.188 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |    0.188 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |    0.188 | 
     | u_REG_File/Memory_reg[12][6]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |    0.188 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin u_REG_File/Memory_reg[8][0]/CK 
Endpoint:   u_REG_File/Memory_reg[8][0]/D (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_REG_File/Memory_reg[8][0]/Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.232
  Slack Time                    0.188
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |           Net           |    Cell    | Delay | Arrival | Required | 
     |                                |      |                         |            |       |  Time   |   Time   | 
     |--------------------------------+------+-------------------------+------------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk                |            |       |   0.000 |   -0.188 | 
     | u_MUX2_TX_CLOCK/U1/B           |  ^   | scan_clk                | CLKMX2X4M  | 0.000 |   0.000 |   -0.188 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX             | CLKMX2X4M  | 0.000 |   0.000 |   -0.188 | 
     | u_REG_File/Memory_reg[8][0]/CK |  ^   | REF_CLK_MUX             | SDFFRQX1M  | 0.000 |   0.000 |   -0.188 | 
     | u_REG_File/Memory_reg[8][0]/Q  |  ^   | u_REG_File/Memory[8][0] | SDFFRQX1M  | 0.172 |   0.172 |   -0.016 | 
     | u_REG_File/U370/A0N            |  ^   | u_REG_File/Memory[8][0] | OAI2BB2X1M | 0.000 |   0.172 |   -0.016 | 
     | u_REG_File/U370/Y              |  ^   | u_REG_File/n222         | OAI2BB2X1M | 0.060 |   0.232 |    0.044 | 
     | u_REG_File/Memory_reg[8][0]/D  |  ^   | u_REG_File/n222         | SDFFRQX1M  | 0.000 |   0.232 |    0.044 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                |      |             |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk    |           |       |   0.000 |    0.188 | 
     | u_MUX2_TX_CLOCK/U1/B           |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |    0.188 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |    0.188 | 
     | u_REG_File/Memory_reg[8][0]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |    0.188 | 
     +----------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin u_REG_File/Memory_reg[3][6]/CK 
Endpoint:   u_REG_File/Memory_reg[3][6]/D (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_REG_File/Memory_reg[3][6]/Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.232
  Slack Time                    0.188
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |           Net           |    Cell    | Delay | Arrival | Required | 
     |                                |      |                         |            |       |  Time   |   Time   | 
     |--------------------------------+------+-------------------------+------------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk                |            |       |   0.000 |   -0.188 | 
     | u_MUX2_TX_CLOCK/U1/B           |  ^   | scan_clk                | CLKMX2X4M  | 0.000 |   0.000 |   -0.188 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX             | CLKMX2X4M  | 0.000 |   0.000 |   -0.188 | 
     | u_REG_File/Memory_reg[3][6]/CK |  ^   | REF_CLK_MUX             | SDFFRQX1M  | 0.000 |   0.000 |   -0.188 | 
     | u_REG_File/Memory_reg[3][6]/Q  |  ^   | u_REG_File/Memory[3][6] | SDFFRQX1M  | 0.170 |   0.170 |   -0.018 | 
     | u_REG_File/U423/A0N            |  ^   | u_REG_File/Memory[3][6] | OAI2BB2X1M | 0.000 |   0.170 |   -0.018 | 
     | u_REG_File/U423/Y              |  ^   | u_REG_File/n268         | OAI2BB2X1M | 0.061 |   0.232 |    0.044 | 
     | u_REG_File/Memory_reg[3][6]/D  |  ^   | u_REG_File/n268         | SDFFRQX1M  | 0.000 |   0.232 |    0.044 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                |      |             |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk    |           |       |   0.000 |    0.188 | 
     | u_MUX2_TX_CLOCK/U1/B           |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |    0.188 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |    0.188 | 
     | u_REG_File/Memory_reg[3][6]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |    0.188 | 
     +----------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin u_REG_File/Memory_reg[13][6]/CK 
Endpoint:   u_REG_File/Memory_reg[13][6]/D (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_REG_File/Memory_reg[13][6]/Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.043
  Arrival Time                  0.232
  Slack Time                    0.188
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |           Net            |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                          |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk                 |            |       |   0.000 |   -0.188 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk                 | CLKMX2X4M  | 0.000 |   0.000 |   -0.188 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX              | CLKMX2X4M  | 0.000 |   0.000 |   -0.188 | 
     | u_REG_File/Memory_reg[13][6]/CK |  ^   | REF_CLK_MUX              | SDFFRQX1M  | 0.000 |   0.000 |   -0.188 | 
     | u_REG_File/Memory_reg[13][6]/Q  |  ^   | u_REG_File/Memory[13][6] | SDFFRQX1M  | 0.168 |   0.168 |   -0.020 | 
     | u_REG_File/U384/A0N             |  ^   | u_REG_File/Memory[13][6] | OAI2BB2X1M | 0.000 |   0.168 |   -0.020 | 
     | u_REG_File/U384/Y               |  ^   | u_REG_File/n188          | OAI2BB2X1M | 0.064 |   0.232 |    0.043 | 
     | u_REG_File/Memory_reg[13][6]/D  |  ^   | u_REG_File/n188          | SDFFRQX1M  | 0.000 |   0.232 |    0.043 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |      |             |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk    |           |       |   0.000 |    0.188 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |    0.188 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |    0.188 | 
     | u_REG_File/Memory_reg[13][6]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |    0.188 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin u_REG_File/Memory_reg[11][7]/CK 
Endpoint:   u_REG_File/Memory_reg[11][7]/D (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_REG_File/Memory_reg[11][7]/Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.043
  Arrival Time                  0.232
  Slack Time                    0.188
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |           Net            |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                          |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk                 |            |       |   0.000 |   -0.188 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk                 | CLKMX2X4M  | 0.000 |   0.000 |   -0.188 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX              | CLKMX2X4M  | 0.000 |   0.000 |   -0.188 | 
     | u_REG_File/Memory_reg[11][7]/CK |  ^   | REF_CLK_MUX              | SDFFRQX1M  | 0.000 |   0.000 |   -0.188 | 
     | u_REG_File/Memory_reg[11][7]/Q  |  ^   | u_REG_File/Memory[11][7] | SDFFRQX1M  | 0.168 |   0.168 |   -0.021 | 
     | u_REG_File/U353/A0N             |  ^   | u_REG_File/Memory[11][7] | OAI2BB2X1M | 0.000 |   0.168 |   -0.021 | 
     | u_REG_File/U353/Y               |  ^   | u_REG_File/n205          | OAI2BB2X1M | 0.064 |   0.232 |    0.043 | 
     | u_REG_File/Memory_reg[11][7]/D  |  ^   | u_REG_File/n205          | SDFFRQX1M  | 0.000 |   0.232 |    0.043 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |      |             |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk    |           |       |   0.000 |    0.188 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |    0.188 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |    0.188 | 
     | u_REG_File/Memory_reg[11][7]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |    0.188 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin u_REG_File/Memory_reg[8][1]/CK 
Endpoint:   u_REG_File/Memory_reg[8][1]/D (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_REG_File/Memory_reg[8][1]/Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.233
  Slack Time                    0.189
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |           Net           |    Cell    | Delay | Arrival | Required | 
     |                                |      |                         |            |       |  Time   |   Time   | 
     |--------------------------------+------+-------------------------+------------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk                |            |       |   0.000 |   -0.189 | 
     | u_MUX2_TX_CLOCK/U1/B           |  ^   | scan_clk                | CLKMX2X4M  | 0.000 |   0.000 |   -0.189 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX             | CLKMX2X4M  | 0.000 |   0.000 |   -0.189 | 
     | u_REG_File/Memory_reg[8][1]/CK |  ^   | REF_CLK_MUX             | SDFFRQX1M  | 0.000 |   0.000 |   -0.189 | 
     | u_REG_File/Memory_reg[8][1]/Q  |  ^   | u_REG_File/Memory[8][1] | SDFFRQX1M  | 0.174 |   0.174 |   -0.014 | 
     | u_REG_File/U371/A0N            |  ^   | u_REG_File/Memory[8][1] | OAI2BB2X1M | 0.000 |   0.174 |   -0.014 | 
     | u_REG_File/U371/Y              |  ^   | u_REG_File/n223         | OAI2BB2X1M | 0.058 |   0.233 |    0.044 | 
     | u_REG_File/Memory_reg[8][1]/D  |  ^   | u_REG_File/n223         | SDFFRQX1M  | 0.000 |   0.233 |    0.044 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                |      |             |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk    |           |       |   0.000 |    0.189 | 
     | u_MUX2_TX_CLOCK/U1/B           |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |    0.189 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |    0.189 | 
     | u_REG_File/Memory_reg[8][1]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |    0.189 | 
     +----------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin u_REG_File/Memory_reg[12][7]/CK 
Endpoint:   u_REG_File/Memory_reg[12][7]/D (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: u_REG_File/Memory_reg[12][7]/Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.232
  Slack Time                    0.189
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |           Net            |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                          |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk                 |            |       |   0.000 |   -0.189 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk                 | CLKMX2X4M  | 0.000 |   0.000 |   -0.189 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX              | CLKMX2X4M  | 0.000 |   0.000 |   -0.189 | 
     | u_REG_File/Memory_reg[12][7]/CK |  ^   | REF_CLK_MUX              | SDFFRQX1M  | 0.000 |   0.000 |   -0.189 | 
     | u_REG_File/Memory_reg[12][7]/Q  |  ^   | u_REG_File/Memory[12][7] | SDFFRQX1M  | 0.170 |   0.170 |   -0.018 | 
     | u_REG_File/U393/A0N             |  ^   | u_REG_File/Memory[12][7] | OAI2BB2X1M | 0.000 |   0.170 |   -0.018 | 
     | u_REG_File/U393/Y               |  ^   | u_REG_File/n197          | OAI2BB2X1M | 0.062 |   0.232 |    0.044 | 
     | u_REG_File/Memory_reg[12][7]/D  |  ^   | u_REG_File/n197          | SDFFRQX1M  | 0.000 |   0.232 |    0.044 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |      |             |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk    |           |       |   0.000 |    0.189 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |    0.189 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |    0.189 | 
     | u_REG_File/Memory_reg[12][7]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |    0.189 | 
     +-----------------------------------------------------------------------------------------------+ 

