{"index": 107, "svad": "This property verifies that the write_enable_n signal is always asserted high when the hor_counter value is less than 68. The verification occurs on every rising edge of the clk_50 clock signal. When the hor_counter is less than 68, the property requires that write_enable_n must equal 1. The property is disabled and not checked when the reset_n signal is low (active-low reset condition). The signals b1, hor_counter, and write_enable_n are all monitored by this assertion to ensure the specified timing relationship.", "reference_sva": "property p_write_enable_n_assignment;\n    @(posedge clk_50) disable iff (reset_n == 0)\n        hor_counter < 68 |-> write_enable_n == 1'b1;\nendproperty\nassert_p_write_enable_n_assignment: assert property (p_write_enable_n_assignment) else $error(\"Assertion failed: write_enable_n should be 1 when hor_counter is less than 68\");", "generated_sva": "property write_enable_n_high_when_hor_counter_low;\n  @(posedge clk_50) disable iff (!reset_n)\n  (hor_counter < 68) |-> (write_enable_n == 1);\nendproperty\n\nassert property (write_enable_n_high_when_hor_counter_low);", "relationship": "equivalent", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_write_enable_n_assignment\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `b1`, `hor_counter`, `write_enable_n`\n\n* **Clocks & Resets:**\n    * Primary Clock: `clk_50` (posedge)\n    * Reset Signal: `reset_n` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `hor_counter < 68`\n    * Response condition: `write_enable_n == 1'b1`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `hor_counter < 68`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `write_enable_n == 1'b1`\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (reset_n == 0)`\n    * Property is disabled when reset `reset_n` is active high\n\n* **Assertion Structure:**\n    * `@(posedge clk_50) hor_counter < 68 |-> write_enable_n == 1'b1`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_write_enable_n_assignment;\n    @(posedge clk_50) disable iff (reset_n == 0)\n        hor_counter < 68 |-> write_enable_n == 1'b1;\nendproperty\nassert_p_write_enable_n_assignment: assert property (p_write_enable_n_assignment) else $error(\"Assertion failed: write_enable_n should be 1 when hor_counter is less than 68\");\n```\n\n**Summary:**\nProperty `p_write_enable_n_assignment` uses overlapping implication synchronized to `clk_50`.", "error_message": null, "generation_time": 31.28339433670044, "verification_time": 0.017384767532348633, "from_cache": false}