library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Address_Decoder is
	port(
			AddressBus : in std_logic_vector(15 downto 0);
			
			RAMen : out std_logic;
			ROMen : out std_logic;
			IOen : out std_logic
		 );
end entity;

architecture arch of Address_Decoder is
	signal addr : integer := 0;
begin
	
	addr = to_integer(unsigned(AddressBuss));
	process(addr)
	begin
		ROMen <= '1';
		RAMen <= '1';
		IOen <= '1';
		case addr is
			when (addr >= 16#00# and addr <= 16#FF#) =>
				ROMen <= '0';
			when (addr >= 16#100# and addr <= 16#1FF#) =>
				RAMen <= '0';
			when (addr = 16#200#) =>
				IOen <= '0';
		end case;
	end process;

end architecture;