

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_92_245'
================================================================
* Date:           Tue Feb  8 11:02:33 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        5|  30.000 ns|  50.000 ns|    3|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_92_2  |        1|        3|         2|          1|          1|  1 ~ 3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     116|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|     112|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     112|     179|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln93_14_fu_171_p2  |         +|   0|  0|  10|           3|           1|
    |add_ln93_15_fu_135_p2  |         +|   0|  0|   9|           2|           1|
    |add_ln93_21_fu_161_p2  |         +|   0|  0|  13|           6|           6|
    |add_ln93_fu_148_p2     |         +|   0|  0|  13|           6|           6|
    |addr_cmp_fu_180_p2     |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln92_fu_130_p2    |      icmp|   0|  0|   8|           2|           2|
    |b_num_d0               |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 116|          85|         114|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |base_22_fu_52            |   9|          2|    2|          4|
    |idx_fu_56                |   9|          2|    3|          6|
    |reuse_addr_reg_fu_44     |   9|          2|   64|        128|
    |reuse_reg_fu_48          |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  104|        208|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |addr_cmp_reg_269         |   1|   0|    1|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |base_22_fu_52            |   2|   0|    2|          0|
    |idx_fu_56                |   3|   0|    3|          0|
    |reuse_addr_reg_fu_44     |  64|   0|   64|          0|
    |reuse_reg_fu_48          |  32|   0|   32|          0|
    |zext_ln93_16_reg_259     |   6|   0|   64|         58|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 112|   0|  170|         58|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+----------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_92_245|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_92_245|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_92_245|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_92_245|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_92_245|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_92_245|  return value|
|zext_ln92_6     |   in|    2|     ap_none|                      zext_ln92_6|        scalar|
|select_ln92_3   |   in|    2|     ap_none|                    select_ln92_3|        scalar|
|sub_ln542       |   in|    6|     ap_none|                        sub_ln542|        scalar|
|b_num_address0  |  out|    6|   ap_memory|                            b_num|         array|
|b_num_ce0       |  out|    1|   ap_memory|                            b_num|         array|
|b_num_we0       |  out|    1|   ap_memory|                            b_num|         array|
|b_num_d0        |  out|   32|   ap_memory|                            b_num|         array|
|b_num_address1  |  out|    6|   ap_memory|                            b_num|         array|
|b_num_ce1       |  out|    1|   ap_memory|                            b_num|         array|
|b_num_q1        |   in|   32|   ap_memory|                            b_num|         array|
+----------------+-----+-----+------------+---------------------------------+--------------+

