#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x562787bbf080 .scope module, "merger_tb" "merger_tb" 2 3;
 .timescale -9 -11;
P_0x562787b8bcd0 .param/l "period" 0 2 18, +C4<00000000000000000000000000000100>;
L_0x562787c56470 .functor NOT 1, v0x562787c3d4e0_0, C4<0>, C4<0>, C4<0>;
L_0x562787c56530 .functor OR 1, L_0x562787c56470, v0x562787c3f4a0_0, C4<0>, C4<0>;
v0x562787c3e080_0 .net *"_s0", 0 0, L_0x562787c56470;  1 drivers
v0x562787c3e180_0 .var "clk", 0 0;
v0x562787c3e240_0 .net "fifo_1_empty", 0 0, v0x562787c39c20_0;  1 drivers
v0x562787c3e2e0_0 .net "fifo_1_full", 0 0, v0x562787c39cc0_0;  1 drivers
v0x562787c3e380_0 .net "fifo_1_overrun", 0 0, v0x562787c3a2b0_0;  1 drivers
v0x562787c3e470_0 .net "fifo_1_underrun", 0 0, v0x562787c3a450_0;  1 drivers
v0x562787c3e540_0 .net "fifo_2_empty", 0 0, v0x562787c3b680_0;  1 drivers
v0x562787c3e630_0 .net "fifo_2_full", 0 0, v0x562787c3b720_0;  1 drivers
v0x562787c3e6d0_0 .net "fifo_2_overrun", 0 0, v0x562787c3bf30_0;  1 drivers
v0x562787c3e7a0_0 .net "fifo_2_underrun", 0 0, v0x562787c3c0d0_0;  1 drivers
v0x562787c3e870_0 .net "fifo_out_empty", 0 0, v0x562787c3d420_0;  1 drivers
v0x562787c3e940_0 .net "fifo_out_full", 0 0, v0x562787c3d4e0_0;  1 drivers
v0x562787c3ea10_0 .net "fifo_out_overrun", 0 0, v0x562787c3dbd0_0;  1 drivers
v0x562787c3eae0_0 .net "fifo_out_underrun", 0 0, v0x562787c3dd70_0;  1 drivers
v0x562787c3ebb0_0 .var "in_fifo_1", 31 0;
v0x562787c3ec80_0 .var "in_fifo_2", 31 0;
v0x562787c3ed50_0 .net "o_data", 31 0, v0x562787c32900_0;  1 drivers
v0x562787c3ef00_0 .net "o_fifo_1_read", 0 0, L_0x562787b74890;  1 drivers
v0x562787c3efa0_0 .net "o_fifo_2_read", 0 0, L_0x562787c52ce0;  1 drivers
v0x562787c3f090_0 .net "o_out_fifo_write", 0 0, L_0x562787c52f90;  1 drivers
v0x562787c3f180_0 .net "out_fifo_1", 31 0, v0x562787c3a1f0_0;  1 drivers
v0x562787c3f220_0 .net "out_fifo_2", 31 0, v0x562787c3be70_0;  1 drivers
v0x562787c3f2c0_0 .net "out_fifo_item", 31 0, v0x562787c3daf0_0;  1 drivers
v0x562787c3f360_0 .var "write_fifo_1", 0 0;
v0x562787c3f400_0 .var "write_fifo_2", 0 0;
v0x562787c3f4a0_0 .var "write_fifo_out", 0 0;
S_0x562787be1320 .scope module, "dut" "MERGER_1" 2 50, 3 4 0, S_0x562787bbf080;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 32 "i_fifo_1"
    .port_info 2 /INPUT 1 "i_fifo_1_empty"
    .port_info 3 /INPUT 32 "i_fifo_2"
    .port_info 4 /INPUT 1 "i_fifo_2_empty"
    .port_info 5 /INPUT 1 "i_fifo_out_ready"
    .port_info 6 /OUTPUT 1 "o_fifo_1_read"
    .port_info 7 /OUTPUT 1 "o_fifo_2_read"
    .port_info 8 /OUTPUT 1 "o_out_fifo_write"
    .port_info 9 /OUTPUT 32 "o_data"
P_0x562787bdd930 .param/l "period" 0 3 40, +C4<00000000000000000000000000000100>;
L_0x562787b74c00 .functor NOT 1, v0x562787c39c20_0, C4<0>, C4<0>, C4<0>;
L_0x562787b74e20 .functor NOT 1, v0x562787c2e960_0, C4<0>, C4<0>, C4<0>;
L_0x562787b749e0 .functor NOT 1, L_0x562787c56100, C4<0>, C4<0>, C4<0>;
L_0x562787b74af0 .functor AND 1, v0x562787c2d3e0_0, L_0x562787b749e0, C4<1>, C4<1>;
L_0x562787b74ed0 .functor OR 1, L_0x562787b74e20, L_0x562787b74af0, C4<0>, C4<0>;
L_0x562787b74890 .functor AND 1, L_0x562787b74c00, L_0x562787b74ed0, C4<1>, C4<1>;
L_0x562787c51a70 .functor NOT 1, v0x562787c39c20_0, C4<0>, C4<0>, C4<0>;
L_0x562787c51b70 .functor NOT 1, v0x562787c2e960_0, C4<0>, C4<0>, C4<0>;
L_0x562787c51c30 .functor NOT 1, L_0x562787c56100, C4<0>, C4<0>, C4<0>;
L_0x562787c51ca0 .functor AND 1, v0x562787c2d3e0_0, L_0x562787c51c30, C4<1>, C4<1>;
L_0x562787c51d70 .functor OR 1, L_0x562787c51b70, L_0x562787c51ca0, C4<0>, C4<0>;
L_0x562787c51e30 .functor AND 1, L_0x562787c51a70, L_0x562787c51d70, C4<1>, C4<1>;
L_0x562787c52000 .functor NOT 1, v0x562787c3b680_0, C4<0>, C4<0>, C4<0>;
L_0x562787c52070 .functor NOT 1, v0x562787c30520_0, C4<0>, C4<0>, C4<0>;
L_0x562787c51f90 .functor NOT 1, v0x562787c2d3e0_0, C4<0>, C4<0>, C4<0>;
L_0x562787c52240 .functor NOT 1, L_0x562787c56100, C4<0>, C4<0>, C4<0>;
L_0x562787c52340 .functor AND 1, L_0x562787c51f90, L_0x562787c52240, C4<1>, C4<1>;
L_0x562787c52400 .functor OR 1, L_0x562787c52070, L_0x562787c52340, C4<0>, C4<0>;
L_0x562787c525b0 .functor AND 1, L_0x562787c52000, L_0x562787c52400, C4<1>, C4<1>;
L_0x562787c52710 .functor NOT 1, v0x562787c3b680_0, C4<0>, C4<0>, C4<0>;
L_0x562787c52830 .functor NOT 1, v0x562787c30520_0, C4<0>, C4<0>, C4<0>;
L_0x562787c528a0 .functor NOT 1, v0x562787c2d3e0_0, C4<0>, C4<0>, C4<0>;
L_0x562787c529d0 .functor NOT 1, L_0x562787c56100, C4<0>, C4<0>, C4<0>;
L_0x562787c52a40 .functor AND 1, L_0x562787c528a0, L_0x562787c529d0, C4<1>, C4<1>;
L_0x562787c52bd0 .functor OR 1, L_0x562787c52830, L_0x562787c52a40, C4<0>, C4<0>;
L_0x562787c52ce0 .functor AND 1, L_0x562787c52710, L_0x562787c52bd0, C4<1>, C4<1>;
L_0x562787c52ed0 .functor NOT 1, v0x562787c321d0_0, C4<0>, C4<0>, C4<0>;
L_0x562787c52f90 .functor AND 1, L_0x562787c56530, L_0x562787c52ed0, C4<1>, C4<1>;
L_0x562787c53140 .functor NOT 1, v0x562787c321d0_0, C4<0>, C4<0>, C4<0>;
L_0x562787c531b0 .functor AND 1, L_0x562787c56530, L_0x562787c53140, C4<1>, C4<1>;
L_0x562787c53500 .functor NOT 1, L_0x562787c56100, C4<0>, C4<0>, C4<0>;
L_0x562787c53e40 .functor AND 1, v0x562787c2d3e0_0, L_0x562787c53500, C4<1>, C4<1>;
L_0x562787c541a0 .functor NOT 1, v0x562787c2d3e0_0, C4<0>, C4<0>, C4<0>;
L_0x562787c549d0 .functor NOT 1, L_0x562787c56100, C4<0>, C4<0>, C4<0>;
L_0x562787c54b60 .functor AND 1, L_0x562787c541a0, L_0x562787c549d0, C4<1>, C4<1>;
v0x562787c348b0_0 .var "R_A", 31 0;
v0x562787c34990_0 .var "R_B", 31 0;
L_0x7f774ff5e528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562787c34a60_0 .net/2u *"_s0", 31 0, L_0x7f774ff5e528;  1 drivers
L_0x7f774ff5e5b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562787c34b30_0 .net/2u *"_s10", 31 0, L_0x7f774ff5e5b8;  1 drivers
L_0x7f774ff5e600 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562787c34c10_0 .net/2u *"_s14", 31 0, L_0x7f774ff5e600;  1 drivers
v0x562787c34d40_0 .net *"_s18", 0 0, L_0x562787b74c00;  1 drivers
v0x562787c34e20_0 .net *"_s20", 0 0, L_0x562787b74e20;  1 drivers
v0x562787c34f00_0 .net *"_s22", 0 0, L_0x562787b749e0;  1 drivers
v0x562787c34fe0_0 .net *"_s24", 0 0, L_0x562787b74af0;  1 drivers
v0x562787c35150_0 .net *"_s26", 0 0, L_0x562787b74ed0;  1 drivers
v0x562787c35230_0 .net *"_s30", 0 0, L_0x562787c51a70;  1 drivers
v0x562787c35310_0 .net *"_s32", 0 0, L_0x562787c51b70;  1 drivers
v0x562787c353f0_0 .net *"_s34", 0 0, L_0x562787c51c30;  1 drivers
v0x562787c354d0_0 .net *"_s36", 0 0, L_0x562787c51ca0;  1 drivers
v0x562787c355b0_0 .net *"_s38", 0 0, L_0x562787c51d70;  1 drivers
L_0x7f774ff5e570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562787c35690_0 .net/2u *"_s4", 31 0, L_0x7f774ff5e570;  1 drivers
v0x562787c35770_0 .net *"_s42", 0 0, L_0x562787c52000;  1 drivers
v0x562787c35960_0 .net *"_s44", 0 0, L_0x562787c52070;  1 drivers
v0x562787c35a40_0 .net *"_s46", 0 0, L_0x562787c51f90;  1 drivers
v0x562787c35b20_0 .net *"_s48", 0 0, L_0x562787c52240;  1 drivers
v0x562787c35c00_0 .net *"_s50", 0 0, L_0x562787c52340;  1 drivers
v0x562787c35ce0_0 .net *"_s52", 0 0, L_0x562787c52400;  1 drivers
v0x562787c35dc0_0 .net *"_s56", 0 0, L_0x562787c52710;  1 drivers
v0x562787c35ea0_0 .net *"_s58", 0 0, L_0x562787c52830;  1 drivers
v0x562787c35f80_0 .net *"_s60", 0 0, L_0x562787c528a0;  1 drivers
v0x562787c36060_0 .net *"_s62", 0 0, L_0x562787c529d0;  1 drivers
v0x562787c36140_0 .net *"_s64", 0 0, L_0x562787c52a40;  1 drivers
v0x562787c36220_0 .net *"_s66", 0 0, L_0x562787c52bd0;  1 drivers
v0x562787c36300_0 .net *"_s70", 0 0, L_0x562787c52ed0;  1 drivers
v0x562787c363e0_0 .net *"_s74", 0 0, L_0x562787c53140;  1 drivers
v0x562787c364c0_0 .net *"_s78", 0 0, L_0x562787c53500;  1 drivers
v0x562787c365a0_0 .net *"_s82", 0 0, L_0x562787c541a0;  1 drivers
v0x562787c36680_0 .net *"_s84", 0 0, L_0x562787c549d0;  1 drivers
v0x562787c36760_0 .net "a_lte_b", 0 0, L_0x562787c51440;  1 drivers
v0x562787c36800_0 .net "a_min_zero", 0 0, L_0x562787c51120;  1 drivers
v0x562787c368d0_0 .net "b_min_zero", 0 0, L_0x562787c512b0;  1 drivers
v0x562787c369a0_0 .net "data_2_bottom", 31 0, v0x562787c33410_0;  1 drivers
v0x562787c36a40_0 .net "data_3_bigger", 31 0, v0x562787c34130_0;  1 drivers
v0x562787c36ae0_0 .net "data_3_smaller", 31 0, v0x562787c34090_0;  1 drivers
v0x562787c36bb0_0 .net "fifo_a_empty", 0 0, v0x562787c2e8c0_0;  1 drivers
v0x562787c36ca0_0 .net "fifo_a_full", 0 0, v0x562787c2e960_0;  1 drivers
v0x562787c36d40_0 .net "fifo_a_out", 31 0, v0x562787c2eeb0_0;  1 drivers
v0x562787c36e10_0 .net "fifo_b_empty", 0 0, v0x562787c30480_0;  1 drivers
v0x562787c36f00_0 .net "fifo_b_full", 0 0, v0x562787c30520_0;  1 drivers
v0x562787c36fa0_0 .net "fifo_b_out", 31 0, v0x562787c30b70_0;  1 drivers
v0x562787c37070_0 .net "fifo_c_empty", 0 0, v0x562787c321d0_0;  1 drivers
v0x562787c37140_0 .net "fifo_c_full", 0 0, v0x562787c32290_0;  1 drivers
v0x562787c37210_0 .net "i_c_read", 0 0, L_0x562787c531b0;  1 drivers
v0x562787c372e0_0 .var "i_c_write", 0 0;
v0x562787c373b0_0 .net "i_clk", 0 0, v0x562787c3e180_0;  1 drivers
v0x562787c37450_0 .var "i_data_2_top", 31 0;
v0x562787c37520_0 .net "i_fifo_1", 31 0, v0x562787c3a1f0_0;  alias, 1 drivers
v0x562787c375f0_0 .net "i_fifo_1_empty", 0 0, v0x562787c39c20_0;  alias, 1 drivers
v0x562787c37690_0 .net "i_fifo_2", 31 0, v0x562787c3be70_0;  alias, 1 drivers
v0x562787c37760_0 .net "i_fifo_2_empty", 0 0, v0x562787c3b680_0;  alias, 1 drivers
v0x562787c37800_0 .var "i_fifo_c", 31 0;
v0x562787c378d0_0 .net "i_fifo_out_ready", 0 0, L_0x562787c56530;  1 drivers
v0x562787c37970_0 .net "i_write_a", 0 0, L_0x562787c51e30;  1 drivers
v0x562787c37a40_0 .net "i_write_b", 0 0, L_0x562787c525b0;  1 drivers
v0x562787c37b10_0 .net "o_data", 31 0, v0x562787c32900_0;  alias, 1 drivers
v0x562787c37be0_0 .net "o_data_2_top", 31 0, L_0x562787c56340;  1 drivers
v0x562787c37cd0_0 .net "o_fifo_1_read", 0 0, L_0x562787b74890;  alias, 1 drivers
v0x562787c37d70_0 .net "o_fifo_2_read", 0 0, L_0x562787c52ce0;  alias, 1 drivers
v0x562787c37e10_0 .net "o_out_fifo_write", 0 0, L_0x562787c52f90;  alias, 1 drivers
v0x562787c37eb0_0 .net "overrun_a", 0 0, v0x562787c2ef90_0;  1 drivers
RS_0x7f774ffa8158 .resolv tri, v0x562787c30c50_0, v0x562787c329e0_0;
v0x562787c38360_0 .net8 "overrun_b", 0 0, RS_0x7f774ffa8158;  2 drivers
v0x562787c38450_0 .net "r_a_min_zero", 0 0, L_0x562787c51530;  1 drivers
v0x562787c384f0_0 .net "r_b_min_zero", 0 0, L_0x562787c516c0;  1 drivers
v0x562787c385c0_0 .net "select_A", 0 0, v0x562787c2d3e0_0;  1 drivers
v0x562787c38690_0 .net "stall", 0 0, L_0x562787c56100;  1 drivers
v0x562787c38730_0 .net "stall_2", 0 0, v0x562787c334f0_0;  1 drivers
v0x562787c38800_0 .net "stall_3", 0 0, v0x562787c34260_0;  1 drivers
v0x562787c388d0_0 .net "switch_output", 0 0, v0x562787c2d640_0;  1 drivers
v0x562787c389c0_0 .net "switch_output_2", 0 0, v0x562787c335b0_0;  1 drivers
v0x562787c38ab0_0 .net "switch_output_3", 0 0, v0x562787c34320_0;  1 drivers
v0x562787c38b50_0 .net "underrun_a", 0 0, v0x562787c2f130_0;  1 drivers
RS_0x7f774ffa81b8 .resolv tri, v0x562787c30df0_0, v0x562787c32b40_0;
v0x562787c38bf0_0 .net8 "underrun_b", 0 0, RS_0x7f774ffa81b8;  2 drivers
L_0x562787c51120 .cmp/eq 32, v0x562787c2eeb0_0, L_0x7f774ff5e528;
L_0x562787c512b0 .cmp/eq 32, v0x562787c30b70_0, L_0x7f774ff5e570;
L_0x562787c51440 .cmp/ge 32, v0x562787c30b70_0, v0x562787c2eeb0_0;
L_0x562787c51530 .cmp/eq 32, v0x562787c348b0_0, L_0x7f774ff5e5b8;
L_0x562787c516c0 .cmp/eq 32, v0x562787c34990_0, L_0x7f774ff5e600;
L_0x562787c56210 .reduce/nor L_0x562787c56530;
S_0x562787be05a0 .scope module, "ctrl" "CONTROL" 3 86, 4 3 0, S_0x562787be1320;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_fifo_out_full"
    .port_info 2 /INPUT 1 "i_a_min_zero"
    .port_info 3 /INPUT 1 "i_b_min_zero"
    .port_info 4 /INPUT 1 "i_a_lte_b"
    .port_info 5 /INPUT 1 "i_a_empty"
    .port_info 6 /INPUT 1 "i_b_empty"
    .port_info 7 /INPUT 1 "i_r_a_min_zero"
    .port_info 8 /INPUT 1 "i_r_b_min_zero"
    .port_info 9 /OUTPUT 1 "select_A"
    .port_info 10 /OUTPUT 1 "stall"
    .port_info 11 /OUTPUT 1 "switch_output"
P_0x562787bb4e10 .param/l "DONE_A" 0 4 19, C4<010>;
P_0x562787bb4e50 .param/l "DONE_B" 0 4 20, C4<011>;
P_0x562787bb4e90 .param/l "FINISHED" 0 4 21, C4<100>;
P_0x562787bb4ed0 .param/l "NOMINAL" 0 4 17, C4<000>;
P_0x562787bb4f10 .param/l "TOGGLE" 0 4 18, C4<001>;
P_0x562787bb4f50 .param/l "period" 0 4 23, +C4<00000000000000000000000000000100>;
L_0x562787c54e00 .functor OR 1, L_0x562787c55630, L_0x562787c56210, C4<0>, C4<0>;
L_0x562787c558e0 .functor OR 1, v0x562787c2e8c0_0, v0x562787c30480_0, C4<0>, C4<0>;
L_0x562787c55950 .functor AND 1, L_0x562787c55770, L_0x562787c558e0, C4<1>, C4<1>;
L_0x562787c55a60 .functor OR 1, L_0x562787c54e00, L_0x562787c55950, C4<0>, C4<0>;
L_0x562787c55c90 .functor AND 1, L_0x562787c55ba0, v0x562787c30480_0, C4<1>, C4<1>;
L_0x562787c55d50 .functor OR 1, L_0x562787c55a60, L_0x562787c55c90, C4<0>, C4<0>;
L_0x562787c55fb0 .functor AND 1, L_0x562787c55e50, v0x562787c2e8c0_0, C4<1>, C4<1>;
L_0x562787c56100 .functor OR 1, L_0x562787c55d50, L_0x562787c55fb0, C4<0>, C4<0>;
L_0x7f774ff5eb58 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x562787c00dd0_0 .net/2u *"_s0", 2 0, L_0x7f774ff5eb58;  1 drivers
v0x562787c01a80_0 .net *"_s10", 0 0, L_0x562787c558e0;  1 drivers
v0x562787bf7670_0 .net *"_s12", 0 0, L_0x562787c55950;  1 drivers
v0x562787bf8720_0 .net *"_s14", 0 0, L_0x562787c55a60;  1 drivers
L_0x7f774ff5ebe8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x562787bf93d0_0 .net/2u *"_s16", 2 0, L_0x7f774ff5ebe8;  1 drivers
v0x562787bef2d0_0 .net *"_s18", 0 0, L_0x562787c55ba0;  1 drivers
v0x562787bf0380_0 .net *"_s2", 0 0, L_0x562787c55630;  1 drivers
v0x562787c2c580_0 .net *"_s20", 0 0, L_0x562787c55c90;  1 drivers
v0x562787c2c660_0 .net *"_s22", 0 0, L_0x562787c55d50;  1 drivers
L_0x7f774ff5ec30 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x562787c2c740_0 .net/2u *"_s24", 2 0, L_0x7f774ff5ec30;  1 drivers
v0x562787c2c820_0 .net *"_s26", 0 0, L_0x562787c55e50;  1 drivers
v0x562787c2c8e0_0 .net *"_s28", 0 0, L_0x562787c55fb0;  1 drivers
v0x562787c2c9c0_0 .net *"_s4", 0 0, L_0x562787c54e00;  1 drivers
L_0x7f774ff5eba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x562787c2caa0_0 .net/2u *"_s6", 2 0, L_0x7f774ff5eba0;  1 drivers
v0x562787c2cb80_0 .net *"_s8", 0 0, L_0x562787c55770;  1 drivers
v0x562787c2cc40_0 .net "i_a_empty", 0 0, v0x562787c2e8c0_0;  alias, 1 drivers
v0x562787c2cd00_0 .net "i_a_lte_b", 0 0, L_0x562787c51440;  alias, 1 drivers
v0x562787c2cdc0_0 .net "i_a_min_zero", 0 0, L_0x562787c51120;  alias, 1 drivers
v0x562787c2ce80_0 .net "i_b_empty", 0 0, v0x562787c30480_0;  alias, 1 drivers
v0x562787c2cf40_0 .net "i_b_min_zero", 0 0, L_0x562787c512b0;  alias, 1 drivers
v0x562787c2d000_0 .net "i_clk", 0 0, v0x562787c3e180_0;  alias, 1 drivers
v0x562787c2d0c0_0 .net "i_fifo_out_full", 0 0, L_0x562787c56210;  1 drivers
v0x562787c2d180_0 .net "i_r_a_min_zero", 0 0, L_0x562787c51530;  alias, 1 drivers
v0x562787c2d240_0 .net "i_r_b_min_zero", 0 0, L_0x562787c516c0;  alias, 1 drivers
v0x562787c2d300_0 .var "new_state", 2 0;
v0x562787c2d3e0_0 .var "select_A", 0 0;
v0x562787c2d4a0_0 .net "stall", 0 0, L_0x562787c56100;  alias, 1 drivers
v0x562787c2d560_0 .var "state", 2 0;
v0x562787c2d640_0 .var "switch_output", 0 0;
E_0x562787b7de00/0 .event edge, v0x562787c2d0c0_0, v0x562787c2cd00_0, v0x562787c2d240_0, v0x562787c2d180_0;
E_0x562787b7de00/1 .event edge, v0x562787c2ce80_0, v0x562787c2cc40_0, v0x562787c2cf40_0, v0x562787c2cdc0_0;
E_0x562787b7de00 .event/or E_0x562787b7de00/0, E_0x562787b7de00/1;
L_0x562787c55630 .cmp/eq 3, v0x562787c2d560_0, L_0x7f774ff5eb58;
L_0x562787c55770 .cmp/eq 3, v0x562787c2d560_0, L_0x7f774ff5eba0;
L_0x562787c55ba0 .cmp/eq 3, v0x562787c2d560_0, L_0x7f774ff5ebe8;
L_0x562787c55e50 .cmp/eq 3, v0x562787c2d560_0, L_0x7f774ff5ec30;
S_0x562787c2d880 .scope module, "fifo_a" "FIFO" 3 56, 5 3 0, S_0x562787be1320;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 32 "i_item"
    .port_info 2 /INPUT 1 "i_write"
    .port_info 3 /INPUT 1 "i_read"
    .port_info 4 /OUTPUT 32 "o_item"
    .port_info 5 /OUTPUT 1 "empty"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "overrun"
    .port_info 8 /OUTPUT 1 "underrun"
P_0x562787c0d720 .param/l "DATA_WIDTH" 0 5 15, +C4<00000000000000000000000000100000>;
P_0x562787c0d760 .param/l "FIFO_SIZE" 0 5 14, +C4<00000000000000000000000000000100>;
v0x562787c2dce0_0 .net *"_s0", 31 0, L_0x562787c52510;  1 drivers
v0x562787c2dde0_0 .net *"_s10", 31 0, L_0x562787c53610;  1 drivers
v0x562787c2dec0_0 .net *"_s14", 31 0, L_0x562787c53840;  1 drivers
L_0x7f774ff5e720 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562787c2dfb0_0 .net *"_s17", 15 0, L_0x7f774ff5e720;  1 drivers
L_0x7f774ff5e768 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x562787c2e090_0 .net/2u *"_s18", 31 0, L_0x7f774ff5e768;  1 drivers
v0x562787c2e1c0_0 .net *"_s20", 31 0, L_0x562787c53930;  1 drivers
L_0x7f774ff5e7b0 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x562787c2e2a0_0 .net/2u *"_s22", 31 0, L_0x7f774ff5e7b0;  1 drivers
v0x562787c2e380_0 .net *"_s24", 31 0, L_0x562787c53ab0;  1 drivers
L_0x7f774ff5e648 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562787c2e460_0 .net *"_s3", 15 0, L_0x7f774ff5e648;  1 drivers
L_0x7f774ff5e690 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x562787c2e540_0 .net/2u *"_s4", 31 0, L_0x7f774ff5e690;  1 drivers
v0x562787c2e620_0 .net *"_s6", 31 0, L_0x562787c53460;  1 drivers
L_0x7f774ff5e6d8 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x562787c2e700_0 .net/2u *"_s8", 31 0, L_0x7f774ff5e6d8;  1 drivers
v0x562787c2e7e0_0 .net "dblnext", 15 0, L_0x562787c53750;  1 drivers
v0x562787c2e8c0_0 .var "empty", 0 0;
v0x562787c2e960_0 .var "full", 0 0;
v0x562787c2ea00_0 .net "i_clk", 0 0, v0x562787c3e180_0;  alias, 1 drivers
v0x562787c2ead0_0 .net "i_item", 31 0, v0x562787c3a1f0_0;  alias, 1 drivers
v0x562787c2eb90_0 .net "i_read", 0 0, L_0x562787c53e40;  1 drivers
v0x562787c2ec50_0 .net "i_write", 0 0, L_0x562787c51e30;  alias, 1 drivers
v0x562787c2ed10 .array "mem", 15 0, 31 0;
v0x562787c2edd0_0 .net "nxtread", 15 0, L_0x562787c53bf0;  1 drivers
v0x562787c2eeb0_0 .var "o_item", 31 0;
v0x562787c2ef90_0 .var "overrun", 0 0;
v0x562787c2f050_0 .var "rdaddr", 15 0;
v0x562787c2f130_0 .var "underrun", 0 0;
v0x562787c2f1f0_0 .var "wraddr", 15 0;
E_0x562787b7e440 .event posedge, v0x562787c2d000_0;
E_0x562787b7c7b0 .event edge, v0x562787c2f050_0;
E_0x562787b7c5b0 .event edge, v0x562787c2f1f0_0, v0x562787c2ead0_0;
L_0x562787c52510 .concat [ 16 16 0 0], v0x562787c2f1f0_0, L_0x7f774ff5e648;
L_0x562787c53460 .arith/sum 32, L_0x562787c52510, L_0x7f774ff5e690;
L_0x562787c53610 .arith/mod 32, L_0x562787c53460, L_0x7f774ff5e6d8;
L_0x562787c53750 .part L_0x562787c53610, 0, 16;
L_0x562787c53840 .concat [ 16 16 0 0], v0x562787c2f050_0, L_0x7f774ff5e720;
L_0x562787c53930 .arith/sum 32, L_0x562787c53840, L_0x7f774ff5e768;
L_0x562787c53ab0 .arith/mod 32, L_0x562787c53930, L_0x7f774ff5e7b0;
L_0x562787c53bf0 .part L_0x562787c53ab0, 0, 16;
S_0x562787c2f3f0 .scope module, "fifo_b" "FIFO" 3 66, 5 3 0, S_0x562787be1320;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 32 "i_item"
    .port_info 2 /INPUT 1 "i_write"
    .port_info 3 /INPUT 1 "i_read"
    .port_info 4 /OUTPUT 32 "o_item"
    .port_info 5 /OUTPUT 1 "empty"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "overrun"
    .port_info 8 /OUTPUT 1 "underrun"
P_0x562787c2da70 .param/l "DATA_WIDTH" 0 5 15, +C4<00000000000000000000000000100000>;
P_0x562787c2dab0 .param/l "FIFO_SIZE" 0 5 14, +C4<00000000000000000000000000000100>;
v0x562787c2f8a0_0 .net *"_s0", 31 0, L_0x562787c54010;  1 drivers
v0x562787c2f9a0_0 .net *"_s10", 31 0, L_0x562787c542b0;  1 drivers
v0x562787c2fa80_0 .net *"_s14", 31 0, L_0x562787c544e0;  1 drivers
L_0x7f774ff5e8d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562787c2fb70_0 .net *"_s17", 15 0, L_0x7f774ff5e8d0;  1 drivers
L_0x7f774ff5e918 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x562787c2fc50_0 .net/2u *"_s18", 31 0, L_0x7f774ff5e918;  1 drivers
v0x562787c2fd80_0 .net *"_s20", 31 0, L_0x562787c545d0;  1 drivers
L_0x7f774ff5e960 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x562787c2fe60_0 .net/2u *"_s22", 31 0, L_0x7f774ff5e960;  1 drivers
v0x562787c2ff40_0 .net *"_s24", 31 0, L_0x562787c54750;  1 drivers
L_0x7f774ff5e7f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562787c30020_0 .net *"_s3", 15 0, L_0x7f774ff5e7f8;  1 drivers
L_0x7f774ff5e840 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x562787c30100_0 .net/2u *"_s4", 31 0, L_0x7f774ff5e840;  1 drivers
v0x562787c301e0_0 .net *"_s6", 31 0, L_0x562787c54100;  1 drivers
L_0x7f774ff5e888 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x562787c302c0_0 .net/2u *"_s8", 31 0, L_0x7f774ff5e888;  1 drivers
v0x562787c303a0_0 .net "dblnext", 15 0, L_0x562787c543f0;  1 drivers
v0x562787c30480_0 .var "empty", 0 0;
v0x562787c30520_0 .var "full", 0 0;
v0x562787c305c0_0 .net "i_clk", 0 0, v0x562787c3e180_0;  alias, 1 drivers
v0x562787c30660_0 .net "i_item", 31 0, v0x562787c3be70_0;  alias, 1 drivers
v0x562787c30850_0 .net "i_read", 0 0, L_0x562787c54b60;  1 drivers
v0x562787c30910_0 .net "i_write", 0 0, L_0x562787c525b0;  alias, 1 drivers
v0x562787c309d0 .array "mem", 15 0, 31 0;
v0x562787c30a90_0 .net "nxtread", 15 0, L_0x562787c54890;  1 drivers
v0x562787c30b70_0 .var "o_item", 31 0;
v0x562787c30c50_0 .var "overrun", 0 0;
v0x562787c30d10_0 .var "rdaddr", 15 0;
v0x562787c30df0_0 .var "underrun", 0 0;
v0x562787c30eb0_0 .var "wraddr", 15 0;
E_0x562787b7cba0 .event edge, v0x562787c30d10_0;
E_0x562787c11710 .event edge, v0x562787c30eb0_0, v0x562787c30660_0;
L_0x562787c54010 .concat [ 16 16 0 0], v0x562787c30eb0_0, L_0x7f774ff5e7f8;
L_0x562787c54100 .arith/sum 32, L_0x562787c54010, L_0x7f774ff5e840;
L_0x562787c542b0 .arith/mod 32, L_0x562787c54100, L_0x7f774ff5e888;
L_0x562787c543f0 .part L_0x562787c542b0, 0, 16;
L_0x562787c544e0 .concat [ 16 16 0 0], v0x562787c30d10_0, L_0x7f774ff5e8d0;
L_0x562787c545d0 .arith/sum 32, L_0x562787c544e0, L_0x7f774ff5e918;
L_0x562787c54750 .arith/mod 32, L_0x562787c545d0, L_0x7f774ff5e960;
L_0x562787c54890 .part L_0x562787c54750, 0, 16;
S_0x562787c31100 .scope module, "fifo_c" "FIFO" 3 76, 5 3 0, S_0x562787be1320;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 32 "i_item"
    .port_info 2 /INPUT 1 "i_write"
    .port_info 3 /INPUT 1 "i_read"
    .port_info 4 /OUTPUT 32 "o_item"
    .port_info 5 /OUTPUT 1 "empty"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "overrun"
    .port_info 8 /OUTPUT 1 "underrun"
P_0x562787c2f5f0 .param/l "DATA_WIDTH" 0 5 15, +C4<00000000000000000000000000100000>;
P_0x562787c2f630 .param/l "FIFO_SIZE" 0 5 14, +C4<00000000000000000000000000000100>;
v0x562787c315f0_0 .net *"_s0", 31 0, L_0x562787c54c70;  1 drivers
v0x562787c316f0_0 .net *"_s10", 31 0, L_0x562787c54f10;  1 drivers
v0x562787c317d0_0 .net *"_s14", 31 0, L_0x562787c55140;  1 drivers
L_0x7f774ff5ea80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562787c318c0_0 .net *"_s17", 15 0, L_0x7f774ff5ea80;  1 drivers
L_0x7f774ff5eac8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x562787c319a0_0 .net/2u *"_s18", 31 0, L_0x7f774ff5eac8;  1 drivers
v0x562787c31ad0_0 .net *"_s20", 31 0, L_0x562787c55230;  1 drivers
L_0x7f774ff5eb10 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x562787c31bb0_0 .net/2u *"_s22", 31 0, L_0x7f774ff5eb10;  1 drivers
v0x562787c31c90_0 .net *"_s24", 31 0, L_0x562787c553b0;  1 drivers
L_0x7f774ff5e9a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562787c31d70_0 .net *"_s3", 15 0, L_0x7f774ff5e9a8;  1 drivers
L_0x7f774ff5e9f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x562787c31e50_0 .net/2u *"_s4", 31 0, L_0x7f774ff5e9f0;  1 drivers
v0x562787c31f30_0 .net *"_s6", 31 0, L_0x562787c54d60;  1 drivers
L_0x7f774ff5ea38 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x562787c32010_0 .net/2u *"_s8", 31 0, L_0x7f774ff5ea38;  1 drivers
v0x562787c320f0_0 .net "dblnext", 15 0, L_0x562787c55050;  1 drivers
v0x562787c321d0_0 .var "empty", 0 0;
v0x562787c32290_0 .var "full", 0 0;
v0x562787c32350_0 .net "i_clk", 0 0, v0x562787c3e180_0;  alias, 1 drivers
v0x562787c323f0_0 .net "i_item", 31 0, v0x562787c37800_0;  1 drivers
v0x562787c325e0_0 .net "i_read", 0 0, L_0x562787c531b0;  alias, 1 drivers
v0x562787c326a0_0 .net "i_write", 0 0, v0x562787c372e0_0;  1 drivers
v0x562787c32760 .array "mem", 15 0, 31 0;
v0x562787c32820_0 .net "nxtread", 15 0, L_0x562787c554f0;  1 drivers
v0x562787c32900_0 .var "o_item", 31 0;
v0x562787c329e0_0 .var "overrun", 0 0;
v0x562787c32a80_0 .var "rdaddr", 15 0;
v0x562787c32b40_0 .var "underrun", 0 0;
v0x562787c32c10_0 .var "wraddr", 15 0;
E_0x562787c31510 .event edge, v0x562787c32a80_0;
E_0x562787c31590 .event edge, v0x562787c32c10_0, v0x562787c323f0_0;
L_0x562787c54c70 .concat [ 16 16 0 0], v0x562787c32c10_0, L_0x7f774ff5e9a8;
L_0x562787c54d60 .arith/sum 32, L_0x562787c54c70, L_0x7f774ff5e9f0;
L_0x562787c54f10 .arith/mod 32, L_0x562787c54d60, L_0x7f774ff5ea38;
L_0x562787c55050 .part L_0x562787c54f10, 0, 16;
L_0x562787c55140 .concat [ 16 16 0 0], v0x562787c32a80_0, L_0x7f774ff5ea80;
L_0x562787c55230 .arith/sum 32, L_0x562787c55140, L_0x7f774ff5eac8;
L_0x562787c553b0 .arith/mod 32, L_0x562787c55230, L_0x7f774ff5eb10;
L_0x562787c554f0 .part L_0x562787c553b0, 0, 16;
S_0x562787c32df0 .scope module, "first_merger" "BITONIC_NETWORK_2" 3 99, 6 4 0, S_0x562787be1320;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "switch_output"
    .port_info 2 /INPUT 1 "stall"
    .port_info 3 /INPUT 32 "top_tuple"
    .port_info 4 /INPUT 32 "i_elems_0"
    .port_info 5 /INPUT 32 "i_elems_1"
    .port_info 6 /OUTPUT 32 "o_elems_0"
    .port_info 7 /OUTPUT 32 "o_elems_1"
    .port_info 8 /OUTPUT 1 "o_switch_output"
    .port_info 9 /OUTPUT 1 "o_stall"
    .port_info 10 /OUTPUT 32 "o_top_tuple"
L_0x562787c56340 .functor BUFZ 32, v0x562787c37450_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x562787c330d0_0 .net "i_clk", 0 0, v0x562787c3e180_0;  alias, 1 drivers
v0x562787c33190_0 .net "i_elems_0", 31 0, v0x562787c348b0_0;  1 drivers
v0x562787c33270_0 .net "i_elems_1", 31 0, v0x562787c34990_0;  1 drivers
v0x562787c33330_0 .var "o_elems_0", 31 0;
v0x562787c33410_0 .var "o_elems_1", 31 0;
v0x562787c334f0_0 .var "o_stall", 0 0;
v0x562787c335b0_0 .var "o_switch_output", 0 0;
v0x562787c33670_0 .net "o_top_tuple", 31 0, L_0x562787c56340;  alias, 1 drivers
v0x562787c33750_0 .net "stall", 0 0, L_0x562787c56100;  alias, 1 drivers
v0x562787c33880_0 .net "switch_output", 0 0, v0x562787c2d640_0;  alias, 1 drivers
v0x562787c33950_0 .net "top_tuple", 31 0, v0x562787c37450_0;  1 drivers
S_0x562787c33b50 .scope module, "second_merger" "BITONIC_NETWORK_2" 3 111, 6 4 0, S_0x562787be1320;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "switch_output"
    .port_info 2 /INPUT 1 "stall"
    .port_info 3 /INPUT 32 "top_tuple"
    .port_info 4 /INPUT 32 "i_elems_0"
    .port_info 5 /INPUT 32 "i_elems_1"
    .port_info 6 /OUTPUT 32 "o_elems_0"
    .port_info 7 /OUTPUT 32 "o_elems_1"
    .port_info 8 /OUTPUT 1 "o_switch_output"
    .port_info 9 /OUTPUT 1 "o_stall"
    .port_info 10 /OUTPUT 32 "o_top_tuple"
o0x7f774ffa8e18 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x562787c56400 .functor BUFZ 32, o0x7f774ffa8e18, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x562787c33de0_0 .net "i_clk", 0 0, v0x562787c3e180_0;  alias, 1 drivers
v0x562787c33ea0_0 .net "i_elems_0", 31 0, L_0x562787c56340;  alias, 1 drivers
v0x562787c33f90_0 .net "i_elems_1", 31 0, v0x562787c33410_0;  alias, 1 drivers
v0x562787c34090_0 .var "o_elems_0", 31 0;
v0x562787c34130_0 .var "o_elems_1", 31 0;
v0x562787c34260_0 .var "o_stall", 0 0;
v0x562787c34320_0 .var "o_switch_output", 0 0;
v0x562787c343e0_0 .net "o_top_tuple", 31 0, L_0x562787c56400;  1 drivers
v0x562787c344c0_0 .net "stall", 0 0, L_0x562787c56100;  alias, 1 drivers
v0x562787c345f0_0 .net "switch_output", 0 0, v0x562787c335b0_0;  alias, 1 drivers
v0x562787c34690_0 .net "top_tuple", 31 0, o0x7f774ffa8e18;  0 drivers
S_0x562787c38ce0 .scope module, "fifo_1" "FIFO_EMPTY" 2 20, 5 101 0, S_0x562787bbf080;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 32 "i_item"
    .port_info 2 /INPUT 1 "i_write"
    .port_info 3 /INPUT 1 "i_read"
    .port_info 4 /OUTPUT 32 "o_item"
    .port_info 5 /OUTPUT 1 "empty"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "overrun"
    .port_info 8 /OUTPUT 1 "underrun"
P_0x562787c35080 .param/l "DATA_WIDTH" 0 5 113, +C4<00000000000000000000000000100000>;
P_0x562787c350c0 .param/l "FIFO_SIZE" 0 5 112, +C4<00000000000000000000000000000011>;
v0x562787c39200_0 .net *"_s0", 31 0, L_0x562787c3f570;  1 drivers
v0x562787c39300_0 .net *"_s12", 31 0, L_0x562787c4fa10;  1 drivers
L_0x7f774ff5e0f0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562787c393e0_0 .net *"_s15", 28 0, L_0x7f774ff5e0f0;  1 drivers
L_0x7f774ff5e138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x562787c394d0_0 .net/2u *"_s16", 31 0, L_0x7f774ff5e138;  1 drivers
v0x562787c395b0_0 .net *"_s18", 31 0, L_0x562787c4fbb0;  1 drivers
L_0x7f774ff5e180 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x562787c396e0_0 .net/2u *"_s20", 31 0, L_0x7f774ff5e180;  1 drivers
L_0x7f774ff5e018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562787c397c0_0 .net *"_s3", 28 0, L_0x7f774ff5e018;  1 drivers
L_0x7f774ff5e060 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x562787c398a0_0 .net/2u *"_s4", 31 0, L_0x7f774ff5e060;  1 drivers
v0x562787c39980_0 .net *"_s6", 31 0, L_0x562787c4f730;  1 drivers
L_0x7f774ff5e0a8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x562787c39a60_0 .net/2u *"_s8", 31 0, L_0x7f774ff5e0a8;  1 drivers
v0x562787c39b40_0 .net "dblnext", 31 0, L_0x562787c4f8a0;  1 drivers
v0x562787c39c20_0 .var "empty", 0 0;
v0x562787c39cc0_0 .var "full", 0 0;
v0x562787c39d60_0 .net "i_clk", 0 0, v0x562787c3e180_0;  alias, 1 drivers
v0x562787c39e00_0 .net "i_item", 31 0, v0x562787c3ebb0_0;  1 drivers
v0x562787c39ee0_0 .net "i_read", 0 0, L_0x562787b74890;  alias, 1 drivers
v0x562787c39fb0_0 .net "i_write", 0 0, v0x562787c3f360_0;  1 drivers
v0x562787c3a050 .array "mem", 7 0, 31 0;
v0x562787c3a110_0 .net "nxtread", 31 0, L_0x562787c4fcf0;  1 drivers
v0x562787c3a1f0_0 .var "o_item", 31 0;
v0x562787c3a2b0_0 .var "overrun", 0 0;
v0x562787c3a370_0 .var "rdaddr", 2 0;
v0x562787c3a450_0 .var "underrun", 0 0;
v0x562787c3a510_0 .var "wraddr", 2 0;
E_0x562787c39140 .event edge, v0x562787c3a370_0;
E_0x562787c391a0 .event edge, v0x562787c3a510_0, v0x562787c39e00_0;
L_0x562787c3f570 .concat [ 3 29 0 0], v0x562787c3a510_0, L_0x7f774ff5e018;
L_0x562787c4f730 .arith/sum 32, L_0x562787c3f570, L_0x7f774ff5e060;
L_0x562787c4f8a0 .arith/mod 32, L_0x562787c4f730, L_0x7f774ff5e0a8;
L_0x562787c4fa10 .concat [ 3 29 0 0], v0x562787c3a370_0, L_0x7f774ff5e0f0;
L_0x562787c4fbb0 .arith/sum 32, L_0x562787c4fa10, L_0x7f774ff5e138;
L_0x562787c4fcf0 .arith/mod 32, L_0x562787c4fbb0, L_0x7f774ff5e180;
S_0x562787c3a760 .scope module, "fifo_2" "FIFO_EMPTY" 2 30, 5 101 0, S_0x562787bbf080;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 32 "i_item"
    .port_info 2 /INPUT 1 "i_write"
    .port_info 3 /INPUT 1 "i_read"
    .port_info 4 /OUTPUT 32 "o_item"
    .port_info 5 /OUTPUT 1 "empty"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "overrun"
    .port_info 8 /OUTPUT 1 "underrun"
P_0x562787c38f00 .param/l "DATA_WIDTH" 0 5 113, +C4<00000000000000000000000000100000>;
P_0x562787c38f40 .param/l "FIFO_SIZE" 0 5 112, +C4<00000000000000000000000000000011>;
v0x562787c3ac60_0 .net *"_s0", 31 0, L_0x562787c4fe70;  1 drivers
v0x562787c3ad60_0 .net *"_s12", 31 0, L_0x562787c501c0;  1 drivers
L_0x7f774ff5e2a0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562787c3ae40_0 .net *"_s15", 28 0, L_0x7f774ff5e2a0;  1 drivers
L_0x7f774ff5e2e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x562787c3af30_0 .net/2u *"_s16", 31 0, L_0x7f774ff5e2e8;  1 drivers
v0x562787c3b010_0 .net *"_s18", 31 0, L_0x562787c50310;  1 drivers
L_0x7f774ff5e330 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x562787c3b140_0 .net/2u *"_s20", 31 0, L_0x7f774ff5e330;  1 drivers
L_0x7f774ff5e1c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562787c3b220_0 .net *"_s3", 28 0, L_0x7f774ff5e1c8;  1 drivers
L_0x7f774ff5e210 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x562787c3b300_0 .net/2u *"_s4", 31 0, L_0x7f774ff5e210;  1 drivers
v0x562787c3b3e0_0 .net *"_s6", 31 0, L_0x562787c4ff60;  1 drivers
L_0x7f774ff5e258 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x562787c3b4c0_0 .net/2u *"_s8", 31 0, L_0x7f774ff5e258;  1 drivers
v0x562787c3b5a0_0 .net "dblnext", 31 0, L_0x562787c500d0;  1 drivers
v0x562787c3b680_0 .var "empty", 0 0;
v0x562787c3b720_0 .var "full", 0 0;
v0x562787c3b7c0_0 .net "i_clk", 0 0, v0x562787c3e180_0;  alias, 1 drivers
v0x562787c3b970_0 .net "i_item", 31 0, v0x562787c3ec80_0;  1 drivers
v0x562787c3ba50_0 .net "i_read", 0 0, L_0x562787c52ce0;  alias, 1 drivers
v0x562787c3bb20_0 .net "i_write", 0 0, v0x562787c3f400_0;  1 drivers
v0x562787c3bcd0 .array "mem", 7 0, 31 0;
v0x562787c3bd90_0 .net "nxtread", 31 0, L_0x562787c50480;  1 drivers
v0x562787c3be70_0 .var "o_item", 31 0;
v0x562787c3bf30_0 .var "overrun", 0 0;
v0x562787c3bff0_0 .var "rdaddr", 2 0;
v0x562787c3c0d0_0 .var "underrun", 0 0;
v0x562787c3c190_0 .var "wraddr", 2 0;
E_0x562787c3aba0 .event edge, v0x562787c3bff0_0;
E_0x562787c3ac00 .event edge, v0x562787c3c190_0, v0x562787c3b970_0;
L_0x562787c4fe70 .concat [ 3 29 0 0], v0x562787c3c190_0, L_0x7f774ff5e1c8;
L_0x562787c4ff60 .arith/sum 32, L_0x562787c4fe70, L_0x7f774ff5e210;
L_0x562787c500d0 .arith/mod 32, L_0x562787c4ff60, L_0x7f774ff5e258;
L_0x562787c501c0 .concat [ 3 29 0 0], v0x562787c3bff0_0, L_0x7f774ff5e2a0;
L_0x562787c50310 .arith/sum 32, L_0x562787c501c0, L_0x7f774ff5e2e8;
L_0x562787c50480 .arith/mod 32, L_0x562787c50310, L_0x7f774ff5e330;
S_0x562787c3c3e0 .scope module, "fifo_out" "FIFO" 2 40, 5 3 0, S_0x562787bbf080;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 32 "i_item"
    .port_info 2 /INPUT 1 "i_write"
    .port_info 3 /INPUT 1 "i_read"
    .port_info 4 /OUTPUT 32 "o_item"
    .port_info 5 /OUTPUT 1 "empty"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "overrun"
    .port_info 8 /OUTPUT 1 "underrun"
P_0x562787c3a930 .param/l "DATA_WIDTH" 0 5 15, +C4<00000000000000000000000000100000>;
P_0x562787c3a970 .param/l "FIFO_SIZE" 0 5 14, +C4<00000000000000000000000000000100>;
v0x562787c3c840_0 .net *"_s0", 31 0, L_0x562787c50600;  1 drivers
v0x562787c3c940_0 .net *"_s10", 31 0, L_0x562787c50860;  1 drivers
v0x562787c3ca20_0 .net *"_s14", 31 0, L_0x562787c50ac0;  1 drivers
L_0x7f774ff5e450 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562787c3cb10_0 .net *"_s17", 15 0, L_0x7f774ff5e450;  1 drivers
L_0x7f774ff5e498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x562787c3cbf0_0 .net/2u *"_s18", 31 0, L_0x7f774ff5e498;  1 drivers
v0x562787c3cd20_0 .net *"_s20", 31 0, L_0x562787c50cf0;  1 drivers
L_0x7f774ff5e4e0 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x562787c3ce00_0 .net/2u *"_s22", 31 0, L_0x7f774ff5e4e0;  1 drivers
v0x562787c3cee0_0 .net *"_s24", 31 0, L_0x562787c50ea0;  1 drivers
L_0x7f774ff5e378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562787c3cfc0_0 .net *"_s3", 15 0, L_0x7f774ff5e378;  1 drivers
L_0x7f774ff5e3c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x562787c3d0a0_0 .net/2u *"_s4", 31 0, L_0x7f774ff5e3c0;  1 drivers
v0x562787c3d180_0 .net *"_s6", 31 0, L_0x562787c506f0;  1 drivers
L_0x7f774ff5e408 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x562787c3d260_0 .net/2u *"_s8", 31 0, L_0x7f774ff5e408;  1 drivers
v0x562787c3d340_0 .net "dblnext", 15 0, L_0x562787c509a0;  1 drivers
v0x562787c3d420_0 .var "empty", 0 0;
v0x562787c3d4e0_0 .var "full", 0 0;
v0x562787c3d5a0_0 .net "i_clk", 0 0, v0x562787c3e180_0;  alias, 1 drivers
v0x562787c3d640_0 .net "i_item", 31 0, v0x562787c32900_0;  alias, 1 drivers
v0x562787c3d810_0 .net "i_read", 0 0, v0x562787c3f4a0_0;  1 drivers
v0x562787c3d8d0_0 .net "i_write", 0 0, L_0x562787c52f90;  alias, 1 drivers
v0x562787c3d970 .array "mem", 15 0, 31 0;
v0x562787c3da10_0 .net "nxtread", 15 0, L_0x562787c50fe0;  1 drivers
v0x562787c3daf0_0 .var "o_item", 31 0;
v0x562787c3dbd0_0 .var "overrun", 0 0;
v0x562787c3dc90_0 .var "rdaddr", 15 0;
v0x562787c3dd70_0 .var "underrun", 0 0;
v0x562787c3de30_0 .var "wraddr", 15 0;
E_0x562787c3c760 .event edge, v0x562787c3dc90_0;
E_0x562787c3c7e0 .event edge, v0x562787c3de30_0, v0x562787c32900_0;
L_0x562787c50600 .concat [ 16 16 0 0], v0x562787c3de30_0, L_0x7f774ff5e378;
L_0x562787c506f0 .arith/sum 32, L_0x562787c50600, L_0x7f774ff5e3c0;
L_0x562787c50860 .arith/mod 32, L_0x562787c506f0, L_0x7f774ff5e408;
L_0x562787c509a0 .part L_0x562787c50860, 0, 16;
L_0x562787c50ac0 .concat [ 16 16 0 0], v0x562787c3dc90_0, L_0x7f774ff5e450;
L_0x562787c50cf0 .arith/sum 32, L_0x562787c50ac0, L_0x7f774ff5e498;
L_0x562787c50ea0 .arith/mod 32, L_0x562787c50cf0, L_0x7f774ff5e4e0;
L_0x562787c50fe0 .part L_0x562787c50ea0, 0, 16;
    .scope S_0x562787c38ce0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c3a2b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c3a450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c39cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562787c39c20_0, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x562787c3a510_0, 0, 3;
    %load/vec4 v0x562787c39e00_0;
    %load/vec4 v0x562787c3a510_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562787c3a050, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x562787c3a370_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562787c3a050, 4, 0;
    %load/vec4 v0x562787c3a370_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x562787c3a050, 4;
    %assign/vec4 v0x562787c3a1f0_0, 0;
    %end;
    .thread T_0;
    .scope S_0x562787c38ce0;
T_1 ;
    %wait E_0x562787b7e440;
    %load/vec4 v0x562787c39fb0_0;
    %load/vec4 v0x562787c39ee0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562787c39cc0_0;
    %nor/r;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562787c39c20_0;
    %nor/r;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 5, 2, 4;
    %cmp/z;
    %jmp/1 T_1.0, 4;
    %dup/vec4;
    %pushi/vec4 10, 1, 4;
    %cmp/z;
    %jmp/1 T_1.1, 4;
    %dup/vec4;
    %pushi/vec4 12, 2, 4;
    %cmp/z;
    %jmp/1 T_1.2, 4;
    %dup/vec4;
    %pushi/vec4 13, 2, 4;
    %cmp/z;
    %jmp/1 T_1.3, 4;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c39cc0_0, 0;
    %load/vec4 v0x562787c3a110_0;
    %load/vec4 v0x562787c3a510_0;
    %pad/u 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x562787c39c20_0, 0;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0x562787c39b40_0;
    %load/vec4 v0x562787c3a370_0;
    %pad/u 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x562787c39cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c39c20_0, 0;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c39cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c39c20_0, 0;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0x562787c39cc0_0;
    %assign/vec4 v0x562787c39cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c39c20_0, 0;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x562787c38ce0;
T_2 ;
    %wait E_0x562787c391a0;
    %load/vec4 v0x562787c39e00_0;
    %load/vec4 v0x562787c3a510_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562787c3a050, 0, 4;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x562787c38ce0;
T_3 ;
    %wait E_0x562787b7e440;
    %load/vec4 v0x562787c39fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x562787c39cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x562787c39ee0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_3.2, 9;
    %load/vec4 v0x562787c3a510_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 8, 0, 32;
    %mod;
    %pad/u 3;
    %assign/vec4 v0x562787c3a510_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562787c3a2b0_0, 0;
T_3.3 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x562787c38ce0;
T_4 ;
    %wait E_0x562787c39140;
    %load/vec4 v0x562787c3a370_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x562787c3a050, 4;
    %assign/vec4 v0x562787c3a1f0_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x562787c38ce0;
T_5 ;
    %wait E_0x562787b7e440;
    %load/vec4 v0x562787c39ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x562787c39c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x562787c3a370_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 8, 0, 32;
    %mod;
    %pad/u 3;
    %assign/vec4 v0x562787c3a370_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562787c3a450_0, 0;
T_5.3 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x562787c3a760;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c3bf30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c3c0d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c3b720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562787c3b680_0, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x562787c3c190_0, 0, 3;
    %load/vec4 v0x562787c3b970_0;
    %load/vec4 v0x562787c3c190_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562787c3bcd0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x562787c3bff0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562787c3bcd0, 4, 0;
    %load/vec4 v0x562787c3bff0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x562787c3bcd0, 4;
    %assign/vec4 v0x562787c3be70_0, 0;
    %end;
    .thread T_6;
    .scope S_0x562787c3a760;
T_7 ;
    %wait E_0x562787b7e440;
    %load/vec4 v0x562787c3bb20_0;
    %load/vec4 v0x562787c3ba50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562787c3b720_0;
    %nor/r;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562787c3b680_0;
    %nor/r;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 5, 2, 4;
    %cmp/z;
    %jmp/1 T_7.0, 4;
    %dup/vec4;
    %pushi/vec4 10, 1, 4;
    %cmp/z;
    %jmp/1 T_7.1, 4;
    %dup/vec4;
    %pushi/vec4 12, 2, 4;
    %cmp/z;
    %jmp/1 T_7.2, 4;
    %dup/vec4;
    %pushi/vec4 13, 2, 4;
    %cmp/z;
    %jmp/1 T_7.3, 4;
    %jmp T_7.5;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c3b720_0, 0;
    %load/vec4 v0x562787c3bd90_0;
    %load/vec4 v0x562787c3c190_0;
    %pad/u 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x562787c3b680_0, 0;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v0x562787c3b5a0_0;
    %load/vec4 v0x562787c3bff0_0;
    %pad/u 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x562787c3b720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c3b680_0, 0;
    %jmp T_7.5;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c3b720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c3b680_0, 0;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0x562787c3b720_0;
    %assign/vec4 v0x562787c3b720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c3b680_0, 0;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x562787c3a760;
T_8 ;
    %wait E_0x562787c3ac00;
    %load/vec4 v0x562787c3b970_0;
    %load/vec4 v0x562787c3c190_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562787c3bcd0, 0, 4;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x562787c3a760;
T_9 ;
    %wait E_0x562787b7e440;
    %load/vec4 v0x562787c3bb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x562787c3b720_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x562787c3ba50_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_9.2, 9;
    %load/vec4 v0x562787c3c190_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 8, 0, 32;
    %mod;
    %pad/u 3;
    %assign/vec4 v0x562787c3c190_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562787c3bf30_0, 0;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x562787c3a760;
T_10 ;
    %wait E_0x562787c3aba0;
    %load/vec4 v0x562787c3bff0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x562787c3bcd0, 4;
    %assign/vec4 v0x562787c3be70_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x562787c3a760;
T_11 ;
    %wait E_0x562787b7e440;
    %load/vec4 v0x562787c3ba50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x562787c3b680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x562787c3bff0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 8, 0, 32;
    %mod;
    %pad/u 3;
    %assign/vec4 v0x562787c3bff0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562787c3c0d0_0, 0;
T_11.3 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x562787c3c3e0;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562787c3d970, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562787c3d970, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562787c3d970, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c3dbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c3dd70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c3d4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c3d420_0, 0;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0x562787c3de30_0, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x562787c3de30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562787c3d970, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x562787c3dc90_0, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562787c3d970, 0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562787c3daf0_0, 0;
    %end;
    .thread T_12;
    .scope S_0x562787c3c3e0;
T_13 ;
    %wait E_0x562787b7e440;
    %load/vec4 v0x562787c3d8d0_0;
    %load/vec4 v0x562787c3d810_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562787c3d4e0_0;
    %nor/r;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562787c3d420_0;
    %nor/r;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 5, 2, 4;
    %cmp/z;
    %jmp/1 T_13.0, 4;
    %dup/vec4;
    %pushi/vec4 10, 1, 4;
    %cmp/z;
    %jmp/1 T_13.1, 4;
    %dup/vec4;
    %pushi/vec4 12, 2, 4;
    %cmp/z;
    %jmp/1 T_13.2, 4;
    %dup/vec4;
    %pushi/vec4 13, 2, 4;
    %cmp/z;
    %jmp/1 T_13.3, 4;
    %jmp T_13.5;
T_13.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c3d4e0_0, 0;
    %load/vec4 v0x562787c3da10_0;
    %load/vec4 v0x562787c3de30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x562787c3d420_0, 0;
    %jmp T_13.5;
T_13.1 ;
    %load/vec4 v0x562787c3d340_0;
    %load/vec4 v0x562787c3dc90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x562787c3d4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c3d420_0, 0;
    %jmp T_13.5;
T_13.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c3d4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c3d420_0, 0;
    %jmp T_13.5;
T_13.3 ;
    %load/vec4 v0x562787c3d4e0_0;
    %assign/vec4 v0x562787c3d4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c3d420_0, 0;
    %jmp T_13.5;
T_13.5 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x562787c3c3e0;
T_14 ;
    %wait E_0x562787c3c7e0;
    %load/vec4 v0x562787c3d640_0;
    %ix/getv 3, v0x562787c3de30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562787c3d970, 0, 4;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x562787c3c3e0;
T_15 ;
    %wait E_0x562787b7e440;
    %load/vec4 v0x562787c3d8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x562787c3d4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x562787c3d810_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_15.2, 9;
    %load/vec4 v0x562787c3de30_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 16, 0, 32;
    %mod;
    %pad/u 16;
    %assign/vec4 v0x562787c3de30_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562787c3dbd0_0, 0;
T_15.3 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x562787c3c3e0;
T_16 ;
    %wait E_0x562787c3c760;
    %ix/getv 4, v0x562787c3dc90_0;
    %load/vec4a v0x562787c3d970, 4;
    %assign/vec4 v0x562787c3daf0_0, 0;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x562787c3c3e0;
T_17 ;
    %wait E_0x562787b7e440;
    %load/vec4 v0x562787c3d810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x562787c3d420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x562787c3dc90_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 16, 0, 32;
    %mod;
    %pad/u 16;
    %assign/vec4 v0x562787c3dc90_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562787c3dd70_0, 0;
T_17.3 ;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x562787c2d880;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562787c2ed10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562787c2ed10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562787c2ed10, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c2ef90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c2f130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c2e960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c2e8c0_0, 0;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0x562787c2f1f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x562787c2f1f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562787c2ed10, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x562787c2f050_0, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562787c2ed10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562787c2eeb0_0, 0;
    %end;
    .thread T_18;
    .scope S_0x562787c2d880;
T_19 ;
    %wait E_0x562787b7e440;
    %load/vec4 v0x562787c2ec50_0;
    %load/vec4 v0x562787c2eb90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562787c2e960_0;
    %nor/r;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562787c2e8c0_0;
    %nor/r;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 5, 2, 4;
    %cmp/z;
    %jmp/1 T_19.0, 4;
    %dup/vec4;
    %pushi/vec4 10, 1, 4;
    %cmp/z;
    %jmp/1 T_19.1, 4;
    %dup/vec4;
    %pushi/vec4 12, 2, 4;
    %cmp/z;
    %jmp/1 T_19.2, 4;
    %dup/vec4;
    %pushi/vec4 13, 2, 4;
    %cmp/z;
    %jmp/1 T_19.3, 4;
    %jmp T_19.5;
T_19.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c2e960_0, 0;
    %load/vec4 v0x562787c2edd0_0;
    %load/vec4 v0x562787c2f1f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x562787c2e8c0_0, 0;
    %jmp T_19.5;
T_19.1 ;
    %load/vec4 v0x562787c2e7e0_0;
    %load/vec4 v0x562787c2f050_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x562787c2e960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c2e8c0_0, 0;
    %jmp T_19.5;
T_19.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c2e960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c2e8c0_0, 0;
    %jmp T_19.5;
T_19.3 ;
    %load/vec4 v0x562787c2e960_0;
    %assign/vec4 v0x562787c2e960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c2e8c0_0, 0;
    %jmp T_19.5;
T_19.5 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x562787c2d880;
T_20 ;
    %wait E_0x562787b7c5b0;
    %load/vec4 v0x562787c2ead0_0;
    %ix/getv 3, v0x562787c2f1f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562787c2ed10, 0, 4;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x562787c2d880;
T_21 ;
    %wait E_0x562787b7e440;
    %load/vec4 v0x562787c2ec50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x562787c2e960_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x562787c2eb90_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_21.2, 9;
    %load/vec4 v0x562787c2f1f0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 16, 0, 32;
    %mod;
    %pad/u 16;
    %assign/vec4 v0x562787c2f1f0_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562787c2ef90_0, 0;
T_21.3 ;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x562787c2d880;
T_22 ;
    %wait E_0x562787b7c7b0;
    %ix/getv 4, v0x562787c2f050_0;
    %load/vec4a v0x562787c2ed10, 4;
    %assign/vec4 v0x562787c2eeb0_0, 0;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x562787c2d880;
T_23 ;
    %wait E_0x562787b7e440;
    %load/vec4 v0x562787c2eb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x562787c2e8c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x562787c2f050_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 16, 0, 32;
    %mod;
    %pad/u 16;
    %assign/vec4 v0x562787c2f050_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562787c2f130_0, 0;
T_23.3 ;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x562787c2f3f0;
T_24 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562787c309d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562787c309d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562787c309d0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c30c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c30df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c30520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c30480_0, 0;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0x562787c30eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x562787c30eb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562787c309d0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x562787c30d10_0, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562787c309d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562787c30b70_0, 0;
    %end;
    .thread T_24;
    .scope S_0x562787c2f3f0;
T_25 ;
    %wait E_0x562787b7e440;
    %load/vec4 v0x562787c30910_0;
    %load/vec4 v0x562787c30850_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562787c30520_0;
    %nor/r;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562787c30480_0;
    %nor/r;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 5, 2, 4;
    %cmp/z;
    %jmp/1 T_25.0, 4;
    %dup/vec4;
    %pushi/vec4 10, 1, 4;
    %cmp/z;
    %jmp/1 T_25.1, 4;
    %dup/vec4;
    %pushi/vec4 12, 2, 4;
    %cmp/z;
    %jmp/1 T_25.2, 4;
    %dup/vec4;
    %pushi/vec4 13, 2, 4;
    %cmp/z;
    %jmp/1 T_25.3, 4;
    %jmp T_25.5;
T_25.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c30520_0, 0;
    %load/vec4 v0x562787c30a90_0;
    %load/vec4 v0x562787c30eb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x562787c30480_0, 0;
    %jmp T_25.5;
T_25.1 ;
    %load/vec4 v0x562787c303a0_0;
    %load/vec4 v0x562787c30d10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x562787c30520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c30480_0, 0;
    %jmp T_25.5;
T_25.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c30520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c30480_0, 0;
    %jmp T_25.5;
T_25.3 ;
    %load/vec4 v0x562787c30520_0;
    %assign/vec4 v0x562787c30520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c30480_0, 0;
    %jmp T_25.5;
T_25.5 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0x562787c2f3f0;
T_26 ;
    %wait E_0x562787c11710;
    %load/vec4 v0x562787c30660_0;
    %ix/getv 3, v0x562787c30eb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562787c309d0, 0, 4;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x562787c2f3f0;
T_27 ;
    %wait E_0x562787b7e440;
    %load/vec4 v0x562787c30910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x562787c30520_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x562787c30850_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_27.2, 9;
    %load/vec4 v0x562787c30eb0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 16, 0, 32;
    %mod;
    %pad/u 16;
    %assign/vec4 v0x562787c30eb0_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562787c30c50_0, 0;
T_27.3 ;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x562787c2f3f0;
T_28 ;
    %wait E_0x562787b7cba0;
    %ix/getv 4, v0x562787c30d10_0;
    %load/vec4a v0x562787c309d0, 4;
    %assign/vec4 v0x562787c30b70_0, 0;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x562787c2f3f0;
T_29 ;
    %wait E_0x562787b7e440;
    %load/vec4 v0x562787c30850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x562787c30480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x562787c30d10_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 16, 0, 32;
    %mod;
    %pad/u 16;
    %assign/vec4 v0x562787c30d10_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562787c30df0_0, 0;
T_29.3 ;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x562787c31100;
T_30 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562787c32760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562787c32760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562787c32760, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c329e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c32b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c32290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c321d0_0, 0;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0x562787c32c10_0, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x562787c32c10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562787c32760, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x562787c32a80_0, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562787c32760, 0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562787c32900_0, 0;
    %end;
    .thread T_30;
    .scope S_0x562787c31100;
T_31 ;
    %wait E_0x562787b7e440;
    %load/vec4 v0x562787c326a0_0;
    %load/vec4 v0x562787c325e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562787c32290_0;
    %nor/r;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562787c321d0_0;
    %nor/r;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 5, 2, 4;
    %cmp/z;
    %jmp/1 T_31.0, 4;
    %dup/vec4;
    %pushi/vec4 10, 1, 4;
    %cmp/z;
    %jmp/1 T_31.1, 4;
    %dup/vec4;
    %pushi/vec4 12, 2, 4;
    %cmp/z;
    %jmp/1 T_31.2, 4;
    %dup/vec4;
    %pushi/vec4 13, 2, 4;
    %cmp/z;
    %jmp/1 T_31.3, 4;
    %jmp T_31.5;
T_31.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c32290_0, 0;
    %load/vec4 v0x562787c32820_0;
    %load/vec4 v0x562787c32c10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x562787c321d0_0, 0;
    %jmp T_31.5;
T_31.1 ;
    %load/vec4 v0x562787c320f0_0;
    %load/vec4 v0x562787c32a80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x562787c32290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c321d0_0, 0;
    %jmp T_31.5;
T_31.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c32290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c321d0_0, 0;
    %jmp T_31.5;
T_31.3 ;
    %load/vec4 v0x562787c32290_0;
    %assign/vec4 v0x562787c32290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c321d0_0, 0;
    %jmp T_31.5;
T_31.5 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31;
    .scope S_0x562787c31100;
T_32 ;
    %wait E_0x562787c31590;
    %load/vec4 v0x562787c323f0_0;
    %ix/getv 3, v0x562787c32c10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562787c32760, 0, 4;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x562787c31100;
T_33 ;
    %wait E_0x562787b7e440;
    %load/vec4 v0x562787c326a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x562787c32290_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x562787c325e0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_33.2, 9;
    %load/vec4 v0x562787c32c10_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 16, 0, 32;
    %mod;
    %pad/u 16;
    %assign/vec4 v0x562787c32c10_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562787c329e0_0, 0;
T_33.3 ;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x562787c31100;
T_34 ;
    %wait E_0x562787c31510;
    %ix/getv 4, v0x562787c32a80_0;
    %load/vec4a v0x562787c32760, 4;
    %assign/vec4 v0x562787c32900_0, 0;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x562787c31100;
T_35 ;
    %wait E_0x562787b7e440;
    %load/vec4 v0x562787c325e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x562787c321d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x562787c32a80_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 16, 0, 32;
    %mod;
    %pad/u 16;
    %assign/vec4 v0x562787c32a80_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562787c32b40_0, 0;
T_35.3 ;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x562787be05a0;
T_36 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x562787c2d560_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562787c2d3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562787c2d640_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0x562787be05a0;
T_37 ;
    %wait E_0x562787b7de00;
    %load/vec4 v0x562787c2d560_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/z;
    %jmp/1 T_37.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/z;
    %jmp/1 T_37.1, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/z;
    %jmp/1 T_37.2, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/z;
    %jmp/1 T_37.3, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/z;
    %jmp/1 T_37.4, 4;
    %jmp T_37.6;
T_37.0 ;
    %load/vec4 v0x562787c2cc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.7, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x562787c2d300_0, 0, 3;
    %jmp T_37.8;
T_37.7 ;
    %load/vec4 v0x562787c2ce80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.9, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x562787c2d300_0, 0, 3;
    %jmp T_37.10;
T_37.9 ;
    %load/vec4 v0x562787c2cdc0_0;
    %inv;
    %load/vec4 v0x562787c2cf40_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.11, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x562787c2d300_0, 0, 3;
    %jmp T_37.12;
T_37.11 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x562787c2d300_0, 0, 3;
T_37.12 ;
T_37.10 ;
T_37.8 ;
    %jmp T_37.6;
T_37.1 ;
    %load/vec4 v0x562787c2cc40_0;
    %load/vec4 v0x562787c2ce80_0;
    %and;
    %load/vec4 v0x562787c2d180_0;
    %and;
    %load/vec4 v0x562787c2d240_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.13, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x562787c2d300_0, 0, 3;
    %jmp T_37.14;
T_37.13 ;
    %load/vec4 v0x562787c2cf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.15, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x562787c2d300_0, 0, 3;
T_37.15 ;
T_37.14 ;
    %jmp T_37.6;
T_37.2 ;
    %load/vec4 v0x562787c2cc40_0;
    %load/vec4 v0x562787c2ce80_0;
    %and;
    %load/vec4 v0x562787c2d180_0;
    %and;
    %load/vec4 v0x562787c2d240_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.17, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x562787c2d300_0, 0, 3;
    %jmp T_37.18;
T_37.17 ;
    %load/vec4 v0x562787c2cdc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.19, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x562787c2d300_0, 0, 3;
T_37.19 ;
T_37.18 ;
    %jmp T_37.6;
T_37.3 ;
    %jmp T_37.6;
T_37.4 ;
    %load/vec4 v0x562787c2cdc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.21, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x562787c2d300_0, 0, 3;
    %jmp T_37.22;
T_37.21 ;
    %load/vec4 v0x562787c2cf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.23, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x562787c2d300_0, 0, 3;
T_37.23 ;
T_37.22 ;
    %jmp T_37.6;
T_37.6 ;
    %pop/vec4 1;
    %load/vec4 v0x562787c2d4a0_0;
    %inv;
    %load/vec4 v0x562787c2d300_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x562787c2d300_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.25, 8;
    %load/vec4 v0x562787c2d300_0;
    %store/vec4 v0x562787c2d560_0, 0, 3;
T_37.25 ;
    %load/vec4 v0x562787c2d560_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x562787c2cd00_0;
    %and;
    %load/vec4 v0x562787c2d560_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x562787c2d560_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x562787c2d3e0_0;
    %inv;
    %and;
    %or;
    %assign/vec4 v0x562787c2d3e0_0, 0;
    %load/vec4 v0x562787c2d560_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x562787c2d640_0;
    %inv;
    %and;
    %assign/vec4 v0x562787c2d640_0, 0;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x562787c32df0;
T_38 ;
    %end;
    .thread T_38;
    .scope S_0x562787c32df0;
T_39 ;
    %wait E_0x562787b7e440;
    %load/vec4 v0x562787c33750_0;
    %assign/vec4 v0x562787c334f0_0, 0;
    %load/vec4 v0x562787c33750_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x562787c33880_0;
    %assign/vec4 v0x562787c335b0_0, 0;
    %load/vec4 v0x562787c33190_0;
    %load/vec4 v0x562787c33270_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_39.2, 5;
    %load/vec4 v0x562787c33190_0;
    %assign/vec4 v0x562787c33330_0, 0;
    %load/vec4 v0x562787c33270_0;
    %assign/vec4 v0x562787c33410_0, 0;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v0x562787c33270_0;
    %assign/vec4 v0x562787c33330_0, 0;
    %load/vec4 v0x562787c33190_0;
    %assign/vec4 v0x562787c33410_0, 0;
T_39.3 ;
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x562787c33b50;
T_40 ;
    %end;
    .thread T_40;
    .scope S_0x562787c33b50;
T_41 ;
    %wait E_0x562787b7e440;
    %load/vec4 v0x562787c344c0_0;
    %assign/vec4 v0x562787c34260_0, 0;
    %load/vec4 v0x562787c344c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x562787c345f0_0;
    %assign/vec4 v0x562787c34320_0, 0;
    %load/vec4 v0x562787c33ea0_0;
    %load/vec4 v0x562787c33f90_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_41.2, 5;
    %load/vec4 v0x562787c33ea0_0;
    %assign/vec4 v0x562787c34090_0, 0;
    %load/vec4 v0x562787c33f90_0;
    %assign/vec4 v0x562787c34130_0, 0;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x562787c33f90_0;
    %assign/vec4 v0x562787c34090_0, 0;
    %load/vec4 v0x562787c33ea0_0;
    %assign/vec4 v0x562787c34130_0, 0;
T_41.3 ;
T_41.0 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x562787be1320;
T_42 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562787c348b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562787c34990_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562787c37450_0, 0;
    %end;
    .thread T_42;
    .scope S_0x562787be1320;
T_43 ;
    %wait E_0x562787b7e440;
    %load/vec4 v0x562787c38690_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x562787c385c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0x562787c36d40_0;
    %assign/vec4 v0x562787c37450_0, 0;
    %load/vec4 v0x562787c36d40_0;
    %assign/vec4 v0x562787c348b0_0, 0;
    %jmp T_43.3;
T_43.2 ;
    %load/vec4 v0x562787c36fa0_0;
    %assign/vec4 v0x562787c37450_0, 0;
    %load/vec4 v0x562787c36fa0_0;
    %assign/vec4 v0x562787c34990_0, 0;
T_43.3 ;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x562787be1320;
T_44 ;
    %wait E_0x562787b7e440;
    %load/vec4 v0x562787c38800_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x562787c38ab0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v0x562787c36ae0_0;
    %assign/vec4 v0x562787c37800_0, 0;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v0x562787c36a40_0;
    %assign/vec4 v0x562787c37800_0, 0;
T_44.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562787c372e0_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c372e0_0, 0;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x562787bbf080;
T_45 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562787c3f4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c3e180_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562787c3ebb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562787c3ec80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562787c3f360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562787c3f400_0, 0;
    %delay 400, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x562787c3ebb0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x562787c3ec80_0, 0;
    %delay 400, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x562787c3ebb0_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x562787c3ec80_0, 0;
    %delay 400, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x562787c3ebb0_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x562787c3ec80_0, 0;
    %delay 400, 0;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0x562787c3ebb0_0, 0;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0x562787c3ec80_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562787c3ebb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562787c3ec80_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562787c3ebb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562787c3ec80_0, 0;
    %delay 400, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x562787c3ebb0_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x562787c3ec80_0, 0;
    %delay 400, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x562787c3ebb0_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x562787c3ec80_0, 0;
    %delay 400, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x562787c3ebb0_0, 0;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0x562787c3ec80_0, 0;
    %delay 400, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x562787c3ebb0_0, 0;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0x562787c3ec80_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562787c3ebb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562787c3ec80_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562787c3ebb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562787c3ec80_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562787c3ebb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562787c3ec80_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562787c3ebb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562787c3ec80_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c3f360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562787c3f400_0, 0;
    %end;
    .thread T_45;
    .scope S_0x562787bbf080;
T_46 ;
    %delay 200, 0;
    %load/vec4 v0x562787c3e180_0;
    %inv;
    %store/vec4 v0x562787c3e180_0, 0, 1;
    %jmp T_46;
    .thread T_46;
    .scope S_0x562787bbf080;
T_47 ;
    %vpi_call 2 141 "$dumpfile", "test_merger.vcd" {0 0 0};
    %vpi_call 2 142 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x562787bbf080 {0 0 0};
    %end;
    .thread T_47;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "MERGER_GLOBAL_RESET_tb.v";
    "MERGER.v";
    "CONTROL.v";
    "FIFO.v";
    "BITONIC_NETWORK.v";
