// Seed: 4021834816
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    input wor id_2,
    output wor id_3,
    output wor id_4,
    input tri0 id_5,
    input wand id_6,
    input uwire id_7,
    input supply0 id_8,
    input supply0 id_9,
    output tri id_10,
    output wor id_11
);
  final $unsigned(3);
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd29
) (
    input tri1 id_0,
    input tri0 id_1,
    input tri0 _id_2,
    input supply0 id_3,
    output tri id_4,
    input uwire id_5,
    input uwire id_6,
    input uwire id_7,
    output uwire id_8,
    output tri1 id_9,
    output wire id_10,
    input tri1 id_11,
    input supply1 id_12,
    input tri id_13,
    output wor id_14,
    output tri id_15,
    output tri id_16
);
  logic [id_2  &  -1 : ""] id_18;
  ;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_3,
      id_16,
      id_15,
      id_5,
      id_13,
      id_12,
      id_1,
      id_7,
      id_9,
      id_9
  );
  assign modCall_1.id_6 = 0;
endmodule
