$date
	Thu Aug  3 10:59:00 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module question2_tb $end
$var wire 1 ! f $end
$var reg 1 " x1 $end
$var reg 1 # x2 $end
$var reg 1 $ x3 $end
$var reg 1 % x4 $end
$scope module q2 $end
$var wire 1 ! f $end
$var wire 1 & g $end
$var wire 1 ' h $end
$var wire 1 " x1 $end
$var wire 1 # x2 $end
$var wire 1 $ x3 $end
$var wire 1 % x4 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
0&
0%
0$
0#
0"
1!
$end
#5
1%
#10
0!
0'
0%
1$
#15
1%
#20
0%
0$
1#
#25
1!
1&
1'
1%
#30
0!
0&
0'
0%
1$
#35
1!
1&
1%
#40
0&
1'
0%
0$
0#
1"
#45
1%
#50
1&
0%
1$
#55
1%
#60
0!
0'
0&
0%
0$
1#
#65
1!
1&
1'
1%
#70
0'
0%
1$
#75
1'
1%
#80
