Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Thu Dec 14 12:47:08 2017
| Host         : Msy-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Top_Level_timing_summary_routed.rpt -rpx Top_Level_timing_summary_routed.rpx
| Design       : Top_Level
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Channel_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Channel_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Channel_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Channel_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Channel_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Channel_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Channel_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Channel_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[64]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[9]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Channel_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Channel_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Channel_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Channel_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Channel_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Channel_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Channel_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Channel_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[9]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Token_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Channel_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Channel_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Channel_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Channel_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Channel_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Channel_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Channel_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Channel_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[9]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Channel_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Channel_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Channel_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Channel_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Channel_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Channel_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Channel_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Channel_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[9]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg_rep/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg_rep__0/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg_rep__1/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg_rep__2/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg_rep__3/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg_rep__4/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg_rep__5/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg_rep__6/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg_rep__7/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg_rep__8/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Delay_Trig_Temp/Output_Valid_Sig_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Delay_Trig_Temp/Output_Valid_Sig_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Delay_Trig_Temp/Output_Valid_Sig_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Delay_Trig_Temp/Output_Valid_Sig_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Delay_Trig_Temp/Output_Valid_Sig_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Delay_Trig_Temp/Output_Valid_Sig_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Delay_Trig_Temp/Output_Valid_Sig_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Delay_Trig_Temp/Output_Valid_Sig_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Sel_ADC_Test/Output_Valid_Sig_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Sel_Feedback_Capacitance/Output_Valid_Sig_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Sel_Feedback_Capacitance/Output_Valid_Sig_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Sel_Feedback_Capacitance/Output_Valid_Sig_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Sel_Feedback_Capacitance/Output_Valid_Sig_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Sel_OnlyExTrig/Output_Valid_Sig_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Select_Ramp_ADC/Output_Valid_Sig_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Select_TDC_On/Output_Valid_Sig_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Val_Evt/Output_Valid_Sig_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Select_Main_Backup/Output_Valid_Sig_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[100]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[101]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[102]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[103]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[104]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[105]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[106]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[107]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[108]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[109]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[110]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[111]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[112]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[113]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[114]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[115]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[116]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[117]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[118]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[119]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[120]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[121]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[122]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[123]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[124]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[125]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[126]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[127]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[128]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[129]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[130]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[131]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[132]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[133]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[134]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[135]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[136]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[137]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[138]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[139]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[140]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[141]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[142]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[143]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[144]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[145]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[146]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[147]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[148]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[149]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[150]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[151]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[152]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[153]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[154]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[155]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[156]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[157]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[158]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[159]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[160]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[161]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[162]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[163]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[164]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[165]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[166]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[167]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[168]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[169]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[170]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[171]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[172]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[173]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[174]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[175]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[176]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[177]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[178]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[179]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[180]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[181]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[182]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[183]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[184]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[185]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[186]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[187]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[188]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[189]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[190]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[191]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[192]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[64]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[65]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[66]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[67]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[68]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[69]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[70]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[71]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[72]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[73]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[74]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[75]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[76]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[77]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[78]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[79]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[80]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[81]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[82]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[83]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[84]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[85]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[86]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[87]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[88]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[89]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[90]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[91]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[92]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[93]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[94]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[95]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[96]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[97]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[98]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[99]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[100]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[101]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[102]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[103]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[104]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[105]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[106]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[107]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[108]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[109]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[110]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[111]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[112]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[113]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[114]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[115]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[116]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[117]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[118]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[119]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[120]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[121]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[122]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[123]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[124]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[125]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[126]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[127]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[128]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[64]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[65]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[66]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[67]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[68]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[69]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[70]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[71]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[72]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[73]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[74]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[75]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[76]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[77]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[78]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[79]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[80]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[81]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[82]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[83]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[84]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[85]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[86]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[87]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[88]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[89]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[90]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[91]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[92]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[93]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[94]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[95]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[96]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[97]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[98]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[99]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_DAC_Adj_Chn64_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_DAC_Adj_Chn64_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_DAC_Adj_Chn64_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_DAC_Adj_Chn64_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[64]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 554 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There is 1 input port with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.328        0.000                      0                13747        0.062        0.000                      0                13696        3.250        0.000                       0                  5008  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
Clk_In              {0.000 6.250}      12.500          80.000          
  clk_out1_PLL_40M  {0.000 12.500}     25.000          40.000          
  clk_out2_PLL_40M  {0.000 50.000}     100.000         10.000          
  clkfbout_PLL_40M  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk_In                    6.434        0.000                      0                 1642        0.077        0.000                      0                 1643        3.250        0.000                       0                  1005  
  clk_out1_PLL_40M       20.430        0.000                      0                  430        0.120        0.000                      0                  430       12.000        0.000                       0                   264  
  clk_out2_PLL_40M       72.529        0.000                      0                 6740        0.078        0.000                      0                 6740       49.500        0.000                       0                  3736  
  clkfbout_PLL_40M                                                                                                                                                   23.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_PLL_40M  Clk_In                 23.896        0.000                      0                   13                                                                        
clk_out2_PLL_40M  Clk_In                  7.101        0.000                      0                   81        0.356        0.000                      0                   68  
Clk_In            clk_out1_PLL_40M        7.013        0.000                      0                   38        0.191        0.000                      0                   25  
Clk_In            clk_out2_PLL_40M        6.188        0.000                      0                 1163        0.091        0.000                      0                 1150  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  Clk_In             Clk_In                   4.987        0.000                      0                  927        0.322        0.000                      0                  927  
**async_default**  Clk_In             clk_out1_PLL_40M         4.806        0.000                      0                   84        2.336        0.000                      0                   84  
**async_default**  clk_out1_PLL_40M   clk_out1_PLL_40M        22.627        0.000                      0                  155        0.325        0.000                      0                  155  
**async_default**  Clk_In             clk_out2_PLL_40M         4.328        0.000                      0                 3558        0.062        0.000                      0                 3558  
**async_default**  clk_out2_PLL_40M   clk_out2_PLL_40M        93.941        0.000                      0                  559        0.249        0.000                      0                  559  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk_In
  To Clock:  Clk_In

Setup :            0  Failing Endpoints,  Worst Slack        6.434ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.434ns  (required time - arrival time)
  Source:                 USB_Con_Inst/SlaveFifoRead_inst/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[105]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        5.759ns  (logic 0.692ns (12.016%)  route 5.067ns (87.984%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 16.841 - 12.500 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.376     4.636    USB_Con_Inst/SlaveFifoRead_inst/Clk_Out_2_All
    SLICE_X28Y83         FDRE                                         r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         FDRE (Prop_fdre_C_Q)         0.348     4.984 r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[4]/Q
                         net (fo=31, routed)          1.785     6.768    USB_Con_Inst/SlaveFifoRead_inst/Cmd_From_Usb[12]
    SLICE_X35Y100        LUT2 (Prop_lut2_I1_O)        0.239     7.007 f  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_Thre_Fsb[128]_i_4/O
                         net (fo=3, routed)           0.359     7.367    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_Thre_Fsb[128]_i_4_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I5_O)        0.105     7.472 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_Thre_Fsb[128]_i_1/O
                         net (fo=128, routed)         2.923    10.395    usb_command_interpreter_Inst/data_reg[1]_0[0]
    SLICE_X50Y131        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[105]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=1004, routed)        1.240    16.841    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X50Y131        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[105]/C
                         clock pessimism              0.159    17.000    
                         clock uncertainty           -0.035    16.964    
    SLICE_X50Y131        FDCE (Setup_fdce_C_CE)      -0.136    16.828    usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[105]
  -------------------------------------------------------------------
                         required time                         16.828    
                         arrival time                         -10.395    
  -------------------------------------------------------------------
                         slack                                  6.434    

Slack (MET) :             6.434ns  (required time - arrival time)
  Source:                 USB_Con_Inst/SlaveFifoRead_inst/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[107]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        5.759ns  (logic 0.692ns (12.016%)  route 5.067ns (87.984%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 16.841 - 12.500 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.376     4.636    USB_Con_Inst/SlaveFifoRead_inst/Clk_Out_2_All
    SLICE_X28Y83         FDRE                                         r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         FDRE (Prop_fdre_C_Q)         0.348     4.984 r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[4]/Q
                         net (fo=31, routed)          1.785     6.768    USB_Con_Inst/SlaveFifoRead_inst/Cmd_From_Usb[12]
    SLICE_X35Y100        LUT2 (Prop_lut2_I1_O)        0.239     7.007 f  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_Thre_Fsb[128]_i_4/O
                         net (fo=3, routed)           0.359     7.367    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_Thre_Fsb[128]_i_4_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I5_O)        0.105     7.472 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_Thre_Fsb[128]_i_1/O
                         net (fo=128, routed)         2.923    10.395    usb_command_interpreter_Inst/data_reg[1]_0[0]
    SLICE_X50Y131        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[107]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=1004, routed)        1.240    16.841    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X50Y131        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[107]/C
                         clock pessimism              0.159    17.000    
                         clock uncertainty           -0.035    16.964    
    SLICE_X50Y131        FDCE (Setup_fdce_C_CE)      -0.136    16.828    usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[107]
  -------------------------------------------------------------------
                         required time                         16.828    
                         arrival time                         -10.395    
  -------------------------------------------------------------------
                         slack                                  6.434    

Slack (MET) :             6.434ns  (required time - arrival time)
  Source:                 USB_Con_Inst/SlaveFifoRead_inst/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[115]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        5.759ns  (logic 0.692ns (12.016%)  route 5.067ns (87.984%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 16.841 - 12.500 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.376     4.636    USB_Con_Inst/SlaveFifoRead_inst/Clk_Out_2_All
    SLICE_X28Y83         FDRE                                         r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         FDRE (Prop_fdre_C_Q)         0.348     4.984 r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[4]/Q
                         net (fo=31, routed)          1.785     6.768    USB_Con_Inst/SlaveFifoRead_inst/Cmd_From_Usb[12]
    SLICE_X35Y100        LUT2 (Prop_lut2_I1_O)        0.239     7.007 f  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_Thre_Fsb[128]_i_4/O
                         net (fo=3, routed)           0.359     7.367    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_Thre_Fsb[128]_i_4_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I5_O)        0.105     7.472 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_Thre_Fsb[128]_i_1/O
                         net (fo=128, routed)         2.923    10.395    usb_command_interpreter_Inst/data_reg[1]_0[0]
    SLICE_X50Y131        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[115]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=1004, routed)        1.240    16.841    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X50Y131        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[115]/C
                         clock pessimism              0.159    17.000    
                         clock uncertainty           -0.035    16.964    
    SLICE_X50Y131        FDCE (Setup_fdce_C_CE)      -0.136    16.828    usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[115]
  -------------------------------------------------------------------
                         required time                         16.828    
                         arrival time                         -10.395    
  -------------------------------------------------------------------
                         slack                                  6.434    

Slack (MET) :             6.492ns  (required time - arrival time)
  Source:                 USB_Con_Inst/SlaveFifoRead_inst/data_reg[10]_rep/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[114]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        5.617ns  (logic 1.061ns (18.891%)  route 4.556ns (81.109%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 16.837 - 12.500 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.383     4.643    USB_Con_Inst/SlaveFifoRead_inst/Clk_Out_2_All
    SLICE_X31Y95         FDRE                                         r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[10]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.379     5.022 r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[10]_rep/Q
                         net (fo=111, routed)         1.991     7.013    USB_Con_Inst/SlaveFifoRead_inst/data_reg[10]_rep_n_0
    SLICE_X36Y110        LUT4 (Prop_lut4_I0_O)        0.126     7.139 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[192]_i_4/O
                         net (fo=25, routed)          1.040     8.179    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[192]_i_4_n_0
    SLICE_X44Y118        LUT5 (Prop_lut5_I1_O)        0.270     8.449 f  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[127]_i_2/O
                         net (fo=15, routed)          1.098     9.547    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[127]_i_2_n_0
    SLICE_X49Y128        LUT5 (Prop_lut5_I4_O)        0.286     9.833 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[114]_i_1/O
                         net (fo=2, routed)           0.426    10.259    usb_command_interpreter_Inst/data_reg[13][113]
    SLICE_X48Y126        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=1004, routed)        1.236    16.837    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X48Y126        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[114]/C
                         clock pessimism              0.159    16.996    
                         clock uncertainty           -0.035    16.960    
    SLICE_X48Y126        FDCE (Setup_fdce_C_D)       -0.209    16.751    usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[114]
  -------------------------------------------------------------------
                         required time                         16.751    
                         arrival time                         -10.259    
  -------------------------------------------------------------------
                         slack                                  6.492    

Slack (MET) :             6.502ns  (required time - arrival time)
  Source:                 USB_Con_Inst/SlaveFifoRead_inst/data_reg[8]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[78]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        5.618ns  (logic 0.548ns (9.754%)  route 5.070ns (90.246%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.348ns = ( 16.848 - 12.500 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.383     4.643    USB_Con_Inst/SlaveFifoRead_inst/Clk_Out_2_All
    SLICE_X30Y99         FDRE                                         r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[8]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.433     5.076 f  USB_Con_Inst/SlaveFifoRead_inst/data_reg[8]_rep__0/Q
                         net (fo=112, routed)         4.533     9.608    USB_Con_Inst/SlaveFifoRead_inst/data_reg[8]_rep__0_n_0
    SLICE_X32Y131        LUT5 (Prop_lut5_I2_O)        0.115     9.723 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[78]_i_1/O
                         net (fo=2, routed)           0.538    10.261    usb_command_interpreter_Inst/data_reg[13][77]
    SLICE_X39Y131        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=1004, routed)        1.247    16.848    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X39Y131        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[78]/C
                         clock pessimism              0.159    17.007    
                         clock uncertainty           -0.035    16.971    
    SLICE_X39Y131        FDCE (Setup_fdce_C_D)       -0.209    16.762    usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[78]
  -------------------------------------------------------------------
                         required time                         16.762    
                         arrival time                         -10.261    
  -------------------------------------------------------------------
                         slack                                  6.502    

Slack (MET) :             6.541ns  (required time - arrival time)
  Source:                 USB_Con_Inst/SlaveFifoRead_inst/data_reg[10]_rep/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[96]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        5.594ns  (logic 0.882ns (15.767%)  route 4.712ns (84.233%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 16.841 - 12.500 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.383     4.643    USB_Con_Inst/SlaveFifoRead_inst/Clk_Out_2_All
    SLICE_X31Y95         FDRE                                         r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[10]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.379     5.022 r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[10]_rep/Q
                         net (fo=111, routed)         1.991     7.013    USB_Con_Inst/SlaveFifoRead_inst/data_reg[10]_rep_n_0
    SLICE_X36Y110        LUT4 (Prop_lut4_I0_O)        0.126     7.139 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[192]_i_4/O
                         net (fo=25, routed)          1.040     8.179    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[192]_i_4_n_0
    SLICE_X44Y118        LUT5 (Prop_lut5_I1_O)        0.267     8.446 f  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[96]_i_2/O
                         net (fo=16, routed)          0.962     9.407    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[96]_i_2_n_0
    SLICE_X41Y128        LUT5 (Prop_lut5_I4_O)        0.110     9.517 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[96]_i_1/O
                         net (fo=2, routed)           0.719    10.236    usb_command_interpreter_Inst/data_reg[13][95]
    SLICE_X44Y123        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=1004, routed)        1.240    16.841    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X44Y123        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[96]/C
                         clock pessimism              0.159    17.000    
                         clock uncertainty           -0.035    16.964    
    SLICE_X44Y123        FDCE (Setup_fdce_C_D)       -0.187    16.777    usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[96]
  -------------------------------------------------------------------
                         required time                         16.777    
                         arrival time                         -10.236    
  -------------------------------------------------------------------
                         slack                                  6.541    

Slack (MET) :             6.549ns  (required time - arrival time)
  Source:                 USB_Con_Inst/SlaveFifoRead_inst/data_reg[9]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[118]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 0.600ns (10.843%)  route 4.934ns (89.157%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 16.837 - 12.500 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.383     4.643    USB_Con_Inst/SlaveFifoRead_inst/Clk_Out_2_All
    SLICE_X31Y95         FDRE                                         r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[9]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.348     4.991 r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[9]_rep__0/Q
                         net (fo=112, routed)         4.458     9.448    USB_Con_Inst/SlaveFifoRead_inst/data_reg[9]_rep__0_n_0
    SLICE_X48Y128        LUT5 (Prop_lut5_I1_O)        0.252     9.700 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[118]_i_1/O
                         net (fo=2, routed)           0.476    10.176    usb_command_interpreter_Inst/data_reg[13][117]
    SLICE_X48Y126        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=1004, routed)        1.236    16.837    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X48Y126        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[118]/C
                         clock pessimism              0.159    16.996    
                         clock uncertainty           -0.035    16.960    
    SLICE_X48Y126        FDCE (Setup_fdce_C_D)       -0.235    16.725    usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[118]
  -------------------------------------------------------------------
                         required time                         16.725    
                         arrival time                         -10.176    
  -------------------------------------------------------------------
                         slack                                  6.549    

Slack (MET) :             6.562ns  (required time - arrival time)
  Source:                 USB_Con_Inst/SlaveFifoRead_inst/data_reg[9]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[118]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 0.600ns (10.854%)  route 4.928ns (89.146%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 16.843 - 12.500 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.383     4.643    USB_Con_Inst/SlaveFifoRead_inst/Clk_Out_2_All
    SLICE_X31Y95         FDRE                                         r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[9]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.348     4.991 r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[9]_rep__0/Q
                         net (fo=112, routed)         4.458     9.448    USB_Con_Inst/SlaveFifoRead_inst/data_reg[9]_rep__0_n_0
    SLICE_X48Y128        LUT5 (Prop_lut5_I1_O)        0.252     9.700 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[118]_i_1/O
                         net (fo=2, routed)           0.471    10.171    usb_command_interpreter_Inst/data_reg[13][117]
    SLICE_X47Y131        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=1004, routed)        1.242    16.843    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X47Y131        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[118]/C
                         clock pessimism              0.159    17.002    
                         clock uncertainty           -0.035    16.966    
    SLICE_X47Y131        FDCE (Setup_fdce_C_D)       -0.234    16.732    usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[118]
  -------------------------------------------------------------------
                         required time                         16.732    
                         arrival time                         -10.171    
  -------------------------------------------------------------------
                         slack                                  6.562    

Slack (MET) :             6.582ns  (required time - arrival time)
  Source:                 USB_Con_Inst/SlaveFifoRead_inst/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[120]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 0.692ns (12.415%)  route 4.882ns (87.585%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.336ns = ( 16.836 - 12.500 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.376     4.636    USB_Con_Inst/SlaveFifoRead_inst/Clk_Out_2_All
    SLICE_X28Y83         FDRE                                         r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         FDRE (Prop_fdre_C_Q)         0.348     4.984 r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[4]/Q
                         net (fo=31, routed)          1.785     6.768    USB_Con_Inst/SlaveFifoRead_inst/Cmd_From_Usb[12]
    SLICE_X35Y100        LUT2 (Prop_lut2_I1_O)        0.239     7.007 f  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_Thre_Fsb[128]_i_4/O
                         net (fo=3, routed)           0.359     7.367    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_Thre_Fsb[128]_i_4_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I5_O)        0.105     7.472 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_Thre_Fsb[128]_i_1/O
                         net (fo=128, routed)         2.738    10.209    usb_command_interpreter_Inst/data_reg[1]_0[0]
    SLICE_X48Y125        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[120]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=1004, routed)        1.235    16.836    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X48Y125        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[120]/C
                         clock pessimism              0.159    16.995    
                         clock uncertainty           -0.035    16.959    
    SLICE_X48Y125        FDCE (Setup_fdce_C_CE)      -0.168    16.791    usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[120]
  -------------------------------------------------------------------
                         required time                         16.791    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                  6.582    

Slack (MET) :             6.582ns  (required time - arrival time)
  Source:                 USB_Con_Inst/SlaveFifoRead_inst/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[122]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 0.692ns (12.415%)  route 4.882ns (87.585%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.336ns = ( 16.836 - 12.500 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.376     4.636    USB_Con_Inst/SlaveFifoRead_inst/Clk_Out_2_All
    SLICE_X28Y83         FDRE                                         r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         FDRE (Prop_fdre_C_Q)         0.348     4.984 r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[4]/Q
                         net (fo=31, routed)          1.785     6.768    USB_Con_Inst/SlaveFifoRead_inst/Cmd_From_Usb[12]
    SLICE_X35Y100        LUT2 (Prop_lut2_I1_O)        0.239     7.007 f  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_Thre_Fsb[128]_i_4/O
                         net (fo=3, routed)           0.359     7.367    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_Thre_Fsb[128]_i_4_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I5_O)        0.105     7.472 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_Thre_Fsb[128]_i_1/O
                         net (fo=128, routed)         2.738    10.209    usb_command_interpreter_Inst/data_reg[1]_0[0]
    SLICE_X48Y125        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[122]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=1004, routed)        1.235    16.836    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X48Y125        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[122]/C
                         clock pessimism              0.159    16.995    
                         clock uncertainty           -0.035    16.959    
    SLICE_X48Y125        FDCE (Setup_fdce_C_CE)      -0.168    16.791    usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[122]
  -------------------------------------------------------------------
                         required time                         16.791    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                  6.582    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.064%)  route 0.172ns (54.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.563     1.535    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X9Y72          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.141     1.676 r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/Q
                         net (fo=7, routed)           0.172     1.848    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][5]
    RAMB36_X0Y14         RAMB36E1                                     r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.870     2.089    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y14         RAMB36E1                                     r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.588    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.771    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.592     1.564    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X5Y79          FDCE                                         r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDCE (Prop_fdce_C_Q)         0.141     1.705 r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/Q
                         net (fo=1, routed)           0.055     1.760    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[8]
    SLICE_X5Y79          FDCE                                         r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.861     2.079    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X5Y79          FDCE                                         r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.515     1.564    
    SLICE_X5Y79          FDCE (Hold_fdce_C_D)         0.078     1.642    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.687%)  route 0.214ns (60.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.563     1.535    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X9Y72          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.141     1.676 r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/Q
                         net (fo=7, routed)           0.214     1.890    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][6]
    RAMB36_X0Y14         RAMB36E1                                     r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.870     2.089    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y14         RAMB36E1                                     r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.588    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.771    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.592     1.564    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X5Y79          FDCE                                         r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDCE (Prop_fdce_C_Q)         0.141     1.705 r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/Q
                         net (fo=1, routed)           0.055     1.760    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[7]
    SLICE_X5Y79          FDCE                                         r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.861     2.079    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X5Y79          FDCE                                         r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.515     1.564    
    SLICE_X5Y79          FDCE (Hold_fdce_C_D)         0.076     1.640    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.592     1.564    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X5Y79          FDCE                                         r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDCE (Prop_fdce_C_Q)         0.141     1.705 r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/Q
                         net (fo=1, routed)           0.055     1.760    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[5]
    SLICE_X5Y79          FDCE                                         r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.861     2.079    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X5Y79          FDCE                                         r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.515     1.564    
    SLICE_X5Y79          FDCE (Hold_fdce_C_D)         0.075     1.639    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.593     1.565    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X3Y79          FDCE                                         r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.141     1.706 r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/Q
                         net (fo=1, routed)           0.055     1.761    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[9]
    SLICE_X3Y79          FDCE                                         r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.864     2.082    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X3Y79          FDCE                                         r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.517     1.565    
    SLICE_X3Y79          FDCE (Hold_fdce_C_D)         0.075     1.640    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.563     1.535    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X15Y77         FDPE                                         r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y77         FDPE (Prop_fdpe_C_Q)         0.141     1.676 r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.731    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X15Y77         FDPE                                         r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.831     2.049    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X15Y77         FDPE                                         r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.514     1.535    
    SLICE_X15Y77         FDPE (Hold_fdpe_C_D)         0.075     1.610    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.592     1.564    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X5Y70          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDCE (Prop_fdce_C_Q)         0.141     1.705 r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/Q
                         net (fo=1, routed)           0.055     1.760    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[10]
    SLICE_X5Y70          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.861     2.079    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X5Y70          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[10]/C
                         clock pessimism             -0.515     1.564    
    SLICE_X5Y70          FDCE (Hold_fdce_C_D)         0.075     1.639    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.592     1.564    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X7Y70          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDCE (Prop_fdce_C_Q)         0.141     1.705 r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/Q
                         net (fo=1, routed)           0.055     1.760    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[8]
    SLICE_X7Y70          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.861     2.079    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X7Y70          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.515     1.564    
    SLICE_X7Y70          FDCE (Hold_fdce_C_D)         0.075     1.639    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.589     1.561    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y74          FDPE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDPE (Prop_fdpe_C_Q)         0.141     1.702 r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.757    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X3Y74          FDPE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.859     2.077    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y74          FDPE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.516     1.561    
    SLICE_X3Y74          FDPE (Hold_fdpe_C_D)         0.075     1.636    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk_In
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { Clk_In }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         12.500      10.330     RAMB36_X0Y16    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         12.500      10.330     RAMB36_X0Y12    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         12.500      10.330     RAMB36_X0Y17    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         12.500      10.330     RAMB36_X0Y13    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         12.500      10.330     RAMB36_X0Y18    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         12.500      10.330     RAMB36_X0Y19    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         12.500      10.330     RAMB36_X0Y14    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         12.500      10.330     RAMB36_X0Y15    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         12.500      10.908     BUFGCTRL_X0Y2   BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         12.500      11.251     PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        12.500      40.133     PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            3.000         6.250       3.250      PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            3.000         6.250       3.250      PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X39Y114   usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X32Y89    Rst_n_Delay2_reg_rep__3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X32Y89    Rst_n_Delay2_reg_rep__4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X32Y89    Rst_n_Delay2_reg_rep__5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X32Y89    Rst_n_Delay2_reg_rep__6/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X39Y114   usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X39Y114   usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X39Y114   usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[21]/C
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            3.000         6.250       3.250      PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            3.000         6.250       3.250      PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X39Y120   usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[27]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X37Y121   usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[29]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X39Y120   usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[32]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X39Y120   usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[35]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X37Y121   usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[37]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X39Y120   usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[40]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X39Y120   usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[48]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X39Y120   usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[56]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL_40M
  To Clock:  clk_out1_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack       20.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.430ns  (required time - arrival time)
  Source:                 hv_control_Inst/uart_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/rx_sender/rx_en_slow_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 0.819ns (19.470%)  route 3.387ns (80.530%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 29.364 - 25.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.373     4.633    hv_control_Inst/uart_clk_gen/CLK
    SLICE_X59Y94         FDPE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDPE (Prop_fdpe_C_Q)         0.379     5.012 r  hv_control_Inst/uart_clk_gen/counter_reg[3]/Q
                         net (fo=2, routed)           0.809     5.820    hv_control_Inst/uart_clk_gen/counter[3]
    SLICE_X59Y94         LUT4 (Prop_lut4_I1_O)        0.105     5.925 r  hv_control_Inst/uart_clk_gen/FSM_onehot_state[4]_i_6/O
                         net (fo=2, routed)           0.657     6.583    hv_control_Inst/uart_clk_gen/FSM_onehot_state[4]_i_6_n_0
    SLICE_X59Y95         LUT5 (Prop_lut5_I0_O)        0.105     6.688 r  hv_control_Inst/uart_clk_gen/FSM_onehot_state[4]_i_4/O
                         net (fo=1, routed)           0.547     7.235    hv_control_Inst/uart_clk_gen/FSM_onehot_state[4]_i_4_n_0
    SLICE_X59Y95         LUT6 (Prop_lut6_I1_O)        0.105     7.340 f  hv_control_Inst/uart_clk_gen/FSM_onehot_state[4]_i_1/O
                         net (fo=9, routed)           0.994     8.334    hv_control_Inst/rx_sender/baud_clk
    SLICE_X63Y93         LUT4 (Prop_lut4_I0_O)        0.125     8.459 r  hv_control_Inst/rx_sender/rx_en_slow_sync_i_1/O
                         net (fo=1, routed)           0.380     8.839    hv_control_Inst/rx_sender/rx_en_slow_sync_i_1_n_0
    SLICE_X63Y93         FDCE                                         r  hv_control_Inst/rx_sender/rx_en_slow_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.264    29.364    hv_control_Inst/rx_sender/CLK
    SLICE_X63Y93         FDCE                                         r  hv_control_Inst/rx_sender/rx_en_slow_sync_reg/C
                         clock pessimism              0.225    29.590    
                         clock uncertainty           -0.119    29.471    
    SLICE_X63Y93         FDCE (Setup_fdce_C_D)       -0.202    29.269    hv_control_Inst/rx_sender/rx_en_slow_sync_reg
  -------------------------------------------------------------------
                         required time                         29.269    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                 20.430    

Slack (MET) :             20.884ns  (required time - arrival time)
  Source:                 hv_control_Inst/uart_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/uart_clk_gen/counter_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.975ns (25.649%)  route 2.826ns (74.351%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 29.361 - 25.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.373     4.633    hv_control_Inst/uart_clk_gen/CLK
    SLICE_X59Y94         FDPE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDPE (Prop_fdpe_C_Q)         0.379     5.012 f  hv_control_Inst/uart_clk_gen/counter_reg[3]/Q
                         net (fo=2, routed)           0.809     5.820    hv_control_Inst/uart_clk_gen/counter[3]
    SLICE_X59Y94         LUT4 (Prop_lut4_I1_O)        0.105     5.925 f  hv_control_Inst/uart_clk_gen/FSM_onehot_state[4]_i_6/O
                         net (fo=2, routed)           0.657     6.583    hv_control_Inst/uart_clk_gen/FSM_onehot_state[4]_i_6_n_0
    SLICE_X59Y95         LUT5 (Prop_lut5_I0_O)        0.119     6.702 f  hv_control_Inst/uart_clk_gen/counter[19]_i_5/O
                         net (fo=1, routed)           0.348     7.050    hv_control_Inst/uart_clk_gen/counter[19]_i_5_n_0
    SLICE_X59Y95         LUT6 (Prop_lut6_I1_O)        0.267     7.317 r  hv_control_Inst/uart_clk_gen/counter[19]_i_3/O
                         net (fo=21, routed)          0.381     7.698    hv_control_Inst/uart_clk_gen/counter[19]_i_3_n_0
    SLICE_X59Y97         LUT2 (Prop_lut2_I1_O)        0.105     7.803 r  hv_control_Inst/uart_clk_gen/counter[19]_i_1/O
                         net (fo=20, routed)          0.631     8.434    hv_control_Inst/uart_clk_gen/counter_0
    SLICE_X59Y93         FDPE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.261    29.361    hv_control_Inst/uart_clk_gen/CLK
    SLICE_X59Y93         FDPE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[0]/C
                         clock pessimism              0.243    29.605    
                         clock uncertainty           -0.119    29.486    
    SLICE_X59Y93         FDPE (Setup_fdpe_C_CE)      -0.168    29.318    hv_control_Inst/uart_clk_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         29.318    
                         arrival time                          -8.434    
  -------------------------------------------------------------------
                         slack                                 20.884    

Slack (MET) :             20.884ns  (required time - arrival time)
  Source:                 hv_control_Inst/uart_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/uart_clk_gen/counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.975ns (25.649%)  route 2.826ns (74.351%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 29.361 - 25.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.373     4.633    hv_control_Inst/uart_clk_gen/CLK
    SLICE_X59Y94         FDPE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDPE (Prop_fdpe_C_Q)         0.379     5.012 f  hv_control_Inst/uart_clk_gen/counter_reg[3]/Q
                         net (fo=2, routed)           0.809     5.820    hv_control_Inst/uart_clk_gen/counter[3]
    SLICE_X59Y94         LUT4 (Prop_lut4_I1_O)        0.105     5.925 f  hv_control_Inst/uart_clk_gen/FSM_onehot_state[4]_i_6/O
                         net (fo=2, routed)           0.657     6.583    hv_control_Inst/uart_clk_gen/FSM_onehot_state[4]_i_6_n_0
    SLICE_X59Y95         LUT5 (Prop_lut5_I0_O)        0.119     6.702 f  hv_control_Inst/uart_clk_gen/counter[19]_i_5/O
                         net (fo=1, routed)           0.348     7.050    hv_control_Inst/uart_clk_gen/counter[19]_i_5_n_0
    SLICE_X59Y95         LUT6 (Prop_lut6_I1_O)        0.267     7.317 r  hv_control_Inst/uart_clk_gen/counter[19]_i_3/O
                         net (fo=21, routed)          0.381     7.698    hv_control_Inst/uart_clk_gen/counter[19]_i_3_n_0
    SLICE_X59Y97         LUT2 (Prop_lut2_I1_O)        0.105     7.803 r  hv_control_Inst/uart_clk_gen/counter[19]_i_1/O
                         net (fo=20, routed)          0.631     8.434    hv_control_Inst/uart_clk_gen/counter_0
    SLICE_X59Y93         FDCE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.261    29.361    hv_control_Inst/uart_clk_gen/CLK
    SLICE_X59Y93         FDCE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[1]/C
                         clock pessimism              0.243    29.605    
                         clock uncertainty           -0.119    29.486    
    SLICE_X59Y93         FDCE (Setup_fdce_C_CE)      -0.168    29.318    hv_control_Inst/uart_clk_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         29.318    
                         arrival time                          -8.434    
  -------------------------------------------------------------------
                         slack                                 20.884    

Slack (MET) :             20.884ns  (required time - arrival time)
  Source:                 hv_control_Inst/uart_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/uart_clk_gen/counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.975ns (25.649%)  route 2.826ns (74.351%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 29.361 - 25.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.373     4.633    hv_control_Inst/uart_clk_gen/CLK
    SLICE_X59Y94         FDPE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDPE (Prop_fdpe_C_Q)         0.379     5.012 f  hv_control_Inst/uart_clk_gen/counter_reg[3]/Q
                         net (fo=2, routed)           0.809     5.820    hv_control_Inst/uart_clk_gen/counter[3]
    SLICE_X59Y94         LUT4 (Prop_lut4_I1_O)        0.105     5.925 f  hv_control_Inst/uart_clk_gen/FSM_onehot_state[4]_i_6/O
                         net (fo=2, routed)           0.657     6.583    hv_control_Inst/uart_clk_gen/FSM_onehot_state[4]_i_6_n_0
    SLICE_X59Y95         LUT5 (Prop_lut5_I0_O)        0.119     6.702 f  hv_control_Inst/uart_clk_gen/counter[19]_i_5/O
                         net (fo=1, routed)           0.348     7.050    hv_control_Inst/uart_clk_gen/counter[19]_i_5_n_0
    SLICE_X59Y95         LUT6 (Prop_lut6_I1_O)        0.267     7.317 r  hv_control_Inst/uart_clk_gen/counter[19]_i_3/O
                         net (fo=21, routed)          0.381     7.698    hv_control_Inst/uart_clk_gen/counter[19]_i_3_n_0
    SLICE_X59Y97         LUT2 (Prop_lut2_I1_O)        0.105     7.803 r  hv_control_Inst/uart_clk_gen/counter[19]_i_1/O
                         net (fo=20, routed)          0.631     8.434    hv_control_Inst/uart_clk_gen/counter_0
    SLICE_X59Y93         FDCE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.261    29.361    hv_control_Inst/uart_clk_gen/CLK
    SLICE_X59Y93         FDCE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[2]/C
                         clock pessimism              0.243    29.605    
                         clock uncertainty           -0.119    29.486    
    SLICE_X59Y93         FDCE (Setup_fdce_C_CE)      -0.168    29.318    hv_control_Inst/uart_clk_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         29.318    
                         arrival time                          -8.434    
  -------------------------------------------------------------------
                         slack                                 20.884    

Slack (MET) :             20.884ns  (required time - arrival time)
  Source:                 hv_control_Inst/uart_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/uart_clk_gen/counter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.975ns (25.649%)  route 2.826ns (74.351%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 29.361 - 25.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.373     4.633    hv_control_Inst/uart_clk_gen/CLK
    SLICE_X59Y94         FDPE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDPE (Prop_fdpe_C_Q)         0.379     5.012 f  hv_control_Inst/uart_clk_gen/counter_reg[3]/Q
                         net (fo=2, routed)           0.809     5.820    hv_control_Inst/uart_clk_gen/counter[3]
    SLICE_X59Y94         LUT4 (Prop_lut4_I1_O)        0.105     5.925 f  hv_control_Inst/uart_clk_gen/FSM_onehot_state[4]_i_6/O
                         net (fo=2, routed)           0.657     6.583    hv_control_Inst/uart_clk_gen/FSM_onehot_state[4]_i_6_n_0
    SLICE_X59Y95         LUT5 (Prop_lut5_I0_O)        0.119     6.702 f  hv_control_Inst/uart_clk_gen/counter[19]_i_5/O
                         net (fo=1, routed)           0.348     7.050    hv_control_Inst/uart_clk_gen/counter[19]_i_5_n_0
    SLICE_X59Y95         LUT6 (Prop_lut6_I1_O)        0.267     7.317 r  hv_control_Inst/uart_clk_gen/counter[19]_i_3/O
                         net (fo=21, routed)          0.381     7.698    hv_control_Inst/uart_clk_gen/counter[19]_i_3_n_0
    SLICE_X59Y97         LUT2 (Prop_lut2_I1_O)        0.105     7.803 r  hv_control_Inst/uart_clk_gen/counter[19]_i_1/O
                         net (fo=20, routed)          0.631     8.434    hv_control_Inst/uart_clk_gen/counter_0
    SLICE_X59Y93         FDCE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.261    29.361    hv_control_Inst/uart_clk_gen/CLK
    SLICE_X59Y93         FDCE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[4]/C
                         clock pessimism              0.243    29.605    
                         clock uncertainty           -0.119    29.486    
    SLICE_X59Y93         FDCE (Setup_fdce_C_CE)      -0.168    29.318    hv_control_Inst/uart_clk_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         29.318    
                         arrival time                          -8.434    
  -------------------------------------------------------------------
                         slack                                 20.884    

Slack (MET) :             21.013ns  (required time - arrival time)
  Source:                 hv_control_Inst/uart_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/uart_clk_gen/counter_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        3.672ns  (logic 0.975ns (26.552%)  route 2.697ns (73.448%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 29.361 - 25.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.373     4.633    hv_control_Inst/uart_clk_gen/CLK
    SLICE_X59Y94         FDPE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDPE (Prop_fdpe_C_Q)         0.379     5.012 f  hv_control_Inst/uart_clk_gen/counter_reg[3]/Q
                         net (fo=2, routed)           0.809     5.820    hv_control_Inst/uart_clk_gen/counter[3]
    SLICE_X59Y94         LUT4 (Prop_lut4_I1_O)        0.105     5.925 f  hv_control_Inst/uart_clk_gen/FSM_onehot_state[4]_i_6/O
                         net (fo=2, routed)           0.657     6.583    hv_control_Inst/uart_clk_gen/FSM_onehot_state[4]_i_6_n_0
    SLICE_X59Y95         LUT5 (Prop_lut5_I0_O)        0.119     6.702 f  hv_control_Inst/uart_clk_gen/counter[19]_i_5/O
                         net (fo=1, routed)           0.348     7.050    hv_control_Inst/uart_clk_gen/counter[19]_i_5_n_0
    SLICE_X59Y95         LUT6 (Prop_lut6_I1_O)        0.267     7.317 r  hv_control_Inst/uart_clk_gen/counter[19]_i_3/O
                         net (fo=21, routed)          0.381     7.698    hv_control_Inst/uart_clk_gen/counter[19]_i_3_n_0
    SLICE_X59Y97         LUT2 (Prop_lut2_I1_O)        0.105     7.803 r  hv_control_Inst/uart_clk_gen/counter[19]_i_1/O
                         net (fo=20, routed)          0.502     8.305    hv_control_Inst/uart_clk_gen/counter_0
    SLICE_X59Y95         FDCE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.261    29.361    hv_control_Inst/uart_clk_gen/CLK
    SLICE_X59Y95         FDCE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[10]/C
                         clock pessimism              0.243    29.605    
                         clock uncertainty           -0.119    29.486    
    SLICE_X59Y95         FDCE (Setup_fdce_C_CE)      -0.168    29.318    hv_control_Inst/uart_clk_gen/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         29.318    
                         arrival time                          -8.305    
  -------------------------------------------------------------------
                         slack                                 21.013    

Slack (MET) :             21.013ns  (required time - arrival time)
  Source:                 hv_control_Inst/uart_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/uart_clk_gen/counter_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        3.672ns  (logic 0.975ns (26.552%)  route 2.697ns (73.448%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 29.361 - 25.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.373     4.633    hv_control_Inst/uart_clk_gen/CLK
    SLICE_X59Y94         FDPE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDPE (Prop_fdpe_C_Q)         0.379     5.012 f  hv_control_Inst/uart_clk_gen/counter_reg[3]/Q
                         net (fo=2, routed)           0.809     5.820    hv_control_Inst/uart_clk_gen/counter[3]
    SLICE_X59Y94         LUT4 (Prop_lut4_I1_O)        0.105     5.925 f  hv_control_Inst/uart_clk_gen/FSM_onehot_state[4]_i_6/O
                         net (fo=2, routed)           0.657     6.583    hv_control_Inst/uart_clk_gen/FSM_onehot_state[4]_i_6_n_0
    SLICE_X59Y95         LUT5 (Prop_lut5_I0_O)        0.119     6.702 f  hv_control_Inst/uart_clk_gen/counter[19]_i_5/O
                         net (fo=1, routed)           0.348     7.050    hv_control_Inst/uart_clk_gen/counter[19]_i_5_n_0
    SLICE_X59Y95         LUT6 (Prop_lut6_I1_O)        0.267     7.317 r  hv_control_Inst/uart_clk_gen/counter[19]_i_3/O
                         net (fo=21, routed)          0.381     7.698    hv_control_Inst/uart_clk_gen/counter[19]_i_3_n_0
    SLICE_X59Y97         LUT2 (Prop_lut2_I1_O)        0.105     7.803 r  hv_control_Inst/uart_clk_gen/counter[19]_i_1/O
                         net (fo=20, routed)          0.502     8.305    hv_control_Inst/uart_clk_gen/counter_0
    SLICE_X59Y95         FDCE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.261    29.361    hv_control_Inst/uart_clk_gen/CLK
    SLICE_X59Y95         FDCE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[11]/C
                         clock pessimism              0.243    29.605    
                         clock uncertainty           -0.119    29.486    
    SLICE_X59Y95         FDCE (Setup_fdce_C_CE)      -0.168    29.318    hv_control_Inst/uart_clk_gen/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         29.318    
                         arrival time                          -8.305    
  -------------------------------------------------------------------
                         slack                                 21.013    

Slack (MET) :             21.020ns  (required time - arrival time)
  Source:                 hv_control_Inst/uart_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/uart_clk_gen/counter_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        3.693ns  (logic 0.975ns (26.398%)  route 2.718ns (73.602%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 29.361 - 25.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.373     4.633    hv_control_Inst/uart_clk_gen/CLK
    SLICE_X59Y94         FDPE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDPE (Prop_fdpe_C_Q)         0.379     5.012 f  hv_control_Inst/uart_clk_gen/counter_reg[3]/Q
                         net (fo=2, routed)           0.809     5.820    hv_control_Inst/uart_clk_gen/counter[3]
    SLICE_X59Y94         LUT4 (Prop_lut4_I1_O)        0.105     5.925 f  hv_control_Inst/uart_clk_gen/FSM_onehot_state[4]_i_6/O
                         net (fo=2, routed)           0.657     6.583    hv_control_Inst/uart_clk_gen/FSM_onehot_state[4]_i_6_n_0
    SLICE_X59Y95         LUT5 (Prop_lut5_I0_O)        0.119     6.702 f  hv_control_Inst/uart_clk_gen/counter[19]_i_5/O
                         net (fo=1, routed)           0.348     7.050    hv_control_Inst/uart_clk_gen/counter[19]_i_5_n_0
    SLICE_X59Y95         LUT6 (Prop_lut6_I1_O)        0.267     7.317 r  hv_control_Inst/uart_clk_gen/counter[19]_i_3/O
                         net (fo=21, routed)          0.381     7.698    hv_control_Inst/uart_clk_gen/counter[19]_i_3_n_0
    SLICE_X59Y97         LUT2 (Prop_lut2_I1_O)        0.105     7.803 r  hv_control_Inst/uart_clk_gen/counter[19]_i_1/O
                         net (fo=20, routed)          0.523     8.326    hv_control_Inst/uart_clk_gen/counter_0
    SLICE_X59Y94         FDPE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.261    29.361    hv_control_Inst/uart_clk_gen/CLK
    SLICE_X59Y94         FDPE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[3]/C
                         clock pessimism              0.271    29.633    
                         clock uncertainty           -0.119    29.514    
    SLICE_X59Y94         FDPE (Setup_fdpe_C_CE)      -0.168    29.346    hv_control_Inst/uart_clk_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         29.346    
                         arrival time                          -8.326    
  -------------------------------------------------------------------
                         slack                                 21.020    

Slack (MET) :             21.020ns  (required time - arrival time)
  Source:                 hv_control_Inst/uart_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/uart_clk_gen/counter_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        3.693ns  (logic 0.975ns (26.398%)  route 2.718ns (73.602%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 29.361 - 25.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.373     4.633    hv_control_Inst/uart_clk_gen/CLK
    SLICE_X59Y94         FDPE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDPE (Prop_fdpe_C_Q)         0.379     5.012 f  hv_control_Inst/uart_clk_gen/counter_reg[3]/Q
                         net (fo=2, routed)           0.809     5.820    hv_control_Inst/uart_clk_gen/counter[3]
    SLICE_X59Y94         LUT4 (Prop_lut4_I1_O)        0.105     5.925 f  hv_control_Inst/uart_clk_gen/FSM_onehot_state[4]_i_6/O
                         net (fo=2, routed)           0.657     6.583    hv_control_Inst/uart_clk_gen/FSM_onehot_state[4]_i_6_n_0
    SLICE_X59Y95         LUT5 (Prop_lut5_I0_O)        0.119     6.702 f  hv_control_Inst/uart_clk_gen/counter[19]_i_5/O
                         net (fo=1, routed)           0.348     7.050    hv_control_Inst/uart_clk_gen/counter[19]_i_5_n_0
    SLICE_X59Y95         LUT6 (Prop_lut6_I1_O)        0.267     7.317 r  hv_control_Inst/uart_clk_gen/counter[19]_i_3/O
                         net (fo=21, routed)          0.381     7.698    hv_control_Inst/uart_clk_gen/counter[19]_i_3_n_0
    SLICE_X59Y97         LUT2 (Prop_lut2_I1_O)        0.105     7.803 r  hv_control_Inst/uart_clk_gen/counter[19]_i_1/O
                         net (fo=20, routed)          0.523     8.326    hv_control_Inst/uart_clk_gen/counter_0
    SLICE_X59Y94         FDCE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.261    29.361    hv_control_Inst/uart_clk_gen/CLK
    SLICE_X59Y94         FDCE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[5]/C
                         clock pessimism              0.271    29.633    
                         clock uncertainty           -0.119    29.514    
    SLICE_X59Y94         FDCE (Setup_fdce_C_CE)      -0.168    29.346    hv_control_Inst/uart_clk_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         29.346    
                         arrival time                          -8.326    
  -------------------------------------------------------------------
                         slack                                 21.020    

Slack (MET) :             21.020ns  (required time - arrival time)
  Source:                 hv_control_Inst/uart_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/uart_clk_gen/counter_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        3.693ns  (logic 0.975ns (26.398%)  route 2.718ns (73.602%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 29.361 - 25.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.373     4.633    hv_control_Inst/uart_clk_gen/CLK
    SLICE_X59Y94         FDPE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDPE (Prop_fdpe_C_Q)         0.379     5.012 f  hv_control_Inst/uart_clk_gen/counter_reg[3]/Q
                         net (fo=2, routed)           0.809     5.820    hv_control_Inst/uart_clk_gen/counter[3]
    SLICE_X59Y94         LUT4 (Prop_lut4_I1_O)        0.105     5.925 f  hv_control_Inst/uart_clk_gen/FSM_onehot_state[4]_i_6/O
                         net (fo=2, routed)           0.657     6.583    hv_control_Inst/uart_clk_gen/FSM_onehot_state[4]_i_6_n_0
    SLICE_X59Y95         LUT5 (Prop_lut5_I0_O)        0.119     6.702 f  hv_control_Inst/uart_clk_gen/counter[19]_i_5/O
                         net (fo=1, routed)           0.348     7.050    hv_control_Inst/uart_clk_gen/counter[19]_i_5_n_0
    SLICE_X59Y95         LUT6 (Prop_lut6_I1_O)        0.267     7.317 r  hv_control_Inst/uart_clk_gen/counter[19]_i_3/O
                         net (fo=21, routed)          0.381     7.698    hv_control_Inst/uart_clk_gen/counter[19]_i_3_n_0
    SLICE_X59Y97         LUT2 (Prop_lut2_I1_O)        0.105     7.803 r  hv_control_Inst/uart_clk_gen/counter[19]_i_1/O
                         net (fo=20, routed)          0.523     8.326    hv_control_Inst/uart_clk_gen/counter_0
    SLICE_X59Y94         FDCE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.261    29.361    hv_control_Inst/uart_clk_gen/CLK
    SLICE_X59Y94         FDCE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[6]/C
                         clock pessimism              0.271    29.633    
                         clock uncertainty           -0.119    29.514    
    SLICE_X59Y94         FDCE (Setup_fdce_C_CE)      -0.168    29.346    hv_control_Inst/uart_clk_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         29.346    
                         arrival time                          -8.326    
  -------------------------------------------------------------------
                         slack                                 21.020    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.597     1.569    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X7Y64          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.141     1.710 r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/Q
                         net (fo=1, routed)           0.055     1.765    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[8]
    SLICE_X7Y64          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.867     2.085    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X7Y64          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.516     1.569    
    SLICE_X7Y64          FDCE (Hold_fdce_C_D)         0.076     1.645    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Readout_Dout_Inst/Sig_Parallel_Data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.164ns (33.011%)  route 0.333ns (66.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.564     1.536    Readout_Dout_Inst/CLK
    SLICE_X10Y70         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y70         FDCE (Prop_fdce_C_Q)         0.164     1.700 r  Readout_Dout_Inst/Sig_Parallel_Data_reg[5]/Q
                         net (fo=2, routed)           0.333     2.033    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[4]
    RAMB36_X0Y12         RAMB36E1                                     r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.877     2.096    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y12         RAMB36E1                                     r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.480     1.616    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.912    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.597     1.569    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X7Y64          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.141     1.710 r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     1.765    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[1]
    SLICE_X7Y64          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.867     2.085    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X7Y64          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.516     1.569    
    SLICE_X7Y64          FDCE (Hold_fdce_C_D)         0.075     1.644    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.565     1.537    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X67Y90         FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.678 r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055     1.733    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X67Y90         FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.837     2.055    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X67Y90         FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.518     1.537    
    SLICE_X67Y90         FDPE (Hold_fdpe_C_D)         0.075     1.612    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.565     1.537    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X65Y91         FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDPE (Prop_fdpe_C_Q)         0.141     1.678 r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.733    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X65Y91         FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.837     2.055    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X65Y91         FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.518     1.537    
    SLICE_X65Y91         FDPE (Hold_fdpe_C_D)         0.075     1.612    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.595     1.567    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X5Y67          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDCE (Prop_fdce_C_Q)         0.141     1.708 r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/Q
                         net (fo=1, routed)           0.055     1.763    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[10]
    SLICE_X5Y67          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.864     2.082    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X5Y67          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[10]/C
                         clock pessimism             -0.515     1.567    
    SLICE_X5Y67          FDCE (Hold_fdce_C_D)         0.075     1.642    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.595     1.567    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y68          FDPE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDPE (Prop_fdpe_C_Q)         0.141     1.708 r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.763    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X3Y68          FDPE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.866     2.084    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y68          FDPE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.517     1.567    
    SLICE_X3Y68          FDPE (Hold_fdpe_C_D)         0.075     1.642    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.848%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.596     1.568    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X4Y66          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDCE (Prop_fdce_C_Q)         0.141     1.709 r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.058     1.767    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[3]
    SLICE_X4Y66          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.865     2.083    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X4Y66          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.515     1.568    
    SLICE_X4Y66          FDCE (Hold_fdce_C_D)         0.076     1.644    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.597     1.569    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X7Y64          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.141     1.710 r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/Q
                         net (fo=1, routed)           0.055     1.765    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[5]
    SLICE_X7Y64          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.867     2.085    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X7Y64          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.516     1.569    
    SLICE_X7Y64          FDCE (Hold_fdce_C_D)         0.071     1.640    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.596     1.568    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X4Y66          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDCE (Prop_fdce_C_Q)         0.141     1.709 r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/Q
                         net (fo=1, routed)           0.057     1.766    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[12]
    SLICE_X4Y66          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.865     2.083    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X4Y66          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[12]/C
                         clock pessimism             -0.515     1.568    
    SLICE_X4Y66          FDCE (Hold_fdce_C_D)         0.071     1.639    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_PLL_40M
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X0Y12    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X0Y13    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X0Y14    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X0Y15    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         25.000      23.408     BUFGCTRL_X0Y1   PLL_40M_Inst/inst/clkout1_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y134   ODDR_Clk_40M/inst/ODDR_inst/C
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X4Y63     Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X2Y63     Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X2Y63     Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X3Y64     Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X3Y64     Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X14Y71    Readout_Dout_Inst/Cnt_2_16_Delay_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X14Y72    Readout_Dout_Inst/Cnt_Receive_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X14Y72    Readout_Dout_Inst/Cnt_Receive_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X15Y71    Readout_Dout_Inst/Cnt_Receive_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X15Y71    Readout_Dout_Inst/Cnt_Receive_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X12Y73    Readout_Dout_Inst/Dout_Reg_Delay_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X12Y73    Readout_Dout_Inst/Dout_Reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X13Y71    Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X12Y70    Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X13Y70    Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X13Y70    Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X12Y70    Readout_Dout_Inst/Sig_Parallel_Data_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X10Y70    Readout_Dout_Inst/Sig_Parallel_Data_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X11Y70    Readout_Dout_Inst/Sig_Parallel_Data_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X10Y70    Readout_Dout_Inst/Sig_Parallel_Data_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X10Y70    Readout_Dout_Inst/Sig_Parallel_Data_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X10Y70    Readout_Dout_Inst/Sig_Parallel_Data_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X38Y90    Prepare_Hv_Cmd_Inst/Cnt_Sending_Cfg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_PLL_40M
  To Clock:  clk_out2_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack       72.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             72.529ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[54]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        27.061ns  (logic 0.484ns (1.789%)  route 26.577ns (98.211%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.359ns = ( 104.359 - 100.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.383     4.643    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X31Y94         FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDCE (Prop_fdce_C_Q)         0.379     5.022 f  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/Q
                         net (fo=1891, routed)       13.634    18.655    Prepare_Probe_Register_Inst/State[0]
    SLICE_X34Y77         LUT2 (Prop_lut2_I1_O)        0.105    18.760 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1/O
                         net (fo=1556, routed)       12.943    31.703    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1_n_0
    SLICE_X30Y148        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[54]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.258   104.359    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X30Y148        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[54]_P/C
                         clock pessimism              0.159   104.518    
                         clock uncertainty           -0.149   104.369    
    SLICE_X30Y148        FDPE (Setup_fdpe_C_CE)      -0.136   104.233    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[54]_P
  -------------------------------------------------------------------
                         required time                        104.233    
                         arrival time                         -31.703    
  -------------------------------------------------------------------
                         slack                                 72.529    

Slack (MET) :             72.625ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[63]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        26.934ns  (logic 0.484ns (1.797%)  route 26.450ns (98.203%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns = ( 104.360 - 100.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.383     4.643    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X31Y94         FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDCE (Prop_fdce_C_Q)         0.379     5.022 f  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/Q
                         net (fo=1891, routed)       13.634    18.655    Prepare_Probe_Register_Inst/State[0]
    SLICE_X34Y77         LUT2 (Prop_lut2_I1_O)        0.105    18.760 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1/O
                         net (fo=1556, routed)       12.816    31.576    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1_n_0
    SLICE_X28Y147        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[63]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.259   104.360    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X28Y147        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[63]_P/C
                         clock pessimism              0.159   104.519    
                         clock uncertainty           -0.149   104.370    
    SLICE_X28Y147        FDPE (Setup_fdpe_C_CE)      -0.168   104.202    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[63]_P
  -------------------------------------------------------------------
                         required time                        104.202    
                         arrival time                         -31.576    
  -------------------------------------------------------------------
                         slack                                 72.625    

Slack (MET) :             72.751ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[68]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        26.807ns  (logic 0.484ns (1.806%)  route 26.323ns (98.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.359ns = ( 104.359 - 100.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.383     4.643    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X31Y94         FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDCE (Prop_fdce_C_Q)         0.379     5.022 f  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/Q
                         net (fo=1891, routed)       13.634    18.655    Prepare_Probe_Register_Inst/State[0]
    SLICE_X34Y77         LUT2 (Prop_lut2_I1_O)        0.105    18.760 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1/O
                         net (fo=1556, routed)       12.689    31.449    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1_n_0
    SLICE_X31Y147        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[68]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.258   104.359    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X31Y147        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[68]_P/C
                         clock pessimism              0.159   104.518    
                         clock uncertainty           -0.149   104.369    
    SLICE_X31Y147        FDPE (Setup_fdpe_C_CE)      -0.168   104.201    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[68]_P
  -------------------------------------------------------------------
                         required time                        104.201    
                         arrival time                         -31.449    
  -------------------------------------------------------------------
                         slack                                 72.751    

Slack (MET) :             72.752ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[74]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        26.805ns  (logic 0.484ns (1.806%)  route 26.321ns (98.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.358ns = ( 104.358 - 100.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.383     4.643    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X31Y94         FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDCE (Prop_fdce_C_Q)         0.379     5.022 f  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/Q
                         net (fo=1891, routed)       13.634    18.655    Prepare_Probe_Register_Inst/State[0]
    SLICE_X34Y77         LUT2 (Prop_lut2_I1_O)        0.105    18.760 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1/O
                         net (fo=1556, routed)       12.688    31.448    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1_n_0
    SLICE_X37Y143        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[74]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.257   104.358    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X37Y143        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[74]_P/C
                         clock pessimism              0.159   104.517    
                         clock uncertainty           -0.149   104.368    
    SLICE_X37Y143        FDPE (Setup_fdpe_C_CE)      -0.168   104.200    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[74]_P
  -------------------------------------------------------------------
                         required time                        104.200    
                         arrival time                         -31.448    
  -------------------------------------------------------------------
                         slack                                 72.752    

Slack (MET) :             72.761ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[2]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        26.828ns  (logic 0.484ns (1.804%)  route 26.344ns (98.196%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.358ns = ( 104.358 - 100.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.383     4.643    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X31Y94         FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDCE (Prop_fdce_C_Q)         0.379     5.022 f  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/Q
                         net (fo=1891, routed)       13.634    18.655    Prepare_Probe_Register_Inst/State[0]
    SLICE_X34Y77         LUT2 (Prop_lut2_I1_O)        0.105    18.760 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1/O
                         net (fo=1556, routed)       12.710    31.470    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1_n_0
    SLICE_X34Y144        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[2]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.257   104.358    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X34Y144        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[2]_P/C
                         clock pessimism              0.159   104.517    
                         clock uncertainty           -0.149   104.368    
    SLICE_X34Y144        FDPE (Setup_fdpe_C_CE)      -0.136   104.232    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[2]_P
  -------------------------------------------------------------------
                         required time                        104.232    
                         arrival time                         -31.470    
  -------------------------------------------------------------------
                         slack                                 72.761    

Slack (MET) :             72.773ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[28]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        26.786ns  (logic 0.484ns (1.807%)  route 26.302ns (98.193%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns = ( 104.360 - 100.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.383     4.643    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X31Y94         FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDCE (Prop_fdce_C_Q)         0.379     5.022 f  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/Q
                         net (fo=1891, routed)       13.634    18.655    Prepare_Probe_Register_Inst/State[0]
    SLICE_X34Y77         LUT2 (Prop_lut2_I1_O)        0.105    18.760 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1/O
                         net (fo=1556, routed)       12.668    31.428    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1_n_0
    SLICE_X29Y145        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[28]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.259   104.360    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X29Y145        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[28]_P/C
                         clock pessimism              0.159   104.519    
                         clock uncertainty           -0.149   104.370    
    SLICE_X29Y145        FDPE (Setup_fdpe_C_CE)      -0.168   104.202    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[28]_P
  -------------------------------------------------------------------
                         required time                        104.202    
                         arrival time                         -31.428    
  -------------------------------------------------------------------
                         slack                                 72.773    

Slack (MET) :             72.818ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[34]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        26.740ns  (logic 0.484ns (1.810%)  route 26.256ns (98.190%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.359ns = ( 104.359 - 100.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.383     4.643    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X31Y94         FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDCE (Prop_fdce_C_Q)         0.379     5.022 f  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/Q
                         net (fo=1891, routed)       13.634    18.655    Prepare_Probe_Register_Inst/State[0]
    SLICE_X34Y77         LUT2 (Prop_lut2_I1_O)        0.105    18.760 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1/O
                         net (fo=1556, routed)       12.622    31.382    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1_n_0
    SLICE_X32Y145        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[34]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.258   104.359    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X32Y145        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[34]_P/C
                         clock pessimism              0.159   104.518    
                         clock uncertainty           -0.149   104.369    
    SLICE_X32Y145        FDPE (Setup_fdpe_C_CE)      -0.168   104.201    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[34]_P
  -------------------------------------------------------------------
                         required time                        104.201    
                         arrival time                         -31.382    
  -------------------------------------------------------------------
                         slack                                 72.818    

Slack (MET) :             72.872ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[67]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        26.685ns  (logic 0.484ns (1.814%)  route 26.201ns (98.186%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.358ns = ( 104.358 - 100.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.383     4.643    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X31Y94         FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDCE (Prop_fdce_C_Q)         0.379     5.022 f  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/Q
                         net (fo=1891, routed)       13.634    18.655    Prepare_Probe_Register_Inst/State[0]
    SLICE_X34Y77         LUT2 (Prop_lut2_I1_O)        0.105    18.760 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1/O
                         net (fo=1556, routed)       12.568    31.328    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1_n_0
    SLICE_X35Y144        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[67]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.257   104.358    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X35Y144        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[67]_P/C
                         clock pessimism              0.159   104.517    
                         clock uncertainty           -0.149   104.368    
    SLICE_X35Y144        FDPE (Setup_fdpe_C_CE)      -0.168   104.200    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[67]_P
  -------------------------------------------------------------------
                         required time                        104.200    
                         arrival time                         -31.328    
  -------------------------------------------------------------------
                         slack                                 72.872    

Slack (MET) :             72.880ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[71]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        26.678ns  (logic 0.484ns (1.814%)  route 26.194ns (98.186%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.359ns = ( 104.359 - 100.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.383     4.643    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X31Y94         FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDCE (Prop_fdce_C_Q)         0.379     5.022 f  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/Q
                         net (fo=1891, routed)       13.634    18.655    Prepare_Probe_Register_Inst/State[0]
    SLICE_X34Y77         LUT2 (Prop_lut2_I1_O)        0.105    18.760 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1/O
                         net (fo=1556, routed)       12.561    31.321    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1_n_0
    SLICE_X31Y146        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[71]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.258   104.359    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X31Y146        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[71]_P/C
                         clock pessimism              0.159   104.518    
                         clock uncertainty           -0.149   104.369    
    SLICE_X31Y146        FDPE (Setup_fdpe_C_CE)      -0.168   104.201    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[71]_P
  -------------------------------------------------------------------
                         required time                        104.201    
                         arrival time                         -31.321    
  -------------------------------------------------------------------
                         slack                                 72.880    

Slack (MET) :             72.911ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1199]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        26.648ns  (logic 0.484ns (1.816%)  route 26.164ns (98.184%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns = ( 104.360 - 100.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.383     4.643    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X31Y94         FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDCE (Prop_fdce_C_Q)         0.379     5.022 f  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]/Q
                         net (fo=1891, routed)       13.634    18.655    Prepare_Probe_Register_Inst/State[0]
    SLICE_X34Y77         LUT2 (Prop_lut2_I1_O)        0.105    18.760 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1/O
                         net (fo=1556, routed)       12.531    31.291    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1544]_i_1_n_0
    SLICE_X29Y144        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1199]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.259   104.360    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X29Y144        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1199]_P/C
                         clock pessimism              0.159   104.519    
                         clock uncertainty           -0.149   104.370    
    SLICE_X29Y144        FDPE (Setup_fdpe_C_CE)      -0.168   104.202    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1199]_P
  -------------------------------------------------------------------
                         required time                        104.202    
                         arrival time                         -31.291    
  -------------------------------------------------------------------
                         slack                                 72.911    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.209ns (47.644%)  route 0.230ns (52.356%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.574     1.546    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/clk_out2
    SLICE_X12Y99         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDCE (Prop_fdce_C_Q)         0.164     1.710 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State_reg[3]/Q
                         net (fo=8, routed)           0.230     1.940    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State_reg_n_0_[3]
    SLICE_X13Y100        LUT4 (Prop_lut4_I2_O)        0.045     1.985 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.985    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State[5]_i_1__0_n_0
    SLICE_X13Y100        FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.843     2.061    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/clk_out2
    SLICE_X13Y100        FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State_reg[5]/C
                         clock pessimism             -0.246     1.815    
    SLICE_X13Y100        FDCE (Hold_fdce_C_D)         0.092     1.907    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/FSM_onehot_State_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[193]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[201]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.148%)  route 0.277ns (59.852%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.563     1.535    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X44Y107        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[193]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDCE (Prop_fdce_C_Q)         0.141     1.676 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[193]/Q
                         net (fo=1, routed)           0.277     1.953    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg_n_0_[193]
    SLICE_X54Y106        LUT3 (Prop_lut3_I1_O)        0.045     1.998 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[201]_i_1/O
                         net (fo=1, routed)           0.000     1.998    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[201]
    SLICE_X54Y106        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[201]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.829     2.048    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X54Y106        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[201]/C
                         clock pessimism             -0.251     1.797    
    SLICE_X54Y106        FDCE (Hold_fdce_C_D)         0.121     1.918    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[201]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[821]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[829]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.608%)  route 0.251ns (57.392%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.555     1.527    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X51Y80         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[821]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDCE (Prop_fdce_C_Q)         0.141     1.668 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[821]/Q
                         net (fo=1, routed)           0.251     1.918    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg_n_0_[821]
    SLICE_X52Y81         LUT3 (Prop_lut3_I1_O)        0.045     1.963 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[829]_i_1/O
                         net (fo=1, routed)           0.000     1.963    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[829]
    SLICE_X52Y81         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[829]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.823     2.041    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X52Y81         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[829]/C
                         clock pessimism             -0.251     1.790    
    SLICE_X52Y81         FDCE (Hold_fdce_C_D)         0.092     1.882    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[829]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1482]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1490]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.286%)  route 0.287ns (60.714%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.562     1.534    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X61Y105        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1482]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y105        FDCE (Prop_fdce_C_Q)         0.141     1.675 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1482]/Q
                         net (fo=1, routed)           0.287     1.962    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg_n_0_[1482]
    SLICE_X56Y98         LUT3 (Prop_lut3_I2_O)        0.045     2.007 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1490]_i_1/O
                         net (fo=1, routed)           0.000     2.007    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1490]
    SLICE_X56Y98         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1490]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.834     2.052    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X56Y98         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1490]/C
                         clock pessimism             -0.246     1.806    
    SLICE_X56Y98         FDCE (Hold_fdce_C_D)         0.120     1.926    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1490]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Slow_Control_or_Prob_Inst/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Slow_Control_or_Prob_Inst/Cnt_Send_Bit_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.218%)  route 0.255ns (57.782%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.559     1.531    Slow_Control_or_Prob_Inst/clk_out2
    SLICE_X53Y87         FDCE                                         r  Slow_Control_or_Prob_Inst/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDCE (Prop_fdce_C_Q)         0.141     1.672 r  Slow_Control_or_Prob_Inst/FSM_sequential_State_reg[2]/Q
                         net (fo=43, routed)          0.255     1.926    Slow_Control_or_Prob_Inst/State[2]
    SLICE_X51Y87         LUT6 (Prop_lut6_I4_O)        0.045     1.971 r  Slow_Control_or_Prob_Inst/Cnt_Send_Bit[1]_i_1/O
                         net (fo=1, routed)           0.000     1.971    Slow_Control_or_Prob_Inst/Cnt_Send_Bit[1]
    SLICE_X51Y87         FDCE                                         r  Slow_Control_or_Prob_Inst/Cnt_Send_Bit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.829     2.047    Slow_Control_or_Prob_Inst/clk_out2
    SLICE_X51Y87         FDCE                                         r  Slow_Control_or_Prob_Inst/Cnt_Send_Bit_reg[1]/C
                         clock pessimism             -0.251     1.796    
    SLICE_X51Y87         FDCE (Hold_fdce_C_D)         0.092     1.888    Slow_Control_or_Prob_Inst/Cnt_Send_Bit_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 Slow_Control_or_Prob_Inst/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Slow_Control_or_Prob_Inst/Cnt_Send_Bit_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.218%)  route 0.255ns (57.782%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.559     1.531    Slow_Control_or_Prob_Inst/clk_out2
    SLICE_X53Y87         FDCE                                         r  Slow_Control_or_Prob_Inst/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDCE (Prop_fdce_C_Q)         0.141     1.672 r  Slow_Control_or_Prob_Inst/FSM_sequential_State_reg[2]/Q
                         net (fo=43, routed)          0.255     1.926    Slow_Control_or_Prob_Inst/State[2]
    SLICE_X51Y87         LUT5 (Prop_lut5_I3_O)        0.045     1.971 r  Slow_Control_or_Prob_Inst/Cnt_Send_Bit[0]_i_1/O
                         net (fo=1, routed)           0.000     1.971    Slow_Control_or_Prob_Inst/Cnt_Send_Bit[0]
    SLICE_X51Y87         FDCE                                         r  Slow_Control_or_Prob_Inst/Cnt_Send_Bit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.829     2.047    Slow_Control_or_Prob_Inst/clk_out2
    SLICE_X51Y87         FDCE                                         r  Slow_Control_or_Prob_Inst/Cnt_Send_Bit_reg[0]/C
                         clock pessimism             -0.251     1.796    
    SLICE_X51Y87         FDCE (Hold_fdce_C_D)         0.091     1.887    Slow_Control_or_Prob_Inst/Cnt_Send_Bit_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[46]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[45]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.122%)  route 0.235ns (52.878%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.563     1.535    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/clk_out2
    SLICE_X46Y100        FDPE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDPE (Prop_fdpe_C_Q)         0.164     1.699 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[46]/Q
                         net (fo=4, routed)           0.235     1.933    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[63]_0[45]
    SLICE_X52Y101        LUT4 (Prop_lut4_I1_O)        0.045     1.978 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code[45]_i_1/O
                         net (fo=1, routed)           0.000     1.978    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code[45]_i_1_n_0
    SLICE_X52Y101        FDPE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.830     2.049    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/clk_out2
    SLICE_X52Y101        FDPE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[45]/C
                         clock pessimism             -0.251     1.798    
    SLICE_X52Y101        FDPE (Hold_fdpe_C_D)         0.092     1.890    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1449]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1457]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.209ns (43.132%)  route 0.276ns (56.868%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.563     1.535    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X58Y100        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1449]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y100        FDCE (Prop_fdce_C_Q)         0.164     1.699 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1449]/Q
                         net (fo=1, routed)           0.276     1.975    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg_n_0_[1449]
    SLICE_X58Y99         LUT3 (Prop_lut3_I2_O)        0.045     2.020 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1457]_i_1/O
                         net (fo=1, routed)           0.000     2.020    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1457]
    SLICE_X58Y99         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1457]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.836     2.054    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X58Y99         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1457]/C
                         clock pessimism             -0.246     1.808    
    SLICE_X58Y99         FDCE (Hold_fdce_C_D)         0.120     1.928    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1457]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Read_Register_Set_Inst/Cnt_Set_Bit_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Read_Register_Set_Inst/Cnt_Set_Bit_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.254ns (52.786%)  route 0.227ns (47.214%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.560     1.532    Read_Register_Set_Inst/clk_out2
    SLICE_X50Y107        FDCE                                         r  Read_Register_Set_Inst/Cnt_Set_Bit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y107        FDCE (Prop_fdce_C_Q)         0.164     1.696 r  Read_Register_Set_Inst/Cnt_Set_Bit_reg[2]/Q
                         net (fo=6, routed)           0.062     1.758    Read_Register_Set_Inst/Cnt_Set_Bit__0[2]
    SLICE_X51Y107        LUT6 (Prop_lut6_I4_O)        0.045     1.803 r  Read_Register_Set_Inst/Cnt_Set_Bit[7]_i_2__0/O
                         net (fo=2, routed)           0.165     1.968    Read_Register_Set_Inst/Cnt_Set_Bit[7]_i_2__0_n_0
    SLICE_X54Y107        LUT4 (Prop_lut4_I0_O)        0.045     2.013 r  Read_Register_Set_Inst/Cnt_Set_Bit[6]_i_1__0/O
                         net (fo=1, routed)           0.000     2.013    Read_Register_Set_Inst/Cnt_Set_Bit[6]
    SLICE_X54Y107        FDCE                                         r  Read_Register_Set_Inst/Cnt_Set_Bit_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.828     2.047    Read_Register_Set_Inst/clk_out2
    SLICE_X54Y107        FDCE                                         r  Read_Register_Set_Inst/Cnt_Set_Bit_reg[6]/C
                         clock pessimism             -0.251     1.796    
    SLICE_X54Y107        FDCE (Hold_fdce_C_D)         0.121     1.917    Read_Register_Set_Inst/Cnt_Set_Bit_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[211]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[219]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.257%)  route 0.276ns (59.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.559     1.531    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X53Y107        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[211]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y107        FDCE (Prop_fdce_C_Q)         0.141     1.672 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[211]/Q
                         net (fo=1, routed)           0.276     1.948    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg_n_0_[211]
    SLICE_X55Y96         LUT3 (Prop_lut3_I1_O)        0.045     1.993 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[219]_i_1/O
                         net (fo=1, routed)           0.000     1.993    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[219]
    SLICE_X55Y96         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[219]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.832     2.050    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X55Y96         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[219]/C
                         clock pessimism             -0.246     1.804    
    SLICE_X55Y96         FDCE (Hold_fdce_C_D)         0.092     1.896    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[219]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_PLL_40M
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         100.000     97.830     RAMB36_X0Y16    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         100.000     97.830     RAMB36_X0Y17    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         100.000     97.830     RAMB18_X1Y34    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         100.000     97.830     RAMB18_X1Y34    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         100.000     97.830     RAMB36_X0Y18    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         100.000     97.830     RAMB36_X0Y19    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y0   PLL_40M_Inst/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         100.000     98.526     OLOGIC_X1Y140   ODDR_Clk_10M/inst/ODDR_inst/C
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X35Y95    Auto_TA_Scan_Inst/In_Start_Scan_Delay1_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X34Y129   Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1218]_P/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X56Y99    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[229]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X50Y99    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[232]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X56Y99    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[237]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X43Y78    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[807]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X43Y78    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[815]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X15Y106   Prepare_Register_Inst/Para616_Shiftreg_reg[266]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X12Y101   Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Wait_Hit_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X12Y101   Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Wait_Hit_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X14Y101   Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Wait_Hit_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X14Y98    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Trig_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X14Y98    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Trig_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X14Y98    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Trig_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X14Y99    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Trig_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X14Y99    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Trig_reg[9]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X6Y93     Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X6Y93     Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X6Y93     Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[4]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X6Y93     Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X56Y99    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[229]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL_40M
  To Clock:  clkfbout_PLL_40M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL_40M
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { PLL_40M_Inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         25.000      23.408     BUFGCTRL_X0Y3   PLL_40M_Inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        25.000      27.633     PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       25.000      135.000    PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL_40M
  To Clock:  Clk_In

Setup :            0  Failing Endpoints,  Worst Slack       23.896ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.896ns  (required time - arrival time)
  Source:                 Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.933ns  (logic 0.348ns (37.312%)  route 0.585ns (62.688%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67                                       0.000     0.000 r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X7Y67          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.585     0.933    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X6Y69          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X6Y69          FDCE (Setup_fdce_C_D)       -0.171    24.829    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         24.829    
                         arrival time                          -0.933    
  -------------------------------------------------------------------
                         slack                                 23.896    

Slack (MET) :             24.020ns  (required time - arrival time)
  Source:                 Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.780ns  (logic 0.348ns (44.638%)  route 0.432ns (55.362%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69                                       0.000     0.000 r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/C
    SLICE_X5Y69          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           0.432     0.780    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[11]
    SLICE_X4Y71          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X4Y71          FDCE (Setup_fdce_C_D)       -0.200    24.800    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         24.800    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                 24.020    

Slack (MET) :             24.026ns  (required time - arrival time)
  Source:                 Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.809ns  (logic 0.348ns (43.041%)  route 0.461ns (56.959%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69                                       0.000     0.000 r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
    SLICE_X7Y69          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.461     0.809    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[7]
    SLICE_X6Y69          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X6Y69          FDCE (Setup_fdce_C_D)       -0.165    24.835    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         24.835    
                         arrival time                          -0.809    
  -------------------------------------------------------------------
                         slack                                 24.026    

Slack (MET) :             24.070ns  (required time - arrival time)
  Source:                 Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.722ns  (logic 0.348ns (48.186%)  route 0.374ns (51.814%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69                                       0.000     0.000 r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/C
    SLICE_X7Y69          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.374     0.722    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[9]
    SLICE_X4Y69          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X4Y69          FDCE (Setup_fdce_C_D)       -0.208    24.792    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         24.792    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                 24.070    

Slack (MET) :             24.079ns  (required time - arrival time)
  Source:                 Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.846ns  (logic 0.379ns (44.819%)  route 0.467ns (55.181%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67                                       0.000     0.000 r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[12]/C
    SLICE_X5Y67          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[12]/Q
                         net (fo=1, routed)           0.467     0.846    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[12]
    SLICE_X4Y67          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X4Y67          FDCE (Setup_fdce_C_D)       -0.075    24.925    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         24.925    
                         arrival time                          -0.846    
  -------------------------------------------------------------------
                         slack                                 24.079    

Slack (MET) :             24.084ns  (required time - arrival time)
  Source:                 Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.704ns  (logic 0.348ns (49.433%)  route 0.356ns (50.567%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69                                       0.000     0.000 r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
    SLICE_X7Y69          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.356     0.704    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X4Y69          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X4Y69          FDCE (Setup_fdce_C_D)       -0.212    24.788    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         24.788    
                         arrival time                          -0.704    
  -------------------------------------------------------------------
                         slack                                 24.084    

Slack (MET) :             24.103ns  (required time - arrival time)
  Source:                 Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.731ns  (logic 0.348ns (47.577%)  route 0.383ns (52.423%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67                                       0.000     0.000 r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X7Y67          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.383     0.731    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X6Y67          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X6Y67          FDCE (Setup_fdce_C_D)       -0.166    24.834    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.834    
                         arrival time                          -0.731    
  -------------------------------------------------------------------
                         slack                                 24.103    

Slack (MET) :             24.192ns  (required time - arrival time)
  Source:                 Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.733ns  (logic 0.379ns (51.723%)  route 0.354ns (48.277%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69                                       0.000     0.000 r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/C
    SLICE_X7Y69          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.354     0.733    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[8]
    SLICE_X7Y70          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X7Y70          FDCE (Setup_fdce_C_D)       -0.075    24.925    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         24.925    
                         arrival time                          -0.733    
  -------------------------------------------------------------------
                         slack                                 24.192    

Slack (MET) :             24.195ns  (required time - arrival time)
  Source:                 Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.732ns  (logic 0.379ns (51.779%)  route 0.353ns (48.221%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69                                       0.000     0.000 r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
    SLICE_X7Y69          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.353     0.732    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[6]
    SLICE_X4Y69          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X4Y69          FDCE (Setup_fdce_C_D)       -0.073    24.927    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         24.927    
                         arrival time                          -0.732    
  -------------------------------------------------------------------
                         slack                                 24.195    

Slack (MET) :             24.208ns  (required time - arrival time)
  Source:                 Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.717ns  (logic 0.379ns (52.828%)  route 0.338ns (47.172%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69                                       0.000     0.000 r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[10]/C
    SLICE_X5Y69          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           0.338     0.717    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[10]
    SLICE_X5Y70          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X5Y70          FDCE (Setup_fdce_C_D)       -0.075    24.925    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         24.925    
                         arrival time                          -0.717    
  -------------------------------------------------------------------
                         slack                                 24.208    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_PLL_40M
  To Clock:  Clk_In

Setup :            0  Failing Endpoints,  Worst Slack        7.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.356ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.101ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        4.513ns  (logic 0.761ns (16.863%)  route 3.752ns (83.137%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 16.914 - 12.500 ) 
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.455     4.715    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/clk_out2
    SLICE_X7Y96          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDCE (Prop_fdce_C_Q)         0.379     5.094 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/Q
                         net (fo=110, routed)         1.963     7.057    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/sel0[1]
    SLICE_X28Y84         LUT5 (Prop_lut5_I2_O)        0.115     7.172 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Ex_Fifo_For_ReadoutSKIROC2_i_1/O
                         net (fo=5, routed)           0.984     8.156    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X9Y72          LUT4 (Prop_lut4_I0_O)        0.267     8.423 r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=2, routed)           0.804     9.227    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ram_empty_fb_i_reg
    RAMB36_X0Y12         RAMB36E1                                     r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=1004, routed)        1.313    16.914    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y12         RAMB36E1                                     r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.159    17.073    
                         clock uncertainty           -0.358    16.716    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    16.329    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.329    
                         arrival time                          -9.227    
  -------------------------------------------------------------------
                         slack                                  7.101    

Slack (MET) :             7.329ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 0.589ns (13.737%)  route 3.699ns (86.263%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 16.917 - 12.500 ) 
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.455     4.715    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/clk_out2
    SLICE_X7Y96          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDCE (Prop_fdce_C_Q)         0.379     5.094 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/Q
                         net (fo=110, routed)         1.963     7.057    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/sel0[1]
    SLICE_X28Y84         LUT5 (Prop_lut5_I2_O)        0.105     7.162 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Ex_Fifo_For_AutoTA_i_15/O
                         net (fo=5, routed)           0.957     8.119    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_en
    SLICE_X8Y84          LUT4 (Prop_lut4_I1_O)        0.105     8.224 r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=2, routed)           0.778     9.002    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y19         RAMB36E1                                     r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=1004, routed)        1.316    16.917    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y19         RAMB36E1                                     r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.159    17.076    
                         clock uncertainty           -0.358    16.719    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    16.332    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.332    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                  7.329    

Slack (MET) :             7.435ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 0.761ns (18.223%)  route 3.415ns (81.777%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 16.911 - 12.500 ) 
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.455     4.715    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/clk_out2
    SLICE_X7Y96          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDCE (Prop_fdce_C_Q)         0.379     5.094 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/Q
                         net (fo=110, routed)         1.963     7.057    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/sel0[1]
    SLICE_X28Y84         LUT5 (Prop_lut5_I2_O)        0.115     7.172 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Ex_Fifo_For_ReadoutSKIROC2_i_1/O
                         net (fo=5, routed)           0.879     8.051    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_en
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.267     8.318 r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=2, routed)           0.572     8.890    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y13         RAMB36E1                                     r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=1004, routed)        1.310    16.911    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y13         RAMB36E1                                     r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.159    17.070    
                         clock uncertainty           -0.358    16.713    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    16.326    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.326    
                         arrival time                          -8.890    
  -------------------------------------------------------------------
                         slack                                  7.435    

Slack (MET) :             7.444ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 0.761ns (18.298%)  route 3.398ns (81.702%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 16.903 - 12.500 ) 
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.455     4.715    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/clk_out2
    SLICE_X7Y96          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDCE (Prop_fdce_C_Q)         0.379     5.094 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/Q
                         net (fo=110, routed)         1.963     7.057    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/sel0[1]
    SLICE_X28Y84         LUT5 (Prop_lut5_I2_O)        0.115     7.172 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Ex_Fifo_For_ReadoutSKIROC2_i_1/O
                         net (fo=5, routed)           0.879     8.051    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_en
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.267     8.318 r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=2, routed)           0.555     8.873    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y15         RAMB36E1                                     r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=1004, routed)        1.302    16.903    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y15         RAMB36E1                                     r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.159    17.062    
                         clock uncertainty           -0.358    16.705    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    16.318    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.318    
                         arrival time                          -8.873    
  -------------------------------------------------------------------
                         slack                                  7.444    

Slack (MET) :             7.496ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 0.761ns (17.059%)  route 3.700ns (82.941%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 16.933 - 12.500 ) 
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.455     4.715    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/clk_out2
    SLICE_X7Y96          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDCE (Prop_fdce_C_Q)         0.379     5.094 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/Q
                         net (fo=110, routed)         1.963     7.057    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/sel0[1]
    SLICE_X28Y84         LUT5 (Prop_lut5_I2_O)        0.115     7.172 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Ex_Fifo_For_ReadoutSKIROC2_i_1/O
                         net (fo=5, routed)           1.412     8.583    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X7Y72          LUT4 (Prop_lut4_I1_O)        0.267     8.850 r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i0/O
                         net (fo=2, routed)           0.325     9.176    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i0_n_0
    SLICE_X7Y72          FDPE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=1004, routed)        1.333    16.933    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X7Y72          FDPE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.159    17.093    
                         clock uncertainty           -0.358    16.735    
    SLICE_X7Y72          FDPE (Setup_fdpe_C_D)       -0.063    16.672    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         16.672    
                         arrival time                          -9.176    
  -------------------------------------------------------------------
                         slack                                  7.496    

Slack (MET) :             7.500ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        4.457ns  (logic 0.761ns (17.074%)  route 3.696ns (82.926%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 16.933 - 12.500 ) 
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.455     4.715    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/clk_out2
    SLICE_X7Y96          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDCE (Prop_fdce_C_Q)         0.379     5.094 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/Q
                         net (fo=110, routed)         1.963     7.057    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/sel0[1]
    SLICE_X28Y84         LUT5 (Prop_lut5_I2_O)        0.115     7.172 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Ex_Fifo_For_ReadoutSKIROC2_i_1/O
                         net (fo=5, routed)           1.412     8.583    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X7Y72          LUT4 (Prop_lut4_I1_O)        0.267     8.850 r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i0/O
                         net (fo=2, routed)           0.321     9.172    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i0_n_0
    SLICE_X7Y72          FDPE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=1004, routed)        1.333    16.933    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X7Y72          FDPE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.159    17.093    
                         clock uncertainty           -0.358    16.735    
    SLICE_X7Y72          FDPE (Setup_fdpe_C_D)       -0.063    16.672    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         16.672    
                         arrival time                          -9.172    
  -------------------------------------------------------------------
                         slack                                  7.500    

Slack (MET) :             7.531ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            USB_Con_Inst/SlaveFifoWrite_inst/ExFifoRdEn_tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 0.694ns (15.576%)  route 3.762ns (84.424%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 16.867 - 12.500 ) 
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.455     4.715    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/clk_out2
    SLICE_X7Y96          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDCE (Prop_fdce_C_Q)         0.379     5.094 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/Q
                         net (fo=110, routed)         1.922     7.016    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[0]
    SLICE_X39Y81         LUT4 (Prop_lut4_I2_O)        0.105     7.121 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[575]_LDC_i_3/O
                         net (fo=162, routed)         0.820     7.941    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Start_In_Delay_reg
    SLICE_X10Y81         LUT4 (Prop_lut4_I0_O)        0.105     8.046 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/ExFifoRdEn_tmp_i_2/O
                         net (fo=2, routed)           1.019     9.065    USB_Con_Inst/SlaveFifoWrite_inst/ram_empty_i_reg
    SLICE_X28Y84         LUT6 (Prop_lut6_I3_O)        0.105     9.170 r  USB_Con_Inst/SlaveFifoWrite_inst/ExFifoRdEn_tmp_i_1/O
                         net (fo=1, routed)           0.000     9.170    USB_Con_Inst/SlaveFifoWrite_inst/ExFifoRdEn_tmp_i_1_n_0
    SLICE_X28Y84         FDRE                                         r  USB_Con_Inst/SlaveFifoWrite_inst/ExFifoRdEn_tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=1004, routed)        1.267    16.867    USB_Con_Inst/SlaveFifoWrite_inst/Clk_Out_2_All
    SLICE_X28Y84         FDRE                                         r  USB_Con_Inst/SlaveFifoWrite_inst/ExFifoRdEn_tmp_reg/C
                         clock pessimism              0.159    17.027    
                         clock uncertainty           -0.358    16.669    
    SLICE_X28Y84         FDRE (Setup_fdre_C_D)        0.032    16.701    USB_Con_Inst/SlaveFifoWrite_inst/ExFifoRdEn_tmp_reg
  -------------------------------------------------------------------
                         required time                         16.701    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  7.531    

Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 0.761ns (17.643%)  route 3.552ns (82.357%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 16.933 - 12.500 ) 
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.455     4.715    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/clk_out2
    SLICE_X7Y96          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDCE (Prop_fdce_C_Q)         0.379     5.094 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/Q
                         net (fo=110, routed)         1.963     7.057    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/sel0[1]
    SLICE_X28Y84         LUT5 (Prop_lut5_I2_O)        0.115     7.172 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Ex_Fifo_For_ReadoutSKIROC2_i_1/O
                         net (fo=5, routed)           0.971     8.143    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X9Y73          LUT2 (Prop_lut2_I0_O)        0.267     8.410 r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[12]_i_1/O
                         net (fo=26, routed)          0.618     9.028    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X7Y71          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=1004, routed)        1.333    16.933    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X7Y71          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.159    17.093    
                         clock uncertainty           -0.358    16.735    
    SLICE_X7Y71          FDCE (Setup_fdce_C_CE)      -0.168    16.567    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         16.567    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  7.539    

Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 0.761ns (17.643%)  route 3.552ns (82.357%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 16.933 - 12.500 ) 
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.455     4.715    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/clk_out2
    SLICE_X7Y96          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDCE (Prop_fdce_C_Q)         0.379     5.094 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/Q
                         net (fo=110, routed)         1.963     7.057    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/sel0[1]
    SLICE_X28Y84         LUT5 (Prop_lut5_I2_O)        0.115     7.172 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Ex_Fifo_For_ReadoutSKIROC2_i_1/O
                         net (fo=5, routed)           0.971     8.143    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X9Y73          LUT2 (Prop_lut2_I0_O)        0.267     8.410 r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[12]_i_1/O
                         net (fo=26, routed)          0.618     9.028    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X7Y71          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=1004, routed)        1.333    16.933    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X7Y71          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.159    17.093    
                         clock uncertainty           -0.358    16.735    
    SLICE_X7Y71          FDCE (Setup_fdce_C_CE)      -0.168    16.567    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         16.567    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  7.539    

Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 0.761ns (17.643%)  route 3.552ns (82.357%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 16.933 - 12.500 ) 
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.455     4.715    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/clk_out2
    SLICE_X7Y96          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDCE (Prop_fdce_C_Q)         0.379     5.094 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/Q
                         net (fo=110, routed)         1.963     7.057    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/sel0[1]
    SLICE_X28Y84         LUT5 (Prop_lut5_I2_O)        0.115     7.172 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Ex_Fifo_For_ReadoutSKIROC2_i_1/O
                         net (fo=5, routed)           0.971     8.143    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X9Y73          LUT2 (Prop_lut2_I0_O)        0.267     8.410 r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[12]_i_1/O
                         net (fo=26, routed)          0.618     9.028    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X7Y71          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=1004, routed)        1.333    16.933    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X7Y71          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.159    17.093    
                         clock uncertainty           -0.358    16.735    
    SLICE_X7Y71          FDCE (Setup_fdce_C_CE)      -0.168    16.567    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         16.567    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  7.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.254ns (23.012%)  route 0.850ns (76.988%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.568     1.540    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/clk_out2
    SLICE_X34Y93         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.164     1.704 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=110, routed)         0.492     2.196    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/sel0[2]
    SLICE_X28Y84         LUT5 (Prop_lut5_I3_O)        0.045     2.241 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Ex_Fifo_For_AutoTA_i_15/O
                         net (fo=5, routed)           0.358     2.599    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_en
    SLICE_X8Y84          LUT5 (Prop_lut5_I3_O)        0.045     2.644 r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     2.644    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/gc0.count_d1_reg[12]
    SLICE_X8Y84          FDRE                                         r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.838     2.056    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/rd_clk
    SLICE_X8Y84          FDRE                                         r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism             -0.246     1.810    
                         clock uncertainty            0.358     2.167    
    SLICE_X8Y84          FDRE (Hold_fdre_C_D)         0.120     2.287    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           2.644    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 0.254ns (19.319%)  route 1.061ns (80.681%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.568     1.540    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/clk_out2
    SLICE_X34Y93         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.164     1.704 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=110, routed)         0.492     2.196    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/sel0[2]
    SLICE_X28Y84         LUT5 (Prop_lut5_I3_O)        0.045     2.241 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Ex_Fifo_For_AutoTA_i_15/O
                         net (fo=5, routed)           0.362     2.603    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X8Y84          LUT4 (Prop_lut4_I0_O)        0.045     2.648 r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=2, routed)           0.207     2.855    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ram_empty_fb_i_reg
    RAMB36_X0Y16         RAMB36E1                                     r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.873     2.092    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y16         RAMB36E1                                     r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.246     1.846    
                         clock uncertainty            0.358     2.203    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096     2.299    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           2.855    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.317ns (23.941%)  route 1.007ns (76.059%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.568     1.540    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/clk_out2
    SLICE_X34Y93         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.164     1.704 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=110, routed)         0.492     2.196    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/sel0[2]
    SLICE_X28Y84         LUT5 (Prop_lut5_I3_O)        0.046     2.242 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Ex_Fifo_For_ReadoutSKIROC2_i_1/O
                         net (fo=5, routed)           0.515     2.757    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_en
    SLICE_X9Y73          LUT5 (Prop_lut5_I3_O)        0.107     2.864 r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     2.864    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/gc0.count_d1_reg[12]
    SLICE_X9Y73          FDRE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.829     2.047    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/rd_clk
    SLICE_X9Y73          FDRE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism             -0.246     1.801    
                         clock uncertainty            0.358     2.158    
    SLICE_X9Y73          FDRE (Hold_fdre_C_D)         0.091     2.249    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.249    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        1.396ns  (logic 0.254ns (18.190%)  route 1.142ns (81.810%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.568     1.540    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/clk_out2
    SLICE_X34Y93         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.164     1.704 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=110, routed)         0.492     2.196    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/sel0[2]
    SLICE_X28Y84         LUT5 (Prop_lut5_I3_O)        0.045     2.241 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Ex_Fifo_For_AutoTA_i_15/O
                         net (fo=5, routed)           0.362     2.603    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X8Y84          LUT4 (Prop_lut4_I0_O)        0.045     2.648 r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=2, routed)           0.289     2.936    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_empty_fb_i_reg
    RAMB36_X0Y18         RAMB36E1                                     r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.881     2.100    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y18         RAMB36E1                                     r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.246     1.854    
                         clock uncertainty            0.358     2.211    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096     2.307    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.307    
                         arrival time                           2.936    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.254ns (16.879%)  route 1.251ns (83.121%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.568     1.540    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/clk_out2
    SLICE_X34Y93         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.164     1.704 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=110, routed)         0.492     2.196    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/sel0[2]
    SLICE_X28Y84         LUT5 (Prop_lut5_I3_O)        0.045     2.241 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Ex_Fifo_For_AutoTA_i_15/O
                         net (fo=5, routed)           0.496     2.737    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_en
    SLICE_X8Y84          LUT4 (Prop_lut4_I1_O)        0.045     2.782 r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=2, routed)           0.263     3.045    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y17         RAMB36E1                                     r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.877     2.096    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y17         RAMB36E1                                     r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.246     1.850    
                         clock uncertainty            0.358     2.207    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096     2.303    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           3.045    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.254ns (17.647%)  route 1.185ns (82.353%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.568     1.540    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/clk_out2
    SLICE_X34Y93         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.164     1.704 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=110, routed)         0.492     2.196    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/sel0[2]
    SLICE_X28Y84         LUT5 (Prop_lut5_I3_O)        0.045     2.241 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Ex_Fifo_For_AutoTA_i_15/O
                         net (fo=5, routed)           0.565     2.806    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X8Y81          LUT4 (Prop_lut4_I1_O)        0.045     2.851 r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i0/O
                         net (fo=2, routed)           0.128     2.979    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i0_n_0
    SLICE_X10Y81         FDPE                                         r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.835     2.053    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X10Y81         FDPE                                         r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.246     1.807    
                         clock uncertainty            0.358     2.164    
    SLICE_X10Y81         FDPE (Hold_fdpe_C_D)         0.052     2.216    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.979    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.317ns (20.800%)  route 1.207ns (79.200%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.568     1.540    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/clk_out2
    SLICE_X34Y93         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.164     1.704 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=110, routed)         0.492     2.196    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/sel0[2]
    SLICE_X28Y84         LUT5 (Prop_lut5_I3_O)        0.046     2.242 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Ex_Fifo_For_ReadoutSKIROC2_i_1/O
                         net (fo=5, routed)           0.561     2.803    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X9Y72          LUT4 (Prop_lut4_I0_O)        0.107     2.910 r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=2, routed)           0.154     3.064    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_empty_fb_i_reg
    RAMB36_X0Y14         RAMB36E1                                     r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.870     2.089    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y14         RAMB36E1                                     r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.246     1.843    
                         clock uncertainty            0.358     2.200    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096     2.296    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           3.064    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.254ns (17.154%)  route 1.227ns (82.846%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.568     1.540    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/clk_out2
    SLICE_X34Y93         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.164     1.704 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=110, routed)         0.492     2.196    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/sel0[2]
    SLICE_X28Y84         LUT5 (Prop_lut5_I3_O)        0.045     2.241 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Ex_Fifo_For_AutoTA_i_15/O
                         net (fo=5, routed)           0.565     2.806    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X8Y81          LUT4 (Prop_lut4_I1_O)        0.045     2.851 r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i0/O
                         net (fo=2, routed)           0.170     3.021    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i0_n_0
    SLICE_X10Y81         FDPE                                         r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.835     2.053    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X10Y81         FDPE                                         r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.246     1.807    
                         clock uncertainty            0.358     2.164    
    SLICE_X10Y81         FDPE (Hold_fdpe_C_D)         0.059     2.223    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           3.021    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.851ns  (arrival time - required time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.317ns (19.660%)  route 1.295ns (80.340%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.568     1.540    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/clk_out2
    SLICE_X34Y93         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.164     1.704 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=110, routed)         0.492     2.196    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/sel0[2]
    SLICE_X28Y84         LUT5 (Prop_lut5_I3_O)        0.046     2.242 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Ex_Fifo_For_ReadoutSKIROC2_i_1/O
                         net (fo=5, routed)           0.514     2.756    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_en
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.107     2.863 r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=2, routed)           0.289     3.152    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y13         RAMB36E1                                     r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.875     2.094    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y13         RAMB36E1                                     r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.246     1.848    
                         clock uncertainty            0.358     2.205    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096     2.301    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           3.152    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.254ns (15.649%)  route 1.369ns (84.351%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.568     1.540    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/clk_out2
    SLICE_X34Y93         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.164     1.704 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=110, routed)         0.492     2.196    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/sel0[2]
    SLICE_X28Y84         LUT5 (Prop_lut5_I3_O)        0.045     2.241 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Ex_Fifo_For_AutoTA_i_15/O
                         net (fo=5, routed)           0.496     2.737    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_en
    SLICE_X8Y84          LUT4 (Prop_lut4_I1_O)        0.045     2.782 r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=2, routed)           0.381     3.163    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y19         RAMB36E1                                     r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.882     2.101    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y19         RAMB36E1                                     r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.246     1.855    
                         clock uncertainty            0.358     2.212    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096     2.308    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           3.163    
  -------------------------------------------------------------------
                         slack                                  0.855    





---------------------------------------------------------------------------------------------------
From Clock:  Clk_In
  To Clock:  clk_out1_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack        7.013ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.013ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            hv_control_Inst/uart_clk_gen/counter_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        4.886ns  (logic 0.484ns (9.905%)  route 4.402ns (90.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 29.361 - 25.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 17.126 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=1004, routed)        1.366    17.126    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    17.505 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         3.771    21.276    hv_control_Inst/uart_clk_gen/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X59Y97         LUT2 (Prop_lut2_I0_O)        0.105    21.381 r  hv_control_Inst/uart_clk_gen/counter[19]_i_1/O
                         net (fo=20, routed)          0.631    22.012    hv_control_Inst/uart_clk_gen/counter_0
    SLICE_X59Y93         FDPE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.261    29.361    hv_control_Inst/uart_clk_gen/CLK
    SLICE_X59Y93         FDPE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[0]/C
                         clock pessimism              0.159    29.521    
                         clock uncertainty           -0.327    29.193    
    SLICE_X59Y93         FDPE (Setup_fdpe_C_CE)      -0.168    29.025    hv_control_Inst/uart_clk_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         29.025    
                         arrival time                         -22.012    
  -------------------------------------------------------------------
                         slack                                  7.013    

Slack (MET) :             7.013ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            hv_control_Inst/uart_clk_gen/counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        4.886ns  (logic 0.484ns (9.905%)  route 4.402ns (90.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 29.361 - 25.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 17.126 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=1004, routed)        1.366    17.126    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    17.505 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         3.771    21.276    hv_control_Inst/uart_clk_gen/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X59Y97         LUT2 (Prop_lut2_I0_O)        0.105    21.381 r  hv_control_Inst/uart_clk_gen/counter[19]_i_1/O
                         net (fo=20, routed)          0.631    22.012    hv_control_Inst/uart_clk_gen/counter_0
    SLICE_X59Y93         FDCE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.261    29.361    hv_control_Inst/uart_clk_gen/CLK
    SLICE_X59Y93         FDCE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[1]/C
                         clock pessimism              0.159    29.521    
                         clock uncertainty           -0.327    29.193    
    SLICE_X59Y93         FDCE (Setup_fdce_C_CE)      -0.168    29.025    hv_control_Inst/uart_clk_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         29.025    
                         arrival time                         -22.012    
  -------------------------------------------------------------------
                         slack                                  7.013    

Slack (MET) :             7.013ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            hv_control_Inst/uart_clk_gen/counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        4.886ns  (logic 0.484ns (9.905%)  route 4.402ns (90.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 29.361 - 25.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 17.126 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=1004, routed)        1.366    17.126    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    17.505 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         3.771    21.276    hv_control_Inst/uart_clk_gen/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X59Y97         LUT2 (Prop_lut2_I0_O)        0.105    21.381 r  hv_control_Inst/uart_clk_gen/counter[19]_i_1/O
                         net (fo=20, routed)          0.631    22.012    hv_control_Inst/uart_clk_gen/counter_0
    SLICE_X59Y93         FDCE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.261    29.361    hv_control_Inst/uart_clk_gen/CLK
    SLICE_X59Y93         FDCE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[2]/C
                         clock pessimism              0.159    29.521    
                         clock uncertainty           -0.327    29.193    
    SLICE_X59Y93         FDCE (Setup_fdce_C_CE)      -0.168    29.025    hv_control_Inst/uart_clk_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         29.025    
                         arrival time                         -22.012    
  -------------------------------------------------------------------
                         slack                                  7.013    

Slack (MET) :             7.013ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            hv_control_Inst/uart_clk_gen/counter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        4.886ns  (logic 0.484ns (9.905%)  route 4.402ns (90.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 29.361 - 25.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 17.126 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=1004, routed)        1.366    17.126    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    17.505 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         3.771    21.276    hv_control_Inst/uart_clk_gen/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X59Y97         LUT2 (Prop_lut2_I0_O)        0.105    21.381 r  hv_control_Inst/uart_clk_gen/counter[19]_i_1/O
                         net (fo=20, routed)          0.631    22.012    hv_control_Inst/uart_clk_gen/counter_0
    SLICE_X59Y93         FDCE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.261    29.361    hv_control_Inst/uart_clk_gen/CLK
    SLICE_X59Y93         FDCE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[4]/C
                         clock pessimism              0.159    29.521    
                         clock uncertainty           -0.327    29.193    
    SLICE_X59Y93         FDCE (Setup_fdce_C_CE)      -0.168    29.025    hv_control_Inst/uart_clk_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         29.025    
                         arrival time                         -22.012    
  -------------------------------------------------------------------
                         slack                                  7.013    

Slack (MET) :             7.121ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            hv_control_Inst/uart_clk_gen/counter_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        4.778ns  (logic 0.484ns (10.129%)  route 4.294ns (89.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 29.361 - 25.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 17.126 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=1004, routed)        1.366    17.126    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    17.505 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         3.771    21.276    hv_control_Inst/uart_clk_gen/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X59Y97         LUT2 (Prop_lut2_I0_O)        0.105    21.381 r  hv_control_Inst/uart_clk_gen/counter[19]_i_1/O
                         net (fo=20, routed)          0.523    21.904    hv_control_Inst/uart_clk_gen/counter_0
    SLICE_X59Y94         FDPE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.261    29.361    hv_control_Inst/uart_clk_gen/CLK
    SLICE_X59Y94         FDPE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[3]/C
                         clock pessimism              0.159    29.521    
                         clock uncertainty           -0.327    29.193    
    SLICE_X59Y94         FDPE (Setup_fdpe_C_CE)      -0.168    29.025    hv_control_Inst/uart_clk_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         29.025    
                         arrival time                         -21.904    
  -------------------------------------------------------------------
                         slack                                  7.121    

Slack (MET) :             7.121ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            hv_control_Inst/uart_clk_gen/counter_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        4.778ns  (logic 0.484ns (10.129%)  route 4.294ns (89.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 29.361 - 25.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 17.126 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=1004, routed)        1.366    17.126    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    17.505 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         3.771    21.276    hv_control_Inst/uart_clk_gen/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X59Y97         LUT2 (Prop_lut2_I0_O)        0.105    21.381 r  hv_control_Inst/uart_clk_gen/counter[19]_i_1/O
                         net (fo=20, routed)          0.523    21.904    hv_control_Inst/uart_clk_gen/counter_0
    SLICE_X59Y94         FDCE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.261    29.361    hv_control_Inst/uart_clk_gen/CLK
    SLICE_X59Y94         FDCE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[5]/C
                         clock pessimism              0.159    29.521    
                         clock uncertainty           -0.327    29.193    
    SLICE_X59Y94         FDCE (Setup_fdce_C_CE)      -0.168    29.025    hv_control_Inst/uart_clk_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         29.025    
                         arrival time                         -21.904    
  -------------------------------------------------------------------
                         slack                                  7.121    

Slack (MET) :             7.121ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            hv_control_Inst/uart_clk_gen/counter_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        4.778ns  (logic 0.484ns (10.129%)  route 4.294ns (89.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 29.361 - 25.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 17.126 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=1004, routed)        1.366    17.126    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    17.505 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         3.771    21.276    hv_control_Inst/uart_clk_gen/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X59Y97         LUT2 (Prop_lut2_I0_O)        0.105    21.381 r  hv_control_Inst/uart_clk_gen/counter[19]_i_1/O
                         net (fo=20, routed)          0.523    21.904    hv_control_Inst/uart_clk_gen/counter_0
    SLICE_X59Y94         FDCE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.261    29.361    hv_control_Inst/uart_clk_gen/CLK
    SLICE_X59Y94         FDCE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[6]/C
                         clock pessimism              0.159    29.521    
                         clock uncertainty           -0.327    29.193    
    SLICE_X59Y94         FDCE (Setup_fdce_C_CE)      -0.168    29.025    hv_control_Inst/uart_clk_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         29.025    
                         arrival time                         -21.904    
  -------------------------------------------------------------------
                         slack                                  7.121    

Slack (MET) :             7.121ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            hv_control_Inst/uart_clk_gen/counter_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        4.778ns  (logic 0.484ns (10.129%)  route 4.294ns (89.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 29.361 - 25.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 17.126 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=1004, routed)        1.366    17.126    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    17.505 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         3.771    21.276    hv_control_Inst/uart_clk_gen/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X59Y97         LUT2 (Prop_lut2_I0_O)        0.105    21.381 r  hv_control_Inst/uart_clk_gen/counter[19]_i_1/O
                         net (fo=20, routed)          0.523    21.904    hv_control_Inst/uart_clk_gen/counter_0
    SLICE_X59Y94         FDCE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.261    29.361    hv_control_Inst/uart_clk_gen/CLK
    SLICE_X59Y94         FDCE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[7]/C
                         clock pessimism              0.159    29.521    
                         clock uncertainty           -0.327    29.193    
    SLICE_X59Y94         FDCE (Setup_fdce_C_CE)      -0.168    29.025    hv_control_Inst/uart_clk_gen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         29.025    
                         arrival time                         -21.904    
  -------------------------------------------------------------------
                         slack                                  7.121    

Slack (MET) :             7.121ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            hv_control_Inst/uart_clk_gen/counter_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        4.778ns  (logic 0.484ns (10.129%)  route 4.294ns (89.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 29.361 - 25.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 17.126 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=1004, routed)        1.366    17.126    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    17.505 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         3.771    21.276    hv_control_Inst/uart_clk_gen/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X59Y97         LUT2 (Prop_lut2_I0_O)        0.105    21.381 r  hv_control_Inst/uart_clk_gen/counter[19]_i_1/O
                         net (fo=20, routed)          0.523    21.904    hv_control_Inst/uart_clk_gen/counter_0
    SLICE_X59Y94         FDCE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.261    29.361    hv_control_Inst/uart_clk_gen/CLK
    SLICE_X59Y94         FDCE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[8]/C
                         clock pessimism              0.159    29.521    
                         clock uncertainty           -0.327    29.193    
    SLICE_X59Y94         FDCE (Setup_fdce_C_CE)      -0.168    29.025    hv_control_Inst/uart_clk_gen/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         29.025    
                         arrival time                         -21.904    
  -------------------------------------------------------------------
                         slack                                  7.121    

Slack (MET) :             7.121ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            hv_control_Inst/uart_clk_gen/counter_reg[9]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        4.778ns  (logic 0.484ns (10.129%)  route 4.294ns (89.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 29.361 - 25.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 17.126 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=1004, routed)        1.366    17.126    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    17.505 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         3.771    21.276    hv_control_Inst/uart_clk_gen/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X59Y97         LUT2 (Prop_lut2_I0_O)        0.105    21.381 r  hv_control_Inst/uart_clk_gen/counter[19]_i_1/O
                         net (fo=20, routed)          0.523    21.904    hv_control_Inst/uart_clk_gen/counter_0
    SLICE_X59Y94         FDPE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.261    29.361    hv_control_Inst/uart_clk_gen/CLK
    SLICE_X59Y94         FDPE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[9]/C
                         clock pessimism              0.159    29.521    
                         clock uncertainty           -0.327    29.193    
    SLICE_X59Y94         FDPE (Setup_fdpe_C_CE)      -0.168    29.025    hv_control_Inst/uart_clk_gen/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         29.025    
                         arrival time                         -21.904    
  -------------------------------------------------------------------
                         slack                                  7.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Start_Hv/Output_Valid_Sig_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Tell_Start_Stop/din_delay_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.186ns (21.043%)  route 0.698ns (78.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.558     1.530    usb_command_interpreter_Inst/Cmd_Out_Start_Hv/Clk_Out_2_All
    SLICE_X43Y80         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Start_Hv/Output_Valid_Sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDCE (Prop_fdce_C_Q)         0.141     1.671 r  usb_command_interpreter_Inst/Cmd_Out_Start_Hv/Output_Valid_Sig_reg/Q
                         net (fo=3, routed)           0.698     2.369    usb_command_interpreter_Inst/Cmd_Out_Stop_Hv/Output_Valid_Sig_reg_1
    SLICE_X44Y87         LUT2 (Prop_lut2_I1_O)        0.045     2.414 r  usb_command_interpreter_Inst/Cmd_Out_Stop_Hv/din_delay[0][0]_i_1/O
                         net (fo=1, routed)           0.000     2.414    Prepare_Hv_Cmd_Inst/Tell_Start_Stop/Sig_Start_Stop_Hv
    SLICE_X44Y87         FDCE                                         r  Prepare_Hv_Cmd_Inst/Tell_Start_Stop/din_delay_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.832     2.050    Prepare_Hv_Cmd_Inst/Tell_Start_Stop/CLK
    SLICE_X44Y87         FDCE                                         r  Prepare_Hv_Cmd_Inst/Tell_Start_Stop/din_delay_reg[0][0]/C
                         clock pessimism             -0.246     1.804    
                         clock uncertainty            0.327     2.131    
    SLICE_X44Y87         FDCE (Hold_fdce_C_D)         0.092     2.223    Prepare_Hv_Cmd_Inst/Tell_Start_Stop/din_delay_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Start_Hv/Output_Valid_Sig_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/FSM_sequential_State_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.231ns (21.574%)  route 0.840ns (78.426%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.558     1.530    usb_command_interpreter_Inst/Cmd_Out_Start_Hv/Clk_Out_2_All
    SLICE_X43Y80         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Start_Hv/Output_Valid_Sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDCE (Prop_fdce_C_Q)         0.141     1.671 r  usb_command_interpreter_Inst/Cmd_Out_Start_Hv/Output_Valid_Sig_reg/Q
                         net (fo=3, routed)           0.784     2.455    Prepare_Hv_Cmd_Inst/Tell_Start_Cfg/Output_Valid_Sig_reg
    SLICE_X44Y87         LUT6 (Prop_lut6_I3_O)        0.045     2.500 r  Prepare_Hv_Cmd_Inst/Tell_Start_Cfg/FSM_sequential_State[1]_i_2__3/O
                         net (fo=1, routed)           0.056     2.556    Prepare_Hv_Cmd_Inst/Tell_Start_Cfg/FSM_sequential_State[1]_i_2__3_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I2_O)        0.045     2.601 r  Prepare_Hv_Cmd_Inst/Tell_Start_Cfg/FSM_sequential_State[1]_i_1__3/O
                         net (fo=1, routed)           0.000     2.601    Prepare_Hv_Cmd_Inst/Tell_Start_Cfg_n_1
    SLICE_X44Y87         FDCE                                         r  Prepare_Hv_Cmd_Inst/FSM_sequential_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.832     2.050    Prepare_Hv_Cmd_Inst/CLK
    SLICE_X44Y87         FDCE                                         r  Prepare_Hv_Cmd_Inst/FSM_sequential_State_reg[1]/C
                         clock pessimism             -0.246     1.804    
                         clock uncertainty            0.327     2.131    
    SLICE_X44Y87         FDCE (Hold_fdce_C_D)         0.091     2.222    Prepare_Hv_Cmd_Inst/FSM_sequential_State_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Start_Cfg_Hv/Output_Valid_Sig_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Tell_Start_Cfg/din_delay_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.141ns (13.299%)  route 0.919ns (86.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.558     1.530    usb_command_interpreter_Inst/Cmd_Out_Start_Cfg_Hv/Clk_Out_2_All
    SLICE_X43Y80         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Start_Cfg_Hv/Output_Valid_Sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDCE (Prop_fdce_C_Q)         0.141     1.671 r  usb_command_interpreter_Inst/Cmd_Out_Start_Cfg_Hv/Output_Valid_Sig_reg/Q
                         net (fo=3, routed)           0.919     2.590    Prepare_Hv_Cmd_Inst/Tell_Start_Cfg/Sig_Start_Cfg_Hv
    SLICE_X44Y87         FDCE                                         r  Prepare_Hv_Cmd_Inst/Tell_Start_Cfg/din_delay_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.832     2.050    Prepare_Hv_Cmd_Inst/Tell_Start_Cfg/CLK
    SLICE_X44Y87         FDCE                                         r  Prepare_Hv_Cmd_Inst/Tell_Start_Cfg/din_delay_reg[0][0]/C
                         clock pessimism             -0.246     1.804    
                         clock uncertainty            0.327     2.131    
    SLICE_X44Y87         FDCE (Hold_fdce_C_D)         0.075     2.206    Prepare_Hv_Cmd_Inst/Tell_Start_Cfg/din_delay_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.590    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Start_Hv/Output_Valid_Sig_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/FSM_sequential_State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.231ns (18.400%)  route 1.024ns (81.600%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.558     1.530    usb_command_interpreter_Inst/Cmd_Out_Start_Hv/Clk_Out_2_All
    SLICE_X43Y80         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Start_Hv/Output_Valid_Sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDCE (Prop_fdce_C_Q)         0.141     1.671 r  usb_command_interpreter_Inst/Cmd_Out_Start_Hv/Output_Valid_Sig_reg/Q
                         net (fo=3, routed)           0.701     2.372    usb_command_interpreter_Inst/Cmd_Out_Start_Cfg_Hv/Output_Valid_Sig_reg_1
    SLICE_X44Y87         LUT5 (Prop_lut5_I4_O)        0.045     2.417 r  usb_command_interpreter_Inst/Cmd_Out_Start_Cfg_Hv/FSM_sequential_State[0]_i_4__1/O
                         net (fo=1, routed)           0.323     2.740    Prepare_Hv_Cmd_Inst/din_delay_reg[1][0]
    SLICE_X43Y90         LUT6 (Prop_lut6_I5_O)        0.045     2.785 r  Prepare_Hv_Cmd_Inst/FSM_sequential_State[0]_i_1__1/O
                         net (fo=1, routed)           0.000     2.785    Prepare_Hv_Cmd_Inst/FSM_sequential_State[0]_i_1__1_n_0
    SLICE_X43Y90         FDCE                                         r  Prepare_Hv_Cmd_Inst/FSM_sequential_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.835     2.053    Prepare_Hv_Cmd_Inst/CLK
    SLICE_X43Y90         FDCE                                         r  Prepare_Hv_Cmd_Inst/FSM_sequential_State_reg[0]/C
                         clock pessimism             -0.246     1.807    
                         clock uncertainty            0.327     2.134    
    SLICE_X43Y90         FDCE (Hold_fdce_C_D)         0.091     2.225    Prepare_Hv_Cmd_Inst/FSM_sequential_State_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.785    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/FSM_sequential_State_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.186ns (11.058%)  route 1.496ns (88.942%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.565     1.537    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.141     1.678 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         1.496     3.174    Prepare_Hv_Cmd_Inst/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X43Y90         LUT4 (Prop_lut4_I0_O)        0.045     3.219 r  Prepare_Hv_Cmd_Inst/FSM_sequential_State[2]_i_1__1/O
                         net (fo=1, routed)           0.000     3.219    Prepare_Hv_Cmd_Inst/FSM_sequential_State[2]_i_1__1_n_0
    SLICE_X43Y90         FDCE                                         r  Prepare_Hv_Cmd_Inst/FSM_sequential_State_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.835     2.053    Prepare_Hv_Cmd_Inst/CLK
    SLICE_X43Y90         FDCE                                         r  Prepare_Hv_Cmd_Inst/FSM_sequential_State_reg[2]/C
                         clock pessimism             -0.246     1.807    
                         clock uncertainty            0.327     2.134    
    SLICE_X43Y90         FDCE (Hold_fdce_C_D)         0.092     2.226    Prepare_Hv_Cmd_Inst/FSM_sequential_State_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           3.219    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             1.695ns  (arrival time - required time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            hv_control_Inst/uart_clk_gen/counter_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        2.253ns  (logic 0.186ns (8.254%)  route 2.067ns (91.746%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.565     1.537    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.141     1.678 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         1.944     3.622    hv_control_Inst/uart_clk_gen/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X59Y97         LUT2 (Prop_lut2_I0_O)        0.045     3.667 r  hv_control_Inst/uart_clk_gen/counter[19]_i_1/O
                         net (fo=20, routed)          0.123     3.790    hv_control_Inst/uart_clk_gen/counter_0
    SLICE_X59Y97         FDCE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.836     2.054    hv_control_Inst/uart_clk_gen/CLK
    SLICE_X59Y97         FDCE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[16]/C
                         clock pessimism             -0.246     1.808    
                         clock uncertainty            0.327     2.135    
    SLICE_X59Y97         FDCE (Hold_fdce_C_CE)       -0.039     2.096    hv_control_Inst/uart_clk_gen/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           3.790    
  -------------------------------------------------------------------
                         slack                                  1.695    

Slack (MET) :             1.695ns  (arrival time - required time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            hv_control_Inst/uart_clk_gen/counter_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        2.253ns  (logic 0.186ns (8.254%)  route 2.067ns (91.746%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.565     1.537    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.141     1.678 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         1.944     3.622    hv_control_Inst/uart_clk_gen/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X59Y97         LUT2 (Prop_lut2_I0_O)        0.045     3.667 r  hv_control_Inst/uart_clk_gen/counter[19]_i_1/O
                         net (fo=20, routed)          0.123     3.790    hv_control_Inst/uart_clk_gen/counter_0
    SLICE_X59Y97         FDCE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.836     2.054    hv_control_Inst/uart_clk_gen/CLK
    SLICE_X59Y97         FDCE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[17]/C
                         clock pessimism             -0.246     1.808    
                         clock uncertainty            0.327     2.135    
    SLICE_X59Y97         FDCE (Hold_fdce_C_CE)       -0.039     2.096    hv_control_Inst/uart_clk_gen/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           3.790    
  -------------------------------------------------------------------
                         slack                                  1.695    

Slack (MET) :             1.695ns  (arrival time - required time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            hv_control_Inst/uart_clk_gen/counter_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        2.253ns  (logic 0.186ns (8.254%)  route 2.067ns (91.746%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.565     1.537    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.141     1.678 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         1.944     3.622    hv_control_Inst/uart_clk_gen/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X59Y97         LUT2 (Prop_lut2_I0_O)        0.045     3.667 r  hv_control_Inst/uart_clk_gen/counter[19]_i_1/O
                         net (fo=20, routed)          0.123     3.790    hv_control_Inst/uart_clk_gen/counter_0
    SLICE_X59Y97         FDCE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.836     2.054    hv_control_Inst/uart_clk_gen/CLK
    SLICE_X59Y97         FDCE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[18]/C
                         clock pessimism             -0.246     1.808    
                         clock uncertainty            0.327     2.135    
    SLICE_X59Y97         FDCE (Hold_fdce_C_CE)       -0.039     2.096    hv_control_Inst/uart_clk_gen/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           3.790    
  -------------------------------------------------------------------
                         slack                                  1.695    

Slack (MET) :             1.695ns  (arrival time - required time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            hv_control_Inst/uart_clk_gen/counter_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        2.253ns  (logic 0.186ns (8.254%)  route 2.067ns (91.746%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.565     1.537    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.141     1.678 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         1.944     3.622    hv_control_Inst/uart_clk_gen/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X59Y97         LUT2 (Prop_lut2_I0_O)        0.045     3.667 r  hv_control_Inst/uart_clk_gen/counter[19]_i_1/O
                         net (fo=20, routed)          0.123     3.790    hv_control_Inst/uart_clk_gen/counter_0
    SLICE_X59Y97         FDCE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.836     2.054    hv_control_Inst/uart_clk_gen/CLK
    SLICE_X59Y97         FDCE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[19]/C
                         clock pessimism             -0.246     1.808    
                         clock uncertainty            0.327     2.135    
    SLICE_X59Y97         FDCE (Hold_fdce_C_CE)       -0.039     2.096    hv_control_Inst/uart_clk_gen/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           3.790    
  -------------------------------------------------------------------
                         slack                                  1.695    

Slack (MET) :             1.763ns  (arrival time - required time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            hv_control_Inst/uart_clk_gen/counter_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        2.321ns  (logic 0.186ns (8.013%)  route 2.135ns (91.987%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.565     1.537    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.141     1.678 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         1.944     3.622    hv_control_Inst/uart_clk_gen/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X59Y97         LUT2 (Prop_lut2_I0_O)        0.045     3.667 r  hv_control_Inst/uart_clk_gen/counter[19]_i_1/O
                         net (fo=20, routed)          0.191     3.858    hv_control_Inst/uart_clk_gen/counter_0
    SLICE_X59Y96         FDCE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.835     2.053    hv_control_Inst/uart_clk_gen/CLK
    SLICE_X59Y96         FDCE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[12]/C
                         clock pessimism             -0.246     1.807    
                         clock uncertainty            0.327     2.134    
    SLICE_X59Y96         FDCE (Hold_fdce_C_CE)       -0.039     2.095    hv_control_Inst/uart_clk_gen/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           3.858    
  -------------------------------------------------------------------
                         slack                                  1.763    





---------------------------------------------------------------------------------------------------
From Clock:  Clk_In
  To Clock:  clk_out2_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack        6.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.188ns  (required time - arrival time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/Output_Valid_Sig_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[95]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        5.908ns  (logic 0.589ns (9.970%)  route 5.319ns (90.030%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 104.361 - 100.000 ) 
    Source Clock Delay      (SCD):    4.641ns = ( 92.141 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=1004, routed)        1.381    92.141    usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/Clk_Out_2_All
    SLICE_X36Y98         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/Output_Valid_Sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDCE (Prop_fdce_C_Q)         0.379    92.520 r  usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/Output_Valid_Sig_reg/Q
                         net (fo=2, routed)           1.221    93.740    usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/Sel_Work_Mode_Sig
    SLICE_X33Y101        LUT2 (Prop_lut2_I0_O)        0.105    93.845 r  usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/LED_OBUF[7]_inst_i_1/O
                         net (fo=41, routed)          4.098    97.943    Prepare_Register_Inst/LED_OBUF[1]
    SLICE_X8Y113         LUT4 (Prop_lut4_I3_O)        0.105    98.048 r  Prepare_Register_Inst/Para616_Shiftreg[95]_C_i_1/O
                         net (fo=1, routed)           0.000    98.048    Prepare_Register_Inst/Para616_Shiftreg[95]
    SLICE_X8Y113         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[95]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.260   104.361    Prepare_Register_Inst/clk_out2
    SLICE_X8Y113         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[95]_C/C
                         clock pessimism              0.159   104.520    
                         clock uncertainty           -0.358   104.162    
    SLICE_X8Y113         FDCE (Setup_fdce_C_D)        0.074   104.236    Prepare_Register_Inst/Para616_Shiftreg_reg[95]_C
  -------------------------------------------------------------------
                         required time                        104.236    
                         arrival time                         -98.048    
  -------------------------------------------------------------------
                         slack                                  6.188    

Slack (MET) :             6.349ns  (required time - arrival time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/Output_Valid_Sig_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[119]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        5.745ns  (logic 0.589ns (10.252%)  route 5.156ns (89.748%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 104.361 - 100.000 ) 
    Source Clock Delay      (SCD):    4.641ns = ( 92.141 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=1004, routed)        1.381    92.141    usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/Clk_Out_2_All
    SLICE_X36Y98         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/Output_Valid_Sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDCE (Prop_fdce_C_Q)         0.379    92.520 r  usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/Output_Valid_Sig_reg/Q
                         net (fo=2, routed)           1.221    93.740    usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/Sel_Work_Mode_Sig
    SLICE_X33Y101        LUT2 (Prop_lut2_I0_O)        0.105    93.845 r  usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/LED_OBUF[7]_inst_i_1/O
                         net (fo=41, routed)          3.935    97.780    Prepare_Register_Inst/LED_OBUF[1]
    SLICE_X8Y113         LUT4 (Prop_lut4_I3_O)        0.105    97.885 r  Prepare_Register_Inst/Para616_Shiftreg[119]_C_i_1/O
                         net (fo=1, routed)           0.000    97.885    Prepare_Register_Inst/Para616_Shiftreg[119]
    SLICE_X8Y113         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[119]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.260   104.361    Prepare_Register_Inst/clk_out2
    SLICE_X8Y113         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[119]_C/C
                         clock pessimism              0.159   104.520    
                         clock uncertainty           -0.358   104.162    
    SLICE_X8Y113         FDCE (Setup_fdce_C_D)        0.072   104.234    Prepare_Register_Inst/Para616_Shiftreg_reg[119]_C
  -------------------------------------------------------------------
                         required time                        104.234    
                         arrival time                         -97.885    
  -------------------------------------------------------------------
                         slack                                  6.349    

Slack (MET) :             6.706ns  (required time - arrival time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/Output_Valid_Sig_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[176]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        5.416ns  (logic 0.589ns (10.875%)  route 4.827ns (89.125%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.429ns = ( 104.429 - 100.000 ) 
    Source Clock Delay      (SCD):    4.641ns = ( 92.141 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=1004, routed)        1.381    92.141    usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/Clk_Out_2_All
    SLICE_X36Y98         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/Output_Valid_Sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDCE (Prop_fdce_C_Q)         0.379    92.520 r  usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/Output_Valid_Sig_reg/Q
                         net (fo=2, routed)           1.221    93.740    usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/Sel_Work_Mode_Sig
    SLICE_X33Y101        LUT2 (Prop_lut2_I0_O)        0.105    93.845 r  usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/LED_OBUF[7]_inst_i_1/O
                         net (fo=41, routed)          3.606    97.452    Prepare_Register_Inst/LED_OBUF[1]
    SLICE_X7Y111         LUT4 (Prop_lut4_I3_O)        0.105    97.557 r  Prepare_Register_Inst/Para616_Shiftreg[176]_C_i_1/O
                         net (fo=1, routed)           0.000    97.557    Prepare_Register_Inst/Para616_Shiftreg[176]
    SLICE_X7Y111         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[176]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.328   104.429    Prepare_Register_Inst/clk_out2
    SLICE_X7Y111         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[176]_C/C
                         clock pessimism              0.159   104.588    
                         clock uncertainty           -0.358   104.230    
    SLICE_X7Y111         FDCE (Setup_fdce_C_D)        0.032   104.262    Prepare_Register_Inst/Para616_Shiftreg_reg[176]_C
  -------------------------------------------------------------------
                         required time                        104.262    
                         arrival time                         -97.557    
  -------------------------------------------------------------------
                         slack                                  6.706    

Slack (MET) :             6.750ns  (required time - arrival time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/Output_Valid_Sig_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[26]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        5.416ns  (logic 0.589ns (10.875%)  route 4.827ns (89.125%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.429ns = ( 104.429 - 100.000 ) 
    Source Clock Delay      (SCD):    4.641ns = ( 92.141 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=1004, routed)        1.381    92.141    usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/Clk_Out_2_All
    SLICE_X36Y98         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/Output_Valid_Sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDCE (Prop_fdce_C_Q)         0.379    92.520 r  usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/Output_Valid_Sig_reg/Q
                         net (fo=2, routed)           1.221    93.740    usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/Sel_Work_Mode_Sig
    SLICE_X33Y101        LUT2 (Prop_lut2_I0_O)        0.105    93.845 r  usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/LED_OBUF[7]_inst_i_1/O
                         net (fo=41, routed)          3.606    97.452    Prepare_Register_Inst/LED_OBUF[1]
    SLICE_X6Y111         LUT4 (Prop_lut4_I3_O)        0.105    97.557 r  Prepare_Register_Inst/Para616_Shiftreg[26]_C_i_1/O
                         net (fo=1, routed)           0.000    97.557    Prepare_Register_Inst/Para616_Shiftreg[26]
    SLICE_X6Y111         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[26]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.328   104.429    Prepare_Register_Inst/clk_out2
    SLICE_X6Y111         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[26]_C/C
                         clock pessimism              0.159   104.588    
                         clock uncertainty           -0.358   104.230    
    SLICE_X6Y111         FDCE (Setup_fdce_C_D)        0.076   104.306    Prepare_Register_Inst/Para616_Shiftreg_reg[26]_C
  -------------------------------------------------------------------
                         required time                        104.306    
                         arrival time                         -97.557    
  -------------------------------------------------------------------
                         slack                                  6.750    

Slack (MET) :             6.864ns  (required time - arrival time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/Output_Valid_Sig_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[128]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        5.300ns  (logic 0.589ns (11.112%)  route 4.711ns (88.888%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.430ns = ( 104.430 - 100.000 ) 
    Source Clock Delay      (SCD):    4.641ns = ( 92.141 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=1004, routed)        1.381    92.141    usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/Clk_Out_2_All
    SLICE_X36Y98         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/Output_Valid_Sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDCE (Prop_fdce_C_Q)         0.379    92.520 r  usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/Output_Valid_Sig_reg/Q
                         net (fo=2, routed)           1.221    93.740    usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/Sel_Work_Mode_Sig
    SLICE_X33Y101        LUT2 (Prop_lut2_I0_O)        0.105    93.845 r  usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/LED_OBUF[7]_inst_i_1/O
                         net (fo=41, routed)          3.491    97.336    Prepare_Register_Inst/LED_OBUF[1]
    SLICE_X6Y110         LUT4 (Prop_lut4_I3_O)        0.105    97.441 r  Prepare_Register_Inst/Para616_Shiftreg[128]_C_i_1/O
                         net (fo=1, routed)           0.000    97.441    Prepare_Register_Inst/Para616_Shiftreg[128]
    SLICE_X6Y110         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[128]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.329   104.430    Prepare_Register_Inst/clk_out2
    SLICE_X6Y110         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[128]_C/C
                         clock pessimism              0.159   104.589    
                         clock uncertainty           -0.358   104.231    
    SLICE_X6Y110         FDCE (Setup_fdce_C_D)        0.074   104.305    Prepare_Register_Inst/Para616_Shiftreg_reg[128]_C
  -------------------------------------------------------------------
                         required time                        104.305    
                         arrival time                         -97.441    
  -------------------------------------------------------------------
                         slack                                  6.864    

Slack (MET) :             6.878ns  (required time - arrival time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/Output_Valid_Sig_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[122]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        5.286ns  (logic 0.589ns (11.142%)  route 4.697ns (88.858%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.430ns = ( 104.430 - 100.000 ) 
    Source Clock Delay      (SCD):    4.641ns = ( 92.141 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=1004, routed)        1.381    92.141    usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/Clk_Out_2_All
    SLICE_X36Y98         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/Output_Valid_Sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDCE (Prop_fdce_C_Q)         0.379    92.520 r  usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/Output_Valid_Sig_reg/Q
                         net (fo=2, routed)           1.221    93.740    usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/Sel_Work_Mode_Sig
    SLICE_X33Y101        LUT2 (Prop_lut2_I0_O)        0.105    93.845 r  usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/LED_OBUF[7]_inst_i_1/O
                         net (fo=41, routed)          3.477    97.322    Prepare_Register_Inst/LED_OBUF[1]
    SLICE_X6Y110         LUT4 (Prop_lut4_I3_O)        0.105    97.427 r  Prepare_Register_Inst/Para616_Shiftreg[122]_C_i_1/O
                         net (fo=1, routed)           0.000    97.427    Prepare_Register_Inst/Para616_Shiftreg[122]
    SLICE_X6Y110         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[122]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.329   104.430    Prepare_Register_Inst/clk_out2
    SLICE_X6Y110         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[122]_C/C
                         clock pessimism              0.159   104.589    
                         clock uncertainty           -0.358   104.231    
    SLICE_X6Y110         FDCE (Setup_fdce_C_D)        0.074   104.305    Prepare_Register_Inst/Para616_Shiftreg_reg[122]_C
  -------------------------------------------------------------------
                         required time                        104.305    
                         arrival time                         -97.427    
  -------------------------------------------------------------------
                         slack                                  6.878    

Slack (MET) :             6.953ns  (required time - arrival time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/Output_Valid_Sig_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[98]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        5.171ns  (logic 0.589ns (11.389%)  route 4.582ns (88.611%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.431ns = ( 104.431 - 100.000 ) 
    Source Clock Delay      (SCD):    4.641ns = ( 92.141 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=1004, routed)        1.381    92.141    usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/Clk_Out_2_All
    SLICE_X36Y98         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/Output_Valid_Sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDCE (Prop_fdce_C_Q)         0.379    92.520 r  usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/Output_Valid_Sig_reg/Q
                         net (fo=2, routed)           1.221    93.740    usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/Sel_Work_Mode_Sig
    SLICE_X33Y101        LUT2 (Prop_lut2_I0_O)        0.105    93.845 r  usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/LED_OBUF[7]_inst_i_1/O
                         net (fo=41, routed)          3.362    97.207    Prepare_Register_Inst/LED_OBUF[1]
    SLICE_X7Y109         LUT4 (Prop_lut4_I3_O)        0.105    97.312 r  Prepare_Register_Inst/Para616_Shiftreg[98]_C_i_1/O
                         net (fo=1, routed)           0.000    97.312    Prepare_Register_Inst/Para616_Shiftreg[98]
    SLICE_X7Y109         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[98]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.330   104.431    Prepare_Register_Inst/clk_out2
    SLICE_X7Y109         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[98]_C/C
                         clock pessimism              0.159   104.590    
                         clock uncertainty           -0.358   104.232    
    SLICE_X7Y109         FDCE (Setup_fdce_C_D)        0.033   104.265    Prepare_Register_Inst/Para616_Shiftreg_reg[98]_C
  -------------------------------------------------------------------
                         required time                        104.265    
                         arrival time                         -97.312    
  -------------------------------------------------------------------
                         slack                                  6.953    

Slack (MET) :             6.959ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/FSM_onehot_State_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        5.192ns  (logic 0.694ns (13.366%)  route 4.498ns (86.634%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.445ns = ( 104.445 - 100.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 92.126 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=1004, routed)        1.366    92.126    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    92.505 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         3.064    95.569    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X7Y96          LUT3 (Prop_lut3_I1_O)        0.105    95.674 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/FSM_onehot_State[7]_i_3__1/O
                         net (fo=5, routed)           0.766    96.440    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/FSM_onehot_State[7]_i_3__1_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I5_O)        0.105    96.545 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/FSM_onehot_State[11]_i_5__1/O
                         net (fo=5, routed)           0.668    97.213    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/FSM_onehot_State[11]_i_5__1_n_0
    SLICE_X4Y98          LUT4 (Prop_lut4_I3_O)        0.105    97.318 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/FSM_onehot_State[8]_i_1__1/O
                         net (fo=1, routed)           0.000    97.318    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/FSM_onehot_State[8]_i_1__1_n_0
    SLICE_X4Y98          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/FSM_onehot_State_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.345   104.445    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/clk_out2
    SLICE_X4Y98          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/FSM_onehot_State_reg[8]/C
                         clock pessimism              0.159   104.605    
                         clock uncertainty           -0.358   104.247    
    SLICE_X4Y98          FDCE (Setup_fdce_C_D)        0.030   104.277    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/FSM_onehot_State_reg[8]
  -------------------------------------------------------------------
                         required time                        104.277    
                         arrival time                         -97.318    
  -------------------------------------------------------------------
                         slack                                  6.959    

Slack (MET) :             7.023ns  (required time - arrival time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/Output_Valid_Sig_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[104]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        5.099ns  (logic 0.589ns (11.551%)  route 4.510ns (88.449%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.429ns = ( 104.429 - 100.000 ) 
    Source Clock Delay      (SCD):    4.641ns = ( 92.141 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=1004, routed)        1.381    92.141    usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/Clk_Out_2_All
    SLICE_X36Y98         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/Output_Valid_Sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDCE (Prop_fdce_C_Q)         0.379    92.520 r  usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/Output_Valid_Sig_reg/Q
                         net (fo=2, routed)           1.221    93.740    usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/Sel_Work_Mode_Sig
    SLICE_X33Y101        LUT2 (Prop_lut2_I0_O)        0.105    93.845 r  usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/LED_OBUF[7]_inst_i_1/O
                         net (fo=41, routed)          3.289    97.135    Prepare_Register_Inst/LED_OBUF[1]
    SLICE_X5Y111         LUT4 (Prop_lut4_I3_O)        0.105    97.240 r  Prepare_Register_Inst/Para616_Shiftreg[104]_C_i_1/O
                         net (fo=1, routed)           0.000    97.240    Prepare_Register_Inst/Para616_Shiftreg[104]
    SLICE_X5Y111         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[104]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.328   104.429    Prepare_Register_Inst/clk_out2
    SLICE_X5Y111         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[104]_C/C
                         clock pessimism              0.159   104.588    
                         clock uncertainty           -0.358   104.230    
    SLICE_X5Y111         FDCE (Setup_fdce_C_D)        0.032   104.262    Prepare_Register_Inst/Para616_Shiftreg_reg[104]_C
  -------------------------------------------------------------------
                         required time                        104.262    
                         arrival time                         -97.240    
  -------------------------------------------------------------------
                         slack                                  7.023    

Slack (MET) :             7.094ns  (required time - arrival time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/Output_Valid_Sig_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[71]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        5.031ns  (logic 0.589ns (11.708%)  route 4.442ns (88.292%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.431ns = ( 104.431 - 100.000 ) 
    Source Clock Delay      (SCD):    4.641ns = ( 92.141 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=1004, routed)        1.381    92.141    usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/Clk_Out_2_All
    SLICE_X36Y98         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/Output_Valid_Sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDCE (Prop_fdce_C_Q)         0.379    92.520 r  usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/Output_Valid_Sig_reg/Q
                         net (fo=2, routed)           1.221    93.740    usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/Sel_Work_Mode_Sig
    SLICE_X33Y101        LUT2 (Prop_lut2_I0_O)        0.105    93.845 r  usb_command_interpreter_Inst/Cmd_Out_Sel_Work_Mode/LED_OBUF[7]_inst_i_1/O
                         net (fo=41, routed)          3.221    97.066    Prepare_Register_Inst/LED_OBUF[1]
    SLICE_X7Y108         LUT4 (Prop_lut4_I3_O)        0.105    97.171 r  Prepare_Register_Inst/Para616_Shiftreg[71]_C_i_1/O
                         net (fo=1, routed)           0.000    97.171    Prepare_Register_Inst/Para616_Shiftreg[71]
    SLICE_X7Y108         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[71]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.330   104.431    Prepare_Register_Inst/clk_out2
    SLICE_X7Y108         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[71]_C/C
                         clock pessimism              0.159   104.590    
                         clock uncertainty           -0.358   104.232    
    SLICE_X7Y108         FDCE (Setup_fdce_C_D)        0.033   104.265    Prepare_Register_Inst/Para616_Shiftreg_reg[71]_C
  -------------------------------------------------------------------
                         required time                        104.265    
                         arrival time                         -97.171    
  -------------------------------------------------------------------
                         slack                                  7.094    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Read_Register_Set_Inst/Shift_64_Bit_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.186ns (22.889%)  route 0.627ns (77.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.563     1.535    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X39Y108        FDCE                                         r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDCE (Prop_fdce_C_Q)         0.141     1.676 r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[15]/Q
                         net (fo=1, routed)           0.627     2.303    Read_Register_Set_Inst/O72[13]
    SLICE_X40Y109        LUT3 (Prop_lut3_I2_O)        0.045     2.348 r  Read_Register_Set_Inst/Shift_64_Bit[15]_i_1/O
                         net (fo=1, routed)           0.000     2.348    Read_Register_Set_Inst/Shift_64_Bit[15]_i_1_n_0
    SLICE_X40Y109        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.835     2.053    Read_Register_Set_Inst/clk_out2
    SLICE_X40Y109        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[15]/C
                         clock pessimism             -0.246     1.807    
                         clock uncertainty            0.358     2.164    
    SLICE_X40Y109        FDCE (Hold_fdce_C_D)         0.092     2.256    Read_Register_Set_Inst/Shift_64_Bit_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.256    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[64]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Read_Register_Set_Inst/Shift_64_Bit_reg[64]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.186ns (21.989%)  route 0.660ns (78.011%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.562     1.534    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X39Y110        FDCE                                         r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y110        FDCE (Prop_fdce_C_Q)         0.141     1.675 r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[64]/Q
                         net (fo=1, routed)           0.660     2.335    Read_Register_Set_Inst/O72[62]
    SLICE_X38Y108        LUT3 (Prop_lut3_I2_O)        0.045     2.380 r  Read_Register_Set_Inst/Shift_64_Bit[64]_i_2/O
                         net (fo=1, routed)           0.000     2.380    Read_Register_Set_Inst/Shift_64_Bit[64]_i_2_n_0
    SLICE_X38Y108        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.835     2.053    Read_Register_Set_Inst/clk_out2
    SLICE_X38Y108        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[64]/C
                         clock pessimism             -0.246     1.807    
                         clock uncertainty            0.358     2.164    
    SLICE_X38Y108        FDCE (Hold_fdce_C_D)         0.121     2.285    Read_Register_Set_Inst/Shift_64_Bit_reg[64]
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Read_Register_Set_Inst/Shift_64_Bit_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.186ns (22.802%)  route 0.630ns (77.198%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.554     1.526    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X35Y123        FDCE                                         r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y123        FDCE (Prop_fdce_C_Q)         0.141     1.667 r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[54]/Q
                         net (fo=1, routed)           0.630     2.297    Read_Register_Set_Inst/O72[52]
    SLICE_X35Y122        LUT3 (Prop_lut3_I2_O)        0.045     2.342 r  Read_Register_Set_Inst/Shift_64_Bit[54]_i_1/O
                         net (fo=1, routed)           0.000     2.342    Read_Register_Set_Inst/Shift_64_Bit[54]_i_1_n_0
    SLICE_X35Y122        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.823     2.042    Read_Register_Set_Inst/clk_out2
    SLICE_X35Y122        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[54]/C
                         clock pessimism             -0.246     1.796    
                         clock uncertainty            0.358     2.153    
    SLICE_X35Y122        FDCE (Hold_fdce_C_D)         0.092     2.245    Read_Register_Set_Inst/Shift_64_Bit_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.245    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[4]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.743%)  route 0.632ns (77.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.564     1.536    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X35Y111        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y111        FDCE (Prop_fdce_C_Q)         0.141     1.677 r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[4]/Q
                         net (fo=4, routed)           0.632     2.309    Prepare_Probe_Register_Inst/O70[4]
    SLICE_X31Y113        LUT3 (Prop_lut3_I0_O)        0.045     2.354 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[4]_P_i_1/O
                         net (fo=1, routed)           0.000     2.354    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[4]
    SLICE_X31Y113        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.832     2.051    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X31Y113        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[4]_P/C
                         clock pessimism             -0.246     1.805    
                         clock uncertainty            0.358     2.162    
    SLICE_X31Y113        FDPE (Hold_fdpe_C_D)         0.091     2.253    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Read_Register_Set_Inst/Shift_64_Bit_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.186ns (21.932%)  route 0.662ns (78.068%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.561     1.533    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X35Y116        FDCE                                         r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDCE (Prop_fdce_C_Q)         0.141     1.674 r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[27]/Q
                         net (fo=1, routed)           0.662     2.336    Read_Register_Set_Inst/O72[25]
    SLICE_X34Y116        LUT3 (Prop_lut3_I2_O)        0.045     2.381 r  Read_Register_Set_Inst/Shift_64_Bit[27]_i_1/O
                         net (fo=1, routed)           0.000     2.381    Read_Register_Set_Inst/Shift_64_Bit[27]_i_1_n_0
    SLICE_X34Y116        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.830     2.048    Read_Register_Set_Inst/clk_out2
    SLICE_X34Y116        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[27]/C
                         clock pessimism             -0.246     1.802    
                         clock uncertainty            0.358     2.159    
    SLICE_X34Y116        FDCE (Hold_fdce_C_D)         0.121     2.280    Read_Register_Set_Inst/Shift_64_Bit_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Read_Register_Set_Inst/Shift_64_Bit_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.246ns (29.968%)  route 0.575ns (70.032%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.562     1.534    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X34Y113        FDCE                                         r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y113        FDCE (Prop_fdce_C_Q)         0.148     1.682 r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[23]/Q
                         net (fo=1, routed)           0.575     2.257    Read_Register_Set_Inst/O72[21]
    SLICE_X35Y113        LUT3 (Prop_lut3_I2_O)        0.098     2.355 r  Read_Register_Set_Inst/Shift_64_Bit[23]_i_1/O
                         net (fo=1, routed)           0.000     2.355    Read_Register_Set_Inst/Shift_64_Bit[23]_i_1_n_0
    SLICE_X35Y113        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.831     2.050    Read_Register_Set_Inst/clk_out2
    SLICE_X35Y113        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[23]/C
                         clock pessimism             -0.246     1.804    
                         clock uncertainty            0.358     2.161    
    SLICE_X35Y113        FDCE (Hold_fdce_C_D)         0.092     2.253    Read_Register_Set_Inst/Shift_64_Bit_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Read_Register_Set_Inst/Shift_64_Bit_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.750%)  route 0.669ns (78.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.563     1.535    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X39Y109        FDCE                                         r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y109        FDCE (Prop_fdce_C_Q)         0.141     1.676 r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[1]/Q
                         net (fo=1, routed)           0.669     2.345    usb_command_interpreter_Inst/Sig_Choose_Channel_Register[1]
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.045     2.390 r  usb_command_interpreter_Inst/Shift_64_Bit[1]_i_1/O
                         net (fo=1, routed)           0.000     2.390    Read_Register_Set_Inst/D[0]
    SLICE_X38Y110        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.834     2.052    Read_Register_Set_Inst/clk_out2
    SLICE_X38Y110        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[1]/C
                         clock pessimism             -0.246     1.806    
                         clock uncertainty            0.358     2.163    
    SLICE_X38Y110        FDCE (Hold_fdce_C_D)         0.121     2.284    Read_Register_Set_Inst/Shift_64_Bit_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[4]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.186ns (22.549%)  route 0.639ns (77.451%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.564     1.536    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X35Y111        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y111        FDCE (Prop_fdce_C_Q)         0.141     1.677 r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[4]/Q
                         net (fo=4, routed)           0.639     2.316    Prepare_Probe_Register_Inst/O70[4]
    SLICE_X32Y112        LUT4 (Prop_lut4_I2_O)        0.045     2.361 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[4]_C_i_1/O
                         net (fo=1, routed)           0.000     2.361    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[4]_C_i_1_n_0
    SLICE_X32Y112        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.833     2.052    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X32Y112        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[4]_C/C
                         clock pessimism             -0.246     1.806    
                         clock uncertainty            0.358     2.163    
    SLICE_X32Y112        FDCE (Hold_fdce_C_D)         0.091     2.254    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[4]_C
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[53]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Read_Register_Set_Inst/Shift_64_Bit_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.186ns (22.454%)  route 0.642ns (77.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.554     1.526    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X35Y123        FDCE                                         r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y123        FDCE (Prop_fdce_C_Q)         0.141     1.667 r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[53]/Q
                         net (fo=1, routed)           0.642     2.309    Read_Register_Set_Inst/O72[51]
    SLICE_X35Y122        LUT3 (Prop_lut3_I2_O)        0.045     2.354 r  Read_Register_Set_Inst/Shift_64_Bit[53]_i_1/O
                         net (fo=1, routed)           0.000     2.354    Read_Register_Set_Inst/Shift_64_Bit[53]_i_1_n_0
    SLICE_X35Y122        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.823     2.042    Read_Register_Set_Inst/clk_out2
    SLICE_X35Y122        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[53]/C
                         clock pessimism             -0.246     1.796    
                         clock uncertainty            0.358     2.153    
    SLICE_X35Y122        FDCE (Hold_fdce_C_D)         0.092     2.245    Read_Register_Set_Inst/Shift_64_Bit_reg[53]
  -------------------------------------------------------------------
                         required time                         -2.245    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[569]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.186ns (22.392%)  route 0.645ns (77.608%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.565     1.537    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X41Y92         FDPE                                         r  usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDPE (Prop_fdpe_C_Q)         0.141     1.678 r  usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[3]/Q
                         net (fo=4, routed)           0.645     2.323    Prepare_Register_Inst/O76[3]
    SLICE_X41Y93         LUT6 (Prop_lut6_I5_O)        0.045     2.368 r  Prepare_Register_Inst/Para616_Shiftreg[569]_P_i_1/O
                         net (fo=1, routed)           0.000     2.368    Prepare_Register_Inst/Para616_Shiftreg[569]
    SLICE_X41Y93         FDPE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[569]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.838     2.056    Prepare_Register_Inst/clk_out2
    SLICE_X41Y93         FDPE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[569]_P/C
                         clock pessimism             -0.246     1.810    
                         clock uncertainty            0.358     2.167    
    SLICE_X41Y93         FDPE (Hold_fdpe_C_D)         0.091     2.258    Prepare_Register_Inst/Para616_Shiftreg_reg[569]_P
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.109    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Clk_In
  To Clock:  Clk_In

Setup :            0  Failing Endpoints,  Worst Slack        4.987ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.322ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.987ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Sci_Acq_Inst/Cnt_Wait_2_End_reg[10]/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        7.025ns  (logic 0.484ns (6.890%)  route 6.541ns (93.110%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 16.839 - 12.500 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.366     4.626    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379     5.005 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         1.380     6.385    Prepare_Probe_Register_Inst/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X15Y118        LUT1 (Prop_lut1_I0_O)        0.105     6.490 f  Prepare_Probe_Register_Inst/PLL_40M_Inst_i_1/O
                         net (fo=3302, routed)        5.161    11.651    Sci_Acq_Inst/Rst_n_Delay2_reg_rep__8
    SLICE_X71Y124        FDCE                                         f  Sci_Acq_Inst/Cnt_Wait_2_End_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=1004, routed)        1.238    16.839    Sci_Acq_Inst/Clk_Out_2_All
    SLICE_X71Y124        FDCE                                         r  Sci_Acq_Inst/Cnt_Wait_2_End_reg[10]/C
                         clock pessimism              0.166    17.005    
                         clock uncertainty           -0.035    16.969    
    SLICE_X71Y124        FDCE (Recov_fdce_C_CLR)     -0.331    16.638    Sci_Acq_Inst/Cnt_Wait_2_End_reg[10]
  -------------------------------------------------------------------
                         required time                         16.638    
                         arrival time                         -11.651    
  -------------------------------------------------------------------
                         slack                                  4.987    

Slack (MET) :             4.987ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Sci_Acq_Inst/Cnt_Wait_2_End_reg[8]/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        7.025ns  (logic 0.484ns (6.890%)  route 6.541ns (93.110%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 16.839 - 12.500 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.366     4.626    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379     5.005 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         1.380     6.385    Prepare_Probe_Register_Inst/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X15Y118        LUT1 (Prop_lut1_I0_O)        0.105     6.490 f  Prepare_Probe_Register_Inst/PLL_40M_Inst_i_1/O
                         net (fo=3302, routed)        5.161    11.651    Sci_Acq_Inst/Rst_n_Delay2_reg_rep__8
    SLICE_X71Y124        FDCE                                         f  Sci_Acq_Inst/Cnt_Wait_2_End_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=1004, routed)        1.238    16.839    Sci_Acq_Inst/Clk_Out_2_All
    SLICE_X71Y124        FDCE                                         r  Sci_Acq_Inst/Cnt_Wait_2_End_reg[8]/C
                         clock pessimism              0.166    17.005    
                         clock uncertainty           -0.035    16.969    
    SLICE_X71Y124        FDCE (Recov_fdce_C_CLR)     -0.331    16.638    Sci_Acq_Inst/Cnt_Wait_2_End_reg[8]
  -------------------------------------------------------------------
                         required time                         16.638    
                         arrival time                         -11.651    
  -------------------------------------------------------------------
                         slack                                  4.987    

Slack (MET) :             4.987ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Sci_Acq_Inst/Cnt_Wait_2_End_reg[9]/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        7.025ns  (logic 0.484ns (6.890%)  route 6.541ns (93.110%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 16.839 - 12.500 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.366     4.626    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379     5.005 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         1.380     6.385    Prepare_Probe_Register_Inst/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X15Y118        LUT1 (Prop_lut1_I0_O)        0.105     6.490 f  Prepare_Probe_Register_Inst/PLL_40M_Inst_i_1/O
                         net (fo=3302, routed)        5.161    11.651    Sci_Acq_Inst/Rst_n_Delay2_reg_rep__8
    SLICE_X71Y124        FDCE                                         f  Sci_Acq_Inst/Cnt_Wait_2_End_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=1004, routed)        1.238    16.839    Sci_Acq_Inst/Clk_Out_2_All
    SLICE_X71Y124        FDCE                                         r  Sci_Acq_Inst/Cnt_Wait_2_End_reg[9]/C
                         clock pessimism              0.166    17.005    
                         clock uncertainty           -0.035    16.969    
    SLICE_X71Y124        FDCE (Recov_fdce_C_CLR)     -0.331    16.638    Sci_Acq_Inst/Cnt_Wait_2_End_reg[9]
  -------------------------------------------------------------------
                         required time                         16.638    
                         arrival time                         -11.651    
  -------------------------------------------------------------------
                         slack                                  4.987    

Slack (MET) :             4.988ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Sci_Acq_Inst/Out_Acqing_reg/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        7.045ns  (logic 0.484ns (6.870%)  route 6.561ns (93.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 16.866 - 12.500 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.366     4.626    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379     5.005 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         1.380     6.385    Prepare_Probe_Register_Inst/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X15Y118        LUT1 (Prop_lut1_I0_O)        0.105     6.490 f  Prepare_Probe_Register_Inst/PLL_40M_Inst_i_1/O
                         net (fo=3302, routed)        5.181    11.671    Sci_Acq_Inst/Rst_n_Delay2_reg_rep__8
    SLICE_X69Y91         FDCE                                         f  Sci_Acq_Inst/Out_Acqing_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=1004, routed)        1.266    16.866    Sci_Acq_Inst/Clk_Out_2_All
    SLICE_X69Y91         FDCE                                         r  Sci_Acq_Inst/Out_Acqing_reg/C
                         clock pessimism              0.159    17.026    
                         clock uncertainty           -0.035    16.990    
    SLICE_X69Y91         FDCE (Recov_fdce_C_CLR)     -0.331    16.659    Sci_Acq_Inst/Out_Acqing_reg
  -------------------------------------------------------------------
                         required time                         16.659    
                         arrival time                         -11.671    
  -------------------------------------------------------------------
                         slack                                  4.988    

Slack (MET) :             4.988ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Sci_Acq_Inst/Out_Start_Readout_reg/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        7.045ns  (logic 0.484ns (6.870%)  route 6.561ns (93.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 16.866 - 12.500 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.366     4.626    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379     5.005 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         1.380     6.385    Prepare_Probe_Register_Inst/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X15Y118        LUT1 (Prop_lut1_I0_O)        0.105     6.490 f  Prepare_Probe_Register_Inst/PLL_40M_Inst_i_1/O
                         net (fo=3302, routed)        5.181    11.671    Sci_Acq_Inst/Rst_n_Delay2_reg_rep__8
    SLICE_X69Y91         FDCE                                         f  Sci_Acq_Inst/Out_Start_Readout_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=1004, routed)        1.266    16.866    Sci_Acq_Inst/Clk_Out_2_All
    SLICE_X69Y91         FDCE                                         r  Sci_Acq_Inst/Out_Start_Readout_reg/C
                         clock pessimism              0.159    17.026    
                         clock uncertainty           -0.035    16.990    
    SLICE_X69Y91         FDCE (Recov_fdce_C_CLR)     -0.331    16.659    Sci_Acq_Inst/Out_Start_Readout_reg
  -------------------------------------------------------------------
                         required time                         16.659    
                         arrival time                         -11.671    
  -------------------------------------------------------------------
                         slack                                  4.988    

Slack (MET) :             5.027ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Sci_Acq_Inst/Cnt_Wait_2_End_reg[5]/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        6.987ns  (logic 0.484ns (6.927%)  route 6.503ns (93.073%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 16.840 - 12.500 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.366     4.626    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379     5.005 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         1.380     6.385    Prepare_Probe_Register_Inst/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X15Y118        LUT1 (Prop_lut1_I0_O)        0.105     6.490 f  Prepare_Probe_Register_Inst/PLL_40M_Inst_i_1/O
                         net (fo=3302, routed)        5.123    11.613    Sci_Acq_Inst/Rst_n_Delay2_reg_rep__8
    SLICE_X71Y123        FDCE                                         f  Sci_Acq_Inst/Cnt_Wait_2_End_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=1004, routed)        1.239    16.840    Sci_Acq_Inst/Clk_Out_2_All
    SLICE_X71Y123        FDCE                                         r  Sci_Acq_Inst/Cnt_Wait_2_End_reg[5]/C
                         clock pessimism              0.166    17.006    
                         clock uncertainty           -0.035    16.970    
    SLICE_X71Y123        FDCE (Recov_fdce_C_CLR)     -0.331    16.639    Sci_Acq_Inst/Cnt_Wait_2_End_reg[5]
  -------------------------------------------------------------------
                         required time                         16.639    
                         arrival time                         -11.613    
  -------------------------------------------------------------------
                         slack                                  5.027    

Slack (MET) :             5.027ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Sci_Acq_Inst/Cnt_Wait_2_End_reg[7]/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        6.987ns  (logic 0.484ns (6.927%)  route 6.503ns (93.073%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 16.840 - 12.500 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.366     4.626    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379     5.005 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         1.380     6.385    Prepare_Probe_Register_Inst/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X15Y118        LUT1 (Prop_lut1_I0_O)        0.105     6.490 f  Prepare_Probe_Register_Inst/PLL_40M_Inst_i_1/O
                         net (fo=3302, routed)        5.123    11.613    Sci_Acq_Inst/Rst_n_Delay2_reg_rep__8
    SLICE_X71Y123        FDCE                                         f  Sci_Acq_Inst/Cnt_Wait_2_End_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=1004, routed)        1.239    16.840    Sci_Acq_Inst/Clk_Out_2_All
    SLICE_X71Y123        FDCE                                         r  Sci_Acq_Inst/Cnt_Wait_2_End_reg[7]/C
                         clock pessimism              0.166    17.006    
                         clock uncertainty           -0.035    16.970    
    SLICE_X71Y123        FDCE (Recov_fdce_C_CLR)     -0.331    16.639    Sci_Acq_Inst/Cnt_Wait_2_End_reg[7]
  -------------------------------------------------------------------
                         required time                         16.639    
                         arrival time                         -11.613    
  -------------------------------------------------------------------
                         slack                                  5.027    

Slack (MET) :             5.027ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Sci_Acq_Inst/End_Readout_Delay2_reg/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        6.987ns  (logic 0.484ns (6.927%)  route 6.503ns (93.073%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 16.840 - 12.500 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.366     4.626    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379     5.005 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         1.380     6.385    Prepare_Probe_Register_Inst/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X15Y118        LUT1 (Prop_lut1_I0_O)        0.105     6.490 f  Prepare_Probe_Register_Inst/PLL_40M_Inst_i_1/O
                         net (fo=3302, routed)        5.123    11.613    Sci_Acq_Inst/Rst_n_Delay2_reg_rep__8
    SLICE_X71Y123        FDCE                                         f  Sci_Acq_Inst/End_Readout_Delay2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=1004, routed)        1.239    16.840    Sci_Acq_Inst/Clk_Out_2_All
    SLICE_X71Y123        FDCE                                         r  Sci_Acq_Inst/End_Readout_Delay2_reg/C
                         clock pessimism              0.166    17.006    
                         clock uncertainty           -0.035    16.970    
    SLICE_X71Y123        FDCE (Recov_fdce_C_CLR)     -0.331    16.639    Sci_Acq_Inst/End_Readout_Delay2_reg
  -------------------------------------------------------------------
                         required time                         16.639    
                         arrival time                         -11.613    
  -------------------------------------------------------------------
                         slack                                  5.027    

Slack (MET) :             5.027ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Sci_Acq_Inst/Out_Start_Convb_reg/PRE
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        7.045ns  (logic 0.484ns (6.870%)  route 6.561ns (93.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 16.866 - 12.500 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.366     4.626    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379     5.005 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         1.380     6.385    Prepare_Probe_Register_Inst/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X15Y118        LUT1 (Prop_lut1_I0_O)        0.105     6.490 f  Prepare_Probe_Register_Inst/PLL_40M_Inst_i_1/O
                         net (fo=3302, routed)        5.181    11.671    Sci_Acq_Inst/Rst_n_Delay2_reg_rep__8
    SLICE_X69Y91         FDPE                                         f  Sci_Acq_Inst/Out_Start_Convb_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=1004, routed)        1.266    16.866    Sci_Acq_Inst/Clk_Out_2_All
    SLICE_X69Y91         FDPE                                         r  Sci_Acq_Inst/Out_Start_Convb_reg/C
                         clock pessimism              0.159    17.026    
                         clock uncertainty           -0.035    16.990    
    SLICE_X69Y91         FDPE (Recov_fdpe_C_PRE)     -0.292    16.698    Sci_Acq_Inst/Out_Start_Convb_reg
  -------------------------------------------------------------------
                         required time                         16.698    
                         arrival time                         -11.671    
  -------------------------------------------------------------------
                         slack                                  5.027    

Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Sci_Acq_Inst/Cnt_Wait_2_End_reg[17]/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        6.954ns  (logic 0.484ns (6.960%)  route 6.470ns (93.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.342ns = ( 16.842 - 12.500 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.366     4.626    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379     5.005 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         1.380     6.385    Prepare_Probe_Register_Inst/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X15Y118        LUT1 (Prop_lut1_I0_O)        0.105     6.490 f  Prepare_Probe_Register_Inst/PLL_40M_Inst_i_1/O
                         net (fo=3302, routed)        5.091    11.580    Sci_Acq_Inst/Rst_n_Delay2_reg_rep__8
    SLICE_X71Y127        FDCE                                         f  Sci_Acq_Inst/Cnt_Wait_2_End_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=1004, routed)        1.241    16.842    Sci_Acq_Inst/Clk_Out_2_All
    SLICE_X71Y127        FDCE                                         r  Sci_Acq_Inst/Cnt_Wait_2_End_reg[17]/C
                         clock pessimism              0.166    17.008    
                         clock uncertainty           -0.035    16.972    
    SLICE_X71Y127        FDCE (Recov_fdce_C_CLR)     -0.331    16.641    Sci_Acq_Inst/Cnt_Wait_2_End_reg[17]
  -------------------------------------------------------------------
                         required time                         16.641    
                         arrival time                         -11.580    
  -------------------------------------------------------------------
                         slack                                  5.061    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[12]/CLR
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.579%)  route 0.127ns (47.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.591     1.563    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y72          FDPE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDPE (Prop_fdpe_C_Q)         0.141     1.704 f  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=52, routed)          0.127     1.831    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X6Y72          FDCE                                         f  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.859     2.077    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X6Y72          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[12]/C
                         clock pessimism             -0.501     1.576    
    SLICE_X6Y72          FDCE (Remov_fdce_C_CLR)     -0.067     1.509    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[8]/CLR
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.579%)  route 0.127ns (47.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.591     1.563    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y72          FDPE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDPE (Prop_fdpe_C_Q)         0.141     1.704 f  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=52, routed)          0.127     1.831    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X6Y72          FDCE                                         f  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.859     2.077    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X6Y72          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[8]/C
                         clock pessimism             -0.501     1.576    
    SLICE_X6Y72          FDCE (Remov_fdce_C_CLR)     -0.067     1.509    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[9]/CLR
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.579%)  route 0.127ns (47.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.591     1.563    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y72          FDPE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDPE (Prop_fdpe_C_Q)         0.141     1.704 f  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=52, routed)          0.127     1.831    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X6Y72          FDCE                                         f  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.859     2.077    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X6Y72          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[9]/C
                         clock pessimism             -0.501     1.576    
    SLICE_X6Y72          FDCE (Remov_fdce_C_CLR)     -0.067     1.509    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[6]/CLR
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.373%)  route 0.145ns (50.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.591     1.563    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y72          FDPE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDPE (Prop_fdpe_C_Q)         0.141     1.704 f  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=52, routed)          0.145     1.848    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X5Y71          FDCE                                         f  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.860     2.078    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X5Y71          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[6]/C
                         clock pessimism             -0.501     1.577    
    SLICE_X5Y71          FDCE (Remov_fdce_C_CLR)     -0.092     1.485    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/CLR
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.736%)  route 0.148ns (51.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.591     1.563    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y72          FDPE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDPE (Prop_fdpe_C_Q)         0.141     1.704 f  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=52, routed)          0.148     1.852    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X4Y71          FDCE                                         f  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.860     2.078    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X4Y71          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/C
                         clock pessimism             -0.501     1.577    
    SLICE_X4Y71          FDCE (Remov_fdce_C_CLR)     -0.092     1.485    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[11]/CLR
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.736%)  route 0.148ns (51.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.591     1.563    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y72          FDPE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDPE (Prop_fdpe_C_Q)         0.141     1.704 f  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=52, routed)          0.148     1.852    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X4Y71          FDCE                                         f  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.860     2.078    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X4Y71          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[11]/C
                         clock pessimism             -0.501     1.577    
    SLICE_X4Y71          FDCE (Remov_fdce_C_CLR)     -0.092     1.485    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[11]/CLR
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.736%)  route 0.148ns (51.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.591     1.563    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y72          FDPE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDPE (Prop_fdpe_C_Q)         0.141     1.704 f  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=52, routed)          0.148     1.852    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X4Y71          FDCE                                         f  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.860     2.078    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X4Y71          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[11]/C
                         clock pessimism             -0.501     1.577    
    SLICE_X4Y71          FDCE (Remov_fdce_C_CLR)     -0.092     1.485    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[10]/CLR
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.627%)  route 0.198ns (58.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.591     1.563    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y72          FDPE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDPE (Prop_fdpe_C_Q)         0.141     1.704 f  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=52, routed)          0.198     1.902    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X6Y71          FDCE                                         f  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.860     2.078    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X6Y71          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[10]/C
                         clock pessimism             -0.501     1.577    
    SLICE_X6Y71          FDCE (Remov_fdce_C_CLR)     -0.067     1.510    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[7]/CLR
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.627%)  route 0.198ns (58.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.591     1.563    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y72          FDPE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDPE (Prop_fdpe_C_Q)         0.141     1.704 f  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=52, routed)          0.198     1.902    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X6Y71          FDCE                                         f  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.860     2.078    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X6Y71          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[7]/C
                         clock pessimism             -0.501     1.577    
    SLICE_X6Y71          FDCE (Remov_fdce_C_CLR)     -0.067     1.510    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.222%)  route 0.178ns (55.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.591     1.563    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y72          FDPE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDPE (Prop_fdpe_C_Q)         0.141     1.704 f  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=28, routed)          0.178     1.882    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X7Y72          FDPE                                         f  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.859     2.077    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X7Y72          FDPE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.501     1.576    
    SLICE_X7Y72          FDPE (Remov_fdpe_C_PRE)     -0.095     1.481    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.401    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Clk_In
  To Clock:  clk_out1_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack        4.806ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.336ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.806ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/FSM_sequential_State_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        6.937ns  (logic 0.484ns (6.977%)  route 6.453ns (93.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 29.367 - 25.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 17.126 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=1004, routed)        1.366    17.126    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    17.505 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         1.380    18.885    Prepare_Probe_Register_Inst/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X15Y118        LUT1 (Prop_lut1_I0_O)        0.105    18.990 f  Prepare_Probe_Register_Inst/PLL_40M_Inst_i_1/O
                         net (fo=3302, routed)        5.073    24.063    Prepare_Hv_Cmd_Inst/Rst_n_Delay2_reg_rep__8
    SLICE_X43Y90         FDCE                                         f  Prepare_Hv_Cmd_Inst/FSM_sequential_State_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.267    29.367    Prepare_Hv_Cmd_Inst/CLK
    SLICE_X43Y90         FDCE                                         r  Prepare_Hv_Cmd_Inst/FSM_sequential_State_reg[0]/C
                         clock pessimism              0.159    29.527    
                         clock uncertainty           -0.327    29.199    
    SLICE_X43Y90         FDCE (Recov_fdce_C_CLR)     -0.331    28.868    Prepare_Hv_Cmd_Inst/FSM_sequential_State_reg[0]
  -------------------------------------------------------------------
                         required time                         28.868    
                         arrival time                         -24.063    
  -------------------------------------------------------------------
                         slack                                  4.806    

Slack (MET) :             4.806ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/FSM_sequential_State_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        6.937ns  (logic 0.484ns (6.977%)  route 6.453ns (93.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 29.367 - 25.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 17.126 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=1004, routed)        1.366    17.126    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    17.505 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         1.380    18.885    Prepare_Probe_Register_Inst/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X15Y118        LUT1 (Prop_lut1_I0_O)        0.105    18.990 f  Prepare_Probe_Register_Inst/PLL_40M_Inst_i_1/O
                         net (fo=3302, routed)        5.073    24.063    Prepare_Hv_Cmd_Inst/Rst_n_Delay2_reg_rep__8
    SLICE_X43Y90         FDCE                                         f  Prepare_Hv_Cmd_Inst/FSM_sequential_State_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.267    29.367    Prepare_Hv_Cmd_Inst/CLK
    SLICE_X43Y90         FDCE                                         r  Prepare_Hv_Cmd_Inst/FSM_sequential_State_reg[2]/C
                         clock pessimism              0.159    29.527    
                         clock uncertainty           -0.327    29.199    
    SLICE_X43Y90         FDCE (Recov_fdce_C_CLR)     -0.331    28.868    Prepare_Hv_Cmd_Inst/FSM_sequential_State_reg[2]
  -------------------------------------------------------------------
                         required time                         28.868    
                         arrival time                         -24.063    
  -------------------------------------------------------------------
                         slack                                  4.806    

Slack (MET) :             4.806ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Sig_Out_En_reg/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        6.937ns  (logic 0.484ns (6.977%)  route 6.453ns (93.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 29.367 - 25.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 17.126 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=1004, routed)        1.366    17.126    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    17.505 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         1.380    18.885    Prepare_Probe_Register_Inst/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X15Y118        LUT1 (Prop_lut1_I0_O)        0.105    18.990 f  Prepare_Probe_Register_Inst/PLL_40M_Inst_i_1/O
                         net (fo=3302, routed)        5.073    24.063    Prepare_Hv_Cmd_Inst/Rst_n_Delay2_reg_rep__8
    SLICE_X43Y90         FDCE                                         f  Prepare_Hv_Cmd_Inst/Sig_Out_En_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.267    29.367    Prepare_Hv_Cmd_Inst/CLK
    SLICE_X43Y90         FDCE                                         r  Prepare_Hv_Cmd_Inst/Sig_Out_En_reg/C
                         clock pessimism              0.159    29.527    
                         clock uncertainty           -0.327    29.199    
    SLICE_X43Y90         FDCE (Recov_fdce_C_CLR)     -0.331    28.868    Prepare_Hv_Cmd_Inst/Sig_Out_En_reg
  -------------------------------------------------------------------
                         required time                         28.868    
                         arrival time                         -24.063    
  -------------------------------------------------------------------
                         slack                                  4.806    

Slack (MET) :             4.879ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Cnt_Sending_Start_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        6.937ns  (logic 0.484ns (6.977%)  route 6.453ns (93.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 29.367 - 25.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 17.126 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=1004, routed)        1.366    17.126    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    17.505 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         1.380    18.885    Prepare_Probe_Register_Inst/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X15Y118        LUT1 (Prop_lut1_I0_O)        0.105    18.990 f  Prepare_Probe_Register_Inst/PLL_40M_Inst_i_1/O
                         net (fo=3302, routed)        5.073    24.063    Prepare_Hv_Cmd_Inst/Rst_n_Delay2_reg_rep__8
    SLICE_X42Y90         FDCE                                         f  Prepare_Hv_Cmd_Inst/Cnt_Sending_Start_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.267    29.367    Prepare_Hv_Cmd_Inst/CLK
    SLICE_X42Y90         FDCE                                         r  Prepare_Hv_Cmd_Inst/Cnt_Sending_Start_reg[2]/C
                         clock pessimism              0.159    29.527    
                         clock uncertainty           -0.327    29.199    
    SLICE_X42Y90         FDCE (Recov_fdce_C_CLR)     -0.258    28.941    Prepare_Hv_Cmd_Inst/Cnt_Sending_Start_reg[2]
  -------------------------------------------------------------------
                         required time                         28.941    
                         arrival time                         -24.063    
  -------------------------------------------------------------------
                         slack                                  4.879    

Slack (MET) :             4.879ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Cnt_Sending_Start_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        6.937ns  (logic 0.484ns (6.977%)  route 6.453ns (93.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 29.367 - 25.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 17.126 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=1004, routed)        1.366    17.126    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    17.505 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         1.380    18.885    Prepare_Probe_Register_Inst/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X15Y118        LUT1 (Prop_lut1_I0_O)        0.105    18.990 f  Prepare_Probe_Register_Inst/PLL_40M_Inst_i_1/O
                         net (fo=3302, routed)        5.073    24.063    Prepare_Hv_Cmd_Inst/Rst_n_Delay2_reg_rep__8
    SLICE_X42Y90         FDCE                                         f  Prepare_Hv_Cmd_Inst/Cnt_Sending_Start_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.267    29.367    Prepare_Hv_Cmd_Inst/CLK
    SLICE_X42Y90         FDCE                                         r  Prepare_Hv_Cmd_Inst/Cnt_Sending_Start_reg[3]/C
                         clock pessimism              0.159    29.527    
                         clock uncertainty           -0.327    29.199    
    SLICE_X42Y90         FDCE (Recov_fdce_C_CLR)     -0.258    28.941    Prepare_Hv_Cmd_Inst/Cnt_Sending_Start_reg[3]
  -------------------------------------------------------------------
                         required time                         28.941    
                         arrival time                         -24.063    
  -------------------------------------------------------------------
                         slack                                  4.879    

Slack (MET) :             4.901ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Readout_Dout_Inst/Sig_Parallel_Data_En_reg/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        6.912ns  (logic 0.484ns (7.002%)  route 6.428ns (92.998%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 29.437 - 25.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 17.126 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=1004, routed)        1.366    17.126    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    17.505 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         1.380    18.885    Prepare_Probe_Register_Inst/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X15Y118        LUT1 (Prop_lut1_I0_O)        0.105    18.990 f  Prepare_Probe_Register_Inst/PLL_40M_Inst_i_1/O
                         net (fo=3302, routed)        5.048    24.038    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__8
    SLICE_X7Y68          FDCE                                         f  Readout_Dout_Inst/Sig_Parallel_Data_En_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.337    29.437    Readout_Dout_Inst/CLK
    SLICE_X7Y68          FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_En_reg/C
                         clock pessimism              0.159    29.597    
                         clock uncertainty           -0.327    29.269    
    SLICE_X7Y68          FDCE (Recov_fdce_C_CLR)     -0.331    28.938    Readout_Dout_Inst/Sig_Parallel_Data_En_reg
  -------------------------------------------------------------------
                         required time                         28.938    
                         arrival time                         -24.038    
  -------------------------------------------------------------------
                         slack                                  4.901    

Slack (MET) :             4.920ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            hv_control_Inst/rx_sender/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        6.819ns  (logic 0.484ns (7.098%)  route 6.335ns (92.902%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 29.364 - 25.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 17.126 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=1004, routed)        1.366    17.126    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    17.505 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         1.380    18.885    Prepare_Probe_Register_Inst/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X15Y118        LUT1 (Prop_lut1_I0_O)        0.105    18.990 f  Prepare_Probe_Register_Inst/PLL_40M_Inst_i_1/O
                         net (fo=3302, routed)        4.955    23.945    hv_control_Inst/rx_sender/Rst_n_Delay2_reg_rep__8
    SLICE_X63Y93         FDCE                                         f  hv_control_Inst/rx_sender/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.264    29.364    hv_control_Inst/rx_sender/CLK
    SLICE_X63Y93         FDCE                                         r  hv_control_Inst/rx_sender/count_reg[2]/C
                         clock pessimism              0.159    29.524    
                         clock uncertainty           -0.327    29.196    
    SLICE_X63Y93         FDCE (Recov_fdce_C_CLR)     -0.331    28.865    hv_control_Inst/rx_sender/count_reg[2]
  -------------------------------------------------------------------
                         required time                         28.865    
                         arrival time                         -23.945    
  -------------------------------------------------------------------
                         slack                                  4.920    

Slack (MET) :             4.920ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            hv_control_Inst/rx_sender/rx_en_slow_sync_reg/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        6.819ns  (logic 0.484ns (7.098%)  route 6.335ns (92.902%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 29.364 - 25.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 17.126 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=1004, routed)        1.366    17.126    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    17.505 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         1.380    18.885    Prepare_Probe_Register_Inst/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X15Y118        LUT1 (Prop_lut1_I0_O)        0.105    18.990 f  Prepare_Probe_Register_Inst/PLL_40M_Inst_i_1/O
                         net (fo=3302, routed)        4.955    23.945    hv_control_Inst/rx_sender/Rst_n_Delay2_reg_rep__8
    SLICE_X63Y93         FDCE                                         f  hv_control_Inst/rx_sender/rx_en_slow_sync_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.264    29.364    hv_control_Inst/rx_sender/CLK
    SLICE_X63Y93         FDCE                                         r  hv_control_Inst/rx_sender/rx_en_slow_sync_reg/C
                         clock pessimism              0.159    29.524    
                         clock uncertainty           -0.327    29.196    
    SLICE_X63Y93         FDCE (Recov_fdce_C_CLR)     -0.331    28.865    hv_control_Inst/rx_sender/rx_en_slow_sync_reg
  -------------------------------------------------------------------
                         required time                         28.865    
                         arrival time                         -23.945    
  -------------------------------------------------------------------
                         slack                                  4.920    

Slack (MET) :             4.939ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/FSM_sequential_State_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        6.802ns  (logic 0.484ns (7.116%)  route 6.318ns (92.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 29.365 - 25.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 17.126 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=1004, routed)        1.366    17.126    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    17.505 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         1.380    18.885    Prepare_Probe_Register_Inst/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X15Y118        LUT1 (Prop_lut1_I0_O)        0.105    18.990 f  Prepare_Probe_Register_Inst/PLL_40M_Inst_i_1/O
                         net (fo=3302, routed)        4.938    23.928    Prepare_Hv_Cmd_Inst/Rst_n_Delay2_reg_rep__8
    SLICE_X44Y87         FDCE                                         f  Prepare_Hv_Cmd_Inst/FSM_sequential_State_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.265    29.365    Prepare_Hv_Cmd_Inst/CLK
    SLICE_X44Y87         FDCE                                         r  Prepare_Hv_Cmd_Inst/FSM_sequential_State_reg[1]/C
                         clock pessimism              0.159    29.525    
                         clock uncertainty           -0.327    29.197    
    SLICE_X44Y87         FDCE (Recov_fdce_C_CLR)     -0.331    28.866    Prepare_Hv_Cmd_Inst/FSM_sequential_State_reg[1]
  -------------------------------------------------------------------
                         required time                         28.866    
                         arrival time                         -23.928    
  -------------------------------------------------------------------
                         slack                                  4.939    

Slack (MET) :             4.939ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Tell_Start_Cfg/din_delay_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        6.802ns  (logic 0.484ns (7.116%)  route 6.318ns (92.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 29.365 - 25.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 17.126 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=1004, routed)        1.366    17.126    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    17.505 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         1.380    18.885    Prepare_Probe_Register_Inst/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X15Y118        LUT1 (Prop_lut1_I0_O)        0.105    18.990 f  Prepare_Probe_Register_Inst/PLL_40M_Inst_i_1/O
                         net (fo=3302, routed)        4.938    23.928    Prepare_Hv_Cmd_Inst/Tell_Start_Cfg/Rst_n_Delay2_reg_rep__8
    SLICE_X44Y87         FDCE                                         f  Prepare_Hv_Cmd_Inst/Tell_Start_Cfg/din_delay_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.265    29.365    Prepare_Hv_Cmd_Inst/Tell_Start_Cfg/CLK
    SLICE_X44Y87         FDCE                                         r  Prepare_Hv_Cmd_Inst/Tell_Start_Cfg/din_delay_reg[0][0]/C
                         clock pessimism              0.159    29.525    
                         clock uncertainty           -0.327    29.197    
    SLICE_X44Y87         FDCE (Recov_fdce_C_CLR)     -0.331    28.866    Prepare_Hv_Cmd_Inst/Tell_Start_Cfg/din_delay_reg[0][0]
  -------------------------------------------------------------------
                         required time                         28.866    
                         arrival time                         -23.928    
  -------------------------------------------------------------------
                         slack                                  4.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.336ns  (arrival time - required time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            hv_control_Inst/uart_clk_gen/counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.186ns (6.548%)  route 2.655ns (93.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.565     1.537    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.141     1.678 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         0.671     2.349    Prepare_Probe_Register_Inst/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X15Y118        LUT1 (Prop_lut1_I0_O)        0.045     2.394 f  Prepare_Probe_Register_Inst/PLL_40M_Inst_i_1/O
                         net (fo=3302, routed)        1.984     4.378    hv_control_Inst/uart_clk_gen/Rst_n_Delay2_reg_rep__8
    SLICE_X59Y94         FDCE                                         f  hv_control_Inst/uart_clk_gen/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.835     2.053    hv_control_Inst/uart_clk_gen/CLK
    SLICE_X59Y94         FDCE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[5]/C
                         clock pessimism             -0.246     1.807    
                         clock uncertainty            0.327     2.134    
    SLICE_X59Y94         FDCE (Remov_fdce_C_CLR)     -0.092     2.042    hv_control_Inst/uart_clk_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           4.378    
  -------------------------------------------------------------------
                         slack                                  2.336    

Slack (MET) :             2.336ns  (arrival time - required time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            hv_control_Inst/uart_clk_gen/counter_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.186ns (6.548%)  route 2.655ns (93.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.565     1.537    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.141     1.678 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         0.671     2.349    Prepare_Probe_Register_Inst/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X15Y118        LUT1 (Prop_lut1_I0_O)        0.045     2.394 f  Prepare_Probe_Register_Inst/PLL_40M_Inst_i_1/O
                         net (fo=3302, routed)        1.984     4.378    hv_control_Inst/uart_clk_gen/Rst_n_Delay2_reg_rep__8
    SLICE_X59Y94         FDCE                                         f  hv_control_Inst/uart_clk_gen/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.835     2.053    hv_control_Inst/uart_clk_gen/CLK
    SLICE_X59Y94         FDCE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[6]/C
                         clock pessimism             -0.246     1.807    
                         clock uncertainty            0.327     2.134    
    SLICE_X59Y94         FDCE (Remov_fdce_C_CLR)     -0.092     2.042    hv_control_Inst/uart_clk_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           4.378    
  -------------------------------------------------------------------
                         slack                                  2.336    

Slack (MET) :             2.336ns  (arrival time - required time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            hv_control_Inst/uart_clk_gen/counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.186ns (6.548%)  route 2.655ns (93.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.565     1.537    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.141     1.678 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         0.671     2.349    Prepare_Probe_Register_Inst/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X15Y118        LUT1 (Prop_lut1_I0_O)        0.045     2.394 f  Prepare_Probe_Register_Inst/PLL_40M_Inst_i_1/O
                         net (fo=3302, routed)        1.984     4.378    hv_control_Inst/uart_clk_gen/Rst_n_Delay2_reg_rep__8
    SLICE_X59Y94         FDCE                                         f  hv_control_Inst/uart_clk_gen/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.835     2.053    hv_control_Inst/uart_clk_gen/CLK
    SLICE_X59Y94         FDCE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[7]/C
                         clock pessimism             -0.246     1.807    
                         clock uncertainty            0.327     2.134    
    SLICE_X59Y94         FDCE (Remov_fdce_C_CLR)     -0.092     2.042    hv_control_Inst/uart_clk_gen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           4.378    
  -------------------------------------------------------------------
                         slack                                  2.336    

Slack (MET) :             2.336ns  (arrival time - required time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            hv_control_Inst/uart_clk_gen/counter_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.186ns (6.548%)  route 2.655ns (93.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.565     1.537    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.141     1.678 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         0.671     2.349    Prepare_Probe_Register_Inst/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X15Y118        LUT1 (Prop_lut1_I0_O)        0.045     2.394 f  Prepare_Probe_Register_Inst/PLL_40M_Inst_i_1/O
                         net (fo=3302, routed)        1.984     4.378    hv_control_Inst/uart_clk_gen/Rst_n_Delay2_reg_rep__8
    SLICE_X59Y94         FDCE                                         f  hv_control_Inst/uart_clk_gen/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.835     2.053    hv_control_Inst/uart_clk_gen/CLK
    SLICE_X59Y94         FDCE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[8]/C
                         clock pessimism             -0.246     1.807    
                         clock uncertainty            0.327     2.134    
    SLICE_X59Y94         FDCE (Remov_fdce_C_CLR)     -0.092     2.042    hv_control_Inst/uart_clk_gen/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           4.378    
  -------------------------------------------------------------------
                         slack                                  2.336    

Slack (MET) :             2.337ns  (arrival time - required time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 0.186ns (6.501%)  route 2.675ns (93.499%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.565     1.537    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.141     1.678 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         0.671     2.349    Prepare_Probe_Register_Inst/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X15Y118        LUT1 (Prop_lut1_I0_O)        0.045     2.394 f  Prepare_Probe_Register_Inst/PLL_40M_Inst_i_1/O
                         net (fo=3302, routed)        2.004     4.398    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__8
    SLICE_X14Y73         FDCE                                         f  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.829     2.047    Readout_Dout_Inst/CLK
    SLICE_X14Y73         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[13]/C
                         clock pessimism             -0.246     1.801    
                         clock uncertainty            0.327     2.128    
    SLICE_X14Y73         FDCE (Remov_fdce_C_CLR)     -0.067     2.061    Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           4.398    
  -------------------------------------------------------------------
                         slack                                  2.337    

Slack (MET) :             2.337ns  (arrival time - required time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Readout_Dout_Inst/Sig_Parallel_Data_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 0.186ns (6.501%)  route 2.675ns (93.499%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.565     1.537    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.141     1.678 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         0.671     2.349    Prepare_Probe_Register_Inst/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X15Y118        LUT1 (Prop_lut1_I0_O)        0.045     2.394 f  Prepare_Probe_Register_Inst/PLL_40M_Inst_i_1/O
                         net (fo=3302, routed)        2.004     4.398    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__8
    SLICE_X14Y73         FDCE                                         f  Readout_Dout_Inst/Sig_Parallel_Data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.829     2.047    Readout_Dout_Inst/CLK
    SLICE_X14Y73         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_reg[13]/C
                         clock pessimism             -0.246     1.801    
                         clock uncertainty            0.327     2.128    
    SLICE_X14Y73         FDCE (Remov_fdce_C_CLR)     -0.067     2.061    Readout_Dout_Inst/Sig_Parallel_Data_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           4.398    
  -------------------------------------------------------------------
                         slack                                  2.337    

Slack (MET) :             2.337ns  (arrival time - required time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Readout_Dout_Inst/Slow_Cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 0.186ns (6.501%)  route 2.675ns (93.499%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.565     1.537    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.141     1.678 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         0.671     2.349    Prepare_Probe_Register_Inst/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X15Y118        LUT1 (Prop_lut1_I0_O)        0.045     2.394 f  Prepare_Probe_Register_Inst/PLL_40M_Inst_i_1/O
                         net (fo=3302, routed)        2.004     4.398    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__8
    SLICE_X14Y73         FDCE                                         f  Readout_Dout_Inst/Slow_Cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.829     2.047    Readout_Dout_Inst/CLK
    SLICE_X14Y73         FDCE                                         r  Readout_Dout_Inst/Slow_Cnt_reg[0]/C
                         clock pessimism             -0.246     1.801    
                         clock uncertainty            0.327     2.128    
    SLICE_X14Y73         FDCE (Remov_fdce_C_CLR)     -0.067     2.061    Readout_Dout_Inst/Slow_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           4.398    
  -------------------------------------------------------------------
                         slack                                  2.337    

Slack (MET) :             2.337ns  (arrival time - required time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Readout_Dout_Inst/Slow_Cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 0.186ns (6.501%)  route 2.675ns (93.499%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.565     1.537    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.141     1.678 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         0.671     2.349    Prepare_Probe_Register_Inst/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X15Y118        LUT1 (Prop_lut1_I0_O)        0.045     2.394 f  Prepare_Probe_Register_Inst/PLL_40M_Inst_i_1/O
                         net (fo=3302, routed)        2.004     4.398    Readout_Dout_Inst/Rst_n_Delay2_reg_rep__8
    SLICE_X14Y73         FDCE                                         f  Readout_Dout_Inst/Slow_Cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.829     2.047    Readout_Dout_Inst/CLK
    SLICE_X14Y73         FDCE                                         r  Readout_Dout_Inst/Slow_Cnt_reg[1]/C
                         clock pessimism             -0.246     1.801    
                         clock uncertainty            0.327     2.128    
    SLICE_X14Y73         FDCE (Remov_fdce_C_CLR)     -0.067     2.061    Readout_Dout_Inst/Slow_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           4.398    
  -------------------------------------------------------------------
                         slack                                  2.337    

Slack (MET) :             2.339ns  (arrival time - required time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            hv_control_Inst/uart_clk_gen/counter_reg[3]/PRE
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.186ns (6.548%)  route 2.655ns (93.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.565     1.537    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.141     1.678 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         0.671     2.349    Prepare_Probe_Register_Inst/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X15Y118        LUT1 (Prop_lut1_I0_O)        0.045     2.394 f  Prepare_Probe_Register_Inst/PLL_40M_Inst_i_1/O
                         net (fo=3302, routed)        1.984     4.378    hv_control_Inst/uart_clk_gen/Rst_n_Delay2_reg_rep__8
    SLICE_X59Y94         FDPE                                         f  hv_control_Inst/uart_clk_gen/counter_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.835     2.053    hv_control_Inst/uart_clk_gen/CLK
    SLICE_X59Y94         FDPE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[3]/C
                         clock pessimism             -0.246     1.807    
                         clock uncertainty            0.327     2.134    
    SLICE_X59Y94         FDPE (Remov_fdpe_C_PRE)     -0.095     2.039    hv_control_Inst/uart_clk_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           4.378    
  -------------------------------------------------------------------
                         slack                                  2.339    

Slack (MET) :             2.339ns  (arrival time - required time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            hv_control_Inst/uart_clk_gen/counter_reg[9]/PRE
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.186ns (6.548%)  route 2.655ns (93.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.565     1.537    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.141     1.678 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         0.671     2.349    Prepare_Probe_Register_Inst/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X15Y118        LUT1 (Prop_lut1_I0_O)        0.045     2.394 f  Prepare_Probe_Register_Inst/PLL_40M_Inst_i_1/O
                         net (fo=3302, routed)        1.984     4.378    hv_control_Inst/uart_clk_gen/Rst_n_Delay2_reg_rep__8
    SLICE_X59Y94         FDPE                                         f  hv_control_Inst/uart_clk_gen/counter_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.835     2.053    hv_control_Inst/uart_clk_gen/CLK
    SLICE_X59Y94         FDPE                                         r  hv_control_Inst/uart_clk_gen/counter_reg[9]/C
                         clock pessimism             -0.246     1.807    
                         clock uncertainty            0.327     2.134    
    SLICE_X59Y94         FDPE (Remov_fdpe_C_PRE)     -0.095     2.039    hv_control_Inst/uart_clk_gen/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           4.378    
  -------------------------------------------------------------------
                         slack                                  2.339    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_PLL_40M
  To Clock:  clk_out1_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack       22.627ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.325ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.627ns  (required time - arrival time)
  Source:                 Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.590ns (30.445%)  route 1.348ns (69.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.440ns = ( 29.440 - 25.000 ) 
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.447     4.707    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X0Y68          FDRE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.348     5.055 r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.685     5.740    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X0Y68          LUT2 (Prop_lut2_I1_O)        0.242     5.982 f  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.663     6.644    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X0Y67          FDPE                                         f  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.340    29.440    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y67          FDPE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.242    29.683    
                         clock uncertainty           -0.119    29.564    
    SLICE_X0Y67          FDPE (Recov_fdpe_C_PRE)     -0.292    29.272    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         29.272    
                         arrival time                          -6.644    
  -------------------------------------------------------------------
                         slack                                 22.627    

Slack (MET) :             22.627ns  (required time - arrival time)
  Source:                 Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.590ns (30.445%)  route 1.348ns (69.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.440ns = ( 29.440 - 25.000 ) 
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.447     4.707    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X0Y68          FDRE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.348     5.055 r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.685     5.740    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X0Y68          LUT2 (Prop_lut2_I1_O)        0.242     5.982 f  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.663     6.644    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X0Y67          FDPE                                         f  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.340    29.440    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y67          FDPE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.242    29.683    
                         clock uncertainty           -0.119    29.564    
    SLICE_X0Y67          FDPE (Recov_fdpe_C_PRE)     -0.292    29.272    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         29.272    
                         arrival time                          -6.644    
  -------------------------------------------------------------------
                         slack                                 22.627    

Slack (MET) :             22.631ns  (required time - arrival time)
  Source:                 Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 0.590ns (30.504%)  route 1.344ns (69.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.440ns = ( 29.440 - 25.000 ) 
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.447     4.707    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X0Y68          FDRE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.348     5.055 r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.685     5.740    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X0Y68          LUT2 (Prop_lut2_I1_O)        0.242     5.982 f  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.659     6.641    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X1Y67          FDPE                                         f  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.340    29.440    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y67          FDPE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.242    29.683    
                         clock uncertainty           -0.119    29.564    
    SLICE_X1Y67          FDPE (Recov_fdpe_C_PRE)     -0.292    29.272    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         29.272    
                         arrival time                          -6.641    
  -------------------------------------------------------------------
                         slack                                 22.631    

Slack (MET) :             22.726ns  (required time - arrival time)
  Source:                 hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.630ns (34.308%)  route 1.206ns (65.692%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 29.364 - 25.000 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.376     4.636    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X66Y92         FDRE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.398     5.034 r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.691     5.724    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X66Y92         LUT2 (Prop_lut2_I1_O)        0.232     5.956 f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.516     6.472    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X64Y92         FDPE                                         f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.264    29.364    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X64Y92         FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.244    29.609    
                         clock uncertainty           -0.119    29.490    
    SLICE_X64Y92         FDPE (Recov_fdpe_C_PRE)     -0.292    29.198    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         29.198    
                         arrival time                          -6.472    
  -------------------------------------------------------------------
                         slack                                 22.726    

Slack (MET) :             22.726ns  (required time - arrival time)
  Source:                 hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.630ns (34.308%)  route 1.206ns (65.692%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 29.364 - 25.000 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.376     4.636    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X66Y92         FDRE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.398     5.034 r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.691     5.724    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X66Y92         LUT2 (Prop_lut2_I1_O)        0.232     5.956 f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.516     6.472    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X64Y92         FDPE                                         f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.264    29.364    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X64Y92         FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.244    29.609    
                         clock uncertainty           -0.119    29.490    
    SLICE_X64Y92         FDPE (Recov_fdpe_C_PRE)     -0.292    29.198    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         29.198    
                         arrival time                          -6.472    
  -------------------------------------------------------------------
                         slack                                 22.726    

Slack (MET) :             22.726ns  (required time - arrival time)
  Source:                 hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.630ns (34.308%)  route 1.206ns (65.692%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 29.364 - 25.000 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.376     4.636    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X66Y92         FDRE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.398     5.034 r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.691     5.724    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X66Y92         LUT2 (Prop_lut2_I1_O)        0.232     5.956 f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.516     6.472    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X64Y92         FDPE                                         f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.264    29.364    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X64Y92         FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.244    29.609    
                         clock uncertainty           -0.119    29.490    
    SLICE_X64Y92         FDPE (Recov_fdpe_C_PRE)     -0.292    29.198    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         29.198    
                         arrival time                          -6.472    
  -------------------------------------------------------------------
                         slack                                 22.726    

Slack (MET) :             22.844ns  (required time - arrival time)
  Source:                 Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        1.666ns  (logic 0.379ns (22.744%)  route 1.287ns (77.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 29.442 - 25.000 ) 
    Source Clock Delay      (SCD):    4.708ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.448     4.708    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y67          FDPE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDPE (Prop_fdpe_C_Q)         0.379     5.087 f  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=39, routed)          1.287     6.374    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X4Y62          FDCE                                         f  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.342    29.442    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y62          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.225    29.668    
                         clock uncertainty           -0.119    29.549    
    SLICE_X4Y62          FDCE (Recov_fdce_C_CLR)     -0.331    29.218    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         29.218    
                         arrival time                          -6.374    
  -------------------------------------------------------------------
                         slack                                 22.844    

Slack (MET) :             22.844ns  (required time - arrival time)
  Source:                 Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        1.666ns  (logic 0.379ns (22.744%)  route 1.287ns (77.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 29.442 - 25.000 ) 
    Source Clock Delay      (SCD):    4.708ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.448     4.708    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y67          FDPE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDPE (Prop_fdpe_C_Q)         0.379     5.087 f  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=39, routed)          1.287     6.374    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X4Y62          FDCE                                         f  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.342    29.442    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y62          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism              0.225    29.668    
                         clock uncertainty           -0.119    29.549    
    SLICE_X4Y62          FDCE (Recov_fdce_C_CLR)     -0.331    29.218    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         29.218    
                         arrival time                          -6.374    
  -------------------------------------------------------------------
                         slack                                 22.844    

Slack (MET) :             22.844ns  (required time - arrival time)
  Source:                 Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        1.666ns  (logic 0.379ns (22.744%)  route 1.287ns (77.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 29.442 - 25.000 ) 
    Source Clock Delay      (SCD):    4.708ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.448     4.708    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y67          FDPE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDPE (Prop_fdpe_C_Q)         0.379     5.087 f  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=39, routed)          1.287     6.374    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X4Y62          FDCE                                         f  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.342    29.442    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y62          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                         clock pessimism              0.225    29.668    
                         clock uncertainty           -0.119    29.549    
    SLICE_X4Y62          FDCE (Recov_fdce_C_CLR)     -0.331    29.218    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]
  -------------------------------------------------------------------
                         required time                         29.218    
                         arrival time                          -6.374    
  -------------------------------------------------------------------
                         slack                                 22.844    

Slack (MET) :             22.967ns  (required time - arrival time)
  Source:                 Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        1.542ns  (logic 0.379ns (24.586%)  route 1.163ns (75.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.440ns = ( 29.440 - 25.000 ) 
    Source Clock Delay      (SCD):    4.708ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.448     4.708    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y67          FDPE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDPE (Prop_fdpe_C_Q)         0.379     5.087 f  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=39, routed)          1.163     6.249    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X5Y64          FDCE                                         f  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         1.340    29.440    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y64          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/C
                         clock pessimism              0.225    29.666    
                         clock uncertainty           -0.119    29.547    
    SLICE_X5Y64          FDCE (Recov_fdce_C_CLR)     -0.331    29.216    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]
  -------------------------------------------------------------------
                         required time                         29.216    
                         arrival time                          -6.249    
  -------------------------------------------------------------------
                         slack                                 22.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.444%)  route 0.133ns (48.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.564     1.536    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X67Y89         FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.677 f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.133     1.810    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X66Y88         FDCE                                         f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.836     2.054    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X66Y88         FDCE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.502     1.552    
    SLICE_X66Y88         FDCE (Remov_fdce_C_CLR)     -0.067     1.485    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.444%)  route 0.133ns (48.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.564     1.536    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X67Y89         FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.677 f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.133     1.810    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X66Y88         FDCE                                         f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.836     2.054    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X66Y88         FDCE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                         clock pessimism             -0.502     1.552    
    SLICE_X66Y88         FDCE (Remov_fdce_C_CLR)     -0.067     1.485    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.444%)  route 0.133ns (48.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.564     1.536    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X67Y89         FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.677 f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.133     1.810    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X66Y88         FDCE                                         f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.836     2.054    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X66Y88         FDCE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/C
                         clock pessimism             -0.502     1.552    
    SLICE_X66Y88         FDCE (Remov_fdce_C_CLR)     -0.067     1.485    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.444%)  route 0.133ns (48.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.564     1.536    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X67Y89         FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.677 f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.133     1.810    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X66Y88         FDCE                                         f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.836     2.054    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X66Y88         FDCE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C
                         clock pessimism             -0.502     1.552    
    SLICE_X66Y88         FDCE (Remov_fdce_C_CLR)     -0.067     1.485    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.444%)  route 0.133ns (48.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.564     1.536    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X67Y89         FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.677 f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.133     1.810    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X67Y88         FDCE                                         f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.836     2.054    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X67Y88         FDCE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.502     1.552    
    SLICE_X67Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.460    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.444%)  route 0.133ns (48.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.564     1.536    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X67Y89         FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.677 f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.133     1.810    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X67Y88         FDCE                                         f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.836     2.054    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X67Y88         FDCE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.502     1.552    
    SLICE_X67Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.460    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.444%)  route 0.133ns (48.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.564     1.536    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X67Y89         FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.677 f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.133     1.810    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X67Y88         FDCE                                         f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.836     2.054    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X67Y88         FDCE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.502     1.552    
    SLICE_X67Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.460    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.444%)  route 0.133ns (48.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.564     1.536    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X67Y89         FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.677 f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.133     1.810    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X67Y88         FDCE                                         f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.836     2.054    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X67Y88         FDCE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.502     1.552    
    SLICE_X67Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.460    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.419%)  route 0.116ns (47.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.565     1.537    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X65Y91         FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDPE (Prop_fdpe_C_Q)         0.128     1.665 f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.116     1.781    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X65Y92         FDPE                                         f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.837     2.055    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X65Y92         FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.502     1.553    
    SLICE_X65Y92         FDPE (Remov_fdpe_C_PRE)     -0.149     1.404    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.563%)  route 0.190ns (57.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.596     1.568    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y67          FDPE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDPE (Prop_fdpe_C_Q)         0.141     1.709 f  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=39, routed)          0.190     1.899    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X2Y66          FDCE                                         f  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=262, routed)         0.868     2.086    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y66          FDCE                                         r  Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]/C
                         clock pessimism             -0.503     1.583    
    SLICE_X2Y66          FDCE (Remov_fdce_C_CLR)     -0.067     1.516    Ex_Fifo_For_ReadoutSKIROC2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.383    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Clk_In
  To Clock:  clk_out2_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack        4.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.328ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[734]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        7.366ns  (logic 0.484ns (6.571%)  route 6.882ns (93.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.349ns = ( 104.349 - 100.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 92.126 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=1004, routed)        1.366    92.126    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    92.505 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         1.380    93.885    Prepare_Probe_Register_Inst/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X15Y118        LUT1 (Prop_lut1_I0_O)        0.105    93.990 f  Prepare_Probe_Register_Inst/PLL_40M_Inst_i_1/O
                         net (fo=3302, routed)        5.502    99.492    Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]_0
    SLICE_X47Y74         FDCE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[734]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.249   104.349    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X47Y74         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[734]/C
                         clock pessimism              0.159   104.509    
                         clock uncertainty           -0.358   104.151    
    SLICE_X47Y74         FDCE (Recov_fdce_C_CLR)     -0.331   103.820    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[734]
  -------------------------------------------------------------------
                         required time                        103.820    
                         arrival time                         -99.492    
  -------------------------------------------------------------------
                         slack                                  4.328    

Slack (MET) :             4.328ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[737]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        7.366ns  (logic 0.484ns (6.571%)  route 6.882ns (93.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.349ns = ( 104.349 - 100.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 92.126 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=1004, routed)        1.366    92.126    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    92.505 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         1.380    93.885    Prepare_Probe_Register_Inst/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X15Y118        LUT1 (Prop_lut1_I0_O)        0.105    93.990 f  Prepare_Probe_Register_Inst/PLL_40M_Inst_i_1/O
                         net (fo=3302, routed)        5.502    99.492    Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]_0
    SLICE_X47Y74         FDCE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[737]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.249   104.349    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X47Y74         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[737]/C
                         clock pessimism              0.159   104.509    
                         clock uncertainty           -0.358   104.151    
    SLICE_X47Y74         FDCE (Recov_fdce_C_CLR)     -0.331   103.820    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[737]
  -------------------------------------------------------------------
                         required time                        103.820    
                         arrival time                         -99.492    
  -------------------------------------------------------------------
                         slack                                  4.328    

Slack (MET) :             4.328ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[745]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        7.366ns  (logic 0.484ns (6.571%)  route 6.882ns (93.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.349ns = ( 104.349 - 100.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 92.126 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=1004, routed)        1.366    92.126    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    92.505 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         1.380    93.885    Prepare_Probe_Register_Inst/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X15Y118        LUT1 (Prop_lut1_I0_O)        0.105    93.990 f  Prepare_Probe_Register_Inst/PLL_40M_Inst_i_1/O
                         net (fo=3302, routed)        5.502    99.492    Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]_0
    SLICE_X47Y74         FDCE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[745]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.249   104.349    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X47Y74         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[745]/C
                         clock pessimism              0.159   104.509    
                         clock uncertainty           -0.358   104.151    
    SLICE_X47Y74         FDCE (Recov_fdce_C_CLR)     -0.331   103.820    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[745]
  -------------------------------------------------------------------
                         required time                        103.820    
                         arrival time                         -99.492    
  -------------------------------------------------------------------
                         slack                                  4.328    

Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[705]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        7.364ns  (logic 0.484ns (6.572%)  route 6.880ns (93.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 104.352 - 100.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 92.126 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=1004, routed)        1.366    92.126    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    92.505 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         1.380    93.885    Prepare_Probe_Register_Inst/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X15Y118        LUT1 (Prop_lut1_I0_O)        0.105    93.990 f  Prepare_Probe_Register_Inst/PLL_40M_Inst_i_1/O
                         net (fo=3302, routed)        5.500    99.490    Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]_0
    SLICE_X47Y72         FDCE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[705]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.252   104.352    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X47Y72         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[705]/C
                         clock pessimism              0.159   104.512    
                         clock uncertainty           -0.358   104.154    
    SLICE_X47Y72         FDCE (Recov_fdce_C_CLR)     -0.331   103.823    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[705]
  -------------------------------------------------------------------
                         required time                        103.823    
                         arrival time                         -99.490    
  -------------------------------------------------------------------
                         slack                                  4.333    

Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[713]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        7.364ns  (logic 0.484ns (6.572%)  route 6.880ns (93.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 104.352 - 100.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 92.126 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=1004, routed)        1.366    92.126    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    92.505 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         1.380    93.885    Prepare_Probe_Register_Inst/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X15Y118        LUT1 (Prop_lut1_I0_O)        0.105    93.990 f  Prepare_Probe_Register_Inst/PLL_40M_Inst_i_1/O
                         net (fo=3302, routed)        5.500    99.490    Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]_0
    SLICE_X47Y72         FDCE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[713]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.252   104.352    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X47Y72         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[713]/C
                         clock pessimism              0.159   104.512    
                         clock uncertainty           -0.358   104.154    
    SLICE_X47Y72         FDCE (Recov_fdce_C_CLR)     -0.331   103.823    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[713]
  -------------------------------------------------------------------
                         required time                        103.823    
                         arrival time                         -99.490    
  -------------------------------------------------------------------
                         slack                                  4.333    

Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[721]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        7.364ns  (logic 0.484ns (6.572%)  route 6.880ns (93.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 104.352 - 100.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 92.126 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=1004, routed)        1.366    92.126    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    92.505 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         1.380    93.885    Prepare_Probe_Register_Inst/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X15Y118        LUT1 (Prop_lut1_I0_O)        0.105    93.990 f  Prepare_Probe_Register_Inst/PLL_40M_Inst_i_1/O
                         net (fo=3302, routed)        5.500    99.490    Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]_0
    SLICE_X47Y72         FDCE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[721]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.252   104.352    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X47Y72         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[721]/C
                         clock pessimism              0.159   104.512    
                         clock uncertainty           -0.358   104.154    
    SLICE_X47Y72         FDCE (Recov_fdce_C_CLR)     -0.331   103.823    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[721]
  -------------------------------------------------------------------
                         required time                        103.823    
                         arrival time                         -99.490    
  -------------------------------------------------------------------
                         slack                                  4.333    

Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[729]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        7.364ns  (logic 0.484ns (6.572%)  route 6.880ns (93.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 104.352 - 100.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 92.126 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=1004, routed)        1.366    92.126    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    92.505 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         1.380    93.885    Prepare_Probe_Register_Inst/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X15Y118        LUT1 (Prop_lut1_I0_O)        0.105    93.990 f  Prepare_Probe_Register_Inst/PLL_40M_Inst_i_1/O
                         net (fo=3302, routed)        5.500    99.490    Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]_0
    SLICE_X47Y72         FDCE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[729]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.252   104.352    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X47Y72         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[729]/C
                         clock pessimism              0.159   104.512    
                         clock uncertainty           -0.358   104.154    
    SLICE_X47Y72         FDCE (Recov_fdce_C_CLR)     -0.331   103.823    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[729]
  -------------------------------------------------------------------
                         required time                        103.823    
                         arrival time                         -99.490    
  -------------------------------------------------------------------
                         slack                                  4.333    

Slack (MET) :             4.364ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[673]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        7.333ns  (logic 0.484ns (6.600%)  route 6.849ns (93.400%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 104.352 - 100.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 92.126 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=1004, routed)        1.366    92.126    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    92.505 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         1.380    93.885    Prepare_Probe_Register_Inst/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X15Y118        LUT1 (Prop_lut1_I0_O)        0.105    93.990 f  Prepare_Probe_Register_Inst/PLL_40M_Inst_i_1/O
                         net (fo=3302, routed)        5.469    99.459    Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]_0
    SLICE_X48Y72         FDCE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[673]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.252   104.352    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X48Y72         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[673]/C
                         clock pessimism              0.159   104.512    
                         clock uncertainty           -0.358   104.154    
    SLICE_X48Y72         FDCE (Recov_fdce_C_CLR)     -0.331   103.823    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[673]
  -------------------------------------------------------------------
                         required time                        103.823    
                         arrival time                         -99.459    
  -------------------------------------------------------------------
                         slack                                  4.364    

Slack (MET) :             4.364ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[681]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        7.333ns  (logic 0.484ns (6.600%)  route 6.849ns (93.400%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 104.352 - 100.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 92.126 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=1004, routed)        1.366    92.126    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    92.505 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         1.380    93.885    Prepare_Probe_Register_Inst/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X15Y118        LUT1 (Prop_lut1_I0_O)        0.105    93.990 f  Prepare_Probe_Register_Inst/PLL_40M_Inst_i_1/O
                         net (fo=3302, routed)        5.469    99.459    Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]_0
    SLICE_X48Y72         FDCE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[681]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.252   104.352    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X48Y72         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[681]/C
                         clock pessimism              0.159   104.512    
                         clock uncertainty           -0.358   104.154    
    SLICE_X48Y72         FDCE (Recov_fdce_C_CLR)     -0.331   103.823    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[681]
  -------------------------------------------------------------------
                         required time                        103.823    
                         arrival time                         -99.459    
  -------------------------------------------------------------------
                         slack                                  4.364    

Slack (MET) :             4.364ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[689]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        7.333ns  (logic 0.484ns (6.600%)  route 6.849ns (93.400%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 104.352 - 100.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 92.126 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=1004, routed)        1.366    92.126    Clk_Out_2_All
    SLICE_X35Y107        FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    92.505 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=102, routed)         1.380    93.885    Prepare_Probe_Register_Inst/Rst_n_Delay2_reg_rep__8_n_0_BUFG_inst_n_0
    SLICE_X15Y118        LUT1 (Prop_lut1_I0_O)        0.105    93.990 f  Prepare_Probe_Register_Inst/PLL_40M_Inst_i_1/O
                         net (fo=3302, routed)        5.469    99.459    Prepare_Probe_Register_Inst/FSM_sequential_State_reg[0]_0
    SLICE_X48Y72         FDCE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[689]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.252   104.352    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X48Y72         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[689]/C
                         clock pessimism              0.159   104.512    
                         clock uncertainty           -0.358   104.154    
    SLICE_X48Y72         FDCE (Recov_fdce_C_CLR)     -0.331   103.823    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[689]
  -------------------------------------------------------------------
                         required time                        103.823    
                         arrival time                         -99.459    
  -------------------------------------------------------------------
                         slack                                  4.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[44]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[44]_C/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.186ns (29.737%)  route 0.439ns (70.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.556     1.528    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X29Y123        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y123        FDCE (Prop_fdce_C_Q)         0.141     1.669 r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[44]/Q
                         net (fo=3, routed)           0.255     1.924    usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[192]_C_0[43]
    SLICE_X13Y123        LUT2 (Prop_lut2_I0_O)        0.045     1.969 f  usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[44]_LDC_i_2/O
                         net (fo=2, routed)           0.185     2.153    Prepare_Probe_Register_Inst/Out_AnaProb_SS1_SS10_PA_reg[44]_0
    SLICE_X12Y122        FDCE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[44]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.828     2.047    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X12Y122        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[44]_C/C
                         clock pessimism             -0.246     1.801    
                         clock uncertainty            0.358     2.158    
    SLICE_X12Y122        FDCE (Remov_fdce_C_CLR)     -0.067     2.091    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[44]_C
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Set_Mask64_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[519]_C/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.187ns (33.336%)  route 0.374ns (66.664%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.565     1.537    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X43Y101        FDCE                                         r  usb_command_interpreter_Inst/Out_Set_Mask64_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101        FDCE (Prop_fdce_C_Q)         0.141     1.678 r  usb_command_interpreter_Inst/Out_Set_Mask64_reg[40]/Q
                         net (fo=4, routed)           0.210     1.888    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Sig_Set_Mask64[40]
    SLICE_X44Y100        LUT4 (Prop_lut4_I2_O)        0.046     1.934 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[519]_LDC_i_2/O
                         net (fo=2, routed)           0.164     2.098    Prepare_Register_Inst/Out_Mask_Code_reg[40]_0
    SLICE_X44Y94         FDCE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[519]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.836     2.054    Prepare_Register_Inst/clk_out2
    SLICE_X44Y94         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[519]_C/C
                         clock pessimism             -0.246     1.808    
                         clock uncertainty            0.358     2.165    
    SLICE_X44Y94         FDCE (Remov_fdce_C_CLR)     -0.154     2.011    Prepare_Register_Inst/Para616_Shiftreg_reg[519]_C
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[98]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[98]_C/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.226ns (35.637%)  route 0.408ns (64.363%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.554     1.526    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X41Y127        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[98]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y127        FDCE (Prop_fdce_C_Q)         0.128     1.654 r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[98]/Q
                         net (fo=3, routed)           0.195     1.849    usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[192]_C_0[97]
    SLICE_X40Y127        LUT2 (Prop_lut2_I0_O)        0.098     1.947 f  usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[98]_LDC_i_2/O
                         net (fo=2, routed)           0.213     2.160    Prepare_Probe_Register_Inst/Out_AnaProb_SS1_SS10_PA_reg[98]_0
    SLICE_X40Y127        FDCE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[98]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.822     2.041    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X40Y127        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[98]_C/C
                         clock pessimism             -0.246     1.795    
                         clock uncertainty            0.358     2.152    
    SLICE_X40Y127        FDCE (Remov_fdce_C_CLR)     -0.092     2.060    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[98]_C
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[115]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1267]_C/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.209ns (32.781%)  route 0.429ns (67.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.554     1.526    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X50Y131        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y131        FDCE (Prop_fdce_C_Q)         0.164     1.690 r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[115]/Q
                         net (fo=3, routed)           0.242     1.932    usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[1280]_C_0[114]
    SLICE_X53Y130        LUT2 (Prop_lut2_I0_O)        0.045     1.977 f  usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[1267]_LDC_i_2/O
                         net (fo=2, routed)           0.186     2.164    Prepare_Probe_Register_Inst/Out_AnaProb_Thre_Fsb_reg[115]_0
    SLICE_X52Y129        FDCE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1267]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.818     2.037    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X52Y129        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1267]_C/C
                         clock pessimism             -0.246     1.791    
                         clock uncertainty            0.358     2.148    
    SLICE_X52Y129        FDCE (Remov_fdce_C_CLR)     -0.092     2.056    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1267]_C
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Select_Ramp_ADC/Output_Valid_Sig_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1542]_C/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.186ns (27.841%)  route 0.482ns (72.159%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.569     1.541    usb_command_interpreter_Inst/Cmd_Out_Select_Ramp_ADC/Clk_Out_2_All
    SLICE_X37Y97         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Select_Ramp_ADC/Output_Valid_Sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDCE (Prop_fdce_C_Q)         0.141     1.682 r  usb_command_interpreter_Inst/Cmd_Out_Select_Ramp_ADC/Output_Valid_Sig_reg/Q
                         net (fo=5, routed)           0.357     2.039    usb_command_interpreter_Inst/Cmd_Out_Select_Ramp_ADC/Sig_Select_Ramp_ADC
    SLICE_X50Y97         LUT2 (Prop_lut2_I0_O)        0.045     2.084 f  usb_command_interpreter_Inst/Cmd_Out_Select_Ramp_ADC/Prob_Registers_Shiftreg_reg[1542]_LDC_i_2/O
                         net (fo=2, routed)           0.125     2.209    Prepare_Probe_Register_Inst/Output_Valid_Sig_reg_0
    SLICE_X50Y96         FDCE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1542]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.833     2.051    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X50Y96         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1542]_C/C
                         clock pessimism             -0.246     1.805    
                         clock uncertainty            0.358     2.162    
    SLICE_X50Y96         FDCE (Remov_fdce_C_CLR)     -0.067     2.095    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1542]_C
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[149]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[149]_P/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.249ns (42.827%)  route 0.332ns (57.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.557     1.529    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X50Y115        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[149]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y115        FDCE (Prop_fdce_C_Q)         0.148     1.677 f  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[149]/Q
                         net (fo=3, routed)           0.204     1.881    usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[192]_C_0[148]
    SLICE_X51Y115        LUT2 (Prop_lut2_I0_O)        0.101     1.982 f  usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[149]_LDC_i_1/O
                         net (fo=2, routed)           0.128     2.110    Prepare_Probe_Register_Inst/Out_AnaProb_SS1_SS10_PA_reg[149]
    SLICE_X51Y116        FDPE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[149]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.824     2.042    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X51Y116        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[149]_P/C
                         clock pessimism             -0.246     1.796    
                         clock uncertainty            0.358     2.153    
    SLICE_X51Y116        FDPE (Remov_fdpe_C_PRE)     -0.157     1.996    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[149]_P
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1155]_P/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.189ns (32.187%)  route 0.398ns (67.813%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.564     1.536    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X36Y110        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y110        FDCE (Prop_fdce_C_Q)         0.141     1.677 f  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[3]/Q
                         net (fo=4, routed)           0.208     1.885    usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[1280]_C_0[2]
    SLICE_X40Y110        LUT2 (Prop_lut2_I0_O)        0.048     1.933 f  usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[1155]_LDC_i_1/O
                         net (fo=2, routed)           0.190     2.123    Prepare_Probe_Register_Inst/Out_AnaProb_Thre_Fsb_reg[3]
    SLICE_X41Y110        FDPE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1155]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.834     2.052    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X41Y110        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1155]_P/C
                         clock pessimism             -0.246     1.806    
                         clock uncertainty            0.358     2.163    
    SLICE_X41Y110        FDPE (Remov_fdpe_C_PRE)     -0.157     2.006    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1155]_P
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[146]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[146]_P/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.249ns (42.882%)  route 0.332ns (57.118%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.556     1.528    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X50Y116        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[146]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y116        FDCE (Prop_fdce_C_Q)         0.148     1.676 f  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[146]/Q
                         net (fo=3, routed)           0.208     1.884    usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[192]_C_0[145]
    SLICE_X54Y117        LUT2 (Prop_lut2_I0_O)        0.101     1.985 f  usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[146]_LDC_i_1/O
                         net (fo=2, routed)           0.124     2.109    Prepare_Probe_Register_Inst/Out_AnaProb_SS1_SS10_PA_reg[146]
    SLICE_X55Y118        FDPE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[146]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.820     2.039    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X55Y118        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[146]_P/C
                         clock pessimism             -0.246     1.793    
                         clock uncertainty            0.358     2.150    
    SLICE_X55Y118        FDPE (Remov_fdpe_C_PRE)     -0.161     1.989    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[146]_P
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[10]_P/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.189ns (31.267%)  route 0.415ns (68.733%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.562     1.534    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X35Y114        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y114        FDCE (Prop_fdce_C_Q)         0.141     1.675 f  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[10]/Q
                         net (fo=3, routed)           0.203     1.878    usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[192]_C_0[9]
    SLICE_X30Y116        LUT2 (Prop_lut2_I0_O)        0.048     1.926 f  usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[10]_LDC_i_1/O
                         net (fo=2, routed)           0.213     2.138    Prepare_Probe_Register_Inst/Out_AnaProb_SS1_SS10_PA_reg[10]
    SLICE_X30Y121        FDPE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.826     2.044    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X30Y121        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[10]_P/C
                         clock pessimism             -0.246     1.798    
                         clock uncertainty            0.358     2.155    
    SLICE_X30Y121        FDPE (Remov_fdpe_C_PRE)     -0.137     2.018    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[10]_P
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1163]_P/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.189ns (32.059%)  route 0.401ns (67.941%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.564     1.536    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X36Y110        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y110        FDCE (Prop_fdce_C_Q)         0.141     1.677 f  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[11]/Q
                         net (fo=3, routed)           0.225     1.902    usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[1280]_C_0[10]
    SLICE_X40Y112        LUT2 (Prop_lut2_I0_O)        0.048     1.950 f  usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[1163]_LDC_i_1/O
                         net (fo=2, routed)           0.175     2.126    Prepare_Probe_Register_Inst/Out_AnaProb_Thre_Fsb_reg[11]
    SLICE_X39Y112        FDPE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1163]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.832     2.050    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X39Y112        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1163]_P/C
                         clock pessimism             -0.246     1.804    
                         clock uncertainty            0.358     2.161    
    SLICE_X39Y112        FDPE (Remov_fdpe_C_PRE)     -0.157     2.004    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1163]_P
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.121    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_PLL_40M
  To Clock:  clk_out2_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack       93.941ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.941ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[516]_P/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 0.589ns (10.885%)  route 4.822ns (89.115%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.349ns = ( 104.349 - 100.000 ) 
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.455     4.715    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/clk_out2
    SLICE_X7Y96          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDCE (Prop_fdce_C_Q)         0.379     5.094 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/Q
                         net (fo=110, routed)         1.922     7.016    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[0]
    SLICE_X39Y81         LUT4 (Prop_lut4_I2_O)        0.105     7.121 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[575]_LDC_i_3/O
                         net (fo=162, routed)         2.051     9.171    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Start_In_Delay_reg
    SLICE_X50Y102        LUT4 (Prop_lut4_I0_O)        0.105     9.276 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[516]_LDC_i_1/O
                         net (fo=2, routed)           0.849    10.126    Prepare_Register_Inst/Out_Mask_Code_reg[37]
    SLICE_X51Y102        FDPE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[516]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.248   104.349    Prepare_Register_Inst/clk_out2
    SLICE_X51Y102        FDPE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[516]_P/C
                         clock pessimism              0.159   104.508    
                         clock uncertainty           -0.149   104.359    
    SLICE_X51Y102        FDPE (Recov_fdpe_C_PRE)     -0.292   104.067    Prepare_Register_Inst/Para616_Shiftreg_reg[516]_P
  -------------------------------------------------------------------
                         required time                        104.067    
                         arrival time                         -10.126    
  -------------------------------------------------------------------
                         slack                                 93.941    

Slack (MET) :             93.995ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[498]_P/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 0.589ns (11.004%)  route 4.764ns (88.996%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.345ns = ( 104.345 - 100.000 ) 
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.455     4.715    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/clk_out2
    SLICE_X7Y96          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDCE (Prop_fdce_C_Q)         0.379     5.094 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/Q
                         net (fo=110, routed)         1.922     7.016    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[0]
    SLICE_X39Y81         LUT4 (Prop_lut4_I2_O)        0.105     7.121 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[575]_LDC_i_3/O
                         net (fo=162, routed)         1.856     8.977    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Start_In_Delay_reg
    SLICE_X45Y106        LUT4 (Prop_lut4_I0_O)        0.105     9.082 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[498]_LDC_i_1/O
                         net (fo=2, routed)           0.986    10.067    Prepare_Register_Inst/Out_Mask_Code_reg[19]
    SLICE_X53Y105        FDPE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[498]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.244   104.345    Prepare_Register_Inst/clk_out2
    SLICE_X53Y105        FDPE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[498]_P/C
                         clock pessimism              0.159   104.504    
                         clock uncertainty           -0.149   104.355    
    SLICE_X53Y105        FDPE (Recov_fdpe_C_PRE)     -0.292   104.063    Prepare_Register_Inst/Para616_Shiftreg_reg[498]_P
  -------------------------------------------------------------------
                         required time                        104.063    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                 93.995    

Slack (MET) :             94.009ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[482]_C/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        5.225ns  (logic 0.609ns (11.654%)  route 4.616ns (88.346%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.356ns = ( 104.356 - 100.000 ) 
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.455     4.715    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/clk_out2
    SLICE_X7Y96          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDCE (Prop_fdce_C_Q)         0.379     5.094 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/Q
                         net (fo=110, routed)         1.922     7.016    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[0]
    SLICE_X39Y81         LUT4 (Prop_lut4_I2_O)        0.105     7.121 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[575]_LDC_i_3/O
                         net (fo=162, routed)         1.887     9.008    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Start_In_Delay_reg
    SLICE_X38Y107        LUT4 (Prop_lut4_I0_O)        0.125     9.133 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[482]_LDC_i_2/O
                         net (fo=2, routed)           0.807     9.940    Prepare_Register_Inst/Out_Mask_Code_reg[3]_0
    SLICE_X38Y107        FDCE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[482]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.255   104.356    Prepare_Register_Inst/clk_out2
    SLICE_X38Y107        FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[482]_C/C
                         clock pessimism              0.159   104.515    
                         clock uncertainty           -0.149   104.366    
    SLICE_X38Y107        FDCE (Recov_fdce_C_CLR)     -0.417   103.949    Prepare_Register_Inst/Para616_Shiftreg_reg[482]_C
  -------------------------------------------------------------------
                         required time                        103.949    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                 94.009    

Slack (MET) :             94.015ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[516]_C/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 0.602ns (11.551%)  route 4.610ns (88.449%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.349ns = ( 104.349 - 100.000 ) 
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.455     4.715    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/clk_out2
    SLICE_X7Y96          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDCE (Prop_fdce_C_Q)         0.379     5.094 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/Q
                         net (fo=110, routed)         1.922     7.016    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[0]
    SLICE_X39Y81         LUT4 (Prop_lut4_I2_O)        0.105     7.121 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[575]_LDC_i_3/O
                         net (fo=162, routed)         2.051     9.171    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Start_In_Delay_reg
    SLICE_X50Y102        LUT4 (Prop_lut4_I0_O)        0.118     9.289 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[516]_LDC_i_2/O
                         net (fo=2, routed)           0.637     9.926    Prepare_Register_Inst/Out_Mask_Code_reg[37]_0
    SLICE_X50Y101        FDCE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[516]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.248   104.349    Prepare_Register_Inst/clk_out2
    SLICE_X50Y101        FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[516]_C/C
                         clock pessimism              0.159   104.508    
                         clock uncertainty           -0.149   104.359    
    SLICE_X50Y101        FDCE (Recov_fdce_C_CLR)     -0.417   103.942    Prepare_Register_Inst/Para616_Shiftreg_reg[516]_C
  -------------------------------------------------------------------
                         required time                        103.942    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                 94.015    

Slack (MET) :             94.046ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[514]_C/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        5.101ns  (logic 0.610ns (11.959%)  route 4.491ns (88.041%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.345ns = ( 104.345 - 100.000 ) 
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.455     4.715    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/clk_out2
    SLICE_X7Y96          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDCE (Prop_fdce_C_Q)         0.379     5.094 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/Q
                         net (fo=110, routed)         1.922     7.016    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[0]
    SLICE_X39Y81         LUT4 (Prop_lut4_I2_O)        0.105     7.121 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[575]_LDC_i_3/O
                         net (fo=162, routed)         1.818     8.939    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Start_In_Delay_reg
    SLICE_X53Y103        LUT4 (Prop_lut4_I0_O)        0.126     9.065 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[514]_LDC_i_2/O
                         net (fo=2, routed)           0.750     9.815    Prepare_Register_Inst/Out_Mask_Code_reg[35]_0
    SLICE_X55Y101        FDCE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[514]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.244   104.345    Prepare_Register_Inst/clk_out2
    SLICE_X55Y101        FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[514]_C/C
                         clock pessimism              0.159   104.504    
                         clock uncertainty           -0.149   104.355    
    SLICE_X55Y101        FDCE (Recov_fdce_C_CLR)     -0.493   103.862    Prepare_Register_Inst/Para616_Shiftreg_reg[514]_C
  -------------------------------------------------------------------
                         required time                        103.862    
                         arrival time                          -9.815    
  -------------------------------------------------------------------
                         slack                                 94.046    

Slack (MET) :             94.091ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[489]_C/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        5.067ns  (logic 0.592ns (11.682%)  route 4.475ns (88.318%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.356ns = ( 104.356 - 100.000 ) 
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.455     4.715    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/clk_out2
    SLICE_X7Y96          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDCE (Prop_fdce_C_Q)         0.379     5.094 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/Q
                         net (fo=110, routed)         1.922     7.016    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[0]
    SLICE_X39Y81         LUT4 (Prop_lut4_I2_O)        0.105     7.121 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[575]_LDC_i_3/O
                         net (fo=162, routed)         1.909     9.030    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Start_In_Delay_reg
    SLICE_X41Y107        LUT4 (Prop_lut4_I0_O)        0.108     9.138 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[489]_LDC_i_2/O
                         net (fo=2, routed)           0.644     9.782    Prepare_Register_Inst/Out_Mask_Code_reg[10]_0
    SLICE_X40Y107        FDCE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[489]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.255   104.356    Prepare_Register_Inst/clk_out2
    SLICE_X40Y107        FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[489]_C/C
                         clock pessimism              0.159   104.515    
                         clock uncertainty           -0.149   104.366    
    SLICE_X40Y107        FDCE (Recov_fdce_C_CLR)     -0.493   103.873    Prepare_Register_Inst/Para616_Shiftreg_reg[489]_C
  -------------------------------------------------------------------
                         required time                        103.873    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                 94.091    

Slack (MET) :             94.093ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[481]_P/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        5.265ns  (logic 0.589ns (11.187%)  route 4.676ns (88.813%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.355ns = ( 104.355 - 100.000 ) 
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.455     4.715    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/clk_out2
    SLICE_X7Y96          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDCE (Prop_fdce_C_Q)         0.379     5.094 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/Q
                         net (fo=110, routed)         1.922     7.016    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[0]
    SLICE_X39Y81         LUT4 (Prop_lut4_I2_O)        0.105     7.121 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[575]_LDC_i_3/O
                         net (fo=162, routed)         2.001     9.122    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Start_In_Delay_reg
    SLICE_X40Y108        LUT4 (Prop_lut4_I0_O)        0.105     9.227 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[481]_LDC_i_1/O
                         net (fo=2, routed)           0.752     9.980    Prepare_Register_Inst/Out_Mask_Code_reg[2]
    SLICE_X40Y108        FDPE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[481]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.254   104.355    Prepare_Register_Inst/clk_out2
    SLICE_X40Y108        FDPE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[481]_P/C
                         clock pessimism              0.159   104.514    
                         clock uncertainty           -0.149   104.365    
    SLICE_X40Y108        FDPE (Recov_fdpe_C_PRE)     -0.292   104.073    Prepare_Register_Inst/Para616_Shiftreg_reg[481]_P
  -------------------------------------------------------------------
                         required time                        104.073    
                         arrival time                          -9.980    
  -------------------------------------------------------------------
                         slack                                 94.093    

Slack (MET) :             94.102ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[495]_C/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 0.599ns (11.687%)  route 4.526ns (88.313%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.359ns = ( 104.359 - 100.000 ) 
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.455     4.715    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/clk_out2
    SLICE_X7Y96          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDCE (Prop_fdce_C_Q)         0.379     5.094 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/Q
                         net (fo=110, routed)         1.922     7.016    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[0]
    SLICE_X39Y81         LUT4 (Prop_lut4_I2_O)        0.105     7.121 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[575]_LDC_i_3/O
                         net (fo=162, routed)         1.580     8.701    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Start_In_Delay_reg
    SLICE_X36Y96         LUT4 (Prop_lut4_I0_O)        0.115     8.816 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[495]_LDC_i_2/O
                         net (fo=2, routed)           1.024     9.840    Prepare_Register_Inst/Out_Mask_Code_reg[16]_0
    SLICE_X36Y78         FDCE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[495]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.259   104.359    Prepare_Register_Inst/clk_out2
    SLICE_X36Y78         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[495]_C/C
                         clock pessimism              0.225   104.585    
                         clock uncertainty           -0.149   104.435    
    SLICE_X36Y78         FDCE (Recov_fdce_C_CLR)     -0.493   103.942    Prepare_Register_Inst/Para616_Shiftreg_reg[495]_C
  -------------------------------------------------------------------
                         required time                        103.942    
                         arrival time                          -9.840    
  -------------------------------------------------------------------
                         slack                                 94.102    

Slack (MET) :             94.155ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[488]_P/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 0.589ns (11.318%)  route 4.615ns (88.682%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.356ns = ( 104.356 - 100.000 ) 
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.455     4.715    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/clk_out2
    SLICE_X7Y96          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDCE (Prop_fdce_C_Q)         0.379     5.094 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/Q
                         net (fo=110, routed)         1.922     7.016    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[0]
    SLICE_X39Y81         LUT4 (Prop_lut4_I2_O)        0.105     7.121 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[575]_LDC_i_3/O
                         net (fo=162, routed)         1.558     8.679    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Start_In_Delay_reg
    SLICE_X38Y106        LUT4 (Prop_lut4_I0_O)        0.105     8.784 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[488]_LDC_i_1/O
                         net (fo=2, routed)           1.135     9.919    Prepare_Register_Inst/Out_Mask_Code_reg[9]
    SLICE_X39Y105        FDPE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[488]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.255   104.356    Prepare_Register_Inst/clk_out2
    SLICE_X39Y105        FDPE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[488]_P/C
                         clock pessimism              0.159   104.515    
                         clock uncertainty           -0.149   104.366    
    SLICE_X39Y105        FDPE (Recov_fdpe_C_PRE)     -0.292   104.074    Prepare_Register_Inst/Para616_Shiftreg_reg[488]_P
  -------------------------------------------------------------------
                         required time                        104.074    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                 94.155    

Slack (MET) :             94.159ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[506]_P/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        5.189ns  (logic 0.589ns (11.352%)  route 4.600ns (88.648%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.345ns = ( 104.345 - 100.000 ) 
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=1004, routed)        1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.455     4.715    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/clk_out2
    SLICE_X7Y96          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDCE (Prop_fdce_C_Q)         0.379     5.094 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/Q
                         net (fo=110, routed)         1.922     7.016    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[0]
    SLICE_X39Y81         LUT4 (Prop_lut4_I2_O)        0.105     7.121 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[575]_LDC_i_3/O
                         net (fo=162, routed)         1.829     8.950    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Start_In_Delay_reg
    SLICE_X52Y103        LUT4 (Prop_lut4_I0_O)        0.105     9.055 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[506]_LDC_i_1/O
                         net (fo=2, routed)           0.848     9.903    Prepare_Register_Inst/Out_Mask_Code_reg[27]
    SLICE_X53Y103        FDPE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[506]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=1004, routed)        1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        1.244   104.345    Prepare_Register_Inst/clk_out2
    SLICE_X53Y103        FDPE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[506]_P/C
                         clock pessimism              0.159   104.504    
                         clock uncertainty           -0.149   104.355    
    SLICE_X53Y103        FDPE (Recov_fdpe_C_PRE)     -0.292   104.063    Prepare_Register_Inst/Para616_Shiftreg_reg[506]_P
  -------------------------------------------------------------------
                         required time                        104.063    
                         arrival time                          -9.903    
  -------------------------------------------------------------------
                         slack                                 94.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.369%)  route 0.234ns (64.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.560     1.532    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y85         FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDPE (Prop_fdpe_C_Q)         0.128     1.660 f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.234     1.894    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X52Y85         FDPE                                         f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.827     2.045    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X52Y85         FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.251     1.794    
    SLICE_X52Y85         FDPE (Remov_fdpe_C_PRE)     -0.149     1.645    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Channel_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[53]_P/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.186ns (36.543%)  route 0.323ns (63.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.572     1.544    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X11Y101        FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Channel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.141     1.685 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Channel_reg[3]/Q
                         net (fo=10, routed)          0.139     1.824    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Channel_reg_n_0_[3]
    SLICE_X11Y100        LUT6 (Prop_lut6_I5_O)        0.045     1.869 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[53]_LDC_i_1__2/O
                         net (fo=2, routed)           0.184     2.053    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[53]_LDC_i_1__2_n_0
    SLICE_X11Y98         FDPE                                         f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[53]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.845     2.063    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X11Y98         FDPE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[53]_P/C
                         clock pessimism             -0.246     1.817    
    SLICE_X11Y98         FDPE (Remov_fdpe_C_PRE)     -0.095     1.722    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[53]_P
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.203%)  route 0.133ns (44.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.566     1.538    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y81          FDPE                                         r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDPE (Prop_fdpe_C_Q)         0.164     1.702 f  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=39, routed)          0.133     1.835    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X8Y80          FDCE                                         f  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.834     2.052    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X8Y80          FDCE                                         r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/C
                         clock pessimism             -0.501     1.551    
    SLICE_X8Y80          FDCE (Remov_fdce_C_CLR)     -0.067     1.484    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[12]/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.203%)  route 0.133ns (44.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.566     1.538    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y81          FDPE                                         r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDPE (Prop_fdpe_C_Q)         0.164     1.702 f  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=39, routed)          0.133     1.835    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X8Y80          FDCE                                         f  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.834     2.052    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X8Y80          FDCE                                         r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[12]/C
                         clock pessimism             -0.501     1.551    
    SLICE_X8Y80          FDCE (Remov_fdce_C_CLR)     -0.067     1.484    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.203%)  route 0.133ns (44.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.566     1.538    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y81          FDPE                                         r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDPE (Prop_fdpe_C_Q)         0.164     1.702 f  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=39, routed)          0.133     1.835    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X8Y80          FDCE                                         f  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.834     2.052    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X8Y80          FDCE                                         r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.501     1.551    
    SLICE_X8Y80          FDCE (Remov_fdce_C_CLR)     -0.067     1.484    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.203%)  route 0.133ns (44.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.566     1.538    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y81          FDPE                                         r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDPE (Prop_fdpe_C_Q)         0.164     1.702 f  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=39, routed)          0.133     1.835    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X8Y80          FDCE                                         f  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.834     2.052    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X8Y80          FDCE                                         r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.501     1.551    
    SLICE_X8Y80          FDCE (Remov_fdce_C_CLR)     -0.067     1.484    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.203%)  route 0.133ns (44.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.566     1.538    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y81          FDPE                                         r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDPE (Prop_fdpe_C_Q)         0.164     1.702 f  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=39, routed)          0.133     1.835    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X8Y80          FDCE                                         f  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.834     2.052    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X8Y80          FDCE                                         r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/C
                         clock pessimism             -0.501     1.551    
    SLICE_X8Y80          FDCE (Remov_fdce_C_CLR)     -0.067     1.484    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.203%)  route 0.133ns (44.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.566     1.538    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y81          FDPE                                         r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDPE (Prop_fdpe_C_Q)         0.164     1.702 f  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=39, routed)          0.133     1.835    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X8Y80          FDCE                                         f  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.834     2.052    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X8Y80          FDCE                                         r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]/C
                         clock pessimism             -0.501     1.551    
    SLICE_X8Y80          FDCE (Remov_fdce_C_CLR)     -0.067     1.484    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.203%)  route 0.133ns (44.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.566     1.538    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y81          FDPE                                         r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDPE (Prop_fdpe_C_Q)         0.164     1.702 f  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=39, routed)          0.133     1.835    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X8Y80          FDCE                                         f  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.834     2.052    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X8Y80          FDCE                                         r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                         clock pessimism             -0.501     1.551    
    SLICE_X8Y80          FDCE (Remov_fdce_C_CLR)     -0.067     1.484    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.203%)  route 0.133ns (44.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=1004, routed)        0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.566     1.538    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y81          FDPE                                         r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDPE (Prop_fdpe_C_Q)         0.164     1.702 f  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=39, routed)          0.133     1.835    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X9Y80          FDCE                                         f  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=1004, routed)        0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3734, routed)        0.834     2.052    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y80          FDCE                                         r  Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/C
                         clock pessimism             -0.501     1.551    
    SLICE_X9Y80          FDCE (Remov_fdce_C_CLR)     -0.092     1.459    Ex_Fifo_For_AutoTA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.376    





