/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
/*
 * Copyright (c) 2024 Yang Xiwen <forbidden405@outlook.com>
 */

#ifndef __DT_BINDINGS_CLOCK_HI3798MV200_CRG_H
#define __DT_BINDINGS_CLOCK_HI3798MV200_CRG_H

/* clocks provided by core CRG */
#define HI3798MV200_OSC_CLK			0
#define HI3798MV200_APB_CLK			1
#define HI3798MV200_AHB_CLK			2
#define HI3798MV200_APLL_CLK			3
#define HI3798MV200_BPLL_CLK			4
#define HI3798MV200_DPLL_CLK			5
#define HI3798MV200_VPLL_CLK			6
#define HI3798MV200_HPLL_CLK			7
#define HI3798MV200_EPLL_CLK			8
#define HI3798MV200_QPLL_CLK			9
#define HI3798MV200_PERI_DIV_CLK		10
#define HI3798MV200_CORE_BUS_CLK		11
#define HI3798MV200_MDE0_BUS_CLK		12
#define HI3798MV200_MDE1_BUS_CLK		13
#define HI3798MV200_MDE2_BUS_CLK		14
#define HI3798MV200_MDE3_BUS_CLK		15
#define HI3798MV200_CPU_CLK			16
/* UART1 does not exist */
#define HI3798MV200_UART2_CLK			17
#define HI3798MV200_UART3_CLK			18
#define HI3798MV200_I2C0_CLK			19
#define HI3798MV200_I2C1_CLK			20
#define HI3798MV200_I2C2_CLK			21
#define HI3798MV200_SPI0_CLK			22
#define HI3798MV200_SCI0_CLK			23
#define HI3798MV200_SCI1_CLK			24
#define HI3798MV200_VDH_CLK			25
#define HI3798MV200_VDH_DSP_CLK			26
#define HI3798MV200_JPGD_CLK			27
#define HI3798MV200_PGD_CLK			28
#define HI3798MV200_BPD_CLK			29
#define HI3798MV200_VENV_CLK			30
#define HI3798MV200_VENV_AXI_CLK		31
#define HI3798MV200_JPGE_CLK			32
#define HI3798MV200_TDE_CLK			33
#define HI3798MV200_SDIO0_BIU_CLK		34
#define HI3798MV200_SDIO0_CIU_CLK		35
#define HI3798MV200_SDIO0_DRV_CLK		36
#define HI3798MV200_SDIO0_SAMPLE_CLK		37
#define HI3798MV200_MMC_BIU_CLK			38
#define HI3798MV200_MMC_CIU_CLK			39
#define HI3798MV200_MMC_DRV_CLK			40
#define HI3798MV200_MMC_SAMPLE_CLK		41
#define HI3798MV200_SATA_CLK			42
#define HI3798MV200_SATA_RX_CLK			43
#define HI3798MV200_SATA_CKO_ALIVE_CLK		44
#define HI3798MV200_SATA_TX_CLK			45
#define HI3798MV200_USB3_BUS_CLK		46
#define HI3798MV200_USB3_REF_CLK		47
#define HI3798MV200_USB3_SUSPEND_CLK		48
#define HI3798MV200_USB3_PIPE_CLK		49
#define HI3798MV200_USB3_UTMI_CLK		50
#define HI3798MV200_USB3_GS_CLK			51
#define HI3798MV200_USB3_GM_CLK			52
#define HI3798MV200_USB2_BUS_CLK		53
#define HI3798MV200_USB2_48M_CLK		54
#define HI3798MV200_USB2_12M_CLK		55
#define HI3798MV200_USB2_OTG_UTMI_CLK		56
#define HI3798MV200_USB2_HST_PHY_CLK		57
#define HI3798MV200_USB2_UTMI0_CLK		58
#define HI3798MV200_USB2_UTMI1_CLK		59
#define HI3798MV200_USB2_PHY1_REF_CLK		60
#define HI3798MV200_USB2_PHY2_REF_CLK		61
#define HI3798MV200_SHA0_CLK			62
#define HI3798MV200_SHA1_CLK			63
#define HI3798MV200_PMC_CLK			64
#define HI3798MV200_GSF_CLK			65
#define HI3798MV200_GMAC_CLK			66
#define HI3798MV200_EXT_NETPHY_CLK		67
#define HI3798MV200_ETH_BUS_CLK			68
#define HI3798MV200_ETH_CLK			69
#define HI3798MV200_GPU_CLK			70
#define HI3798MV200_VO_BUS			71
#define HI3798MV200_VO_SD			72
#define HI3798MV200_VO_SDATE			73
#define HI3798MV200_VDAC_CH0_CLK		74
#define HI3798MV200_VO_HD			75
#define HI3798MV200_VDP_CLK			76
#define HI3798MV200_VDP_CFG_CLK			77
#define HI3798MV200_VPSS_CLK			78
#define HI3798MV200_PVR_BUS_CLK			79
#define HI3798MV200_PVR_DMX_CLK			80
#define HI3798MV200_PVR_27M_CLK			81
#define HI3798MV200_PVR_TSI1_CLK		82
#define HI3798MV200_PVR_TSI2_CLK		83
#define HI3798MV200_PVR_TSI3_CLK		84
#define HI3798MV200_PVR_TSI4_CLK		85
#define HI3798MV200_PVR_TS0_CLK			86
#define HI3798MV200_PVR_TSOUT0_CLK		87
#define HI3798MV200_HDMITX_SSC_CLK		88
#define HI3798MV200_HDMITX_SSC_BYPASS_CLK	89
#define HI3798MV200_HDMITX_CTRL_24M_CLK		90
#define HI3798MV200_HDMITX_CTRL_CEC_CLK		91
#define HI3798MV200_HDMITX_CTRL_60M_CLK		92
#define HI3798MV200_HDMITX_CTRL_AS_CLK		93
#define HI3798MV200_HDMITX_PHY_TMDS_CLK		94
#define HI3798MV200_ADAC_CLK			95
#define HI3798MV200_AIAO_CLK			96
#define HI3798MV200_VDAC_CHOP_CLK		97
#define HI3798MV200_WDG0_CLK			98
#define HI3798MV200_COMBPHY_CLK			99
#define HI3798MV200_PCIE_BUS_CLK		100
#define HI3798MV200_PCIE_SYS_CLK		101
#define HI3798MV200_PCIE_PIPE_CLK		102
#define HI3798MV200_PCIE_AUX_CLK		103
#define HI3798MV200_SDIO1_BIU_CLK		104
#define HI3798MV200_SDIO1_CIU_CLK		105
#define HI3798MV200_SDIO1_DRV_CLK		106
#define HI3798MV200_SDIO1_SAMPLE_CLK		107
#define HI3798MV200_VENC_SMMU_CLK		108
#define HI3798MV200_TDE_SMMU_CLK		109
#define HI3798MV200_JPGD_SMMU_CLK		110
#define HI3798MV200_VDH_SMMU_CLK		111
#define HI3798MV200_VDP_SMMU_CLK		112
#define HI3798MV200_VPSS_SMMU_CLK		113
#define HI3798MV200_PGD_SMMU_CLK		114
#define HI3798MV200_VO_BP_CLK			115
#define HI3798MV200_VDP_G4_CLK			116
#define HI3798MV200_VDP_V3_CLK			117
#define HI3798MV200_VDP_SD_CLK			118
#define HI3798MV200_VDP_WBC_CP_CLK		119
#define HI3798MV200_VDP_WBC_GP_CLK		120
#define HI3798MV200_VDP_WBC_HD_CLK		121
#define HI3798MV200_VDP_G3_CLK			122
#define HI3798MV200_VDP_G1_CLK			123
#define HI3798MV200_VDP_G0_CLK			124
#define HI3798MV200_VDP_V1_CLK			125
#define HI3798MV200_VDP_V0_CLK			126
#define HI3798MV200_VDP_HD_CLK			127
#define HI3798MV200_CIPHER_SMMU_CLK		128
#define HI3798MV200_FMC_CLK			129
#define HI3798MV200_FEPHY_CLK			130
#define HI3798MV200_DMAC_CLK			131
#define HI3798MV200_GZIP_CLK			132
#define HI3798MV200_GZIP_AXI_CLK		133
#define HI3798MV200_GZIP_APB_CLK		134
#define HI3798MV200_PM_CLK			135
#define HI3798MV200_FRACDIV_CLK			136

#define HI3798MV200_CRG_CLK_COUNT		137

#endif	/* __DT_BINDINGS_CLOCK_HI3798MV200_CRG_H */
