<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>Development and Design of Reconfigurable and Scalable Optical Interconnection Architectures for Next Generation High-Performance Computing Systems</AwardTitle>
<AGENCY>NSF</AGENCY>
<AwardEffectiveDate>03/01/2006</AwardEffectiveDate>
<AwardExpirationDate>02/28/2011</AwardExpirationDate>
<AwardTotalIntnAmount>0.00</AwardTotalIntnAmount>
<AwardAmount>330000</AwardAmount>
<AwardInstrument>
<Value>Standard Grant</Value>
</AwardInstrument>
<Organization>
<Code>05010000</Code>
<Directorate>
<Abbreviation>CSE</Abbreviation>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<Abbreviation>CCF</Abbreviation>
<LongName>Division of Computing and Communication Foundations</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Sol Greenspan</SignBlockName>
<PO_EMAI>sgreensp@nsf.gov</PO_EMAI>
<PO_PHON>7032927841</PO_PHON>
</ProgramOfficer>
<AbstractNarration>This research explores the application of optical technology to  the communication problems of future high-performance computing (HPC) systems. The goal is to develop  flexible and dynamically reconfigurable optical interconnection architectures that will scale to a large number of processors while  delivering scalable bandwidth, low communication latency, low power  consumption, and low cost. The proposed approach is an organized effort  combining architecture, technology, simulation and physical  demonstration.  The proposed research consists of three inter-related tasks: (1)  Development and design of reconfigurable and scalable optical interconnection architectures for HPCs, (2) Identification and  characterization of possible optical components necessary for the  implementation of the proposed architectures, and (3) Development of analytic modeling and simulation tools for the precise physical modeling  of the optical implementation techniques, as well as end-to-end system  modeling of the proposed architectures. &lt;br/&gt;&lt;br/&gt;As feature sizes in CMOS chips decrease to the sub-micron regime, and clock  rates increase to the multi-GHz range, electrical interconnects are predicted to reach their fundamental limits and become the ultimate  bottleneck for performance. This limitation will result in major bandwidth imbalances in future high-performance computers, and significantly affect their performance and scalability. One of the  technologies that has been recognized to have the potential to solve  communication problems of HPC systems is optical interconnects.&lt;br/&gt;&lt;br/&gt;</AbstractNarration>
<MinAmdLetterDate>02/13/2006</MinAmdLetterDate>
<MaxAmdLetterDate>11/10/2010</MaxAmdLetterDate>
<ARRAAmount/>
<TRAN_TYPE>Grant</TRAN_TYPE>
<CFDA_NUM>47.070</CFDA_NUM>
<NSF_PAR_USE_FLAG>0</NSF_PAR_USE_FLAG>
<FUND_AGCY_CODE>4900</FUND_AGCY_CODE>
<AWDG_AGCY_CODE>4900</AWDG_AGCY_CODE>
<AwardID>0538945</AwardID>
<Investigator>
<FirstName>Mahmoud</FirstName>
<LastName>Fallahi</LastName>
<PI_MID_INIT/>
<PI_SUFX_NAME/>
<PI_FULL_NAME>Mahmoud Fallahi</PI_FULL_NAME>
<EmailAddress>fallahi@optics.arizona.edu</EmailAddress>
<PI_PHON>5206218260</PI_PHON>
<NSF_ID>000485838</NSF_ID>
<StartDate>02/13/2006</StartDate>
<EndDate>07/08/2008</EndDate>
<RoleCode>Former Co-Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>Glenn</FirstName>
<LastName>Schrader</LastName>
<PI_MID_INIT>L</PI_MID_INIT>
<PI_SUFX_NAME/>
<PI_FULL_NAME>Glenn L Schrader</PI_FULL_NAME>
<EmailAddress>schrader@email.arizona.edu</EmailAddress>
<PI_PHON>5206216597</PI_PHON>
<NSF_ID>000402204</NSF_ID>
<StartDate>11/10/2010</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>Ahmed</FirstName>
<LastName>Louri</LastName>
<PI_MID_INIT/>
<PI_SUFX_NAME/>
<PI_FULL_NAME>Ahmed Louri</PI_FULL_NAME>
<EmailAddress>louri@email.gwu.edu</EmailAddress>
<PI_PHON>2029946083</PI_PHON>
<NSF_ID>000465038</NSF_ID>
<StartDate>02/13/2006</StartDate>
<EndDate>07/27/2010</EndDate>
<RoleCode>Former Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>Avinash</FirstName>
<LastName>Karanth</LastName>
<PI_MID_INIT/>
<PI_SUFX_NAME/>
<PI_FULL_NAME>Avinash Karanth</PI_FULL_NAME>
<EmailAddress>karanth@ohio.edu</EmailAddress>
<PI_PHON>7405971481</PI_PHON>
<NSF_ID>000495031</NSF_ID>
<StartDate>07/27/2010</StartDate>
<EndDate>11/10/2010</EndDate>
<RoleCode>Former Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>University of Arizona</Name>
<CityName>Tucson</CityName>
<ZipCode>857194824</ZipCode>
<PhoneNumber>5206266000</PhoneNumber>
<StreetAddress>888 N Euclid Ave</StreetAddress>
<StreetAddress2/>
<CountryName>United States</CountryName>
<StateName>Arizona</StateName>
<StateCode>AZ</StateCode>
<CONGRESSDISTRICT>03</CONGRESSDISTRICT>
<CONGRESS_DISTRICT_ORG>AZ03</CONGRESS_DISTRICT_ORG>
<ORG_DUNS_NUM>806345617</ORG_DUNS_NUM>
<ORG_LGL_BUS_NAME>UNIVERSITY OF ARIZONA</ORG_LGL_BUS_NAME>
<ORG_PRNT_DUNS_NUM>072459266</ORG_PRNT_DUNS_NUM>
</Institution>
<Performance_Institution>
<Name><![CDATA[University of Arizona]]></Name>
<CityName>Tucson</CityName>
<StateCode>AZ</StateCode>
<ZipCode>857194824</ZipCode>
<StreetAddress><![CDATA[888 N Euclid Ave]]></StreetAddress>
<CountryCode>US</CountryCode>
<CountryName>United States</CountryName>
<StateName>Arizona</StateName>
<CountryFlag>1</CountryFlag>
<CONGRESSDISTRICT>03</CONGRESSDISTRICT>
<CONGRESS_DISTRICT_PERF>AZ03</CONGRESS_DISTRICT_PERF>
</Performance_Institution>
<FoaInformation>
<Code>0000912</Code>
<Name>Computer Science</Name>
</FoaInformation>
<ProgramElement>
<Code>7352</Code>
<Text>COMPUTING PROCESSES &amp; ARTIFACT</Text>
</ProgramElement>
<ProgramReference>
<Code>9218</Code>
<Text>BASIC RESEARCH &amp; HUMAN RESORCS</Text>
</ProgramReference>
<ProgramReference>
<Code>HPCC</Code>
<Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
</ProgramReference>
<Appropriation>
<Code>0106</Code>
<Name>NSF RESEARCH &amp; RELATED ACTIVIT</Name>
<APP_SYMB_ID>490100</APP_SYMB_ID>
</Appropriation>
<Appropriation>
<Code>0107</Code>
<Name>NSF RESEARCH &amp; RELATED ACTIVIT</Name>
<APP_SYMB_ID>490100</APP_SYMB_ID>
</Appropriation>
<FUND_OBLG>2006~300000</FUND_OBLG>
<FUND_OBLG>2007~30000</FUND_OBLG>
</Award>
</rootTag>
