#ifndef IRQ_H
#define IRQ_H

#include <stdbool.h>
#include <stdint.h>

/// master PIC
#define PIC1 0x20
#define PIC1_DATA PIC1 + 1

/// slave PIC
#define PIC2 0xA0
#define PIC2_DATA PIC1 + 1

/// PIC ///

// See the datasheet
// https://pdos.csail.mit.edu/6.828/2017/readings/hardware/8259A.pdf

/// E(nd)O(f)I(nterrupt) Signal
#define PIC_EOI 0x20 // EOI register in OCW2

/// @brief First Initialization Command Word, the PIC will then wait for 2 or 3
/// more words depending on the value of the `icw4_needed` register
typedef union {
  struct __attribute__((packed)) icw1_s {
    bool icw4_needed : 1;          /// if==0: no ICW4 needed (!set to true!)
    bool single_mode : 1;          /// if==0: cascade mode
    bool interval_4 : 1;           /// if==0: interval 8
    bool level_triggered_mode : 1; /// if==0: edge triggered mode
    bool enable : 1;               /// !!SET THIS TO TRUE!!
    uint8_t mcs_only : 3;          /// mcs-80 mode only int vect addr
  } data;
  uint8_t byte; /// cast to byte
} icw1_t;

/// @brief last InitializationCommandWord, only if `icw4_needed` is set in ICW1
typedef union {
  struct __attribute__((packed)) icw4_s {
    bool mode_8086 : 1;       /// if==0: MCS-80 mode (!set to true !)
    bool auto_eoi : 1;        /// if==0: Normal EOI
    bool buffered_master : 1; /// if==0 && buffered_mode==1: buffered mode slave
    bool buffered_mode : 1;   /// if==0: non buffered mode
    bool special_fully_nested_mode : 1; /// if==0: non __
  } data;
  uint8_t byte;
} icw4_t;

typedef enum ocw3_e {
  /// Read the IRR register (Interrupt being raised)
  OCW3_READ_IRR = 0xA, //  <... high 4 bytes>|1|P:0|RR:1|RIS:0|
  /// Read the ISR register (Interrupt being serviced)
  OCW3_READ_ISR = 0xB, //  <... high 4 bytes>|1|P:0|RR:1|RIS:1|
} ocw3_t;

// Control functions

/// @brief Initialize the PIC in master/slave & 8086 mode and mask their IRQs
/// @param master_vector_offset offsets to map master IRQ word at in the IDT
/// @param slave_vector_offset offsets to map slave IRQ word at in the IDT
void pic_init(uint8_t master_vector_offset, uint8_t slave_vector_offset);

/// @brief send of EOI signal to PIC
/// @param irq used to know which PIC to target
void pic_send_eoi(uint8_t irq);

/// @brief disable a given irq in the PIC
/// @param irq irq to mask
void pic_mask(uint8_t irq);

/// @brief enable a given irq in the PIC
/// @param irq irq to unmask
void pic_unmask(uint8_t irq);

/// @brief get the current IRR or ISR
/// @param ocw3 used to specify if IRR or ISR should be read
/// @return the value of a register as a word
uint16_t pic_get_irq_reg(ocw3_t ocw3);

#endif
