{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 25 10:25:32 2022 " "Info: Processing started: Mon Apr 25 10:25:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetoVersaoNova -c projetoVersaoNova " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projetoVersaoNova -c projetoVersaoNova" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file conversor.v" { { "Info" "ISGN_ENTITY_NAME" "1 conversor " "Info: Found entity 1: conversor" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file decodificador.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Info: Found entity 1: decodificador" {  } { { "decodificador.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/decodificador.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Info: Found entity 1: fsm" {  } { { "fsm.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/fsm.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Info: Found entity 1: contador" {  } { { "contador.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/contador.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometro.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cronometro.v" { { "Info" "ISGN_ENTITY_NAME" "1 cronometro " "Info: Found entity 1: cronometro" {  } { { "cronometro.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(16) " "Critical Warning (10846): Verilog HDL Instantiation warning at cronometro.v(16): instance has no name" {  } { { "cronometro.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(18) " "Critical Warning (10846): Verilog HDL Instantiation warning at cronometro.v(18): instance has no name" {  } { { "cronometro.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(20) " "Critical Warning (10846): Verilog HDL Instantiation warning at cronometro.v(20): instance has no name" {  } { { "cronometro.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(22) " "Critical Warning (10846): Verilog HDL Instantiation warning at cronometro.v(22): instance has no name" {  } { { "cronometro.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(23) " "Critical Warning (10846): Verilog HDL Instantiation warning at cronometro.v(23): instance has no name" {  } { { "cronometro.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(24) " "Critical Warning (10846): Verilog HDL Instantiation warning at cronometro.v(24): instance has no name" {  } { { "cronometro.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(25) " "Critical Warning (10846): Verilog HDL Instantiation warning at cronometro.v(25): instance has no name" {  } { { "cronometro.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "cronometro " "Info: Elaborating entity \"cronometro\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:comb_3 " "Info: Elaborating entity \"fsm\" for hierarchy \"fsm:comb_3\"" {  } { { "cronometro.v" "comb_3" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 16 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:comb_4 " "Info: Elaborating entity \"contador\" for hierarchy \"contador:comb_4\"" {  } { { "cronometro.v" "comb_4" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 contador.v(16) " "Warning (10230): Verilog HDL assignment warning at contador.v(16): truncated value with size 32 to match size of target (14)" {  } { { "contador.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/contador.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 contador.v(20) " "Warning (10230): Verilog HDL assignment warning at contador.v(20): truncated value with size 32 to match size of target (31)" {  } { { "contador.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/contador.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversor conversor:comb_5 " "Info: Elaborating entity \"conversor\" for hierarchy \"conversor:comb_5\"" {  } { { "cronometro.v" "comb_5" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pausaDis conversor.v(9) " "Warning (10235): Verilog HDL Always Construct warning at conversor.v(9): variable \"pausaDis\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 conversor.v(10) " "Warning (10230): Verilog HDL assignment warning at conversor.v(10): truncated value with size 32 to match size of target (4)" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 conversor.v(11) " "Warning (10230): Verilog HDL assignment warning at conversor.v(11): truncated value with size 32 to match size of target (4)" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 conversor.v(12) " "Warning (10230): Verilog HDL assignment warning at conversor.v(12): truncated value with size 32 to match size of target (4)" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 conversor.v(13) " "Warning (10230): Verilog HDL assignment warning at conversor.v(13): truncated value with size 32 to match size of target (4)" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "num0 conversor.v(8) " "Warning (10240): Verilog HDL Always Construct warning at conversor.v(8): inferring latch(es) for variable \"num0\", which holds its previous value in one or more paths through the always construct" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "num1 conversor.v(8) " "Warning (10240): Verilog HDL Always Construct warning at conversor.v(8): inferring latch(es) for variable \"num1\", which holds its previous value in one or more paths through the always construct" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "num2 conversor.v(8) " "Warning (10240): Verilog HDL Always Construct warning at conversor.v(8): inferring latch(es) for variable \"num2\", which holds its previous value in one or more paths through the always construct" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "num3 conversor.v(8) " "Warning (10240): Verilog HDL Always Construct warning at conversor.v(8): inferring latch(es) for variable \"num3\", which holds its previous value in one or more paths through the always construct" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num3\[0\] conversor.v(8) " "Info (10041): Inferred latch for \"num3\[0\]\" at conversor.v(8)" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num3\[1\] conversor.v(8) " "Info (10041): Inferred latch for \"num3\[1\]\" at conversor.v(8)" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num3\[2\] conversor.v(8) " "Info (10041): Inferred latch for \"num3\[2\]\" at conversor.v(8)" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num3\[3\] conversor.v(8) " "Info (10041): Inferred latch for \"num3\[3\]\" at conversor.v(8)" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[0\] conversor.v(8) " "Info (10041): Inferred latch for \"num2\[0\]\" at conversor.v(8)" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[1\] conversor.v(8) " "Info (10041): Inferred latch for \"num2\[1\]\" at conversor.v(8)" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[2\] conversor.v(8) " "Info (10041): Inferred latch for \"num2\[2\]\" at conversor.v(8)" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[3\] conversor.v(8) " "Info (10041): Inferred latch for \"num2\[3\]\" at conversor.v(8)" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[0\] conversor.v(8) " "Info (10041): Inferred latch for \"num1\[0\]\" at conversor.v(8)" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[1\] conversor.v(8) " "Info (10041): Inferred latch for \"num1\[1\]\" at conversor.v(8)" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[2\] conversor.v(8) " "Info (10041): Inferred latch for \"num1\[2\]\" at conversor.v(8)" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[3\] conversor.v(8) " "Info (10041): Inferred latch for \"num1\[3\]\" at conversor.v(8)" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num0\[0\] conversor.v(8) " "Info (10041): Inferred latch for \"num0\[0\]\" at conversor.v(8)" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num0\[1\] conversor.v(8) " "Info (10041): Inferred latch for \"num0\[1\]\" at conversor.v(8)" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num0\[2\] conversor.v(8) " "Info (10041): Inferred latch for \"num0\[2\]\" at conversor.v(8)" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num0\[3\] conversor.v(8) " "Info (10041): Inferred latch for \"num0\[3\]\" at conversor.v(8)" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador decodificador:comb_6 " "Info: Elaborating entity \"decodificador\" for hierarchy \"decodificador:comb_6\"" {  } { { "cronometro.v" "comb_6" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis0\[0\] " "Warning (12110): Net \"sinalNumDis0\[0\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis0\[0\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis0\[1\] " "Warning (12110): Net \"sinalNumDis0\[1\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis0\[1\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis0\[2\] " "Warning (12110): Net \"sinalNumDis0\[2\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis0\[2\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis1\[0\] " "Warning (12110): Net \"sinalNumDis1\[0\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis1\[0\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis1\[1\] " "Warning (12110): Net \"sinalNumDis1\[1\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis1\[1\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis1\[2\] " "Warning (12110): Net \"sinalNumDis1\[2\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis1\[2\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis2\[0\] " "Warning (12110): Net \"sinalNumDis2\[0\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis2\[0\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis2\[1\] " "Warning (12110): Net \"sinalNumDis2\[1\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis2\[1\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis2\[2\] " "Warning (12110): Net \"sinalNumDis2\[2\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis2\[2\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis3\[0\] " "Warning (12110): Net \"sinalNumDis3\[0\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis3\[0\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis3\[1\] " "Warning (12110): Net \"sinalNumDis3\[1\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis3\[1\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis3\[2\] " "Warning (12110): Net \"sinalNumDis3\[2\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis3\[2\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis0\[0\] " "Warning (12110): Net \"sinalNumDis0\[0\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis0\[0\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis0\[1\] " "Warning (12110): Net \"sinalNumDis0\[1\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis0\[1\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis0\[2\] " "Warning (12110): Net \"sinalNumDis0\[2\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis0\[2\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis1\[0\] " "Warning (12110): Net \"sinalNumDis1\[0\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis1\[0\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis1\[1\] " "Warning (12110): Net \"sinalNumDis1\[1\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis1\[1\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis1\[2\] " "Warning (12110): Net \"sinalNumDis1\[2\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis1\[2\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis2\[0\] " "Warning (12110): Net \"sinalNumDis2\[0\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis2\[0\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis2\[1\] " "Warning (12110): Net \"sinalNumDis2\[1\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis2\[1\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis2\[2\] " "Warning (12110): Net \"sinalNumDis2\[2\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis2\[2\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis3\[0\] " "Warning (12110): Net \"sinalNumDis3\[0\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis3\[0\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis3\[1\] " "Warning (12110): Net \"sinalNumDis3\[1\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis3\[1\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis3\[2\] " "Warning (12110): Net \"sinalNumDis3\[2\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis3\[2\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis0\[0\] " "Warning (12110): Net \"sinalNumDis0\[0\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis0\[0\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis0\[1\] " "Warning (12110): Net \"sinalNumDis0\[1\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis0\[1\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis0\[2\] " "Warning (12110): Net \"sinalNumDis0\[2\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis0\[2\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis1\[0\] " "Warning (12110): Net \"sinalNumDis1\[0\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis1\[0\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis1\[1\] " "Warning (12110): Net \"sinalNumDis1\[1\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis1\[1\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis1\[2\] " "Warning (12110): Net \"sinalNumDis1\[2\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis1\[2\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis2\[0\] " "Warning (12110): Net \"sinalNumDis2\[0\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis2\[0\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis2\[1\] " "Warning (12110): Net \"sinalNumDis2\[1\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis2\[1\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis2\[2\] " "Warning (12110): Net \"sinalNumDis2\[2\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis2\[2\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis3\[0\] " "Warning (12110): Net \"sinalNumDis3\[0\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis3\[0\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis3\[1\] " "Warning (12110): Net \"sinalNumDis3\[1\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis3\[1\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis3\[2\] " "Warning (12110): Net \"sinalNumDis3\[2\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis3\[2\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Info: Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "conversor:comb_5\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"conversor:comb_5\|Mod0\"" {  } { { "conversor.v" "Mod0" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 10 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "conversor:comb_5\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"conversor:comb_5\|Div0\"" {  } { { "conversor.v" "Div0" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 11 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "conversor:comb_5\|Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"conversor:comb_5\|Mod1\"" {  } { { "conversor.v" "Mod1" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 11 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "conversor:comb_5\|Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"conversor:comb_5\|Div1\"" {  } { { "conversor.v" "Div1" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 12 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "conversor:comb_5\|Mod2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"conversor:comb_5\|Mod2\"" {  } { { "conversor.v" "Mod2" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 12 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "conversor:comb_5\|Div2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"conversor:comb_5\|Div2\"" {  } { { "conversor.v" "Div2" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 13 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "conversor:comb_5\|Mod3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"conversor:comb_5\|Mod3\"" {  } { { "conversor.v" "Mod3" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 13 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "conversor:comb_5\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"conversor:comb_5\|lpm_divide:Mod0\"" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "conversor:comb_5\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"conversor:comb_5\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Info: Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 10 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3bm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3bm " "Info: Found entity 1: lpm_divide_3bm" {  } { { "db/lpm_divide_3bm.tdf" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/db/lpm_divide_3bm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Info: Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Info: Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/db/alt_u_div_47f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Info: Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Info: Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "conversor:comb_5\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"conversor:comb_5\|lpm_divide:Div0\"" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 11 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "conversor:comb_5\|lpm_divide:Div0 " "Info: Instantiated megafunction \"conversor:comb_5\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Info: Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 11 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Info: Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/db/lpm_divide_0jm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "conversor:comb_5\|lpm_divide:Div1 " "Info: Elaborated megafunction instantiation \"conversor:comb_5\|lpm_divide:Div1\"" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 12 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "conversor:comb_5\|lpm_divide:Div1 " "Info: Instantiated megafunction \"conversor:comb_5\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Info: Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Info: Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 12 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3jm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3jm " "Info: Found entity 1: lpm_divide_3jm" {  } { { "db/lpm_divide_3jm.tdf" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/db/lpm_divide_3jm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Info: Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Info: Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/db/alt_u_div_a7f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "conversor:comb_5\|lpm_divide:Div2 " "Info: Elaborated megafunction instantiation \"conversor:comb_5\|lpm_divide:Div2\"" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 13 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "conversor:comb_5\|lpm_divide:Div2 " "Info: Instantiated megafunction \"conversor:comb_5\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Info: Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Info: Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 13 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dkm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_dkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dkm " "Info: Found entity 1: lpm_divide_dkm" {  } { { "db/lpm_divide_dkm.tdf" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/db/lpm_divide_dkm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Info: Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u9f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u9f " "Info: Found entity 1: alt_u_div_u9f" {  } { { "db/alt_u_div_u9f.tdf" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/db/alt_u_div_u9f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "Warning: 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fsm:comb_3\|estadoAtual~2 " "Info: Register \"fsm:comb_3\|estadoAtual~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fsm:comb_3\|estadoAtual~3 " "Info: Register \"fsm:comb_3\|estadoAtual~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "conversor:comb_5\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~0 " "Info (17048): Logic cell \"conversor:comb_5\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~0\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_13_result_int\[0\]~0" { Text "D:/Documents/EC/2°/SD/Projeto 2/db/alt_u_div_47f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "conversor:comb_5\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[0\]~10 " "Info (17048): Logic cell \"conversor:comb_5\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/Documents/EC/2°/SD/Projeto 2/db/alt_u_div_47f.tdf" 91 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "conversor:comb_5\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_10_result_int\[0\]~10 " "Info (17048): Logic cell \"conversor:comb_5\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/Documents/EC/2°/SD/Projeto 2/db/alt_u_div_47f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "conversor:comb_5\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_11_result_int\[0\]~10 " "Info (17048): Logic cell \"conversor:comb_5\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/Documents/EC/2°/SD/Projeto 2/db/alt_u_div_47f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "conversor:comb_5\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10 " "Info (17048): Logic cell \"conversor:comb_5\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/Documents/EC/2°/SD/Projeto 2/db/alt_u_div_47f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "conversor:comb_5\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~0 " "Info (17048): Logic cell \"conversor:comb_5\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~0\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_13_result_int\[0\]~0" { Text "D:/Documents/EC/2°/SD/Projeto 2/db/alt_u_div_47f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "conversor:comb_5\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10 " "Info (17048): Logic cell \"conversor:comb_5\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/Documents/EC/2°/SD/Projeto 2/db/alt_u_div_47f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "projetoVersaoNova " "Warning: Ignored assignments for entity \"projetoVersaoNova\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity projetoVersaoNova -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity projetoVersaoNova -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity projetoVersaoNova -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity projetoVersaoNova -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "932 " "Info: Implemented 932 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "895 " "Info: Implemented 895 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 25 10:25:34 2022 " "Info: Processing ended: Mon Apr 25 10:25:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
