
DRONE_CONTROLLER_F4746NG.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009748  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000750  08009918  08009918  00019918  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a068  0800a068  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800a068  0800a068  0001a068  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a070  0800a070  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a070  0800a070  0001a070  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a074  0800a074  0001a074  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800a078  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004a0  200001e4  0800a25c  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000684  0800a25c  00020684  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001fcb7  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003894  00000000  00000000  0003fecb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    000104e6  00000000  00000000  0004375f  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00001760  00000000  00000000  00053c48  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00001630  00000000  00000000  000553a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  00029326  00000000  00000000  000569d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   00013fb1  00000000  00000000  0007fcfe  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    000fe5e1  00000000  00000000  00093caf  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  00192290  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004e80  00000000  00000000  0019230c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e4 	.word	0x200001e4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009900 	.word	0x08009900

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e8 	.word	0x200001e8
 800020c:	08009900 	.word	0x08009900

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000cdc:	f000 b972 	b.w	8000fc4 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f806 	bl	8000cf8 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__udivmoddi4>:
 8000cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cfc:	9e08      	ldr	r6, [sp, #32]
 8000cfe:	4604      	mov	r4, r0
 8000d00:	4688      	mov	r8, r1
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d14b      	bne.n	8000d9e <__udivmoddi4+0xa6>
 8000d06:	428a      	cmp	r2, r1
 8000d08:	4615      	mov	r5, r2
 8000d0a:	d967      	bls.n	8000ddc <__udivmoddi4+0xe4>
 8000d0c:	fab2 f282 	clz	r2, r2
 8000d10:	b14a      	cbz	r2, 8000d26 <__udivmoddi4+0x2e>
 8000d12:	f1c2 0720 	rsb	r7, r2, #32
 8000d16:	fa01 f302 	lsl.w	r3, r1, r2
 8000d1a:	fa20 f707 	lsr.w	r7, r0, r7
 8000d1e:	4095      	lsls	r5, r2
 8000d20:	ea47 0803 	orr.w	r8, r7, r3
 8000d24:	4094      	lsls	r4, r2
 8000d26:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d2a:	0c23      	lsrs	r3, r4, #16
 8000d2c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d30:	fa1f fc85 	uxth.w	ip, r5
 8000d34:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d38:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d3c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d40:	4299      	cmp	r1, r3
 8000d42:	d909      	bls.n	8000d58 <__udivmoddi4+0x60>
 8000d44:	18eb      	adds	r3, r5, r3
 8000d46:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000d4a:	f080 811b 	bcs.w	8000f84 <__udivmoddi4+0x28c>
 8000d4e:	4299      	cmp	r1, r3
 8000d50:	f240 8118 	bls.w	8000f84 <__udivmoddi4+0x28c>
 8000d54:	3f02      	subs	r7, #2
 8000d56:	442b      	add	r3, r5
 8000d58:	1a5b      	subs	r3, r3, r1
 8000d5a:	b2a4      	uxth	r4, r4
 8000d5c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d60:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d64:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d68:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d6c:	45a4      	cmp	ip, r4
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x8c>
 8000d70:	192c      	adds	r4, r5, r4
 8000d72:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d76:	f080 8107 	bcs.w	8000f88 <__udivmoddi4+0x290>
 8000d7a:	45a4      	cmp	ip, r4
 8000d7c:	f240 8104 	bls.w	8000f88 <__udivmoddi4+0x290>
 8000d80:	3802      	subs	r0, #2
 8000d82:	442c      	add	r4, r5
 8000d84:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d88:	eba4 040c 	sub.w	r4, r4, ip
 8000d8c:	2700      	movs	r7, #0
 8000d8e:	b11e      	cbz	r6, 8000d98 <__udivmoddi4+0xa0>
 8000d90:	40d4      	lsrs	r4, r2
 8000d92:	2300      	movs	r3, #0
 8000d94:	e9c6 4300 	strd	r4, r3, [r6]
 8000d98:	4639      	mov	r1, r7
 8000d9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d909      	bls.n	8000db6 <__udivmoddi4+0xbe>
 8000da2:	2e00      	cmp	r6, #0
 8000da4:	f000 80eb 	beq.w	8000f7e <__udivmoddi4+0x286>
 8000da8:	2700      	movs	r7, #0
 8000daa:	e9c6 0100 	strd	r0, r1, [r6]
 8000dae:	4638      	mov	r0, r7
 8000db0:	4639      	mov	r1, r7
 8000db2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db6:	fab3 f783 	clz	r7, r3
 8000dba:	2f00      	cmp	r7, #0
 8000dbc:	d147      	bne.n	8000e4e <__udivmoddi4+0x156>
 8000dbe:	428b      	cmp	r3, r1
 8000dc0:	d302      	bcc.n	8000dc8 <__udivmoddi4+0xd0>
 8000dc2:	4282      	cmp	r2, r0
 8000dc4:	f200 80fa 	bhi.w	8000fbc <__udivmoddi4+0x2c4>
 8000dc8:	1a84      	subs	r4, r0, r2
 8000dca:	eb61 0303 	sbc.w	r3, r1, r3
 8000dce:	2001      	movs	r0, #1
 8000dd0:	4698      	mov	r8, r3
 8000dd2:	2e00      	cmp	r6, #0
 8000dd4:	d0e0      	beq.n	8000d98 <__udivmoddi4+0xa0>
 8000dd6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dda:	e7dd      	b.n	8000d98 <__udivmoddi4+0xa0>
 8000ddc:	b902      	cbnz	r2, 8000de0 <__udivmoddi4+0xe8>
 8000dde:	deff      	udf	#255	; 0xff
 8000de0:	fab2 f282 	clz	r2, r2
 8000de4:	2a00      	cmp	r2, #0
 8000de6:	f040 808f 	bne.w	8000f08 <__udivmoddi4+0x210>
 8000dea:	1b49      	subs	r1, r1, r5
 8000dec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000df0:	fa1f f885 	uxth.w	r8, r5
 8000df4:	2701      	movs	r7, #1
 8000df6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dfa:	0c23      	lsrs	r3, r4, #16
 8000dfc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000e00:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e04:	fb08 f10c 	mul.w	r1, r8, ip
 8000e08:	4299      	cmp	r1, r3
 8000e0a:	d907      	bls.n	8000e1c <__udivmoddi4+0x124>
 8000e0c:	18eb      	adds	r3, r5, r3
 8000e0e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000e12:	d202      	bcs.n	8000e1a <__udivmoddi4+0x122>
 8000e14:	4299      	cmp	r1, r3
 8000e16:	f200 80cd 	bhi.w	8000fb4 <__udivmoddi4+0x2bc>
 8000e1a:	4684      	mov	ip, r0
 8000e1c:	1a59      	subs	r1, r3, r1
 8000e1e:	b2a3      	uxth	r3, r4
 8000e20:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e24:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e28:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e2c:	fb08 f800 	mul.w	r8, r8, r0
 8000e30:	45a0      	cmp	r8, r4
 8000e32:	d907      	bls.n	8000e44 <__udivmoddi4+0x14c>
 8000e34:	192c      	adds	r4, r5, r4
 8000e36:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e3a:	d202      	bcs.n	8000e42 <__udivmoddi4+0x14a>
 8000e3c:	45a0      	cmp	r8, r4
 8000e3e:	f200 80b6 	bhi.w	8000fae <__udivmoddi4+0x2b6>
 8000e42:	4618      	mov	r0, r3
 8000e44:	eba4 0408 	sub.w	r4, r4, r8
 8000e48:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e4c:	e79f      	b.n	8000d8e <__udivmoddi4+0x96>
 8000e4e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e52:	40bb      	lsls	r3, r7
 8000e54:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e58:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e5c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e60:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e64:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e68:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e6c:	4325      	orrs	r5, r4
 8000e6e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e72:	0c2c      	lsrs	r4, r5, #16
 8000e74:	fb08 3319 	mls	r3, r8, r9, r3
 8000e78:	fa1f fa8e 	uxth.w	sl, lr
 8000e7c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e80:	fb09 f40a 	mul.w	r4, r9, sl
 8000e84:	429c      	cmp	r4, r3
 8000e86:	fa02 f207 	lsl.w	r2, r2, r7
 8000e8a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e8e:	d90b      	bls.n	8000ea8 <__udivmoddi4+0x1b0>
 8000e90:	eb1e 0303 	adds.w	r3, lr, r3
 8000e94:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e98:	f080 8087 	bcs.w	8000faa <__udivmoddi4+0x2b2>
 8000e9c:	429c      	cmp	r4, r3
 8000e9e:	f240 8084 	bls.w	8000faa <__udivmoddi4+0x2b2>
 8000ea2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ea6:	4473      	add	r3, lr
 8000ea8:	1b1b      	subs	r3, r3, r4
 8000eaa:	b2ad      	uxth	r5, r5
 8000eac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000eb0:	fb08 3310 	mls	r3, r8, r0, r3
 8000eb4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000eb8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000ebc:	45a2      	cmp	sl, r4
 8000ebe:	d908      	bls.n	8000ed2 <__udivmoddi4+0x1da>
 8000ec0:	eb1e 0404 	adds.w	r4, lr, r4
 8000ec4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000ec8:	d26b      	bcs.n	8000fa2 <__udivmoddi4+0x2aa>
 8000eca:	45a2      	cmp	sl, r4
 8000ecc:	d969      	bls.n	8000fa2 <__udivmoddi4+0x2aa>
 8000ece:	3802      	subs	r0, #2
 8000ed0:	4474      	add	r4, lr
 8000ed2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ed6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eda:	eba4 040a 	sub.w	r4, r4, sl
 8000ede:	454c      	cmp	r4, r9
 8000ee0:	46c2      	mov	sl, r8
 8000ee2:	464b      	mov	r3, r9
 8000ee4:	d354      	bcc.n	8000f90 <__udivmoddi4+0x298>
 8000ee6:	d051      	beq.n	8000f8c <__udivmoddi4+0x294>
 8000ee8:	2e00      	cmp	r6, #0
 8000eea:	d069      	beq.n	8000fc0 <__udivmoddi4+0x2c8>
 8000eec:	ebb1 050a 	subs.w	r5, r1, sl
 8000ef0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ef4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ef8:	40fd      	lsrs	r5, r7
 8000efa:	40fc      	lsrs	r4, r7
 8000efc:	ea4c 0505 	orr.w	r5, ip, r5
 8000f00:	e9c6 5400 	strd	r5, r4, [r6]
 8000f04:	2700      	movs	r7, #0
 8000f06:	e747      	b.n	8000d98 <__udivmoddi4+0xa0>
 8000f08:	f1c2 0320 	rsb	r3, r2, #32
 8000f0c:	fa20 f703 	lsr.w	r7, r0, r3
 8000f10:	4095      	lsls	r5, r2
 8000f12:	fa01 f002 	lsl.w	r0, r1, r2
 8000f16:	fa21 f303 	lsr.w	r3, r1, r3
 8000f1a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f1e:	4338      	orrs	r0, r7
 8000f20:	0c01      	lsrs	r1, r0, #16
 8000f22:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f26:	fa1f f885 	uxth.w	r8, r5
 8000f2a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f32:	fb07 f308 	mul.w	r3, r7, r8
 8000f36:	428b      	cmp	r3, r1
 8000f38:	fa04 f402 	lsl.w	r4, r4, r2
 8000f3c:	d907      	bls.n	8000f4e <__udivmoddi4+0x256>
 8000f3e:	1869      	adds	r1, r5, r1
 8000f40:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000f44:	d22f      	bcs.n	8000fa6 <__udivmoddi4+0x2ae>
 8000f46:	428b      	cmp	r3, r1
 8000f48:	d92d      	bls.n	8000fa6 <__udivmoddi4+0x2ae>
 8000f4a:	3f02      	subs	r7, #2
 8000f4c:	4429      	add	r1, r5
 8000f4e:	1acb      	subs	r3, r1, r3
 8000f50:	b281      	uxth	r1, r0
 8000f52:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f56:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f5a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f5e:	fb00 f308 	mul.w	r3, r0, r8
 8000f62:	428b      	cmp	r3, r1
 8000f64:	d907      	bls.n	8000f76 <__udivmoddi4+0x27e>
 8000f66:	1869      	adds	r1, r5, r1
 8000f68:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000f6c:	d217      	bcs.n	8000f9e <__udivmoddi4+0x2a6>
 8000f6e:	428b      	cmp	r3, r1
 8000f70:	d915      	bls.n	8000f9e <__udivmoddi4+0x2a6>
 8000f72:	3802      	subs	r0, #2
 8000f74:	4429      	add	r1, r5
 8000f76:	1ac9      	subs	r1, r1, r3
 8000f78:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f7c:	e73b      	b.n	8000df6 <__udivmoddi4+0xfe>
 8000f7e:	4637      	mov	r7, r6
 8000f80:	4630      	mov	r0, r6
 8000f82:	e709      	b.n	8000d98 <__udivmoddi4+0xa0>
 8000f84:	4607      	mov	r7, r0
 8000f86:	e6e7      	b.n	8000d58 <__udivmoddi4+0x60>
 8000f88:	4618      	mov	r0, r3
 8000f8a:	e6fb      	b.n	8000d84 <__udivmoddi4+0x8c>
 8000f8c:	4541      	cmp	r1, r8
 8000f8e:	d2ab      	bcs.n	8000ee8 <__udivmoddi4+0x1f0>
 8000f90:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f94:	eb69 020e 	sbc.w	r2, r9, lr
 8000f98:	3801      	subs	r0, #1
 8000f9a:	4613      	mov	r3, r2
 8000f9c:	e7a4      	b.n	8000ee8 <__udivmoddi4+0x1f0>
 8000f9e:	4660      	mov	r0, ip
 8000fa0:	e7e9      	b.n	8000f76 <__udivmoddi4+0x27e>
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	e795      	b.n	8000ed2 <__udivmoddi4+0x1da>
 8000fa6:	4667      	mov	r7, ip
 8000fa8:	e7d1      	b.n	8000f4e <__udivmoddi4+0x256>
 8000faa:	4681      	mov	r9, r0
 8000fac:	e77c      	b.n	8000ea8 <__udivmoddi4+0x1b0>
 8000fae:	3802      	subs	r0, #2
 8000fb0:	442c      	add	r4, r5
 8000fb2:	e747      	b.n	8000e44 <__udivmoddi4+0x14c>
 8000fb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fb8:	442b      	add	r3, r5
 8000fba:	e72f      	b.n	8000e1c <__udivmoddi4+0x124>
 8000fbc:	4638      	mov	r0, r7
 8000fbe:	e708      	b.n	8000dd2 <__udivmoddi4+0xda>
 8000fc0:	4637      	mov	r7, r6
 8000fc2:	e6e9      	b.n	8000d98 <__udivmoddi4+0xa0>

08000fc4 <__aeabi_idiv0>:
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop

08000fc8 <NRF24_csn>:

}

//1. Chip Select function
void NRF24_csn(int state)
{
 8000fc8:	b508      	push	{r3, lr}
	if(state) HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_SET);
 8000fca:	b938      	cbnz	r0, 8000fdc <NRF24_csn+0x14>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_RESET);
 8000fcc:	2200      	movs	r2, #0
 8000fce:	4b07      	ldr	r3, [pc, #28]	; (8000fec <NRF24_csn+0x24>)
 8000fd0:	8819      	ldrh	r1, [r3, #0]
 8000fd2:	4b07      	ldr	r3, [pc, #28]	; (8000ff0 <NRF24_csn+0x28>)
 8000fd4:	6818      	ldr	r0, [r3, #0]
 8000fd6:	f001 fd36 	bl	8002a46 <HAL_GPIO_WritePin>
}
 8000fda:	bd08      	pop	{r3, pc}
	if(state) HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_SET);
 8000fdc:	2201      	movs	r2, #1
 8000fde:	4b03      	ldr	r3, [pc, #12]	; (8000fec <NRF24_csn+0x24>)
 8000fe0:	8819      	ldrh	r1, [r3, #0]
 8000fe2:	4b03      	ldr	r3, [pc, #12]	; (8000ff0 <NRF24_csn+0x28>)
 8000fe4:	6818      	ldr	r0, [r3, #0]
 8000fe6:	f001 fd2e 	bl	8002a46 <HAL_GPIO_WritePin>
 8000fea:	e7f6      	b.n	8000fda <NRF24_csn+0x12>
 8000fec:	20000204 	.word	0x20000204
 8000ff0:	20000208 	.word	0x20000208

08000ff4 <NRF24_ce>:
//2. Chip Enable
void NRF24_ce(int state)
{
 8000ff4:	b508      	push	{r3, lr}
	if(state) HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_SET);
 8000ff6:	b938      	cbnz	r0, 8001008 <NRF24_ce+0x14>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_RESET);
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	4b07      	ldr	r3, [pc, #28]	; (8001018 <NRF24_ce+0x24>)
 8000ffc:	8819      	ldrh	r1, [r3, #0]
 8000ffe:	4b07      	ldr	r3, [pc, #28]	; (800101c <NRF24_ce+0x28>)
 8001000:	6818      	ldr	r0, [r3, #0]
 8001002:	f001 fd20 	bl	8002a46 <HAL_GPIO_WritePin>
}
 8001006:	bd08      	pop	{r3, pc}
	if(state) HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_SET);
 8001008:	2201      	movs	r2, #1
 800100a:	4b03      	ldr	r3, [pc, #12]	; (8001018 <NRF24_ce+0x24>)
 800100c:	8819      	ldrh	r1, [r3, #0]
 800100e:	4b03      	ldr	r3, [pc, #12]	; (800101c <NRF24_ce+0x28>)
 8001010:	6818      	ldr	r0, [r3, #0]
 8001012:	f001 fd18 	bl	8002a46 <HAL_GPIO_WritePin>
 8001016:	e7f6      	b.n	8001006 <NRF24_ce+0x12>
 8001018:	20000202 	.word	0x20000202
 800101c:	20000208 	.word	0x20000208

08001020 <NRF24_read_register>:
//3. Read single byte from a register
uint8_t NRF24_read_register(uint8_t reg)
{
 8001020:	b510      	push	{r4, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	4604      	mov	r4, r0
	uint8_t spiBuf[3];
	uint8_t retData;
	//Put CSN low
	NRF24_csn(0);
 8001026:	2000      	movs	r0, #0
 8001028:	f7ff ffce 	bl	8000fc8 <NRF24_csn>
	//Transmit register address
	spiBuf[0] = reg&0x1F;
 800102c:	f004 041f 	and.w	r4, r4, #31
 8001030:	a902      	add	r1, sp, #8
 8001032:	f801 4d04 	strb.w	r4, [r1, #-4]!
	SPI_TxCplt = 0;
 8001036:	4b10      	ldr	r3, [pc, #64]	; (8001078 <NRF24_read_register+0x58>)
 8001038:	2200      	movs	r2, #0
 800103a:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Transmit_IT(&hspi2, spiBuf, 1);
 800103c:	2201      	movs	r2, #1
 800103e:	480f      	ldr	r0, [pc, #60]	; (800107c <NRF24_read_register+0x5c>)
 8001040:	f002 feaa 	bl	8003d98 <HAL_SPI_Transmit_IT>
	while(!SPI_TxCplt){
 8001044:	4b0c      	ldr	r3, [pc, #48]	; (8001078 <NRF24_read_register+0x58>)
 8001046:	781b      	ldrb	r3, [r3, #0]
 8001048:	2b00      	cmp	r3, #0
 800104a:	d0fb      	beq.n	8001044 <NRF24_read_register+0x24>
	}
	//Receive data
	SPI_RxCplt = 0;
 800104c:	4b0c      	ldr	r3, [pc, #48]	; (8001080 <NRF24_read_register+0x60>)
 800104e:	2200      	movs	r2, #0
 8001050:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Receive_IT(&hspi2, &spiBuf[1], 1);
 8001052:	2201      	movs	r2, #1
 8001054:	f10d 0105 	add.w	r1, sp, #5
 8001058:	4808      	ldr	r0, [pc, #32]	; (800107c <NRF24_read_register+0x5c>)
 800105a:	f002 ff6f 	bl	8003f3c <HAL_SPI_Receive_IT>
	while(!SPI_RxCplt){
 800105e:	4b08      	ldr	r3, [pc, #32]	; (8001080 <NRF24_read_register+0x60>)
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	2b00      	cmp	r3, #0
 8001064:	d0fb      	beq.n	800105e <NRF24_read_register+0x3e>
	}
	retData = spiBuf[1];
 8001066:	f89d 4005 	ldrb.w	r4, [sp, #5]
	//Bring CSN high
	NRF24_csn(1);
 800106a:	2001      	movs	r0, #1
 800106c:	f7ff ffac 	bl	8000fc8 <NRF24_csn>
	return retData;
}
 8001070:	4620      	mov	r0, r4
 8001072:	b002      	add	sp, #8
 8001074:	bd10      	pop	{r4, pc}
 8001076:	bf00      	nop
 8001078:	20000201 	.word	0x20000201
 800107c:	200002b4 	.word	0x200002b4
 8001080:	20000200 	.word	0x20000200

08001084 <NRF24_read_registerN>:
//4. Read multiple bytes register
void NRF24_read_registerN(uint8_t reg, uint8_t *buf, uint8_t len)
{
 8001084:	b570      	push	{r4, r5, r6, lr}
 8001086:	b082      	sub	sp, #8
 8001088:	4604      	mov	r4, r0
 800108a:	460d      	mov	r5, r1
 800108c:	4616      	mov	r6, r2
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 800108e:	2000      	movs	r0, #0
 8001090:	f7ff ff9a 	bl	8000fc8 <NRF24_csn>
	//Transmit register address
	spiBuf[0] = reg&0x1F;
 8001094:	f004 041f 	and.w	r4, r4, #31
 8001098:	a902      	add	r1, sp, #8
 800109a:	f801 4d04 	strb.w	r4, [r1, #-4]!
	//spiStatus = NRF24_SPI_Write(spiBuf, 1);
	SPI_TxCplt = 0;
 800109e:	4b0e      	ldr	r3, [pc, #56]	; (80010d8 <NRF24_read_registerN+0x54>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Transmit_IT(&hspi2, spiBuf, 1);
 80010a4:	2201      	movs	r2, #1
 80010a6:	480d      	ldr	r0, [pc, #52]	; (80010dc <NRF24_read_registerN+0x58>)
 80010a8:	f002 fe76 	bl	8003d98 <HAL_SPI_Transmit_IT>
	while(!SPI_TxCplt){
 80010ac:	4b0a      	ldr	r3, [pc, #40]	; (80010d8 <NRF24_read_registerN+0x54>)
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d0fb      	beq.n	80010ac <NRF24_read_registerN+0x28>
	}
	//Receive data
	SPI_RxCplt = 0;
 80010b4:	4b0a      	ldr	r3, [pc, #40]	; (80010e0 <NRF24_read_registerN+0x5c>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Receive_IT(&hspi2, buf, len);
 80010ba:	4632      	mov	r2, r6
 80010bc:	4629      	mov	r1, r5
 80010be:	4807      	ldr	r0, [pc, #28]	; (80010dc <NRF24_read_registerN+0x58>)
 80010c0:	f002 ff3c 	bl	8003f3c <HAL_SPI_Receive_IT>
	while(!SPI_RxCplt){
 80010c4:	4b06      	ldr	r3, [pc, #24]	; (80010e0 <NRF24_read_registerN+0x5c>)
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d0fb      	beq.n	80010c4 <NRF24_read_registerN+0x40>
	}
	//Bring CSN high
	NRF24_csn(1);
 80010cc:	2001      	movs	r0, #1
 80010ce:	f7ff ff7b 	bl	8000fc8 <NRF24_csn>
}
 80010d2:	b002      	add	sp, #8
 80010d4:	bd70      	pop	{r4, r5, r6, pc}
 80010d6:	bf00      	nop
 80010d8:	20000201 	.word	0x20000201
 80010dc:	200002b4 	.word	0x200002b4
 80010e0:	20000200 	.word	0x20000200

080010e4 <NRF24_write_register>:
//5. Write single byte register
void NRF24_write_register(uint8_t reg, uint8_t value)
{
 80010e4:	b530      	push	{r4, r5, lr}
 80010e6:	b083      	sub	sp, #12
 80010e8:	4604      	mov	r4, r0
 80010ea:	460d      	mov	r5, r1
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 80010ec:	2000      	movs	r0, #0
 80010ee:	f7ff ff6b 	bl	8000fc8 <NRF24_csn>
	//Transmit register address and data
	spiBuf[0] = reg|0x20;
 80010f2:	f044 0420 	orr.w	r4, r4, #32
 80010f6:	f88d 4004 	strb.w	r4, [sp, #4]
	spiBuf[1] = value;
 80010fa:	f88d 5005 	strb.w	r5, [sp, #5]
	SPI_TxCplt = 0;
 80010fe:	4b08      	ldr	r3, [pc, #32]	; (8001120 <NRF24_write_register+0x3c>)
 8001100:	2200      	movs	r2, #0
 8001102:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Transmit_IT(&hspi2, spiBuf, 2);
 8001104:	2202      	movs	r2, #2
 8001106:	a901      	add	r1, sp, #4
 8001108:	4806      	ldr	r0, [pc, #24]	; (8001124 <NRF24_write_register+0x40>)
 800110a:	f002 fe45 	bl	8003d98 <HAL_SPI_Transmit_IT>
	while(!SPI_TxCplt){
 800110e:	4b04      	ldr	r3, [pc, #16]	; (8001120 <NRF24_write_register+0x3c>)
 8001110:	781b      	ldrb	r3, [r3, #0]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d0fb      	beq.n	800110e <NRF24_write_register+0x2a>
	}
	//Bring CSN high
	NRF24_csn(1);
 8001116:	2001      	movs	r0, #1
 8001118:	f7ff ff56 	bl	8000fc8 <NRF24_csn>
}
 800111c:	b003      	add	sp, #12
 800111e:	bd30      	pop	{r4, r5, pc}
 8001120:	20000201 	.word	0x20000201
 8001124:	200002b4 	.word	0x200002b4

08001128 <NRF24_write_registerN>:
//6. Write multipl bytes register
void NRF24_write_registerN(uint8_t reg, const uint8_t* buf, uint8_t len)
{
 8001128:	b570      	push	{r4, r5, r6, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	4604      	mov	r4, r0
 800112e:	460d      	mov	r5, r1
 8001130:	4616      	mov	r6, r2
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 8001132:	2000      	movs	r0, #0
 8001134:	f7ff ff48 	bl	8000fc8 <NRF24_csn>
	//Transmit register address and data
	spiBuf[0] = reg|0x20;
 8001138:	f044 0420 	orr.w	r4, r4, #32
 800113c:	a902      	add	r1, sp, #8
 800113e:	f801 4d04 	strb.w	r4, [r1, #-4]!
	SPI_TxCplt = 0;
 8001142:	4b0e      	ldr	r3, [pc, #56]	; (800117c <NRF24_write_registerN+0x54>)
 8001144:	2200      	movs	r2, #0
 8001146:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Transmit_IT(&hspi2, spiBuf, 1);
 8001148:	2201      	movs	r2, #1
 800114a:	480d      	ldr	r0, [pc, #52]	; (8001180 <NRF24_write_registerN+0x58>)
 800114c:	f002 fe24 	bl	8003d98 <HAL_SPI_Transmit_IT>
	while(!SPI_TxCplt){
 8001150:	4b0a      	ldr	r3, [pc, #40]	; (800117c <NRF24_write_registerN+0x54>)
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d0fb      	beq.n	8001150 <NRF24_write_registerN+0x28>
	}
	SPI_TxCplt = 0;
 8001158:	4b08      	ldr	r3, [pc, #32]	; (800117c <NRF24_write_registerN+0x54>)
 800115a:	2200      	movs	r2, #0
 800115c:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Transmit_IT(&hspi2, (uint8_t*)buf, len);
 800115e:	4632      	mov	r2, r6
 8001160:	4629      	mov	r1, r5
 8001162:	4807      	ldr	r0, [pc, #28]	; (8001180 <NRF24_write_registerN+0x58>)
 8001164:	f002 fe18 	bl	8003d98 <HAL_SPI_Transmit_IT>
	while(!SPI_TxCplt){
 8001168:	4b04      	ldr	r3, [pc, #16]	; (800117c <NRF24_write_registerN+0x54>)
 800116a:	781b      	ldrb	r3, [r3, #0]
 800116c:	2b00      	cmp	r3, #0
 800116e:	d0fb      	beq.n	8001168 <NRF24_write_registerN+0x40>
	}
	//Bring CSN high
	NRF24_csn(1);
 8001170:	2001      	movs	r0, #1
 8001172:	f7ff ff29 	bl	8000fc8 <NRF24_csn>
}
 8001176:	b002      	add	sp, #8
 8001178:	bd70      	pop	{r4, r5, r6, pc}
 800117a:	bf00      	nop
 800117c:	20000201 	.word	0x20000201
 8001180:	200002b4 	.word	0x200002b4

08001184 <NRF24_flush_tx>:
	NRF24_csn(1);
}

//9. Flush Tx buffer
void NRF24_flush_tx(void)
{
 8001184:	b508      	push	{r3, lr}
	NRF24_write_register(CMD_FLUSH_TX, 0xFF);
 8001186:	21ff      	movs	r1, #255	; 0xff
 8001188:	20e1      	movs	r0, #225	; 0xe1
 800118a:	f7ff ffab 	bl	80010e4 <NRF24_write_register>
}
 800118e:	bd08      	pop	{r3, pc}

08001190 <NRF24_flush_rx>:
//10. Flush Rx buffer
void NRF24_flush_rx(void)
{
 8001190:	b508      	push	{r3, lr}
	NRF24_write_register(CMD_FLUSH_RX, 0xFF);
 8001192:	21ff      	movs	r1, #255	; 0xff
 8001194:	20e2      	movs	r0, #226	; 0xe2
 8001196:	f7ff ffa5 	bl	80010e4 <NRF24_write_register>
}
 800119a:	bd08      	pop	{r3, pc}

0800119c <NRF24_stopListening>:
	//Wait for 130 uSec for the radio to come on
	NRF24_DelayMicroSeconds(150);
}
//14. Stop listening (essential before any write operation)
void NRF24_stopListening(void)
{
 800119c:	b508      	push	{r3, lr}
	NRF24_ce(0);
 800119e:	2000      	movs	r0, #0
 80011a0:	f7ff ff28 	bl	8000ff4 <NRF24_ce>
	NRF24_flush_tx();
 80011a4:	f7ff ffee 	bl	8001184 <NRF24_flush_tx>
	NRF24_flush_rx();
 80011a8:	f7ff fff2 	bl	8001190 <NRF24_flush_rx>
}
 80011ac:	bd08      	pop	{r3, pc}
	...

080011b0 <NRF24_openWritingPipe>:
	NRF24_getDynamicPayloadSize();
	return rxStatus;
}
//18. Open Tx pipe for writing (Cannot perform this while Listenning, has to call NRF24_stopListening)
void NRF24_openWritingPipe(uint64_t address)
{
 80011b0:	b510      	push	{r4, lr}
 80011b2:	b082      	sub	sp, #8
 80011b4:	ac02      	add	r4, sp, #8
 80011b6:	e964 0102 	strd	r0, r1, [r4, #-8]!
	NRF24_write_registerN(REG_RX_ADDR_P0, (uint8_t *)(&address), 5);
 80011ba:	2205      	movs	r2, #5
 80011bc:	4621      	mov	r1, r4
 80011be:	200a      	movs	r0, #10
 80011c0:	f7ff ffb2 	bl	8001128 <NRF24_write_registerN>
	NRF24_write_registerN(REG_TX_ADDR, (uint8_t *)(&address), 5);
 80011c4:	2205      	movs	r2, #5
 80011c6:	4621      	mov	r1, r4
 80011c8:	2010      	movs	r0, #16
 80011ca:	f7ff ffad 	bl	8001128 <NRF24_write_registerN>

	const uint8_t max_payload_size = 32;
	NRF24_write_register(REG_RX_PW_P0,MIN(payload_size,max_payload_size));
 80011ce:	4b05      	ldr	r3, [pc, #20]	; (80011e4 <NRF24_openWritingPipe+0x34>)
 80011d0:	7819      	ldrb	r1, [r3, #0]
 80011d2:	2920      	cmp	r1, #32
 80011d4:	bf28      	it	cs
 80011d6:	2120      	movcs	r1, #32
 80011d8:	2011      	movs	r0, #17
 80011da:	f7ff ff83 	bl	80010e4 <NRF24_write_register>
}
 80011de:	b002      	add	sp, #8
 80011e0:	bd10      	pop	{r4, pc}
 80011e2:	bf00      	nop
 80011e4:	2000028c 	.word	0x2000028c

080011e8 <NRF24_setRetries>:
	}

}
//20 set transmit retries (rf24_Retries_e) and delay
void NRF24_setRetries(uint8_t delay, uint8_t count)
{
 80011e8:	b508      	push	{r3, lr}
	NRF24_write_register(REG_SETUP_RETR,(delay&0xf)<<BIT_ARD | (count&0xf)<<BIT_ARC);
 80011ea:	f001 010f 	and.w	r1, r1, #15
 80011ee:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
 80011f2:	b2c9      	uxtb	r1, r1
 80011f4:	2004      	movs	r0, #4
 80011f6:	f7ff ff75 	bl	80010e4 <NRF24_write_register>
}
 80011fa:	bd08      	pop	{r3, pc}

080011fc <NRF24_setChannel>:

//21. Set RF channel frequency
void NRF24_setChannel(uint8_t channel)
{
 80011fc:	b508      	push	{r3, lr}
	const uint8_t max_channel = 127;
	NRF24_write_register(REG_RF_CH,MIN(channel,max_channel));
 80011fe:	4601      	mov	r1, r0
 8001200:	287f      	cmp	r0, #127	; 0x7f
 8001202:	bf28      	it	cs
 8001204:	217f      	movcs	r1, #127	; 0x7f
 8001206:	2005      	movs	r0, #5
 8001208:	f7ff ff6c 	bl	80010e4 <NRF24_write_register>
}
 800120c:	bd08      	pop	{r3, pc}
	...

08001210 <NRF24_setPayloadSize>:
//22. Set payload size
void NRF24_setPayloadSize(uint8_t size)
{
	const uint8_t max_payload_size = 32;
	payload_size = MIN(size,max_payload_size);
 8001210:	2820      	cmp	r0, #32
 8001212:	bf28      	it	cs
 8001214:	2020      	movcs	r0, #32
 8001216:	4b01      	ldr	r3, [pc, #4]	; (800121c <NRF24_setPayloadSize+0xc>)
 8001218:	7018      	strb	r0, [r3, #0]
}
 800121a:	4770      	bx	lr
 800121c:	2000028c 	.word	0x2000028c

08001220 <NRF24_disableDynamicPayloads>:
	NRF24_write_register(REG_DYNPD,NRF24_read_register(REG_DYNPD) | _BV(BIT_DPL_P5) | _BV(BIT_DPL_P4) | _BV(BIT_DPL_P3) | _BV(BIT_DPL_P2) | _BV(BIT_DPL_P1) | _BV(BIT_DPL_P0));
	dynamic_payloads_enabled = true;

}
void NRF24_disableDynamicPayloads(void)
{
 8001220:	b508      	push	{r3, lr}
	NRF24_write_register(REG_FEATURE,NRF24_read_register(REG_FEATURE) &  ~(_BV(BIT_EN_DPL)) );
 8001222:	201d      	movs	r0, #29
 8001224:	f7ff fefc 	bl	8001020 <NRF24_read_register>
 8001228:	f000 01fb 	and.w	r1, r0, #251	; 0xfb
 800122c:	201d      	movs	r0, #29
 800122e:	f7ff ff59 	bl	80010e4 <NRF24_write_register>
	//Disable for all pipes
	NRF24_write_register(REG_DYNPD,0);
 8001232:	2100      	movs	r1, #0
 8001234:	201c      	movs	r0, #28
 8001236:	f7ff ff55 	bl	80010e4 <NRF24_write_register>
	dynamic_payloads_enabled = false;
}
 800123a:	bd08      	pop	{r3, pc}

0800123c <NRF24_setAutoAck>:
{
	return p_variant;
}
//28. Set Auto Ack for all
void NRF24_setAutoAck(bool enable)
{
 800123c:	b508      	push	{r3, lr}
	if ( enable )
 800123e:	b920      	cbnz	r0, 800124a <NRF24_setAutoAck+0xe>
		NRF24_write_register(REG_EN_AA, 0x3F);
	else
		NRF24_write_register(REG_EN_AA, 0x00);
 8001240:	2100      	movs	r1, #0
 8001242:	2001      	movs	r0, #1
 8001244:	f7ff ff4e 	bl	80010e4 <NRF24_write_register>
}
 8001248:	bd08      	pop	{r3, pc}
		NRF24_write_register(REG_EN_AA, 0x3F);
 800124a:	213f      	movs	r1, #63	; 0x3f
 800124c:	2001      	movs	r0, #1
 800124e:	f7ff ff49 	bl	80010e4 <NRF24_write_register>
 8001252:	e7f9      	b.n	8001248 <NRF24_setAutoAck+0xc>

08001254 <NRF24_setPALevel>:
		NRF24_write_register( REG_EN_AA, en_aa ) ;
	}
}
//30. Set transmit power level
void NRF24_setPALevel( rf24_pa_dbm_e level )
{
 8001254:	b510      	push	{r4, lr}
 8001256:	4604      	mov	r4, r0
	uint8_t setup = NRF24_read_register(REG_RF_SETUP) ;
 8001258:	2006      	movs	r0, #6
 800125a:	f7ff fee1 	bl	8001020 <NRF24_read_register>
	setup &= ~(_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 800125e:	f000 01f9 	and.w	r1, r0, #249	; 0xf9

	// switch uses RAM (evil!)
	if ( level == RF24_PA_0dB)
 8001262:	2c03      	cmp	r4, #3
 8001264:	d009      	beq.n	800127a <NRF24_setPALevel+0x26>
	{
		setup |= (_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
	}
	else if ( level == RF24_PA_m6dB )
 8001266:	2c02      	cmp	r4, #2
 8001268:	d00d      	beq.n	8001286 <NRF24_setPALevel+0x32>
	{
		setup |= _BV(RF_PWR_HIGH) ;
	}
	else if ( level == RF24_PA_m12dB )
 800126a:	2c01      	cmp	r4, #1
 800126c:	d00e      	beq.n	800128c <NRF24_setPALevel+0x38>
	{
		setup |= _BV(RF_PWR_LOW);
	}
	else if ( level == RF24_PA_m18dB )
 800126e:	b134      	cbz	r4, 800127e <NRF24_setPALevel+0x2a>
	{
		// nothing
	}
	else if ( level == RF24_PA_ERROR )
 8001270:	2c04      	cmp	r4, #4
 8001272:	d104      	bne.n	800127e <NRF24_setPALevel+0x2a>
	{
		// On error, go to maximum PA
		setup |= (_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 8001274:	f041 0106 	orr.w	r1, r1, #6
 8001278:	e001      	b.n	800127e <NRF24_setPALevel+0x2a>
		setup |= (_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 800127a:	f041 0106 	orr.w	r1, r1, #6
	}

	NRF24_write_register( REG_RF_SETUP, setup ) ;
 800127e:	2006      	movs	r0, #6
 8001280:	f7ff ff30 	bl	80010e4 <NRF24_write_register>
}
 8001284:	bd10      	pop	{r4, pc}
		setup |= _BV(RF_PWR_HIGH) ;
 8001286:	f041 0104 	orr.w	r1, r1, #4
 800128a:	e7f8      	b.n	800127e <NRF24_setPALevel+0x2a>
		setup |= _BV(RF_PWR_LOW);
 800128c:	f041 0102 	orr.w	r1, r1, #2
 8001290:	e7f5      	b.n	800127e <NRF24_setPALevel+0x2a>

08001292 <NRF24_setDataRate>:

	return result ;
}
//32. Set data rate (250 Kbps, 1Mbps, 2Mbps)
bool NRF24_setDataRate(rf24_datarate_e speed)
{
 8001292:	b538      	push	{r3, r4, r5, lr}
 8001294:	4605      	mov	r5, r0
	bool result = false;
	uint8_t setup = NRF24_read_register(REG_RF_SETUP) ;
 8001296:	2006      	movs	r0, #6
 8001298:	f7ff fec2 	bl	8001020 <NRF24_read_register>

	// HIGH and LOW '00' is 1Mbs - our default
	wide_band = false ;
	setup &= ~(_BV(RF_DR_LOW) | _BV(RF_DR_HIGH)) ;
 800129c:	f000 04d7 	and.w	r4, r0, #215	; 0xd7
	if( speed == RF24_250KBPS )
 80012a0:	2d02      	cmp	r5, #2
 80012a2:	d00c      	beq.n	80012be <NRF24_setDataRate+0x2c>
	}
	else
	{
		// Set 2Mbs, RF_DR (RF_DR_HIGH) is set 1
		// Making it '01'
		if ( speed == RF24_2MBPS )
 80012a4:	2d01      	cmp	r5, #1
 80012a6:	d00d      	beq.n	80012c4 <NRF24_setDataRate+0x32>
		{
			// 1Mbs
			wide_band = false ;
		}
	}
	NRF24_write_register(REG_RF_SETUP,setup);
 80012a8:	4621      	mov	r1, r4
 80012aa:	2006      	movs	r0, #6
 80012ac:	f7ff ff1a 	bl	80010e4 <NRF24_write_register>

	// Verify our result
	if ( NRF24_read_register(REG_RF_SETUP) == setup )
 80012b0:	2006      	movs	r0, #6
 80012b2:	f7ff feb5 	bl	8001020 <NRF24_read_register>
 80012b6:	42a0      	cmp	r0, r4
 80012b8:	d007      	beq.n	80012ca <NRF24_setDataRate+0x38>
	bool result = false;
 80012ba:	2000      	movs	r0, #0
	{
		wide_band = false;
	}

	return result;
}
 80012bc:	bd38      	pop	{r3, r4, r5, pc}
		setup |= _BV( RF_DR_LOW ) ;
 80012be:	f044 0420 	orr.w	r4, r4, #32
 80012c2:	e7f1      	b.n	80012a8 <NRF24_setDataRate+0x16>
			setup |= _BV(RF_DR_HIGH);
 80012c4:	f044 0408 	orr.w	r4, r4, #8
 80012c8:	e7ee      	b.n	80012a8 <NRF24_setDataRate+0x16>
		result = true;
 80012ca:	2001      	movs	r0, #1
 80012cc:	e7f6      	b.n	80012bc <NRF24_setDataRate+0x2a>

080012ce <NRF24_setCRCLength>:
	}
	return result ;
}
//34. Set crc length (disable, 8-bits or 16-bits)
void NRF24_setCRCLength(rf24_crclength_e length)
{
 80012ce:	b510      	push	{r4, lr}
 80012d0:	4604      	mov	r4, r0
	uint8_t config = NRF24_read_register(REG_CONFIG) & ~( _BV(BIT_CRCO) | _BV(BIT_EN_CRC)) ;
 80012d2:	2000      	movs	r0, #0
 80012d4:	f7ff fea4 	bl	8001020 <NRF24_read_register>
 80012d8:	f000 01f3 	and.w	r1, r0, #243	; 0xf3

	// switch uses RAM
	if ( length == RF24_CRC_DISABLED )
 80012dc:	b11c      	cbz	r4, 80012e6 <NRF24_setCRCLength+0x18>
	{
		// Do nothing, we turned it off above.
	}
	else if ( length == RF24_CRC_8 )
 80012de:	2c01      	cmp	r4, #1
 80012e0:	d005      	beq.n	80012ee <NRF24_setCRCLength+0x20>
		config |= _BV(BIT_EN_CRC);
	}
	else
	{
		config |= _BV(BIT_EN_CRC);
		config |= _BV( BIT_CRCO );
 80012e2:	f041 010c 	orr.w	r1, r1, #12
	}
	NRF24_write_register( REG_CONFIG, config );
 80012e6:	2000      	movs	r0, #0
 80012e8:	f7ff fefc 	bl	80010e4 <NRF24_write_register>
}
 80012ec:	bd10      	pop	{r4, pc}
		config |= _BV(BIT_EN_CRC);
 80012ee:	f041 0108 	orr.w	r1, r1, #8
 80012f2:	e7f8      	b.n	80012e6 <NRF24_setCRCLength+0x18>

080012f4 <NRF24_powerDown>:
{
	NRF24_write_register(REG_CONFIG,NRF24_read_register(REG_CONFIG) | _BV(BIT_PWR_UP));
}
//38. power down
void NRF24_powerDown(void)
{
 80012f4:	b508      	push	{r3, lr}
	NRF24_write_register(REG_CONFIG,NRF24_read_register(REG_CONFIG) & ~_BV(BIT_PWR_UP));
 80012f6:	2000      	movs	r0, #0
 80012f8:	f7ff fe92 	bl	8001020 <NRF24_read_register>
 80012fc:	f000 01fd 	and.w	r1, r0, #253	; 0xfd
 8001300:	2000      	movs	r0, #0
 8001302:	f7ff feef 	bl	80010e4 <NRF24_write_register>
}
 8001306:	bd08      	pop	{r3, pc}

08001308 <NRF24_resetStatus>:
	return NRF24_read_register(REG_RPD) & 1;
}

//46. Reset Status
void NRF24_resetStatus(void)
{
 8001308:	b508      	push	{r3, lr}
	NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) | _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) );
 800130a:	2170      	movs	r1, #112	; 0x70
 800130c:	2007      	movs	r0, #7
 800130e:	f7ff fee9 	bl	80010e4 <NRF24_write_register>
}
 8001312:	bd08      	pop	{r3, pc}

08001314 <NRF24_ACTIVATE_cmd>:

//47. ACTIVATE cmd
void NRF24_ACTIVATE_cmd(void)
{
 8001314:	b500      	push	{lr}
 8001316:	b083      	sub	sp, #12
	uint8_t cmdRxBuf[2];
	//Read data from Rx payload buffer
	NRF24_csn(0);
 8001318:	2000      	movs	r0, #0
 800131a:	f7ff fe55 	bl	8000fc8 <NRF24_csn>
	cmdRxBuf[0] = CMD_ACTIVATE;
 800131e:	2350      	movs	r3, #80	; 0x50
 8001320:	f88d 3004 	strb.w	r3, [sp, #4]
	cmdRxBuf[1] = 0x73;
 8001324:	2373      	movs	r3, #115	; 0x73
 8001326:	f88d 3005 	strb.w	r3, [sp, #5]
	SPI_TxCplt = 0;
 800132a:	4b09      	ldr	r3, [pc, #36]	; (8001350 <NRF24_ACTIVATE_cmd+0x3c>)
 800132c:	2200      	movs	r2, #0
 800132e:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Transmit_IT(&hspi2, cmdRxBuf, 2);
 8001330:	2202      	movs	r2, #2
 8001332:	a901      	add	r1, sp, #4
 8001334:	4807      	ldr	r0, [pc, #28]	; (8001354 <NRF24_ACTIVATE_cmd+0x40>)
 8001336:	f002 fd2f 	bl	8003d98 <HAL_SPI_Transmit_IT>
	while(!SPI_TxCplt){
 800133a:	4b05      	ldr	r3, [pc, #20]	; (8001350 <NRF24_ACTIVATE_cmd+0x3c>)
 800133c:	781b      	ldrb	r3, [r3, #0]
 800133e:	2b00      	cmp	r3, #0
 8001340:	d0fb      	beq.n	800133a <NRF24_ACTIVATE_cmd+0x26>
	}

	NRF24_csn(1);
 8001342:	2001      	movs	r0, #1
 8001344:	f7ff fe40 	bl	8000fc8 <NRF24_csn>
}
 8001348:	b003      	add	sp, #12
 800134a:	f85d fb04 	ldr.w	pc, [sp], #4
 800134e:	bf00      	nop
 8001350:	20000201 	.word	0x20000201
 8001354:	200002b4 	.word	0x200002b4

08001358 <NRF24_enableAckPayload>:
{
 8001358:	b508      	push	{r3, lr}
	NRF24_write_register(REG_FEATURE,NRF24_read_register(REG_FEATURE) | _BV(BIT_EN_ACK_PAY) | _BV(BIT_EN_DPL) );
 800135a:	201d      	movs	r0, #29
 800135c:	f7ff fe60 	bl	8001020 <NRF24_read_register>
 8001360:	f040 0106 	orr.w	r1, r0, #6
 8001364:	b2c9      	uxtb	r1, r1
 8001366:	201d      	movs	r0, #29
 8001368:	f7ff febc 	bl	80010e4 <NRF24_write_register>
	if(!NRF24_read_register(REG_FEATURE))
 800136c:	201d      	movs	r0, #29
 800136e:	f7ff fe57 	bl	8001020 <NRF24_read_register>
 8001372:	b148      	cbz	r0, 8001388 <NRF24_enableAckPayload+0x30>
	NRF24_write_register(REG_DYNPD,NRF24_read_register(REG_DYNPD) | _BV(BIT_DPL_P1) | _BV(BIT_DPL_P0));
 8001374:	201c      	movs	r0, #28
 8001376:	f7ff fe53 	bl	8001020 <NRF24_read_register>
 800137a:	f040 0103 	orr.w	r1, r0, #3
 800137e:	b2c9      	uxtb	r1, r1
 8001380:	201c      	movs	r0, #28
 8001382:	f7ff feaf 	bl	80010e4 <NRF24_write_register>
}
 8001386:	bd08      	pop	{r3, pc}
		NRF24_ACTIVATE_cmd();
 8001388:	f7ff ffc4 	bl	8001314 <NRF24_ACTIVATE_cmd>
		NRF24_write_register(REG_FEATURE,NRF24_read_register(REG_FEATURE) | _BV(BIT_EN_ACK_PAY) | _BV(BIT_EN_DPL) );
 800138c:	201d      	movs	r0, #29
 800138e:	f7ff fe47 	bl	8001020 <NRF24_read_register>
 8001392:	f040 0106 	orr.w	r1, r0, #6
 8001396:	b2c9      	uxtb	r1, r1
 8001398:	201d      	movs	r0, #29
 800139a:	f7ff fea3 	bl	80010e4 <NRF24_write_register>
 800139e:	e7e9      	b.n	8001374 <NRF24_enableAckPayload+0x1c>

080013a0 <NRF24_begin>:
{
 80013a0:	b082      	sub	sp, #8
 80013a2:	b530      	push	{r4, r5, lr}
 80013a4:	b083      	sub	sp, #12
 80013a6:	9307      	str	r3, [sp, #28]
	nrf24_PORT = nrf24PORT;
 80013a8:	4b5f      	ldr	r3, [pc, #380]	; (8001528 <NRF24_begin+0x188>)
 80013aa:	6018      	str	r0, [r3, #0]
	nrf24_CSN_PIN = nrfCSN_Pin;
 80013ac:	4b5f      	ldr	r3, [pc, #380]	; (800152c <NRF24_begin+0x18c>)
 80013ae:	8019      	strh	r1, [r3, #0]
	nrf24_CE_PIN = nrfCE_Pin;
 80013b0:	4b5f      	ldr	r3, [pc, #380]	; (8001530 <NRF24_begin+0x190>)
 80013b2:	801a      	strh	r2, [r3, #0]
	NRF24_csn(1);
 80013b4:	2001      	movs	r0, #1
 80013b6:	f7ff fe07 	bl	8000fc8 <NRF24_csn>
	NRF24_ce(0);
 80013ba:	2000      	movs	r0, #0
 80013bc:	f7ff fe1a 	bl	8000ff4 <NRF24_ce>
	HAL_Delay(5);
 80013c0:	2005      	movs	r0, #5
 80013c2:	f000 fc25 	bl	8001c10 <HAL_Delay>
	NRF24_write_register(0x00, 0x08);
 80013c6:	2108      	movs	r1, #8
 80013c8:	2000      	movs	r0, #0
 80013ca:	f7ff fe8b 	bl	80010e4 <NRF24_write_register>
	NRF24_write_register(0x01, 0x3f);
 80013ce:	213f      	movs	r1, #63	; 0x3f
 80013d0:	2001      	movs	r0, #1
 80013d2:	f7ff fe87 	bl	80010e4 <NRF24_write_register>
	NRF24_write_register(0x02, 0x03);
 80013d6:	2103      	movs	r1, #3
 80013d8:	2002      	movs	r0, #2
 80013da:	f7ff fe83 	bl	80010e4 <NRF24_write_register>
	NRF24_write_register(0x03, 0x03);
 80013de:	2103      	movs	r1, #3
 80013e0:	4608      	mov	r0, r1
 80013e2:	f7ff fe7f 	bl	80010e4 <NRF24_write_register>
	NRF24_write_register(0x04, 0x03);
 80013e6:	2103      	movs	r1, #3
 80013e8:	2004      	movs	r0, #4
 80013ea:	f7ff fe7b 	bl	80010e4 <NRF24_write_register>
	NRF24_write_register(0x05, 0x02);
 80013ee:	2102      	movs	r1, #2
 80013f0:	2005      	movs	r0, #5
 80013f2:	f7ff fe77 	bl	80010e4 <NRF24_write_register>
	NRF24_write_register(0x06, 0x0f);
 80013f6:	210f      	movs	r1, #15
 80013f8:	2006      	movs	r0, #6
 80013fa:	f7ff fe73 	bl	80010e4 <NRF24_write_register>
	NRF24_write_register(0x07, 0x0e);
 80013fe:	210e      	movs	r1, #14
 8001400:	2007      	movs	r0, #7
 8001402:	f7ff fe6f 	bl	80010e4 <NRF24_write_register>
	NRF24_write_register(0x08, 0x00);
 8001406:	2100      	movs	r1, #0
 8001408:	2008      	movs	r0, #8
 800140a:	f7ff fe6b 	bl	80010e4 <NRF24_write_register>
	NRF24_write_register(0x09, 0x00);
 800140e:	2100      	movs	r1, #0
 8001410:	2009      	movs	r0, #9
 8001412:	f7ff fe67 	bl	80010e4 <NRF24_write_register>
	pipeAddrVar[4]=0xE7; pipeAddrVar[3]=0xE7; pipeAddrVar[2]=0xE7; pipeAddrVar[1]=0xE7; pipeAddrVar[0]=0xE7;
 8001416:	24e7      	movs	r4, #231	; 0xe7
 8001418:	f88d 4004 	strb.w	r4, [sp, #4]
 800141c:	f88d 4003 	strb.w	r4, [sp, #3]
 8001420:	f88d 4002 	strb.w	r4, [sp, #2]
 8001424:	f88d 4001 	strb.w	r4, [sp, #1]
 8001428:	ad02      	add	r5, sp, #8
 800142a:	f805 4d08 	strb.w	r4, [r5, #-8]!
	NRF24_write_registerN(0x0A, pipeAddrVar, 5);
 800142e:	2205      	movs	r2, #5
 8001430:	4629      	mov	r1, r5
 8001432:	200a      	movs	r0, #10
 8001434:	f7ff fe78 	bl	8001128 <NRF24_write_registerN>
	pipeAddrVar[4]=0xC2; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2;
 8001438:	23c2      	movs	r3, #194	; 0xc2
 800143a:	f88d 3004 	strb.w	r3, [sp, #4]
 800143e:	f88d 3003 	strb.w	r3, [sp, #3]
 8001442:	f88d 3002 	strb.w	r3, [sp, #2]
 8001446:	f88d 3001 	strb.w	r3, [sp, #1]
 800144a:	f88d 3000 	strb.w	r3, [sp]
	NRF24_write_registerN(0x0B, pipeAddrVar, 5);
 800144e:	2205      	movs	r2, #5
 8001450:	4629      	mov	r1, r5
 8001452:	200b      	movs	r0, #11
 8001454:	f7ff fe68 	bl	8001128 <NRF24_write_registerN>
	NRF24_write_register(0x0C, 0xC3);
 8001458:	21c3      	movs	r1, #195	; 0xc3
 800145a:	200c      	movs	r0, #12
 800145c:	f7ff fe42 	bl	80010e4 <NRF24_write_register>
	NRF24_write_register(0x0D, 0xC4);
 8001460:	21c4      	movs	r1, #196	; 0xc4
 8001462:	200d      	movs	r0, #13
 8001464:	f7ff fe3e 	bl	80010e4 <NRF24_write_register>
	NRF24_write_register(0x0E, 0xC5);
 8001468:	21c5      	movs	r1, #197	; 0xc5
 800146a:	200e      	movs	r0, #14
 800146c:	f7ff fe3a 	bl	80010e4 <NRF24_write_register>
	NRF24_write_register(0x0F, 0xC6);
 8001470:	21c6      	movs	r1, #198	; 0xc6
 8001472:	200f      	movs	r0, #15
 8001474:	f7ff fe36 	bl	80010e4 <NRF24_write_register>
	pipeAddrVar[4]=0xE7; pipeAddrVar[3]=0xE7; pipeAddrVar[2]=0xE7; pipeAddrVar[1]=0xE7; pipeAddrVar[0]=0xE7;
 8001478:	f88d 4004 	strb.w	r4, [sp, #4]
 800147c:	f88d 4003 	strb.w	r4, [sp, #3]
 8001480:	f88d 4002 	strb.w	r4, [sp, #2]
 8001484:	f88d 4001 	strb.w	r4, [sp, #1]
 8001488:	f88d 4000 	strb.w	r4, [sp]
	NRF24_write_registerN(0x10, pipeAddrVar, 5);
 800148c:	2205      	movs	r2, #5
 800148e:	4629      	mov	r1, r5
 8001490:	2010      	movs	r0, #16
 8001492:	f7ff fe49 	bl	8001128 <NRF24_write_registerN>
	NRF24_write_register(0x11, 0);
 8001496:	2100      	movs	r1, #0
 8001498:	2011      	movs	r0, #17
 800149a:	f7ff fe23 	bl	80010e4 <NRF24_write_register>
	NRF24_write_register(0x12, 0);
 800149e:	2100      	movs	r1, #0
 80014a0:	2012      	movs	r0, #18
 80014a2:	f7ff fe1f 	bl	80010e4 <NRF24_write_register>
	NRF24_write_register(0x13, 0);
 80014a6:	2100      	movs	r1, #0
 80014a8:	2013      	movs	r0, #19
 80014aa:	f7ff fe1b 	bl	80010e4 <NRF24_write_register>
	NRF24_write_register(0x14, 0);
 80014ae:	2100      	movs	r1, #0
 80014b0:	2014      	movs	r0, #20
 80014b2:	f7ff fe17 	bl	80010e4 <NRF24_write_register>
	NRF24_write_register(0x15, 0);
 80014b6:	2100      	movs	r1, #0
 80014b8:	2015      	movs	r0, #21
 80014ba:	f7ff fe13 	bl	80010e4 <NRF24_write_register>
	NRF24_write_register(0x16, 0);
 80014be:	2100      	movs	r1, #0
 80014c0:	2016      	movs	r0, #22
 80014c2:	f7ff fe0f 	bl	80010e4 <NRF24_write_register>
	NRF24_ACTIVATE_cmd();
 80014c6:	f7ff ff25 	bl	8001314 <NRF24_ACTIVATE_cmd>
	NRF24_write_register(0x1c, 0);
 80014ca:	2100      	movs	r1, #0
 80014cc:	201c      	movs	r0, #28
 80014ce:	f7ff fe09 	bl	80010e4 <NRF24_write_register>
	NRF24_write_register(0x1d, 0);
 80014d2:	2100      	movs	r1, #0
 80014d4:	201d      	movs	r0, #29
 80014d6:	f7ff fe05 	bl	80010e4 <NRF24_write_register>
	NRF24_setRetries(15, 15);
 80014da:	210f      	movs	r1, #15
 80014dc:	4608      	mov	r0, r1
 80014de:	f7ff fe83 	bl	80011e8 <NRF24_setRetries>
	NRF24_setPALevel(RF24_PA_m6dB);
 80014e2:	2002      	movs	r0, #2
 80014e4:	f7ff feb6 	bl	8001254 <NRF24_setPALevel>
	NRF24_setDataRate(RF24_1MBPS);
 80014e8:	2000      	movs	r0, #0
 80014ea:	f7ff fed2 	bl	8001292 <NRF24_setDataRate>
	NRF24_setCRCLength(RF24_CRC_16);
 80014ee:	2002      	movs	r0, #2
 80014f0:	f7ff feed 	bl	80012ce <NRF24_setCRCLength>
	NRF24_disableDynamicPayloads();
 80014f4:	f7ff fe94 	bl	8001220 <NRF24_disableDynamicPayloads>
	NRF24_setPayloadSize(32);
 80014f8:	2020      	movs	r0, #32
 80014fa:	f7ff fe89 	bl	8001210 <NRF24_setPayloadSize>
	NRF24_setAutoAck(true);
 80014fe:	2001      	movs	r0, #1
 8001500:	f7ff fe9c 	bl	800123c <NRF24_setAutoAck>
	NRF24_enableAckPayload();
 8001504:	f7ff ff28 	bl	8001358 <NRF24_enableAckPayload>
	NRF24_resetStatus();
 8001508:	f7ff fefe 	bl	8001308 <NRF24_resetStatus>
	NRF24_setChannel(76);
 800150c:	204c      	movs	r0, #76	; 0x4c
 800150e:	f7ff fe75 	bl	80011fc <NRF24_setChannel>
	NRF24_flush_tx();
 8001512:	f7ff fe37 	bl	8001184 <NRF24_flush_tx>
	NRF24_flush_rx();
 8001516:	f7ff fe3b 	bl	8001190 <NRF24_flush_rx>
	NRF24_powerDown();
 800151a:	f7ff feeb 	bl	80012f4 <NRF24_powerDown>
}
 800151e:	b003      	add	sp, #12
 8001520:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8001524:	b002      	add	sp, #8
 8001526:	4770      	bx	lr
 8001528:	20000208 	.word	0x20000208
 800152c:	20000204 	.word	0x20000204
 8001530:	20000202 	.word	0x20000202

08001534 <printRadioSettings>:
{
	return ack_payload_length;
}

void printRadioSettings(void)
{
 8001534:	b570      	push	{r4, r5, r6, lr}
 8001536:	b0a0      	sub	sp, #128	; 0x80
	uint8_t reg8Val;
	char uartTxBuf[100];
	sprintf(uartTxBuf, "\r\n**********************************************\r\n");
 8001538:	ac07      	add	r4, sp, #28
 800153a:	4dc4      	ldr	r5, [pc, #784]	; (800184c <printRadioSettings+0x318>)
 800153c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800153e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001540:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001542:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001544:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001546:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001548:	682b      	ldr	r3, [r5, #0]
 800154a:	f824 3b02 	strh.w	r3, [r4], #2
 800154e:	0c1b      	lsrs	r3, r3, #16
 8001550:	7023      	strb	r3, [r4, #0]
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001552:	a807      	add	r0, sp, #28
 8001554:	f7fe fe5c 	bl	8000210 <strlen>
 8001558:	230a      	movs	r3, #10
 800155a:	b282      	uxth	r2, r0
 800155c:	a907      	add	r1, sp, #28
 800155e:	48bc      	ldr	r0, [pc, #752]	; (8001850 <printRadioSettings+0x31c>)
 8001560:	f003 fb2d 	bl	8004bbe <HAL_UART_Transmit>
	//a) Get CRC settings - Config Register
	reg8Val = NRF24_read_register(0x00);
 8001564:	2000      	movs	r0, #0
 8001566:	f7ff fd5b 	bl	8001020 <NRF24_read_register>
	if(reg8Val & (1 << 3))
 800156a:	f010 0f08 	tst.w	r0, #8
 800156e:	f000 8261 	beq.w	8001a34 <printRadioSettings+0x500>
	{
		if(reg8Val & (1 << 2)) sprintf(uartTxBuf, "CRC:\r\n		Enabled, 2 Bytes \r\n");
 8001572:	f010 0f04 	tst.w	r0, #4
 8001576:	f000 8251 	beq.w	8001a1c <printRadioSettings+0x4e8>
 800157a:	ac07      	add	r4, sp, #28
 800157c:	4db5      	ldr	r5, [pc, #724]	; (8001854 <printRadioSettings+0x320>)
 800157e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001580:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001582:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001586:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}
	else
	{
		sprintf(uartTxBuf, "CRC:\r\n		Disabled \r\n");
	}
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800158a:	a807      	add	r0, sp, #28
 800158c:	f7fe fe40 	bl	8000210 <strlen>
 8001590:	4caf      	ldr	r4, [pc, #700]	; (8001850 <printRadioSettings+0x31c>)
 8001592:	230a      	movs	r3, #10
 8001594:	b282      	uxth	r2, r0
 8001596:	a907      	add	r1, sp, #28
 8001598:	4620      	mov	r0, r4
 800159a:	f003 fb10 	bl	8004bbe <HAL_UART_Transmit>
	//b) AutoAck on pipes
	reg8Val = NRF24_read_register(0x01);
 800159e:	2001      	movs	r0, #1
 80015a0:	f7ff fd3e 	bl	8001020 <NRF24_read_register>
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80015a4:	f3c0 1340 	ubfx	r3, r0, #5, #1
 80015a8:	9303      	str	r3, [sp, #12]
 80015aa:	f3c0 1300 	ubfx	r3, r0, #4, #1
 80015ae:	9302      	str	r3, [sp, #8]
 80015b0:	f3c0 03c0 	ubfx	r3, r0, #3, #1
 80015b4:	9301      	str	r3, [sp, #4]
 80015b6:	f3c0 0380 	ubfx	r3, r0, #2, #1
 80015ba:	9300      	str	r3, [sp, #0]
 80015bc:	f3c0 0340 	ubfx	r3, r0, #1, #1
 80015c0:	f000 0201 	and.w	r2, r0, #1
 80015c4:	49a4      	ldr	r1, [pc, #656]	; (8001858 <printRadioSettings+0x324>)
 80015c6:	a807      	add	r0, sp, #28
 80015c8:	f005 fab2 	bl	8006b30 <siprintf>
			_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80015cc:	a807      	add	r0, sp, #28
 80015ce:	f7fe fe1f 	bl	8000210 <strlen>
 80015d2:	230a      	movs	r3, #10
 80015d4:	b282      	uxth	r2, r0
 80015d6:	a907      	add	r1, sp, #28
 80015d8:	4620      	mov	r0, r4
 80015da:	f003 faf0 	bl	8004bbe <HAL_UART_Transmit>
	//c) Enabled Rx addresses
	reg8Val = NRF24_read_register(0x02);
 80015de:	2002      	movs	r0, #2
 80015e0:	f7ff fd1e 	bl	8001020 <NRF24_read_register>
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80015e4:	f3c0 1340 	ubfx	r3, r0, #5, #1
 80015e8:	9303      	str	r3, [sp, #12]
 80015ea:	f3c0 1300 	ubfx	r3, r0, #4, #1
 80015ee:	9302      	str	r3, [sp, #8]
 80015f0:	f3c0 03c0 	ubfx	r3, r0, #3, #1
 80015f4:	9301      	str	r3, [sp, #4]
 80015f6:	f3c0 0380 	ubfx	r3, r0, #2, #1
 80015fa:	9300      	str	r3, [sp, #0]
 80015fc:	f3c0 0340 	ubfx	r3, r0, #1, #1
 8001600:	f000 0201 	and.w	r2, r0, #1
 8001604:	4995      	ldr	r1, [pc, #596]	; (800185c <printRadioSettings+0x328>)
 8001606:	a807      	add	r0, sp, #28
 8001608:	f005 fa92 	bl	8006b30 <siprintf>
			_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800160c:	a807      	add	r0, sp, #28
 800160e:	f7fe fdff 	bl	8000210 <strlen>
 8001612:	230a      	movs	r3, #10
 8001614:	b282      	uxth	r2, r0
 8001616:	a907      	add	r1, sp, #28
 8001618:	4620      	mov	r0, r4
 800161a:	f003 fad0 	bl	8004bbe <HAL_UART_Transmit>
	//d) Address width
	reg8Val = NRF24_read_register(0x03)&0x03;
 800161e:	2003      	movs	r0, #3
 8001620:	f7ff fcfe 	bl	8001020 <NRF24_read_register>
 8001624:	f000 0203 	and.w	r2, r0, #3
	reg8Val +=2;
	sprintf(uartTxBuf, "SETUP_AW:\r\n		%d bytes \r\n", reg8Val);
 8001628:	3202      	adds	r2, #2
 800162a:	498d      	ldr	r1, [pc, #564]	; (8001860 <printRadioSettings+0x32c>)
 800162c:	a807      	add	r0, sp, #28
 800162e:	f005 fa7f 	bl	8006b30 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001632:	a807      	add	r0, sp, #28
 8001634:	f7fe fdec 	bl	8000210 <strlen>
 8001638:	230a      	movs	r3, #10
 800163a:	b282      	uxth	r2, r0
 800163c:	a907      	add	r1, sp, #28
 800163e:	4620      	mov	r0, r4
 8001640:	f003 fabd 	bl	8004bbe <HAL_UART_Transmit>
	//e) RF channel
	reg8Val = NRF24_read_register(0x05);
 8001644:	2005      	movs	r0, #5
 8001646:	f7ff fceb 	bl	8001020 <NRF24_read_register>
	sprintf(uartTxBuf, "RF_CH:\r\n		%d CH \r\n", reg8Val&0x7F);
 800164a:	f000 027f 	and.w	r2, r0, #127	; 0x7f
 800164e:	4985      	ldr	r1, [pc, #532]	; (8001864 <printRadioSettings+0x330>)
 8001650:	a807      	add	r0, sp, #28
 8001652:	f005 fa6d 	bl	8006b30 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001656:	a807      	add	r0, sp, #28
 8001658:	f7fe fdda 	bl	8000210 <strlen>
 800165c:	230a      	movs	r3, #10
 800165e:	b282      	uxth	r2, r0
 8001660:	a907      	add	r1, sp, #28
 8001662:	4620      	mov	r0, r4
 8001664:	f003 faab 	bl	8004bbe <HAL_UART_Transmit>
	//f) Data rate & RF_PWR
	reg8Val = NRF24_read_register(0x06);
 8001668:	2006      	movs	r0, #6
 800166a:	f7ff fcd9 	bl	8001020 <NRF24_read_register>
 800166e:	4604      	mov	r4, r0
	if(reg8Val & (1 << 3)) sprintf(uartTxBuf, "Data Rate:\r\n		2Mbps \r\n");
 8001670:	f010 0f08 	tst.w	r0, #8
 8001674:	f000 81e5 	beq.w	8001a42 <printRadioSettings+0x50e>
 8001678:	ad07      	add	r5, sp, #28
 800167a:	4e7b      	ldr	r6, [pc, #492]	; (8001868 <printRadioSettings+0x334>)
 800167c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800167e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001680:	e896 0003 	ldmia.w	r6, {r0, r1}
 8001684:	f845 0b04 	str.w	r0, [r5], #4
 8001688:	f825 1b02 	strh.w	r1, [r5], #2
 800168c:	0c09      	lsrs	r1, r1, #16
 800168e:	7029      	strb	r1, [r5, #0]
	else sprintf(uartTxBuf, "Data Rate:\r\n		1Mbps \r\n");
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001690:	a807      	add	r0, sp, #28
 8001692:	f7fe fdbd 	bl	8000210 <strlen>
 8001696:	230a      	movs	r3, #10
 8001698:	b282      	uxth	r2, r0
 800169a:	a907      	add	r1, sp, #28
 800169c:	486c      	ldr	r0, [pc, #432]	; (8001850 <printRadioSettings+0x31c>)
 800169e:	f003 fa8e 	bl	8004bbe <HAL_UART_Transmit>
	reg8Val &= (3 << 1);
	reg8Val = (reg8Val>>1);
 80016a2:	f3c4 0441 	ubfx	r4, r4, #1, #2
	if(reg8Val == 0) sprintf(uartTxBuf, "RF_PWR:\r\n		-18dB \r\n");
 80016a6:	2c00      	cmp	r4, #0
 80016a8:	f000 81d8 	beq.w	8001a5c <printRadioSettings+0x528>
	else if(reg8Val == 1) sprintf(uartTxBuf, "RF_PWR:\r\n		-12dB \r\n");
 80016ac:	2c01      	cmp	r4, #1
 80016ae:	f000 81dc 	beq.w	8001a6a <printRadioSettings+0x536>
	else if(reg8Val == 2) sprintf(uartTxBuf, "RF_PWR:\r\n		-6dB \r\n");
 80016b2:	2c02      	cmp	r4, #2
 80016b4:	f000 81e0 	beq.w	8001a78 <printRadioSettings+0x544>
	else if(reg8Val == 3) sprintf(uartTxBuf, "RF_PWR:\r\n		0dB \r\n");
 80016b8:	2c03      	cmp	r4, #3
 80016ba:	f000 81e7 	beq.w	8001a8c <printRadioSettings+0x558>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80016be:	a807      	add	r0, sp, #28
 80016c0:	f7fe fda6 	bl	8000210 <strlen>
 80016c4:	4c62      	ldr	r4, [pc, #392]	; (8001850 <printRadioSettings+0x31c>)
 80016c6:	230a      	movs	r3, #10
 80016c8:	b282      	uxth	r2, r0
 80016ca:	a907      	add	r1, sp, #28
 80016cc:	4620      	mov	r0, r4
 80016ce:	f003 fa76 	bl	8004bbe <HAL_UART_Transmit>
	//g) RX pipes addresses
	uint8_t pipeAddrs[6];
	NRF24_read_registerN(0x0A, pipeAddrs, 5);
 80016d2:	2205      	movs	r2, #5
 80016d4:	a905      	add	r1, sp, #20
 80016d6:	200a      	movs	r0, #10
 80016d8:	f7ff fcd4 	bl	8001084 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe0 Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 80016dc:	f89d 2018 	ldrb.w	r2, [sp, #24]
 80016e0:	f89d 3017 	ldrb.w	r3, [sp, #23]
 80016e4:	f89d 1016 	ldrb.w	r1, [sp, #22]
 80016e8:	f89d 0015 	ldrb.w	r0, [sp, #21]
 80016ec:	f89d 5014 	ldrb.w	r5, [sp, #20]
 80016f0:	9502      	str	r5, [sp, #8]
 80016f2:	9001      	str	r0, [sp, #4]
 80016f4:	9100      	str	r1, [sp, #0]
 80016f6:	495d      	ldr	r1, [pc, #372]	; (800186c <printRadioSettings+0x338>)
 80016f8:	a807      	add	r0, sp, #28
 80016fa:	f005 fa19 	bl	8006b30 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80016fe:	a807      	add	r0, sp, #28
 8001700:	f7fe fd86 	bl	8000210 <strlen>
 8001704:	230a      	movs	r3, #10
 8001706:	b282      	uxth	r2, r0
 8001708:	a907      	add	r1, sp, #28
 800170a:	4620      	mov	r0, r4
 800170c:	f003 fa57 	bl	8004bbe <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+1, pipeAddrs, 5);
 8001710:	2205      	movs	r2, #5
 8001712:	a905      	add	r1, sp, #20
 8001714:	200b      	movs	r0, #11
 8001716:	f7ff fcb5 	bl	8001084 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe1 Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 800171a:	f89d 2018 	ldrb.w	r2, [sp, #24]
 800171e:	f89d 3017 	ldrb.w	r3, [sp, #23]
 8001722:	f89d 1016 	ldrb.w	r1, [sp, #22]
 8001726:	f89d 0015 	ldrb.w	r0, [sp, #21]
 800172a:	f89d 5014 	ldrb.w	r5, [sp, #20]
 800172e:	9502      	str	r5, [sp, #8]
 8001730:	9001      	str	r0, [sp, #4]
 8001732:	9100      	str	r1, [sp, #0]
 8001734:	494e      	ldr	r1, [pc, #312]	; (8001870 <printRadioSettings+0x33c>)
 8001736:	a807      	add	r0, sp, #28
 8001738:	f005 f9fa 	bl	8006b30 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800173c:	a807      	add	r0, sp, #28
 800173e:	f7fe fd67 	bl	8000210 <strlen>
 8001742:	230a      	movs	r3, #10
 8001744:	b282      	uxth	r2, r0
 8001746:	a907      	add	r1, sp, #28
 8001748:	4620      	mov	r0, r4
 800174a:	f003 fa38 	bl	8004bbe <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+2, pipeAddrs, 1);
 800174e:	2201      	movs	r2, #1
 8001750:	a905      	add	r1, sp, #20
 8001752:	200c      	movs	r0, #12
 8001754:	f7ff fc96 	bl	8001084 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe2 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8001758:	f89d 2014 	ldrb.w	r2, [sp, #20]
 800175c:	4945      	ldr	r1, [pc, #276]	; (8001874 <printRadioSettings+0x340>)
 800175e:	a807      	add	r0, sp, #28
 8001760:	f005 f9e6 	bl	8006b30 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001764:	a807      	add	r0, sp, #28
 8001766:	f7fe fd53 	bl	8000210 <strlen>
 800176a:	230a      	movs	r3, #10
 800176c:	b282      	uxth	r2, r0
 800176e:	a907      	add	r1, sp, #28
 8001770:	4620      	mov	r0, r4
 8001772:	f003 fa24 	bl	8004bbe <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+3, pipeAddrs, 1);
 8001776:	2201      	movs	r2, #1
 8001778:	a905      	add	r1, sp, #20
 800177a:	200d      	movs	r0, #13
 800177c:	f7ff fc82 	bl	8001084 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe3 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8001780:	f89d 2014 	ldrb.w	r2, [sp, #20]
 8001784:	493c      	ldr	r1, [pc, #240]	; (8001878 <printRadioSettings+0x344>)
 8001786:	a807      	add	r0, sp, #28
 8001788:	f005 f9d2 	bl	8006b30 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800178c:	a807      	add	r0, sp, #28
 800178e:	f7fe fd3f 	bl	8000210 <strlen>
 8001792:	230a      	movs	r3, #10
 8001794:	b282      	uxth	r2, r0
 8001796:	a907      	add	r1, sp, #28
 8001798:	4620      	mov	r0, r4
 800179a:	f003 fa10 	bl	8004bbe <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+4, pipeAddrs, 1);
 800179e:	2201      	movs	r2, #1
 80017a0:	a905      	add	r1, sp, #20
 80017a2:	200e      	movs	r0, #14
 80017a4:	f7ff fc6e 	bl	8001084 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe4 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 80017a8:	f89d 2014 	ldrb.w	r2, [sp, #20]
 80017ac:	4933      	ldr	r1, [pc, #204]	; (800187c <printRadioSettings+0x348>)
 80017ae:	a807      	add	r0, sp, #28
 80017b0:	f005 f9be 	bl	8006b30 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80017b4:	a807      	add	r0, sp, #28
 80017b6:	f7fe fd2b 	bl	8000210 <strlen>
 80017ba:	230a      	movs	r3, #10
 80017bc:	b282      	uxth	r2, r0
 80017be:	a907      	add	r1, sp, #28
 80017c0:	4620      	mov	r0, r4
 80017c2:	f003 f9fc 	bl	8004bbe <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+5, pipeAddrs, 1);
 80017c6:	2201      	movs	r2, #1
 80017c8:	a905      	add	r1, sp, #20
 80017ca:	200f      	movs	r0, #15
 80017cc:	f7ff fc5a 	bl	8001084 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe5 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 80017d0:	f89d 2014 	ldrb.w	r2, [sp, #20]
 80017d4:	492a      	ldr	r1, [pc, #168]	; (8001880 <printRadioSettings+0x34c>)
 80017d6:	a807      	add	r0, sp, #28
 80017d8:	f005 f9aa 	bl	8006b30 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80017dc:	a807      	add	r0, sp, #28
 80017de:	f7fe fd17 	bl	8000210 <strlen>
 80017e2:	230a      	movs	r3, #10
 80017e4:	b282      	uxth	r2, r0
 80017e6:	a907      	add	r1, sp, #28
 80017e8:	4620      	mov	r0, r4
 80017ea:	f003 f9e8 	bl	8004bbe <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+6, pipeAddrs, 5);
 80017ee:	2205      	movs	r2, #5
 80017f0:	a905      	add	r1, sp, #20
 80017f2:	2010      	movs	r0, #16
 80017f4:	f7ff fc46 	bl	8001084 <NRF24_read_registerN>
	sprintf(uartTxBuf, "TX Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 80017f8:	f89d 2018 	ldrb.w	r2, [sp, #24]
 80017fc:	f89d 3017 	ldrb.w	r3, [sp, #23]
 8001800:	f89d 1016 	ldrb.w	r1, [sp, #22]
 8001804:	f89d 0015 	ldrb.w	r0, [sp, #21]
 8001808:	f89d 5014 	ldrb.w	r5, [sp, #20]
 800180c:	9502      	str	r5, [sp, #8]
 800180e:	9001      	str	r0, [sp, #4]
 8001810:	9100      	str	r1, [sp, #0]
 8001812:	491c      	ldr	r1, [pc, #112]	; (8001884 <printRadioSettings+0x350>)
 8001814:	a807      	add	r0, sp, #28
 8001816:	f005 f98b 	bl	8006b30 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800181a:	a807      	add	r0, sp, #28
 800181c:	f7fe fcf8 	bl	8000210 <strlen>
 8001820:	230a      	movs	r3, #10
 8001822:	b282      	uxth	r2, r0
 8001824:	a907      	add	r1, sp, #28
 8001826:	4620      	mov	r0, r4
 8001828:	f003 f9c9 	bl	8004bbe <HAL_UART_Transmit>

	//h) RX PW (Payload Width 0 - 32)
	reg8Val = NRF24_read_register(0x11);
 800182c:	2011      	movs	r0, #17
 800182e:	f7ff fbf7 	bl	8001020 <NRF24_read_register>
	sprintf(uartTxBuf, "RX_PW_P0:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8001832:	f000 023f 	and.w	r2, r0, #63	; 0x3f
 8001836:	4914      	ldr	r1, [pc, #80]	; (8001888 <printRadioSettings+0x354>)
 8001838:	a807      	add	r0, sp, #28
 800183a:	f005 f979 	bl	8006b30 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800183e:	a807      	add	r0, sp, #28
 8001840:	f7fe fce6 	bl	8000210 <strlen>
 8001844:	230a      	movs	r3, #10
 8001846:	b282      	uxth	r2, r0
 8001848:	e020      	b.n	800188c <printRadioSettings+0x358>
 800184a:	bf00      	nop
 800184c:	08009918 	.word	0x08009918
 8001850:	2000020c 	.word	0x2000020c
 8001854:	0800994c 	.word	0x0800994c
 8001858:	08009998 	.word	0x08009998
 800185c:	080099dc 	.word	0x080099dc
 8001860:	08009a28 	.word	0x08009a28
 8001864:	08009a44 	.word	0x08009a44
 8001868:	08009a58 	.word	0x08009a58
 800186c:	08009ad8 	.word	0x08009ad8
 8001870:	08009b08 	.word	0x08009b08
 8001874:	08009b38 	.word	0x08009b38
 8001878:	08009b60 	.word	0x08009b60
 800187c:	08009b88 	.word	0x08009b88
 8001880:	08009bb0 	.word	0x08009bb0
 8001884:	08009bd8 	.word	0x08009bd8
 8001888:	08009c04 	.word	0x08009c04
 800188c:	a907      	add	r1, sp, #28
 800188e:	4620      	mov	r0, r4
 8001890:	f003 f995 	bl	8004bbe <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x11+1);
 8001894:	2012      	movs	r0, #18
 8001896:	f7ff fbc3 	bl	8001020 <NRF24_read_register>
	sprintf(uartTxBuf, "RX_PW_P1:\r\n		%d bytes \r\n", reg8Val&0x3F);
 800189a:	f000 023f 	and.w	r2, r0, #63	; 0x3f
 800189e:	498a      	ldr	r1, [pc, #552]	; (8001ac8 <printRadioSettings+0x594>)
 80018a0:	a807      	add	r0, sp, #28
 80018a2:	f005 f945 	bl	8006b30 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80018a6:	a807      	add	r0, sp, #28
 80018a8:	f7fe fcb2 	bl	8000210 <strlen>
 80018ac:	230a      	movs	r3, #10
 80018ae:	b282      	uxth	r2, r0
 80018b0:	a907      	add	r1, sp, #28
 80018b2:	4620      	mov	r0, r4
 80018b4:	f003 f983 	bl	8004bbe <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x11+2);
 80018b8:	2013      	movs	r0, #19
 80018ba:	f7ff fbb1 	bl	8001020 <NRF24_read_register>
	sprintf(uartTxBuf, "RX_PW_P2:\r\n		%d bytes \r\n", reg8Val&0x3F);
 80018be:	f000 023f 	and.w	r2, r0, #63	; 0x3f
 80018c2:	4982      	ldr	r1, [pc, #520]	; (8001acc <printRadioSettings+0x598>)
 80018c4:	a807      	add	r0, sp, #28
 80018c6:	f005 f933 	bl	8006b30 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80018ca:	a807      	add	r0, sp, #28
 80018cc:	f7fe fca0 	bl	8000210 <strlen>
 80018d0:	230a      	movs	r3, #10
 80018d2:	b282      	uxth	r2, r0
 80018d4:	a907      	add	r1, sp, #28
 80018d6:	4620      	mov	r0, r4
 80018d8:	f003 f971 	bl	8004bbe <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x11+3);
 80018dc:	2014      	movs	r0, #20
 80018de:	f7ff fb9f 	bl	8001020 <NRF24_read_register>
	sprintf(uartTxBuf, "RX_PW_P3:\r\n		%d bytes \r\n", reg8Val&0x3F);
 80018e2:	f000 023f 	and.w	r2, r0, #63	; 0x3f
 80018e6:	497a      	ldr	r1, [pc, #488]	; (8001ad0 <printRadioSettings+0x59c>)
 80018e8:	a807      	add	r0, sp, #28
 80018ea:	f005 f921 	bl	8006b30 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80018ee:	a807      	add	r0, sp, #28
 80018f0:	f7fe fc8e 	bl	8000210 <strlen>
 80018f4:	230a      	movs	r3, #10
 80018f6:	b282      	uxth	r2, r0
 80018f8:	a907      	add	r1, sp, #28
 80018fa:	4620      	mov	r0, r4
 80018fc:	f003 f95f 	bl	8004bbe <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x11+4);
 8001900:	2015      	movs	r0, #21
 8001902:	f7ff fb8d 	bl	8001020 <NRF24_read_register>
	sprintf(uartTxBuf, "RX_PW_P4:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8001906:	f000 023f 	and.w	r2, r0, #63	; 0x3f
 800190a:	4972      	ldr	r1, [pc, #456]	; (8001ad4 <printRadioSettings+0x5a0>)
 800190c:	a807      	add	r0, sp, #28
 800190e:	f005 f90f 	bl	8006b30 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001912:	a807      	add	r0, sp, #28
 8001914:	f7fe fc7c 	bl	8000210 <strlen>
 8001918:	230a      	movs	r3, #10
 800191a:	b282      	uxth	r2, r0
 800191c:	a907      	add	r1, sp, #28
 800191e:	4620      	mov	r0, r4
 8001920:	f003 f94d 	bl	8004bbe <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x11+5);
 8001924:	2016      	movs	r0, #22
 8001926:	f7ff fb7b 	bl	8001020 <NRF24_read_register>
	sprintf(uartTxBuf, "RX_PW_P5:\r\n		%d bytes \r\n", reg8Val&0x3F);
 800192a:	f000 023f 	and.w	r2, r0, #63	; 0x3f
 800192e:	496a      	ldr	r1, [pc, #424]	; (8001ad8 <printRadioSettings+0x5a4>)
 8001930:	a807      	add	r0, sp, #28
 8001932:	f005 f8fd 	bl	8006b30 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001936:	a807      	add	r0, sp, #28
 8001938:	f7fe fc6a 	bl	8000210 <strlen>
 800193c:	230a      	movs	r3, #10
 800193e:	b282      	uxth	r2, r0
 8001940:	a907      	add	r1, sp, #28
 8001942:	4620      	mov	r0, r4
 8001944:	f003 f93b 	bl	8004bbe <HAL_UART_Transmit>

	//i) Dynamic payload enable for each pipe
	reg8Val = NRF24_read_register(0x1c);
 8001948:	201c      	movs	r0, #28
 800194a:	f7ff fb69 	bl	8001020 <NRF24_read_register>
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 800194e:	f3c0 1340 	ubfx	r3, r0, #5, #1
 8001952:	9303      	str	r3, [sp, #12]
 8001954:	f3c0 1300 	ubfx	r3, r0, #4, #1
 8001958:	9302      	str	r3, [sp, #8]
 800195a:	f3c0 03c0 	ubfx	r3, r0, #3, #1
 800195e:	9301      	str	r3, [sp, #4]
 8001960:	f3c0 0380 	ubfx	r3, r0, #2, #1
 8001964:	9300      	str	r3, [sp, #0]
 8001966:	f3c0 0340 	ubfx	r3, r0, #1, #1
 800196a:	f000 0201 	and.w	r2, r0, #1
 800196e:	495b      	ldr	r1, [pc, #364]	; (8001adc <printRadioSettings+0x5a8>)
 8001970:	a807      	add	r0, sp, #28
 8001972:	f005 f8dd 	bl	8006b30 <siprintf>
			_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001976:	a807      	add	r0, sp, #28
 8001978:	f7fe fc4a 	bl	8000210 <strlen>
 800197c:	230a      	movs	r3, #10
 800197e:	b282      	uxth	r2, r0
 8001980:	a907      	add	r1, sp, #28
 8001982:	4620      	mov	r0, r4
 8001984:	f003 f91b 	bl	8004bbe <HAL_UART_Transmit>

	//j) EN_DPL (is Dynamic payload feature enabled ?)
	reg8Val = NRF24_read_register(0x1d);
 8001988:	201d      	movs	r0, #29
 800198a:	f7ff fb49 	bl	8001020 <NRF24_read_register>
 800198e:	4606      	mov	r6, r0
	if(reg8Val&(1<<2)) sprintf(uartTxBuf, "EN_DPL:\r\n		Enabled \r\n");
 8001990:	f010 0f04 	tst.w	r0, #4
 8001994:	f000 8081 	beq.w	8001a9a <printRadioSettings+0x566>
 8001998:	ac07      	add	r4, sp, #28
 800199a:	4d51      	ldr	r5, [pc, #324]	; (8001ae0 <printRadioSettings+0x5ac>)
 800199c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800199e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019a0:	e895 0003 	ldmia.w	r5, {r0, r1}
 80019a4:	f844 0b04 	str.w	r0, [r4], #4
 80019a8:	8021      	strh	r1, [r4, #0]
	else sprintf(uartTxBuf, "EN_DPL:\r\n		Disabled \r\n");
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80019aa:	a807      	add	r0, sp, #28
 80019ac:	f7fe fc30 	bl	8000210 <strlen>
 80019b0:	230a      	movs	r3, #10
 80019b2:	b282      	uxth	r2, r0
 80019b4:	a907      	add	r1, sp, #28
 80019b6:	484b      	ldr	r0, [pc, #300]	; (8001ae4 <printRadioSettings+0x5b0>)
 80019b8:	f003 f901 	bl	8004bbe <HAL_UART_Transmit>

	//k) EN_ACK_PAY
	if(reg8Val&(1<<1)) sprintf(uartTxBuf, "EN_ACK_PAY:\r\n		Enabled \r\n");
 80019bc:	f016 0f02 	tst.w	r6, #2
 80019c0:	d178      	bne.n	8001ab4 <printRadioSettings+0x580>
	else sprintf(uartTxBuf, "EN_ACK_PAY:\r\n		Disabled \r\n");
 80019c2:	ac07      	add	r4, sp, #28
 80019c4:	4d48      	ldr	r5, [pc, #288]	; (8001ae8 <printRadioSettings+0x5b4>)
 80019c6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019c8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019ca:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80019ce:	c403      	stmia	r4!, {r0, r1}
 80019d0:	f824 2b02 	strh.w	r2, [r4], #2
 80019d4:	0c12      	lsrs	r2, r2, #16
 80019d6:	7022      	strb	r2, [r4, #0]
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80019d8:	a807      	add	r0, sp, #28
 80019da:	f7fe fc19 	bl	8000210 <strlen>
 80019de:	4e41      	ldr	r6, [pc, #260]	; (8001ae4 <printRadioSettings+0x5b0>)
 80019e0:	230a      	movs	r3, #10
 80019e2:	b282      	uxth	r2, r0
 80019e4:	a907      	add	r1, sp, #28
 80019e6:	4630      	mov	r0, r6
 80019e8:	f003 f8e9 	bl	8004bbe <HAL_UART_Transmit>


	sprintf(uartTxBuf, "\r\n**********************************************\r\n");
 80019ec:	ac07      	add	r4, sp, #28
 80019ee:	4d3f      	ldr	r5, [pc, #252]	; (8001aec <printRadioSettings+0x5b8>)
 80019f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019f8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019fc:	682b      	ldr	r3, [r5, #0]
 80019fe:	f824 3b02 	strh.w	r3, [r4], #2
 8001a02:	0c1b      	lsrs	r3, r3, #16
 8001a04:	7023      	strb	r3, [r4, #0]
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001a06:	a807      	add	r0, sp, #28
 8001a08:	f7fe fc02 	bl	8000210 <strlen>
 8001a0c:	230a      	movs	r3, #10
 8001a0e:	b282      	uxth	r2, r0
 8001a10:	a907      	add	r1, sp, #28
 8001a12:	4630      	mov	r0, r6
 8001a14:	f003 f8d3 	bl	8004bbe <HAL_UART_Transmit>
}
 8001a18:	b020      	add	sp, #128	; 0x80
 8001a1a:	bd70      	pop	{r4, r5, r6, pc}
		else sprintf(uartTxBuf, "CRC:\r\n		Enabled, 1 Byte \r\n");
 8001a1c:	ac07      	add	r4, sp, #28
 8001a1e:	4d34      	ldr	r5, [pc, #208]	; (8001af0 <printRadioSettings+0x5bc>)
 8001a20:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a22:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a24:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001a28:	c403      	stmia	r4!, {r0, r1}
 8001a2a:	f824 2b02 	strh.w	r2, [r4], #2
 8001a2e:	0c12      	lsrs	r2, r2, #16
 8001a30:	7022      	strb	r2, [r4, #0]
 8001a32:	e5aa      	b.n	800158a <printRadioSettings+0x56>
		sprintf(uartTxBuf, "CRC:\r\n		Disabled \r\n");
 8001a34:	ac07      	add	r4, sp, #28
 8001a36:	4d2f      	ldr	r5, [pc, #188]	; (8001af4 <printRadioSettings+0x5c0>)
 8001a38:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a3a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a3c:	682b      	ldr	r3, [r5, #0]
 8001a3e:	6023      	str	r3, [r4, #0]
 8001a40:	e5a3      	b.n	800158a <printRadioSettings+0x56>
	else sprintf(uartTxBuf, "Data Rate:\r\n		1Mbps \r\n");
 8001a42:	ad07      	add	r5, sp, #28
 8001a44:	4e2c      	ldr	r6, [pc, #176]	; (8001af8 <printRadioSettings+0x5c4>)
 8001a46:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001a48:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a4a:	e896 0003 	ldmia.w	r6, {r0, r1}
 8001a4e:	f845 0b04 	str.w	r0, [r5], #4
 8001a52:	f825 1b02 	strh.w	r1, [r5], #2
 8001a56:	0c09      	lsrs	r1, r1, #16
 8001a58:	7029      	strb	r1, [r5, #0]
 8001a5a:	e619      	b.n	8001690 <printRadioSettings+0x15c>
	if(reg8Val == 0) sprintf(uartTxBuf, "RF_PWR:\r\n		-18dB \r\n");
 8001a5c:	ac07      	add	r4, sp, #28
 8001a5e:	4d27      	ldr	r5, [pc, #156]	; (8001afc <printRadioSettings+0x5c8>)
 8001a60:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a62:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a64:	682b      	ldr	r3, [r5, #0]
 8001a66:	6023      	str	r3, [r4, #0]
 8001a68:	e629      	b.n	80016be <printRadioSettings+0x18a>
	else if(reg8Val == 1) sprintf(uartTxBuf, "RF_PWR:\r\n		-12dB \r\n");
 8001a6a:	ac07      	add	r4, sp, #28
 8001a6c:	4d24      	ldr	r5, [pc, #144]	; (8001b00 <printRadioSettings+0x5cc>)
 8001a6e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a70:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a72:	682b      	ldr	r3, [r5, #0]
 8001a74:	6023      	str	r3, [r4, #0]
 8001a76:	e622      	b.n	80016be <printRadioSettings+0x18a>
	else if(reg8Val == 2) sprintf(uartTxBuf, "RF_PWR:\r\n		-6dB \r\n");
 8001a78:	ac07      	add	r4, sp, #28
 8001a7a:	4d22      	ldr	r5, [pc, #136]	; (8001b04 <printRadioSettings+0x5d0>)
 8001a7c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a7e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a80:	682b      	ldr	r3, [r5, #0]
 8001a82:	f824 3b02 	strh.w	r3, [r4], #2
 8001a86:	0c1b      	lsrs	r3, r3, #16
 8001a88:	7023      	strb	r3, [r4, #0]
 8001a8a:	e618      	b.n	80016be <printRadioSettings+0x18a>
	else if(reg8Val == 3) sprintf(uartTxBuf, "RF_PWR:\r\n		0dB \r\n");
 8001a8c:	ac07      	add	r4, sp, #28
 8001a8e:	4d1e      	ldr	r5, [pc, #120]	; (8001b08 <printRadioSettings+0x5d4>)
 8001a90:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a92:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a94:	682b      	ldr	r3, [r5, #0]
 8001a96:	8023      	strh	r3, [r4, #0]
 8001a98:	e611      	b.n	80016be <printRadioSettings+0x18a>
	else sprintf(uartTxBuf, "EN_DPL:\r\n		Disabled \r\n");
 8001a9a:	ac07      	add	r4, sp, #28
 8001a9c:	4d1b      	ldr	r5, [pc, #108]	; (8001b0c <printRadioSettings+0x5d8>)
 8001a9e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001aa0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001aa2:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001aa6:	f844 0b04 	str.w	r0, [r4], #4
 8001aaa:	f824 1b02 	strh.w	r1, [r4], #2
 8001aae:	0c09      	lsrs	r1, r1, #16
 8001ab0:	7021      	strb	r1, [r4, #0]
 8001ab2:	e77a      	b.n	80019aa <printRadioSettings+0x476>
	if(reg8Val&(1<<1)) sprintf(uartTxBuf, "EN_ACK_PAY:\r\n		Enabled \r\n");
 8001ab4:	ac07      	add	r4, sp, #28
 8001ab6:	4d16      	ldr	r5, [pc, #88]	; (8001b10 <printRadioSettings+0x5dc>)
 8001ab8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001aba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001abc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001ac0:	c403      	stmia	r4!, {r0, r1}
 8001ac2:	8022      	strh	r2, [r4, #0]
 8001ac4:	e788      	b.n	80019d8 <printRadioSettings+0x4a4>
 8001ac6:	bf00      	nop
 8001ac8:	08009c20 	.word	0x08009c20
 8001acc:	08009c3c 	.word	0x08009c3c
 8001ad0:	08009c58 	.word	0x08009c58
 8001ad4:	08009c74 	.word	0x08009c74
 8001ad8:	08009c90 	.word	0x08009c90
 8001adc:	08009cac 	.word	0x08009cac
 8001ae0:	08009cf8 	.word	0x08009cf8
 8001ae4:	2000020c 	.word	0x2000020c
 8001ae8:	08009d44 	.word	0x08009d44
 8001aec:	08009918 	.word	0x08009918
 8001af0:	08009968 	.word	0x08009968
 8001af4:	08009984 	.word	0x08009984
 8001af8:	08009a70 	.word	0x08009a70
 8001afc:	08009a88 	.word	0x08009a88
 8001b00:	08009a9c 	.word	0x08009a9c
 8001b04:	08009ab0 	.word	0x08009ab0
 8001b08:	08009ac4 	.word	0x08009ac4
 8001b0c:	08009d10 	.word	0x08009d10
 8001b10:	08009d28 	.word	0x08009d28

08001b14 <nrf24_DebugUART_Init>:
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
}

//4. Init Variables
void nrf24_DebugUART_Init(UART_HandleTypeDef nrf24Uart)
{
 8001b14:	b084      	sub	sp, #16
 8001b16:	b508      	push	{r3, lr}
 8001b18:	f10d 0c08 	add.w	ip, sp, #8
 8001b1c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	memcpy(&nrf24_huart, &nrf24Uart, sizeof(nrf24Uart));
 8001b20:	2280      	movs	r2, #128	; 0x80
 8001b22:	4661      	mov	r1, ip
 8001b24:	4803      	ldr	r0, [pc, #12]	; (8001b34 <nrf24_DebugUART_Init+0x20>)
 8001b26:	f004 f9ab 	bl	8005e80 <memcpy>
}
 8001b2a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8001b2e:	b004      	add	sp, #16
 8001b30:	4770      	bx	lr
 8001b32:	bf00      	nop
 8001b34:	2000020c 	.word	0x2000020c

08001b38 <HAL_SPI_TxCpltCallback>:




void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi){
	SPI_TxCplt = 1;
 8001b38:	4b01      	ldr	r3, [pc, #4]	; (8001b40 <HAL_SPI_TxCpltCallback+0x8>)
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	701a      	strb	r2, [r3, #0]
}
 8001b3e:	4770      	bx	lr
 8001b40:	20000201 	.word	0x20000201

08001b44 <HAL_SPI_RxCpltCallback>:



void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi){
	SPI_RxCplt = 1;
 8001b44:	4b01      	ldr	r3, [pc, #4]	; (8001b4c <HAL_SPI_RxCpltCallback+0x8>)
 8001b46:	2201      	movs	r2, #1
 8001b48:	701a      	strb	r2, [r3, #0]
}
 8001b4a:	4770      	bx	lr
 8001b4c:	20000200 	.word	0x20000200

08001b50 <DWT_Init>:
 * You might need to enable access to DWT registers on Cortex-M7
 *   DWT->LAR = 0xC5ACCE55
 */
void DWT_Init(void)
{
        CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8001b50:	4a07      	ldr	r2, [pc, #28]	; (8001b70 <DWT_Init+0x20>)
 8001b52:	68d3      	ldr	r3, [r2, #12]
 8001b54:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001b58:	60d3      	str	r3, [r2, #12]
        DWT->LAR = 0xC5ACCE55;
 8001b5a:	4b06      	ldr	r3, [pc, #24]	; (8001b74 <DWT_Init+0x24>)
 8001b5c:	4a06      	ldr	r2, [pc, #24]	; (8001b78 <DWT_Init+0x28>)
 8001b5e:	f8c3 2fb0 	str.w	r2, [r3, #4016]	; 0xfb0
        DWT->CYCCNT = 0;
 8001b62:	2200      	movs	r2, #0
 8001b64:	605a      	str	r2, [r3, #4]
        DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8001b66:	681a      	ldr	r2, [r3, #0]
 8001b68:	f042 0201 	orr.w	r2, r2, #1
 8001b6c:	601a      	str	r2, [r3, #0]

}
 8001b6e:	4770      	bx	lr
 8001b70:	e000edf0 	.word	0xe000edf0
 8001b74:	e0001000 	.word	0xe0001000
 8001b78:	c5acce55 	.word	0xc5acce55

08001b7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b7c:	b510      	push	{r4, lr}
 8001b7e:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b80:	4b0e      	ldr	r3, [pc, #56]	; (8001bbc <HAL_InitTick+0x40>)
 8001b82:	7818      	ldrb	r0, [r3, #0]
 8001b84:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b88:	fbb3 f3f0 	udiv	r3, r3, r0
 8001b8c:	4a0c      	ldr	r2, [pc, #48]	; (8001bc0 <HAL_InitTick+0x44>)
 8001b8e:	6810      	ldr	r0, [r2, #0]
 8001b90:	fbb0 f0f3 	udiv	r0, r0, r3
 8001b94:	f000 fb78 	bl	8002288 <HAL_SYSTICK_Config>
 8001b98:	b968      	cbnz	r0, 8001bb6 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b9a:	2c0f      	cmp	r4, #15
 8001b9c:	d901      	bls.n	8001ba2 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8001b9e:	2001      	movs	r0, #1
 8001ba0:	e00a      	b.n	8001bb8 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	4621      	mov	r1, r4
 8001ba6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001baa:	f000 fb2d 	bl	8002208 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001bae:	4b05      	ldr	r3, [pc, #20]	; (8001bc4 <HAL_InitTick+0x48>)
 8001bb0:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001bb2:	2000      	movs	r0, #0
 8001bb4:	e000      	b.n	8001bb8 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8001bb6:	2001      	movs	r0, #1
}
 8001bb8:	bd10      	pop	{r4, pc}
 8001bba:	bf00      	nop
 8001bbc:	20000000 	.word	0x20000000
 8001bc0:	20000010 	.word	0x20000010
 8001bc4:	20000004 	.word	0x20000004

08001bc8 <HAL_Init>:
{
 8001bc8:	b508      	push	{r3, lr}
   __HAL_FLASH_ART_ENABLE();
 8001bca:	4a07      	ldr	r2, [pc, #28]	; (8001be8 <HAL_Init+0x20>)
 8001bcc:	6813      	ldr	r3, [r2, #0]
 8001bce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001bd2:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bd4:	2003      	movs	r0, #3
 8001bd6:	f000 fb05 	bl	80021e4 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bda:	2000      	movs	r0, #0
 8001bdc:	f7ff ffce 	bl	8001b7c <HAL_InitTick>
  HAL_MspInit();
 8001be0:	f003 fe2e 	bl	8005840 <HAL_MspInit>
}
 8001be4:	2000      	movs	r0, #0
 8001be6:	bd08      	pop	{r3, pc}
 8001be8:	40023c00 	.word	0x40023c00

08001bec <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001bec:	4a03      	ldr	r2, [pc, #12]	; (8001bfc <HAL_IncTick+0x10>)
 8001bee:	6811      	ldr	r1, [r2, #0]
 8001bf0:	4b03      	ldr	r3, [pc, #12]	; (8001c00 <HAL_IncTick+0x14>)
 8001bf2:	781b      	ldrb	r3, [r3, #0]
 8001bf4:	440b      	add	r3, r1
 8001bf6:	6013      	str	r3, [r2, #0]
}
 8001bf8:	4770      	bx	lr
 8001bfa:	bf00      	nop
 8001bfc:	20000318 	.word	0x20000318
 8001c00:	20000000 	.word	0x20000000

08001c04 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001c04:	4b01      	ldr	r3, [pc, #4]	; (8001c0c <HAL_GetTick+0x8>)
 8001c06:	6818      	ldr	r0, [r3, #0]
}
 8001c08:	4770      	bx	lr
 8001c0a:	bf00      	nop
 8001c0c:	20000318 	.word	0x20000318

08001c10 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c10:	b538      	push	{r3, r4, r5, lr}
 8001c12:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001c14:	f7ff fff6 	bl	8001c04 <HAL_GetTick>
 8001c18:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c1a:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 8001c1e:	d002      	beq.n	8001c26 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c20:	4b04      	ldr	r3, [pc, #16]	; (8001c34 <HAL_Delay+0x24>)
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c26:	f7ff ffed 	bl	8001c04 <HAL_GetTick>
 8001c2a:	1b40      	subs	r0, r0, r5
 8001c2c:	42a0      	cmp	r0, r4
 8001c2e:	d3fa      	bcc.n	8001c26 <HAL_Delay+0x16>
  {
  }
}
 8001c30:	bd38      	pop	{r3, r4, r5, pc}
 8001c32:	bf00      	nop
 8001c34:	20000000 	.word	0x20000000

08001c38 <ADC_Init>:
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8001c38:	4b4a      	ldr	r3, [pc, #296]	; (8001d64 <ADC_Init+0x12c>)
 8001c3a:	685a      	ldr	r2, [r3, #4]
 8001c3c:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8001c40:	605a      	str	r2, [r3, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8001c42:	685a      	ldr	r2, [r3, #4]
 8001c44:	6841      	ldr	r1, [r0, #4]
 8001c46:	430a      	orrs	r2, r1
 8001c48:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001c4a:	6802      	ldr	r2, [r0, #0]
 8001c4c:	6853      	ldr	r3, [r2, #4]
 8001c4e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001c52:	6053      	str	r3, [r2, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001c54:	6802      	ldr	r2, [r0, #0]
 8001c56:	6853      	ldr	r3, [r2, #4]
 8001c58:	6901      	ldr	r1, [r0, #16]
 8001c5a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001c5e:	6053      	str	r3, [r2, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001c60:	6802      	ldr	r2, [r0, #0]
 8001c62:	6853      	ldr	r3, [r2, #4]
 8001c64:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8001c68:	6053      	str	r3, [r2, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001c6a:	6802      	ldr	r2, [r0, #0]
 8001c6c:	6853      	ldr	r3, [r2, #4]
 8001c6e:	6881      	ldr	r1, [r0, #8]
 8001c70:	430b      	orrs	r3, r1
 8001c72:	6053      	str	r3, [r2, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001c74:	6802      	ldr	r2, [r0, #0]
 8001c76:	6893      	ldr	r3, [r2, #8]
 8001c78:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001c7c:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001c7e:	6802      	ldr	r2, [r0, #0]
 8001c80:	6893      	ldr	r3, [r2, #8]
 8001c82:	68c1      	ldr	r1, [r0, #12]
 8001c84:	430b      	orrs	r3, r1
 8001c86:	6093      	str	r3, [r2, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001c88:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8001c8a:	4b37      	ldr	r3, [pc, #220]	; (8001d68 <ADC_Init+0x130>)
 8001c8c:	429a      	cmp	r2, r3
 8001c8e:	d04b      	beq.n	8001d28 <ADC_Init+0xf0>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001c90:	6802      	ldr	r2, [r0, #0]
 8001c92:	6893      	ldr	r3, [r2, #8]
 8001c94:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8001c98:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001c9a:	6802      	ldr	r2, [r0, #0]
 8001c9c:	6893      	ldr	r3, [r2, #8]
 8001c9e:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8001ca0:	430b      	orrs	r3, r1
 8001ca2:	6093      	str	r3, [r2, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001ca4:	6802      	ldr	r2, [r0, #0]
 8001ca6:	6893      	ldr	r3, [r2, #8]
 8001ca8:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8001cac:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001cae:	6802      	ldr	r2, [r0, #0]
 8001cb0:	6893      	ldr	r3, [r2, #8]
 8001cb2:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8001cb4:	430b      	orrs	r3, r1
 8001cb6:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001cb8:	6802      	ldr	r2, [r0, #0]
 8001cba:	6893      	ldr	r3, [r2, #8]
 8001cbc:	f023 0302 	bic.w	r3, r3, #2
 8001cc0:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001cc2:	6802      	ldr	r2, [r0, #0]
 8001cc4:	6893      	ldr	r3, [r2, #8]
 8001cc6:	6981      	ldr	r1, [r0, #24]
 8001cc8:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 8001ccc:	6093      	str	r3, [r2, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001cce:	f890 3020 	ldrb.w	r3, [r0, #32]
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d133      	bne.n	8001d3e <ADC_Init+0x106>
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001cd6:	6802      	ldr	r2, [r0, #0]
 8001cd8:	6853      	ldr	r3, [r2, #4]
 8001cda:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001cde:	6053      	str	r3, [r2, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001ce0:	6802      	ldr	r2, [r0, #0]
 8001ce2:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001ce4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8001ce8:	62d3      	str	r3, [r2, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001cea:	6801      	ldr	r1, [r0, #0]
 8001cec:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 8001cee:	69c2      	ldr	r2, [r0, #28]
 8001cf0:	3a01      	subs	r2, #1
 8001cf2:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8001cf6:	62cb      	str	r3, [r1, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001cf8:	6802      	ldr	r2, [r0, #0]
 8001cfa:	6893      	ldr	r3, [r2, #8]
 8001cfc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001d00:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001d02:	6802      	ldr	r2, [r0, #0]
 8001d04:	6893      	ldr	r3, [r2, #8]
 8001d06:	f890 1030 	ldrb.w	r1, [r0, #48]	; 0x30
 8001d0a:	ea43 2341 	orr.w	r3, r3, r1, lsl #9
 8001d0e:	6093      	str	r3, [r2, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001d10:	6802      	ldr	r2, [r0, #0]
 8001d12:	6893      	ldr	r3, [r2, #8]
 8001d14:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001d18:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001d1a:	6802      	ldr	r2, [r0, #0]
 8001d1c:	6893      	ldr	r3, [r2, #8]
 8001d1e:	6941      	ldr	r1, [r0, #20]
 8001d20:	ea43 2381 	orr.w	r3, r3, r1, lsl #10
 8001d24:	6093      	str	r3, [r2, #8]
}
 8001d26:	4770      	bx	lr
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001d28:	6802      	ldr	r2, [r0, #0]
 8001d2a:	6893      	ldr	r3, [r2, #8]
 8001d2c:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8001d30:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001d32:	6802      	ldr	r2, [r0, #0]
 8001d34:	6893      	ldr	r3, [r2, #8]
 8001d36:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8001d3a:	6093      	str	r3, [r2, #8]
 8001d3c:	e7bc      	b.n	8001cb8 <ADC_Init+0x80>
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001d3e:	6802      	ldr	r2, [r0, #0]
 8001d40:	6853      	ldr	r3, [r2, #4]
 8001d42:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001d46:	6053      	str	r3, [r2, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001d48:	6802      	ldr	r2, [r0, #0]
 8001d4a:	6853      	ldr	r3, [r2, #4]
 8001d4c:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001d50:	6053      	str	r3, [r2, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001d52:	6801      	ldr	r1, [r0, #0]
 8001d54:	684b      	ldr	r3, [r1, #4]
 8001d56:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8001d58:	3a01      	subs	r2, #1
 8001d5a:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
 8001d5e:	604b      	str	r3, [r1, #4]
 8001d60:	e7be      	b.n	8001ce0 <ADC_Init+0xa8>
 8001d62:	bf00      	nop
 8001d64:	40012300 	.word	0x40012300
 8001d68:	0f000001 	.word	0x0f000001

08001d6c <HAL_ADC_Init>:
  if(hadc == NULL)
 8001d6c:	b328      	cbz	r0, 8001dba <HAL_ADC_Init+0x4e>
{
 8001d6e:	b510      	push	{r4, lr}
 8001d70:	4604      	mov	r4, r0
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001d72:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001d74:	b143      	cbz	r3, 8001d88 <HAL_ADC_Init+0x1c>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001d76:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001d78:	f013 0f10 	tst.w	r3, #16
 8001d7c:	d00b      	beq.n	8001d96 <HAL_ADC_Init+0x2a>
    tmp_hal_status = HAL_ERROR;
 8001d7e:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8001d80:	2300      	movs	r3, #0
 8001d82:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8001d86:	bd10      	pop	{r4, pc}
    HAL_ADC_MspInit(hadc);
 8001d88:	f003 fd72 	bl	8005870 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	6463      	str	r3, [r4, #68]	; 0x44
    hadc->Lock = HAL_UNLOCKED;
 8001d90:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 8001d94:	e7ef      	b.n	8001d76 <HAL_ADC_Init+0xa>
    ADC_STATE_CLR_SET(hadc->State,
 8001d96:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001d98:	4b09      	ldr	r3, [pc, #36]	; (8001dc0 <HAL_ADC_Init+0x54>)
 8001d9a:	4013      	ands	r3, r2
 8001d9c:	f043 0302 	orr.w	r3, r3, #2
 8001da0:	6423      	str	r3, [r4, #64]	; 0x40
    ADC_Init(hadc);
 8001da2:	4620      	mov	r0, r4
 8001da4:	f7ff ff48 	bl	8001c38 <ADC_Init>
    ADC_CLEAR_ERRORCODE(hadc);
 8001da8:	2000      	movs	r0, #0
 8001daa:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8001dac:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001dae:	f023 0303 	bic.w	r3, r3, #3
 8001db2:	f043 0301 	orr.w	r3, r3, #1
 8001db6:	6423      	str	r3, [r4, #64]	; 0x40
 8001db8:	e7e2      	b.n	8001d80 <HAL_ADC_Init+0x14>
    return HAL_ERROR;
 8001dba:	2001      	movs	r0, #1
}
 8001dbc:	4770      	bx	lr
 8001dbe:	bf00      	nop
 8001dc0:	ffffeefd 	.word	0xffffeefd

08001dc4 <HAL_ADC_Start>:
{
 8001dc4:	b082      	sub	sp, #8
  __IO uint32_t counter = 0;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8001dca:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001dce:	2b01      	cmp	r3, #1
 8001dd0:	d073      	beq.n	8001eba <HAL_ADC_Start+0xf6>
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001dd8:	6803      	ldr	r3, [r0, #0]
 8001dda:	689a      	ldr	r2, [r3, #8]
 8001ddc:	f012 0f01 	tst.w	r2, #1
 8001de0:	d113      	bne.n	8001e0a <HAL_ADC_Start+0x46>
    __HAL_ADC_ENABLE(hadc);
 8001de2:	689a      	ldr	r2, [r3, #8]
 8001de4:	f042 0201 	orr.w	r2, r2, #1
 8001de8:	609a      	str	r2, [r3, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8001dea:	4b39      	ldr	r3, [pc, #228]	; (8001ed0 <HAL_ADC_Start+0x10c>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	4a39      	ldr	r2, [pc, #228]	; (8001ed4 <HAL_ADC_Start+0x110>)
 8001df0:	fba2 2303 	umull	r2, r3, r2, r3
 8001df4:	0c9b      	lsrs	r3, r3, #18
 8001df6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001dfa:	9301      	str	r3, [sp, #4]
    while(counter != 0)
 8001dfc:	e002      	b.n	8001e04 <HAL_ADC_Start+0x40>
      counter--;
 8001dfe:	9b01      	ldr	r3, [sp, #4]
 8001e00:	3b01      	subs	r3, #1
 8001e02:	9301      	str	r3, [sp, #4]
    while(counter != 0)
 8001e04:	9b01      	ldr	r3, [sp, #4]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d1f9      	bne.n	8001dfe <HAL_ADC_Start+0x3a>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001e0a:	6802      	ldr	r2, [r0, #0]
 8001e0c:	6893      	ldr	r3, [r2, #8]
 8001e0e:	f013 0f01 	tst.w	r3, #1
 8001e12:	d054      	beq.n	8001ebe <HAL_ADC_Start+0xfa>
    ADC_STATE_CLR_SET(hadc->State,
 8001e14:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8001e16:	4b30      	ldr	r3, [pc, #192]	; (8001ed8 <HAL_ADC_Start+0x114>)
 8001e18:	400b      	ands	r3, r1
 8001e1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e1e:	6403      	str	r3, [r0, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001e20:	6853      	ldr	r3, [r2, #4]
 8001e22:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8001e26:	d005      	beq.n	8001e34 <HAL_ADC_Start+0x70>
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001e28:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001e2a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001e2e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001e32:	6403      	str	r3, [r0, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e34:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001e36:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8001e3a:	d019      	beq.n	8001e70 <HAL_ADC_Start+0xac>
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001e3c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001e3e:	f023 0306 	bic.w	r3, r3, #6
 8001e42:	6443      	str	r3, [r0, #68]	; 0x44
    __HAL_UNLOCK(hadc);
 8001e44:	2300      	movs	r3, #0
 8001e46:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001e4a:	f06f 0322 	mvn.w	r3, #34	; 0x22
 8001e4e:	6013      	str	r3, [r2, #0]
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8001e50:	4b22      	ldr	r3, [pc, #136]	; (8001edc <HAL_ADC_Start+0x118>)
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	f013 0f1f 	tst.w	r3, #31
 8001e58:	d10d      	bne.n	8001e76 <HAL_ADC_Start+0xb2>
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001e5a:	6803      	ldr	r3, [r0, #0]
 8001e5c:	689a      	ldr	r2, [r3, #8]
 8001e5e:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 8001e62:	d12f      	bne.n	8001ec4 <HAL_ADC_Start+0x100>
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001e64:	689a      	ldr	r2, [r3, #8]
 8001e66:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001e6a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8001e6c:	2000      	movs	r0, #0
 8001e6e:	e027      	b.n	8001ec0 <HAL_ADC_Start+0xfc>
      ADC_CLEAR_ERRORCODE(hadc);
 8001e70:	2300      	movs	r3, #0
 8001e72:	6443      	str	r3, [r0, #68]	; 0x44
 8001e74:	e7e6      	b.n	8001e44 <HAL_ADC_Start+0x80>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001e76:	6803      	ldr	r3, [r0, #0]
 8001e78:	4a19      	ldr	r2, [pc, #100]	; (8001ee0 <HAL_ADC_Start+0x11c>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d00a      	beq.n	8001e94 <HAL_ADC_Start+0xd0>
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8001e7e:	4b17      	ldr	r3, [pc, #92]	; (8001edc <HAL_ADC_Start+0x118>)
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	f013 0f10 	tst.w	r3, #16
 8001e86:	d11f      	bne.n	8001ec8 <HAL_ADC_Start+0x104>
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001e88:	6803      	ldr	r3, [r0, #0]
 8001e8a:	4a16      	ldr	r2, [pc, #88]	; (8001ee4 <HAL_ADC_Start+0x120>)
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	d00a      	beq.n	8001ea6 <HAL_ADC_Start+0xe2>
  return HAL_OK;
 8001e90:	2000      	movs	r0, #0
 8001e92:	e015      	b.n	8001ec0 <HAL_ADC_Start+0xfc>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001e94:	689a      	ldr	r2, [r3, #8]
 8001e96:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 8001e9a:	d1f0      	bne.n	8001e7e <HAL_ADC_Start+0xba>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001e9c:	689a      	ldr	r2, [r3, #8]
 8001e9e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001ea2:	609a      	str	r2, [r3, #8]
 8001ea4:	e7eb      	b.n	8001e7e <HAL_ADC_Start+0xba>
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001ea6:	689a      	ldr	r2, [r3, #8]
 8001ea8:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 8001eac:	d10e      	bne.n	8001ecc <HAL_ADC_Start+0x108>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001eae:	689a      	ldr	r2, [r3, #8]
 8001eb0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001eb4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8001eb6:	2000      	movs	r0, #0
 8001eb8:	e002      	b.n	8001ec0 <HAL_ADC_Start+0xfc>
  __HAL_LOCK(hadc);
 8001eba:	2002      	movs	r0, #2
 8001ebc:	e000      	b.n	8001ec0 <HAL_ADC_Start+0xfc>
  return HAL_OK;
 8001ebe:	2000      	movs	r0, #0
}
 8001ec0:	b002      	add	sp, #8
 8001ec2:	4770      	bx	lr
  return HAL_OK;
 8001ec4:	2000      	movs	r0, #0
 8001ec6:	e7fb      	b.n	8001ec0 <HAL_ADC_Start+0xfc>
 8001ec8:	2000      	movs	r0, #0
 8001eca:	e7f9      	b.n	8001ec0 <HAL_ADC_Start+0xfc>
 8001ecc:	2000      	movs	r0, #0
 8001ece:	e7f7      	b.n	8001ec0 <HAL_ADC_Start+0xfc>
 8001ed0:	20000010 	.word	0x20000010
 8001ed4:	431bde83 	.word	0x431bde83
 8001ed8:	fffff8fe 	.word	0xfffff8fe
 8001edc:	40012300 	.word	0x40012300
 8001ee0:	40012000 	.word	0x40012000
 8001ee4:	40012200 	.word	0x40012200

08001ee8 <HAL_ADC_LevelOutOfWindowCallback>:
}
 8001ee8:	4770      	bx	lr

08001eea <HAL_ADC_IRQHandler>:
{
 8001eea:	b538      	push	{r3, r4, r5, lr}
 8001eec:	4604      	mov	r4, r0
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8001eee:	6801      	ldr	r1, [r0, #0]
 8001ef0:	680a      	ldr	r2, [r1, #0]
 8001ef2:	f3c2 0240 	ubfx	r2, r2, #1, #1
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8001ef6:	684b      	ldr	r3, [r1, #4]
 8001ef8:	f3c3 1340 	ubfx	r3, r3, #5, #1
  if(tmp1 && tmp2)
 8001efc:	421a      	tst	r2, r3
 8001efe:	d02c      	beq.n	8001f5a <HAL_ADC_IRQHandler+0x70>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001f00:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001f02:	f013 0f10 	tst.w	r3, #16
 8001f06:	d103      	bne.n	8001f10 <HAL_ADC_IRQHandler+0x26>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001f08:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001f0a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f0e:	6403      	str	r3, [r0, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001f10:	688b      	ldr	r3, [r1, #8]
 8001f12:	f013 5f40 	tst.w	r3, #805306368	; 0x30000000
 8001f16:	d119      	bne.n	8001f4c <HAL_ADC_IRQHandler+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001f18:	69a3      	ldr	r3, [r4, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001f1a:	b9bb      	cbnz	r3, 8001f4c <HAL_ADC_IRQHandler+0x62>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001f1c:	6acb      	ldr	r3, [r1, #44]	; 0x2c
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001f1e:	f413 0f70 	tst.w	r3, #15728640	; 0xf00000
 8001f22:	d003      	beq.n	8001f2c <HAL_ADC_IRQHandler+0x42>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001f24:	688b      	ldr	r3, [r1, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001f26:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8001f2a:	d10f      	bne.n	8001f4c <HAL_ADC_IRQHandler+0x62>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001f2c:	684b      	ldr	r3, [r1, #4]
 8001f2e:	f023 0320 	bic.w	r3, r3, #32
 8001f32:	604b      	str	r3, [r1, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001f34:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001f36:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001f3a:	6423      	str	r3, [r4, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f3c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001f3e:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8001f42:	d103      	bne.n	8001f4c <HAL_ADC_IRQHandler+0x62>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f44:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001f46:	f043 0301 	orr.w	r3, r3, #1
 8001f4a:	6423      	str	r3, [r4, #64]	; 0x40
    HAL_ADC_ConvCpltCallback(hadc);
 8001f4c:	4620      	mov	r0, r4
 8001f4e:	f003 fc11 	bl	8005774 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001f52:	6823      	ldr	r3, [r4, #0]
 8001f54:	f06f 0212 	mvn.w	r2, #18
 8001f58:	601a      	str	r2, [r3, #0]
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8001f5a:	6823      	ldr	r3, [r4, #0]
 8001f5c:	6819      	ldr	r1, [r3, #0]
 8001f5e:	f3c1 0180 	ubfx	r1, r1, #2, #1
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8001f62:	685a      	ldr	r2, [r3, #4]
 8001f64:	f3c2 12c0 	ubfx	r2, r2, #7, #1
  if(tmp1 && tmp2)
 8001f68:	4211      	tst	r1, r2
 8001f6a:	d034      	beq.n	8001fd6 <HAL_ADC_IRQHandler+0xec>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001f6c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001f6e:	f012 0f10 	tst.w	r2, #16
 8001f72:	d103      	bne.n	8001f7c <HAL_ADC_IRQHandler+0x92>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001f74:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001f76:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001f7a:	6422      	str	r2, [r4, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001f7c:	689a      	ldr	r2, [r3, #8]
 8001f7e:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 8001f82:	d121      	bne.n	8001fc8 <HAL_ADC_IRQHandler+0xde>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8001f84:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001f86:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 8001f8a:	d003      	beq.n	8001f94 <HAL_ADC_IRQHandler+0xaa>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001f8c:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8001f8e:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8001f92:	d119      	bne.n	8001fc8 <HAL_ADC_IRQHandler+0xde>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001f94:	685a      	ldr	r2, [r3, #4]
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001f96:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8001f9a:	d115      	bne.n	8001fc8 <HAL_ADC_IRQHandler+0xde>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8001f9c:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001f9e:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 8001fa2:	d111      	bne.n	8001fc8 <HAL_ADC_IRQHandler+0xde>
       (hadc->Init.ContinuousConvMode == DISABLE))))
 8001fa4:	69a2      	ldr	r2, [r4, #24]
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8001fa6:	b97a      	cbnz	r2, 8001fc8 <HAL_ADC_IRQHandler+0xde>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001fa8:	685a      	ldr	r2, [r3, #4]
 8001faa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001fae:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001fb0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001fb2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001fb6:	6423      	str	r3, [r4, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001fb8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001fba:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001fbe:	d103      	bne.n	8001fc8 <HAL_ADC_IRQHandler+0xde>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001fc0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001fc2:	f043 0301 	orr.w	r3, r3, #1
 8001fc6:	6423      	str	r3, [r4, #64]	; 0x40
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001fc8:	4620      	mov	r0, r4
 8001fca:	f000 f909 	bl	80021e0 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001fce:	6823      	ldr	r3, [r4, #0]
 8001fd0:	f06f 020c 	mvn.w	r2, #12
 8001fd4:	601a      	str	r2, [r3, #0]
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8001fd6:	6822      	ldr	r2, [r4, #0]
 8001fd8:	6811      	ldr	r1, [r2, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8001fda:	6853      	ldr	r3, [r2, #4]
 8001fdc:	f3c3 1380 	ubfx	r3, r3, #6, #1
  if(tmp1 && tmp2)
 8001fe0:	4219      	tst	r1, r3
 8001fe2:	d003      	beq.n	8001fec <HAL_ADC_IRQHandler+0x102>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001fe4:	6813      	ldr	r3, [r2, #0]
 8001fe6:	f013 0f01 	tst.w	r3, #1
 8001fea:	d109      	bne.n	8002000 <HAL_ADC_IRQHandler+0x116>
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8001fec:	6821      	ldr	r1, [r4, #0]
 8001fee:	680a      	ldr	r2, [r1, #0]
 8001ff0:	f3c2 1240 	ubfx	r2, r2, #5, #1
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8001ff4:	684b      	ldr	r3, [r1, #4]
 8001ff6:	f3c3 6380 	ubfx	r3, r3, #26, #1
  if(tmp1 && tmp2)
 8001ffa:	421a      	tst	r2, r3
 8001ffc:	d10c      	bne.n	8002018 <HAL_ADC_IRQHandler+0x12e>
}
 8001ffe:	bd38      	pop	{r3, r4, r5, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002000:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002002:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002006:	6423      	str	r3, [r4, #64]	; 0x40
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002008:	4620      	mov	r0, r4
 800200a:	f7ff ff6d 	bl	8001ee8 <HAL_ADC_LevelOutOfWindowCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800200e:	6823      	ldr	r3, [r4, #0]
 8002010:	f06f 0201 	mvn.w	r2, #1
 8002014:	601a      	str	r2, [r3, #0]
 8002016:	e7e9      	b.n	8001fec <HAL_ADC_IRQHandler+0x102>
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002018:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800201a:	f043 0302 	orr.w	r3, r3, #2
 800201e:	6463      	str	r3, [r4, #68]	; 0x44
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002020:	f06f 0520 	mvn.w	r5, #32
 8002024:	600d      	str	r5, [r1, #0]
      HAL_ADC_ErrorCallback(hadc);
 8002026:	4620      	mov	r0, r4
 8002028:	f003 fba5 	bl	8005776 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800202c:	6823      	ldr	r3, [r4, #0]
 800202e:	601d      	str	r5, [r3, #0]
}
 8002030:	e7e5      	b.n	8001ffe <HAL_ADC_IRQHandler+0x114>
	...

08002034 <HAL_ADC_ConfigChannel>:
{
 8002034:	b430      	push	{r4, r5}
 8002036:	b082      	sub	sp, #8
  __IO uint32_t counter = 0;
 8002038:	2300      	movs	r3, #0
 800203a:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 800203c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002040:	2b01      	cmp	r3, #1
 8002042:	f000 80c0 	beq.w	80021c6 <HAL_ADC_ConfigChannel+0x192>
 8002046:	2301      	movs	r3, #1
 8002048:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
	if (sConfig->Channel > ADC_CHANNEL_9)
 800204c:	680b      	ldr	r3, [r1, #0]
 800204e:	2b09      	cmp	r3, #9
 8002050:	d922      	bls.n	8002098 <HAL_ADC_ConfigChannel+0x64>
		hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002052:	6805      	ldr	r5, [r0, #0]
 8002054:	68ea      	ldr	r2, [r5, #12]
 8002056:	b29b      	uxth	r3, r3
 8002058:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800205c:	3b1e      	subs	r3, #30
 800205e:	2407      	movs	r4, #7
 8002060:	fa04 f303 	lsl.w	r3, r4, r3
 8002064:	ea22 0303 	bic.w	r3, r2, r3
 8002068:	60eb      	str	r3, [r5, #12]
		if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800206a:	680b      	ldr	r3, [r1, #0]
 800206c:	4a57      	ldr	r2, [pc, #348]	; (80021cc <HAL_ADC_ConfigChannel+0x198>)
 800206e:	4293      	cmp	r3, r2
 8002070:	d00b      	beq.n	800208a <HAL_ADC_ConfigChannel+0x56>
		  hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002072:	6805      	ldr	r5, [r0, #0]
 8002074:	68ea      	ldr	r2, [r5, #12]
 8002076:	688c      	ldr	r4, [r1, #8]
 8002078:	b29b      	uxth	r3, r3
 800207a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800207e:	3b1e      	subs	r3, #30
 8002080:	fa04 f303 	lsl.w	r3, r4, r3
 8002084:	4313      	orrs	r3, r2
 8002086:	60eb      	str	r3, [r5, #12]
 8002088:	e01b      	b.n	80020c2 <HAL_ADC_ConfigChannel+0x8e>
			hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 800208a:	6802      	ldr	r2, [r0, #0]
 800208c:	68d3      	ldr	r3, [r2, #12]
 800208e:	688c      	ldr	r4, [r1, #8]
 8002090:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
 8002094:	60d3      	str	r3, [r2, #12]
 8002096:	e014      	b.n	80020c2 <HAL_ADC_ConfigChannel+0x8e>
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002098:	6805      	ldr	r5, [r0, #0]
 800209a:	692a      	ldr	r2, [r5, #16]
 800209c:	b29b      	uxth	r3, r3
 800209e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80020a2:	2407      	movs	r4, #7
 80020a4:	fa04 f303 	lsl.w	r3, r4, r3
 80020a8:	ea22 0303 	bic.w	r3, r2, r3
 80020ac:	612b      	str	r3, [r5, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80020ae:	6805      	ldr	r5, [r0, #0]
 80020b0:	692a      	ldr	r2, [r5, #16]
 80020b2:	688c      	ldr	r4, [r1, #8]
 80020b4:	880b      	ldrh	r3, [r1, #0]
 80020b6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80020ba:	fa04 f303 	lsl.w	r3, r4, r3
 80020be:	4313      	orrs	r3, r2
 80020c0:	612b      	str	r3, [r5, #16]
  if (sConfig->Rank < 7)
 80020c2:	684b      	ldr	r3, [r1, #4]
 80020c4:	2b06      	cmp	r3, #6
 80020c6:	d824      	bhi.n	8002112 <HAL_ADC_ConfigChannel+0xde>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80020c8:	6805      	ldr	r5, [r0, #0]
 80020ca:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80020cc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80020d0:	3b05      	subs	r3, #5
 80020d2:	241f      	movs	r4, #31
 80020d4:	fa04 f303 	lsl.w	r3, r4, r3
 80020d8:	ea22 0303 	bic.w	r3, r2, r3
 80020dc:	636b      	str	r3, [r5, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80020de:	6805      	ldr	r5, [r0, #0]
 80020e0:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80020e2:	684b      	ldr	r3, [r1, #4]
 80020e4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80020e8:	3b05      	subs	r3, #5
 80020ea:	880c      	ldrh	r4, [r1, #0]
 80020ec:	fa04 f303 	lsl.w	r3, r4, r3
 80020f0:	4313      	orrs	r3, r2
 80020f2:	636b      	str	r3, [r5, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80020f4:	6802      	ldr	r2, [r0, #0]
 80020f6:	4b36      	ldr	r3, [pc, #216]	; (80021d0 <HAL_ADC_ConfigChannel+0x19c>)
 80020f8:	429a      	cmp	r2, r3
 80020fa:	d03a      	beq.n	8002172 <HAL_ADC_ConfigChannel+0x13e>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80020fc:	6802      	ldr	r2, [r0, #0]
 80020fe:	4b34      	ldr	r3, [pc, #208]	; (80021d0 <HAL_ADC_ConfigChannel+0x19c>)
 8002100:	429a      	cmp	r2, r3
 8002102:	d03f      	beq.n	8002184 <HAL_ADC_ConfigChannel+0x150>
  __HAL_UNLOCK(hadc);
 8002104:	2300      	movs	r3, #0
 8002106:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 800210a:	4618      	mov	r0, r3
}
 800210c:	b002      	add	sp, #8
 800210e:	bc30      	pop	{r4, r5}
 8002110:	4770      	bx	lr
  else if (sConfig->Rank < 13)
 8002112:	2b0c      	cmp	r3, #12
 8002114:	d816      	bhi.n	8002144 <HAL_ADC_ConfigChannel+0x110>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002116:	6805      	ldr	r5, [r0, #0]
 8002118:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 800211a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800211e:	3b23      	subs	r3, #35	; 0x23
 8002120:	241f      	movs	r4, #31
 8002122:	fa04 f303 	lsl.w	r3, r4, r3
 8002126:	ea22 0303 	bic.w	r3, r2, r3
 800212a:	632b      	str	r3, [r5, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800212c:	6805      	ldr	r5, [r0, #0]
 800212e:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8002130:	684b      	ldr	r3, [r1, #4]
 8002132:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002136:	3b23      	subs	r3, #35	; 0x23
 8002138:	880c      	ldrh	r4, [r1, #0]
 800213a:	fa04 f303 	lsl.w	r3, r4, r3
 800213e:	4313      	orrs	r3, r2
 8002140:	632b      	str	r3, [r5, #48]	; 0x30
 8002142:	e7d7      	b.n	80020f4 <HAL_ADC_ConfigChannel+0xc0>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002144:	6805      	ldr	r5, [r0, #0]
 8002146:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8002148:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800214c:	3b41      	subs	r3, #65	; 0x41
 800214e:	241f      	movs	r4, #31
 8002150:	fa04 f303 	lsl.w	r3, r4, r3
 8002154:	ea22 0303 	bic.w	r3, r2, r3
 8002158:	62eb      	str	r3, [r5, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800215a:	6805      	ldr	r5, [r0, #0]
 800215c:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 800215e:	684b      	ldr	r3, [r1, #4]
 8002160:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002164:	3b41      	subs	r3, #65	; 0x41
 8002166:	880c      	ldrh	r4, [r1, #0]
 8002168:	fa04 f303 	lsl.w	r3, r4, r3
 800216c:	4313      	orrs	r3, r2
 800216e:	62eb      	str	r3, [r5, #44]	; 0x2c
 8002170:	e7c0      	b.n	80020f4 <HAL_ADC_ConfigChannel+0xc0>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002172:	680b      	ldr	r3, [r1, #0]
 8002174:	2b12      	cmp	r3, #18
 8002176:	d1c1      	bne.n	80020fc <HAL_ADC_ConfigChannel+0xc8>
    ADC->CCR |= ADC_CCR_VBATE;
 8002178:	4a16      	ldr	r2, [pc, #88]	; (80021d4 <HAL_ADC_ConfigChannel+0x1a0>)
 800217a:	6853      	ldr	r3, [r2, #4]
 800217c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002180:	6053      	str	r3, [r2, #4]
 8002182:	e7bb      	b.n	80020fc <HAL_ADC_ConfigChannel+0xc8>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002184:	680b      	ldr	r3, [r1, #0]
 8002186:	4a11      	ldr	r2, [pc, #68]	; (80021cc <HAL_ADC_ConfigChannel+0x198>)
 8002188:	2b11      	cmp	r3, #17
 800218a:	bf18      	it	ne
 800218c:	4293      	cmpne	r3, r2
 800218e:	d1b9      	bne.n	8002104 <HAL_ADC_ConfigChannel+0xd0>
    ADC->CCR |= ADC_CCR_TSVREFE;
 8002190:	4a10      	ldr	r2, [pc, #64]	; (80021d4 <HAL_ADC_ConfigChannel+0x1a0>)
 8002192:	6853      	ldr	r3, [r2, #4]
 8002194:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002198:	6053      	str	r3, [r2, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800219a:	680a      	ldr	r2, [r1, #0]
 800219c:	4b0b      	ldr	r3, [pc, #44]	; (80021cc <HAL_ADC_ConfigChannel+0x198>)
 800219e:	429a      	cmp	r2, r3
 80021a0:	d1b0      	bne.n	8002104 <HAL_ADC_ConfigChannel+0xd0>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80021a2:	4b0d      	ldr	r3, [pc, #52]	; (80021d8 <HAL_ADC_ConfigChannel+0x1a4>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4a0d      	ldr	r2, [pc, #52]	; (80021dc <HAL_ADC_ConfigChannel+0x1a8>)
 80021a8:	fba2 2303 	umull	r2, r3, r2, r3
 80021ac:	0c9b      	lsrs	r3, r3, #18
 80021ae:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80021b2:	005a      	lsls	r2, r3, #1
 80021b4:	9201      	str	r2, [sp, #4]
      while(counter != 0)
 80021b6:	e002      	b.n	80021be <HAL_ADC_ConfigChannel+0x18a>
        counter--;
 80021b8:	9b01      	ldr	r3, [sp, #4]
 80021ba:	3b01      	subs	r3, #1
 80021bc:	9301      	str	r3, [sp, #4]
      while(counter != 0)
 80021be:	9b01      	ldr	r3, [sp, #4]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d1f9      	bne.n	80021b8 <HAL_ADC_ConfigChannel+0x184>
 80021c4:	e79e      	b.n	8002104 <HAL_ADC_ConfigChannel+0xd0>
  __HAL_LOCK(hadc);
 80021c6:	2002      	movs	r0, #2
 80021c8:	e7a0      	b.n	800210c <HAL_ADC_ConfigChannel+0xd8>
 80021ca:	bf00      	nop
 80021cc:	10000012 	.word	0x10000012
 80021d0:	40012000 	.word	0x40012000
 80021d4:	40012300 	.word	0x40012300
 80021d8:	20000010 	.word	0x20000010
 80021dc:	431bde83 	.word	0x431bde83

080021e0 <HAL_ADCEx_InjectedConvCpltCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80021e0:	4770      	bx	lr
	...

080021e4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021e4:	4906      	ldr	r1, [pc, #24]	; (8002200 <HAL_NVIC_SetPriorityGrouping+0x1c>)
 80021e6:	68cb      	ldr	r3, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021e8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80021ec:	041b      	lsls	r3, r3, #16
 80021ee:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80021f0:	0200      	lsls	r0, r0, #8
 80021f2:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021f6:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 80021f8:	4a02      	ldr	r2, [pc, #8]	; (8002204 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80021fa:	431a      	orrs	r2, r3
  SCB->AIRCR =  reg_value;
 80021fc:	60ca      	str	r2, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80021fe:	4770      	bx	lr
 8002200:	e000ed00 	.word	0xe000ed00
 8002204:	05fa0000 	.word	0x05fa0000

08002208 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002208:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800220a:	4b15      	ldr	r3, [pc, #84]	; (8002260 <HAL_NVIC_SetPriority+0x58>)
 800220c:	68db      	ldr	r3, [r3, #12]
 800220e:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002212:	f1c3 0407 	rsb	r4, r3, #7
 8002216:	2c04      	cmp	r4, #4
 8002218:	bf28      	it	cs
 800221a:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800221c:	1d1d      	adds	r5, r3, #4
 800221e:	2d06      	cmp	r5, #6
 8002220:	d914      	bls.n	800224c <HAL_NVIC_SetPriority+0x44>
 8002222:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002224:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8002228:	fa05 f404 	lsl.w	r4, r5, r4
 800222c:	ea21 0104 	bic.w	r1, r1, r4
 8002230:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002232:	fa05 f303 	lsl.w	r3, r5, r3
 8002236:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800223a:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 800223c:	2800      	cmp	r0, #0
 800223e:	db07      	blt.n	8002250 <HAL_NVIC_SetPriority+0x48>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002240:	0109      	lsls	r1, r1, #4
 8002242:	b2c9      	uxtb	r1, r1
 8002244:	4b07      	ldr	r3, [pc, #28]	; (8002264 <HAL_NVIC_SetPriority+0x5c>)
 8002246:	5419      	strb	r1, [r3, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8002248:	bc30      	pop	{r4, r5}
 800224a:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800224c:	2300      	movs	r3, #0
 800224e:	e7e9      	b.n	8002224 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002250:	f000 000f 	and.w	r0, r0, #15
 8002254:	0109      	lsls	r1, r1, #4
 8002256:	b2c9      	uxtb	r1, r1
 8002258:	4b03      	ldr	r3, [pc, #12]	; (8002268 <HAL_NVIC_SetPriority+0x60>)
 800225a:	5419      	strb	r1, [r3, r0]
 800225c:	e7f4      	b.n	8002248 <HAL_NVIC_SetPriority+0x40>
 800225e:	bf00      	nop
 8002260:	e000ed00 	.word	0xe000ed00
 8002264:	e000e400 	.word	0xe000e400
 8002268:	e000ed14 	.word	0xe000ed14

0800226c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800226c:	2800      	cmp	r0, #0
 800226e:	db07      	blt.n	8002280 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002270:	f000 021f 	and.w	r2, r0, #31
 8002274:	0940      	lsrs	r0, r0, #5
 8002276:	2301      	movs	r3, #1
 8002278:	4093      	lsls	r3, r2
 800227a:	4a02      	ldr	r2, [pc, #8]	; (8002284 <HAL_NVIC_EnableIRQ+0x18>)
 800227c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002280:	4770      	bx	lr
 8002282:	bf00      	nop
 8002284:	e000e100 	.word	0xe000e100

08002288 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002288:	3801      	subs	r0, #1
 800228a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800228e:	d20a      	bcs.n	80022a6 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002290:	4b06      	ldr	r3, [pc, #24]	; (80022ac <HAL_SYSTICK_Config+0x24>)
 8002292:	6058      	str	r0, [r3, #4]
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002294:	4a06      	ldr	r2, [pc, #24]	; (80022b0 <HAL_SYSTICK_Config+0x28>)
 8002296:	21f0      	movs	r1, #240	; 0xf0
 8002298:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800229c:	2000      	movs	r0, #0
 800229e:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022a0:	2207      	movs	r2, #7
 80022a2:	601a      	str	r2, [r3, #0]
 80022a4:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80022a6:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80022a8:	4770      	bx	lr
 80022aa:	bf00      	nop
 80022ac:	e000e010 	.word	0xe000e010
 80022b0:	e000ed00 	.word	0xe000ed00

080022b4 <HAL_CRC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80022b4:	2800      	cmp	r0, #0
 80022b6:	d038      	beq.n	800232a <HAL_CRC_Init+0x76>
{
 80022b8:	b510      	push	{r4, lr}
 80022ba:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80022bc:	7f43      	ldrb	r3, [r0, #29]
 80022be:	b31b      	cbz	r3, 8002308 <HAL_CRC_Init+0x54>
    hcrc->Lock = HAL_UNLOCKED;
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 80022c0:	2302      	movs	r3, #2
 80022c2:	7763      	strb	r3, [r4, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 80022c4:	7923      	ldrb	r3, [r4, #4]
 80022c6:	bb1b      	cbnz	r3, 8002310 <HAL_CRC_Init+0x5c>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 80022c8:	6823      	ldr	r3, [r4, #0]
 80022ca:	4a19      	ldr	r2, [pc, #100]	; (8002330 <HAL_CRC_Init+0x7c>)
 80022cc:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 80022ce:	6822      	ldr	r2, [r4, #0]
 80022d0:	6893      	ldr	r3, [r2, #8]
 80022d2:	f023 0318 	bic.w	r3, r3, #24
 80022d6:	6093      	str	r3, [r2, #8]
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 80022d8:	7963      	ldrb	r3, [r4, #5]
 80022da:	bb13      	cbnz	r3, 8002322 <HAL_CRC_Init+0x6e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 80022dc:	6823      	ldr	r3, [r4, #0]
 80022de:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80022e2:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 80022e4:	6822      	ldr	r2, [r4, #0]
 80022e6:	6893      	ldr	r3, [r2, #8]
 80022e8:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 80022ec:	6961      	ldr	r1, [r4, #20]
 80022ee:	430b      	orrs	r3, r1
 80022f0:	6093      	str	r3, [r2, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 80022f2:	6822      	ldr	r2, [r4, #0]
 80022f4:	6893      	ldr	r3, [r2, #8]
 80022f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80022fa:	69a1      	ldr	r1, [r4, #24]
 80022fc:	430b      	orrs	r3, r1
 80022fe:	6093      	str	r3, [r2, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002300:	2301      	movs	r3, #1
 8002302:	7763      	strb	r3, [r4, #29]

  /* Return function status */
  return HAL_OK;
 8002304:	2000      	movs	r0, #0
}
 8002306:	bd10      	pop	{r4, pc}
    hcrc->Lock = HAL_UNLOCKED;
 8002308:	7703      	strb	r3, [r0, #28]
    HAL_CRC_MspInit(hcrc);
 800230a:	f003 fb21 	bl	8005950 <HAL_CRC_MspInit>
 800230e:	e7d7      	b.n	80022c0 <HAL_CRC_Init+0xc>
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8002310:	68e2      	ldr	r2, [r4, #12]
 8002312:	68a1      	ldr	r1, [r4, #8]
 8002314:	4620      	mov	r0, r4
 8002316:	f000 f80d 	bl	8002334 <HAL_CRCEx_Polynomial_Set>
 800231a:	2800      	cmp	r0, #0
 800231c:	d0dc      	beq.n	80022d8 <HAL_CRC_Init+0x24>
      return HAL_ERROR;
 800231e:	2001      	movs	r0, #1
 8002320:	e7f1      	b.n	8002306 <HAL_CRC_Init+0x52>
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8002322:	6823      	ldr	r3, [r4, #0]
 8002324:	6922      	ldr	r2, [r4, #16]
 8002326:	611a      	str	r2, [r3, #16]
 8002328:	e7dc      	b.n	80022e4 <HAL_CRC_Init+0x30>
    return HAL_ERROR;
 800232a:	2001      	movs	r0, #1
}
 800232c:	4770      	bx	lr
 800232e:	bf00      	nop
 8002330:	04c11db7 	.word	0x04c11db7

08002334 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8002334:	b430      	push	{r4, r5}
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8002336:	241f      	movs	r4, #31
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8002338:	1e65      	subs	r5, r4, #1
 800233a:	b13c      	cbz	r4, 800234c <HAL_CRCEx_Polynomial_Set+0x18>
 800233c:	f005 031f 	and.w	r3, r5, #31
 8002340:	fa21 f303 	lsr.w	r3, r1, r3
 8002344:	462c      	mov	r4, r5
 8002346:	f013 0f01 	tst.w	r3, #1
 800234a:	d0f5      	beq.n	8002338 <HAL_CRCEx_Polynomial_Set+0x4>
  {
  }

  switch (PolyLength)
 800234c:	2a18      	cmp	r2, #24
 800234e:	d823      	bhi.n	8002398 <HAL_CRCEx_Polynomial_Set+0x64>
 8002350:	e8df f002 	tbb	[pc, r2]
 8002354:	2222220f 	.word	0x2222220f
 8002358:	22222222 	.word	0x22222222
 800235c:	2222221e 	.word	0x2222221e
 8002360:	22222222 	.word	0x22222222
 8002364:	2222221a 	.word	0x2222221a
 8002368:	22222222 	.word	0x22222222
 800236c:	0d          	.byte	0x0d
 800236d:	00          	.byte	0x00
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 800236e:	2d06      	cmp	r5, #6
 8002370:	d814      	bhi.n	800239c <HAL_CRCEx_Polynomial_Set+0x68>
      break;
  }
  if (status == HAL_OK)
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8002372:	6803      	ldr	r3, [r0, #0]
 8002374:	6159      	str	r1, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8002376:	6801      	ldr	r1, [r0, #0]
 8002378:	688b      	ldr	r3, [r1, #8]
 800237a:	f023 0318 	bic.w	r3, r3, #24
 800237e:	431a      	orrs	r2, r3
 8002380:	608a      	str	r2, [r1, #8]
 8002382:	2000      	movs	r0, #0
  }
  /* Return function status */
  return status;
}
 8002384:	bc30      	pop	{r4, r5}
 8002386:	4770      	bx	lr
      if (msb >= HAL_CRC_LENGTH_8B)
 8002388:	2d07      	cmp	r5, #7
 800238a:	d9f2      	bls.n	8002372 <HAL_CRCEx_Polynomial_Set+0x3e>
        status =   HAL_ERROR;
 800238c:	2001      	movs	r0, #1
 800238e:	e7f9      	b.n	8002384 <HAL_CRCEx_Polynomial_Set+0x50>
      if (msb >= HAL_CRC_LENGTH_16B)
 8002390:	2d0f      	cmp	r5, #15
 8002392:	d9ee      	bls.n	8002372 <HAL_CRCEx_Polynomial_Set+0x3e>
        status =   HAL_ERROR;
 8002394:	2001      	movs	r0, #1
 8002396:	e7f5      	b.n	8002384 <HAL_CRCEx_Polynomial_Set+0x50>
      status =  HAL_ERROR;
 8002398:	2001      	movs	r0, #1
 800239a:	e7f3      	b.n	8002384 <HAL_CRCEx_Polynomial_Set+0x50>
        status =   HAL_ERROR;
 800239c:	2001      	movs	r0, #1
 800239e:	e7f1      	b.n	8002384 <HAL_CRCEx_Polynomial_Set+0x50>

080023a0 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80023a0:	6802      	ldr	r2, [r0, #0]
 80023a2:	b2d3      	uxtb	r3, r2
 80023a4:	3b10      	subs	r3, #16
 80023a6:	4909      	ldr	r1, [pc, #36]	; (80023cc <DMA_CalcBaseAndBitshift+0x2c>)
 80023a8:	fba1 1303 	umull	r1, r3, r1, r3
 80023ac:	091b      	lsrs	r3, r3, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80023ae:	4908      	ldr	r1, [pc, #32]	; (80023d0 <DMA_CalcBaseAndBitshift+0x30>)
 80023b0:	5cc9      	ldrb	r1, [r1, r3]
 80023b2:	65c1      	str	r1, [r0, #92]	; 0x5c
  
  if (stream_number > 3U)
 80023b4:	2b03      	cmp	r3, #3
 80023b6:	d804      	bhi.n	80023c2 <DMA_CalcBaseAndBitshift+0x22>
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80023b8:	4b06      	ldr	r3, [pc, #24]	; (80023d4 <DMA_CalcBaseAndBitshift+0x34>)
 80023ba:	4013      	ands	r3, r2
 80023bc:	6583      	str	r3, [r0, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
}
 80023be:	6d80      	ldr	r0, [r0, #88]	; 0x58
 80023c0:	4770      	bx	lr
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80023c2:	4b04      	ldr	r3, [pc, #16]	; (80023d4 <DMA_CalcBaseAndBitshift+0x34>)
 80023c4:	4013      	ands	r3, r2
 80023c6:	3304      	adds	r3, #4
 80023c8:	6583      	str	r3, [r0, #88]	; 0x58
 80023ca:	e7f8      	b.n	80023be <DMA_CalcBaseAndBitshift+0x1e>
 80023cc:	aaaaaaab 	.word	0xaaaaaaab
 80023d0:	08009d60 	.word	0x08009d60
 80023d4:	fffffc00 	.word	0xfffffc00

080023d8 <DMA_CheckFifoParam>:
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80023d8:	6a83      	ldr	r3, [r0, #40]	; 0x28
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80023da:	6982      	ldr	r2, [r0, #24]
 80023dc:	b992      	cbnz	r2, 8002404 <DMA_CheckFifoParam+0x2c>
  {
    switch (tmp)
 80023de:	2b01      	cmp	r3, #1
 80023e0:	d00a      	beq.n	80023f8 <DMA_CheckFifoParam+0x20>
 80023e2:	b11b      	cbz	r3, 80023ec <DMA_CheckFifoParam+0x14>
 80023e4:	2b02      	cmp	r3, #2
 80023e6:	d001      	beq.n	80023ec <DMA_CheckFifoParam+0x14>
  HAL_StatusTypeDef status = HAL_OK;
 80023e8:	2000      	movs	r0, #0
 80023ea:	4770      	bx	lr
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80023ec:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80023ee:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 80023f2:	d12c      	bne.n	800244e <DMA_CheckFifoParam+0x76>
  HAL_StatusTypeDef status = HAL_OK;
 80023f4:	2000      	movs	r0, #0
 80023f6:	4770      	bx	lr
      {
        status = HAL_ERROR;
      }
      break;
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80023f8:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80023fa:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80023fe:	d028      	beq.n	8002452 <DMA_CheckFifoParam+0x7a>
  HAL_StatusTypeDef status = HAL_OK;
 8002400:	2000      	movs	r0, #0
 8002402:	4770      	bx	lr
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002404:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8002408:	d005      	beq.n	8002416 <DMA_CheckFifoParam+0x3e>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800240a:	2b02      	cmp	r3, #2
 800240c:	d929      	bls.n	8002462 <DMA_CheckFifoParam+0x8a>
 800240e:	2b03      	cmp	r3, #3
 8002410:	d015      	beq.n	800243e <DMA_CheckFifoParam+0x66>
  HAL_StatusTypeDef status = HAL_OK;
 8002412:	2000      	movs	r0, #0
 8002414:	4770      	bx	lr
    switch (tmp)
 8002416:	2b03      	cmp	r3, #3
 8002418:	d803      	bhi.n	8002422 <DMA_CheckFifoParam+0x4a>
 800241a:	e8df f003 	tbb	[pc, r3]
 800241e:	041c      	.short	0x041c
 8002420:	0a1c      	.short	0x0a1c
  HAL_StatusTypeDef status = HAL_OK;
 8002422:	2000      	movs	r0, #0
 8002424:	4770      	bx	lr
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002426:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002428:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 800242c:	d115      	bne.n	800245a <DMA_CheckFifoParam+0x82>
  HAL_StatusTypeDef status = HAL_OK;
 800242e:	2000      	movs	r0, #0
 8002430:	4770      	bx	lr
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002432:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002434:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002438:	d011      	beq.n	800245e <DMA_CheckFifoParam+0x86>
  HAL_StatusTypeDef status = HAL_OK;
 800243a:	2000      	movs	r0, #0
 800243c:	4770      	bx	lr
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800243e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002440:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8002444:	d001      	beq.n	800244a <DMA_CheckFifoParam+0x72>
      {
        status = HAL_ERROR;
 8002446:	2001      	movs	r0, #1
      break;
    }
  } 
  
  return status; 
}
 8002448:	4770      	bx	lr
  HAL_StatusTypeDef status = HAL_OK;
 800244a:	2000      	movs	r0, #0
 800244c:	4770      	bx	lr
        status = HAL_ERROR;
 800244e:	2001      	movs	r0, #1
 8002450:	4770      	bx	lr
        status = HAL_ERROR;
 8002452:	2001      	movs	r0, #1
 8002454:	4770      	bx	lr
      status = HAL_ERROR;
 8002456:	2001      	movs	r0, #1
 8002458:	4770      	bx	lr
        status = HAL_ERROR;
 800245a:	2001      	movs	r0, #1
 800245c:	4770      	bx	lr
        status = HAL_ERROR;
 800245e:	2001      	movs	r0, #1
 8002460:	4770      	bx	lr
      status = HAL_ERROR;
 8002462:	2001      	movs	r0, #1
 8002464:	4770      	bx	lr
	...

08002468 <HAL_DMA_Init>:
{
 8002468:	b570      	push	{r4, r5, r6, lr}
 800246a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800246c:	f7ff fbca 	bl	8001c04 <HAL_GetTick>
  if(hdma == NULL)
 8002470:	2c00      	cmp	r4, #0
 8002472:	d05b      	beq.n	800252c <HAL_DMA_Init+0xc4>
 8002474:	4605      	mov	r5, r0
  __HAL_UNLOCK(hdma);
 8002476:	2300      	movs	r3, #0
 8002478:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  hdma->State = HAL_DMA_STATE_BUSY;
 800247c:	2302      	movs	r3, #2
 800247e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 8002482:	6822      	ldr	r2, [r4, #0]
 8002484:	6813      	ldr	r3, [r2, #0]
 8002486:	f023 0301 	bic.w	r3, r3, #1
 800248a:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800248c:	6823      	ldr	r3, [r4, #0]
 800248e:	681a      	ldr	r2, [r3, #0]
 8002490:	f012 0f01 	tst.w	r2, #1
 8002494:	d00a      	beq.n	80024ac <HAL_DMA_Init+0x44>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002496:	f7ff fbb5 	bl	8001c04 <HAL_GetTick>
 800249a:	1b40      	subs	r0, r0, r5
 800249c:	2805      	cmp	r0, #5
 800249e:	d9f5      	bls.n	800248c <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80024a0:	2320      	movs	r3, #32
 80024a2:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80024a4:	2003      	movs	r0, #3
 80024a6:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 80024aa:	bd70      	pop	{r4, r5, r6, pc}
  tmp = hdma->Instance->CR;
 80024ac:	681a      	ldr	r2, [r3, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80024ae:	4820      	ldr	r0, [pc, #128]	; (8002530 <HAL_DMA_Init+0xc8>)
 80024b0:	4010      	ands	r0, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80024b2:	6861      	ldr	r1, [r4, #4]
 80024b4:	68a2      	ldr	r2, [r4, #8]
 80024b6:	430a      	orrs	r2, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024b8:	68e1      	ldr	r1, [r4, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80024ba:	430a      	orrs	r2, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024bc:	6921      	ldr	r1, [r4, #16]
 80024be:	430a      	orrs	r2, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024c0:	6961      	ldr	r1, [r4, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024c2:	430a      	orrs	r2, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024c4:	69a1      	ldr	r1, [r4, #24]
 80024c6:	430a      	orrs	r2, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 80024c8:	69e1      	ldr	r1, [r4, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024ca:	430a      	orrs	r2, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 80024cc:	6a21      	ldr	r1, [r4, #32]
 80024ce:	430a      	orrs	r2, r1
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80024d0:	4302      	orrs	r2, r0
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80024d2:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80024d4:	2904      	cmp	r1, #4
 80024d6:	d01e      	beq.n	8002516 <HAL_DMA_Init+0xae>
  hdma->Instance->CR = tmp;  
 80024d8:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 80024da:	6826      	ldr	r6, [r4, #0]
 80024dc:	6975      	ldr	r5, [r6, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80024de:	f025 0507 	bic.w	r5, r5, #7
  tmp |= hdma->Init.FIFOMode;
 80024e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80024e4:	431d      	orrs	r5, r3
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80024e6:	2b04      	cmp	r3, #4
 80024e8:	d107      	bne.n	80024fa <HAL_DMA_Init+0x92>
    tmp |= hdma->Init.FIFOThreshold;
 80024ea:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80024ec:	431d      	orrs	r5, r3
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80024ee:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80024f0:	b11b      	cbz	r3, 80024fa <HAL_DMA_Init+0x92>
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80024f2:	4620      	mov	r0, r4
 80024f4:	f7ff ff70 	bl	80023d8 <DMA_CheckFifoParam>
 80024f8:	b990      	cbnz	r0, 8002520 <HAL_DMA_Init+0xb8>
  hdma->Instance->FCR = tmp;
 80024fa:	6175      	str	r5, [r6, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80024fc:	4620      	mov	r0, r4
 80024fe:	f7ff ff4f 	bl	80023a0 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002502:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8002504:	233f      	movs	r3, #63	; 0x3f
 8002506:	4093      	lsls	r3, r2
 8002508:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800250a:	2000      	movs	r0, #0
 800250c:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 800250e:	2301      	movs	r3, #1
 8002510:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8002514:	e7c9      	b.n	80024aa <HAL_DMA_Init+0x42>
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002516:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8002518:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800251a:	4301      	orrs	r1, r0
 800251c:	430a      	orrs	r2, r1
 800251e:	e7db      	b.n	80024d8 <HAL_DMA_Init+0x70>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002520:	2340      	movs	r3, #64	; 0x40
 8002522:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8002524:	2001      	movs	r0, #1
 8002526:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
        return HAL_ERROR; 
 800252a:	e7be      	b.n	80024aa <HAL_DMA_Init+0x42>
    return HAL_ERROR;
 800252c:	2001      	movs	r0, #1
 800252e:	e7bc      	b.n	80024aa <HAL_DMA_Init+0x42>
 8002530:	f010803f 	.word	0xf010803f

08002534 <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002534:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8002538:	b2db      	uxtb	r3, r3
 800253a:	2b02      	cmp	r3, #2
 800253c:	d003      	beq.n	8002546 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800253e:	2380      	movs	r3, #128	; 0x80
 8002540:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8002542:	2001      	movs	r0, #1
 8002544:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_ABORT;
 8002546:	2305      	movs	r3, #5
 8002548:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 800254c:	6802      	ldr	r2, [r0, #0]
 800254e:	6813      	ldr	r3, [r2, #0]
 8002550:	f023 0301 	bic.w	r3, r3, #1
 8002554:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8002556:	2000      	movs	r0, #0
}
 8002558:	4770      	bx	lr
	...

0800255c <HAL_DMA_IRQHandler>:
{
 800255c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800255e:	b083      	sub	sp, #12
 8002560:	4604      	mov	r4, r0
  __IO uint32_t count = 0;
 8002562:	2300      	movs	r3, #0
 8002564:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600;
 8002566:	4b72      	ldr	r3, [pc, #456]	; (8002730 <HAL_DMA_IRQHandler+0x1d4>)
 8002568:	681d      	ldr	r5, [r3, #0]
 800256a:	4b72      	ldr	r3, [pc, #456]	; (8002734 <HAL_DMA_IRQHandler+0x1d8>)
 800256c:	fba3 3505 	umull	r3, r5, r3, r5
 8002570:	0aad      	lsrs	r5, r5, #10
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002572:	6d87      	ldr	r7, [r0, #88]	; 0x58
  tmpisr = regs->ISR;
 8002574:	683e      	ldr	r6, [r7, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002576:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8002578:	2308      	movs	r3, #8
 800257a:	4093      	lsls	r3, r2
 800257c:	4233      	tst	r3, r6
 800257e:	d010      	beq.n	80025a2 <HAL_DMA_IRQHandler+0x46>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002580:	6803      	ldr	r3, [r0, #0]
 8002582:	681a      	ldr	r2, [r3, #0]
 8002584:	f012 0f04 	tst.w	r2, #4
 8002588:	d00b      	beq.n	80025a2 <HAL_DMA_IRQHandler+0x46>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800258a:	681a      	ldr	r2, [r3, #0]
 800258c:	f022 0204 	bic.w	r2, r2, #4
 8002590:	601a      	str	r2, [r3, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002592:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8002594:	2308      	movs	r3, #8
 8002596:	4093      	lsls	r3, r2
 8002598:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800259a:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800259c:	f043 0301 	orr.w	r3, r3, #1
 80025a0:	6543      	str	r3, [r0, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80025a2:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80025a4:	2301      	movs	r3, #1
 80025a6:	4093      	lsls	r3, r2
 80025a8:	4233      	tst	r3, r6
 80025aa:	d009      	beq.n	80025c0 <HAL_DMA_IRQHandler+0x64>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80025ac:	6822      	ldr	r2, [r4, #0]
 80025ae:	6952      	ldr	r2, [r2, #20]
 80025b0:	f012 0f80 	tst.w	r2, #128	; 0x80
 80025b4:	d004      	beq.n	80025c0 <HAL_DMA_IRQHandler+0x64>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80025b6:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80025b8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80025ba:	f043 0302 	orr.w	r3, r3, #2
 80025be:	6563      	str	r3, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80025c0:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80025c2:	2304      	movs	r3, #4
 80025c4:	4093      	lsls	r3, r2
 80025c6:	4233      	tst	r3, r6
 80025c8:	d009      	beq.n	80025de <HAL_DMA_IRQHandler+0x82>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80025ca:	6822      	ldr	r2, [r4, #0]
 80025cc:	6812      	ldr	r2, [r2, #0]
 80025ce:	f012 0f02 	tst.w	r2, #2
 80025d2:	d004      	beq.n	80025de <HAL_DMA_IRQHandler+0x82>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80025d4:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80025d6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80025d8:	f043 0304 	orr.w	r3, r3, #4
 80025dc:	6563      	str	r3, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80025de:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80025e0:	2310      	movs	r3, #16
 80025e2:	4093      	lsls	r3, r2
 80025e4:	4233      	tst	r3, r6
 80025e6:	d024      	beq.n	8002632 <HAL_DMA_IRQHandler+0xd6>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80025e8:	6822      	ldr	r2, [r4, #0]
 80025ea:	6812      	ldr	r2, [r2, #0]
 80025ec:	f012 0f08 	tst.w	r2, #8
 80025f0:	d01f      	beq.n	8002632 <HAL_DMA_IRQHandler+0xd6>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80025f2:	60bb      	str	r3, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80025f4:	6823      	ldr	r3, [r4, #0]
 80025f6:	681a      	ldr	r2, [r3, #0]
 80025f8:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 80025fc:	d00d      	beq.n	800261a <HAL_DMA_IRQHandler+0xbe>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8002604:	d104      	bne.n	8002610 <HAL_DMA_IRQHandler+0xb4>
          if(hdma->XferHalfCpltCallback != NULL)
 8002606:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002608:	b19b      	cbz	r3, 8002632 <HAL_DMA_IRQHandler+0xd6>
            hdma->XferHalfCpltCallback(hdma);
 800260a:	4620      	mov	r0, r4
 800260c:	4798      	blx	r3
 800260e:	e010      	b.n	8002632 <HAL_DMA_IRQHandler+0xd6>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002610:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8002612:	b173      	cbz	r3, 8002632 <HAL_DMA_IRQHandler+0xd6>
            hdma->XferM1HalfCpltCallback(hdma);
 8002614:	4620      	mov	r0, r4
 8002616:	4798      	blx	r3
 8002618:	e00b      	b.n	8002632 <HAL_DMA_IRQHandler+0xd6>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800261a:	681a      	ldr	r2, [r3, #0]
 800261c:	f412 7f80 	tst.w	r2, #256	; 0x100
 8002620:	d103      	bne.n	800262a <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002622:	681a      	ldr	r2, [r3, #0]
 8002624:	f022 0208 	bic.w	r2, r2, #8
 8002628:	601a      	str	r2, [r3, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 800262a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800262c:	b10b      	cbz	r3, 8002632 <HAL_DMA_IRQHandler+0xd6>
          hdma->XferHalfCpltCallback(hdma);
 800262e:	4620      	mov	r0, r4
 8002630:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002632:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8002634:	2320      	movs	r3, #32
 8002636:	4093      	lsls	r3, r2
 8002638:	4233      	tst	r3, r6
 800263a:	d055      	beq.n	80026e8 <HAL_DMA_IRQHandler+0x18c>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800263c:	6822      	ldr	r2, [r4, #0]
 800263e:	6812      	ldr	r2, [r2, #0]
 8002640:	f012 0f10 	tst.w	r2, #16
 8002644:	d050      	beq.n	80026e8 <HAL_DMA_IRQHandler+0x18c>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002646:	60bb      	str	r3, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002648:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 800264c:	b2db      	uxtb	r3, r3
 800264e:	2b05      	cmp	r3, #5
 8002650:	d00e      	beq.n	8002670 <HAL_DMA_IRQHandler+0x114>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002652:	6823      	ldr	r3, [r4, #0]
 8002654:	681a      	ldr	r2, [r3, #0]
 8002656:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 800265a:	d033      	beq.n	80026c4 <HAL_DMA_IRQHandler+0x168>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8002662:	d12a      	bne.n	80026ba <HAL_DMA_IRQHandler+0x15e>
          if(hdma->XferM1CpltCallback != NULL)
 8002664:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002666:	2b00      	cmp	r3, #0
 8002668:	d03e      	beq.n	80026e8 <HAL_DMA_IRQHandler+0x18c>
            hdma->XferM1CpltCallback(hdma);
 800266a:	4620      	mov	r0, r4
 800266c:	4798      	blx	r3
 800266e:	e03b      	b.n	80026e8 <HAL_DMA_IRQHandler+0x18c>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002670:	6822      	ldr	r2, [r4, #0]
 8002672:	6813      	ldr	r3, [r2, #0]
 8002674:	f023 0316 	bic.w	r3, r3, #22
 8002678:	6013      	str	r3, [r2, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800267a:	6822      	ldr	r2, [r4, #0]
 800267c:	6953      	ldr	r3, [r2, #20]
 800267e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002682:	6153      	str	r3, [r2, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002684:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002686:	b1a3      	cbz	r3, 80026b2 <HAL_DMA_IRQHandler+0x156>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002688:	6822      	ldr	r2, [r4, #0]
 800268a:	6813      	ldr	r3, [r2, #0]
 800268c:	f023 0308 	bic.w	r3, r3, #8
 8002690:	6013      	str	r3, [r2, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002692:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8002694:	233f      	movs	r3, #63	; 0x3f
 8002696:	4093      	lsls	r3, r2
 8002698:	60bb      	str	r3, [r7, #8]
        __HAL_UNLOCK(hdma);
 800269a:	2300      	movs	r3, #0
 800269c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 80026a0:	2301      	movs	r3, #1
 80026a2:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 80026a6:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d03f      	beq.n	800272c <HAL_DMA_IRQHandler+0x1d0>
          hdma->XferAbortCallback(hdma);
 80026ac:	4620      	mov	r0, r4
 80026ae:	4798      	blx	r3
 80026b0:	e03c      	b.n	800272c <HAL_DMA_IRQHandler+0x1d0>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80026b2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d1e7      	bne.n	8002688 <HAL_DMA_IRQHandler+0x12c>
 80026b8:	e7eb      	b.n	8002692 <HAL_DMA_IRQHandler+0x136>
          if(hdma->XferCpltCallback != NULL)
 80026ba:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80026bc:	b1a3      	cbz	r3, 80026e8 <HAL_DMA_IRQHandler+0x18c>
            hdma->XferCpltCallback(hdma);
 80026be:	4620      	mov	r0, r4
 80026c0:	4798      	blx	r3
 80026c2:	e011      	b.n	80026e8 <HAL_DMA_IRQHandler+0x18c>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80026c4:	681a      	ldr	r2, [r3, #0]
 80026c6:	f412 7f80 	tst.w	r2, #256	; 0x100
 80026ca:	d109      	bne.n	80026e0 <HAL_DMA_IRQHandler+0x184>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80026cc:	681a      	ldr	r2, [r3, #0]
 80026ce:	f022 0210 	bic.w	r2, r2, #16
 80026d2:	601a      	str	r2, [r3, #0]
          __HAL_UNLOCK(hdma);
 80026d4:	2300      	movs	r3, #0
 80026d6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 80026da:	2301      	movs	r3, #1
 80026dc:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 80026e0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80026e2:	b10b      	cbz	r3, 80026e8 <HAL_DMA_IRQHandler+0x18c>
          hdma->XferCpltCallback(hdma);
 80026e4:	4620      	mov	r0, r4
 80026e6:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80026e8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80026ea:	b1fb      	cbz	r3, 800272c <HAL_DMA_IRQHandler+0x1d0>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80026ec:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80026ee:	f013 0f01 	tst.w	r3, #1
 80026f2:	d017      	beq.n	8002724 <HAL_DMA_IRQHandler+0x1c8>
      hdma->State = HAL_DMA_STATE_ABORT;
 80026f4:	2305      	movs	r3, #5
 80026f6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 80026fa:	6822      	ldr	r2, [r4, #0]
 80026fc:	6813      	ldr	r3, [r2, #0]
 80026fe:	f023 0301 	bic.w	r3, r3, #1
 8002702:	6013      	str	r3, [r2, #0]
        if (++count > timeout)
 8002704:	9b01      	ldr	r3, [sp, #4]
 8002706:	3301      	adds	r3, #1
 8002708:	9301      	str	r3, [sp, #4]
 800270a:	42ab      	cmp	r3, r5
 800270c:	d804      	bhi.n	8002718 <HAL_DMA_IRQHandler+0x1bc>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800270e:	6823      	ldr	r3, [r4, #0]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f013 0f01 	tst.w	r3, #1
 8002716:	d1f5      	bne.n	8002704 <HAL_DMA_IRQHandler+0x1a8>
      __HAL_UNLOCK(hdma);
 8002718:	2300      	movs	r3, #0
 800271a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 800271e:	2301      	movs	r3, #1
 8002720:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 8002724:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8002726:	b10b      	cbz	r3, 800272c <HAL_DMA_IRQHandler+0x1d0>
      hdma->XferErrorCallback(hdma);
 8002728:	4620      	mov	r0, r4
 800272a:	4798      	blx	r3
}
 800272c:	b003      	add	sp, #12
 800272e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002730:	20000010 	.word	0x20000010
 8002734:	1b4e81b5 	.word	0x1b4e81b5

08002738 <HAL_DMA2D_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
  /* Check the DMA2D peripheral state */
  if(hdma2d == NULL)
 8002738:	b338      	cbz	r0, 800278a <HAL_DMA2D_Init+0x52>
{
 800273a:	b510      	push	{r4, lr}
 800273c:	4604      	mov	r4, r0

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 800273e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002742:	b1eb      	cbz	r3, 8002780 <HAL_DMA2D_Init+0x48>
    HAL_DMA2D_MspInit(hdma2d);
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002744:	2302      	movs	r3, #2
 8002746:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 800274a:	6822      	ldr	r2, [r4, #0]
 800274c:	6813      	ldr	r3, [r2, #0]
 800274e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002752:	6861      	ldr	r1, [r4, #4]
 8002754:	430b      	orrs	r3, r1
 8002756:	6013      	str	r3, [r2, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8002758:	6822      	ldr	r2, [r4, #0]
 800275a:	6b53      	ldr	r3, [r2, #52]	; 0x34
 800275c:	f023 0307 	bic.w	r3, r3, #7
 8002760:	68a1      	ldr	r1, [r4, #8]
 8002762:	430b      	orrs	r3, r1
 8002764:	6353      	str	r3, [r2, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8002766:	6822      	ldr	r2, [r4, #0]
 8002768:	6c11      	ldr	r1, [r2, #64]	; 0x40
 800276a:	4b09      	ldr	r3, [pc, #36]	; (8002790 <HAL_DMA2D_Init+0x58>)
 800276c:	400b      	ands	r3, r1
 800276e:	68e1      	ldr	r1, [r4, #12]
 8002770:	430b      	orrs	r3, r1
 8002772:	6413      	str	r3, [r2, #64]	; 0x40
  MODIFY_REG(hdma2d->Instance->OPFCCR,(DMA2D_OPFCCR_AI|DMA2D_OPFCCR_RBS), ((hdma2d->Init.AlphaInverted << DMA2D_OPFCCR_AI_Pos) | (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8002774:	2000      	movs	r0, #0
 8002776:	63e0      	str	r0, [r4, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8002778:	2301      	movs	r3, #1
 800277a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

  return HAL_OK;
}
 800277e:	bd10      	pop	{r4, pc}
    hdma2d->Lock = HAL_UNLOCKED;
 8002780:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    HAL_DMA2D_MspInit(hdma2d);
 8002784:	f003 f8fa 	bl	800597c <HAL_DMA2D_MspInit>
 8002788:	e7dc      	b.n	8002744 <HAL_DMA2D_Init+0xc>
     return HAL_ERROR;
 800278a:	2001      	movs	r0, #1
}
 800278c:	4770      	bx	lr
 800278e:	bf00      	nop
 8002790:	ffffc000 	.word	0xffffc000

08002794 <HAL_DMA2D_ConfigLayer>:
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8002794:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002798:	2b01      	cmp	r3, #1
 800279a:	d059      	beq.n	8002850 <HAL_DMA2D_ConfigLayer+0xbc>
{
 800279c:	b430      	push	{r4, r5}
  __HAL_LOCK(hdma2d);
 800279e:	2301      	movs	r3, #1
 80027a0:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80027a4:	2302      	movs	r3, #2
 80027a6:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) |\
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 80027aa:	eb00 1301 	add.w	r3, r0, r1, lsl #4
 80027ae:	69da      	ldr	r2, [r3, #28]
 80027b0:	1c8b      	adds	r3, r1, #2
 80027b2:	011b      	lsls	r3, r3, #4
 80027b4:	58c3      	ldr	r3, [r0, r3]
 80027b6:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80027ba:	3a09      	subs	r2, #9
 80027bc:	2a01      	cmp	r2, #1
 80027be:	d91e      	bls.n	80027fe <HAL_DMA2D_ConfigLayer+0x6a>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
  }
  else
  {
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 80027c0:	1c8a      	adds	r2, r1, #2
 80027c2:	eb00 1202 	add.w	r2, r0, r2, lsl #4
 80027c6:	6852      	ldr	r2, [r2, #4]
 80027c8:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
  }

  /* Configure the background DMA2D layer */
  if(LayerIdx == DMA2D_BACKGROUND_LAYER)
 80027cc:	bb41      	cbnz	r1, 8002820 <HAL_DMA2D_ConfigLayer+0x8c>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80027ce:	6804      	ldr	r4, [r0, #0]
 80027d0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80027d2:	4a20      	ldr	r2, [pc, #128]	; (8002854 <HAL_DMA2D_ConfigLayer+0xc0>)
 80027d4:	402a      	ands	r2, r5
 80027d6:	4313      	orrs	r3, r2
 80027d8:	6263      	str	r3, [r4, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 80027da:	6802      	ldr	r2, [r0, #0]
 80027dc:	eb00 1301 	add.w	r3, r0, r1, lsl #4
 80027e0:	699c      	ldr	r4, [r3, #24]
 80027e2:	6194      	str	r4, [r2, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80027e4:	69db      	ldr	r3, [r3, #28]
 80027e6:	3b09      	subs	r3, #9
 80027e8:	2b01      	cmp	r3, #1
 80027ea:	d910      	bls.n	800280e <HAL_DMA2D_ConfigLayer+0x7a>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80027ec:	2301      	movs	r3, #1
 80027ee:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80027f2:	2300      	movs	r3, #0
 80027f4:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38

  return HAL_OK;
 80027f8:	4618      	mov	r0, r3
}
 80027fa:	bc30      	pop	{r4, r5}
 80027fc:	4770      	bx	lr
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 80027fe:	1c8a      	adds	r2, r1, #2
 8002800:	eb00 1202 	add.w	r2, r0, r2, lsl #4
 8002804:	6852      	ldr	r2, [r2, #4]
 8002806:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 800280a:	4313      	orrs	r3, r2
 800280c:	e7de      	b.n	80027cc <HAL_DMA2D_ConfigLayer+0x38>
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 800280e:	3102      	adds	r1, #2
 8002810:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 8002814:	684b      	ldr	r3, [r1, #4]
 8002816:	6802      	ldr	r2, [r0, #0]
 8002818:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800281c:	6293      	str	r3, [r2, #40]	; 0x28
 800281e:	e7e5      	b.n	80027ec <HAL_DMA2D_ConfigLayer+0x58>
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8002820:	6804      	ldr	r4, [r0, #0]
 8002822:	69e5      	ldr	r5, [r4, #28]
 8002824:	4a0b      	ldr	r2, [pc, #44]	; (8002854 <HAL_DMA2D_ConfigLayer+0xc0>)
 8002826:	402a      	ands	r2, r5
 8002828:	4313      	orrs	r3, r2
 800282a:	61e3      	str	r3, [r4, #28]
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 800282c:	6802      	ldr	r2, [r0, #0]
 800282e:	eb00 1301 	add.w	r3, r0, r1, lsl #4
 8002832:	699c      	ldr	r4, [r3, #24]
 8002834:	6114      	str	r4, [r2, #16]
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8002836:	69db      	ldr	r3, [r3, #28]
 8002838:	3b09      	subs	r3, #9
 800283a:	2b01      	cmp	r3, #1
 800283c:	d8d6      	bhi.n	80027ec <HAL_DMA2D_ConfigLayer+0x58>
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
 800283e:	3102      	adds	r1, #2
 8002840:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 8002844:	684b      	ldr	r3, [r1, #4]
 8002846:	6802      	ldr	r2, [r0, #0]
 8002848:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800284c:	6213      	str	r3, [r2, #32]
 800284e:	e7cd      	b.n	80027ec <HAL_DMA2D_ConfigLayer+0x58>
  __HAL_LOCK(hdma2d);
 8002850:	2002      	movs	r0, #2
}
 8002852:	4770      	bx	lr
 8002854:	00fcfff0 	.word	0x00fcfff0

08002858 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002858:	2300      	movs	r3, #0
 800285a:	2b0f      	cmp	r3, #15
 800285c:	f200 80e2 	bhi.w	8002a24 <HAL_GPIO_Init+0x1cc>
{
 8002860:	b4f0      	push	{r4, r5, r6, r7}
 8002862:	b082      	sub	sp, #8
 8002864:	e039      	b.n	80028da <HAL_GPIO_Init+0x82>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002866:	2209      	movs	r2, #9
 8002868:	e000      	b.n	800286c <HAL_GPIO_Init+0x14>
 800286a:	2200      	movs	r2, #0
 800286c:	40b2      	lsls	r2, r6
 800286e:	433a      	orrs	r2, r7
        SYSCFG->EXTICR[position >> 2] = temp;
 8002870:	3402      	adds	r4, #2
 8002872:	4e6d      	ldr	r6, [pc, #436]	; (8002a28 <HAL_GPIO_Init+0x1d0>)
 8002874:	f846 2024 	str.w	r2, [r6, r4, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002878:	4a6c      	ldr	r2, [pc, #432]	; (8002a2c <HAL_GPIO_Init+0x1d4>)
 800287a:	6814      	ldr	r4, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 800287c:	43ea      	mvns	r2, r5
 800287e:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002882:	684f      	ldr	r7, [r1, #4]
 8002884:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 8002888:	d001      	beq.n	800288e <HAL_GPIO_Init+0x36>
        {
          temp |= iocurrent;
 800288a:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->IMR = temp;
 800288e:	4c67      	ldr	r4, [pc, #412]	; (8002a2c <HAL_GPIO_Init+0x1d4>)
 8002890:	6026      	str	r6, [r4, #0]

        temp = EXTI->EMR;
 8002892:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 8002894:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002898:	684f      	ldr	r7, [r1, #4]
 800289a:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 800289e:	d001      	beq.n	80028a4 <HAL_GPIO_Init+0x4c>
        {
          temp |= iocurrent;
 80028a0:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->EMR = temp;
 80028a4:	4c61      	ldr	r4, [pc, #388]	; (8002a2c <HAL_GPIO_Init+0x1d4>)
 80028a6:	6066      	str	r6, [r4, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80028a8:	68a4      	ldr	r4, [r4, #8]
        temp &= ~((uint32_t)iocurrent);
 80028aa:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80028ae:	684f      	ldr	r7, [r1, #4]
 80028b0:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 80028b4:	d001      	beq.n	80028ba <HAL_GPIO_Init+0x62>
        {
          temp |= iocurrent;
 80028b6:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->RTSR = temp;
 80028ba:	4c5c      	ldr	r4, [pc, #368]	; (8002a2c <HAL_GPIO_Init+0x1d4>)
 80028bc:	60a6      	str	r6, [r4, #8]

        temp = EXTI->FTSR;
 80028be:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 80028c0:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80028c2:	684e      	ldr	r6, [r1, #4]
 80028c4:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 80028c8:	d001      	beq.n	80028ce <HAL_GPIO_Init+0x76>
        {
          temp |= iocurrent;
 80028ca:	ea45 0204 	orr.w	r2, r5, r4
        }
        EXTI->FTSR = temp;
 80028ce:	4c57      	ldr	r4, [pc, #348]	; (8002a2c <HAL_GPIO_Init+0x1d4>)
 80028d0:	60e2      	str	r2, [r4, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 80028d2:	3301      	adds	r3, #1
 80028d4:	2b0f      	cmp	r3, #15
 80028d6:	f200 80a2 	bhi.w	8002a1e <HAL_GPIO_Init+0x1c6>
    ioposition = ((uint32_t)0x01) << position;
 80028da:	2201      	movs	r2, #1
 80028dc:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028de:	680c      	ldr	r4, [r1, #0]
 80028e0:	ea04 0502 	and.w	r5, r4, r2
    if(iocurrent == ioposition)
 80028e4:	42aa      	cmp	r2, r5
 80028e6:	d1f4      	bne.n	80028d2 <HAL_GPIO_Init+0x7a>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80028e8:	684c      	ldr	r4, [r1, #4]
 80028ea:	2c12      	cmp	r4, #18
 80028ec:	bf18      	it	ne
 80028ee:	2c02      	cmpne	r4, #2
 80028f0:	d110      	bne.n	8002914 <HAL_GPIO_Init+0xbc>
        temp = GPIOx->AFR[position >> 3];
 80028f2:	08de      	lsrs	r6, r3, #3
 80028f4:	3608      	adds	r6, #8
 80028f6:	f850 c026 	ldr.w	ip, [r0, r6, lsl #2]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80028fa:	f003 0407 	and.w	r4, r3, #7
 80028fe:	00a7      	lsls	r7, r4, #2
 8002900:	240f      	movs	r4, #15
 8002902:	40bc      	lsls	r4, r7
 8002904:	ea2c 0c04 	bic.w	ip, ip, r4
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002908:	690c      	ldr	r4, [r1, #16]
 800290a:	40bc      	lsls	r4, r7
 800290c:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->AFR[position >> 3] = temp;
 8002910:	f840 4026 	str.w	r4, [r0, r6, lsl #2]
      temp = GPIOx->MODER;
 8002914:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002916:	005f      	lsls	r7, r3, #1
 8002918:	2603      	movs	r6, #3
 800291a:	40be      	lsls	r6, r7
 800291c:	43f6      	mvns	r6, r6
 800291e:	ea06 0c04 	and.w	ip, r6, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002922:	684c      	ldr	r4, [r1, #4]
 8002924:	f004 0403 	and.w	r4, r4, #3
 8002928:	40bc      	lsls	r4, r7
 800292a:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 800292e:	6004      	str	r4, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002930:	684c      	ldr	r4, [r1, #4]
 8002932:	f104 3cff 	add.w	ip, r4, #4294967295	; 0xffffffff
 8002936:	2c11      	cmp	r4, #17
 8002938:	bf18      	it	ne
 800293a:	f1bc 0f01 	cmpne.w	ip, #1
 800293e:	d901      	bls.n	8002944 <HAL_GPIO_Init+0xec>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002940:	2c12      	cmp	r4, #18
 8002942:	d111      	bne.n	8002968 <HAL_GPIO_Init+0x110>
        temp = GPIOx->OSPEEDR; 
 8002944:	6884      	ldr	r4, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002946:	ea06 0c04 	and.w	ip, r6, r4
        temp |= (GPIO_Init->Speed << (position * 2));
 800294a:	68cc      	ldr	r4, [r1, #12]
 800294c:	40bc      	lsls	r4, r7
 800294e:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->OSPEEDR = temp;
 8002952:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8002954:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002956:	ea24 0c02 	bic.w	ip, r4, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 800295a:	684c      	ldr	r4, [r1, #4]
 800295c:	f3c4 1200 	ubfx	r2, r4, #4, #1
 8002960:	409a      	lsls	r2, r3
 8002962:	ea42 020c 	orr.w	r2, r2, ip
        GPIOx->OTYPER = temp;
 8002966:	6042      	str	r2, [r0, #4]
      temp = GPIOx->PUPDR;
 8002968:	68c2      	ldr	r2, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800296a:	4016      	ands	r6, r2
      temp |= ((GPIO_Init->Pull) << (position * 2));
 800296c:	688a      	ldr	r2, [r1, #8]
 800296e:	40ba      	lsls	r2, r7
 8002970:	4332      	orrs	r2, r6
      GPIOx->PUPDR = temp;
 8002972:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002974:	684a      	ldr	r2, [r1, #4]
 8002976:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 800297a:	d0aa      	beq.n	80028d2 <HAL_GPIO_Init+0x7a>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800297c:	4a2c      	ldr	r2, [pc, #176]	; (8002a30 <HAL_GPIO_Init+0x1d8>)
 800297e:	6c54      	ldr	r4, [r2, #68]	; 0x44
 8002980:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 8002984:	6454      	str	r4, [r2, #68]	; 0x44
 8002986:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002988:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800298c:	9201      	str	r2, [sp, #4]
 800298e:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 8002990:	089c      	lsrs	r4, r3, #2
 8002992:	1ca6      	adds	r6, r4, #2
 8002994:	4a24      	ldr	r2, [pc, #144]	; (8002a28 <HAL_GPIO_Init+0x1d0>)
 8002996:	f852 7026 	ldr.w	r7, [r2, r6, lsl #2]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800299a:	f003 0203 	and.w	r2, r3, #3
 800299e:	0096      	lsls	r6, r2, #2
 80029a0:	220f      	movs	r2, #15
 80029a2:	40b2      	lsls	r2, r6
 80029a4:	ea27 0702 	bic.w	r7, r7, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80029a8:	4a22      	ldr	r2, [pc, #136]	; (8002a34 <HAL_GPIO_Init+0x1dc>)
 80029aa:	4290      	cmp	r0, r2
 80029ac:	f43f af5d 	beq.w	800286a <HAL_GPIO_Init+0x12>
 80029b0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80029b4:	4290      	cmp	r0, r2
 80029b6:	d022      	beq.n	80029fe <HAL_GPIO_Init+0x1a6>
 80029b8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80029bc:	4290      	cmp	r0, r2
 80029be:	d020      	beq.n	8002a02 <HAL_GPIO_Init+0x1aa>
 80029c0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80029c4:	4290      	cmp	r0, r2
 80029c6:	d01e      	beq.n	8002a06 <HAL_GPIO_Init+0x1ae>
 80029c8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80029cc:	4290      	cmp	r0, r2
 80029ce:	d01c      	beq.n	8002a0a <HAL_GPIO_Init+0x1b2>
 80029d0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80029d4:	4290      	cmp	r0, r2
 80029d6:	d01a      	beq.n	8002a0e <HAL_GPIO_Init+0x1b6>
 80029d8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80029dc:	4290      	cmp	r0, r2
 80029de:	d018      	beq.n	8002a12 <HAL_GPIO_Init+0x1ba>
 80029e0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80029e4:	4290      	cmp	r0, r2
 80029e6:	d016      	beq.n	8002a16 <HAL_GPIO_Init+0x1be>
 80029e8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80029ec:	4290      	cmp	r0, r2
 80029ee:	d014      	beq.n	8002a1a <HAL_GPIO_Init+0x1c2>
 80029f0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80029f4:	4290      	cmp	r0, r2
 80029f6:	f43f af36 	beq.w	8002866 <HAL_GPIO_Init+0xe>
 80029fa:	220a      	movs	r2, #10
 80029fc:	e736      	b.n	800286c <HAL_GPIO_Init+0x14>
 80029fe:	2201      	movs	r2, #1
 8002a00:	e734      	b.n	800286c <HAL_GPIO_Init+0x14>
 8002a02:	2202      	movs	r2, #2
 8002a04:	e732      	b.n	800286c <HAL_GPIO_Init+0x14>
 8002a06:	2203      	movs	r2, #3
 8002a08:	e730      	b.n	800286c <HAL_GPIO_Init+0x14>
 8002a0a:	2204      	movs	r2, #4
 8002a0c:	e72e      	b.n	800286c <HAL_GPIO_Init+0x14>
 8002a0e:	2205      	movs	r2, #5
 8002a10:	e72c      	b.n	800286c <HAL_GPIO_Init+0x14>
 8002a12:	2206      	movs	r2, #6
 8002a14:	e72a      	b.n	800286c <HAL_GPIO_Init+0x14>
 8002a16:	2207      	movs	r2, #7
 8002a18:	e728      	b.n	800286c <HAL_GPIO_Init+0x14>
 8002a1a:	2208      	movs	r2, #8
 8002a1c:	e726      	b.n	800286c <HAL_GPIO_Init+0x14>
      }
    }
  }
}
 8002a1e:	b002      	add	sp, #8
 8002a20:	bcf0      	pop	{r4, r5, r6, r7}
 8002a22:	4770      	bx	lr
 8002a24:	4770      	bx	lr
 8002a26:	bf00      	nop
 8002a28:	40013800 	.word	0x40013800
 8002a2c:	40013c00 	.word	0x40013c00
 8002a30:	40023800 	.word	0x40023800
 8002a34:	40020000 	.word	0x40020000

08002a38 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002a38:	6903      	ldr	r3, [r0, #16]
 8002a3a:	4219      	tst	r1, r3
 8002a3c:	d101      	bne.n	8002a42 <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002a3e:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 8002a40:	4770      	bx	lr
    bitstatus = GPIO_PIN_SET;
 8002a42:	2001      	movs	r0, #1
 8002a44:	4770      	bx	lr

08002a46 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a46:	b912      	cbnz	r2, 8002a4e <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002a48:	0409      	lsls	r1, r1, #16
 8002a4a:	6181      	str	r1, [r0, #24]
  }
}
 8002a4c:	4770      	bx	lr
    GPIOx->BSRR = GPIO_Pin;
 8002a4e:	6181      	str	r1, [r0, #24]
 8002a50:	4770      	bx	lr
	...

08002a54 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002a54:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002a56:	4b05      	ldr	r3, [pc, #20]	; (8002a6c <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8002a58:	695b      	ldr	r3, [r3, #20]
 8002a5a:	4203      	tst	r3, r0
 8002a5c:	d100      	bne.n	8002a60 <HAL_GPIO_EXTI_IRQHandler+0xc>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
}
 8002a5e:	bd08      	pop	{r3, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002a60:	4b02      	ldr	r3, [pc, #8]	; (8002a6c <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8002a62:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002a64:	f002 fe08 	bl	8005678 <HAL_GPIO_EXTI_Callback>
}
 8002a68:	e7f9      	b.n	8002a5e <HAL_GPIO_EXTI_IRQHandler+0xa>
 8002a6a:	bf00      	nop
 8002a6c:	40013c00 	.word	0x40013c00

08002a70 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8002a70:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8002a72:	684d      	ldr	r5, [r1, #4]
 8002a74:	6804      	ldr	r4, [r0, #0]
 8002a76:	68e3      	ldr	r3, [r4, #12]
 8002a78:	f3c3 430b 	ubfx	r3, r3, #16, #12
 8002a7c:	441d      	add	r5, r3
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8002a7e:	01d2      	lsls	r2, r2, #7
 8002a80:	4414      	add	r4, r2
 8002a82:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002a86:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8002a8a:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8002a8e:	680b      	ldr	r3, [r1, #0]
 8002a90:	6804      	ldr	r4, [r0, #0]
 8002a92:	68e6      	ldr	r6, [r4, #12]
 8002a94:	f3c6 460b 	ubfx	r6, r6, #16, #12
 8002a98:	4433      	add	r3, r6
 8002a9a:	3301      	adds	r3, #1
 8002a9c:	4414      	add	r4, r2
 8002a9e:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 8002aa2:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8002aa6:	68cd      	ldr	r5, [r1, #12]
 8002aa8:	6804      	ldr	r4, [r0, #0]
 8002aaa:	68e3      	ldr	r3, [r4, #12]
 8002aac:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002ab0:	441d      	add	r5, r3
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8002ab2:	4414      	add	r4, r2
 8002ab4:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 8002ab8:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8002abc:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8002ac0:	688b      	ldr	r3, [r1, #8]
 8002ac2:	6804      	ldr	r4, [r0, #0]
 8002ac4:	68e6      	ldr	r6, [r4, #12]
 8002ac6:	f3c6 060a 	ubfx	r6, r6, #0, #11
 8002aca:	4433      	add	r3, r6
 8002acc:	3301      	adds	r3, #1
 8002ace:	4414      	add	r4, r2
 8002ad0:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 8002ad4:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8002ad8:	6803      	ldr	r3, [r0, #0]
 8002ada:	4413      	add	r3, r2
 8002adc:	f8d3 4094 	ldr.w	r4, [r3, #148]	; 0x94
 8002ae0:	f024 0407 	bic.w	r4, r4, #7
 8002ae4:	f8c3 4094 	str.w	r4, [r3, #148]	; 0x94
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8002ae8:	6803      	ldr	r3, [r0, #0]
 8002aea:	4413      	add	r3, r2
 8002aec:	690c      	ldr	r4, [r1, #16]
 8002aee:	f8c3 4094 	str.w	r4, [r3, #148]	; 0x94

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8002af2:	f891 c031 	ldrb.w	ip, [r1, #49]	; 0x31
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8002af6:	f891 7032 	ldrb.w	r7, [r1, #50]	; 0x32
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8002afa:	698e      	ldr	r6, [r1, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8002afc:	6805      	ldr	r5, [r0, #0]
 8002afe:	4415      	add	r5, r2
 8002b00:	f8d5 309c 	ldr.w	r3, [r5, #156]	; 0x9c
 8002b04:	2400      	movs	r4, #0
 8002b06:	f8c5 409c 	str.w	r4, [r5, #156]	; 0x9c
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8002b0a:	f891 3030 	ldrb.w	r3, [r1, #48]	; 0x30
 8002b0e:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
 8002b12:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8002b16:	6805      	ldr	r5, [r0, #0]
 8002b18:	4415      	add	r5, r2
 8002b1a:	ea43 6306 	orr.w	r3, r3, r6, lsl #24
 8002b1e:	f8c5 309c 	str.w	r3, [r5, #156]	; 0x9c

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8002b22:	6803      	ldr	r3, [r0, #0]
 8002b24:	4413      	add	r3, r2
 8002b26:	f8d3 5098 	ldr.w	r5, [r3, #152]	; 0x98
 8002b2a:	f025 05ff 	bic.w	r5, r5, #255	; 0xff
 8002b2e:	f8c3 5098 	str.w	r5, [r3, #152]	; 0x98
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8002b32:	6803      	ldr	r3, [r0, #0]
 8002b34:	4413      	add	r3, r2
 8002b36:	694d      	ldr	r5, [r1, #20]
 8002b38:	f8c3 5098 	str.w	r5, [r3, #152]	; 0x98

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8002b3c:	6803      	ldr	r3, [r0, #0]
 8002b3e:	4413      	add	r3, r2
 8002b40:	f8d3 60a0 	ldr.w	r6, [r3, #160]	; 0xa0
 8002b44:	4d2d      	ldr	r5, [pc, #180]	; (8002bfc <LTDC_SetConfig+0x18c>)
 8002b46:	4035      	ands	r5, r6
 8002b48:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8002b4c:	69cd      	ldr	r5, [r1, #28]
 8002b4e:	6a0e      	ldr	r6, [r1, #32]
 8002b50:	6803      	ldr	r3, [r0, #0]
 8002b52:	4413      	add	r3, r2
 8002b54:	4335      	orrs	r5, r6
 8002b56:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8002b5a:	6803      	ldr	r3, [r0, #0]
 8002b5c:	4413      	add	r3, r2
 8002b5e:	f8d3 50ac 	ldr.w	r5, [r3, #172]	; 0xac
 8002b62:	f8c3 40ac 	str.w	r4, [r3, #172]	; 0xac
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8002b66:	6803      	ldr	r3, [r0, #0]
 8002b68:	4413      	add	r3, r2
 8002b6a:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 8002b6c:	f8c3 40ac 	str.w	r4, [r3, #172]	; 0xac

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8002b70:	690b      	ldr	r3, [r1, #16]
 8002b72:	b16b      	cbz	r3, 8002b90 <LTDC_SetConfig+0x120>
  {
    tmp = 4U;
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8002b74:	2b01      	cmp	r3, #1
 8002b76:	d03a      	beq.n	8002bee <LTDC_SetConfig+0x17e>
  {
    tmp = 3U;
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8002b78:	2b02      	cmp	r3, #2
 8002b7a:	bf18      	it	ne
 8002b7c:	2b04      	cmpne	r3, #4
 8002b7e:	d038      	beq.n	8002bf2 <LTDC_SetConfig+0x182>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8002b80:	2b03      	cmp	r3, #3
 8002b82:	d038      	beq.n	8002bf6 <LTDC_SetConfig+0x186>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8002b84:	2b07      	cmp	r3, #7
 8002b86:	d001      	beq.n	8002b8c <LTDC_SetConfig+0x11c>
  {
    tmp = 2U;
  }
  else
  {
    tmp = 1U;
 8002b88:	2301      	movs	r3, #1
 8002b8a:	e002      	b.n	8002b92 <LTDC_SetConfig+0x122>
    tmp = 2U;
 8002b8c:	2302      	movs	r3, #2
 8002b8e:	e000      	b.n	8002b92 <LTDC_SetConfig+0x122>
    tmp = 4U;
 8002b90:	2304      	movs	r3, #4
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8002b92:	6804      	ldr	r4, [r0, #0]
 8002b94:	4414      	add	r4, r2
 8002b96:	f8d4 50b0 	ldr.w	r5, [r4, #176]	; 0xb0
 8002b9a:	f005 25e0 	and.w	r5, r5, #3758153728	; 0xe000e000
 8002b9e:	f8c4 50b0 	str.w	r5, [r4, #176]	; 0xb0
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8002ba2:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 8002ba4:	fb03 f504 	mul.w	r5, r3, r4
 8002ba8:	684c      	ldr	r4, [r1, #4]
 8002baa:	680e      	ldr	r6, [r1, #0]
 8002bac:	1ba4      	subs	r4, r4, r6
 8002bae:	fb03 f304 	mul.w	r3, r3, r4
 8002bb2:	3303      	adds	r3, #3
 8002bb4:	6804      	ldr	r4, [r0, #0]
 8002bb6:	4414      	add	r4, r2
 8002bb8:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 8002bbc:	f8c4 30b0 	str.w	r3, [r4, #176]	; 0xb0
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8002bc0:	6803      	ldr	r3, [r0, #0]
 8002bc2:	4413      	add	r3, r2
 8002bc4:	f8d3 50b4 	ldr.w	r5, [r3, #180]	; 0xb4
 8002bc8:	4c0d      	ldr	r4, [pc, #52]	; (8002c00 <LTDC_SetConfig+0x190>)
 8002bca:	402c      	ands	r4, r5
 8002bcc:	f8c3 40b4 	str.w	r4, [r3, #180]	; 0xb4
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8002bd0:	6803      	ldr	r3, [r0, #0]
 8002bd2:	4413      	add	r3, r2
 8002bd4:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8002bd6:	f8c3 10b4 	str.w	r1, [r3, #180]	; 0xb4

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8002bda:	6803      	ldr	r3, [r0, #0]
 8002bdc:	441a      	add	r2, r3
 8002bde:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
 8002be2:	f043 0301 	orr.w	r3, r3, #1
 8002be6:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
}
 8002bea:	bcf0      	pop	{r4, r5, r6, r7}
 8002bec:	4770      	bx	lr
    tmp = 3U;
 8002bee:	2303      	movs	r3, #3
 8002bf0:	e7cf      	b.n	8002b92 <LTDC_SetConfig+0x122>
    tmp = 2U;
 8002bf2:	2302      	movs	r3, #2
 8002bf4:	e7cd      	b.n	8002b92 <LTDC_SetConfig+0x122>
 8002bf6:	2302      	movs	r3, #2
 8002bf8:	e7cb      	b.n	8002b92 <LTDC_SetConfig+0x122>
 8002bfa:	bf00      	nop
 8002bfc:	fffff8f8 	.word	0xfffff8f8
 8002c00:	fffff800 	.word	0xfffff800

08002c04 <HAL_LTDC_Init>:
  if (hltdc == NULL)
 8002c04:	2800      	cmp	r0, #0
 8002c06:	d072      	beq.n	8002cee <HAL_LTDC_Init+0xea>
{
 8002c08:	b538      	push	{r3, r4, r5, lr}
 8002c0a:	4604      	mov	r4, r0
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8002c0c:	f890 30a1 	ldrb.w	r3, [r0, #161]	; 0xa1
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d067      	beq.n	8002ce4 <HAL_LTDC_Init+0xe0>
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8002c14:	2302      	movs	r3, #2
 8002c16:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8002c1a:	6822      	ldr	r2, [r4, #0]
 8002c1c:	6993      	ldr	r3, [r2, #24]
 8002c1e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8002c22:	6193      	str	r3, [r2, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8002c24:	6821      	ldr	r1, [r4, #0]
 8002c26:	698a      	ldr	r2, [r1, #24]
 8002c28:	6863      	ldr	r3, [r4, #4]
 8002c2a:	68a0      	ldr	r0, [r4, #8]
 8002c2c:	4303      	orrs	r3, r0
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8002c2e:	68e0      	ldr	r0, [r4, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8002c30:	4303      	orrs	r3, r0
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8002c32:	6920      	ldr	r0, [r4, #16]
 8002c34:	4303      	orrs	r3, r0
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8002c36:	4313      	orrs	r3, r2
 8002c38:	618b      	str	r3, [r1, #24]
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8002c3a:	6821      	ldr	r1, [r4, #0]
 8002c3c:	688a      	ldr	r2, [r1, #8]
 8002c3e:	4b2d      	ldr	r3, [pc, #180]	; (8002cf4 <HAL_LTDC_Init+0xf0>)
 8002c40:	401a      	ands	r2, r3
 8002c42:	608a      	str	r2, [r1, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8002c44:	6965      	ldr	r5, [r4, #20]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8002c46:	6820      	ldr	r0, [r4, #0]
 8002c48:	6882      	ldr	r2, [r0, #8]
 8002c4a:	69a1      	ldr	r1, [r4, #24]
 8002c4c:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8002c50:	430a      	orrs	r2, r1
 8002c52:	6082      	str	r2, [r0, #8]
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8002c54:	6821      	ldr	r1, [r4, #0]
 8002c56:	68ca      	ldr	r2, [r1, #12]
 8002c58:	401a      	ands	r2, r3
 8002c5a:	60ca      	str	r2, [r1, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8002c5c:	69e5      	ldr	r5, [r4, #28]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8002c5e:	6820      	ldr	r0, [r4, #0]
 8002c60:	68c2      	ldr	r2, [r0, #12]
 8002c62:	6a21      	ldr	r1, [r4, #32]
 8002c64:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8002c68:	430a      	orrs	r2, r1
 8002c6a:	60c2      	str	r2, [r0, #12]
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8002c6c:	6821      	ldr	r1, [r4, #0]
 8002c6e:	690a      	ldr	r2, [r1, #16]
 8002c70:	401a      	ands	r2, r3
 8002c72:	610a      	str	r2, [r1, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8002c74:	6a65      	ldr	r5, [r4, #36]	; 0x24
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8002c76:	6820      	ldr	r0, [r4, #0]
 8002c78:	6902      	ldr	r2, [r0, #16]
 8002c7a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8002c7c:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8002c80:	430a      	orrs	r2, r1
 8002c82:	6102      	str	r2, [r0, #16]
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8002c84:	6821      	ldr	r1, [r4, #0]
 8002c86:	694a      	ldr	r2, [r1, #20]
 8002c88:	4013      	ands	r3, r2
 8002c8a:	614b      	str	r3, [r1, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8002c8c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8002c8e:	6821      	ldr	r1, [r4, #0]
 8002c90:	694b      	ldr	r3, [r1, #20]
 8002c92:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002c94:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8002c98:	4313      	orrs	r3, r2
 8002c9a:	614b      	str	r3, [r1, #20]
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8002c9c:	f894 0035 	ldrb.w	r0, [r4, #53]	; 0x35
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8002ca0:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
 8002ca4:	041b      	lsls	r3, r3, #16
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8002ca6:	6821      	ldr	r1, [r4, #0]
 8002ca8:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8002caa:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8002cae:	62ca      	str	r2, [r1, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8002cb0:	6821      	ldr	r1, [r4, #0]
 8002cb2:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8002cb4:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8002cb8:	f894 0034 	ldrb.w	r0, [r4, #52]	; 0x34
 8002cbc:	4303      	orrs	r3, r0
 8002cbe:	4313      	orrs	r3, r2
 8002cc0:	62cb      	str	r3, [r1, #44]	; 0x2c
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8002cc2:	6822      	ldr	r2, [r4, #0]
 8002cc4:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8002cc6:	f043 0306 	orr.w	r3, r3, #6
 8002cca:	6353      	str	r3, [r2, #52]	; 0x34
  __HAL_LTDC_ENABLE(hltdc);
 8002ccc:	6822      	ldr	r2, [r4, #0]
 8002cce:	6993      	ldr	r3, [r2, #24]
 8002cd0:	f043 0301 	orr.w	r3, r3, #1
 8002cd4:	6193      	str	r3, [r2, #24]
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8002cd6:	2000      	movs	r0, #0
 8002cd8:	f8c4 00a4 	str.w	r0, [r4, #164]	; 0xa4
  hltdc->State = HAL_LTDC_STATE_READY;
 8002cdc:	2301      	movs	r3, #1
 8002cde:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
}
 8002ce2:	bd38      	pop	{r3, r4, r5, pc}
    hltdc->Lock = HAL_UNLOCKED;
 8002ce4:	f880 30a0 	strb.w	r3, [r0, #160]	; 0xa0
    HAL_LTDC_MspInit(hltdc);
 8002ce8:	f002 fe5e 	bl	80059a8 <HAL_LTDC_MspInit>
 8002cec:	e792      	b.n	8002c14 <HAL_LTDC_Init+0x10>
    return HAL_ERROR;
 8002cee:	2001      	movs	r0, #1
}
 8002cf0:	4770      	bx	lr
 8002cf2:	bf00      	nop
 8002cf4:	f000f800 	.word	0xf000f800

08002cf8 <HAL_LTDC_ErrorCallback>:
}
 8002cf8:	4770      	bx	lr

08002cfa <HAL_LTDC_LineEventCallback>:
}
 8002cfa:	4770      	bx	lr

08002cfc <HAL_LTDC_ReloadEventCallback>:
}
 8002cfc:	4770      	bx	lr

08002cfe <HAL_LTDC_IRQHandler>:
{
 8002cfe:	b570      	push	{r4, r5, r6, lr}
 8002d00:	4604      	mov	r4, r0
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8002d02:	6803      	ldr	r3, [r0, #0]
 8002d04:	6b9d      	ldr	r5, [r3, #56]	; 0x38
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8002d06:	6b5e      	ldr	r6, [r3, #52]	; 0x34
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8002d08:	f015 0f04 	tst.w	r5, #4
 8002d0c:	d002      	beq.n	8002d14 <HAL_LTDC_IRQHandler+0x16>
 8002d0e:	f016 0f04 	tst.w	r6, #4
 8002d12:	d112      	bne.n	8002d3a <HAL_LTDC_IRQHandler+0x3c>
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 8002d14:	f015 0f02 	tst.w	r5, #2
 8002d18:	d002      	beq.n	8002d20 <HAL_LTDC_IRQHandler+0x22>
 8002d1a:	f016 0f02 	tst.w	r6, #2
 8002d1e:	d121      	bne.n	8002d64 <HAL_LTDC_IRQHandler+0x66>
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8002d20:	f015 0f01 	tst.w	r5, #1
 8002d24:	d002      	beq.n	8002d2c <HAL_LTDC_IRQHandler+0x2e>
 8002d26:	f016 0f01 	tst.w	r6, #1
 8002d2a:	d132      	bne.n	8002d92 <HAL_LTDC_IRQHandler+0x94>
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8002d2c:	f015 0f08 	tst.w	r5, #8
 8002d30:	d002      	beq.n	8002d38 <HAL_LTDC_IRQHandler+0x3a>
 8002d32:	f016 0f08 	tst.w	r6, #8
 8002d36:	d13d      	bne.n	8002db4 <HAL_LTDC_IRQHandler+0xb6>
}
 8002d38:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8002d3a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002d3c:	f022 0204 	bic.w	r2, r2, #4
 8002d40:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8002d42:	6803      	ldr	r3, [r0, #0]
 8002d44:	2204      	movs	r2, #4
 8002d46:	63da      	str	r2, [r3, #60]	; 0x3c
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8002d48:	f8d0 30a4 	ldr.w	r3, [r0, #164]	; 0xa4
 8002d4c:	f043 0301 	orr.w	r3, r3, #1
 8002d50:	f8c0 30a4 	str.w	r3, [r0, #164]	; 0xa4
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8002d54:	f880 20a1 	strb.w	r2, [r0, #161]	; 0xa1
    __HAL_UNLOCK(hltdc);
 8002d58:	2300      	movs	r3, #0
 8002d5a:	f880 30a0 	strb.w	r3, [r0, #160]	; 0xa0
    HAL_LTDC_ErrorCallback(hltdc);
 8002d5e:	f7ff ffcb 	bl	8002cf8 <HAL_LTDC_ErrorCallback>
 8002d62:	e7d7      	b.n	8002d14 <HAL_LTDC_IRQHandler+0x16>
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8002d64:	6822      	ldr	r2, [r4, #0]
 8002d66:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8002d68:	f023 0302 	bic.w	r3, r3, #2
 8002d6c:	6353      	str	r3, [r2, #52]	; 0x34
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8002d6e:	6823      	ldr	r3, [r4, #0]
 8002d70:	2202      	movs	r2, #2
 8002d72:	63da      	str	r2, [r3, #60]	; 0x3c
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8002d74:	f8d4 30a4 	ldr.w	r3, [r4, #164]	; 0xa4
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8002d7e:	2304      	movs	r3, #4
 8002d80:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
    __HAL_UNLOCK(hltdc);
 8002d84:	2300      	movs	r3, #0
 8002d86:	f884 30a0 	strb.w	r3, [r4, #160]	; 0xa0
    HAL_LTDC_ErrorCallback(hltdc);
 8002d8a:	4620      	mov	r0, r4
 8002d8c:	f7ff ffb4 	bl	8002cf8 <HAL_LTDC_ErrorCallback>
 8002d90:	e7c6      	b.n	8002d20 <HAL_LTDC_IRQHandler+0x22>
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8002d92:	6822      	ldr	r2, [r4, #0]
 8002d94:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8002d96:	f023 0301 	bic.w	r3, r3, #1
 8002d9a:	6353      	str	r3, [r2, #52]	; 0x34
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8002d9c:	6822      	ldr	r2, [r4, #0]
 8002d9e:	2301      	movs	r3, #1
 8002da0:	63d3      	str	r3, [r2, #60]	; 0x3c
    hltdc->State = HAL_LTDC_STATE_READY;
 8002da2:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
    __HAL_UNLOCK(hltdc);
 8002da6:	2300      	movs	r3, #0
 8002da8:	f884 30a0 	strb.w	r3, [r4, #160]	; 0xa0
    HAL_LTDC_LineEventCallback(hltdc);
 8002dac:	4620      	mov	r0, r4
 8002dae:	f7ff ffa4 	bl	8002cfa <HAL_LTDC_LineEventCallback>
 8002db2:	e7bb      	b.n	8002d2c <HAL_LTDC_IRQHandler+0x2e>
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8002db4:	6822      	ldr	r2, [r4, #0]
 8002db6:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8002db8:	f023 0308 	bic.w	r3, r3, #8
 8002dbc:	6353      	str	r3, [r2, #52]	; 0x34
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8002dbe:	6823      	ldr	r3, [r4, #0]
 8002dc0:	2208      	movs	r2, #8
 8002dc2:	63da      	str	r2, [r3, #60]	; 0x3c
    hltdc->State = HAL_LTDC_STATE_READY;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
    __HAL_UNLOCK(hltdc);
 8002dca:	2300      	movs	r3, #0
 8002dcc:	f884 30a0 	strb.w	r3, [r4, #160]	; 0xa0
    HAL_LTDC_ReloadEventCallback(hltdc);
 8002dd0:	4620      	mov	r0, r4
 8002dd2:	f7ff ff93 	bl	8002cfc <HAL_LTDC_ReloadEventCallback>
}
 8002dd6:	e7af      	b.n	8002d38 <HAL_LTDC_IRQHandler+0x3a>

08002dd8 <HAL_LTDC_ConfigLayer>:
  __HAL_LOCK(hltdc);
 8002dd8:	f890 30a0 	ldrb.w	r3, [r0, #160]	; 0xa0
 8002ddc:	2b01      	cmp	r3, #1
 8002dde:	d027      	beq.n	8002e30 <HAL_LTDC_ConfigLayer+0x58>
{
 8002de0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002de4:	4694      	mov	ip, r2
 8002de6:	460f      	mov	r7, r1
 8002de8:	4606      	mov	r6, r0
  __HAL_LOCK(hltdc);
 8002dea:	f04f 0801 	mov.w	r8, #1
 8002dee:	f880 80a0 	strb.w	r8, [r0, #160]	; 0xa0
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8002df2:	2302      	movs	r3, #2
 8002df4:	f880 30a1 	strb.w	r3, [r0, #161]	; 0xa1
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8002df8:	2434      	movs	r4, #52	; 0x34
 8002dfa:	fb04 0402 	mla	r4, r4, r2, r0
 8002dfe:	3438      	adds	r4, #56	; 0x38
 8002e00:	460d      	mov	r5, r1
 8002e02:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002e04:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002e06:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002e08:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002e0a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002e0c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002e0e:	682b      	ldr	r3, [r5, #0]
 8002e10:	6023      	str	r3, [r4, #0]
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8002e12:	4662      	mov	r2, ip
 8002e14:	4639      	mov	r1, r7
 8002e16:	4630      	mov	r0, r6
 8002e18:	f7ff fe2a 	bl	8002a70 <LTDC_SetConfig>
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8002e1c:	6833      	ldr	r3, [r6, #0]
 8002e1e:	f8c3 8024 	str.w	r8, [r3, #36]	; 0x24
  hltdc->State  = HAL_LTDC_STATE_READY;
 8002e22:	f886 80a1 	strb.w	r8, [r6, #161]	; 0xa1
  __HAL_UNLOCK(hltdc);
 8002e26:	2000      	movs	r0, #0
 8002e28:	f886 00a0 	strb.w	r0, [r6, #160]	; 0xa0
}
 8002e2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(hltdc);
 8002e30:	2002      	movs	r0, #2
}
 8002e32:	4770      	bx	lr

08002e34 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002e34:	b510      	push	{r4, lr}
 8002e36:	b082      	sub	sp, #8
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 8002e38:	4b1b      	ldr	r3, [pc, #108]	; (8002ea8 <HAL_PWREx_EnableOverDrive+0x74>)
 8002e3a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e3c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002e40:	641a      	str	r2, [r3, #64]	; 0x40
 8002e42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e48:	9301      	str	r3, [sp, #4]
 8002e4a:	9b01      	ldr	r3, [sp, #4]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002e4c:	4a17      	ldr	r2, [pc, #92]	; (8002eac <HAL_PWREx_EnableOverDrive+0x78>)
 8002e4e:	6813      	ldr	r3, [r2, #0]
 8002e50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e54:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002e56:	f7fe fed5 	bl	8001c04 <HAL_GetTick>
 8002e5a:	4604      	mov	r4, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002e5c:	4b13      	ldr	r3, [pc, #76]	; (8002eac <HAL_PWREx_EnableOverDrive+0x78>)
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002e64:	d108      	bne.n	8002e78 <HAL_PWREx_EnableOverDrive+0x44>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002e66:	f7fe fecd 	bl	8001c04 <HAL_GetTick>
 8002e6a:	1b00      	subs	r0, r0, r4
 8002e6c:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8002e70:	d9f4      	bls.n	8002e5c <HAL_PWREx_EnableOverDrive+0x28>
    {
      return HAL_TIMEOUT;
 8002e72:	2003      	movs	r0, #3
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
}
 8002e74:	b002      	add	sp, #8
 8002e76:	bd10      	pop	{r4, pc}
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002e78:	4a0c      	ldr	r2, [pc, #48]	; (8002eac <HAL_PWREx_EnableOverDrive+0x78>)
 8002e7a:	6813      	ldr	r3, [r2, #0]
 8002e7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e80:	6013      	str	r3, [r2, #0]
  tickstart = HAL_GetTick();
 8002e82:	f7fe febf 	bl	8001c04 <HAL_GetTick>
 8002e86:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002e88:	4b08      	ldr	r3, [pc, #32]	; (8002eac <HAL_PWREx_EnableOverDrive+0x78>)
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002e90:	d107      	bne.n	8002ea2 <HAL_PWREx_EnableOverDrive+0x6e>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002e92:	f7fe feb7 	bl	8001c04 <HAL_GetTick>
 8002e96:	1b00      	subs	r0, r0, r4
 8002e98:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8002e9c:	d9f4      	bls.n	8002e88 <HAL_PWREx_EnableOverDrive+0x54>
      return HAL_TIMEOUT;
 8002e9e:	2003      	movs	r0, #3
 8002ea0:	e7e8      	b.n	8002e74 <HAL_PWREx_EnableOverDrive+0x40>
  return HAL_OK;
 8002ea2:	2000      	movs	r0, #0
 8002ea4:	e7e6      	b.n	8002e74 <HAL_PWREx_EnableOverDrive+0x40>
 8002ea6:	bf00      	nop
 8002ea8:	40023800 	.word	0x40023800
 8002eac:	40007000 	.word	0x40007000

08002eb0 <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002eb0:	2800      	cmp	r0, #0
 8002eb2:	f000 81db 	beq.w	800326c <HAL_RCC_OscConfig+0x3bc>
{
 8002eb6:	b570      	push	{r4, r5, r6, lr}
 8002eb8:	b082      	sub	sp, #8
 8002eba:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ebc:	6803      	ldr	r3, [r0, #0]
 8002ebe:	f013 0f01 	tst.w	r3, #1
 8002ec2:	d029      	beq.n	8002f18 <HAL_RCC_OscConfig+0x68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ec4:	4ba2      	ldr	r3, [pc, #648]	; (8003150 <HAL_RCC_OscConfig+0x2a0>)
 8002ec6:	689b      	ldr	r3, [r3, #8]
 8002ec8:	f003 030c 	and.w	r3, r3, #12
 8002ecc:	2b04      	cmp	r3, #4
 8002ece:	d01a      	beq.n	8002f06 <HAL_RCC_OscConfig+0x56>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ed0:	4b9f      	ldr	r3, [pc, #636]	; (8003150 <HAL_RCC_OscConfig+0x2a0>)
 8002ed2:	689b      	ldr	r3, [r3, #8]
 8002ed4:	f003 030c 	and.w	r3, r3, #12
 8002ed8:	2b08      	cmp	r3, #8
 8002eda:	d00f      	beq.n	8002efc <HAL_RCC_OscConfig+0x4c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002edc:	6863      	ldr	r3, [r4, #4]
 8002ede:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ee2:	d040      	beq.n	8002f66 <HAL_RCC_OscConfig+0xb6>
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d154      	bne.n	8002f92 <HAL_RCC_OscConfig+0xe2>
 8002ee8:	4b99      	ldr	r3, [pc, #612]	; (8003150 <HAL_RCC_OscConfig+0x2a0>)
 8002eea:	681a      	ldr	r2, [r3, #0]
 8002eec:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002ef0:	601a      	str	r2, [r3, #0]
 8002ef2:	681a      	ldr	r2, [r3, #0]
 8002ef4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002ef8:	601a      	str	r2, [r3, #0]
 8002efa:	e039      	b.n	8002f70 <HAL_RCC_OscConfig+0xc0>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002efc:	4b94      	ldr	r3, [pc, #592]	; (8003150 <HAL_RCC_OscConfig+0x2a0>)
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8002f04:	d0ea      	beq.n	8002edc <HAL_RCC_OscConfig+0x2c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f06:	4b92      	ldr	r3, [pc, #584]	; (8003150 <HAL_RCC_OscConfig+0x2a0>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002f0e:	d003      	beq.n	8002f18 <HAL_RCC_OscConfig+0x68>
 8002f10:	6863      	ldr	r3, [r4, #4]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	f000 81ac 	beq.w	8003270 <HAL_RCC_OscConfig+0x3c0>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f18:	6823      	ldr	r3, [r4, #0]
 8002f1a:	f013 0f02 	tst.w	r3, #2
 8002f1e:	d075      	beq.n	800300c <HAL_RCC_OscConfig+0x15c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002f20:	4b8b      	ldr	r3, [pc, #556]	; (8003150 <HAL_RCC_OscConfig+0x2a0>)
 8002f22:	689b      	ldr	r3, [r3, #8]
 8002f24:	f013 0f0c 	tst.w	r3, #12
 8002f28:	d05e      	beq.n	8002fe8 <HAL_RCC_OscConfig+0x138>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f2a:	4b89      	ldr	r3, [pc, #548]	; (8003150 <HAL_RCC_OscConfig+0x2a0>)
 8002f2c:	689b      	ldr	r3, [r3, #8]
 8002f2e:	f003 030c 	and.w	r3, r3, #12
 8002f32:	2b08      	cmp	r3, #8
 8002f34:	d053      	beq.n	8002fde <HAL_RCC_OscConfig+0x12e>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002f36:	68e3      	ldr	r3, [r4, #12]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	f000 808a 	beq.w	8003052 <HAL_RCC_OscConfig+0x1a2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f3e:	4a84      	ldr	r2, [pc, #528]	; (8003150 <HAL_RCC_OscConfig+0x2a0>)
 8002f40:	6813      	ldr	r3, [r2, #0]
 8002f42:	f043 0301 	orr.w	r3, r3, #1
 8002f46:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f48:	f7fe fe5c 	bl	8001c04 <HAL_GetTick>
 8002f4c:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f4e:	4b80      	ldr	r3, [pc, #512]	; (8003150 <HAL_RCC_OscConfig+0x2a0>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f013 0f02 	tst.w	r3, #2
 8002f56:	d173      	bne.n	8003040 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002f58:	f7fe fe54 	bl	8001c04 <HAL_GetTick>
 8002f5c:	1b40      	subs	r0, r0, r5
 8002f5e:	2802      	cmp	r0, #2
 8002f60:	d9f5      	bls.n	8002f4e <HAL_RCC_OscConfig+0x9e>
          {
            return HAL_TIMEOUT;
 8002f62:	2003      	movs	r0, #3
 8002f64:	e187      	b.n	8003276 <HAL_RCC_OscConfig+0x3c6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f66:	4a7a      	ldr	r2, [pc, #488]	; (8003150 <HAL_RCC_OscConfig+0x2a0>)
 8002f68:	6813      	ldr	r3, [r2, #0]
 8002f6a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f6e:	6013      	str	r3, [r2, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f70:	6863      	ldr	r3, [r4, #4]
 8002f72:	b32b      	cbz	r3, 8002fc0 <HAL_RCC_OscConfig+0x110>
        tickstart = HAL_GetTick();
 8002f74:	f7fe fe46 	bl	8001c04 <HAL_GetTick>
 8002f78:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f7a:	4b75      	ldr	r3, [pc, #468]	; (8003150 <HAL_RCC_OscConfig+0x2a0>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002f82:	d1c9      	bne.n	8002f18 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f84:	f7fe fe3e 	bl	8001c04 <HAL_GetTick>
 8002f88:	1b40      	subs	r0, r0, r5
 8002f8a:	2864      	cmp	r0, #100	; 0x64
 8002f8c:	d9f5      	bls.n	8002f7a <HAL_RCC_OscConfig+0xca>
            return HAL_TIMEOUT;
 8002f8e:	2003      	movs	r0, #3
 8002f90:	e171      	b.n	8003276 <HAL_RCC_OscConfig+0x3c6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f92:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002f96:	d009      	beq.n	8002fac <HAL_RCC_OscConfig+0xfc>
 8002f98:	4b6d      	ldr	r3, [pc, #436]	; (8003150 <HAL_RCC_OscConfig+0x2a0>)
 8002f9a:	681a      	ldr	r2, [r3, #0]
 8002f9c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002fa0:	601a      	str	r2, [r3, #0]
 8002fa2:	681a      	ldr	r2, [r3, #0]
 8002fa4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002fa8:	601a      	str	r2, [r3, #0]
 8002faa:	e7e1      	b.n	8002f70 <HAL_RCC_OscConfig+0xc0>
 8002fac:	4b68      	ldr	r3, [pc, #416]	; (8003150 <HAL_RCC_OscConfig+0x2a0>)
 8002fae:	681a      	ldr	r2, [r3, #0]
 8002fb0:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002fb4:	601a      	str	r2, [r3, #0]
 8002fb6:	681a      	ldr	r2, [r3, #0]
 8002fb8:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002fbc:	601a      	str	r2, [r3, #0]
 8002fbe:	e7d7      	b.n	8002f70 <HAL_RCC_OscConfig+0xc0>
        tickstart = HAL_GetTick();
 8002fc0:	f7fe fe20 	bl	8001c04 <HAL_GetTick>
 8002fc4:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fc6:	4b62      	ldr	r3, [pc, #392]	; (8003150 <HAL_RCC_OscConfig+0x2a0>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002fce:	d0a3      	beq.n	8002f18 <HAL_RCC_OscConfig+0x68>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002fd0:	f7fe fe18 	bl	8001c04 <HAL_GetTick>
 8002fd4:	1b40      	subs	r0, r0, r5
 8002fd6:	2864      	cmp	r0, #100	; 0x64
 8002fd8:	d9f5      	bls.n	8002fc6 <HAL_RCC_OscConfig+0x116>
            return HAL_TIMEOUT;
 8002fda:	2003      	movs	r0, #3
 8002fdc:	e14b      	b.n	8003276 <HAL_RCC_OscConfig+0x3c6>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002fde:	4b5c      	ldr	r3, [pc, #368]	; (8003150 <HAL_RCC_OscConfig+0x2a0>)
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8002fe6:	d1a6      	bne.n	8002f36 <HAL_RCC_OscConfig+0x86>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fe8:	4b59      	ldr	r3, [pc, #356]	; (8003150 <HAL_RCC_OscConfig+0x2a0>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f013 0f02 	tst.w	r3, #2
 8002ff0:	d004      	beq.n	8002ffc <HAL_RCC_OscConfig+0x14c>
 8002ff2:	68e3      	ldr	r3, [r4, #12]
 8002ff4:	2b01      	cmp	r3, #1
 8002ff6:	d001      	beq.n	8002ffc <HAL_RCC_OscConfig+0x14c>
        return HAL_ERROR;
 8002ff8:	2001      	movs	r0, #1
 8002ffa:	e13c      	b.n	8003276 <HAL_RCC_OscConfig+0x3c6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ffc:	4a54      	ldr	r2, [pc, #336]	; (8003150 <HAL_RCC_OscConfig+0x2a0>)
 8002ffe:	6813      	ldr	r3, [r2, #0]
 8003000:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8003004:	6921      	ldr	r1, [r4, #16]
 8003006:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800300a:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800300c:	6823      	ldr	r3, [r4, #0]
 800300e:	f013 0f08 	tst.w	r3, #8
 8003012:	d046      	beq.n	80030a2 <HAL_RCC_OscConfig+0x1f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003014:	6963      	ldr	r3, [r4, #20]
 8003016:	b383      	cbz	r3, 800307a <HAL_RCC_OscConfig+0x1ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003018:	4a4d      	ldr	r2, [pc, #308]	; (8003150 <HAL_RCC_OscConfig+0x2a0>)
 800301a:	6f53      	ldr	r3, [r2, #116]	; 0x74
 800301c:	f043 0301 	orr.w	r3, r3, #1
 8003020:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003022:	f7fe fdef 	bl	8001c04 <HAL_GetTick>
 8003026:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003028:	4b49      	ldr	r3, [pc, #292]	; (8003150 <HAL_RCC_OscConfig+0x2a0>)
 800302a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800302c:	f013 0f02 	tst.w	r3, #2
 8003030:	d137      	bne.n	80030a2 <HAL_RCC_OscConfig+0x1f2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003032:	f7fe fde7 	bl	8001c04 <HAL_GetTick>
 8003036:	1b40      	subs	r0, r0, r5
 8003038:	2802      	cmp	r0, #2
 800303a:	d9f5      	bls.n	8003028 <HAL_RCC_OscConfig+0x178>
        {
          return HAL_TIMEOUT;
 800303c:	2003      	movs	r0, #3
 800303e:	e11a      	b.n	8003276 <HAL_RCC_OscConfig+0x3c6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003040:	4a43      	ldr	r2, [pc, #268]	; (8003150 <HAL_RCC_OscConfig+0x2a0>)
 8003042:	6813      	ldr	r3, [r2, #0]
 8003044:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8003048:	6921      	ldr	r1, [r4, #16]
 800304a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800304e:	6013      	str	r3, [r2, #0]
 8003050:	e7dc      	b.n	800300c <HAL_RCC_OscConfig+0x15c>
        __HAL_RCC_HSI_DISABLE();
 8003052:	4a3f      	ldr	r2, [pc, #252]	; (8003150 <HAL_RCC_OscConfig+0x2a0>)
 8003054:	6813      	ldr	r3, [r2, #0]
 8003056:	f023 0301 	bic.w	r3, r3, #1
 800305a:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800305c:	f7fe fdd2 	bl	8001c04 <HAL_GetTick>
 8003060:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003062:	4b3b      	ldr	r3, [pc, #236]	; (8003150 <HAL_RCC_OscConfig+0x2a0>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f013 0f02 	tst.w	r3, #2
 800306a:	d0cf      	beq.n	800300c <HAL_RCC_OscConfig+0x15c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800306c:	f7fe fdca 	bl	8001c04 <HAL_GetTick>
 8003070:	1b40      	subs	r0, r0, r5
 8003072:	2802      	cmp	r0, #2
 8003074:	d9f5      	bls.n	8003062 <HAL_RCC_OscConfig+0x1b2>
            return HAL_TIMEOUT;
 8003076:	2003      	movs	r0, #3
 8003078:	e0fd      	b.n	8003276 <HAL_RCC_OscConfig+0x3c6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800307a:	4a35      	ldr	r2, [pc, #212]	; (8003150 <HAL_RCC_OscConfig+0x2a0>)
 800307c:	6f53      	ldr	r3, [r2, #116]	; 0x74
 800307e:	f023 0301 	bic.w	r3, r3, #1
 8003082:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003084:	f7fe fdbe 	bl	8001c04 <HAL_GetTick>
 8003088:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800308a:	4b31      	ldr	r3, [pc, #196]	; (8003150 <HAL_RCC_OscConfig+0x2a0>)
 800308c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800308e:	f013 0f02 	tst.w	r3, #2
 8003092:	d006      	beq.n	80030a2 <HAL_RCC_OscConfig+0x1f2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003094:	f7fe fdb6 	bl	8001c04 <HAL_GetTick>
 8003098:	1b40      	subs	r0, r0, r5
 800309a:	2802      	cmp	r0, #2
 800309c:	d9f5      	bls.n	800308a <HAL_RCC_OscConfig+0x1da>
        {
          return HAL_TIMEOUT;
 800309e:	2003      	movs	r0, #3
 80030a0:	e0e9      	b.n	8003276 <HAL_RCC_OscConfig+0x3c6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030a2:	6823      	ldr	r3, [r4, #0]
 80030a4:	f013 0f04 	tst.w	r3, #4
 80030a8:	d07e      	beq.n	80031a8 <HAL_RCC_OscConfig+0x2f8>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030aa:	4b29      	ldr	r3, [pc, #164]	; (8003150 <HAL_RCC_OscConfig+0x2a0>)
 80030ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ae:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80030b2:	d11e      	bne.n	80030f2 <HAL_RCC_OscConfig+0x242>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80030b4:	4b26      	ldr	r3, [pc, #152]	; (8003150 <HAL_RCC_OscConfig+0x2a0>)
 80030b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80030b8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80030bc:	641a      	str	r2, [r3, #64]	; 0x40
 80030be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030c4:	9301      	str	r3, [sp, #4]
 80030c6:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80030c8:	2501      	movs	r5, #1
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80030ca:	4b22      	ldr	r3, [pc, #136]	; (8003154 <HAL_RCC_OscConfig+0x2a4>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f413 7f80 	tst.w	r3, #256	; 0x100
 80030d2:	d010      	beq.n	80030f6 <HAL_RCC_OscConfig+0x246>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030d4:	68a3      	ldr	r3, [r4, #8]
 80030d6:	2b01      	cmp	r3, #1
 80030d8:	d021      	beq.n	800311e <HAL_RCC_OscConfig+0x26e>
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d13c      	bne.n	8003158 <HAL_RCC_OscConfig+0x2a8>
 80030de:	4b1c      	ldr	r3, [pc, #112]	; (8003150 <HAL_RCC_OscConfig+0x2a0>)
 80030e0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80030e2:	f022 0201 	bic.w	r2, r2, #1
 80030e6:	671a      	str	r2, [r3, #112]	; 0x70
 80030e8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80030ea:	f022 0204 	bic.w	r2, r2, #4
 80030ee:	671a      	str	r2, [r3, #112]	; 0x70
 80030f0:	e01a      	b.n	8003128 <HAL_RCC_OscConfig+0x278>
  FlagStatus pwrclkchanged = RESET;
 80030f2:	2500      	movs	r5, #0
 80030f4:	e7e9      	b.n	80030ca <HAL_RCC_OscConfig+0x21a>
      PWR->CR1 |= PWR_CR1_DBP;
 80030f6:	4a17      	ldr	r2, [pc, #92]	; (8003154 <HAL_RCC_OscConfig+0x2a4>)
 80030f8:	6813      	ldr	r3, [r2, #0]
 80030fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030fe:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8003100:	f7fe fd80 	bl	8001c04 <HAL_GetTick>
 8003104:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003106:	4b13      	ldr	r3, [pc, #76]	; (8003154 <HAL_RCC_OscConfig+0x2a4>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f413 7f80 	tst.w	r3, #256	; 0x100
 800310e:	d1e1      	bne.n	80030d4 <HAL_RCC_OscConfig+0x224>
        if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003110:	f7fe fd78 	bl	8001c04 <HAL_GetTick>
 8003114:	1b80      	subs	r0, r0, r6
 8003116:	2864      	cmp	r0, #100	; 0x64
 8003118:	d9f5      	bls.n	8003106 <HAL_RCC_OscConfig+0x256>
          return HAL_TIMEOUT;
 800311a:	2003      	movs	r0, #3
 800311c:	e0ab      	b.n	8003276 <HAL_RCC_OscConfig+0x3c6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800311e:	4a0c      	ldr	r2, [pc, #48]	; (8003150 <HAL_RCC_OscConfig+0x2a0>)
 8003120:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8003122:	f043 0301 	orr.w	r3, r3, #1
 8003126:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003128:	68a3      	ldr	r3, [r4, #8]
 800312a:	b35b      	cbz	r3, 8003184 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800312c:	f7fe fd6a 	bl	8001c04 <HAL_GetTick>
 8003130:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003132:	4b07      	ldr	r3, [pc, #28]	; (8003150 <HAL_RCC_OscConfig+0x2a0>)
 8003134:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003136:	f013 0f02 	tst.w	r3, #2
 800313a:	d134      	bne.n	80031a6 <HAL_RCC_OscConfig+0x2f6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800313c:	f7fe fd62 	bl	8001c04 <HAL_GetTick>
 8003140:	1b80      	subs	r0, r0, r6
 8003142:	f241 3388 	movw	r3, #5000	; 0x1388
 8003146:	4298      	cmp	r0, r3
 8003148:	d9f3      	bls.n	8003132 <HAL_RCC_OscConfig+0x282>
        {
          return HAL_TIMEOUT;
 800314a:	2003      	movs	r0, #3
 800314c:	e093      	b.n	8003276 <HAL_RCC_OscConfig+0x3c6>
 800314e:	bf00      	nop
 8003150:	40023800 	.word	0x40023800
 8003154:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003158:	2b05      	cmp	r3, #5
 800315a:	d009      	beq.n	8003170 <HAL_RCC_OscConfig+0x2c0>
 800315c:	4b48      	ldr	r3, [pc, #288]	; (8003280 <HAL_RCC_OscConfig+0x3d0>)
 800315e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003160:	f022 0201 	bic.w	r2, r2, #1
 8003164:	671a      	str	r2, [r3, #112]	; 0x70
 8003166:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003168:	f022 0204 	bic.w	r2, r2, #4
 800316c:	671a      	str	r2, [r3, #112]	; 0x70
 800316e:	e7db      	b.n	8003128 <HAL_RCC_OscConfig+0x278>
 8003170:	4b43      	ldr	r3, [pc, #268]	; (8003280 <HAL_RCC_OscConfig+0x3d0>)
 8003172:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003174:	f042 0204 	orr.w	r2, r2, #4
 8003178:	671a      	str	r2, [r3, #112]	; 0x70
 800317a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800317c:	f042 0201 	orr.w	r2, r2, #1
 8003180:	671a      	str	r2, [r3, #112]	; 0x70
 8003182:	e7d1      	b.n	8003128 <HAL_RCC_OscConfig+0x278>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003184:	f7fe fd3e 	bl	8001c04 <HAL_GetTick>
 8003188:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800318a:	4b3d      	ldr	r3, [pc, #244]	; (8003280 <HAL_RCC_OscConfig+0x3d0>)
 800318c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800318e:	f013 0f02 	tst.w	r3, #2
 8003192:	d008      	beq.n	80031a6 <HAL_RCC_OscConfig+0x2f6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003194:	f7fe fd36 	bl	8001c04 <HAL_GetTick>
 8003198:	1b80      	subs	r0, r0, r6
 800319a:	f241 3388 	movw	r3, #5000	; 0x1388
 800319e:	4298      	cmp	r0, r3
 80031a0:	d9f3      	bls.n	800318a <HAL_RCC_OscConfig+0x2da>
        {
          return HAL_TIMEOUT;
 80031a2:	2003      	movs	r0, #3
 80031a4:	e067      	b.n	8003276 <HAL_RCC_OscConfig+0x3c6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80031a6:	b9f5      	cbnz	r5, 80031e6 <HAL_RCC_OscConfig+0x336>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80031a8:	69a3      	ldr	r3, [r4, #24]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d062      	beq.n	8003274 <HAL_RCC_OscConfig+0x3c4>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80031ae:	4a34      	ldr	r2, [pc, #208]	; (8003280 <HAL_RCC_OscConfig+0x3d0>)
 80031b0:	6892      	ldr	r2, [r2, #8]
 80031b2:	f002 020c 	and.w	r2, r2, #12
 80031b6:	2a08      	cmp	r2, #8
 80031b8:	d05f      	beq.n	800327a <HAL_RCC_OscConfig+0x3ca>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80031ba:	2b02      	cmp	r3, #2
 80031bc:	d019      	beq.n	80031f2 <HAL_RCC_OscConfig+0x342>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031be:	4a30      	ldr	r2, [pc, #192]	; (8003280 <HAL_RCC_OscConfig+0x3d0>)
 80031c0:	6813      	ldr	r3, [r2, #0]
 80031c2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80031c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031c8:	f7fe fd1c 	bl	8001c04 <HAL_GetTick>
 80031cc:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031ce:	4b2c      	ldr	r3, [pc, #176]	; (8003280 <HAL_RCC_OscConfig+0x3d0>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80031d6:	d047      	beq.n	8003268 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80031d8:	f7fe fd14 	bl	8001c04 <HAL_GetTick>
 80031dc:	1b00      	subs	r0, r0, r4
 80031de:	2802      	cmp	r0, #2
 80031e0:	d9f5      	bls.n	80031ce <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 80031e2:	2003      	movs	r0, #3
 80031e4:	e047      	b.n	8003276 <HAL_RCC_OscConfig+0x3c6>
      __HAL_RCC_PWR_CLK_DISABLE();
 80031e6:	4a26      	ldr	r2, [pc, #152]	; (8003280 <HAL_RCC_OscConfig+0x3d0>)
 80031e8:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80031ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80031ee:	6413      	str	r3, [r2, #64]	; 0x40
 80031f0:	e7da      	b.n	80031a8 <HAL_RCC_OscConfig+0x2f8>
        __HAL_RCC_PLL_DISABLE();
 80031f2:	4a23      	ldr	r2, [pc, #140]	; (8003280 <HAL_RCC_OscConfig+0x3d0>)
 80031f4:	6813      	ldr	r3, [r2, #0]
 80031f6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80031fa:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80031fc:	f7fe fd02 	bl	8001c04 <HAL_GetTick>
 8003200:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003202:	4b1f      	ldr	r3, [pc, #124]	; (8003280 <HAL_RCC_OscConfig+0x3d0>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800320a:	d006      	beq.n	800321a <HAL_RCC_OscConfig+0x36a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800320c:	f7fe fcfa 	bl	8001c04 <HAL_GetTick>
 8003210:	1b40      	subs	r0, r0, r5
 8003212:	2802      	cmp	r0, #2
 8003214:	d9f5      	bls.n	8003202 <HAL_RCC_OscConfig+0x352>
            return HAL_TIMEOUT;
 8003216:	2003      	movs	r0, #3
 8003218:	e02d      	b.n	8003276 <HAL_RCC_OscConfig+0x3c6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800321a:	69e3      	ldr	r3, [r4, #28]
 800321c:	6a22      	ldr	r2, [r4, #32]
 800321e:	4313      	orrs	r3, r2
 8003220:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003222:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8003226:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8003228:	0852      	lsrs	r2, r2, #1
 800322a:	3a01      	subs	r2, #1
 800322c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003230:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003232:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8003236:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800323a:	4a11      	ldr	r2, [pc, #68]	; (8003280 <HAL_RCC_OscConfig+0x3d0>)
 800323c:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 800323e:	6813      	ldr	r3, [r2, #0]
 8003240:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003244:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003246:	f7fe fcdd 	bl	8001c04 <HAL_GetTick>
 800324a:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800324c:	4b0c      	ldr	r3, [pc, #48]	; (8003280 <HAL_RCC_OscConfig+0x3d0>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8003254:	d106      	bne.n	8003264 <HAL_RCC_OscConfig+0x3b4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003256:	f7fe fcd5 	bl	8001c04 <HAL_GetTick>
 800325a:	1b00      	subs	r0, r0, r4
 800325c:	2802      	cmp	r0, #2
 800325e:	d9f5      	bls.n	800324c <HAL_RCC_OscConfig+0x39c>
            return HAL_TIMEOUT;
 8003260:	2003      	movs	r0, #3
 8003262:	e008      	b.n	8003276 <HAL_RCC_OscConfig+0x3c6>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8003264:	2000      	movs	r0, #0
 8003266:	e006      	b.n	8003276 <HAL_RCC_OscConfig+0x3c6>
 8003268:	2000      	movs	r0, #0
 800326a:	e004      	b.n	8003276 <HAL_RCC_OscConfig+0x3c6>
    return HAL_ERROR;
 800326c:	2001      	movs	r0, #1
}
 800326e:	4770      	bx	lr
        return HAL_ERROR;
 8003270:	2001      	movs	r0, #1
 8003272:	e000      	b.n	8003276 <HAL_RCC_OscConfig+0x3c6>
  return HAL_OK;
 8003274:	2000      	movs	r0, #0
}
 8003276:	b002      	add	sp, #8
 8003278:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 800327a:	2001      	movs	r0, #1
 800327c:	e7fb      	b.n	8003276 <HAL_RCC_OscConfig+0x3c6>
 800327e:	bf00      	nop
 8003280:	40023800 	.word	0x40023800

08003284 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003284:	4b26      	ldr	r3, [pc, #152]	; (8003320 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003286:	689b      	ldr	r3, [r3, #8]
 8003288:	f003 030c 	and.w	r3, r3, #12
 800328c:	2b04      	cmp	r3, #4
 800328e:	d044      	beq.n	800331a <HAL_RCC_GetSysClockFreq+0x96>
 8003290:	2b08      	cmp	r3, #8
 8003292:	d001      	beq.n	8003298 <HAL_RCC_GetSysClockFreq+0x14>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003294:	4823      	ldr	r0, [pc, #140]	; (8003324 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003296:	4770      	bx	lr
{
 8003298:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800329c:	4b20      	ldr	r3, [pc, #128]	; (8003320 <HAL_RCC_GetSysClockFreq+0x9c>)
 800329e:	685a      	ldr	r2, [r3, #4]
 80032a0:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 80032aa:	d013      	beq.n	80032d4 <HAL_RCC_GetSysClockFreq+0x50>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80032ac:	4b1c      	ldr	r3, [pc, #112]	; (8003320 <HAL_RCC_GetSysClockFreq+0x9c>)
 80032ae:	6859      	ldr	r1, [r3, #4]
 80032b0:	f3c1 1188 	ubfx	r1, r1, #6, #9
 80032b4:	2300      	movs	r3, #0
 80032b6:	481c      	ldr	r0, [pc, #112]	; (8003328 <HAL_RCC_GetSysClockFreq+0xa4>)
 80032b8:	fba1 0100 	umull	r0, r1, r1, r0
 80032bc:	f7fd fd04 	bl	8000cc8 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1 ) *2);
 80032c0:	4b17      	ldr	r3, [pc, #92]	; (8003320 <HAL_RCC_GetSysClockFreq+0x9c>)
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80032c8:	3301      	adds	r3, #1
 80032ca:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 80032cc:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80032d0:	e8bd 8bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, pc}
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80032d4:	4b12      	ldr	r3, [pc, #72]	; (8003320 <HAL_RCC_GetSysClockFreq+0x9c>)
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	f3c3 1388 	ubfx	r3, r3, #6, #9
 80032dc:	461e      	mov	r6, r3
 80032de:	2700      	movs	r7, #0
 80032e0:	015c      	lsls	r4, r3, #5
 80032e2:	2500      	movs	r5, #0
 80032e4:	1ae4      	subs	r4, r4, r3
 80032e6:	eb65 0507 	sbc.w	r5, r5, r7
 80032ea:	01a9      	lsls	r1, r5, #6
 80032ec:	ea41 6194 	orr.w	r1, r1, r4, lsr #26
 80032f0:	01a0      	lsls	r0, r4, #6
 80032f2:	1b00      	subs	r0, r0, r4
 80032f4:	eb61 0105 	sbc.w	r1, r1, r5
 80032f8:	00cb      	lsls	r3, r1, #3
 80032fa:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80032fe:	00c4      	lsls	r4, r0, #3
 8003300:	19a0      	adds	r0, r4, r6
 8003302:	eb43 0107 	adc.w	r1, r3, r7
 8003306:	028b      	lsls	r3, r1, #10
 8003308:	ea43 5390 	orr.w	r3, r3, r0, lsr #22
 800330c:	0284      	lsls	r4, r0, #10
 800330e:	4620      	mov	r0, r4
 8003310:	4619      	mov	r1, r3
 8003312:	2300      	movs	r3, #0
 8003314:	f7fd fcd8 	bl	8000cc8 <__aeabi_uldivmod>
 8003318:	e7d2      	b.n	80032c0 <HAL_RCC_GetSysClockFreq+0x3c>
      sysclockfreq = HSE_VALUE;
 800331a:	4803      	ldr	r0, [pc, #12]	; (8003328 <HAL_RCC_GetSysClockFreq+0xa4>)
}
 800331c:	4770      	bx	lr
 800331e:	bf00      	nop
 8003320:	40023800 	.word	0x40023800
 8003324:	00f42400 	.word	0x00f42400
 8003328:	017d7840 	.word	0x017d7840

0800332c <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 800332c:	2800      	cmp	r0, #0
 800332e:	f000 80a2 	beq.w	8003476 <HAL_RCC_ClockConfig+0x14a>
{
 8003332:	b570      	push	{r4, r5, r6, lr}
 8003334:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003336:	4b52      	ldr	r3, [pc, #328]	; (8003480 <HAL_RCC_ClockConfig+0x154>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f003 030f 	and.w	r3, r3, #15
 800333e:	428b      	cmp	r3, r1
 8003340:	d20c      	bcs.n	800335c <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003342:	4a4f      	ldr	r2, [pc, #316]	; (8003480 <HAL_RCC_ClockConfig+0x154>)
 8003344:	6813      	ldr	r3, [r2, #0]
 8003346:	f023 030f 	bic.w	r3, r3, #15
 800334a:	430b      	orrs	r3, r1
 800334c:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800334e:	6813      	ldr	r3, [r2, #0]
 8003350:	f003 030f 	and.w	r3, r3, #15
 8003354:	428b      	cmp	r3, r1
 8003356:	d001      	beq.n	800335c <HAL_RCC_ClockConfig+0x30>
      return HAL_ERROR;
 8003358:	2001      	movs	r0, #1
}
 800335a:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800335c:	6823      	ldr	r3, [r4, #0]
 800335e:	f013 0f02 	tst.w	r3, #2
 8003362:	d017      	beq.n	8003394 <HAL_RCC_ClockConfig+0x68>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003364:	f013 0f04 	tst.w	r3, #4
 8003368:	d004      	beq.n	8003374 <HAL_RCC_ClockConfig+0x48>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800336a:	4a46      	ldr	r2, [pc, #280]	; (8003484 <HAL_RCC_ClockConfig+0x158>)
 800336c:	6893      	ldr	r3, [r2, #8]
 800336e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003372:	6093      	str	r3, [r2, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003374:	6823      	ldr	r3, [r4, #0]
 8003376:	f013 0f08 	tst.w	r3, #8
 800337a:	d004      	beq.n	8003386 <HAL_RCC_ClockConfig+0x5a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800337c:	4a41      	ldr	r2, [pc, #260]	; (8003484 <HAL_RCC_ClockConfig+0x158>)
 800337e:	6893      	ldr	r3, [r2, #8]
 8003380:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003384:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003386:	4a3f      	ldr	r2, [pc, #252]	; (8003484 <HAL_RCC_ClockConfig+0x158>)
 8003388:	6893      	ldr	r3, [r2, #8]
 800338a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800338e:	68a0      	ldr	r0, [r4, #8]
 8003390:	4303      	orrs	r3, r0
 8003392:	6093      	str	r3, [r2, #8]
 8003394:	460d      	mov	r5, r1
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003396:	6823      	ldr	r3, [r4, #0]
 8003398:	f013 0f01 	tst.w	r3, #1
 800339c:	d031      	beq.n	8003402 <HAL_RCC_ClockConfig+0xd6>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800339e:	6863      	ldr	r3, [r4, #4]
 80033a0:	2b01      	cmp	r3, #1
 80033a2:	d020      	beq.n	80033e6 <HAL_RCC_ClockConfig+0xba>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80033a4:	2b02      	cmp	r3, #2
 80033a6:	d025      	beq.n	80033f4 <HAL_RCC_ClockConfig+0xc8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033a8:	4a36      	ldr	r2, [pc, #216]	; (8003484 <HAL_RCC_ClockConfig+0x158>)
 80033aa:	6812      	ldr	r2, [r2, #0]
 80033ac:	f012 0f02 	tst.w	r2, #2
 80033b0:	d063      	beq.n	800347a <HAL_RCC_ClockConfig+0x14e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80033b2:	4934      	ldr	r1, [pc, #208]	; (8003484 <HAL_RCC_ClockConfig+0x158>)
 80033b4:	688a      	ldr	r2, [r1, #8]
 80033b6:	f022 0203 	bic.w	r2, r2, #3
 80033ba:	4313      	orrs	r3, r2
 80033bc:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 80033be:	f7fe fc21 	bl	8001c04 <HAL_GetTick>
 80033c2:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033c4:	4b2f      	ldr	r3, [pc, #188]	; (8003484 <HAL_RCC_ClockConfig+0x158>)
 80033c6:	689b      	ldr	r3, [r3, #8]
 80033c8:	f003 030c 	and.w	r3, r3, #12
 80033cc:	6862      	ldr	r2, [r4, #4]
 80033ce:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80033d2:	d016      	beq.n	8003402 <HAL_RCC_ClockConfig+0xd6>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033d4:	f7fe fc16 	bl	8001c04 <HAL_GetTick>
 80033d8:	1b80      	subs	r0, r0, r6
 80033da:	f241 3388 	movw	r3, #5000	; 0x1388
 80033de:	4298      	cmp	r0, r3
 80033e0:	d9f0      	bls.n	80033c4 <HAL_RCC_ClockConfig+0x98>
        return HAL_TIMEOUT;
 80033e2:	2003      	movs	r0, #3
 80033e4:	e7b9      	b.n	800335a <HAL_RCC_ClockConfig+0x2e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033e6:	4a27      	ldr	r2, [pc, #156]	; (8003484 <HAL_RCC_ClockConfig+0x158>)
 80033e8:	6812      	ldr	r2, [r2, #0]
 80033ea:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 80033ee:	d1e0      	bne.n	80033b2 <HAL_RCC_ClockConfig+0x86>
        return HAL_ERROR;
 80033f0:	2001      	movs	r0, #1
 80033f2:	e7b2      	b.n	800335a <HAL_RCC_ClockConfig+0x2e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033f4:	4a23      	ldr	r2, [pc, #140]	; (8003484 <HAL_RCC_ClockConfig+0x158>)
 80033f6:	6812      	ldr	r2, [r2, #0]
 80033f8:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 80033fc:	d1d9      	bne.n	80033b2 <HAL_RCC_ClockConfig+0x86>
        return HAL_ERROR;
 80033fe:	2001      	movs	r0, #1
 8003400:	e7ab      	b.n	800335a <HAL_RCC_ClockConfig+0x2e>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003402:	4b1f      	ldr	r3, [pc, #124]	; (8003480 <HAL_RCC_ClockConfig+0x154>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f003 030f 	and.w	r3, r3, #15
 800340a:	42ab      	cmp	r3, r5
 800340c:	d90c      	bls.n	8003428 <HAL_RCC_ClockConfig+0xfc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800340e:	4a1c      	ldr	r2, [pc, #112]	; (8003480 <HAL_RCC_ClockConfig+0x154>)
 8003410:	6813      	ldr	r3, [r2, #0]
 8003412:	f023 030f 	bic.w	r3, r3, #15
 8003416:	432b      	orrs	r3, r5
 8003418:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800341a:	6813      	ldr	r3, [r2, #0]
 800341c:	f003 030f 	and.w	r3, r3, #15
 8003420:	42ab      	cmp	r3, r5
 8003422:	d001      	beq.n	8003428 <HAL_RCC_ClockConfig+0xfc>
      return HAL_ERROR;
 8003424:	2001      	movs	r0, #1
 8003426:	e798      	b.n	800335a <HAL_RCC_ClockConfig+0x2e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003428:	6823      	ldr	r3, [r4, #0]
 800342a:	f013 0f04 	tst.w	r3, #4
 800342e:	d006      	beq.n	800343e <HAL_RCC_ClockConfig+0x112>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003430:	4a14      	ldr	r2, [pc, #80]	; (8003484 <HAL_RCC_ClockConfig+0x158>)
 8003432:	6893      	ldr	r3, [r2, #8]
 8003434:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8003438:	68e1      	ldr	r1, [r4, #12]
 800343a:	430b      	orrs	r3, r1
 800343c:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800343e:	6823      	ldr	r3, [r4, #0]
 8003440:	f013 0f08 	tst.w	r3, #8
 8003444:	d007      	beq.n	8003456 <HAL_RCC_ClockConfig+0x12a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003446:	4a0f      	ldr	r2, [pc, #60]	; (8003484 <HAL_RCC_ClockConfig+0x158>)
 8003448:	6893      	ldr	r3, [r2, #8]
 800344a:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800344e:	6921      	ldr	r1, [r4, #16]
 8003450:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8003454:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003456:	f7ff ff15 	bl	8003284 <HAL_RCC_GetSysClockFreq>
 800345a:	4b0a      	ldr	r3, [pc, #40]	; (8003484 <HAL_RCC_ClockConfig+0x158>)
 800345c:	689b      	ldr	r3, [r3, #8]
 800345e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8003462:	4a09      	ldr	r2, [pc, #36]	; (8003488 <HAL_RCC_ClockConfig+0x15c>)
 8003464:	5cd3      	ldrb	r3, [r2, r3]
 8003466:	40d8      	lsrs	r0, r3
 8003468:	4b08      	ldr	r3, [pc, #32]	; (800348c <HAL_RCC_ClockConfig+0x160>)
 800346a:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 800346c:	2000      	movs	r0, #0
 800346e:	f7fe fb85 	bl	8001b7c <HAL_InitTick>
  return HAL_OK;
 8003472:	2000      	movs	r0, #0
 8003474:	e771      	b.n	800335a <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8003476:	2001      	movs	r0, #1
}
 8003478:	4770      	bx	lr
        return HAL_ERROR;
 800347a:	2001      	movs	r0, #1
 800347c:	e76d      	b.n	800335a <HAL_RCC_ClockConfig+0x2e>
 800347e:	bf00      	nop
 8003480:	40023c00 	.word	0x40023c00
 8003484:	40023800 	.word	0x40023800
 8003488:	08009d98 	.word	0x08009d98
 800348c:	20000010 	.word	0x20000010

08003490 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8003490:	4b01      	ldr	r3, [pc, #4]	; (8003498 <HAL_RCC_GetHCLKFreq+0x8>)
 8003492:	6818      	ldr	r0, [r3, #0]
 8003494:	4770      	bx	lr
 8003496:	bf00      	nop
 8003498:	20000010 	.word	0x20000010

0800349c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800349c:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800349e:	f7ff fff7 	bl	8003490 <HAL_RCC_GetHCLKFreq>
 80034a2:	4b04      	ldr	r3, [pc, #16]	; (80034b4 <HAL_RCC_GetPCLK1Freq+0x18>)
 80034a4:	689b      	ldr	r3, [r3, #8]
 80034a6:	f3c3 2382 	ubfx	r3, r3, #10, #3
 80034aa:	4a03      	ldr	r2, [pc, #12]	; (80034b8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80034ac:	5cd3      	ldrb	r3, [r2, r3]
}
 80034ae:	40d8      	lsrs	r0, r3
 80034b0:	bd08      	pop	{r3, pc}
 80034b2:	bf00      	nop
 80034b4:	40023800 	.word	0x40023800
 80034b8:	08009da8 	.word	0x08009da8

080034bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80034bc:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80034be:	f7ff ffe7 	bl	8003490 <HAL_RCC_GetHCLKFreq>
 80034c2:	4b04      	ldr	r3, [pc, #16]	; (80034d4 <HAL_RCC_GetPCLK2Freq+0x18>)
 80034c4:	689b      	ldr	r3, [r3, #8]
 80034c6:	f3c3 3342 	ubfx	r3, r3, #13, #3
 80034ca:	4a03      	ldr	r2, [pc, #12]	; (80034d8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80034cc:	5cd3      	ldrb	r3, [r2, r3]
}
 80034ce:	40d8      	lsrs	r0, r3
 80034d0:	bd08      	pop	{r3, pc}
 80034d2:	bf00      	nop
 80034d4:	40023800 	.word	0x40023800
 80034d8:	08009da8 	.word	0x08009da8

080034dc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80034dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80034de:	b083      	sub	sp, #12
 80034e0:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80034e2:	6803      	ldr	r3, [r0, #0]
 80034e4:	f013 0f01 	tst.w	r3, #1
 80034e8:	d00c      	beq.n	8003504 <HAL_RCCEx_PeriphCLKConfig+0x28>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80034ea:	4baf      	ldr	r3, [pc, #700]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80034ec:	689a      	ldr	r2, [r3, #8]
 80034ee:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 80034f2:	609a      	str	r2, [r3, #8]
 80034f4:	689a      	ldr	r2, [r3, #8]
 80034f6:	6b41      	ldr	r1, [r0, #52]	; 0x34
 80034f8:	430a      	orrs	r2, r1
 80034fa:	609a      	str	r2, [r3, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80034fc:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80034fe:	b1c3      	cbz	r3, 8003532 <HAL_RCCEx_PeriphCLKConfig+0x56>
  uint32_t plli2sused = 0;
 8003500:	2600      	movs	r6, #0
 8003502:	e000      	b.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0x2a>
 8003504:	2600      	movs	r6, #0
      plli2sused = 1;
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003506:	6823      	ldr	r3, [r4, #0]
 8003508:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 800350c:	d015      	beq.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800350e:	4aa6      	ldr	r2, [pc, #664]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8003510:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8003514:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8003518:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800351a:	430b      	orrs	r3, r1
 800351c:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003520:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003522:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003526:	d006      	beq.n	8003536 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003528:	2b00      	cmp	r3, #0
 800352a:	f000 811b 	beq.w	8003764 <HAL_RCCEx_PeriphCLKConfig+0x288>
  uint32_t pllsaiused = 0;
 800352e:	2500      	movs	r5, #0
 8003530:	e004      	b.n	800353c <HAL_RCCEx_PeriphCLKConfig+0x60>
      plli2sused = 1;
 8003532:	2601      	movs	r6, #1
 8003534:	e7e7      	b.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0x2a>
      plli2sused = 1;
 8003536:	2601      	movs	r6, #1
 8003538:	e7f6      	b.n	8003528 <HAL_RCCEx_PeriphCLKConfig+0x4c>
  uint32_t pllsaiused = 0;
 800353a:	2500      	movs	r5, #0
      pllsaiused = 1;
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800353c:	6823      	ldr	r3, [r4, #0]
 800353e:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8003542:	d00f      	beq.n	8003564 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003544:	4a98      	ldr	r2, [pc, #608]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8003546:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 800354a:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800354e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8003550:	430b      	orrs	r3, r1
 8003552:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003556:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003558:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800355c:	f000 8104 	beq.w	8003768 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003560:	b903      	cbnz	r3, 8003564 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      pllsaiused = 1;
 8003562:	2501      	movs	r5, #1
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003564:	6823      	ldr	r3, [r4, #0]
 8003566:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 800356a:	d000      	beq.n	800356e <HAL_RCCEx_PeriphCLKConfig+0x92>
  {
      plli2sused = 1;
 800356c:	2601      	movs	r6, #1
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800356e:	f013 0f20 	tst.w	r3, #32
 8003572:	f040 80fb 	bne.w	800376c <HAL_RCCEx_PeriphCLKConfig+0x290>
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003576:	6823      	ldr	r3, [r4, #0]
 8003578:	f013 0f10 	tst.w	r3, #16
 800357c:	d00c      	beq.n	8003598 <HAL_RCCEx_PeriphCLKConfig+0xbc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800357e:	4b8a      	ldr	r3, [pc, #552]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8003580:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8003584:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8003588:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 800358c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8003590:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8003592:	430a      	orrs	r2, r1
 8003594:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003598:	6823      	ldr	r3, [r4, #0]
 800359a:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 800359e:	d008      	beq.n	80035b2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80035a0:	4a81      	ldr	r2, [pc, #516]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80035a2:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80035a6:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80035aa:	6e61      	ldr	r1, [r4, #100]	; 0x64
 80035ac:	430b      	orrs	r3, r1
 80035ae:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80035b2:	6823      	ldr	r3, [r4, #0]
 80035b4:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 80035b8:	d008      	beq.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0xf0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80035ba:	4a7b      	ldr	r2, [pc, #492]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80035bc:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80035c0:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 80035c4:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 80035c6:	430b      	orrs	r3, r1
 80035c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80035cc:	6823      	ldr	r3, [r4, #0]
 80035ce:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80035d2:	d008      	beq.n	80035e6 <HAL_RCCEx_PeriphCLKConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80035d4:	4a74      	ldr	r2, [pc, #464]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80035d6:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80035da:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80035de:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 80035e0:	430b      	orrs	r3, r1
 80035e2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80035e6:	6823      	ldr	r3, [r4, #0]
 80035e8:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80035ec:	d008      	beq.n	8003600 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80035ee:	4a6e      	ldr	r2, [pc, #440]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80035f0:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80035f4:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80035f8:	6f21      	ldr	r1, [r4, #112]	; 0x70
 80035fa:	430b      	orrs	r3, r1
 80035fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003600:	6823      	ldr	r3, [r4, #0]
 8003602:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003606:	d008      	beq.n	800361a <HAL_RCCEx_PeriphCLKConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003608:	4a67      	ldr	r2, [pc, #412]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800360a:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800360e:	f023 0303 	bic.w	r3, r3, #3
 8003612:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8003614:	430b      	orrs	r3, r1
 8003616:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800361a:	6823      	ldr	r3, [r4, #0]
 800361c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003620:	d008      	beq.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003622:	4a61      	ldr	r2, [pc, #388]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8003624:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003628:	f023 030c 	bic.w	r3, r3, #12
 800362c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800362e:	430b      	orrs	r3, r1
 8003630:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003634:	6823      	ldr	r3, [r4, #0]
 8003636:	f413 7f80 	tst.w	r3, #256	; 0x100
 800363a:	d008      	beq.n	800364e <HAL_RCCEx_PeriphCLKConfig+0x172>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800363c:	4a5a      	ldr	r2, [pc, #360]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800363e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003642:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003646:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8003648:	430b      	orrs	r3, r1
 800364a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800364e:	6823      	ldr	r3, [r4, #0]
 8003650:	f413 7f00 	tst.w	r3, #512	; 0x200
 8003654:	d008      	beq.n	8003668 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003656:	4a54      	ldr	r2, [pc, #336]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8003658:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800365c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003660:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8003662:	430b      	orrs	r3, r1
 8003664:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003668:	6823      	ldr	r3, [r4, #0]
 800366a:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800366e:	d008      	beq.n	8003682 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003670:	4a4d      	ldr	r2, [pc, #308]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8003672:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003676:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800367a:	6d61      	ldr	r1, [r4, #84]	; 0x54
 800367c:	430b      	orrs	r3, r1
 800367e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003682:	6823      	ldr	r3, [r4, #0]
 8003684:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8003688:	d008      	beq.n	800369c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800368a:	4a47      	ldr	r2, [pc, #284]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800368c:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003690:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003694:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8003696:	430b      	orrs	r3, r1
 8003698:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800369c:	6823      	ldr	r3, [r4, #0]
 800369e:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80036a2:	d008      	beq.n	80036b6 <HAL_RCCEx_PeriphCLKConfig+0x1da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80036a4:	4a40      	ldr	r2, [pc, #256]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80036a6:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80036aa:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80036ae:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80036b0:	430b      	orrs	r3, r1
 80036b2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80036b6:	6823      	ldr	r3, [r4, #0]
 80036b8:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 80036bc:	d008      	beq.n	80036d0 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80036be:	4a3a      	ldr	r2, [pc, #232]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80036c0:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80036c4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80036c8:	6e21      	ldr	r1, [r4, #96]	; 0x60
 80036ca:	430b      	orrs	r3, r1
 80036cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80036d0:	6823      	ldr	r3, [r4, #0]
 80036d2:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 80036d6:	d008      	beq.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80036d8:	4a33      	ldr	r2, [pc, #204]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80036da:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80036de:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80036e2:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 80036e4:	430b      	orrs	r3, r1
 80036e6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80036ea:	6823      	ldr	r3, [r4, #0]
 80036ec:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 80036f0:	d00d      	beq.n	800370e <HAL_RCCEx_PeriphCLKConfig+0x232>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80036f2:	4a2d      	ldr	r2, [pc, #180]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80036f4:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80036f8:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 80036fc:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 80036fe:	430b      	orrs	r3, r1
 8003700:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003704:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8003706:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800370a:	f000 8099 	beq.w	8003840 <HAL_RCCEx_PeriphCLKConfig+0x364>
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800370e:	6823      	ldr	r3, [r4, #0]
 8003710:	f013 0f08 	tst.w	r3, #8
 8003714:	d000      	beq.n	8003718 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    pllsaiused = 1;
 8003716:	2501      	movs	r5, #1
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003718:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 800371c:	d008      	beq.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800371e:	4a22      	ldr	r2, [pc, #136]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8003720:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003724:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8003728:	6f61      	ldr	r1, [r4, #116]	; 0x74
 800372a:	430b      	orrs	r3, r1
 800372c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003730:	6823      	ldr	r3, [r4, #0]
 8003732:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8003736:	d009      	beq.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x270>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003738:	4a1b      	ldr	r2, [pc, #108]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800373a:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800373e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003742:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8003746:	430b      	orrs	r3, r1
 8003748:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 800374c:	2e00      	cmp	r6, #0
 800374e:	d179      	bne.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8003750:	6823      	ldr	r3, [r4, #0]
 8003752:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003756:	d075      	beq.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x368>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003758:	2d00      	cmp	r5, #0
 800375a:	f040 8106 	bne.w	800396a <HAL_RCCEx_PeriphCLKConfig+0x48e>
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 800375e:	2000      	movs	r0, #0
}
 8003760:	b003      	add	sp, #12
 8003762:	bdf0      	pop	{r4, r5, r6, r7, pc}
      pllsaiused = 1;
 8003764:	2501      	movs	r5, #1
 8003766:	e6e9      	b.n	800353c <HAL_RCCEx_PeriphCLKConfig+0x60>
      plli2sused = 1;
 8003768:	2601      	movs	r6, #1
 800376a:	e6f9      	b.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0x84>
    __HAL_RCC_PWR_CLK_ENABLE();
 800376c:	4b0e      	ldr	r3, [pc, #56]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800376e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003770:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003774:	641a      	str	r2, [r3, #64]	; 0x40
 8003776:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003778:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800377c:	9301      	str	r3, [sp, #4]
 800377e:	9b01      	ldr	r3, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 8003780:	4a0a      	ldr	r2, [pc, #40]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8003782:	6813      	ldr	r3, [r2, #0]
 8003784:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003788:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800378a:	f7fe fa3b 	bl	8001c04 <HAL_GetTick>
 800378e:	4607      	mov	r7, r0
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003790:	4b06      	ldr	r3, [pc, #24]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f413 7f80 	tst.w	r3, #256	; 0x100
 8003798:	d10a      	bne.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800379a:	f7fe fa33 	bl	8001c04 <HAL_GetTick>
 800379e:	1bc0      	subs	r0, r0, r7
 80037a0:	2864      	cmp	r0, #100	; 0x64
 80037a2:	d9f5      	bls.n	8003790 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
        return HAL_TIMEOUT;
 80037a4:	2003      	movs	r0, #3
 80037a6:	e7db      	b.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x284>
 80037a8:	40023800 	.word	0x40023800
 80037ac:	40007000 	.word	0x40007000
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80037b0:	4bb3      	ldr	r3, [pc, #716]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 80037b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80037b4:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80037b8:	d015      	beq.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x30a>
 80037ba:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80037bc:	f402 7240 	and.w	r2, r2, #768	; 0x300
 80037c0:	429a      	cmp	r2, r3
 80037c2:	d010      	beq.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x30a>
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80037c4:	4bae      	ldr	r3, [pc, #696]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 80037c6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80037c8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 80037cc:	6f19      	ldr	r1, [r3, #112]	; 0x70
 80037ce:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 80037d2:	6719      	str	r1, [r3, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80037d4:	6f19      	ldr	r1, [r3, #112]	; 0x70
 80037d6:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 80037da:	6719      	str	r1, [r3, #112]	; 0x70
      RCC->BDCR = tmpreg0;
 80037dc:	671a      	str	r2, [r3, #112]	; 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80037de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037e0:	f013 0f01 	tst.w	r3, #1
 80037e4:	d112      	bne.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x330>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80037e6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80037e8:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80037ec:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 80037f0:	d01d      	beq.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x352>
 80037f2:	4aa3      	ldr	r2, [pc, #652]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 80037f4:	6893      	ldr	r3, [r2, #8]
 80037f6:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80037fa:	6093      	str	r3, [r2, #8]
 80037fc:	49a0      	ldr	r1, [pc, #640]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 80037fe:	6f0b      	ldr	r3, [r1, #112]	; 0x70
 8003800:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8003802:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8003806:	4313      	orrs	r3, r2
 8003808:	670b      	str	r3, [r1, #112]	; 0x70
 800380a:	e6b4      	b.n	8003576 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        tickstart = HAL_GetTick();
 800380c:	f7fe f9fa 	bl	8001c04 <HAL_GetTick>
 8003810:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003812:	4b9b      	ldr	r3, [pc, #620]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 8003814:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003816:	f013 0f02 	tst.w	r3, #2
 800381a:	d1e4      	bne.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x30a>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800381c:	f7fe f9f2 	bl	8001c04 <HAL_GetTick>
 8003820:	1bc0      	subs	r0, r0, r7
 8003822:	f241 3388 	movw	r3, #5000	; 0x1388
 8003826:	4298      	cmp	r0, r3
 8003828:	d9f3      	bls.n	8003812 <HAL_RCCEx_PeriphCLKConfig+0x336>
            return HAL_TIMEOUT;
 800382a:	2003      	movs	r0, #3
 800382c:	e798      	b.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x284>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800382e:	4894      	ldr	r0, [pc, #592]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 8003830:	6882      	ldr	r2, [r0, #8]
 8003832:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 8003836:	4993      	ldr	r1, [pc, #588]	; (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x5a8>)
 8003838:	4019      	ands	r1, r3
 800383a:	430a      	orrs	r2, r1
 800383c:	6082      	str	r2, [r0, #8]
 800383e:	e7dd      	b.n	80037fc <HAL_RCCEx_PeriphCLKConfig+0x320>
      pllsaiused = 1;
 8003840:	2501      	movs	r5, #1
 8003842:	e764      	b.n	800370e <HAL_RCCEx_PeriphCLKConfig+0x232>
    __HAL_RCC_PLLI2S_DISABLE();
 8003844:	4a8e      	ldr	r2, [pc, #568]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 8003846:	6813      	ldr	r3, [r2, #0]
 8003848:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800384c:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800384e:	f7fe f9d9 	bl	8001c04 <HAL_GetTick>
 8003852:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003854:	4b8a      	ldr	r3, [pc, #552]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 800385c:	d006      	beq.n	800386c <HAL_RCCEx_PeriphCLKConfig+0x390>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800385e:	f7fe f9d1 	bl	8001c04 <HAL_GetTick>
 8003862:	1b80      	subs	r0, r0, r6
 8003864:	2864      	cmp	r0, #100	; 0x64
 8003866:	d9f5      	bls.n	8003854 <HAL_RCCEx_PeriphCLKConfig+0x378>
        return HAL_TIMEOUT;
 8003868:	2003      	movs	r0, #3
 800386a:	e779      	b.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x284>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800386c:	6823      	ldr	r3, [r4, #0]
 800386e:	f013 0f01 	tst.w	r3, #1
 8003872:	d013      	beq.n	800389c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 8003874:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003876:	b98b      	cbnz	r3, 800389c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003878:	4a81      	ldr	r2, [pc, #516]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 800387a:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800387e:	f8d2 1084 	ldr.w	r1, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003882:	6860      	ldr	r0, [r4, #4]
 8003884:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003888:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 800388c:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 8003890:	430b      	orrs	r3, r1
 8003892:	68a1      	ldr	r1, [r4, #8]
 8003894:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8003898:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800389c:	6823      	ldr	r3, [r4, #0]
 800389e:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 80038a2:	d003      	beq.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 80038a4:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80038a6:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 80038aa:	d006      	beq.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0x3de>
 80038ac:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80038b0:	d01e      	beq.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x414>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80038b2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80038b4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80038b8:	d11a      	bne.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x414>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80038ba:	4a71      	ldr	r2, [pc, #452]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 80038bc:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80038c0:	f8d2 1084 	ldr.w	r1, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80038c4:	6860      	ldr	r0, [r4, #4]
 80038c6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80038ca:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 80038ce:	68e0      	ldr	r0, [r4, #12]
 80038d0:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 80038d4:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 80038d8:	430b      	orrs	r3, r1
 80038da:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80038de:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 80038e2:	f023 031f 	bic.w	r3, r3, #31
 80038e6:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80038e8:	3901      	subs	r1, #1
 80038ea:	430b      	orrs	r3, r1
 80038ec:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80038f0:	6823      	ldr	r3, [r4, #0]
 80038f2:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 80038f6:	d011      	beq.n	800391c <HAL_RCCEx_PeriphCLKConfig+0x440>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80038f8:	4a61      	ldr	r2, [pc, #388]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 80038fa:	f8d2 0084 	ldr.w	r0, [r2, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80038fe:	f8d2 1084 	ldr.w	r1, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003902:	6866      	ldr	r6, [r4, #4]
 8003904:	6923      	ldr	r3, [r4, #16]
 8003906:	041b      	lsls	r3, r3, #16
 8003908:	ea43 1386 	orr.w	r3, r3, r6, lsl #6
 800390c:	f000 6070 	and.w	r0, r0, #251658240	; 0xf000000
 8003910:	4303      	orrs	r3, r0
 8003912:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 8003916:	430b      	orrs	r3, r1
 8003918:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800391c:	6823      	ldr	r3, [r4, #0]
 800391e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8003922:	d00d      	beq.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x464>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003924:	6862      	ldr	r2, [r4, #4]
 8003926:	6923      	ldr	r3, [r4, #16]
 8003928:	041b      	lsls	r3, r3, #16
 800392a:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 800392e:	68e2      	ldr	r2, [r4, #12]
 8003930:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8003934:	68a2      	ldr	r2, [r4, #8]
 8003936:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 800393a:	4a51      	ldr	r2, [pc, #324]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 800393c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 8003940:	4a4f      	ldr	r2, [pc, #316]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 8003942:	6813      	ldr	r3, [r2, #0]
 8003944:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003948:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800394a:	f7fe f95b 	bl	8001c04 <HAL_GetTick>
 800394e:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003950:	4b4b      	ldr	r3, [pc, #300]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8003958:	f47f aefe 	bne.w	8003758 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800395c:	f7fe f952 	bl	8001c04 <HAL_GetTick>
 8003960:	1b80      	subs	r0, r0, r6
 8003962:	2864      	cmp	r0, #100	; 0x64
 8003964:	d9f4      	bls.n	8003950 <HAL_RCCEx_PeriphCLKConfig+0x474>
        return HAL_TIMEOUT;
 8003966:	2003      	movs	r0, #3
 8003968:	e6fa      	b.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x284>
    __HAL_RCC_PLLSAI_DISABLE();
 800396a:	4a45      	ldr	r2, [pc, #276]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 800396c:	6813      	ldr	r3, [r2, #0]
 800396e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003972:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8003974:	f7fe f946 	bl	8001c04 <HAL_GetTick>
 8003978:	4605      	mov	r5, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800397a:	4b41      	ldr	r3, [pc, #260]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 8003982:	d006      	beq.n	8003992 <HAL_RCCEx_PeriphCLKConfig+0x4b6>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003984:	f7fe f93e 	bl	8001c04 <HAL_GetTick>
 8003988:	1b40      	subs	r0, r0, r5
 800398a:	2864      	cmp	r0, #100	; 0x64
 800398c:	d9f5      	bls.n	800397a <HAL_RCCEx_PeriphCLKConfig+0x49e>
        return HAL_TIMEOUT;
 800398e:	2003      	movs	r0, #3
 8003990:	e6e6      	b.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x284>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003992:	6823      	ldr	r3, [r4, #0]
 8003994:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8003998:	d001      	beq.n	800399e <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 800399a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800399c:	b122      	cbz	r2, 80039a8 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
 800399e:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80039a2:	d01d      	beq.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x504>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80039a4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80039a6:	b9db      	cbnz	r3, 80039e0 <HAL_RCCEx_PeriphCLKConfig+0x504>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80039a8:	4a35      	ldr	r2, [pc, #212]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 80039aa:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80039ae:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80039b2:	6960      	ldr	r0, [r4, #20]
 80039b4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80039b8:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 80039bc:	69a0      	ldr	r0, [r4, #24]
 80039be:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 80039c2:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 80039c6:	430b      	orrs	r3, r1
 80039c8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80039cc:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 80039d0:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 80039d4:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80039d6:	3901      	subs	r1, #1
 80039d8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80039dc:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80039e0:	6823      	ldr	r3, [r4, #0]
 80039e2:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 80039e6:	d003      	beq.n	80039f0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80039e8:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 80039ea:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80039ee:	d031      	beq.n	8003a54 <HAL_RCCEx_PeriphCLKConfig+0x578>
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80039f0:	6823      	ldr	r3, [r4, #0]
 80039f2:	f013 0f08 	tst.w	r3, #8
 80039f6:	d019      	beq.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x550>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80039f8:	4a21      	ldr	r2, [pc, #132]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 80039fa:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80039fe:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003a02:	6960      	ldr	r0, [r4, #20]
 8003a04:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003a08:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8003a0c:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 8003a10:	430b      	orrs	r3, r1
 8003a12:	69e1      	ldr	r1, [r4, #28]
 8003a14:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8003a18:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003a1c:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8003a20:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003a24:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8003a26:	430b      	orrs	r3, r1
 8003a28:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    __HAL_RCC_PLLSAI_ENABLE();
 8003a2c:	4a14      	ldr	r2, [pc, #80]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 8003a2e:	6813      	ldr	r3, [r2, #0]
 8003a30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a34:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8003a36:	f7fe f8e5 	bl	8001c04 <HAL_GetTick>
 8003a3a:	4604      	mov	r4, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003a3c:	4b10      	ldr	r3, [pc, #64]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 8003a44:	d119      	bne.n	8003a7a <HAL_RCCEx_PeriphCLKConfig+0x59e>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003a46:	f7fe f8dd 	bl	8001c04 <HAL_GetTick>
 8003a4a:	1b00      	subs	r0, r0, r4
 8003a4c:	2864      	cmp	r0, #100	; 0x64
 8003a4e:	d9f5      	bls.n	8003a3c <HAL_RCCEx_PeriphCLKConfig+0x560>
        return HAL_TIMEOUT;
 8003a50:	2003      	movs	r0, #3
 8003a52:	e685      	b.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x284>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003a54:	4a0a      	ldr	r2, [pc, #40]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x5a4>)
 8003a56:	f8d2 0088 	ldr.w	r0, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003a5a:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003a5e:	6965      	ldr	r5, [r4, #20]
 8003a60:	6a23      	ldr	r3, [r4, #32]
 8003a62:	041b      	lsls	r3, r3, #16
 8003a64:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 8003a68:	f000 6070 	and.w	r0, r0, #251658240	; 0xf000000
 8003a6c:	4303      	orrs	r3, r0
 8003a6e:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 8003a72:	430b      	orrs	r3, r1
 8003a74:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8003a78:	e7ba      	b.n	80039f0 <HAL_RCCEx_PeriphCLKConfig+0x514>
  return HAL_OK;
 8003a7a:	2000      	movs	r0, #0
 8003a7c:	e670      	b.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x284>
 8003a7e:	bf00      	nop
 8003a80:	40023800 	.word	0x40023800
 8003a84:	0ffffcff 	.word	0x0ffffcff

08003a88 <HAL_SDRAM_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 8003a88:	b1d8      	cbz	r0, 8003ac2 <HAL_SDRAM_Init+0x3a>
{   
 8003a8a:	b538      	push	{r3, r4, r5, lr}
 8003a8c:	4604      	mov	r4, r0
 8003a8e:	460d      	mov	r5, r1
  {
    return HAL_ERROR;
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 8003a90:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 8003a94:	b183      	cbz	r3, 8003ab8 <HAL_SDRAM_Init+0x30>
    HAL_SDRAM_MspInit(hsdram);
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8003a96:	2302      	movs	r3, #2
 8003a98:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8003a9c:	1d21      	adds	r1, r4, #4
 8003a9e:	6820      	ldr	r0, [r4, #0]
 8003aa0:	f001 f94e 	bl	8004d40 <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 8003aa4:	6862      	ldr	r2, [r4, #4]
 8003aa6:	4629      	mov	r1, r5
 8003aa8:	6820      	ldr	r0, [r4, #0]
 8003aaa:	f001 f983 	bl	8004db4 <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8003aae:	2301      	movs	r3, #1
 8003ab0:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  
  return HAL_OK;
 8003ab4:	2000      	movs	r0, #0
}
 8003ab6:	bd38      	pop	{r3, r4, r5, pc}
    hsdram->Lock = HAL_UNLOCKED;
 8003ab8:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d
    HAL_SDRAM_MspInit(hsdram);
 8003abc:	f002 f908 	bl	8005cd0 <HAL_SDRAM_MspInit>
 8003ac0:	e7e9      	b.n	8003a96 <HAL_SDRAM_Init+0xe>
    return HAL_ERROR;
 8003ac2:	2001      	movs	r0, #1
}
 8003ac4:	4770      	bx	lr

08003ac6 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003ac6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ac8:	4605      	mov	r5, r0
 8003aca:	460f      	mov	r7, r1
 8003acc:	4616      	mov	r6, r2
 8003ace:	461c      	mov	r4, r3
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003ad0:	682b      	ldr	r3, [r5, #0]
 8003ad2:	689b      	ldr	r3, [r3, #8]
 8003ad4:	ea37 0303 	bics.w	r3, r7, r3
 8003ad8:	bf0c      	ite	eq
 8003ada:	2301      	moveq	r3, #1
 8003adc:	2300      	movne	r3, #0
 8003ade:	42b3      	cmp	r3, r6
 8003ae0:	d037      	beq.n	8003b52 <SPI_WaitFlagStateUntilTimeout+0x8c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003ae2:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 8003ae6:	d0f3      	beq.n	8003ad0 <SPI_WaitFlagStateUntilTimeout+0xa>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8003ae8:	f7fe f88c 	bl	8001c04 <HAL_GetTick>
 8003aec:	9b06      	ldr	r3, [sp, #24]
 8003aee:	1ac0      	subs	r0, r0, r3
 8003af0:	42a0      	cmp	r0, r4
 8003af2:	d201      	bcs.n	8003af8 <SPI_WaitFlagStateUntilTimeout+0x32>
 8003af4:	2c00      	cmp	r4, #0
 8003af6:	d1eb      	bne.n	8003ad0 <SPI_WaitFlagStateUntilTimeout+0xa>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003af8:	682a      	ldr	r2, [r5, #0]
 8003afa:	6853      	ldr	r3, [r2, #4]
 8003afc:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8003b00:	6053      	str	r3, [r2, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b02:	686b      	ldr	r3, [r5, #4]
 8003b04:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003b08:	d00b      	beq.n	8003b22 <SPI_WaitFlagStateUntilTimeout+0x5c>
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003b0a:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8003b0c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003b10:	d014      	beq.n	8003b3c <SPI_WaitFlagStateUntilTimeout+0x76>
        {
          SPI_RESET_CRC(hspi);
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003b12:	2301      	movs	r3, #1
 8003b14:	f885 305d 	strb.w	r3, [r5, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003b18:	2300      	movs	r3, #0
 8003b1a:	f885 305c 	strb.w	r3, [r5, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003b1e:	2003      	movs	r0, #3
 8003b20:	e018      	b.n	8003b54 <SPI_WaitFlagStateUntilTimeout+0x8e>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b22:	68ab      	ldr	r3, [r5, #8]
 8003b24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b28:	bf18      	it	ne
 8003b2a:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 8003b2e:	d1ec      	bne.n	8003b0a <SPI_WaitFlagStateUntilTimeout+0x44>
          __HAL_SPI_DISABLE(hspi);
 8003b30:	682a      	ldr	r2, [r5, #0]
 8003b32:	6813      	ldr	r3, [r2, #0]
 8003b34:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003b38:	6013      	str	r3, [r2, #0]
 8003b3a:	e7e6      	b.n	8003b0a <SPI_WaitFlagStateUntilTimeout+0x44>
          SPI_RESET_CRC(hspi);
 8003b3c:	682a      	ldr	r2, [r5, #0]
 8003b3e:	6813      	ldr	r3, [r2, #0]
 8003b40:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003b44:	6013      	str	r3, [r2, #0]
 8003b46:	682a      	ldr	r2, [r5, #0]
 8003b48:	6813      	ldr	r3, [r2, #0]
 8003b4a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003b4e:	6013      	str	r3, [r2, #0]
 8003b50:	e7df      	b.n	8003b12 <SPI_WaitFlagStateUntilTimeout+0x4c>
      }
    }
  }

  return HAL_OK;
 8003b52:	2000      	movs	r0, #0
}
 8003b54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003b56 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003b56:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b58:	4607      	mov	r7, r0
 8003b5a:	460d      	mov	r5, r1
 8003b5c:	4614      	mov	r4, r2
 8003b5e:	461e      	mov	r6, r3
  while ((hspi->Instance->SR & Fifo) != State)
 8003b60:	e002      	b.n	8003b68 <SPI_WaitFifoStateUntilTimeout+0x12>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
    }

    if (Timeout != HAL_MAX_DELAY)
 8003b62:	f1b6 3fff 	cmp.w	r6, #4294967295	; 0xffffffff
 8003b66:	d10b      	bne.n	8003b80 <SPI_WaitFifoStateUntilTimeout+0x2a>
  while ((hspi->Instance->SR & Fifo) != State)
 8003b68:	683a      	ldr	r2, [r7, #0]
 8003b6a:	6893      	ldr	r3, [r2, #8]
 8003b6c:	402b      	ands	r3, r5
 8003b6e:	42a3      	cmp	r3, r4
 8003b70:	d03b      	beq.n	8003bea <SPI_WaitFifoStateUntilTimeout+0x94>
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003b72:	f5b5 6fc0 	cmp.w	r5, #1536	; 0x600
 8003b76:	bf08      	it	eq
 8003b78:	2c00      	cmpeq	r4, #0
 8003b7a:	d1f2      	bne.n	8003b62 <SPI_WaitFifoStateUntilTimeout+0xc>
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8003b7c:	7b13      	ldrb	r3, [r2, #12]
 8003b7e:	e7f0      	b.n	8003b62 <SPI_WaitFifoStateUntilTimeout+0xc>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8003b80:	f7fe f840 	bl	8001c04 <HAL_GetTick>
 8003b84:	9b06      	ldr	r3, [sp, #24]
 8003b86:	1ac0      	subs	r0, r0, r3
 8003b88:	42b0      	cmp	r0, r6
 8003b8a:	d201      	bcs.n	8003b90 <SPI_WaitFifoStateUntilTimeout+0x3a>
 8003b8c:	2e00      	cmp	r6, #0
 8003b8e:	d1eb      	bne.n	8003b68 <SPI_WaitFifoStateUntilTimeout+0x12>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003b90:	683a      	ldr	r2, [r7, #0]
 8003b92:	6853      	ldr	r3, [r2, #4]
 8003b94:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8003b98:	6053      	str	r3, [r2, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003ba0:	d00b      	beq.n	8003bba <SPI_WaitFifoStateUntilTimeout+0x64>
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003ba2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ba4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ba8:	d014      	beq.n	8003bd4 <SPI_WaitFifoStateUntilTimeout+0x7e>
        {
          SPI_RESET_CRC(hspi);
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003baa:	2301      	movs	r3, #1
 8003bac:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003bb6:	2003      	movs	r0, #3
 8003bb8:	e018      	b.n	8003bec <SPI_WaitFifoStateUntilTimeout+0x96>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003bba:	68bb      	ldr	r3, [r7, #8]
 8003bbc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003bc0:	bf18      	it	ne
 8003bc2:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 8003bc6:	d1ec      	bne.n	8003ba2 <SPI_WaitFifoStateUntilTimeout+0x4c>
          __HAL_SPI_DISABLE(hspi);
 8003bc8:	683a      	ldr	r2, [r7, #0]
 8003bca:	6813      	ldr	r3, [r2, #0]
 8003bcc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003bd0:	6013      	str	r3, [r2, #0]
 8003bd2:	e7e6      	b.n	8003ba2 <SPI_WaitFifoStateUntilTimeout+0x4c>
          SPI_RESET_CRC(hspi);
 8003bd4:	683a      	ldr	r2, [r7, #0]
 8003bd6:	6813      	ldr	r3, [r2, #0]
 8003bd8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003bdc:	6013      	str	r3, [r2, #0]
 8003bde:	683a      	ldr	r2, [r7, #0]
 8003be0:	6813      	ldr	r3, [r2, #0]
 8003be2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003be6:	6013      	str	r3, [r2, #0]
 8003be8:	e7df      	b.n	8003baa <SPI_WaitFifoStateUntilTimeout+0x54>
      }
    }
  }

  return HAL_OK;
 8003bea:	2000      	movs	r0, #0
}
 8003bec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003bee <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003bee:	b570      	push	{r4, r5, r6, lr}
 8003bf0:	b082      	sub	sp, #8
 8003bf2:	4604      	mov	r4, r0
 8003bf4:	460d      	mov	r5, r1
 8003bf6:	4616      	mov	r6, r2
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003bf8:	9200      	str	r2, [sp, #0]
 8003bfa:	460b      	mov	r3, r1
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8003c02:	f7ff ffa8 	bl	8003b56 <SPI_WaitFifoStateUntilTimeout>
 8003c06:	b9b8      	cbnz	r0, 8003c38 <SPI_EndRxTxTransaction+0x4a>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003c08:	9600      	str	r6, [sp, #0]
 8003c0a:	462b      	mov	r3, r5
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	2180      	movs	r1, #128	; 0x80
 8003c10:	4620      	mov	r0, r4
 8003c12:	f7ff ff58 	bl	8003ac6 <SPI_WaitFlagStateUntilTimeout>
 8003c16:	b9b8      	cbnz	r0, 8003c48 <SPI_EndRxTxTransaction+0x5a>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003c18:	9600      	str	r6, [sp, #0]
 8003c1a:	462b      	mov	r3, r5
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8003c22:	4620      	mov	r0, r4
 8003c24:	f7ff ff97 	bl	8003b56 <SPI_WaitFifoStateUntilTimeout>
 8003c28:	4603      	mov	r3, r0
 8003c2a:	b150      	cbz	r0, 8003c42 <SPI_EndRxTxTransaction+0x54>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003c2c:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003c2e:	f043 0320 	orr.w	r3, r3, #32
 8003c32:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 8003c34:	2303      	movs	r3, #3
 8003c36:	e004      	b.n	8003c42 <SPI_EndRxTxTransaction+0x54>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003c38:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003c3a:	f043 0320 	orr.w	r3, r3, #32
 8003c3e:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 8003c40:	2303      	movs	r3, #3
  }

  return HAL_OK;
}
 8003c42:	4618      	mov	r0, r3
 8003c44:	b002      	add	sp, #8
 8003c46:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003c48:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003c4a:	f043 0320 	orr.w	r3, r3, #32
 8003c4e:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 8003c50:	2303      	movs	r3, #3
 8003c52:	e7f6      	b.n	8003c42 <SPI_EndRxTxTransaction+0x54>

08003c54 <SPI_EndRxTransaction>:
{
 8003c54:	b570      	push	{r4, r5, r6, lr}
 8003c56:	b082      	sub	sp, #8
 8003c58:	4604      	mov	r4, r0
 8003c5a:	460d      	mov	r5, r1
 8003c5c:	4616      	mov	r6, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003c5e:	6843      	ldr	r3, [r0, #4]
 8003c60:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003c64:	d00f      	beq.n	8003c86 <SPI_EndRxTransaction+0x32>
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003c66:	9600      	str	r6, [sp, #0]
 8003c68:	462b      	mov	r3, r5
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	2180      	movs	r1, #128	; 0x80
 8003c6e:	4620      	mov	r0, r4
 8003c70:	f7ff ff29 	bl	8003ac6 <SPI_WaitFlagStateUntilTimeout>
 8003c74:	4603      	mov	r3, r0
 8003c76:	b998      	cbnz	r0, 8003ca0 <SPI_EndRxTransaction+0x4c>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003c78:	6862      	ldr	r2, [r4, #4]
 8003c7a:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8003c7e:	d015      	beq.n	8003cac <SPI_EndRxTransaction+0x58>
}
 8003c80:	4618      	mov	r0, r3
 8003c82:	b002      	add	sp, #8
 8003c84:	bd70      	pop	{r4, r5, r6, pc}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003c86:	6883      	ldr	r3, [r0, #8]
 8003c88:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c8c:	bf18      	it	ne
 8003c8e:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 8003c92:	d1e8      	bne.n	8003c66 <SPI_EndRxTransaction+0x12>
    __HAL_SPI_DISABLE(hspi);
 8003c94:	6802      	ldr	r2, [r0, #0]
 8003c96:	6813      	ldr	r3, [r2, #0]
 8003c98:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003c9c:	6013      	str	r3, [r2, #0]
 8003c9e:	e7e2      	b.n	8003c66 <SPI_EndRxTransaction+0x12>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003ca0:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003ca2:	f043 0320 	orr.w	r3, r3, #32
 8003ca6:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 8003ca8:	2303      	movs	r3, #3
 8003caa:	e7e9      	b.n	8003c80 <SPI_EndRxTransaction+0x2c>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003cac:	68a2      	ldr	r2, [r4, #8]
 8003cae:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8003cb2:	bf18      	it	ne
 8003cb4:	f5b2 4f00 	cmpne.w	r2, #32768	; 0x8000
 8003cb8:	d1e2      	bne.n	8003c80 <SPI_EndRxTransaction+0x2c>
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003cba:	9600      	str	r6, [sp, #0]
 8003cbc:	462b      	mov	r3, r5
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8003cc4:	4620      	mov	r0, r4
 8003cc6:	f7ff ff46 	bl	8003b56 <SPI_WaitFifoStateUntilTimeout>
 8003cca:	4603      	mov	r3, r0
 8003ccc:	2800      	cmp	r0, #0
 8003cce:	d0d7      	beq.n	8003c80 <SPI_EndRxTransaction+0x2c>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003cd0:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003cd2:	f043 0320 	orr.w	r3, r3, #32
 8003cd6:	6623      	str	r3, [r4, #96]	; 0x60
      return HAL_TIMEOUT;
 8003cd8:	2303      	movs	r3, #3
 8003cda:	e7d1      	b.n	8003c80 <SPI_EndRxTransaction+0x2c>

08003cdc <HAL_SPI_Init>:
  if (hspi == NULL)
 8003cdc:	2800      	cmp	r0, #0
 8003cde:	d058      	beq.n	8003d92 <HAL_SPI_Init+0xb6>
{
 8003ce0:	b510      	push	{r4, lr}
 8003ce2:	4604      	mov	r4, r0
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8003ce8:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d045      	beq.n	8003d7c <HAL_SPI_Init+0xa0>
  hspi->State = HAL_SPI_STATE_BUSY;
 8003cf0:	2302      	movs	r3, #2
 8003cf2:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 8003cf6:	6822      	ldr	r2, [r4, #0]
 8003cf8:	6813      	ldr	r3, [r2, #0]
 8003cfa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003cfe:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003d00:	68e3      	ldr	r3, [r4, #12]
 8003d02:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003d06:	d93e      	bls.n	8003d86 <HAL_SPI_Init+0xaa>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003d08:	2200      	movs	r2, #0
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003d0a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003d0e:	bf18      	it	ne
 8003d10:	f5b3 6fe0 	cmpne.w	r3, #1792	; 0x700
 8003d14:	d001      	beq.n	8003d1a <HAL_SPI_Init+0x3e>
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d16:	2100      	movs	r1, #0
 8003d18:	62a1      	str	r1, [r4, #40]	; 0x28
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8003d1a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8003d1c:	b921      	cbnz	r1, 8003d28 <HAL_SPI_Init+0x4c>
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003d1e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003d22:	d933      	bls.n	8003d8c <HAL_SPI_Init+0xb0>
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8003d24:	2302      	movs	r3, #2
 8003d26:	6323      	str	r3, [r4, #48]	; 0x30
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8003d28:	6863      	ldr	r3, [r4, #4]
 8003d2a:	68a1      	ldr	r1, [r4, #8]
 8003d2c:	430b      	orrs	r3, r1
 8003d2e:	6921      	ldr	r1, [r4, #16]
 8003d30:	430b      	orrs	r3, r1
 8003d32:	6961      	ldr	r1, [r4, #20]
 8003d34:	430b      	orrs	r3, r1
 8003d36:	69a1      	ldr	r1, [r4, #24]
 8003d38:	f401 7100 	and.w	r1, r1, #512	; 0x200
 8003d3c:	430b      	orrs	r3, r1
 8003d3e:	69e1      	ldr	r1, [r4, #28]
 8003d40:	430b      	orrs	r3, r1
 8003d42:	6a21      	ldr	r1, [r4, #32]
 8003d44:	430b      	orrs	r3, r1
 8003d46:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8003d48:	6821      	ldr	r1, [r4, #0]
 8003d4a:	4303      	orrs	r3, r0
 8003d4c:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8003d4e:	8b63      	ldrh	r3, [r4, #26]
 8003d50:	f003 0304 	and.w	r3, r3, #4
 8003d54:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003d56:	430b      	orrs	r3, r1
 8003d58:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003d5a:	430b      	orrs	r3, r1
 8003d5c:	68e1      	ldr	r1, [r4, #12]
 8003d5e:	430b      	orrs	r3, r1
 8003d60:	6821      	ldr	r1, [r4, #0]
 8003d62:	4313      	orrs	r3, r2
 8003d64:	604b      	str	r3, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003d66:	6822      	ldr	r2, [r4, #0]
 8003d68:	69d3      	ldr	r3, [r2, #28]
 8003d6a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003d6e:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003d70:	2000      	movs	r0, #0
 8003d72:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003d74:	2301      	movs	r3, #1
 8003d76:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
}
 8003d7a:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 8003d7c:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 8003d80:	f001 fef2 	bl	8005b68 <HAL_SPI_MspInit>
 8003d84:	e7b4      	b.n	8003cf0 <HAL_SPI_Init+0x14>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003d86:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003d8a:	e7be      	b.n	8003d0a <HAL_SPI_Init+0x2e>
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8003d8c:	2301      	movs	r3, #1
 8003d8e:	6323      	str	r3, [r4, #48]	; 0x30
 8003d90:	e7ca      	b.n	8003d28 <HAL_SPI_Init+0x4c>
    return HAL_ERROR;
 8003d92:	2001      	movs	r0, #1
}
 8003d94:	4770      	bx	lr
	...

08003d98 <HAL_SPI_Transmit_IT>:
{
 8003d98:	4603      	mov	r3, r0
  __HAL_LOCK(hspi);
 8003d9a:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
 8003d9e:	2801      	cmp	r0, #1
 8003da0:	d049      	beq.n	8003e36 <HAL_SPI_Transmit_IT+0x9e>
 8003da2:	2001      	movs	r0, #1
 8003da4:	f883 005c 	strb.w	r0, [r3, #92]	; 0x5c
  if ((pData == NULL) || (Size == 0U))
 8003da8:	fab2 f082 	clz	r0, r2
 8003dac:	0940      	lsrs	r0, r0, #5
 8003dae:	2900      	cmp	r1, #0
 8003db0:	bf08      	it	eq
 8003db2:	2001      	moveq	r0, #1
 8003db4:	2800      	cmp	r0, #0
 8003db6:	d137      	bne.n	8003e28 <HAL_SPI_Transmit_IT+0x90>
  if (hspi->State != HAL_SPI_STATE_READY)
 8003db8:	f893 005d 	ldrb.w	r0, [r3, #93]	; 0x5d
 8003dbc:	b2c0      	uxtb	r0, r0
 8003dbe:	2801      	cmp	r0, #1
 8003dc0:	d001      	beq.n	8003dc6 <HAL_SPI_Transmit_IT+0x2e>
    errorcode = HAL_BUSY;
 8003dc2:	2002      	movs	r0, #2
 8003dc4:	e031      	b.n	8003e2a <HAL_SPI_Transmit_IT+0x92>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003dc6:	2003      	movs	r0, #3
 8003dc8:	f883 005d 	strb.w	r0, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003dcc:	2000      	movs	r0, #0
 8003dce:	6618      	str	r0, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003dd0:	6399      	str	r1, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8003dd2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8003dd4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003dd6:	6418      	str	r0, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8003dd8:	f8a3 0044 	strh.w	r0, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8003ddc:	f8a3 0046 	strh.w	r0, [r3, #70]	; 0x46
  hspi->RxISR       = NULL;
 8003de0:	64d8      	str	r0, [r3, #76]	; 0x4c
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003de2:	68da      	ldr	r2, [r3, #12]
 8003de4:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
 8003de8:	d915      	bls.n	8003e16 <HAL_SPI_Transmit_IT+0x7e>
    hspi->TxISR = SPI_TxISR_16BIT;
 8003dea:	4a14      	ldr	r2, [pc, #80]	; (8003e3c <HAL_SPI_Transmit_IT+0xa4>)
 8003dec:	651a      	str	r2, [r3, #80]	; 0x50
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003dee:	689a      	ldr	r2, [r3, #8]
 8003df0:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8003df4:	d012      	beq.n	8003e1c <HAL_SPI_Transmit_IT+0x84>
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8003df6:	6819      	ldr	r1, [r3, #0]
 8003df8:	684a      	ldr	r2, [r1, #4]
 8003dfa:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 8003dfe:	604a      	str	r2, [r1, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003e00:	681a      	ldr	r2, [r3, #0]
 8003e02:	6811      	ldr	r1, [r2, #0]
 8003e04:	f011 0f40 	tst.w	r1, #64	; 0x40
 8003e08:	d113      	bne.n	8003e32 <HAL_SPI_Transmit_IT+0x9a>
    __HAL_SPI_ENABLE(hspi);
 8003e0a:	6811      	ldr	r1, [r2, #0]
 8003e0c:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8003e10:	6011      	str	r1, [r2, #0]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003e12:	2000      	movs	r0, #0
 8003e14:	e009      	b.n	8003e2a <HAL_SPI_Transmit_IT+0x92>
    hspi->TxISR = SPI_TxISR_8BIT;
 8003e16:	4a0a      	ldr	r2, [pc, #40]	; (8003e40 <HAL_SPI_Transmit_IT+0xa8>)
 8003e18:	651a      	str	r2, [r3, #80]	; 0x50
 8003e1a:	e7e8      	b.n	8003dee <HAL_SPI_Transmit_IT+0x56>
    SPI_1LINE_TX(hspi);
 8003e1c:	6819      	ldr	r1, [r3, #0]
 8003e1e:	680a      	ldr	r2, [r1, #0]
 8003e20:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003e24:	600a      	str	r2, [r1, #0]
 8003e26:	e7e6      	b.n	8003df6 <HAL_SPI_Transmit_IT+0x5e>
    errorcode = HAL_ERROR;
 8003e28:	2001      	movs	r0, #1
  __HAL_UNLOCK(hspi);
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003e30:	4770      	bx	lr
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003e32:	2000      	movs	r0, #0
 8003e34:	e7f9      	b.n	8003e2a <HAL_SPI_Transmit_IT+0x92>
  __HAL_LOCK(hspi);
 8003e36:	2002      	movs	r0, #2
}
 8003e38:	4770      	bx	lr
 8003e3a:	bf00      	nop
 8003e3c:	0800409d 	.word	0x0800409d
 8003e40:	08004077 	.word	0x08004077

08003e44 <HAL_SPI_TransmitReceive_IT>:
{
 8003e44:	b430      	push	{r4, r5}
  __HAL_LOCK(hspi);
 8003e46:	f890 405c 	ldrb.w	r4, [r0, #92]	; 0x5c
 8003e4a:	2c01      	cmp	r4, #1
 8003e4c:	d06b      	beq.n	8003f26 <HAL_SPI_TransmitReceive_IT+0xe2>
 8003e4e:	2401      	movs	r4, #1
 8003e50:	f880 405c 	strb.w	r4, [r0, #92]	; 0x5c
  tmp_state           = hspi->State;
 8003e54:	f890 405d 	ldrb.w	r4, [r0, #93]	; 0x5d
 8003e58:	b2e4      	uxtb	r4, r4
  tmp_mode            = hspi->Init.Mode;
 8003e5a:	6845      	ldr	r5, [r0, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003e5c:	2c01      	cmp	r4, #1
 8003e5e:	d010      	beq.n	8003e82 <HAL_SPI_TransmitReceive_IT+0x3e>
 8003e60:	f5b5 7f82 	cmp.w	r5, #260	; 0x104
 8003e64:	d006      	beq.n	8003e74 <HAL_SPI_TransmitReceive_IT+0x30>
    errorcode = HAL_BUSY;
 8003e66:	2302      	movs	r3, #2
  __HAL_UNLOCK(hspi);
 8003e68:	2200      	movs	r2, #0
 8003e6a:	f880 205c 	strb.w	r2, [r0, #92]	; 0x5c
}
 8003e6e:	4618      	mov	r0, r3
 8003e70:	bc30      	pop	{r4, r5}
 8003e72:	4770      	bx	lr
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003e74:	6885      	ldr	r5, [r0, #8]
 8003e76:	2d00      	cmp	r5, #0
 8003e78:	d14d      	bne.n	8003f16 <HAL_SPI_TransmitReceive_IT+0xd2>
 8003e7a:	2c04      	cmp	r4, #4
 8003e7c:	d001      	beq.n	8003e82 <HAL_SPI_TransmitReceive_IT+0x3e>
    errorcode = HAL_BUSY;
 8003e7e:	2302      	movs	r3, #2
 8003e80:	e7f2      	b.n	8003e68 <HAL_SPI_TransmitReceive_IT+0x24>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003e82:	fab2 f482 	clz	r4, r2
 8003e86:	0964      	lsrs	r4, r4, #5
 8003e88:	2900      	cmp	r1, #0
 8003e8a:	bf08      	it	eq
 8003e8c:	2401      	moveq	r4, #1
 8003e8e:	2c00      	cmp	r4, #0
 8003e90:	d143      	bne.n	8003f1a <HAL_SPI_TransmitReceive_IT+0xd6>
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d043      	beq.n	8003f1e <HAL_SPI_TransmitReceive_IT+0xda>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003e96:	f890 405d 	ldrb.w	r4, [r0, #93]	; 0x5d
 8003e9a:	b2e4      	uxtb	r4, r4
 8003e9c:	2c04      	cmp	r4, #4
 8003e9e:	d002      	beq.n	8003ea6 <HAL_SPI_TransmitReceive_IT+0x62>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003ea0:	2405      	movs	r4, #5
 8003ea2:	f880 405d 	strb.w	r4, [r0, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003ea6:	2400      	movs	r4, #0
 8003ea8:	6604      	str	r4, [r0, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003eaa:	6381      	str	r1, [r0, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8003eac:	8783      	strh	r3, [r0, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8003eae:	87c3      	strh	r3, [r0, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003eb0:	6402      	str	r2, [r0, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8003eb2:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
  hspi->RxXferCount = Size;
 8003eb6:	f8a0 3046 	strh.w	r3, [r0, #70]	; 0x46
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003eba:	68c2      	ldr	r2, [r0, #12]
 8003ebc:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
 8003ec0:	d91e      	bls.n	8003f00 <HAL_SPI_TransmitReceive_IT+0xbc>
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8003ec2:	4a1a      	ldr	r2, [pc, #104]	; (8003f2c <HAL_SPI_TransmitReceive_IT+0xe8>)
 8003ec4:	64c2      	str	r2, [r0, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8003ec6:	4a1a      	ldr	r2, [pc, #104]	; (8003f30 <HAL_SPI_TransmitReceive_IT+0xec>)
 8003ec8:	6502      	str	r2, [r0, #80]	; 0x50
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 8003eca:	68c2      	ldr	r2, [r0, #12]
 8003ecc:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
 8003ed0:	d801      	bhi.n	8003ed6 <HAL_SPI_TransmitReceive_IT+0x92>
 8003ed2:	2b01      	cmp	r3, #1
 8003ed4:	d919      	bls.n	8003f0a <HAL_SPI_TransmitReceive_IT+0xc6>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003ed6:	6802      	ldr	r2, [r0, #0]
 8003ed8:	6853      	ldr	r3, [r2, #4]
 8003eda:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003ede:	6053      	str	r3, [r2, #4]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003ee0:	6802      	ldr	r2, [r0, #0]
 8003ee2:	6853      	ldr	r3, [r2, #4]
 8003ee4:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 8003ee8:	6053      	str	r3, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003eea:	6803      	ldr	r3, [r0, #0]
 8003eec:	681a      	ldr	r2, [r3, #0]
 8003eee:	f012 0f40 	tst.w	r2, #64	; 0x40
 8003ef2:	d116      	bne.n	8003f22 <HAL_SPI_TransmitReceive_IT+0xde>
    __HAL_SPI_ENABLE(hspi);
 8003ef4:	681a      	ldr	r2, [r3, #0]
 8003ef6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003efa:	601a      	str	r2, [r3, #0]
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003efc:	2300      	movs	r3, #0
 8003efe:	e7b3      	b.n	8003e68 <HAL_SPI_TransmitReceive_IT+0x24>
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8003f00:	4a0c      	ldr	r2, [pc, #48]	; (8003f34 <HAL_SPI_TransmitReceive_IT+0xf0>)
 8003f02:	64c2      	str	r2, [r0, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8003f04:	4a0c      	ldr	r2, [pc, #48]	; (8003f38 <HAL_SPI_TransmitReceive_IT+0xf4>)
 8003f06:	6502      	str	r2, [r0, #80]	; 0x50
 8003f08:	e7df      	b.n	8003eca <HAL_SPI_TransmitReceive_IT+0x86>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003f0a:	6802      	ldr	r2, [r0, #0]
 8003f0c:	6853      	ldr	r3, [r2, #4]
 8003f0e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003f12:	6053      	str	r3, [r2, #4]
 8003f14:	e7e4      	b.n	8003ee0 <HAL_SPI_TransmitReceive_IT+0x9c>
    errorcode = HAL_BUSY;
 8003f16:	2302      	movs	r3, #2
 8003f18:	e7a6      	b.n	8003e68 <HAL_SPI_TransmitReceive_IT+0x24>
    errorcode = HAL_ERROR;
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	e7a4      	b.n	8003e68 <HAL_SPI_TransmitReceive_IT+0x24>
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e7a2      	b.n	8003e68 <HAL_SPI_TransmitReceive_IT+0x24>
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003f22:	2300      	movs	r3, #0
 8003f24:	e7a0      	b.n	8003e68 <HAL_SPI_TransmitReceive_IT+0x24>
  __HAL_LOCK(hspi);
 8003f26:	2302      	movs	r3, #2
 8003f28:	e7a1      	b.n	8003e6e <HAL_SPI_TransmitReceive_IT+0x2a>
 8003f2a:	bf00      	nop
 8003f2c:	080042c1 	.word	0x080042c1
 8003f30:	08004289 	.word	0x08004289
 8003f34:	08004211 	.word	0x08004211
 8003f38:	080041b9 	.word	0x080041b9

08003f3c <HAL_SPI_Receive_IT>:
{
 8003f3c:	b510      	push	{r4, lr}
 8003f3e:	4604      	mov	r4, r0
  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8003f40:	6880      	ldr	r0, [r0, #8]
 8003f42:	b918      	cbnz	r0, 8003f4c <HAL_SPI_Receive_IT+0x10>
 8003f44:	6863      	ldr	r3, [r4, #4]
 8003f46:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003f4a:	d010      	beq.n	8003f6e <HAL_SPI_Receive_IT+0x32>
  __HAL_LOCK(hspi);
 8003f4c:	f894 005c 	ldrb.w	r0, [r4, #92]	; 0x5c
 8003f50:	2801      	cmp	r0, #1
 8003f52:	d05c      	beq.n	800400e <HAL_SPI_Receive_IT+0xd2>
 8003f54:	2301      	movs	r3, #1
 8003f56:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  if (hspi->State != HAL_SPI_STATE_READY)
 8003f5a:	f894 005d 	ldrb.w	r0, [r4, #93]	; 0x5d
 8003f5e:	b2c0      	uxtb	r0, r0
 8003f60:	4298      	cmp	r0, r3
 8003f62:	d00d      	beq.n	8003f80 <HAL_SPI_Receive_IT+0x44>
    errorcode = HAL_BUSY;
 8003f64:	2002      	movs	r0, #2
  __HAL_UNLOCK(hspi);
 8003f66:	2300      	movs	r3, #0
 8003f68:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 8003f6c:	bd10      	pop	{r4, pc}
 8003f6e:	4613      	mov	r3, r2
 8003f70:	4620      	mov	r0, r4
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003f72:	2204      	movs	r2, #4
 8003f74:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 8003f78:	460a      	mov	r2, r1
 8003f7a:	f7ff ff63 	bl	8003e44 <HAL_SPI_TransmitReceive_IT>
 8003f7e:	e7f5      	b.n	8003f6c <HAL_SPI_Receive_IT+0x30>
  if ((pData == NULL) || (Size == 0U))
 8003f80:	fab2 f382 	clz	r3, r2
 8003f84:	095b      	lsrs	r3, r3, #5
 8003f86:	2900      	cmp	r1, #0
 8003f88:	bf08      	it	eq
 8003f8a:	2301      	moveq	r3, #1
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d13a      	bne.n	8004006 <HAL_SPI_Receive_IT+0xca>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003f90:	2304      	movs	r3, #4
 8003f92:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003f96:	2300      	movs	r3, #0
 8003f98:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003f9a:	6421      	str	r1, [r4, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8003f9c:	f8a4 2044 	strh.w	r2, [r4, #68]	; 0x44
  hspi->RxXferCount = Size;
 8003fa0:	f8a4 2046 	strh.w	r2, [r4, #70]	; 0x46
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003fa4:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8003fa6:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8003fa8:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003faa:	6523      	str	r3, [r4, #80]	; 0x50
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003fac:	68e3      	ldr	r3, [r4, #12]
 8003fae:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003fb2:	d91a      	bls.n	8003fea <HAL_SPI_Receive_IT+0xae>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003fb4:	6822      	ldr	r2, [r4, #0]
 8003fb6:	6853      	ldr	r3, [r2, #4]
 8003fb8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003fbc:	6053      	str	r3, [r2, #4]
    hspi->RxISR = SPI_RxISR_16BIT;
 8003fbe:	4b15      	ldr	r3, [pc, #84]	; (8004014 <HAL_SPI_Receive_IT+0xd8>)
 8003fc0:	64e3      	str	r3, [r4, #76]	; 0x4c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003fc2:	68a3      	ldr	r3, [r4, #8]
 8003fc4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003fc8:	d017      	beq.n	8003ffa <HAL_SPI_Receive_IT+0xbe>
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8003fca:	6822      	ldr	r2, [r4, #0]
 8003fcc:	6853      	ldr	r3, [r2, #4]
 8003fce:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003fd2:	6053      	str	r3, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003fd4:	6823      	ldr	r3, [r4, #0]
 8003fd6:	681a      	ldr	r2, [r3, #0]
 8003fd8:	f012 0f40 	tst.w	r2, #64	; 0x40
 8003fdc:	d115      	bne.n	800400a <HAL_SPI_Receive_IT+0xce>
    __HAL_SPI_ENABLE(hspi);
 8003fde:	681a      	ldr	r2, [r3, #0]
 8003fe0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003fe4:	601a      	str	r2, [r3, #0]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003fe6:	2000      	movs	r0, #0
 8003fe8:	e7bd      	b.n	8003f66 <HAL_SPI_Receive_IT+0x2a>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003fea:	6822      	ldr	r2, [r4, #0]
 8003fec:	6853      	ldr	r3, [r2, #4]
 8003fee:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003ff2:	6053      	str	r3, [r2, #4]
    hspi->RxISR = SPI_RxISR_8BIT;
 8003ff4:	4b08      	ldr	r3, [pc, #32]	; (8004018 <HAL_SPI_Receive_IT+0xdc>)
 8003ff6:	64e3      	str	r3, [r4, #76]	; 0x4c
 8003ff8:	e7e3      	b.n	8003fc2 <HAL_SPI_Receive_IT+0x86>
    SPI_1LINE_RX(hspi);
 8003ffa:	6822      	ldr	r2, [r4, #0]
 8003ffc:	6813      	ldr	r3, [r2, #0]
 8003ffe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004002:	6013      	str	r3, [r2, #0]
 8004004:	e7e1      	b.n	8003fca <HAL_SPI_Receive_IT+0x8e>
    errorcode = HAL_ERROR;
 8004006:	2001      	movs	r0, #1
 8004008:	e7ad      	b.n	8003f66 <HAL_SPI_Receive_IT+0x2a>
  HAL_StatusTypeDef errorcode = HAL_OK;
 800400a:	2000      	movs	r0, #0
 800400c:	e7ab      	b.n	8003f66 <HAL_SPI_Receive_IT+0x2a>
  __HAL_LOCK(hspi);
 800400e:	2002      	movs	r0, #2
 8004010:	e7ac      	b.n	8003f6c <HAL_SPI_Receive_IT+0x30>
 8004012:	bf00      	nop
 8004014:	0800412f 	.word	0x0800412f
 8004018:	08004103 	.word	0x08004103

0800401c <HAL_SPI_TxRxCpltCallback>:
}
 800401c:	4770      	bx	lr

0800401e <HAL_SPI_ErrorCallback>:
}
 800401e:	4770      	bx	lr

08004020 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 8004020:	b510      	push	{r4, lr}
 8004022:	b082      	sub	sp, #8
 8004024:	4604      	mov	r4, r0
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004026:	f7fd fded 	bl	8001c04 <HAL_GetTick>

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800402a:	6822      	ldr	r2, [r4, #0]
 800402c:	6853      	ldr	r3, [r2, #4]
 800402e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004032:	6053      	str	r3, [r2, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004034:	4602      	mov	r2, r0
 8004036:	2164      	movs	r1, #100	; 0x64
 8004038:	4620      	mov	r0, r4
 800403a:	f7ff fdd8 	bl	8003bee <SPI_EndRxTxTransaction>
 800403e:	b118      	cbz	r0, 8004048 <SPI_CloseTx_ISR+0x28>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004040:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8004042:	f043 0320 	orr.w	r3, r3, #32
 8004046:	6623      	str	r3, [r4, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004048:	68a3      	ldr	r3, [r4, #8]
 800404a:	b933      	cbnz	r3, 800405a <SPI_CloseTx_ISR+0x3a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800404c:	9301      	str	r3, [sp, #4]
 800404e:	6823      	ldr	r3, [r4, #0]
 8004050:	68da      	ldr	r2, [r3, #12]
 8004052:	9201      	str	r2, [sp, #4]
 8004054:	689b      	ldr	r3, [r3, #8]
 8004056:	9301      	str	r3, [sp, #4]
 8004058:	9b01      	ldr	r3, [sp, #4]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800405a:	2301      	movs	r3, #1
 800405c:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004060:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8004062:	b923      	cbnz	r3, 800406e <SPI_CloseTx_ISR+0x4e>
  {
    /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
 8004064:	4620      	mov	r0, r4
 8004066:	f7fd fd67 	bl	8001b38 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 800406a:	b002      	add	sp, #8
 800406c:	bd10      	pop	{r4, pc}
    HAL_SPI_ErrorCallback(hspi);
 800406e:	4620      	mov	r0, r4
 8004070:	f7ff ffd5 	bl	800401e <HAL_SPI_ErrorCallback>
 8004074:	e7f9      	b.n	800406a <SPI_CloseTx_ISR+0x4a>

08004076 <SPI_TxISR_8BIT>:
{
 8004076:	b508      	push	{r3, lr}
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004078:	6b82      	ldr	r2, [r0, #56]	; 0x38
 800407a:	6803      	ldr	r3, [r0, #0]
 800407c:	7812      	ldrb	r2, [r2, #0]
 800407e:	731a      	strb	r2, [r3, #12]
  hspi->pTxBuffPtr++;
 8004080:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8004082:	3301      	adds	r3, #1
 8004084:	6383      	str	r3, [r0, #56]	; 0x38
  hspi->TxXferCount--;
 8004086:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 8004088:	3b01      	subs	r3, #1
 800408a:	b29b      	uxth	r3, r3
 800408c:	87c3      	strh	r3, [r0, #62]	; 0x3e
  if (hspi->TxXferCount == 0U)
 800408e:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 8004090:	b29b      	uxth	r3, r3
 8004092:	b103      	cbz	r3, 8004096 <SPI_TxISR_8BIT+0x20>
}
 8004094:	bd08      	pop	{r3, pc}
    SPI_CloseTx_ISR(hspi);
 8004096:	f7ff ffc3 	bl	8004020 <SPI_CloseTx_ISR>
}
 800409a:	e7fb      	b.n	8004094 <SPI_TxISR_8BIT+0x1e>

0800409c <SPI_TxISR_16BIT>:
{
 800409c:	b508      	push	{r3, lr}
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800409e:	6b82      	ldr	r2, [r0, #56]	; 0x38
 80040a0:	6803      	ldr	r3, [r0, #0]
 80040a2:	8812      	ldrh	r2, [r2, #0]
 80040a4:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 80040a6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80040a8:	3302      	adds	r3, #2
 80040aa:	6383      	str	r3, [r0, #56]	; 0x38
  hspi->TxXferCount--;
 80040ac:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 80040ae:	3b01      	subs	r3, #1
 80040b0:	b29b      	uxth	r3, r3
 80040b2:	87c3      	strh	r3, [r0, #62]	; 0x3e
  if (hspi->TxXferCount == 0U)
 80040b4:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 80040b6:	b29b      	uxth	r3, r3
 80040b8:	b103      	cbz	r3, 80040bc <SPI_TxISR_16BIT+0x20>
}
 80040ba:	bd08      	pop	{r3, pc}
    SPI_CloseTx_ISR(hspi);
 80040bc:	f7ff ffb0 	bl	8004020 <SPI_CloseTx_ISR>
}
 80040c0:	e7fb      	b.n	80040ba <SPI_TxISR_16BIT+0x1e>

080040c2 <SPI_CloseRx_ISR>:
{
 80040c2:	b510      	push	{r4, lr}
 80040c4:	4604      	mov	r4, r0
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80040c6:	6802      	ldr	r2, [r0, #0]
 80040c8:	6853      	ldr	r3, [r2, #4]
 80040ca:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 80040ce:	6053      	str	r3, [r2, #4]
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 80040d0:	f7fd fd98 	bl	8001c04 <HAL_GetTick>
 80040d4:	4602      	mov	r2, r0
 80040d6:	2164      	movs	r1, #100	; 0x64
 80040d8:	4620      	mov	r0, r4
 80040da:	f7ff fdbb 	bl	8003c54 <SPI_EndRxTransaction>
 80040de:	b118      	cbz	r0, 80040e8 <SPI_CloseRx_ISR+0x26>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80040e0:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80040e2:	f043 0320 	orr.w	r3, r3, #32
 80040e6:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 80040e8:	2301      	movs	r3, #1
 80040ea:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 80040ee:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80040f0:	b11b      	cbz	r3, 80040fa <SPI_CloseRx_ISR+0x38>
      HAL_SPI_ErrorCallback(hspi);
 80040f2:	4620      	mov	r0, r4
 80040f4:	f7ff ff93 	bl	800401e <HAL_SPI_ErrorCallback>
}
 80040f8:	bd10      	pop	{r4, pc}
      HAL_SPI_RxCpltCallback(hspi);
 80040fa:	4620      	mov	r0, r4
 80040fc:	f7fd fd22 	bl	8001b44 <HAL_SPI_RxCpltCallback>
 8004100:	e7fa      	b.n	80040f8 <SPI_CloseRx_ISR+0x36>

08004102 <SPI_RxISR_8BIT>:
{
 8004102:	b508      	push	{r3, lr}
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 8004104:	6802      	ldr	r2, [r0, #0]
 8004106:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8004108:	7b12      	ldrb	r2, [r2, #12]
 800410a:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 800410c:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800410e:	3301      	adds	r3, #1
 8004110:	6403      	str	r3, [r0, #64]	; 0x40
  hspi->RxXferCount--;
 8004112:	f8b0 3046 	ldrh.w	r3, [r0, #70]	; 0x46
 8004116:	3b01      	subs	r3, #1
 8004118:	b29b      	uxth	r3, r3
 800411a:	f8a0 3046 	strh.w	r3, [r0, #70]	; 0x46
  if (hspi->RxXferCount == 0U)
 800411e:	f8b0 3046 	ldrh.w	r3, [r0, #70]	; 0x46
 8004122:	b29b      	uxth	r3, r3
 8004124:	b103      	cbz	r3, 8004128 <SPI_RxISR_8BIT+0x26>
}
 8004126:	bd08      	pop	{r3, pc}
    SPI_CloseRx_ISR(hspi);
 8004128:	f7ff ffcb 	bl	80040c2 <SPI_CloseRx_ISR>
}
 800412c:	e7fb      	b.n	8004126 <SPI_RxISR_8BIT+0x24>

0800412e <SPI_RxISR_16BIT>:
{
 800412e:	b508      	push	{r3, lr}
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8004130:	6803      	ldr	r3, [r0, #0]
 8004132:	68da      	ldr	r2, [r3, #12]
 8004134:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8004136:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8004138:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800413a:	3302      	adds	r3, #2
 800413c:	6403      	str	r3, [r0, #64]	; 0x40
  hspi->RxXferCount--;
 800413e:	f8b0 3046 	ldrh.w	r3, [r0, #70]	; 0x46
 8004142:	3b01      	subs	r3, #1
 8004144:	b29b      	uxth	r3, r3
 8004146:	f8a0 3046 	strh.w	r3, [r0, #70]	; 0x46
  if (hspi->RxXferCount == 0U)
 800414a:	f8b0 3046 	ldrh.w	r3, [r0, #70]	; 0x46
 800414e:	b29b      	uxth	r3, r3
 8004150:	b103      	cbz	r3, 8004154 <SPI_RxISR_16BIT+0x26>
}
 8004152:	bd08      	pop	{r3, pc}
    SPI_CloseRx_ISR(hspi);
 8004154:	f7ff ffb5 	bl	80040c2 <SPI_CloseRx_ISR>
}
 8004158:	e7fb      	b.n	8004152 <SPI_RxISR_16BIT+0x24>

0800415a <SPI_CloseRxTx_ISR>:
{
 800415a:	b510      	push	{r4, lr}
 800415c:	4604      	mov	r4, r0
  tickstart = HAL_GetTick();
 800415e:	f7fd fd51 	bl	8001c04 <HAL_GetTick>
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004162:	6822      	ldr	r2, [r4, #0]
 8004164:	6853      	ldr	r3, [r2, #4]
 8004166:	f023 0320 	bic.w	r3, r3, #32
 800416a:	6053      	str	r3, [r2, #4]
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800416c:	4602      	mov	r2, r0
 800416e:	2164      	movs	r1, #100	; 0x64
 8004170:	4620      	mov	r0, r4
 8004172:	f7ff fd3c 	bl	8003bee <SPI_EndRxTxTransaction>
 8004176:	b118      	cbz	r0, 8004180 <SPI_CloseRxTx_ISR+0x26>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004178:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800417a:	f043 0320 	orr.w	r3, r3, #32
 800417e:	6623      	str	r3, [r4, #96]	; 0x60
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8004180:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8004182:	b993      	cbnz	r3, 80041aa <SPI_CloseRxTx_ISR+0x50>
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8004184:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 8004188:	b2db      	uxtb	r3, r3
 800418a:	2b04      	cmp	r3, #4
 800418c:	d006      	beq.n	800419c <SPI_CloseRxTx_ISR+0x42>
        hspi->State = HAL_SPI_STATE_READY;
 800418e:	2301      	movs	r3, #1
 8004190:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
        HAL_SPI_TxRxCpltCallback(hspi);
 8004194:	4620      	mov	r0, r4
 8004196:	f7ff ff41 	bl	800401c <HAL_SPI_TxRxCpltCallback>
}
 800419a:	bd10      	pop	{r4, pc}
        hspi->State = HAL_SPI_STATE_READY;
 800419c:	2301      	movs	r3, #1
 800419e:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
        HAL_SPI_RxCpltCallback(hspi);
 80041a2:	4620      	mov	r0, r4
 80041a4:	f7fd fcce 	bl	8001b44 <HAL_SPI_RxCpltCallback>
 80041a8:	e7f7      	b.n	800419a <SPI_CloseRxTx_ISR+0x40>
      hspi->State = HAL_SPI_STATE_READY;
 80041aa:	2301      	movs	r3, #1
 80041ac:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
      HAL_SPI_ErrorCallback(hspi);
 80041b0:	4620      	mov	r0, r4
 80041b2:	f7ff ff34 	bl	800401e <HAL_SPI_ErrorCallback>
}
 80041b6:	e7f0      	b.n	800419a <SPI_CloseRxTx_ISR+0x40>

080041b8 <SPI_2linesTxISR_8BIT>:
{
 80041b8:	b508      	push	{r3, lr}
  if (hspi->TxXferCount >= 2U)
 80041ba:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 80041bc:	b29b      	uxth	r3, r3
 80041be:	2b01      	cmp	r3, #1
 80041c0:	d917      	bls.n	80041f2 <SPI_2linesTxISR_8BIT+0x3a>
    hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80041c2:	6b82      	ldr	r2, [r0, #56]	; 0x38
 80041c4:	6803      	ldr	r3, [r0, #0]
 80041c6:	8812      	ldrh	r2, [r2, #0]
 80041c8:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 80041ca:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80041cc:	3302      	adds	r3, #2
 80041ce:	6383      	str	r3, [r0, #56]	; 0x38
    hspi->TxXferCount -= 2U;
 80041d0:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 80041d2:	3b02      	subs	r3, #2
 80041d4:	b29b      	uxth	r3, r3
 80041d6:	87c3      	strh	r3, [r0, #62]	; 0x3e
  if (hspi->TxXferCount == 0U)
 80041d8:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 80041da:	b29b      	uxth	r3, r3
 80041dc:	b943      	cbnz	r3, 80041f0 <SPI_2linesTxISR_8BIT+0x38>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 80041de:	6802      	ldr	r2, [r0, #0]
 80041e0:	6853      	ldr	r3, [r2, #4]
 80041e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80041e6:	6053      	str	r3, [r2, #4]
    if (hspi->RxXferCount == 0U)
 80041e8:	f8b0 3046 	ldrh.w	r3, [r0, #70]	; 0x46
 80041ec:	b29b      	uxth	r3, r3
 80041ee:	b163      	cbz	r3, 800420a <SPI_2linesTxISR_8BIT+0x52>
}
 80041f0:	bd08      	pop	{r3, pc}
    *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80041f2:	6b82      	ldr	r2, [r0, #56]	; 0x38
 80041f4:	6803      	ldr	r3, [r0, #0]
 80041f6:	7812      	ldrb	r2, [r2, #0]
 80041f8:	731a      	strb	r2, [r3, #12]
    hspi->pTxBuffPtr++;
 80041fa:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80041fc:	3301      	adds	r3, #1
 80041fe:	6383      	str	r3, [r0, #56]	; 0x38
    hspi->TxXferCount--;
 8004200:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 8004202:	3b01      	subs	r3, #1
 8004204:	b29b      	uxth	r3, r3
 8004206:	87c3      	strh	r3, [r0, #62]	; 0x3e
 8004208:	e7e6      	b.n	80041d8 <SPI_2linesTxISR_8BIT+0x20>
      SPI_CloseRxTx_ISR(hspi);
 800420a:	f7ff ffa6 	bl	800415a <SPI_CloseRxTx_ISR>
}
 800420e:	e7ef      	b.n	80041f0 <SPI_2linesTxISR_8BIT+0x38>

08004210 <SPI_2linesRxISR_8BIT>:
{
 8004210:	b508      	push	{r3, lr}
  if (hspi->RxXferCount > 1U)
 8004212:	f8b0 3046 	ldrh.w	r3, [r0, #70]	; 0x46
 8004216:	b29b      	uxth	r3, r3
 8004218:	2b01      	cmp	r3, #1
 800421a:	d924      	bls.n	8004266 <SPI_2linesRxISR_8BIT+0x56>
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800421c:	6803      	ldr	r3, [r0, #0]
 800421e:	68da      	ldr	r2, [r3, #12]
 8004220:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8004222:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 8004224:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8004226:	3302      	adds	r3, #2
 8004228:	6403      	str	r3, [r0, #64]	; 0x40
    hspi->RxXferCount -= 2U;
 800422a:	f8b0 3046 	ldrh.w	r3, [r0, #70]	; 0x46
 800422e:	3b02      	subs	r3, #2
 8004230:	b29b      	uxth	r3, r3
 8004232:	f8a0 3046 	strh.w	r3, [r0, #70]	; 0x46
    if (hspi->RxXferCount == 1U)
 8004236:	f8b0 3046 	ldrh.w	r3, [r0, #70]	; 0x46
 800423a:	b29b      	uxth	r3, r3
 800423c:	2b01      	cmp	r3, #1
 800423e:	d00c      	beq.n	800425a <SPI_2linesRxISR_8BIT+0x4a>
  if (hspi->RxXferCount == 0U)
 8004240:	f8b0 3046 	ldrh.w	r3, [r0, #70]	; 0x46
 8004244:	b29b      	uxth	r3, r3
 8004246:	b93b      	cbnz	r3, 8004258 <SPI_2linesRxISR_8BIT+0x48>
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8004248:	6802      	ldr	r2, [r0, #0]
 800424a:	6853      	ldr	r3, [r2, #4]
 800424c:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8004250:	6053      	str	r3, [r2, #4]
    if (hspi->TxXferCount == 0U)
 8004252:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 8004254:	b29b      	uxth	r3, r3
 8004256:	b1a3      	cbz	r3, 8004282 <SPI_2linesRxISR_8BIT+0x72>
}
 8004258:	bd08      	pop	{r3, pc}
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800425a:	6802      	ldr	r2, [r0, #0]
 800425c:	6853      	ldr	r3, [r2, #4]
 800425e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004262:	6053      	str	r3, [r2, #4]
 8004264:	e7ec      	b.n	8004240 <SPI_2linesRxISR_8BIT+0x30>
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8004266:	6802      	ldr	r2, [r0, #0]
 8004268:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800426a:	7b12      	ldrb	r2, [r2, #12]
 800426c:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 800426e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8004270:	3301      	adds	r3, #1
 8004272:	6403      	str	r3, [r0, #64]	; 0x40
    hspi->RxXferCount--;
 8004274:	f8b0 3046 	ldrh.w	r3, [r0, #70]	; 0x46
 8004278:	3b01      	subs	r3, #1
 800427a:	b29b      	uxth	r3, r3
 800427c:	f8a0 3046 	strh.w	r3, [r0, #70]	; 0x46
 8004280:	e7de      	b.n	8004240 <SPI_2linesRxISR_8BIT+0x30>
      SPI_CloseRxTx_ISR(hspi);
 8004282:	f7ff ff6a 	bl	800415a <SPI_CloseRxTx_ISR>
}
 8004286:	e7e7      	b.n	8004258 <SPI_2linesRxISR_8BIT+0x48>

08004288 <SPI_2linesTxISR_16BIT>:
{
 8004288:	b508      	push	{r3, lr}
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800428a:	6b82      	ldr	r2, [r0, #56]	; 0x38
 800428c:	6803      	ldr	r3, [r0, #0]
 800428e:	8812      	ldrh	r2, [r2, #0]
 8004290:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8004292:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8004294:	3302      	adds	r3, #2
 8004296:	6383      	str	r3, [r0, #56]	; 0x38
  hspi->TxXferCount--;
 8004298:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 800429a:	3b01      	subs	r3, #1
 800429c:	b29b      	uxth	r3, r3
 800429e:	87c3      	strh	r3, [r0, #62]	; 0x3e
  if (hspi->TxXferCount == 0U)
 80042a0:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 80042a2:	b29b      	uxth	r3, r3
 80042a4:	b943      	cbnz	r3, 80042b8 <SPI_2linesTxISR_16BIT+0x30>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 80042a6:	6802      	ldr	r2, [r0, #0]
 80042a8:	6853      	ldr	r3, [r2, #4]
 80042aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80042ae:	6053      	str	r3, [r2, #4]
    if (hspi->RxXferCount == 0U)
 80042b0:	f8b0 3046 	ldrh.w	r3, [r0, #70]	; 0x46
 80042b4:	b29b      	uxth	r3, r3
 80042b6:	b103      	cbz	r3, 80042ba <SPI_2linesTxISR_16BIT+0x32>
}
 80042b8:	bd08      	pop	{r3, pc}
      SPI_CloseRxTx_ISR(hspi);
 80042ba:	f7ff ff4e 	bl	800415a <SPI_CloseRxTx_ISR>
}
 80042be:	e7fb      	b.n	80042b8 <SPI_2linesTxISR_16BIT+0x30>

080042c0 <SPI_2linesRxISR_16BIT>:
{
 80042c0:	b508      	push	{r3, lr}
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 80042c2:	6803      	ldr	r3, [r0, #0]
 80042c4:	68da      	ldr	r2, [r3, #12]
 80042c6:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80042c8:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 80042ca:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80042cc:	3302      	adds	r3, #2
 80042ce:	6403      	str	r3, [r0, #64]	; 0x40
  hspi->RxXferCount--;
 80042d0:	f8b0 3046 	ldrh.w	r3, [r0, #70]	; 0x46
 80042d4:	3b01      	subs	r3, #1
 80042d6:	b29b      	uxth	r3, r3
 80042d8:	f8a0 3046 	strh.w	r3, [r0, #70]	; 0x46
  if (hspi->RxXferCount == 0U)
 80042dc:	f8b0 3046 	ldrh.w	r3, [r0, #70]	; 0x46
 80042e0:	b29b      	uxth	r3, r3
 80042e2:	b93b      	cbnz	r3, 80042f4 <SPI_2linesRxISR_16BIT+0x34>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 80042e4:	6802      	ldr	r2, [r0, #0]
 80042e6:	6853      	ldr	r3, [r2, #4]
 80042e8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80042ec:	6053      	str	r3, [r2, #4]
    if (hspi->TxXferCount == 0U)
 80042ee:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 80042f0:	b29b      	uxth	r3, r3
 80042f2:	b103      	cbz	r3, 80042f6 <SPI_2linesRxISR_16BIT+0x36>
}
 80042f4:	bd08      	pop	{r3, pc}
      SPI_CloseRxTx_ISR(hspi);
 80042f6:	f7ff ff30 	bl	800415a <SPI_CloseRxTx_ISR>
}
 80042fa:	e7fb      	b.n	80042f4 <SPI_2linesRxISR_16BIT+0x34>

080042fc <HAL_SPI_IRQHandler>:
{
 80042fc:	b530      	push	{r4, r5, lr}
 80042fe:	b085      	sub	sp, #20
 8004300:	4604      	mov	r4, r0
  uint32_t itsource = hspi->Instance->CR2;
 8004302:	6802      	ldr	r2, [r0, #0]
 8004304:	6850      	ldr	r0, [r2, #4]
  uint32_t itflag   = hspi->Instance->SR;
 8004306:	6893      	ldr	r3, [r2, #8]
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004308:	f3c3 1180 	ubfx	r1, r3, #6, #1
 800430c:	b949      	cbnz	r1, 8004322 <HAL_SPI_IRQHandler+0x26>
 800430e:	f013 0f01 	tst.w	r3, #1
 8004312:	d006      	beq.n	8004322 <HAL_SPI_IRQHandler+0x26>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004314:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004318:	d003      	beq.n	8004322 <HAL_SPI_IRQHandler+0x26>
    hspi->RxISR(hspi);
 800431a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800431c:	4620      	mov	r0, r4
 800431e:	4798      	blx	r3
    return;
 8004320:	e008      	b.n	8004334 <HAL_SPI_IRQHandler+0x38>
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8004322:	f013 0f02 	tst.w	r3, #2
 8004326:	d007      	beq.n	8004338 <HAL_SPI_IRQHandler+0x3c>
 8004328:	f010 0f80 	tst.w	r0, #128	; 0x80
 800432c:	d004      	beq.n	8004338 <HAL_SPI_IRQHandler+0x3c>
    hspi->TxISR(hspi);
 800432e:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8004330:	4620      	mov	r0, r4
 8004332:	4798      	blx	r3
}
 8004334:	b005      	add	sp, #20
 8004336:	bd30      	pop	{r4, r5, pc}
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8004338:	f3c3 1540 	ubfx	r5, r3, #5, #1
 800433c:	b91d      	cbnz	r5, 8004346 <HAL_SPI_IRQHandler+0x4a>
 800433e:	b911      	cbnz	r1, 8004346 <HAL_SPI_IRQHandler+0x4a>
 8004340:	f413 7f80 	tst.w	r3, #256	; 0x100
 8004344:	d0f6      	beq.n	8004334 <HAL_SPI_IRQHandler+0x38>
 8004346:	f010 0f20 	tst.w	r0, #32
 800434a:	d0f3      	beq.n	8004334 <HAL_SPI_IRQHandler+0x38>
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800434c:	b179      	cbz	r1, 800436e <HAL_SPI_IRQHandler+0x72>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800434e:	f894 105d 	ldrb.w	r1, [r4, #93]	; 0x5d
 8004352:	b2c9      	uxtb	r1, r1
 8004354:	2903      	cmp	r1, #3
 8004356:	d053      	beq.n	8004400 <HAL_SPI_IRQHandler+0x104>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004358:	6e21      	ldr	r1, [r4, #96]	; 0x60
 800435a:	f041 0104 	orr.w	r1, r1, #4
 800435e:	6621      	str	r1, [r4, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004360:	2100      	movs	r1, #0
 8004362:	9100      	str	r1, [sp, #0]
 8004364:	68d1      	ldr	r1, [r2, #12]
 8004366:	9100      	str	r1, [sp, #0]
 8004368:	6891      	ldr	r1, [r2, #8]
 800436a:	9100      	str	r1, [sp, #0]
 800436c:	9900      	ldr	r1, [sp, #0]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800436e:	b165      	cbz	r5, 800438a <HAL_SPI_IRQHandler+0x8e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8004370:	6e21      	ldr	r1, [r4, #96]	; 0x60
 8004372:	f041 0101 	orr.w	r1, r1, #1
 8004376:	6621      	str	r1, [r4, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004378:	2100      	movs	r1, #0
 800437a:	9102      	str	r1, [sp, #8]
 800437c:	6891      	ldr	r1, [r2, #8]
 800437e:	9102      	str	r1, [sp, #8]
 8004380:	6811      	ldr	r1, [r2, #0]
 8004382:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 8004386:	6011      	str	r1, [r2, #0]
 8004388:	9a02      	ldr	r2, [sp, #8]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800438a:	f413 7f80 	tst.w	r3, #256	; 0x100
 800438e:	d009      	beq.n	80043a4 <HAL_SPI_IRQHandler+0xa8>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004390:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8004392:	f043 0308 	orr.w	r3, r3, #8
 8004396:	6623      	str	r3, [r4, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004398:	2300      	movs	r3, #0
 800439a:	9303      	str	r3, [sp, #12]
 800439c:	6823      	ldr	r3, [r4, #0]
 800439e:	689b      	ldr	r3, [r3, #8]
 80043a0:	9303      	str	r3, [sp, #12]
 80043a2:	9b03      	ldr	r3, [sp, #12]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80043a4:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d0c4      	beq.n	8004334 <HAL_SPI_IRQHandler+0x38>
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80043aa:	6822      	ldr	r2, [r4, #0]
 80043ac:	6853      	ldr	r3, [r2, #4]
 80043ae:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 80043b2:	6053      	str	r3, [r2, #4]
      hspi->State = HAL_SPI_STATE_READY;
 80043b4:	2301      	movs	r3, #1
 80043b6:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80043ba:	f010 0f03 	tst.w	r0, #3
 80043be:	d027      	beq.n	8004410 <HAL_SPI_IRQHandler+0x114>
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80043c0:	6822      	ldr	r2, [r4, #0]
 80043c2:	6853      	ldr	r3, [r2, #4]
 80043c4:	f023 0303 	bic.w	r3, r3, #3
 80043c8:	6053      	str	r3, [r2, #4]
        if (hspi->hdmarx != NULL)
 80043ca:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80043cc:	b14b      	cbz	r3, 80043e2 <HAL_SPI_IRQHandler+0xe6>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80043ce:	4a12      	ldr	r2, [pc, #72]	; (8004418 <HAL_SPI_IRQHandler+0x11c>)
 80043d0:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80043d2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80043d4:	f7fe f8ae 	bl	8002534 <HAL_DMA_Abort_IT>
 80043d8:	b118      	cbz	r0, 80043e2 <HAL_SPI_IRQHandler+0xe6>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80043da:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80043dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80043e0:	6623      	str	r3, [r4, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 80043e2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d0a5      	beq.n	8004334 <HAL_SPI_IRQHandler+0x38>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80043e8:	4a0b      	ldr	r2, [pc, #44]	; (8004418 <HAL_SPI_IRQHandler+0x11c>)
 80043ea:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80043ec:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80043ee:	f7fe f8a1 	bl	8002534 <HAL_DMA_Abort_IT>
 80043f2:	2800      	cmp	r0, #0
 80043f4:	d09e      	beq.n	8004334 <HAL_SPI_IRQHandler+0x38>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80043f6:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80043f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80043fc:	6623      	str	r3, [r4, #96]	; 0x60
 80043fe:	e799      	b.n	8004334 <HAL_SPI_IRQHandler+0x38>
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004400:	2300      	movs	r3, #0
 8004402:	9301      	str	r3, [sp, #4]
 8004404:	68d3      	ldr	r3, [r2, #12]
 8004406:	9301      	str	r3, [sp, #4]
 8004408:	6893      	ldr	r3, [r2, #8]
 800440a:	9301      	str	r3, [sp, #4]
 800440c:	9b01      	ldr	r3, [sp, #4]
        return;
 800440e:	e791      	b.n	8004334 <HAL_SPI_IRQHandler+0x38>
        HAL_SPI_ErrorCallback(hspi);
 8004410:	4620      	mov	r0, r4
 8004412:	f7ff fe04 	bl	800401e <HAL_SPI_ErrorCallback>
 8004416:	e78d      	b.n	8004334 <HAL_SPI_IRQHandler+0x38>
 8004418:	0800441d 	.word	0x0800441d

0800441c <SPI_DMAAbortOnError>:
{
 800441c:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800441e:	6b80      	ldr	r0, [r0, #56]	; 0x38
  hspi->RxXferCount = 0U;
 8004420:	2300      	movs	r3, #0
 8004422:	f8a0 3046 	strh.w	r3, [r0, #70]	; 0x46
  hspi->TxXferCount = 0U;
 8004426:	87c3      	strh	r3, [r0, #62]	; 0x3e
  HAL_SPI_ErrorCallback(hspi);
 8004428:	f7ff fdf9 	bl	800401e <HAL_SPI_ErrorCallback>
}
 800442c:	bd08      	pop	{r3, pc}

0800442e <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800442e:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004430:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004432:	6a04      	ldr	r4, [r0, #32]
 8004434:	f024 0401 	bic.w	r4, r4, #1
 8004438:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800443a:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800443c:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004440:	ea44 1202 	orr.w	r2, r4, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004444:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 8004448:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800444a:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800444c:	6203      	str	r3, [r0, #32]
}
 800444e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004452:	4770      	bx	lr

08004454 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004454:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004456:	6a03      	ldr	r3, [r0, #32]
 8004458:	f023 0310 	bic.w	r3, r3, #16
 800445c:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800445e:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8004460:	6a03      	ldr	r3, [r0, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004462:	f424 4470 	bic.w	r4, r4, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004466:	ea44 3202 	orr.w	r2, r4, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800446a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 800446e:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004472:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8004474:	6203      	str	r3, [r0, #32]
}
 8004476:	f85d 4b04 	ldr.w	r4, [sp], #4
 800447a:	4770      	bx	lr

0800447c <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800447c:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800447e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004482:	4319      	orrs	r1, r3
 8004484:	f041 0107 	orr.w	r1, r1, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004488:	6081      	str	r1, [r0, #8]
}
 800448a:	4770      	bx	lr

0800448c <TIM_Base_SetConfig>:
{
 800448c:	b470      	push	{r4, r5, r6}
  tmpcr1 = TIMx->CR1;
 800448e:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004490:	4c3a      	ldr	r4, [pc, #232]	; (800457c <TIM_Base_SetConfig+0xf0>)
 8004492:	42a0      	cmp	r0, r4
 8004494:	bf14      	ite	ne
 8004496:	2400      	movne	r4, #0
 8004498:	2401      	moveq	r4, #1
 800449a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800449e:	bf14      	ite	ne
 80044a0:	4622      	movne	r2, r4
 80044a2:	f044 0201 	orreq.w	r2, r4, #1
 80044a6:	b9aa      	cbnz	r2, 80044d4 <TIM_Base_SetConfig+0x48>
 80044a8:	4d35      	ldr	r5, [pc, #212]	; (8004580 <TIM_Base_SetConfig+0xf4>)
 80044aa:	42a8      	cmp	r0, r5
 80044ac:	bf14      	ite	ne
 80044ae:	2500      	movne	r5, #0
 80044b0:	2501      	moveq	r5, #1
 80044b2:	4e34      	ldr	r6, [pc, #208]	; (8004584 <TIM_Base_SetConfig+0xf8>)
 80044b4:	42b0      	cmp	r0, r6
 80044b6:	d00d      	beq.n	80044d4 <TIM_Base_SetConfig+0x48>
 80044b8:	b965      	cbnz	r5, 80044d4 <TIM_Base_SetConfig+0x48>
 80044ba:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
 80044be:	f505 3582 	add.w	r5, r5, #66560	; 0x10400
 80044c2:	42a8      	cmp	r0, r5
 80044c4:	bf14      	ite	ne
 80044c6:	2500      	movne	r5, #0
 80044c8:	2501      	moveq	r5, #1
 80044ca:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 80044ce:	42b0      	cmp	r0, r6
 80044d0:	d000      	beq.n	80044d4 <TIM_Base_SetConfig+0x48>
 80044d2:	b11d      	cbz	r5, 80044dc <TIM_Base_SetConfig+0x50>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80044d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80044d8:	684d      	ldr	r5, [r1, #4]
 80044da:	432b      	orrs	r3, r5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80044dc:	2a00      	cmp	r2, #0
 80044de:	d133      	bne.n	8004548 <TIM_Base_SetConfig+0xbc>
 80044e0:	4a27      	ldr	r2, [pc, #156]	; (8004580 <TIM_Base_SetConfig+0xf4>)
 80044e2:	4290      	cmp	r0, r2
 80044e4:	bf14      	ite	ne
 80044e6:	2200      	movne	r2, #0
 80044e8:	2201      	moveq	r2, #1
 80044ea:	4d26      	ldr	r5, [pc, #152]	; (8004584 <TIM_Base_SetConfig+0xf8>)
 80044ec:	42a8      	cmp	r0, r5
 80044ee:	d02b      	beq.n	8004548 <TIM_Base_SetConfig+0xbc>
 80044f0:	bb52      	cbnz	r2, 8004548 <TIM_Base_SetConfig+0xbc>
 80044f2:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 80044f6:	f502 3282 	add.w	r2, r2, #66560	; 0x10400
 80044fa:	4290      	cmp	r0, r2
 80044fc:	bf14      	ite	ne
 80044fe:	2200      	movne	r2, #0
 8004500:	2201      	moveq	r2, #1
 8004502:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8004506:	42a8      	cmp	r0, r5
 8004508:	d01e      	beq.n	8004548 <TIM_Base_SetConfig+0xbc>
 800450a:	b9ea      	cbnz	r2, 8004548 <TIM_Base_SetConfig+0xbc>
 800450c:	4a1e      	ldr	r2, [pc, #120]	; (8004588 <TIM_Base_SetConfig+0xfc>)
 800450e:	4290      	cmp	r0, r2
 8004510:	bf14      	ite	ne
 8004512:	2200      	movne	r2, #0
 8004514:	2201      	moveq	r2, #1
 8004516:	f505 359a 	add.w	r5, r5, #78848	; 0x13400
 800451a:	42a8      	cmp	r0, r5
 800451c:	d014      	beq.n	8004548 <TIM_Base_SetConfig+0xbc>
 800451e:	b99a      	cbnz	r2, 8004548 <TIM_Base_SetConfig+0xbc>
 8004520:	4a1a      	ldr	r2, [pc, #104]	; (800458c <TIM_Base_SetConfig+0x100>)
 8004522:	4290      	cmp	r0, r2
 8004524:	bf14      	ite	ne
 8004526:	2200      	movne	r2, #0
 8004528:	2201      	moveq	r2, #1
 800452a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800452e:	42a8      	cmp	r0, r5
 8004530:	d00a      	beq.n	8004548 <TIM_Base_SetConfig+0xbc>
 8004532:	b94a      	cbnz	r2, 8004548 <TIM_Base_SetConfig+0xbc>
 8004534:	4a16      	ldr	r2, [pc, #88]	; (8004590 <TIM_Base_SetConfig+0x104>)
 8004536:	4290      	cmp	r0, r2
 8004538:	bf14      	ite	ne
 800453a:	2200      	movne	r2, #0
 800453c:	2201      	moveq	r2, #1
 800453e:	f5a5 3596 	sub.w	r5, r5, #76800	; 0x12c00
 8004542:	42a8      	cmp	r0, r5
 8004544:	d000      	beq.n	8004548 <TIM_Base_SetConfig+0xbc>
 8004546:	b11a      	cbz	r2, 8004550 <TIM_Base_SetConfig+0xc4>
    tmpcr1 &= ~TIM_CR1_CKD;
 8004548:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800454c:	68ca      	ldr	r2, [r1, #12]
 800454e:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004550:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004554:	694a      	ldr	r2, [r1, #20]
 8004556:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8004558:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800455a:	688a      	ldr	r2, [r1, #8]
 800455c:	62c2      	str	r2, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800455e:	680a      	ldr	r2, [r1, #0]
 8004560:	6282      	str	r2, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004562:	4b0c      	ldr	r3, [pc, #48]	; (8004594 <TIM_Base_SetConfig+0x108>)
 8004564:	4298      	cmp	r0, r3
 8004566:	bf14      	ite	ne
 8004568:	4623      	movne	r3, r4
 800456a:	f044 0301 	orreq.w	r3, r4, #1
 800456e:	b10b      	cbz	r3, 8004574 <TIM_Base_SetConfig+0xe8>
    TIMx->RCR = Structure->RepetitionCounter;
 8004570:	690b      	ldr	r3, [r1, #16]
 8004572:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8004574:	2301      	movs	r3, #1
 8004576:	6143      	str	r3, [r0, #20]
}
 8004578:	bc70      	pop	{r4, r5, r6}
 800457a:	4770      	bx	lr
 800457c:	40010000 	.word	0x40010000
 8004580:	40000800 	.word	0x40000800
 8004584:	40000400 	.word	0x40000400
 8004588:	40014400 	.word	0x40014400
 800458c:	40001800 	.word	0x40001800
 8004590:	40002000 	.word	0x40002000
 8004594:	40010400 	.word	0x40010400

08004598 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8004598:	b1a8      	cbz	r0, 80045c6 <HAL_TIM_Base_Init+0x2e>
{
 800459a:	b510      	push	{r4, lr}
 800459c:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800459e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80045a2:	b15b      	cbz	r3, 80045bc <HAL_TIM_Base_Init+0x24>
  htim->State = HAL_TIM_STATE_BUSY;
 80045a4:	2302      	movs	r3, #2
 80045a6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80045aa:	1d21      	adds	r1, r4, #4
 80045ac:	6820      	ldr	r0, [r4, #0]
 80045ae:	f7ff ff6d 	bl	800448c <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 80045b2:	2301      	movs	r3, #1
 80045b4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80045b8:	2000      	movs	r0, #0
}
 80045ba:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80045bc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80045c0:	f001 fb24 	bl	8005c0c <HAL_TIM_Base_MspInit>
 80045c4:	e7ee      	b.n	80045a4 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 80045c6:	2001      	movs	r0, #1
}
 80045c8:	4770      	bx	lr

080045ca <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80045ca:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80045cc:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80045ce:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80045d2:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 80045d6:	430b      	orrs	r3, r1
 80045d8:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80045da:	6083      	str	r3, [r0, #8]
}
 80045dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80045e0:	4770      	bx	lr
	...

080045e4 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80045e4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80045e8:	2b01      	cmp	r3, #1
 80045ea:	d064      	beq.n	80046b6 <HAL_TIM_ConfigClockSource+0xd2>
{
 80045ec:	b510      	push	{r4, lr}
 80045ee:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 80045f0:	2301      	movs	r3, #1
 80045f2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80045f6:	2302      	movs	r3, #2
 80045f8:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 80045fc:	6802      	ldr	r2, [r0, #0]
 80045fe:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004600:	4b2e      	ldr	r3, [pc, #184]	; (80046bc <HAL_TIM_ConfigClockSource+0xd8>)
 8004602:	4003      	ands	r3, r0
  htim->Instance->SMCR = tmpsmcr;
 8004604:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8004606:	680b      	ldr	r3, [r1, #0]
 8004608:	2b40      	cmp	r3, #64	; 0x40
 800460a:	d04a      	beq.n	80046a2 <HAL_TIM_ConfigClockSource+0xbe>
 800460c:	d913      	bls.n	8004636 <HAL_TIM_ConfigClockSource+0x52>
 800460e:	2b60      	cmp	r3, #96	; 0x60
 8004610:	d03d      	beq.n	800468e <HAL_TIM_ConfigClockSource+0xaa>
 8004612:	d91e      	bls.n	8004652 <HAL_TIM_ConfigClockSource+0x6e>
 8004614:	2b70      	cmp	r3, #112	; 0x70
 8004616:	d028      	beq.n	800466a <HAL_TIM_ConfigClockSource+0x86>
 8004618:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800461c:	d130      	bne.n	8004680 <HAL_TIM_ConfigClockSource+0x9c>
      TIM_ETR_SetConfig(htim->Instance,
 800461e:	68cb      	ldr	r3, [r1, #12]
 8004620:	684a      	ldr	r2, [r1, #4]
 8004622:	6889      	ldr	r1, [r1, #8]
 8004624:	6820      	ldr	r0, [r4, #0]
 8004626:	f7ff ffd0 	bl	80045ca <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800462a:	6822      	ldr	r2, [r4, #0]
 800462c:	6893      	ldr	r3, [r2, #8]
 800462e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004632:	6093      	str	r3, [r2, #8]
      break;
 8004634:	e024      	b.n	8004680 <HAL_TIM_ConfigClockSource+0x9c>
  switch (sClockSourceConfig->ClockSource)
 8004636:	2b10      	cmp	r3, #16
 8004638:	d006      	beq.n	8004648 <HAL_TIM_ConfigClockSource+0x64>
 800463a:	d904      	bls.n	8004646 <HAL_TIM_ConfigClockSource+0x62>
 800463c:	2b20      	cmp	r3, #32
 800463e:	d003      	beq.n	8004648 <HAL_TIM_ConfigClockSource+0x64>
 8004640:	2b30      	cmp	r3, #48	; 0x30
 8004642:	d001      	beq.n	8004648 <HAL_TIM_ConfigClockSource+0x64>
 8004644:	e01c      	b.n	8004680 <HAL_TIM_ConfigClockSource+0x9c>
 8004646:	b9db      	cbnz	r3, 8004680 <HAL_TIM_ConfigClockSource+0x9c>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004648:	4619      	mov	r1, r3
 800464a:	6820      	ldr	r0, [r4, #0]
 800464c:	f7ff ff16 	bl	800447c <TIM_ITRx_SetConfig>
      break;
 8004650:	e016      	b.n	8004680 <HAL_TIM_ConfigClockSource+0x9c>
  switch (sClockSourceConfig->ClockSource)
 8004652:	2b50      	cmp	r3, #80	; 0x50
 8004654:	d114      	bne.n	8004680 <HAL_TIM_ConfigClockSource+0x9c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004656:	68ca      	ldr	r2, [r1, #12]
 8004658:	6849      	ldr	r1, [r1, #4]
 800465a:	6820      	ldr	r0, [r4, #0]
 800465c:	f7ff fee7 	bl	800442e <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004660:	2150      	movs	r1, #80	; 0x50
 8004662:	6820      	ldr	r0, [r4, #0]
 8004664:	f7ff ff0a 	bl	800447c <TIM_ITRx_SetConfig>
      break;
 8004668:	e00a      	b.n	8004680 <HAL_TIM_ConfigClockSource+0x9c>
      TIM_ETR_SetConfig(htim->Instance,
 800466a:	68cb      	ldr	r3, [r1, #12]
 800466c:	684a      	ldr	r2, [r1, #4]
 800466e:	6889      	ldr	r1, [r1, #8]
 8004670:	6820      	ldr	r0, [r4, #0]
 8004672:	f7ff ffaa 	bl	80045ca <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004676:	6822      	ldr	r2, [r4, #0]
 8004678:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800467a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 800467e:	6093      	str	r3, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 8004680:	2301      	movs	r3, #1
 8004682:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8004686:	2000      	movs	r0, #0
 8004688:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800468c:	bd10      	pop	{r4, pc}
      TIM_TI2_ConfigInputStage(htim->Instance,
 800468e:	68ca      	ldr	r2, [r1, #12]
 8004690:	6849      	ldr	r1, [r1, #4]
 8004692:	6820      	ldr	r0, [r4, #0]
 8004694:	f7ff fede 	bl	8004454 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004698:	2160      	movs	r1, #96	; 0x60
 800469a:	6820      	ldr	r0, [r4, #0]
 800469c:	f7ff feee 	bl	800447c <TIM_ITRx_SetConfig>
      break;
 80046a0:	e7ee      	b.n	8004680 <HAL_TIM_ConfigClockSource+0x9c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80046a2:	68ca      	ldr	r2, [r1, #12]
 80046a4:	6849      	ldr	r1, [r1, #4]
 80046a6:	6820      	ldr	r0, [r4, #0]
 80046a8:	f7ff fec1 	bl	800442e <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80046ac:	2140      	movs	r1, #64	; 0x40
 80046ae:	6820      	ldr	r0, [r4, #0]
 80046b0:	f7ff fee4 	bl	800447c <TIM_ITRx_SetConfig>
      break;
 80046b4:	e7e4      	b.n	8004680 <HAL_TIM_ConfigClockSource+0x9c>
  __HAL_LOCK(htim);
 80046b6:	2002      	movs	r0, #2
}
 80046b8:	4770      	bx	lr
 80046ba:	bf00      	nop
 80046bc:	fffe0088 	.word	0xfffe0088

080046c0 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80046c0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80046c4:	2b01      	cmp	r3, #1
 80046c6:	d027      	beq.n	8004718 <HAL_TIMEx_MasterConfigSynchronization+0x58>
{
 80046c8:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(htim);
 80046ca:	2301      	movs	r3, #1
 80046cc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046d0:	2302      	movs	r3, #2
 80046d2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80046d6:	6803      	ldr	r3, [r0, #0]
 80046d8:	685a      	ldr	r2, [r3, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80046da:	689d      	ldr	r5, [r3, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80046dc:	4e0f      	ldr	r6, [pc, #60]	; (800471c <HAL_TIMEx_MasterConfigSynchronization+0x5c>)
 80046de:	4c10      	ldr	r4, [pc, #64]	; (8004720 <HAL_TIMEx_MasterConfigSynchronization+0x60>)
 80046e0:	42a3      	cmp	r3, r4
 80046e2:	bf18      	it	ne
 80046e4:	42b3      	cmpne	r3, r6
 80046e6:	d103      	bne.n	80046f0 <HAL_TIMEx_MasterConfigSynchronization+0x30>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80046e8:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80046ec:	684c      	ldr	r4, [r1, #4]
 80046ee:	4322      	orrs	r2, r4
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80046f0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80046f4:	680c      	ldr	r4, [r1, #0]
 80046f6:	4322      	orrs	r2, r4

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80046f8:	f025 0480 	bic.w	r4, r5, #128	; 0x80
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80046fc:	6889      	ldr	r1, [r1, #8]
 80046fe:	4321      	orrs	r1, r4

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004700:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004702:	6803      	ldr	r3, [r0, #0]
 8004704:	6099      	str	r1, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004706:	2301      	movs	r3, #1
 8004708:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800470c:	2300      	movs	r3, #0
 800470e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8004712:	4618      	mov	r0, r3
}
 8004714:	bc70      	pop	{r4, r5, r6}
 8004716:	4770      	bx	lr
  __HAL_LOCK(htim);
 8004718:	2002      	movs	r0, #2
}
 800471a:	4770      	bx	lr
 800471c:	40010000 	.word	0x40010000
 8004720:	40010400 	.word	0x40010400

08004724 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004724:	b510      	push	{r4, lr}
 8004726:	4604      	mov	r4, r0
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004728:	6883      	ldr	r3, [r0, #8]
 800472a:	6902      	ldr	r2, [r0, #16]
 800472c:	4313      	orrs	r3, r2
 800472e:	6942      	ldr	r2, [r0, #20]
 8004730:	4313      	orrs	r3, r2
 8004732:	69c2      	ldr	r2, [r0, #28]
 8004734:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004736:	6801      	ldr	r1, [r0, #0]
 8004738:	6808      	ldr	r0, [r1, #0]
 800473a:	4a99      	ldr	r2, [pc, #612]	; (80049a0 <UART_SetConfig+0x27c>)
 800473c:	4002      	ands	r2, r0
 800473e:	4313      	orrs	r3, r2
 8004740:	600b      	str	r3, [r1, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004742:	6822      	ldr	r2, [r4, #0]
 8004744:	6853      	ldr	r3, [r2, #4]
 8004746:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800474a:	68e1      	ldr	r1, [r4, #12]
 800474c:	430b      	orrs	r3, r1
 800474e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004750:	69a2      	ldr	r2, [r4, #24]

  tmpreg |= huart->Init.OneBitSampling;
 8004752:	6a23      	ldr	r3, [r4, #32]
 8004754:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004756:	6821      	ldr	r1, [r4, #0]
 8004758:	688b      	ldr	r3, [r1, #8]
 800475a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800475e:	4313      	orrs	r3, r2
 8004760:	608b      	str	r3, [r1, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004762:	6823      	ldr	r3, [r4, #0]
 8004764:	4a8f      	ldr	r2, [pc, #572]	; (80049a4 <UART_SetConfig+0x280>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d018      	beq.n	800479c <UART_SetConfig+0x78>
 800476a:	4a8f      	ldr	r2, [pc, #572]	; (80049a8 <UART_SetConfig+0x284>)
 800476c:	4293      	cmp	r3, r2
 800476e:	d028      	beq.n	80047c2 <UART_SetConfig+0x9e>
 8004770:	4a8e      	ldr	r2, [pc, #568]	; (80049ac <UART_SetConfig+0x288>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d03d      	beq.n	80047f2 <UART_SetConfig+0xce>
 8004776:	4a8e      	ldr	r2, [pc, #568]	; (80049b0 <UART_SetConfig+0x28c>)
 8004778:	4293      	cmp	r3, r2
 800477a:	d050      	beq.n	800481e <UART_SetConfig+0xfa>
 800477c:	4a8d      	ldr	r2, [pc, #564]	; (80049b4 <UART_SetConfig+0x290>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d062      	beq.n	8004848 <UART_SetConfig+0x124>
 8004782:	4a8d      	ldr	r2, [pc, #564]	; (80049b8 <UART_SetConfig+0x294>)
 8004784:	4293      	cmp	r3, r2
 8004786:	d077      	beq.n	8004878 <UART_SetConfig+0x154>
 8004788:	4a8c      	ldr	r2, [pc, #560]	; (80049bc <UART_SetConfig+0x298>)
 800478a:	4293      	cmp	r3, r2
 800478c:	f000 808c 	beq.w	80048a8 <UART_SetConfig+0x184>
 8004790:	4a8b      	ldr	r2, [pc, #556]	; (80049c0 <UART_SetConfig+0x29c>)
 8004792:	4293      	cmp	r3, r2
 8004794:	f000 80a0 	beq.w	80048d8 <UART_SetConfig+0x1b4>
 8004798:	2310      	movs	r3, #16
 800479a:	e0b6      	b.n	800490a <UART_SetConfig+0x1e6>
 800479c:	4b89      	ldr	r3, [pc, #548]	; (80049c4 <UART_SetConfig+0x2a0>)
 800479e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047a2:	f003 0303 	and.w	r3, r3, #3
 80047a6:	2b03      	cmp	r3, #3
 80047a8:	d809      	bhi.n	80047be <UART_SetConfig+0x9a>
 80047aa:	e8df f003 	tbb	[pc, r3]
 80047ae:	0402      	.short	0x0402
 80047b0:	06ad      	.short	0x06ad
 80047b2:	2301      	movs	r3, #1
 80047b4:	e0a9      	b.n	800490a <UART_SetConfig+0x1e6>
 80047b6:	2304      	movs	r3, #4
 80047b8:	e0a7      	b.n	800490a <UART_SetConfig+0x1e6>
 80047ba:	2308      	movs	r3, #8
 80047bc:	e0a5      	b.n	800490a <UART_SetConfig+0x1e6>
 80047be:	2310      	movs	r3, #16
 80047c0:	e0a3      	b.n	800490a <UART_SetConfig+0x1e6>
 80047c2:	4b80      	ldr	r3, [pc, #512]	; (80049c4 <UART_SetConfig+0x2a0>)
 80047c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047c8:	f003 030c 	and.w	r3, r3, #12
 80047cc:	2b0c      	cmp	r3, #12
 80047ce:	d80e      	bhi.n	80047ee <UART_SetConfig+0xca>
 80047d0:	e8df f003 	tbb	[pc, r3]
 80047d4:	0d0d0d07 	.word	0x0d0d0d07
 80047d8:	0d0d0d09 	.word	0x0d0d0d09
 80047dc:	0d0d0da9 	.word	0x0d0d0da9
 80047e0:	0b          	.byte	0x0b
 80047e1:	00          	.byte	0x00
 80047e2:	2300      	movs	r3, #0
 80047e4:	e091      	b.n	800490a <UART_SetConfig+0x1e6>
 80047e6:	2304      	movs	r3, #4
 80047e8:	e08f      	b.n	800490a <UART_SetConfig+0x1e6>
 80047ea:	2308      	movs	r3, #8
 80047ec:	e08d      	b.n	800490a <UART_SetConfig+0x1e6>
 80047ee:	2310      	movs	r3, #16
 80047f0:	e08b      	b.n	800490a <UART_SetConfig+0x1e6>
 80047f2:	4b74      	ldr	r3, [pc, #464]	; (80049c4 <UART_SetConfig+0x2a0>)
 80047f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047f8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80047fc:	2b10      	cmp	r3, #16
 80047fe:	d00a      	beq.n	8004816 <UART_SetConfig+0xf2>
 8004800:	d906      	bls.n	8004810 <UART_SetConfig+0xec>
 8004802:	2b20      	cmp	r3, #32
 8004804:	f000 8091 	beq.w	800492a <UART_SetConfig+0x206>
 8004808:	2b30      	cmp	r3, #48	; 0x30
 800480a:	d106      	bne.n	800481a <UART_SetConfig+0xf6>
 800480c:	2308      	movs	r3, #8
 800480e:	e07c      	b.n	800490a <UART_SetConfig+0x1e6>
 8004810:	b91b      	cbnz	r3, 800481a <UART_SetConfig+0xf6>
 8004812:	2300      	movs	r3, #0
 8004814:	e079      	b.n	800490a <UART_SetConfig+0x1e6>
 8004816:	2304      	movs	r3, #4
 8004818:	e077      	b.n	800490a <UART_SetConfig+0x1e6>
 800481a:	2310      	movs	r3, #16
 800481c:	e075      	b.n	800490a <UART_SetConfig+0x1e6>
 800481e:	4b69      	ldr	r3, [pc, #420]	; (80049c4 <UART_SetConfig+0x2a0>)
 8004820:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004824:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004828:	2b40      	cmp	r3, #64	; 0x40
 800482a:	d009      	beq.n	8004840 <UART_SetConfig+0x11c>
 800482c:	d905      	bls.n	800483a <UART_SetConfig+0x116>
 800482e:	2b80      	cmp	r3, #128	; 0x80
 8004830:	d07d      	beq.n	800492e <UART_SetConfig+0x20a>
 8004832:	2bc0      	cmp	r3, #192	; 0xc0
 8004834:	d106      	bne.n	8004844 <UART_SetConfig+0x120>
 8004836:	2308      	movs	r3, #8
 8004838:	e067      	b.n	800490a <UART_SetConfig+0x1e6>
 800483a:	b91b      	cbnz	r3, 8004844 <UART_SetConfig+0x120>
 800483c:	2300      	movs	r3, #0
 800483e:	e064      	b.n	800490a <UART_SetConfig+0x1e6>
 8004840:	2304      	movs	r3, #4
 8004842:	e062      	b.n	800490a <UART_SetConfig+0x1e6>
 8004844:	2310      	movs	r3, #16
 8004846:	e060      	b.n	800490a <UART_SetConfig+0x1e6>
 8004848:	4b5e      	ldr	r3, [pc, #376]	; (80049c4 <UART_SetConfig+0x2a0>)
 800484a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800484e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004852:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004856:	d00b      	beq.n	8004870 <UART_SetConfig+0x14c>
 8004858:	d907      	bls.n	800486a <UART_SetConfig+0x146>
 800485a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800485e:	d068      	beq.n	8004932 <UART_SetConfig+0x20e>
 8004860:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004864:	d106      	bne.n	8004874 <UART_SetConfig+0x150>
 8004866:	2308      	movs	r3, #8
 8004868:	e04f      	b.n	800490a <UART_SetConfig+0x1e6>
 800486a:	b91b      	cbnz	r3, 8004874 <UART_SetConfig+0x150>
 800486c:	2300      	movs	r3, #0
 800486e:	e04c      	b.n	800490a <UART_SetConfig+0x1e6>
 8004870:	2304      	movs	r3, #4
 8004872:	e04a      	b.n	800490a <UART_SetConfig+0x1e6>
 8004874:	2310      	movs	r3, #16
 8004876:	e048      	b.n	800490a <UART_SetConfig+0x1e6>
 8004878:	4b52      	ldr	r3, [pc, #328]	; (80049c4 <UART_SetConfig+0x2a0>)
 800487a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800487e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004882:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004886:	d00b      	beq.n	80048a0 <UART_SetConfig+0x17c>
 8004888:	d907      	bls.n	800489a <UART_SetConfig+0x176>
 800488a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800488e:	d052      	beq.n	8004936 <UART_SetConfig+0x212>
 8004890:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004894:	d106      	bne.n	80048a4 <UART_SetConfig+0x180>
 8004896:	2308      	movs	r3, #8
 8004898:	e037      	b.n	800490a <UART_SetConfig+0x1e6>
 800489a:	b91b      	cbnz	r3, 80048a4 <UART_SetConfig+0x180>
 800489c:	2301      	movs	r3, #1
 800489e:	e034      	b.n	800490a <UART_SetConfig+0x1e6>
 80048a0:	2304      	movs	r3, #4
 80048a2:	e032      	b.n	800490a <UART_SetConfig+0x1e6>
 80048a4:	2310      	movs	r3, #16
 80048a6:	e030      	b.n	800490a <UART_SetConfig+0x1e6>
 80048a8:	4b46      	ldr	r3, [pc, #280]	; (80049c4 <UART_SetConfig+0x2a0>)
 80048aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048ae:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80048b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048b6:	d00b      	beq.n	80048d0 <UART_SetConfig+0x1ac>
 80048b8:	d907      	bls.n	80048ca <UART_SetConfig+0x1a6>
 80048ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80048be:	d03c      	beq.n	800493a <UART_SetConfig+0x216>
 80048c0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80048c4:	d106      	bne.n	80048d4 <UART_SetConfig+0x1b0>
 80048c6:	2308      	movs	r3, #8
 80048c8:	e01f      	b.n	800490a <UART_SetConfig+0x1e6>
 80048ca:	b91b      	cbnz	r3, 80048d4 <UART_SetConfig+0x1b0>
 80048cc:	2300      	movs	r3, #0
 80048ce:	e01c      	b.n	800490a <UART_SetConfig+0x1e6>
 80048d0:	2304      	movs	r3, #4
 80048d2:	e01a      	b.n	800490a <UART_SetConfig+0x1e6>
 80048d4:	2310      	movs	r3, #16
 80048d6:	e018      	b.n	800490a <UART_SetConfig+0x1e6>
 80048d8:	4b3a      	ldr	r3, [pc, #232]	; (80049c4 <UART_SetConfig+0x2a0>)
 80048da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048de:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80048e2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80048e6:	d00b      	beq.n	8004900 <UART_SetConfig+0x1dc>
 80048e8:	d907      	bls.n	80048fa <UART_SetConfig+0x1d6>
 80048ea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80048ee:	d026      	beq.n	800493e <UART_SetConfig+0x21a>
 80048f0:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80048f4:	d106      	bne.n	8004904 <UART_SetConfig+0x1e0>
 80048f6:	2308      	movs	r3, #8
 80048f8:	e007      	b.n	800490a <UART_SetConfig+0x1e6>
 80048fa:	b91b      	cbnz	r3, 8004904 <UART_SetConfig+0x1e0>
 80048fc:	2300      	movs	r3, #0
 80048fe:	e004      	b.n	800490a <UART_SetConfig+0x1e6>
 8004900:	2304      	movs	r3, #4
 8004902:	e002      	b.n	800490a <UART_SetConfig+0x1e6>
 8004904:	2310      	movs	r3, #16
 8004906:	e000      	b.n	800490a <UART_SetConfig+0x1e6>
 8004908:	2302      	movs	r3, #2

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800490a:	69e2      	ldr	r2, [r4, #28]
 800490c:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8004910:	d017      	beq.n	8004942 <UART_SetConfig+0x21e>
      ret = HAL_ERROR;
    }
  }
  else
  {
    switch (clocksource)
 8004912:	2b08      	cmp	r3, #8
 8004914:	f200 80b3 	bhi.w	8004a7e <UART_SetConfig+0x35a>
 8004918:	e8df f003 	tbb	[pc, r3]
 800491c:	b1958b76 	.word	0xb1958b76
 8004920:	b1b1b19e 	.word	0xb1b1b19e
 8004924:	a8          	.byte	0xa8
 8004925:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004926:	2302      	movs	r3, #2
 8004928:	e7ef      	b.n	800490a <UART_SetConfig+0x1e6>
 800492a:	2302      	movs	r3, #2
 800492c:	e7ed      	b.n	800490a <UART_SetConfig+0x1e6>
 800492e:	2302      	movs	r3, #2
 8004930:	e7eb      	b.n	800490a <UART_SetConfig+0x1e6>
 8004932:	2302      	movs	r3, #2
 8004934:	e7e9      	b.n	800490a <UART_SetConfig+0x1e6>
 8004936:	2302      	movs	r3, #2
 8004938:	e7e7      	b.n	800490a <UART_SetConfig+0x1e6>
 800493a:	2302      	movs	r3, #2
 800493c:	e7e5      	b.n	800490a <UART_SetConfig+0x1e6>
 800493e:	2302      	movs	r3, #2
 8004940:	e7e3      	b.n	800490a <UART_SetConfig+0x1e6>
    switch (clocksource)
 8004942:	2b08      	cmp	r3, #8
 8004944:	d85d      	bhi.n	8004a02 <UART_SetConfig+0x2de>
 8004946:	e8df f003 	tbb	[pc, r3]
 800494a:	1f05      	.short	0x1f05
 800494c:	5c485c3f 	.word	0x5c485c3f
 8004950:	5c5c      	.short	0x5c5c
 8004952:	53          	.byte	0x53
 8004953:	00          	.byte	0x00
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8004954:	f7fe fda2 	bl	800349c <HAL_RCC_GetPCLK1Freq>
 8004958:	6862      	ldr	r2, [r4, #4]
 800495a:	0853      	lsrs	r3, r2, #1
 800495c:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8004960:	fbb3 f3f2 	udiv	r3, r3, r2
 8004964:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8004966:	2000      	movs	r0, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004968:	f1a3 0110 	sub.w	r1, r3, #16
 800496c:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8004970:	4291      	cmp	r1, r2
 8004972:	f200 8087 	bhi.w	8004a84 <UART_SetConfig+0x360>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004976:	b29a      	uxth	r2, r3
 8004978:	f022 020f 	bic.w	r2, r2, #15
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800497c:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8004980:	4313      	orrs	r3, r2
      huart->Instance->BRR = brrtemp;
 8004982:	6822      	ldr	r2, [r4, #0]
 8004984:	60d3      	str	r3, [r2, #12]
 8004986:	e050      	b.n	8004a2a <UART_SetConfig+0x306>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8004988:	f7fe fd98 	bl	80034bc <HAL_RCC_GetPCLK2Freq>
 800498c:	6862      	ldr	r2, [r4, #4]
 800498e:	0853      	lsrs	r3, r2, #1
 8004990:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8004994:	fbb3 f3f2 	udiv	r3, r3, r2
 8004998:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 800499a:	2000      	movs	r0, #0
        break;
 800499c:	e7e4      	b.n	8004968 <UART_SetConfig+0x244>
 800499e:	bf00      	nop
 80049a0:	efff69f3 	.word	0xefff69f3
 80049a4:	40011000 	.word	0x40011000
 80049a8:	40004400 	.word	0x40004400
 80049ac:	40004800 	.word	0x40004800
 80049b0:	40004c00 	.word	0x40004c00
 80049b4:	40005000 	.word	0x40005000
 80049b8:	40011400 	.word	0x40011400
 80049bc:	40007800 	.word	0x40007800
 80049c0:	40007c00 	.word	0x40007c00
 80049c4:	40023800 	.word	0x40023800
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80049c8:	6862      	ldr	r2, [r4, #4]
 80049ca:	4b30      	ldr	r3, [pc, #192]	; (8004a8c <UART_SetConfig+0x368>)
 80049cc:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 80049d0:	fbb3 f3f2 	udiv	r3, r3, r2
 80049d4:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80049d6:	2000      	movs	r0, #0
        break;
 80049d8:	e7c6      	b.n	8004968 <UART_SetConfig+0x244>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80049da:	f7fe fc53 	bl	8003284 <HAL_RCC_GetSysClockFreq>
 80049de:	6862      	ldr	r2, [r4, #4]
 80049e0:	0853      	lsrs	r3, r2, #1
 80049e2:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 80049e6:	fbb3 f3f2 	udiv	r3, r3, r2
 80049ea:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80049ec:	2000      	movs	r0, #0
        break;
 80049ee:	e7bb      	b.n	8004968 <UART_SetConfig+0x244>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80049f0:	6862      	ldr	r2, [r4, #4]
 80049f2:	0853      	lsrs	r3, r2, #1
 80049f4:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80049f8:	fbb3 f3f2 	udiv	r3, r3, r2
 80049fc:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80049fe:	2000      	movs	r0, #0
        break;
 8004a00:	e7b2      	b.n	8004968 <UART_SetConfig+0x244>
        ret = HAL_ERROR;
 8004a02:	2001      	movs	r0, #1
  uint32_t usartdiv                   = 0x00000000U;
 8004a04:	2300      	movs	r3, #0
 8004a06:	e7af      	b.n	8004968 <UART_SetConfig+0x244>
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8004a08:	f7fe fd48 	bl	800349c <HAL_RCC_GetPCLK1Freq>
 8004a0c:	6862      	ldr	r2, [r4, #4]
 8004a0e:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8004a12:	fbb3 f3f2 	udiv	r3, r3, r2
 8004a16:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8004a18:	2000      	movs	r0, #0
        ret = HAL_ERROR;
        break;
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004a1a:	f1a3 0110 	sub.w	r1, r3, #16
 8004a1e:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8004a22:	4291      	cmp	r1, r2
 8004a24:	d830      	bhi.n	8004a88 <UART_SetConfig+0x364>
    {
      huart->Instance->BRR = usartdiv;
 8004a26:	6822      	ldr	r2, [r4, #0]
 8004a28:	60d3      	str	r3, [r2, #12]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 8004a2e:	6663      	str	r3, [r4, #100]	; 0x64

  return ret;
}
 8004a30:	bd10      	pop	{r4, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8004a32:	f7fe fd43 	bl	80034bc <HAL_RCC_GetPCLK2Freq>
 8004a36:	6862      	ldr	r2, [r4, #4]
 8004a38:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8004a3c:	fbb3 f3f2 	udiv	r3, r3, r2
 8004a40:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8004a42:	2000      	movs	r0, #0
        break;
 8004a44:	e7e9      	b.n	8004a1a <UART_SetConfig+0x2f6>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8004a46:	6862      	ldr	r2, [r4, #4]
 8004a48:	4b11      	ldr	r3, [pc, #68]	; (8004a90 <UART_SetConfig+0x36c>)
 8004a4a:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8004a4e:	fbb3 f3f2 	udiv	r3, r3, r2
 8004a52:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8004a54:	2000      	movs	r0, #0
        break;
 8004a56:	e7e0      	b.n	8004a1a <UART_SetConfig+0x2f6>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8004a58:	f7fe fc14 	bl	8003284 <HAL_RCC_GetSysClockFreq>
 8004a5c:	6862      	ldr	r2, [r4, #4]
 8004a5e:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8004a62:	fbb3 f3f2 	udiv	r3, r3, r2
 8004a66:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8004a68:	2000      	movs	r0, #0
        break;
 8004a6a:	e7d6      	b.n	8004a1a <UART_SetConfig+0x2f6>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8004a6c:	6862      	ldr	r2, [r4, #4]
 8004a6e:	0853      	lsrs	r3, r2, #1
 8004a70:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8004a74:	fbb3 f3f2 	udiv	r3, r3, r2
 8004a78:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8004a7a:	2000      	movs	r0, #0
        break;
 8004a7c:	e7cd      	b.n	8004a1a <UART_SetConfig+0x2f6>
        ret = HAL_ERROR;
 8004a7e:	2001      	movs	r0, #1
  uint32_t usartdiv                   = 0x00000000U;
 8004a80:	2300      	movs	r3, #0
 8004a82:	e7ca      	b.n	8004a1a <UART_SetConfig+0x2f6>
      ret = HAL_ERROR;
 8004a84:	2001      	movs	r0, #1
 8004a86:	e7d0      	b.n	8004a2a <UART_SetConfig+0x306>
      ret = HAL_ERROR;
 8004a88:	2001      	movs	r0, #1
 8004a8a:	e7ce      	b.n	8004a2a <UART_SetConfig+0x306>
 8004a8c:	01e84800 	.word	0x01e84800
 8004a90:	00f42400 	.word	0x00f42400

08004a94 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004a94:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004a96:	f013 0f01 	tst.w	r3, #1
 8004a9a:	d006      	beq.n	8004aaa <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004a9c:	6802      	ldr	r2, [r0, #0]
 8004a9e:	6853      	ldr	r3, [r2, #4]
 8004aa0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004aa4:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8004aa6:	430b      	orrs	r3, r1
 8004aa8:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004aaa:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004aac:	f013 0f02 	tst.w	r3, #2
 8004ab0:	d006      	beq.n	8004ac0 <UART_AdvFeatureConfig+0x2c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004ab2:	6802      	ldr	r2, [r0, #0]
 8004ab4:	6853      	ldr	r3, [r2, #4]
 8004ab6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004aba:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8004abc:	430b      	orrs	r3, r1
 8004abe:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004ac0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004ac2:	f013 0f04 	tst.w	r3, #4
 8004ac6:	d006      	beq.n	8004ad6 <UART_AdvFeatureConfig+0x42>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004ac8:	6802      	ldr	r2, [r0, #0]
 8004aca:	6853      	ldr	r3, [r2, #4]
 8004acc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004ad0:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8004ad2:	430b      	orrs	r3, r1
 8004ad4:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004ad6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004ad8:	f013 0f08 	tst.w	r3, #8
 8004adc:	d006      	beq.n	8004aec <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004ade:	6802      	ldr	r2, [r0, #0]
 8004ae0:	6853      	ldr	r3, [r2, #4]
 8004ae2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004ae6:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8004ae8:	430b      	orrs	r3, r1
 8004aea:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004aec:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004aee:	f013 0f10 	tst.w	r3, #16
 8004af2:	d006      	beq.n	8004b02 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004af4:	6802      	ldr	r2, [r0, #0]
 8004af6:	6893      	ldr	r3, [r2, #8]
 8004af8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004afc:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8004afe:	430b      	orrs	r3, r1
 8004b00:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004b02:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004b04:	f013 0f20 	tst.w	r3, #32
 8004b08:	d006      	beq.n	8004b18 <UART_AdvFeatureConfig+0x84>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004b0a:	6802      	ldr	r2, [r0, #0]
 8004b0c:	6893      	ldr	r3, [r2, #8]
 8004b0e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004b12:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8004b14:	430b      	orrs	r3, r1
 8004b16:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004b18:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004b1a:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004b1e:	d00a      	beq.n	8004b36 <UART_AdvFeatureConfig+0xa2>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004b20:	6802      	ldr	r2, [r0, #0]
 8004b22:	6853      	ldr	r3, [r2, #4]
 8004b24:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8004b28:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8004b2a:	430b      	orrs	r3, r1
 8004b2c:	6053      	str	r3, [r2, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004b2e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8004b30:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004b34:	d00b      	beq.n	8004b4e <UART_AdvFeatureConfig+0xba>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004b36:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004b38:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004b3c:	d006      	beq.n	8004b4c <UART_AdvFeatureConfig+0xb8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004b3e:	6802      	ldr	r2, [r0, #0]
 8004b40:	6853      	ldr	r3, [r2, #4]
 8004b42:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8004b46:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8004b48:	430b      	orrs	r3, r1
 8004b4a:	6053      	str	r3, [r2, #4]
  }
}
 8004b4c:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004b4e:	6802      	ldr	r2, [r0, #0]
 8004b50:	6853      	ldr	r3, [r2, #4]
 8004b52:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004b56:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8004b58:	430b      	orrs	r3, r1
 8004b5a:	6053      	str	r3, [r2, #4]
 8004b5c:	e7eb      	b.n	8004b36 <UART_AdvFeatureConfig+0xa2>

08004b5e <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004b5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b62:	4605      	mov	r5, r0
 8004b64:	460f      	mov	r7, r1
 8004b66:	4616      	mov	r6, r2
 8004b68:	4698      	mov	r8, r3
 8004b6a:	9c06      	ldr	r4, [sp, #24]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b6c:	682b      	ldr	r3, [r5, #0]
 8004b6e:	69db      	ldr	r3, [r3, #28]
 8004b70:	ea37 0303 	bics.w	r3, r7, r3
 8004b74:	bf0c      	ite	eq
 8004b76:	2301      	moveq	r3, #1
 8004b78:	2300      	movne	r3, #0
 8004b7a:	42b3      	cmp	r3, r6
 8004b7c:	d11c      	bne.n	8004bb8 <UART_WaitOnFlagUntilTimeout+0x5a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b7e:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 8004b82:	d0f3      	beq.n	8004b6c <UART_WaitOnFlagUntilTimeout+0xe>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b84:	f7fd f83e 	bl	8001c04 <HAL_GetTick>
 8004b88:	eba0 0008 	sub.w	r0, r0, r8
 8004b8c:	42a0      	cmp	r0, r4
 8004b8e:	d801      	bhi.n	8004b94 <UART_WaitOnFlagUntilTimeout+0x36>
 8004b90:	2c00      	cmp	r4, #0
 8004b92:	d1eb      	bne.n	8004b6c <UART_WaitOnFlagUntilTimeout+0xe>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004b94:	682a      	ldr	r2, [r5, #0]
 8004b96:	6813      	ldr	r3, [r2, #0]
 8004b98:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004b9c:	6013      	str	r3, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b9e:	682a      	ldr	r2, [r5, #0]
 8004ba0:	6893      	ldr	r3, [r2, #8]
 8004ba2:	f023 0301 	bic.w	r3, r3, #1
 8004ba6:	6093      	str	r3, [r2, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004ba8:	2320      	movs	r3, #32
 8004baa:	676b      	str	r3, [r5, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8004bac:	67ab      	str	r3, [r5, #120]	; 0x78

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004bae:	2300      	movs	r3, #0
 8004bb0:	f885 3070 	strb.w	r3, [r5, #112]	; 0x70

        return HAL_TIMEOUT;
 8004bb4:	2003      	movs	r0, #3
 8004bb6:	e000      	b.n	8004bba <UART_WaitOnFlagUntilTimeout+0x5c>
      }
    }
  }
  return HAL_OK;
 8004bb8:	2000      	movs	r0, #0
}
 8004bba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08004bbe <HAL_UART_Transmit>:
{
 8004bbe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004bc2:	b082      	sub	sp, #8
 8004bc4:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8004bc6:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8004bc8:	2b20      	cmp	r3, #32
 8004bca:	d159      	bne.n	8004c80 <HAL_UART_Transmit+0xc2>
 8004bcc:	4604      	mov	r4, r0
 8004bce:	460d      	mov	r5, r1
 8004bd0:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 8004bd2:	fab2 f382 	clz	r3, r2
 8004bd6:	095b      	lsrs	r3, r3, #5
 8004bd8:	2900      	cmp	r1, #0
 8004bda:	bf08      	it	eq
 8004bdc:	2301      	moveq	r3, #1
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d153      	bne.n	8004c8a <HAL_UART_Transmit+0xcc>
    __HAL_LOCK(huart);
 8004be2:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8004be6:	2b01      	cmp	r3, #1
 8004be8:	d051      	beq.n	8004c8e <HAL_UART_Transmit+0xd0>
 8004bea:	2301      	movs	r3, #1
 8004bec:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	67c3      	str	r3, [r0, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004bf4:	2321      	movs	r3, #33	; 0x21
 8004bf6:	6743      	str	r3, [r0, #116]	; 0x74
    tickstart = HAL_GetTick();
 8004bf8:	f7fd f804 	bl	8001c04 <HAL_GetTick>
 8004bfc:	4607      	mov	r7, r0
    huart->TxXferSize  = Size;
 8004bfe:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50
    huart->TxXferCount = Size;
 8004c02:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c06:	68a3      	ldr	r3, [r4, #8]
 8004c08:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c0c:	d002      	beq.n	8004c14 <HAL_UART_Transmit+0x56>
      pdata16bits = NULL;
 8004c0e:	f04f 0800 	mov.w	r8, #0
 8004c12:	e010      	b.n	8004c36 <HAL_UART_Transmit+0x78>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c14:	6923      	ldr	r3, [r4, #16]
 8004c16:	b30b      	cbz	r3, 8004c5c <HAL_UART_Transmit+0x9e>
      pdata16bits = NULL;
 8004c18:	f04f 0800 	mov.w	r8, #0
 8004c1c:	e00b      	b.n	8004c36 <HAL_UART_Transmit+0x78>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004c1e:	f838 3b02 	ldrh.w	r3, [r8], #2
 8004c22:	6822      	ldr	r2, [r4, #0]
 8004c24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c28:	6293      	str	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 8004c2a:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 8004c2e:	3b01      	subs	r3, #1
 8004c30:	b29b      	uxth	r3, r3
 8004c32:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004c36:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 8004c3a:	b29b      	uxth	r3, r3
 8004c3c:	b18b      	cbz	r3, 8004c62 <HAL_UART_Transmit+0xa4>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004c3e:	9600      	str	r6, [sp, #0]
 8004c40:	463b      	mov	r3, r7
 8004c42:	2200      	movs	r2, #0
 8004c44:	2180      	movs	r1, #128	; 0x80
 8004c46:	4620      	mov	r0, r4
 8004c48:	f7ff ff89 	bl	8004b5e <UART_WaitOnFlagUntilTimeout>
 8004c4c:	bb08      	cbnz	r0, 8004c92 <HAL_UART_Transmit+0xd4>
      if (pdata8bits == NULL)
 8004c4e:	2d00      	cmp	r5, #0
 8004c50:	d0e5      	beq.n	8004c1e <HAL_UART_Transmit+0x60>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004c52:	f815 2b01 	ldrb.w	r2, [r5], #1
 8004c56:	6823      	ldr	r3, [r4, #0]
 8004c58:	629a      	str	r2, [r3, #40]	; 0x28
 8004c5a:	e7e6      	b.n	8004c2a <HAL_UART_Transmit+0x6c>
      pdata16bits = (uint16_t *) pData;
 8004c5c:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 8004c5e:	2500      	movs	r5, #0
 8004c60:	e7e9      	b.n	8004c36 <HAL_UART_Transmit+0x78>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004c62:	9600      	str	r6, [sp, #0]
 8004c64:	463b      	mov	r3, r7
 8004c66:	2200      	movs	r2, #0
 8004c68:	2140      	movs	r1, #64	; 0x40
 8004c6a:	4620      	mov	r0, r4
 8004c6c:	f7ff ff77 	bl	8004b5e <UART_WaitOnFlagUntilTimeout>
 8004c70:	4603      	mov	r3, r0
 8004c72:	b980      	cbnz	r0, 8004c96 <HAL_UART_Transmit+0xd8>
    huart->gState = HAL_UART_STATE_READY;
 8004c74:	2220      	movs	r2, #32
 8004c76:	6762      	str	r2, [r4, #116]	; 0x74
    __HAL_UNLOCK(huart);
 8004c78:	2200      	movs	r2, #0
 8004c7a:	f884 2070 	strb.w	r2, [r4, #112]	; 0x70
    return HAL_OK;
 8004c7e:	e000      	b.n	8004c82 <HAL_UART_Transmit+0xc4>
    return HAL_BUSY;
 8004c80:	2302      	movs	r3, #2
}
 8004c82:	4618      	mov	r0, r3
 8004c84:	b002      	add	sp, #8
 8004c86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	e7f9      	b.n	8004c82 <HAL_UART_Transmit+0xc4>
    __HAL_LOCK(huart);
 8004c8e:	2302      	movs	r3, #2
 8004c90:	e7f7      	b.n	8004c82 <HAL_UART_Transmit+0xc4>
        return HAL_TIMEOUT;
 8004c92:	2303      	movs	r3, #3
 8004c94:	e7f5      	b.n	8004c82 <HAL_UART_Transmit+0xc4>
      return HAL_TIMEOUT;
 8004c96:	2303      	movs	r3, #3
 8004c98:	e7f3      	b.n	8004c82 <HAL_UART_Transmit+0xc4>

08004c9a <UART_CheckIdleState>:
{
 8004c9a:	b510      	push	{r4, lr}
 8004c9c:	b082      	sub	sp, #8
 8004c9e:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	67c3      	str	r3, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 8004ca4:	f7fc ffae 	bl	8001c04 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004ca8:	6822      	ldr	r2, [r4, #0]
 8004caa:	6812      	ldr	r2, [r2, #0]
 8004cac:	f012 0f08 	tst.w	r2, #8
 8004cb0:	d107      	bne.n	8004cc2 <UART_CheckIdleState+0x28>
  huart->gState = HAL_UART_STATE_READY;
 8004cb2:	2320      	movs	r3, #32
 8004cb4:	6763      	str	r3, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8004cb6:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 8004cb8:	2000      	movs	r0, #0
 8004cba:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
}
 8004cbe:	b002      	add	sp, #8
 8004cc0:	bd10      	pop	{r4, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004cc2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004cc6:	9300      	str	r3, [sp, #0]
 8004cc8:	4603      	mov	r3, r0
 8004cca:	2200      	movs	r2, #0
 8004ccc:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004cd0:	4620      	mov	r0, r4
 8004cd2:	f7ff ff44 	bl	8004b5e <UART_WaitOnFlagUntilTimeout>
 8004cd6:	2800      	cmp	r0, #0
 8004cd8:	d0eb      	beq.n	8004cb2 <UART_CheckIdleState+0x18>
      return HAL_TIMEOUT;
 8004cda:	2003      	movs	r0, #3
 8004cdc:	e7ef      	b.n	8004cbe <UART_CheckIdleState+0x24>

08004cde <HAL_UART_Init>:
  if (huart == NULL)
 8004cde:	b368      	cbz	r0, 8004d3c <HAL_UART_Init+0x5e>
{
 8004ce0:	b510      	push	{r4, lr}
 8004ce2:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8004ce4:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8004ce6:	b303      	cbz	r3, 8004d2a <HAL_UART_Init+0x4c>
  huart->gState = HAL_UART_STATE_BUSY;
 8004ce8:	2324      	movs	r3, #36	; 0x24
 8004cea:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 8004cec:	6822      	ldr	r2, [r4, #0]
 8004cee:	6813      	ldr	r3, [r2, #0]
 8004cf0:	f023 0301 	bic.w	r3, r3, #1
 8004cf4:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004cf6:	4620      	mov	r0, r4
 8004cf8:	f7ff fd14 	bl	8004724 <UART_SetConfig>
 8004cfc:	2801      	cmp	r0, #1
 8004cfe:	d013      	beq.n	8004d28 <HAL_UART_Init+0x4a>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004d00:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004d02:	b9bb      	cbnz	r3, 8004d34 <HAL_UART_Init+0x56>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d04:	6822      	ldr	r2, [r4, #0]
 8004d06:	6853      	ldr	r3, [r2, #4]
 8004d08:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8004d0c:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d0e:	6822      	ldr	r2, [r4, #0]
 8004d10:	6893      	ldr	r3, [r2, #8]
 8004d12:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8004d16:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8004d18:	6822      	ldr	r2, [r4, #0]
 8004d1a:	6813      	ldr	r3, [r2, #0]
 8004d1c:	f043 0301 	orr.w	r3, r3, #1
 8004d20:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8004d22:	4620      	mov	r0, r4
 8004d24:	f7ff ffb9 	bl	8004c9a <UART_CheckIdleState>
}
 8004d28:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8004d2a:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 8004d2e:	f000 ff83 	bl	8005c38 <HAL_UART_MspInit>
 8004d32:	e7d9      	b.n	8004ce8 <HAL_UART_Init+0xa>
    UART_AdvFeatureConfig(huart);
 8004d34:	4620      	mov	r0, r4
 8004d36:	f7ff fead 	bl	8004a94 <UART_AdvFeatureConfig>
 8004d3a:	e7e3      	b.n	8004d04 <HAL_UART_Init+0x26>
    return HAL_ERROR;
 8004d3c:	2001      	movs	r0, #1
}
 8004d3e:	4770      	bx	lr

08004d40 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8004d40:	b430      	push	{r4, r5}
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 8004d42:	680b      	ldr	r3, [r1, #0]
 8004d44:	2b01      	cmp	r3, #1
 8004d46:	d018      	beq.n	8004d7a <FMC_SDRAM_Init+0x3a>
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8004d48:	6803      	ldr	r3, [r0, #0]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8004d4a:	4a19      	ldr	r2, [pc, #100]	; (8004db0 <FMC_SDRAM_Init+0x70>)
 8004d4c:	401a      	ands	r2, r3
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8004d4e:	684b      	ldr	r3, [r1, #4]
                        Init->RowBitsNumber      |\
 8004d50:	688c      	ldr	r4, [r1, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8004d52:	4323      	orrs	r3, r4
                        Init->MemoryDataWidth    |\
 8004d54:	68cc      	ldr	r4, [r1, #12]
                        Init->RowBitsNumber      |\
 8004d56:	4323      	orrs	r3, r4
                        Init->InternalBankNumber |\
 8004d58:	690c      	ldr	r4, [r1, #16]
                        Init->MemoryDataWidth    |\
 8004d5a:	4323      	orrs	r3, r4
                        Init->CASLatency         |\
 8004d5c:	694c      	ldr	r4, [r1, #20]
                        Init->InternalBankNumber |\
 8004d5e:	4323      	orrs	r3, r4
                        Init->WriteProtection    |\
 8004d60:	698c      	ldr	r4, [r1, #24]
                        Init->CASLatency         |\
 8004d62:	4323      	orrs	r3, r4
                        Init->SDClockPeriod      |\
 8004d64:	69cc      	ldr	r4, [r1, #28]
                        Init->WriteProtection    |\
 8004d66:	4323      	orrs	r3, r4
                        Init->ReadBurst          |\
 8004d68:	6a0c      	ldr	r4, [r1, #32]
                        Init->SDClockPeriod      |\
 8004d6a:	4323      	orrs	r3, r4
                        Init->ReadPipeDelay
 8004d6c:	6a49      	ldr	r1, [r1, #36]	; 0x24
                        Init->ReadBurst          |\
 8004d6e:	430b      	orrs	r3, r1
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8004d70:	4313      	orrs	r3, r2
                        );                                      
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8004d72:	6003      	str	r3, [r0, #0]
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
  }
  
  return HAL_OK;
}
 8004d74:	2000      	movs	r0, #0
 8004d76:	bc30      	pop	{r4, r5}
 8004d78:	4770      	bx	lr
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8004d7a:	6804      	ldr	r4, [r0, #0]
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 8004d7c:	f424 44f8 	bic.w	r4, r4, #31744	; 0x7c00
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8004d80:	69cb      	ldr	r3, [r1, #28]
                        Init->ReadBurst          |\
 8004d82:	6a0a      	ldr	r2, [r1, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8004d84:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);
 8004d86:	6a4b      	ldr	r3, [r1, #36]	; 0x24
                        Init->ReadBurst          |\
 8004d88:	431a      	orrs	r2, r3
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8004d8a:	4322      	orrs	r2, r4
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 8004d8c:	6843      	ldr	r3, [r0, #4]
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8004d8e:	4c08      	ldr	r4, [pc, #32]	; (8004db0 <FMC_SDRAM_Init+0x70>)
 8004d90:	401c      	ands	r4, r3
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8004d92:	684b      	ldr	r3, [r1, #4]
                       Init->RowBitsNumber       |\
 8004d94:	688d      	ldr	r5, [r1, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8004d96:	432b      	orrs	r3, r5
                       Init->MemoryDataWidth     |\
 8004d98:	68cd      	ldr	r5, [r1, #12]
                       Init->RowBitsNumber       |\
 8004d9a:	432b      	orrs	r3, r5
                       Init->InternalBankNumber  |\
 8004d9c:	690d      	ldr	r5, [r1, #16]
                       Init->MemoryDataWidth     |\
 8004d9e:	432b      	orrs	r3, r5
                       Init->CASLatency          |\
 8004da0:	694d      	ldr	r5, [r1, #20]
                       Init->InternalBankNumber  |\
 8004da2:	432b      	orrs	r3, r5
                       Init->WriteProtection);
 8004da4:	6989      	ldr	r1, [r1, #24]
                       Init->CASLatency          |\
 8004da6:	430b      	orrs	r3, r1
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8004da8:	4323      	orrs	r3, r4
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8004daa:	6002      	str	r2, [r0, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 8004dac:	6043      	str	r3, [r0, #4]
 8004dae:	e7e1      	b.n	8004d74 <FMC_SDRAM_Init+0x34>
 8004db0:	ffff8000 	.word	0xffff8000

08004db4 <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8004db4:	b430      	push	{r4, r5}
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 8004db6:	2a01      	cmp	r2, #1
 8004db8:	d021      	beq.n	8004dfe <FMC_SDRAM_Timing_Init+0x4a>
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8004dba:	6882      	ldr	r2, [r0, #8]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8004dbc:	f002 4270 	and.w	r2, r2, #4026531840	; 0xf0000000
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8004dc0:	680b      	ldr	r3, [r1, #0]
 8004dc2:	3b01      	subs	r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 8004dc4:	684c      	ldr	r4, [r1, #4]
 8004dc6:	3c01      	subs	r4, #1
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8004dc8:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 8004dcc:	688c      	ldr	r4, [r1, #8]
 8004dce:	3c01      	subs	r4, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 8004dd0:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 8004dd4:	68cc      	ldr	r4, [r1, #12]
 8004dd6:	3c01      	subs	r4, #1
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 8004dd8:	ea43 3304 	orr.w	r3, r3, r4, lsl #12
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 8004ddc:	690c      	ldr	r4, [r1, #16]
 8004dde:	3c01      	subs	r4, #1
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 8004de0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
                       (((Timing->RPDelay)-1) << 20)             |\
 8004de4:	694c      	ldr	r4, [r1, #20]
 8004de6:	3c01      	subs	r4, #1
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 8004de8:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
                       (((Timing->RCDDelay)-1) << 24));
 8004dec:	6989      	ldr	r1, [r1, #24]
 8004dee:	3901      	subs	r1, #1
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8004df0:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8004df4:	4313      	orrs	r3, r2
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8004df6:	6083      	str	r3, [r0, #8]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
  }
  
  return HAL_OK;
}
 8004df8:	2000      	movs	r0, #0
 8004dfa:	bc30      	pop	{r4, r5}
 8004dfc:	4770      	bx	lr
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8004dfe:	6883      	ldr	r3, [r0, #8]
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 8004e00:	4c11      	ldr	r4, [pc, #68]	; (8004e48 <FMC_SDRAM_Timing_Init+0x94>)
 8004e02:	401c      	ands	r4, r3
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 8004e04:	68ca      	ldr	r2, [r1, #12]
 8004e06:	1e55      	subs	r5, r2, #1
                        (((Timing->RPDelay)-1) << 20)); 
 8004e08:	694b      	ldr	r3, [r1, #20]
 8004e0a:	1e5a      	subs	r2, r3, #1
 8004e0c:	0512      	lsls	r2, r2, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 8004e0e:	ea42 3205 	orr.w	r2, r2, r5, lsl #12
 8004e12:	4322      	orrs	r2, r4
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 8004e14:	68c4      	ldr	r4, [r0, #12]
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8004e16:	f004 4470 	and.w	r4, r4, #4026531840	; 0xf0000000
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8004e1a:	680b      	ldr	r3, [r1, #0]
 8004e1c:	3b01      	subs	r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 8004e1e:	684d      	ldr	r5, [r1, #4]
 8004e20:	3d01      	subs	r5, #1
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8004e22:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 8004e26:	688d      	ldr	r5, [r1, #8]
 8004e28:	3d01      	subs	r5, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 8004e2a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
                       (((Timing->WriteRecoveryTime)-1) <<16)     |\
 8004e2e:	690d      	ldr	r5, [r1, #16]
 8004e30:	3d01      	subs	r5, #1
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 8004e32:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
                       (((Timing->RCDDelay)-1) << 24));   
 8004e36:	6989      	ldr	r1, [r1, #24]
 8004e38:	3901      	subs	r1, #1
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8004e3a:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8004e3e:	4323      	orrs	r3, r4
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8004e40:	6082      	str	r2, [r0, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 8004e42:	60c3      	str	r3, [r0, #12]
 8004e44:	e7d8      	b.n	8004df8 <FMC_SDRAM_Timing_Init+0x44>
 8004e46:	bf00      	nop
 8004e48:	ff0f0fff 	.word	0xff0f0fff

08004e4c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004e4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e50:	b090      	sub	sp, #64	; 0x40
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e52:	2400      	movs	r4, #0
 8004e54:	940b      	str	r4, [sp, #44]	; 0x2c
 8004e56:	940c      	str	r4, [sp, #48]	; 0x30
 8004e58:	940d      	str	r4, [sp, #52]	; 0x34
 8004e5a:	940e      	str	r4, [sp, #56]	; 0x38
 8004e5c:	940f      	str	r4, [sp, #60]	; 0x3c

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004e5e:	4b5e      	ldr	r3, [pc, #376]	; (8004fd8 <MX_GPIO_Init+0x18c>)
 8004e60:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e62:	f042 0210 	orr.w	r2, r2, #16
 8004e66:	631a      	str	r2, [r3, #48]	; 0x30
 8004e68:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e6a:	f002 0210 	and.w	r2, r2, #16
 8004e6e:	9200      	str	r2, [sp, #0]
 8004e70:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e72:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e74:	f042 0202 	orr.w	r2, r2, #2
 8004e78:	631a      	str	r2, [r3, #48]	; 0x30
 8004e7a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e7c:	f002 0202 	and.w	r2, r2, #2
 8004e80:	9201      	str	r2, [sp, #4]
 8004e82:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e84:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e86:	f042 0201 	orr.w	r2, r2, #1
 8004e8a:	631a      	str	r2, [r3, #48]	; 0x30
 8004e8c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e8e:	f002 0201 	and.w	r2, r2, #1
 8004e92:	9202      	str	r2, [sp, #8]
 8004e94:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8004e96:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e98:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004e9c:	631a      	str	r2, [r3, #48]	; 0x30
 8004e9e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ea0:	f002 0240 	and.w	r2, r2, #64	; 0x40
 8004ea4:	9203      	str	r2, [sp, #12]
 8004ea6:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004ea8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004eaa:	f042 0208 	orr.w	r2, r2, #8
 8004eae:	631a      	str	r2, [r3, #48]	; 0x30
 8004eb0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004eb2:	f002 0208 	and.w	r2, r2, #8
 8004eb6:	9204      	str	r2, [sp, #16]
 8004eb8:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8004eba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ebc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004ec0:	631a      	str	r2, [r3, #48]	; 0x30
 8004ec2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ec4:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8004ec8:	9205      	str	r2, [sp, #20]
 8004eca:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8004ecc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ece:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004ed2:	631a      	str	r2, [r3, #48]	; 0x30
 8004ed4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ed6:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 8004eda:	9206      	str	r2, [sp, #24]
 8004edc:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004ede:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ee0:	f042 0220 	orr.w	r2, r2, #32
 8004ee4:	631a      	str	r2, [r3, #48]	; 0x30
 8004ee6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ee8:	f002 0220 	and.w	r2, r2, #32
 8004eec:	9207      	str	r2, [sp, #28]
 8004eee:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004ef0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ef2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004ef6:	631a      	str	r2, [r3, #48]	; 0x30
 8004ef8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004efa:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8004efe:	9208      	str	r2, [sp, #32]
 8004f00:	9a08      	ldr	r2, [sp, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004f02:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004f04:	f042 0204 	orr.w	r2, r2, #4
 8004f08:	631a      	str	r2, [r3, #48]	; 0x30
 8004f0a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004f0c:	f002 0204 	and.w	r2, r2, #4
 8004f10:	9209      	str	r2, [sp, #36]	; 0x24
 8004f12:	9a09      	ldr	r2, [sp, #36]	; 0x24
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8004f14:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004f16:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f1a:	631a      	str	r2, [r3, #48]	; 0x30
 8004f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f1e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004f22:	930a      	str	r3, [sp, #40]	; 0x28
 8004f24:	9b0a      	ldr	r3, [sp, #40]	; 0x28

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CE_Pin|CSN_Pin, GPIO_PIN_RESET);
 8004f26:	4f2d      	ldr	r7, [pc, #180]	; (8004fdc <MX_GPIO_Init+0x190>)
 8004f28:	4622      	mov	r2, r4
 8004f2a:	f44f 4101 	mov.w	r1, #33024	; 0x8100
 8004f2e:	4638      	mov	r0, r7
 8004f30:	f7fd fd89 	bl	8002a46 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ENC2_A_Pin */
  GPIO_InitStruct.Pin = ENC2_A_Pin;
 8004f34:	2310      	movs	r3, #16
 8004f36:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004f38:	4e29      	ldr	r6, [pc, #164]	; (8004fe0 <MX_GPIO_Init+0x194>)
 8004f3a:	960c      	str	r6, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004f3c:	2501      	movs	r5, #1
 8004f3e:	950d      	str	r5, [sp, #52]	; 0x34
  HAL_GPIO_Init(ENC2_A_GPIO_Port, &GPIO_InitStruct);
 8004f40:	a90b      	add	r1, sp, #44	; 0x2c
 8004f42:	4828      	ldr	r0, [pc, #160]	; (8004fe4 <MX_GPIO_Init+0x198>)
 8004f44:	f7fd fc88 	bl	8002858 <HAL_GPIO_Init>

  /*Configure GPIO pins : CE_Pin CSN_Pin */
  GPIO_InitStruct.Pin = CE_Pin|CSN_Pin;
 8004f48:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8004f4c:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004f4e:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f50:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f52:	2303      	movs	r3, #3
 8004f54:	930e      	str	r3, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004f56:	a90b      	add	r1, sp, #44	; 0x2c
 8004f58:	4638      	mov	r0, r7
 8004f5a:	f7fd fc7d 	bl	8002858 <HAL_GPIO_Init>

  /*Configure GPIO pins : ENC3_B_Pin SW1_Pin SW2_Pin */
  GPIO_InitStruct.Pin = ENC3_B_Pin|SW1_Pin|SW2_Pin;
 8004f5e:	230d      	movs	r3, #13
 8004f60:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004f62:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004f64:	950d      	str	r5, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8004f66:	a90b      	add	r1, sp, #44	; 0x2c
 8004f68:	481f      	ldr	r0, [pc, #124]	; (8004fe8 <MX_GPIO_Init+0x19c>)
 8004f6a:	f7fd fc75 	bl	8002858 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENC1_B_Pin */
  GPIO_InitStruct.Pin = ENC1_B_Pin;
 8004f6e:	2740      	movs	r7, #64	; 0x40
 8004f70:	970b      	str	r7, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004f72:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004f74:	950d      	str	r5, [sp, #52]	; 0x34
  HAL_GPIO_Init(ENC1_B_GPIO_Port, &GPIO_InitStruct);
 8004f76:	a90b      	add	r1, sp, #44	; 0x2c
 8004f78:	481c      	ldr	r0, [pc, #112]	; (8004fec <MX_GPIO_Init+0x1a0>)
 8004f7a:	f7fd fc6d 	bl	8002858 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENC2_B_Pin */
  GPIO_InitStruct.Pin = ENC2_B_Pin;
 8004f7e:	f04f 0880 	mov.w	r8, #128	; 0x80
 8004f82:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004f86:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004f88:	950d      	str	r5, [sp, #52]	; 0x34
  HAL_GPIO_Init(ENC2_B_GPIO_Port, &GPIO_InitStruct);
 8004f8a:	a90b      	add	r1, sp, #44	; 0x2c
 8004f8c:	4818      	ldr	r0, [pc, #96]	; (8004ff0 <MX_GPIO_Init+0x1a4>)
 8004f8e:	f7fd fc63 	bl	8002858 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENC1_A_Pin */
  GPIO_InitStruct.Pin = ENC1_A_Pin;
 8004f92:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004f96:	960c      	str	r6, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004f98:	950d      	str	r5, [sp, #52]	; 0x34
  HAL_GPIO_Init(ENC1_A_GPIO_Port, &GPIO_InitStruct);
 8004f9a:	a90b      	add	r1, sp, #44	; 0x2c
 8004f9c:	4815      	ldr	r0, [pc, #84]	; (8004ff4 <MX_GPIO_Init+0x1a8>)
 8004f9e:	f7fd fc5b 	bl	8002858 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENC3_A_Pin */
  GPIO_InitStruct.Pin = ENC3_A_Pin;
 8004fa2:	970b      	str	r7, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004fa4:	960c      	str	r6, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004fa6:	950d      	str	r5, [sp, #52]	; 0x34
  HAL_GPIO_Init(ENC3_A_GPIO_Port, &GPIO_InitStruct);
 8004fa8:	a90b      	add	r1, sp, #44	; 0x2c
 8004faa:	4813      	ldr	r0, [pc, #76]	; (8004ff8 <MX_GPIO_Init+0x1ac>)
 8004fac:	f7fd fc54 	bl	8002858 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8004fb0:	4622      	mov	r2, r4
 8004fb2:	4621      	mov	r1, r4
 8004fb4:	200a      	movs	r0, #10
 8004fb6:	f7fd f927 	bl	8002208 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8004fba:	200a      	movs	r0, #10
 8004fbc:	f7fd f956 	bl	800226c <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8004fc0:	4622      	mov	r2, r4
 8004fc2:	4621      	mov	r1, r4
 8004fc4:	2017      	movs	r0, #23
 8004fc6:	f7fd f91f 	bl	8002208 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004fca:	2017      	movs	r0, #23
 8004fcc:	f7fd f94e 	bl	800226c <HAL_NVIC_EnableIRQ>

}
 8004fd0:	b010      	add	sp, #64	; 0x40
 8004fd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004fd6:	bf00      	nop
 8004fd8:	40023800 	.word	0x40023800
 8004fdc:	40020000 	.word	0x40020000
 8004fe0:	10110000 	.word	0x10110000
 8004fe4:	40020400 	.word	0x40020400
 8004fe8:	40022000 	.word	0x40022000
 8004fec:	40020800 	.word	0x40020800
 8004ff0:	40021800 	.word	0x40021800
 8004ff4:	40021400 	.word	0x40021400
 8004ff8:	40021c00 	.word	0x40021c00

08004ffc <MX_DMA_Init>:
{
 8004ffc:	b500      	push	{lr}
 8004ffe:	b083      	sub	sp, #12
  __HAL_RCC_DMA2_CLK_ENABLE();
 8005000:	4b0a      	ldr	r3, [pc, #40]	; (800502c <MX_DMA_Init+0x30>)
 8005002:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005004:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8005008:	631a      	str	r2, [r3, #48]	; 0x30
 800500a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800500c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005010:	9301      	str	r3, [sp, #4]
 8005012:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 4, 0);
 8005014:	2200      	movs	r2, #0
 8005016:	2104      	movs	r1, #4
 8005018:	2038      	movs	r0, #56	; 0x38
 800501a:	f7fd f8f5 	bl	8002208 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800501e:	2038      	movs	r0, #56	; 0x38
 8005020:	f7fd f924 	bl	800226c <HAL_NVIC_EnableIRQ>
}
 8005024:	b003      	add	sp, #12
 8005026:	f85d fb04 	ldr.w	pc, [sp], #4
 800502a:	bf00      	nop
 800502c:	40023800 	.word	0x40023800

08005030 <MX_SPI2_Init>:
{
 8005030:	b508      	push	{r3, lr}
  hspi2.Instance = SPI2;
 8005032:	480e      	ldr	r0, [pc, #56]	; (800506c <MX_SPI2_Init+0x3c>)
 8005034:	4b0e      	ldr	r3, [pc, #56]	; (8005070 <MX_SPI2_Init+0x40>)
 8005036:	6003      	str	r3, [r0, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8005038:	f44f 7382 	mov.w	r3, #260	; 0x104
 800503c:	6043      	str	r3, [r0, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800503e:	2300      	movs	r3, #0
 8005040:	6083      	str	r3, [r0, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8005042:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8005046:	60c2      	str	r2, [r0, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005048:	6103      	str	r3, [r0, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800504a:	6143      	str	r3, [r0, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800504c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005050:	6182      	str	r2, [r0, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8005052:	2220      	movs	r2, #32
 8005054:	61c2      	str	r2, [r0, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005056:	6203      	str	r3, [r0, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8005058:	6243      	str	r3, [r0, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800505a:	6283      	str	r3, [r0, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 800505c:	2207      	movs	r2, #7
 800505e:	62c2      	str	r2, [r0, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8005060:	6303      	str	r3, [r0, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8005062:	2308      	movs	r3, #8
 8005064:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8005066:	f7fe fe39 	bl	8003cdc <HAL_SPI_Init>
}
 800506a:	bd08      	pop	{r3, pc}
 800506c:	200002b4 	.word	0x200002b4
 8005070:	40003800 	.word	0x40003800

08005074 <MX_USART1_UART_Init>:
{
 8005074:	b508      	push	{r3, lr}
  huart1.Instance = USART1;
 8005076:	4809      	ldr	r0, [pc, #36]	; (800509c <MX_USART1_UART_Init+0x28>)
 8005078:	4b09      	ldr	r3, [pc, #36]	; (80050a0 <MX_USART1_UART_Init+0x2c>)
 800507a:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 800507c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8005080:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005082:	2300      	movs	r3, #0
 8005084:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005086:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8005088:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800508a:	220c      	movs	r2, #12
 800508c:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800508e:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005090:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005092:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005094:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005096:	f7ff fe22 	bl	8004cde <HAL_UART_Init>
}
 800509a:	bd08      	pop	{r3, pc}
 800509c:	20000520 	.word	0x20000520
 80050a0:	40011000 	.word	0x40011000

080050a4 <MX_ADC3_Init>:
{
 80050a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80050a6:	b085      	sub	sp, #20
  ADC_ChannelConfTypeDef sConfig = {0};
 80050a8:	2500      	movs	r5, #0
 80050aa:	9500      	str	r5, [sp, #0]
 80050ac:	9501      	str	r5, [sp, #4]
 80050ae:	9502      	str	r5, [sp, #8]
 80050b0:	9503      	str	r5, [sp, #12]
  hadc3.Instance = ADC3;
 80050b2:	4c1d      	ldr	r4, [pc, #116]	; (8005128 <MX_ADC3_Init+0x84>)
 80050b4:	4b1d      	ldr	r3, [pc, #116]	; (800512c <MX_ADC3_Init+0x88>)
 80050b6:	6023      	str	r3, [r4, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80050b8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80050bc:	6063      	str	r3, [r4, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80050be:	60a5      	str	r5, [r4, #8]
  hadc3.Init.ScanConvMode = ENABLE;
 80050c0:	2601      	movs	r6, #1
 80050c2:	6126      	str	r6, [r4, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80050c4:	61a5      	str	r5, [r4, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80050c6:	f884 5020 	strb.w	r5, [r4, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING;
 80050ca:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 80050ce:	62e3      	str	r3, [r4, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_TRGO;
 80050d0:	f04f 6310 	mov.w	r3, #150994944	; 0x9000000
 80050d4:	62a3      	str	r3, [r4, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80050d6:	60e5      	str	r5, [r4, #12]
  hadc3.Init.NbrOfConversion = 4;
 80050d8:	2704      	movs	r7, #4
 80050da:	61e7      	str	r7, [r4, #28]
  hadc3.Init.DMAContinuousRequests = ENABLE;
 80050dc:	f884 6030 	strb.w	r6, [r4, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80050e0:	6165      	str	r5, [r4, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80050e2:	4620      	mov	r0, r4
 80050e4:	f7fc fe42 	bl	8001d6c <HAL_ADC_Init>
  sConfig.Channel = ADC_CHANNEL_0;
 80050e8:	9500      	str	r5, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80050ea:	9601      	str	r6, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 80050ec:	2506      	movs	r5, #6
 80050ee:	9502      	str	r5, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80050f0:	4669      	mov	r1, sp
 80050f2:	4620      	mov	r0, r4
 80050f4:	f7fc ff9e 	bl	8002034 <HAL_ADC_ConfigChannel>
  sConfig.Channel = ADC_CHANNEL_6;
 80050f8:	9500      	str	r5, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80050fa:	2302      	movs	r3, #2
 80050fc:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80050fe:	4669      	mov	r1, sp
 8005100:	4620      	mov	r0, r4
 8005102:	f7fc ff97 	bl	8002034 <HAL_ADC_ConfigChannel>
  sConfig.Channel = ADC_CHANNEL_7;
 8005106:	2307      	movs	r3, #7
 8005108:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800510a:	2303      	movs	r3, #3
 800510c:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800510e:	4669      	mov	r1, sp
 8005110:	4620      	mov	r0, r4
 8005112:	f7fc ff8f 	bl	8002034 <HAL_ADC_ConfigChannel>
  sConfig.Channel = ADC_CHANNEL_8;
 8005116:	2308      	movs	r3, #8
 8005118:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800511a:	9701      	str	r7, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800511c:	4669      	mov	r1, sp
 800511e:	4620      	mov	r0, r4
 8005120:	f7fc ff88 	bl	8002034 <HAL_ADC_ConfigChannel>
}
 8005124:	b005      	add	sp, #20
 8005126:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005128:	200004d8 	.word	0x200004d8
 800512c:	40012200 	.word	0x40012200

08005130 <MX_CRC_Init>:
{
 8005130:	b508      	push	{r3, lr}
  hcrc.Instance = CRC;
 8005132:	4806      	ldr	r0, [pc, #24]	; (800514c <MX_CRC_Init+0x1c>)
 8005134:	4b06      	ldr	r3, [pc, #24]	; (8005150 <MX_CRC_Init+0x20>)
 8005136:	6003      	str	r3, [r0, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8005138:	2300      	movs	r3, #0
 800513a:	7103      	strb	r3, [r0, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 800513c:	7143      	strb	r3, [r0, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 800513e:	6143      	str	r3, [r0, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8005140:	6183      	str	r3, [r0, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8005142:	2301      	movs	r3, #1
 8005144:	6203      	str	r3, [r0, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8005146:	f7fd f8b5 	bl	80022b4 <HAL_CRC_Init>
}
 800514a:	bd08      	pop	{r3, pc}
 800514c:	2000034c 	.word	0x2000034c
 8005150:	40023000 	.word	0x40023000

08005154 <MX_DMA2D_Init>:
{
 8005154:	b510      	push	{r4, lr}
  hdma2d.Instance = DMA2D;
 8005156:	4c09      	ldr	r4, [pc, #36]	; (800517c <MX_DMA2D_Init+0x28>)
 8005158:	4b09      	ldr	r3, [pc, #36]	; (8005180 <MX_DMA2D_Init+0x2c>)
 800515a:	6023      	str	r3, [r4, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 800515c:	2300      	movs	r3, #0
 800515e:	6063      	str	r3, [r4, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8005160:	60a3      	str	r3, [r4, #8]
  hdma2d.Init.OutputOffset = 0;
 8005162:	60e3      	str	r3, [r4, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8005164:	62a3      	str	r3, [r4, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8005166:	62e3      	str	r3, [r4, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8005168:	6323      	str	r3, [r4, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 800516a:	6363      	str	r3, [r4, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 800516c:	4620      	mov	r0, r4
 800516e:	f7fd fae3 	bl	8002738 <HAL_DMA2D_Init>
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8005172:	2101      	movs	r1, #1
 8005174:	4620      	mov	r0, r4
 8005176:	f7fd fb0d 	bl	8002794 <HAL_DMA2D_ConfigLayer>
}
 800517a:	bd10      	pop	{r4, pc}
 800517c:	20000608 	.word	0x20000608
 8005180:	4002b000 	.word	0x4002b000

08005184 <MX_FMC_Init>:
{
 8005184:	b500      	push	{lr}
 8005186:	b089      	sub	sp, #36	; 0x24
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8005188:	480e      	ldr	r0, [pc, #56]	; (80051c4 <MX_FMC_Init+0x40>)
 800518a:	4b0f      	ldr	r3, [pc, #60]	; (80051c8 <MX_FMC_Init+0x44>)
 800518c:	6003      	str	r3, [r0, #0]
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 800518e:	2200      	movs	r2, #0
 8005190:	6042      	str	r2, [r0, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8005192:	6082      	str	r2, [r0, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_11;
 8005194:	60c2      	str	r2, [r0, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8005196:	2310      	movs	r3, #16
 8005198:	6103      	str	r3, [r0, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_2;
 800519a:	6142      	str	r2, [r0, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 800519c:	2180      	movs	r1, #128	; 0x80
 800519e:	6181      	str	r1, [r0, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 80051a0:	61c2      	str	r2, [r0, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 80051a2:	6202      	str	r2, [r0, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 80051a4:	6242      	str	r2, [r0, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 80051a6:	6282      	str	r2, [r0, #40]	; 0x28
  SdramTiming.LoadToActiveDelay = 16;
 80051a8:	9301      	str	r3, [sp, #4]
  SdramTiming.ExitSelfRefreshDelay = 16;
 80051aa:	9302      	str	r3, [sp, #8]
  SdramTiming.SelfRefreshTime = 16;
 80051ac:	9303      	str	r3, [sp, #12]
  SdramTiming.RowCycleDelay = 16;
 80051ae:	9304      	str	r3, [sp, #16]
  SdramTiming.WriteRecoveryTime = 16;
 80051b0:	9305      	str	r3, [sp, #20]
  SdramTiming.RPDelay = 16;
 80051b2:	9306      	str	r3, [sp, #24]
  SdramTiming.RCDDelay = 16;
 80051b4:	9307      	str	r3, [sp, #28]
  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 80051b6:	a901      	add	r1, sp, #4
 80051b8:	f7fe fc66 	bl	8003a88 <HAL_SDRAM_Init>
}
 80051bc:	b009      	add	sp, #36	; 0x24
 80051be:	f85d fb04 	ldr.w	pc, [sp], #4
 80051c2:	bf00      	nop
 80051c4:	20000648 	.word	0x20000648
 80051c8:	a0000140 	.word	0xa0000140

080051cc <MX_LTDC_Init>:
{
 80051cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80051ce:	b09b      	sub	sp, #108	; 0x6c
  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 80051d0:	2434      	movs	r4, #52	; 0x34
 80051d2:	4622      	mov	r2, r4
 80051d4:	2100      	movs	r1, #0
 80051d6:	eb0d 0004 	add.w	r0, sp, r4
 80051da:	f000 fe5c 	bl	8005e96 <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 80051de:	4622      	mov	r2, r4
 80051e0:	2100      	movs	r1, #0
 80051e2:	4668      	mov	r0, sp
 80051e4:	f000 fe57 	bl	8005e96 <memset>
  hltdc.Instance = LTDC;
 80051e8:	4d2b      	ldr	r5, [pc, #172]	; (8005298 <MX_LTDC_Init+0xcc>)
 80051ea:	4b2c      	ldr	r3, [pc, #176]	; (800529c <MX_LTDC_Init+0xd0>)
 80051ec:	602b      	str	r3, [r5, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80051ee:	2400      	movs	r4, #0
 80051f0:	606c      	str	r4, [r5, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80051f2:	60ac      	str	r4, [r5, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80051f4:	60ec      	str	r4, [r5, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80051f6:	612c      	str	r4, [r5, #16]
  hltdc.Init.HorizontalSync = 7;
 80051f8:	2307      	movs	r3, #7
 80051fa:	616b      	str	r3, [r5, #20]
  hltdc.Init.VerticalSync = 3;
 80051fc:	2303      	movs	r3, #3
 80051fe:	61ab      	str	r3, [r5, #24]
  hltdc.Init.AccumulatedHBP = 14;
 8005200:	230e      	movs	r3, #14
 8005202:	61eb      	str	r3, [r5, #28]
  hltdc.Init.AccumulatedVBP = 5;
 8005204:	2605      	movs	r6, #5
 8005206:	622e      	str	r6, [r5, #32]
  hltdc.Init.AccumulatedActiveW = 654;
 8005208:	f240 238e 	movw	r3, #654	; 0x28e
 800520c:	626b      	str	r3, [r5, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 485;
 800520e:	f240 13e5 	movw	r3, #485	; 0x1e5
 8005212:	62ab      	str	r3, [r5, #40]	; 0x28
  hltdc.Init.TotalWidth = 660;
 8005214:	f44f 7325 	mov.w	r3, #660	; 0x294
 8005218:	62eb      	str	r3, [r5, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 487;
 800521a:	f240 13e7 	movw	r3, #487	; 0x1e7
 800521e:	632b      	str	r3, [r5, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8005220:	f885 4034 	strb.w	r4, [r5, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 8005224:	f885 4035 	strb.w	r4, [r5, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 8005228:	f885 4036 	strb.w	r4, [r5, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 800522c:	4628      	mov	r0, r5
 800522e:	f7fd fce9 	bl	8002c04 <HAL_LTDC_Init>
  pLayerCfg.WindowX0 = 0;
 8005232:	940d      	str	r4, [sp, #52]	; 0x34
  pLayerCfg.WindowX1 = 0;
 8005234:	940e      	str	r4, [sp, #56]	; 0x38
  pLayerCfg.WindowY0 = 0;
 8005236:	940f      	str	r4, [sp, #60]	; 0x3c
  pLayerCfg.WindowY1 = 0;
 8005238:	9410      	str	r4, [sp, #64]	; 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 800523a:	9411      	str	r4, [sp, #68]	; 0x44
  pLayerCfg.Alpha = 0;
 800523c:	9412      	str	r4, [sp, #72]	; 0x48
  pLayerCfg.Alpha0 = 0;
 800523e:	9413      	str	r4, [sp, #76]	; 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8005240:	f44f 6780 	mov.w	r7, #1024	; 0x400
 8005244:	9714      	str	r7, [sp, #80]	; 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8005246:	9615      	str	r6, [sp, #84]	; 0x54
  pLayerCfg.FBStartAdress = 0;
 8005248:	9416      	str	r4, [sp, #88]	; 0x58
  pLayerCfg.ImageWidth = 0;
 800524a:	9417      	str	r4, [sp, #92]	; 0x5c
  pLayerCfg.ImageHeight = 0;
 800524c:	9418      	str	r4, [sp, #96]	; 0x60
  pLayerCfg.Backcolor.Blue = 0;
 800524e:	f88d 4064 	strb.w	r4, [sp, #100]	; 0x64
  pLayerCfg.Backcolor.Green = 0;
 8005252:	f88d 4065 	strb.w	r4, [sp, #101]	; 0x65
  pLayerCfg.Backcolor.Red = 0;
 8005256:	f88d 4066 	strb.w	r4, [sp, #102]	; 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 800525a:	4622      	mov	r2, r4
 800525c:	a90d      	add	r1, sp, #52	; 0x34
 800525e:	4628      	mov	r0, r5
 8005260:	f7fd fdba 	bl	8002dd8 <HAL_LTDC_ConfigLayer>
  pLayerCfg1.WindowX0 = 0;
 8005264:	9400      	str	r4, [sp, #0]
  pLayerCfg1.WindowX1 = 0;
 8005266:	9401      	str	r4, [sp, #4]
  pLayerCfg1.WindowY0 = 0;
 8005268:	9402      	str	r4, [sp, #8]
  pLayerCfg1.WindowY1 = 0;
 800526a:	9403      	str	r4, [sp, #12]
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 800526c:	9404      	str	r4, [sp, #16]
  pLayerCfg1.Alpha = 0;
 800526e:	9405      	str	r4, [sp, #20]
  pLayerCfg1.Alpha0 = 0;
 8005270:	9406      	str	r4, [sp, #24]
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8005272:	9707      	str	r7, [sp, #28]
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8005274:	9608      	str	r6, [sp, #32]
  pLayerCfg1.FBStartAdress = 0;
 8005276:	9409      	str	r4, [sp, #36]	; 0x24
  pLayerCfg1.ImageWidth = 0;
 8005278:	940a      	str	r4, [sp, #40]	; 0x28
  pLayerCfg1.ImageHeight = 0;
 800527a:	940b      	str	r4, [sp, #44]	; 0x2c
  pLayerCfg1.Backcolor.Blue = 0;
 800527c:	f88d 4030 	strb.w	r4, [sp, #48]	; 0x30
  pLayerCfg1.Backcolor.Green = 0;
 8005280:	f88d 4031 	strb.w	r4, [sp, #49]	; 0x31
  pLayerCfg1.Backcolor.Red = 0;
 8005284:	f88d 4032 	strb.w	r4, [sp, #50]	; 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 8005288:	2201      	movs	r2, #1
 800528a:	4669      	mov	r1, sp
 800528c:	4628      	mov	r0, r5
 800528e:	f7fd fda3 	bl	8002dd8 <HAL_LTDC_ConfigLayer>
}
 8005292:	b01b      	add	sp, #108	; 0x6c
 8005294:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005296:	bf00      	nop
 8005298:	20000430 	.word	0x20000430
 800529c:	40016800 	.word	0x40016800

080052a0 <MX_TIM1_Init>:
{
 80052a0:	b530      	push	{r4, r5, lr}
 80052a2:	b089      	sub	sp, #36	; 0x24
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80052a4:	2400      	movs	r4, #0
 80052a6:	9404      	str	r4, [sp, #16]
 80052a8:	9405      	str	r4, [sp, #20]
 80052aa:	9406      	str	r4, [sp, #24]
 80052ac:	9407      	str	r4, [sp, #28]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80052ae:	9401      	str	r4, [sp, #4]
 80052b0:	9402      	str	r4, [sp, #8]
 80052b2:	9403      	str	r4, [sp, #12]
  htim1.Instance = TIM1;
 80052b4:	4d10      	ldr	r5, [pc, #64]	; (80052f8 <MX_TIM1_Init+0x58>)
 80052b6:	4b11      	ldr	r3, [pc, #68]	; (80052fc <MX_TIM1_Init+0x5c>)
 80052b8:	602b      	str	r3, [r5, #0]
  htim1.Init.Prescaler = 100-1;
 80052ba:	2363      	movs	r3, #99	; 0x63
 80052bc:	606b      	str	r3, [r5, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80052be:	60ac      	str	r4, [r5, #8]
  htim1.Init.Period = 216-1;
 80052c0:	23d7      	movs	r3, #215	; 0xd7
 80052c2:	60eb      	str	r3, [r5, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80052c4:	612c      	str	r4, [r5, #16]
  htim1.Init.RepetitionCounter = 0;
 80052c6:	616c      	str	r4, [r5, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80052c8:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80052ca:	4628      	mov	r0, r5
 80052cc:	f7ff f964 	bl	8004598 <HAL_TIM_Base_Init>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80052d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80052d4:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80052d6:	a904      	add	r1, sp, #16
 80052d8:	4628      	mov	r0, r5
 80052da:	f7ff f983 	bl	80045e4 <HAL_TIM_ConfigClockSource>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80052de:	2320      	movs	r3, #32
 80052e0:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_UPDATE;
 80052e2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80052e6:	9302      	str	r3, [sp, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80052e8:	9403      	str	r4, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80052ea:	a901      	add	r1, sp, #4
 80052ec:	4628      	mov	r0, r5
 80052ee:	f7ff f9e7 	bl	80046c0 <HAL_TIMEx_MasterConfigSynchronization>
}
 80052f2:	b009      	add	sp, #36	; 0x24
 80052f4:	bd30      	pop	{r4, r5, pc}
 80052f6:	bf00      	nop
 80052f8:	200005c8 	.word	0x200005c8
 80052fc:	40010000 	.word	0x40010000

08005300 <SystemClock_Config>:
{
 8005300:	b570      	push	{r4, r5, r6, lr}
 8005302:	b0b4      	sub	sp, #208	; 0xd0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005304:	2230      	movs	r2, #48	; 0x30
 8005306:	2100      	movs	r1, #0
 8005308:	a828      	add	r0, sp, #160	; 0xa0
 800530a:	f000 fdc4 	bl	8005e96 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800530e:	2400      	movs	r4, #0
 8005310:	9423      	str	r4, [sp, #140]	; 0x8c
 8005312:	9424      	str	r4, [sp, #144]	; 0x90
 8005314:	9425      	str	r4, [sp, #148]	; 0x94
 8005316:	9426      	str	r4, [sp, #152]	; 0x98
 8005318:	9427      	str	r4, [sp, #156]	; 0x9c
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800531a:	2284      	movs	r2, #132	; 0x84
 800531c:	4621      	mov	r1, r4
 800531e:	a802      	add	r0, sp, #8
 8005320:	f000 fdb9 	bl	8005e96 <memset>
  __HAL_RCC_PWR_CLK_ENABLE();
 8005324:	4b26      	ldr	r3, [pc, #152]	; (80053c0 <SystemClock_Config+0xc0>)
 8005326:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005328:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800532c:	641a      	str	r2, [r3, #64]	; 0x40
 800532e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005330:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005334:	9300      	str	r3, [sp, #0]
 8005336:	9b00      	ldr	r3, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8005338:	4b22      	ldr	r3, [pc, #136]	; (80053c4 <SystemClock_Config+0xc4>)
 800533a:	681a      	ldr	r2, [r3, #0]
 800533c:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8005340:	601a      	str	r2, [r3, #0]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8005348:	9301      	str	r3, [sp, #4]
 800534a:	9b01      	ldr	r3, [sp, #4]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800534c:	2601      	movs	r6, #1
 800534e:	9628      	str	r6, [sp, #160]	; 0xa0
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8005350:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005354:	9329      	str	r3, [sp, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005356:	2502      	movs	r5, #2
 8005358:	952e      	str	r5, [sp, #184]	; 0xb8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800535a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800535e:	932f      	str	r3, [sp, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLM = 25;
 8005360:	2319      	movs	r3, #25
 8005362:	9330      	str	r3, [sp, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLN = 432;
 8005364:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 8005368:	9331      	str	r3, [sp, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800536a:	9532      	str	r5, [sp, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLQ = 9;
 800536c:	2309      	movs	r3, #9
 800536e:	9333      	str	r3, [sp, #204]	; 0xcc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005370:	a828      	add	r0, sp, #160	; 0xa0
 8005372:	f7fd fd9d 	bl	8002eb0 <HAL_RCC_OscConfig>
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8005376:	f7fd fd5d 	bl	8002e34 <HAL_PWREx_EnableOverDrive>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800537a:	230f      	movs	r3, #15
 800537c:	9323      	str	r3, [sp, #140]	; 0x8c
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800537e:	9524      	str	r5, [sp, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005380:	9425      	str	r4, [sp, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8005382:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8005386:	9326      	str	r3, [sp, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8005388:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800538c:	9327      	str	r3, [sp, #156]	; 0x9c
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 800538e:	2107      	movs	r1, #7
 8005390:	a823      	add	r0, sp, #140	; 0x8c
 8005392:	f7fd ffcb 	bl	800332c <HAL_RCC_ClockConfig>
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_USART1;
 8005396:	2348      	movs	r3, #72	; 0x48
 8005398:	9302      	str	r3, [sp, #8]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 800539a:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800539e:	9307      	str	r3, [sp, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 80053a0:	2305      	movs	r3, #5
 80053a2:	9309      	str	r3, [sp, #36]	; 0x24
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 80053a4:	9508      	str	r5, [sp, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 80053a6:	2303      	movs	r3, #3
 80053a8:	930a      	str	r3, [sp, #40]	; 0x28
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 80053aa:	960c      	str	r6, [sp, #48]	; 0x30
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 80053ac:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80053b0:	930d      	str	r3, [sp, #52]	; 0x34
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80053b2:	9413      	str	r4, [sp, #76]	; 0x4c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80053b4:	a802      	add	r0, sp, #8
 80053b6:	f7fe f891 	bl	80034dc <HAL_RCCEx_PeriphCLKConfig>
}
 80053ba:	b034      	add	sp, #208	; 0xd0
 80053bc:	bd70      	pop	{r4, r5, r6, pc}
 80053be:	bf00      	nop
 80053c0:	40023800 	.word	0x40023800
 80053c4:	40007000 	.word	0x40007000

080053c8 <main>:
{
 80053c8:	b510      	push	{r4, lr}
 80053ca:	b09c      	sub	sp, #112	; 0x70
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80053cc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80053d0:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80053d4:	4b3e      	ldr	r3, [pc, #248]	; (80054d0 <main+0x108>)
 80053d6:	2100      	movs	r1, #0
 80053d8:	f8c3 1250 	str.w	r1, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80053dc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80053e0:	f3bf 8f6f 	isb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80053e4:	695a      	ldr	r2, [r3, #20]
 80053e6:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80053ea:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80053ec:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80053f0:	f3bf 8f6f 	isb	sy
    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 80053f4:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80053f8:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
 80053fc:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8005400:	f3c4 314e 	ubfx	r1, r4, #13, #15
 8005404:	e00f      	b.n	8005426 <main+0x5e>
      } while (ways-- != 0U);
 8005406:	461a      	mov	r2, r3
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8005408:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 800540c:	ea03 1341 	and.w	r3, r3, r1, lsl #5
 8005410:	ea43 7382 	orr.w	r3, r3, r2, lsl #30
 8005414:	482e      	ldr	r0, [pc, #184]	; (80054d0 <main+0x108>)
 8005416:	f8c0 3260 	str.w	r3, [r0, #608]	; 0x260
      } while (ways-- != 0U);
 800541a:	1e53      	subs	r3, r2, #1
 800541c:	2a00      	cmp	r2, #0
 800541e:	d1f2      	bne.n	8005406 <main+0x3e>
    } while(sets-- != 0U);
 8005420:	1e4b      	subs	r3, r1, #1
 8005422:	b119      	cbz	r1, 800542c <main+0x64>
 8005424:	4619      	mov	r1, r3
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8005426:	f3c4 02c9 	ubfx	r2, r4, #3, #10
 800542a:	e7ed      	b.n	8005408 <main+0x40>
 800542c:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8005430:	6943      	ldr	r3, [r0, #20]
 8005432:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005436:	6143      	str	r3, [r0, #20]
 8005438:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800543c:	f3bf 8f6f 	isb	sy
  HAL_Init();
 8005440:	f7fc fbc2 	bl	8001bc8 <HAL_Init>
  SystemClock_Config();
 8005444:	f7ff ff5c 	bl	8005300 <SystemClock_Config>
  MX_GPIO_Init();
 8005448:	f7ff fd00 	bl	8004e4c <MX_GPIO_Init>
  MX_DMA_Init();
 800544c:	f7ff fdd6 	bl	8004ffc <MX_DMA_Init>
  MX_SPI2_Init();
 8005450:	f7ff fdee 	bl	8005030 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 8005454:	f7ff fe0e 	bl	8005074 <MX_USART1_UART_Init>
  MX_ADC3_Init();
 8005458:	f7ff fe24 	bl	80050a4 <MX_ADC3_Init>
  MX_CRC_Init();
 800545c:	f7ff fe68 	bl	8005130 <MX_CRC_Init>
  MX_DMA2D_Init();
 8005460:	f7ff fe78 	bl	8005154 <MX_DMA2D_Init>
  MX_FMC_Init();
 8005464:	f7ff fe8e 	bl	8005184 <MX_FMC_Init>
  MX_LTDC_Init();
 8005468:	f7ff feb0 	bl	80051cc <MX_LTDC_Init>
  MX_TIM1_Init();
 800546c:	f7ff ff18 	bl	80052a0 <MX_TIM1_Init>
  if( HAL_ADC_Start(&hadc3) == HAL_OK) {
 8005470:	4818      	ldr	r0, [pc, #96]	; (80054d4 <main+0x10c>)
 8005472:	f7fc fca7 	bl	8001dc4 <HAL_ADC_Start>
	DWT_Init(); //For uS delays
 8005476:	f7fc fb6b 	bl	8001b50 <DWT_Init>
	NRF24_begin(GPIOA, nrf_CSN_PIN, nrf_CE_PIN, hspi2);
 800547a:	4c17      	ldr	r4, [pc, #92]	; (80054d8 <main+0x110>)
 800547c:	2260      	movs	r2, #96	; 0x60
 800547e:	1d21      	adds	r1, r4, #4
 8005480:	4668      	mov	r0, sp
 8005482:	f000 fcfd 	bl	8005e80 <memcpy>
 8005486:	6823      	ldr	r3, [r4, #0]
 8005488:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800548c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005490:	4812      	ldr	r0, [pc, #72]	; (80054dc <main+0x114>)
 8005492:	f7fb ff85 	bl	80013a0 <NRF24_begin>
	nrf24_DebugUART_Init(huart1);
 8005496:	4c12      	ldr	r4, [pc, #72]	; (80054e0 <main+0x118>)
 8005498:	2270      	movs	r2, #112	; 0x70
 800549a:	f104 0110 	add.w	r1, r4, #16
 800549e:	4668      	mov	r0, sp
 80054a0:	f000 fcee 	bl	8005e80 <memcpy>
 80054a4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80054a8:	f7fc fb34 	bl	8001b14 <nrf24_DebugUART_Init>
	NRF24_stopListening();
 80054ac:	f7fb fe76 	bl	800119c <NRF24_stopListening>
	NRF24_openWritingPipe(TxpipeAddrs);
 80054b0:	4b0c      	ldr	r3, [pc, #48]	; (80054e4 <main+0x11c>)
 80054b2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80054b6:	f7fb fe7b 	bl	80011b0 <NRF24_openWritingPipe>
	printRadioSettings();
 80054ba:	f7fc f83b 	bl	8001534 <printRadioSettings>
	for (int i = 0; i < 31; ++i) {
 80054be:	2300      	movs	r3, #0
 80054c0:	e003      	b.n	80054ca <main+0x102>
		TxData[i] = 0;
 80054c2:	4a09      	ldr	r2, [pc, #36]	; (80054e8 <main+0x120>)
 80054c4:	2100      	movs	r1, #0
 80054c6:	54d1      	strb	r1, [r2, r3]
	for (int i = 0; i < 31; ++i) {
 80054c8:	3301      	adds	r3, #1
 80054ca:	2b1e      	cmp	r3, #30
 80054cc:	ddf9      	ble.n	80054c2 <main+0xfa>
 80054ce:	e7fe      	b.n	80054ce <main+0x106>
 80054d0:	e000ed00 	.word	0xe000ed00
 80054d4:	200004d8 	.word	0x200004d8
 80054d8:	200002b4 	.word	0x200002b4
 80054dc:	40020000 	.word	0x40020000
 80054e0:	20000520 	.word	0x20000520
 80054e4:	20000008 	.word	0x20000008
 80054e8:	200005a4 	.word	0x200005a4

080054ec <read_rotary_1>:




// A vald CW or  CCW move returns 1, invalid returns 0.
int8_t read_rotary_1() {
 80054ec:	b508      	push	{r3, lr}
	static int8_t rot_enc_table[] = {0,1,1,0,1,0,0,1,1,0,0,1,0,1,1,0};

	prevNextCode_1 <<= 2;
 80054ee:	4a1b      	ldr	r2, [pc, #108]	; (800555c <read_rotary_1+0x70>)
 80054f0:	7813      	ldrb	r3, [r2, #0]
 80054f2:	009b      	lsls	r3, r3, #2
 80054f4:	7013      	strb	r3, [r2, #0]

	if (HAL_GPIO_ReadPin(GPIOF, ENC1_A_Pin) == GPIO_PIN_SET) prevNextCode_1 |= 0x02;
 80054f6:	2180      	movs	r1, #128	; 0x80
 80054f8:	4819      	ldr	r0, [pc, #100]	; (8005560 <read_rotary_1+0x74>)
 80054fa:	f7fd fa9d 	bl	8002a38 <HAL_GPIO_ReadPin>
 80054fe:	2801      	cmp	r0, #1
 8005500:	d01a      	beq.n	8005538 <read_rotary_1+0x4c>
	if (HAL_GPIO_ReadPin(GPIOC, ENC1_B_Pin) == GPIO_PIN_SET) prevNextCode_1 |= 0x01;
 8005502:	2140      	movs	r1, #64	; 0x40
 8005504:	4817      	ldr	r0, [pc, #92]	; (8005564 <read_rotary_1+0x78>)
 8005506:	f7fd fa97 	bl	8002a38 <HAL_GPIO_ReadPin>
 800550a:	2801      	cmp	r0, #1
 800550c:	d01a      	beq.n	8005544 <read_rotary_1+0x58>
	prevNextCode_1 &= 0x0f;
 800550e:	4913      	ldr	r1, [pc, #76]	; (800555c <read_rotary_1+0x70>)
 8005510:	780b      	ldrb	r3, [r1, #0]
 8005512:	f003 020f 	and.w	r2, r3, #15
 8005516:	700a      	strb	r2, [r1, #0]

	// If valid then store_1 as 16 bit data.
	if  (rot_enc_table[prevNextCode_1] ) {
 8005518:	4b13      	ldr	r3, [pc, #76]	; (8005568 <read_rotary_1+0x7c>)
 800551a:	5698      	ldrsb	r0, [r3, r2]
 800551c:	b158      	cbz	r0, 8005536 <read_rotary_1+0x4a>
		store_1 <<= 4;
 800551e:	4913      	ldr	r1, [pc, #76]	; (800556c <read_rotary_1+0x80>)
 8005520:	880b      	ldrh	r3, [r1, #0]
 8005522:	011b      	lsls	r3, r3, #4
 8005524:	b29b      	uxth	r3, r3
		store_1 |= prevNextCode_1;
 8005526:	4313      	orrs	r3, r2
 8005528:	800b      	strh	r3, [r1, #0]
 800552a:	b2db      	uxtb	r3, r3

		if ((store_1&0xff)==0x2b) return -1;
 800552c:	2b2b      	cmp	r3, #43	; 0x2b
 800552e:	d011      	beq.n	8005554 <read_rotary_1+0x68>
		if ((store_1&0xff)==0x17) return 1;
 8005530:	2b17      	cmp	r3, #23
 8005532:	d00d      	beq.n	8005550 <read_rotary_1+0x64>
	}
	return 0;
 8005534:	2000      	movs	r0, #0
}
 8005536:	bd08      	pop	{r3, pc}
	if (HAL_GPIO_ReadPin(GPIOF, ENC1_A_Pin) == GPIO_PIN_SET) prevNextCode_1 |= 0x02;
 8005538:	4a08      	ldr	r2, [pc, #32]	; (800555c <read_rotary_1+0x70>)
 800553a:	7813      	ldrb	r3, [r2, #0]
 800553c:	f043 0302 	orr.w	r3, r3, #2
 8005540:	7013      	strb	r3, [r2, #0]
 8005542:	e7de      	b.n	8005502 <read_rotary_1+0x16>
	if (HAL_GPIO_ReadPin(GPIOC, ENC1_B_Pin) == GPIO_PIN_SET) prevNextCode_1 |= 0x01;
 8005544:	4a05      	ldr	r2, [pc, #20]	; (800555c <read_rotary_1+0x70>)
 8005546:	7813      	ldrb	r3, [r2, #0]
 8005548:	f043 0301 	orr.w	r3, r3, #1
 800554c:	7013      	strb	r3, [r2, #0]
 800554e:	e7de      	b.n	800550e <read_rotary_1+0x22>
		if ((store_1&0xff)==0x17) return 1;
 8005550:	2001      	movs	r0, #1
 8005552:	e7f0      	b.n	8005536 <read_rotary_1+0x4a>
		if ((store_1&0xff)==0x2b) return -1;
 8005554:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005558:	e7ed      	b.n	8005536 <read_rotary_1+0x4a>
 800555a:	bf00      	nop
 800555c:	2000028d 	.word	0x2000028d
 8005560:	40021400 	.word	0x40021400
 8005564:	40020800 	.word	0x40020800
 8005568:	08009d68 	.word	0x08009d68
 800556c:	2000029c 	.word	0x2000029c

08005570 <read_rotary_2>:


// A vald CW or  CCW move returns 1, invalid returns 0.
int8_t read_rotary_2() {
 8005570:	b508      	push	{r3, lr}
	static int8_t rot_enc_table[] = {0,1,1,0,1,0,0,1,1,0,0,1,0,1,1,0};

	prevNextCode_2 <<= 2;
 8005572:	4a1b      	ldr	r2, [pc, #108]	; (80055e0 <read_rotary_2+0x70>)
 8005574:	7813      	ldrb	r3, [r2, #0]
 8005576:	009b      	lsls	r3, r3, #2
 8005578:	7013      	strb	r3, [r2, #0]

	if (HAL_GPIO_ReadPin(GPIOB, ENC2_A_Pin) == GPIO_PIN_SET) prevNextCode_2 |= 0x02;
 800557a:	2110      	movs	r1, #16
 800557c:	4819      	ldr	r0, [pc, #100]	; (80055e4 <read_rotary_2+0x74>)
 800557e:	f7fd fa5b 	bl	8002a38 <HAL_GPIO_ReadPin>
 8005582:	2801      	cmp	r0, #1
 8005584:	d01a      	beq.n	80055bc <read_rotary_2+0x4c>
	if (HAL_GPIO_ReadPin(GPIOG, ENC2_B_Pin) == GPIO_PIN_SET) prevNextCode_2 |= 0x01;
 8005586:	2180      	movs	r1, #128	; 0x80
 8005588:	4817      	ldr	r0, [pc, #92]	; (80055e8 <read_rotary_2+0x78>)
 800558a:	f7fd fa55 	bl	8002a38 <HAL_GPIO_ReadPin>
 800558e:	2801      	cmp	r0, #1
 8005590:	d01a      	beq.n	80055c8 <read_rotary_2+0x58>
	prevNextCode_2 &= 0x0f;
 8005592:	4913      	ldr	r1, [pc, #76]	; (80055e0 <read_rotary_2+0x70>)
 8005594:	780b      	ldrb	r3, [r1, #0]
 8005596:	f003 020f 	and.w	r2, r3, #15
 800559a:	700a      	strb	r2, [r1, #0]

	// If valid then store_2 as 16 bit data.
	if  (rot_enc_table[prevNextCode_2] ) {
 800559c:	4b13      	ldr	r3, [pc, #76]	; (80055ec <read_rotary_2+0x7c>)
 800559e:	5698      	ldrsb	r0, [r3, r2]
 80055a0:	b158      	cbz	r0, 80055ba <read_rotary_2+0x4a>
		store_2 <<= 4;
 80055a2:	4913      	ldr	r1, [pc, #76]	; (80055f0 <read_rotary_2+0x80>)
 80055a4:	880b      	ldrh	r3, [r1, #0]
 80055a6:	011b      	lsls	r3, r3, #4
 80055a8:	b29b      	uxth	r3, r3
		store_2 |= prevNextCode_2;
 80055aa:	4313      	orrs	r3, r2
 80055ac:	800b      	strh	r3, [r1, #0]
 80055ae:	b2db      	uxtb	r3, r3

		if ((store_2&0xff)==0x2b) return -1;
 80055b0:	2b2b      	cmp	r3, #43	; 0x2b
 80055b2:	d011      	beq.n	80055d8 <read_rotary_2+0x68>
		if ((store_2&0xff)==0x17) return 1;
 80055b4:	2b17      	cmp	r3, #23
 80055b6:	d00d      	beq.n	80055d4 <read_rotary_2+0x64>
	}
	return 0;
 80055b8:	2000      	movs	r0, #0
}
 80055ba:	bd08      	pop	{r3, pc}
	if (HAL_GPIO_ReadPin(GPIOB, ENC2_A_Pin) == GPIO_PIN_SET) prevNextCode_2 |= 0x02;
 80055bc:	4a08      	ldr	r2, [pc, #32]	; (80055e0 <read_rotary_2+0x70>)
 80055be:	7813      	ldrb	r3, [r2, #0]
 80055c0:	f043 0302 	orr.w	r3, r3, #2
 80055c4:	7013      	strb	r3, [r2, #0]
 80055c6:	e7de      	b.n	8005586 <read_rotary_2+0x16>
	if (HAL_GPIO_ReadPin(GPIOG, ENC2_B_Pin) == GPIO_PIN_SET) prevNextCode_2 |= 0x01;
 80055c8:	4a05      	ldr	r2, [pc, #20]	; (80055e0 <read_rotary_2+0x70>)
 80055ca:	7813      	ldrb	r3, [r2, #0]
 80055cc:	f043 0301 	orr.w	r3, r3, #1
 80055d0:	7013      	strb	r3, [r2, #0]
 80055d2:	e7de      	b.n	8005592 <read_rotary_2+0x22>
		if ((store_2&0xff)==0x17) return 1;
 80055d4:	2001      	movs	r0, #1
 80055d6:	e7f0      	b.n	80055ba <read_rotary_2+0x4a>
		if ((store_2&0xff)==0x2b) return -1;
 80055d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80055dc:	e7ed      	b.n	80055ba <read_rotary_2+0x4a>
 80055de:	bf00      	nop
 80055e0:	2000028e 	.word	0x2000028e
 80055e4:	40020400 	.word	0x40020400
 80055e8:	40021800 	.word	0x40021800
 80055ec:	08009d78 	.word	0x08009d78
 80055f0:	2000029e 	.word	0x2000029e

080055f4 <read_rotary_3>:




// A vald CW or  CCW move returns 1, invalid returns 0.
int8_t read_rotary_3() {
 80055f4:	b508      	push	{r3, lr}
	static int8_t rot_enc_table[] = {0,1,1,0,1,0,0,1,1,0,0,1,0,1,1,0};

	prevNextCode_3 <<= 2;
 80055f6:	4a1b      	ldr	r2, [pc, #108]	; (8005664 <read_rotary_3+0x70>)
 80055f8:	7813      	ldrb	r3, [r2, #0]
 80055fa:	009b      	lsls	r3, r3, #2
 80055fc:	7013      	strb	r3, [r2, #0]

	if (HAL_GPIO_ReadPin(GPIOH, ENC3_A_Pin) == GPIO_PIN_SET) prevNextCode_3 |= 0x02;
 80055fe:	2140      	movs	r1, #64	; 0x40
 8005600:	4819      	ldr	r0, [pc, #100]	; (8005668 <read_rotary_3+0x74>)
 8005602:	f7fd fa19 	bl	8002a38 <HAL_GPIO_ReadPin>
 8005606:	2801      	cmp	r0, #1
 8005608:	d01a      	beq.n	8005640 <read_rotary_3+0x4c>
	if (HAL_GPIO_ReadPin(GPIOI, ENC3_B_Pin) == GPIO_PIN_SET) prevNextCode_3 |= 0x01;
 800560a:	2108      	movs	r1, #8
 800560c:	4817      	ldr	r0, [pc, #92]	; (800566c <read_rotary_3+0x78>)
 800560e:	f7fd fa13 	bl	8002a38 <HAL_GPIO_ReadPin>
 8005612:	2801      	cmp	r0, #1
 8005614:	d01a      	beq.n	800564c <read_rotary_3+0x58>
	prevNextCode_3 &= 0x0f;
 8005616:	4913      	ldr	r1, [pc, #76]	; (8005664 <read_rotary_3+0x70>)
 8005618:	780b      	ldrb	r3, [r1, #0]
 800561a:	f003 020f 	and.w	r2, r3, #15
 800561e:	700a      	strb	r2, [r1, #0]

	// If valid then store_1 as 16 bit data.
	if  (rot_enc_table[prevNextCode_3] ) {
 8005620:	4b13      	ldr	r3, [pc, #76]	; (8005670 <read_rotary_3+0x7c>)
 8005622:	5698      	ldrsb	r0, [r3, r2]
 8005624:	b158      	cbz	r0, 800563e <read_rotary_3+0x4a>
		store_3 <<= 4;
 8005626:	4913      	ldr	r1, [pc, #76]	; (8005674 <read_rotary_3+0x80>)
 8005628:	880b      	ldrh	r3, [r1, #0]
 800562a:	011b      	lsls	r3, r3, #4
 800562c:	b29b      	uxth	r3, r3
		store_3 |= prevNextCode_3;
 800562e:	4313      	orrs	r3, r2
 8005630:	800b      	strh	r3, [r1, #0]
 8005632:	b2db      	uxtb	r3, r3

		if ((store_3&0xff)==0x2b) return -1;
 8005634:	2b2b      	cmp	r3, #43	; 0x2b
 8005636:	d011      	beq.n	800565c <read_rotary_3+0x68>
		if ((store_3&0xff)==0x17) return 1;
 8005638:	2b17      	cmp	r3, #23
 800563a:	d00d      	beq.n	8005658 <read_rotary_3+0x64>
	}
	return 0;
 800563c:	2000      	movs	r0, #0
}
 800563e:	bd08      	pop	{r3, pc}
	if (HAL_GPIO_ReadPin(GPIOH, ENC3_A_Pin) == GPIO_PIN_SET) prevNextCode_3 |= 0x02;
 8005640:	4a08      	ldr	r2, [pc, #32]	; (8005664 <read_rotary_3+0x70>)
 8005642:	7813      	ldrb	r3, [r2, #0]
 8005644:	f043 0302 	orr.w	r3, r3, #2
 8005648:	7013      	strb	r3, [r2, #0]
 800564a:	e7de      	b.n	800560a <read_rotary_3+0x16>
	if (HAL_GPIO_ReadPin(GPIOI, ENC3_B_Pin) == GPIO_PIN_SET) prevNextCode_3 |= 0x01;
 800564c:	4a05      	ldr	r2, [pc, #20]	; (8005664 <read_rotary_3+0x70>)
 800564e:	7813      	ldrb	r3, [r2, #0]
 8005650:	f043 0301 	orr.w	r3, r3, #1
 8005654:	7013      	strb	r3, [r2, #0]
 8005656:	e7de      	b.n	8005616 <read_rotary_3+0x22>
		if ((store_3&0xff)==0x17) return 1;
 8005658:	2001      	movs	r0, #1
 800565a:	e7f0      	b.n	800563e <read_rotary_3+0x4a>
		if ((store_3&0xff)==0x2b) return -1;
 800565c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005660:	e7ed      	b.n	800563e <read_rotary_3+0x4a>
 8005662:	bf00      	nop
 8005664:	2000028f 	.word	0x2000028f
 8005668:	40021c00 	.word	0x40021c00
 800566c:	40022000 	.word	0x40022000
 8005670:	08009d88 	.word	0x08009d88
 8005674:	200002a0 	.word	0x200002a0

08005678 <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8005678:	b510      	push	{r4, lr}
 800567a:	4604      	mov	r4, r0
	if (GPIO_Pin == GPIO_PIN_7) {
 800567c:	2880      	cmp	r0, #128	; 0x80
 800567e:	d004      	beq.n	800568a <HAL_GPIO_EXTI_Callback+0x12>
	if (GPIO_Pin == GPIO_PIN_4) {
 8005680:	2c10      	cmp	r4, #16
 8005682:	d025      	beq.n	80056d0 <HAL_GPIO_EXTI_Callback+0x58>
	if (GPIO_Pin == GPIO_PIN_6) {
 8005684:	2c40      	cmp	r4, #64	; 0x40
 8005686:	d046      	beq.n	8005716 <HAL_GPIO_EXTI_Callback+0x9e>
}
 8005688:	bd10      	pop	{r4, pc}
		if(read_rotary_1()){
 800568a:	f7ff ff2f 	bl	80054ec <read_rotary_1>
 800568e:	2800      	cmp	r0, #0
 8005690:	d0f6      	beq.n	8005680 <HAL_GPIO_EXTI_Callback+0x8>
			if ( prevNextCode_1==0x0b) {
 8005692:	4b32      	ldr	r3, [pc, #200]	; (800575c <HAL_GPIO_EXTI_Callback+0xe4>)
 8005694:	781b      	ldrb	r3, [r3, #0]
 8005696:	2b0b      	cmp	r3, #11
 8005698:	d00b      	beq.n	80056b2 <HAL_GPIO_EXTI_Callback+0x3a>
			if ( prevNextCode_1==0x07) {
 800569a:	2b07      	cmp	r3, #7
 800569c:	d1f0      	bne.n	8005680 <HAL_GPIO_EXTI_Callback+0x8>
				roll_d += 0.5;
 800569e:	4b30      	ldr	r3, [pc, #192]	; (8005760 <HAL_GPIO_EXTI_Callback+0xe8>)
 80056a0:	edd3 7a00 	vldr	s15, [r3]
 80056a4:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80056a8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80056ac:	edc3 7a00 	vstr	s15, [r3]
 80056b0:	e7e6      	b.n	8005680 <HAL_GPIO_EXTI_Callback+0x8>
				if (roll_d > 0) {
 80056b2:	4a2b      	ldr	r2, [pc, #172]	; (8005760 <HAL_GPIO_EXTI_Callback+0xe8>)
 80056b4:	edd2 7a00 	vldr	s15, [r2]
 80056b8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80056bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80056c0:	ddeb      	ble.n	800569a <HAL_GPIO_EXTI_Callback+0x22>
					roll_d -= 0.5;
 80056c2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80056c6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80056ca:	edc2 7a00 	vstr	s15, [r2]
 80056ce:	e7e4      	b.n	800569a <HAL_GPIO_EXTI_Callback+0x22>
		if(read_rotary_2()){
 80056d0:	f7ff ff4e 	bl	8005570 <read_rotary_2>
 80056d4:	2800      	cmp	r0, #0
 80056d6:	d0d5      	beq.n	8005684 <HAL_GPIO_EXTI_Callback+0xc>
			if ( prevNextCode_2==0x0b) {
 80056d8:	4b22      	ldr	r3, [pc, #136]	; (8005764 <HAL_GPIO_EXTI_Callback+0xec>)
 80056da:	781b      	ldrb	r3, [r3, #0]
 80056dc:	2b0b      	cmp	r3, #11
 80056de:	d00b      	beq.n	80056f8 <HAL_GPIO_EXTI_Callback+0x80>
			if ( prevNextCode_2==0x07) {
 80056e0:	2b07      	cmp	r3, #7
 80056e2:	d1cf      	bne.n	8005684 <HAL_GPIO_EXTI_Callback+0xc>
				roll_i += 0.5;
 80056e4:	4b20      	ldr	r3, [pc, #128]	; (8005768 <HAL_GPIO_EXTI_Callback+0xf0>)
 80056e6:	edd3 7a00 	vldr	s15, [r3]
 80056ea:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80056ee:	ee77 7a87 	vadd.f32	s15, s15, s14
 80056f2:	edc3 7a00 	vstr	s15, [r3]
 80056f6:	e7c5      	b.n	8005684 <HAL_GPIO_EXTI_Callback+0xc>
				if (roll_i > 0) {
 80056f8:	4a1b      	ldr	r2, [pc, #108]	; (8005768 <HAL_GPIO_EXTI_Callback+0xf0>)
 80056fa:	edd2 7a00 	vldr	s15, [r2]
 80056fe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005702:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005706:	ddeb      	ble.n	80056e0 <HAL_GPIO_EXTI_Callback+0x68>
					roll_i -= 0.5;
 8005708:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800570c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005710:	edc2 7a00 	vstr	s15, [r2]
 8005714:	e7e4      	b.n	80056e0 <HAL_GPIO_EXTI_Callback+0x68>
		if(read_rotary_3()){
 8005716:	f7ff ff6d 	bl	80055f4 <read_rotary_3>
 800571a:	2800      	cmp	r0, #0
 800571c:	d0b4      	beq.n	8005688 <HAL_GPIO_EXTI_Callback+0x10>
			if ( prevNextCode_3==0x0b) {
 800571e:	4b13      	ldr	r3, [pc, #76]	; (800576c <HAL_GPIO_EXTI_Callback+0xf4>)
 8005720:	781b      	ldrb	r3, [r3, #0]
 8005722:	2b0b      	cmp	r3, #11
 8005724:	d00b      	beq.n	800573e <HAL_GPIO_EXTI_Callback+0xc6>
			if ( prevNextCode_3==0x07) {
 8005726:	2b07      	cmp	r3, #7
 8005728:	d1ae      	bne.n	8005688 <HAL_GPIO_EXTI_Callback+0x10>
				roll_p += 0.5;
 800572a:	4b11      	ldr	r3, [pc, #68]	; (8005770 <HAL_GPIO_EXTI_Callback+0xf8>)
 800572c:	edd3 7a00 	vldr	s15, [r3]
 8005730:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8005734:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005738:	edc3 7a00 	vstr	s15, [r3]
}
 800573c:	e7a4      	b.n	8005688 <HAL_GPIO_EXTI_Callback+0x10>
				if (roll_p > 0) {
 800573e:	4a0c      	ldr	r2, [pc, #48]	; (8005770 <HAL_GPIO_EXTI_Callback+0xf8>)
 8005740:	edd2 7a00 	vldr	s15, [r2]
 8005744:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005748:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800574c:	ddeb      	ble.n	8005726 <HAL_GPIO_EXTI_Callback+0xae>
					roll_p -= 0.5;
 800574e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8005752:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005756:	edc2 7a00 	vstr	s15, [r2]
 800575a:	e7e4      	b.n	8005726 <HAL_GPIO_EXTI_Callback+0xae>
 800575c:	2000028d 	.word	0x2000028d
 8005760:	20000290 	.word	0x20000290
 8005764:	2000028e 	.word	0x2000028e
 8005768:	20000294 	.word	0x20000294
 800576c:	2000028f 	.word	0x2000028f
 8005770:	20000298 	.word	0x20000298

08005774 <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){




}
 8005774:	4770      	bx	lr

08005776 <HAL_ADC_ErrorCallback>:





}
 8005776:	4770      	bx	lr

08005778 <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8005778:	4770      	bx	lr
	...

0800577c <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 800577c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800577e:	b087      	sub	sp, #28
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8005780:	2300      	movs	r3, #0
 8005782:	9301      	str	r3, [sp, #4]
 8005784:	9302      	str	r3, [sp, #8]
 8005786:	9303      	str	r3, [sp, #12]
 8005788:	9304      	str	r3, [sp, #16]
 800578a:	9305      	str	r3, [sp, #20]
  if (FMC_Initialized) {
 800578c:	4b25      	ldr	r3, [pc, #148]	; (8005824 <HAL_FMC_MspInit+0xa8>)
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	b10b      	cbz	r3, 8005796 <HAL_FMC_MspInit+0x1a>
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8005792:	b007      	add	sp, #28
 8005794:	bdf0      	pop	{r4, r5, r6, r7, pc}
  FMC_Initialized = 1;
 8005796:	4b23      	ldr	r3, [pc, #140]	; (8005824 <HAL_FMC_MspInit+0xa8>)
 8005798:	2201      	movs	r2, #1
 800579a:	601a      	str	r2, [r3, #0]
  __HAL_RCC_FMC_CLK_ENABLE();
 800579c:	4b22      	ldr	r3, [pc, #136]	; (8005828 <HAL_FMC_MspInit+0xac>)
 800579e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80057a0:	f042 0201 	orr.w	r2, r2, #1
 80057a4:	639a      	str	r2, [r3, #56]	; 0x38
 80057a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057a8:	f003 0301 	and.w	r3, r3, #1
 80057ac:	9300      	str	r3, [sp, #0]
 80057ae:	9b00      	ldr	r3, [sp, #0]
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_8|GPIO_PIN_9 
 80057b0:	f64f 7383 	movw	r3, #65411	; 0xff83
 80057b4:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80057b6:	2602      	movs	r6, #2
 80057b8:	9602      	str	r6, [sp, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80057ba:	2503      	movs	r5, #3
 80057bc:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80057be:	240c      	movs	r4, #12
 80057c0:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80057c2:	a901      	add	r1, sp, #4
 80057c4:	4819      	ldr	r0, [pc, #100]	; (800582c <HAL_FMC_MspInit+0xb0>)
 80057c6:	f7fd f847 	bl	8002858 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_8|GPIO_PIN_0|GPIO_PIN_4;
 80057ca:	f248 1311 	movw	r3, #33041	; 0x8111
 80057ce:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80057d0:	9602      	str	r6, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057d2:	2700      	movs	r7, #0
 80057d4:	9703      	str	r7, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80057d6:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80057d8:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80057da:	a901      	add	r1, sp, #4
 80057dc:	4814      	ldr	r0, [pc, #80]	; (8005830 <HAL_FMC_MspInit+0xb4>)
 80057de:	f7fd f83b 	bl	8002858 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_15|GPIO_PIN_10 
 80057e2:	f24c 7303 	movw	r3, #50947	; 0xc703
 80057e6:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80057e8:	9602      	str	r6, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057ea:	9703      	str	r7, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80057ec:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80057ee:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80057f0:	a901      	add	r1, sp, #4
 80057f2:	4810      	ldr	r0, [pc, #64]	; (8005834 <HAL_FMC_MspInit+0xb8>)
 80057f4:	f7fd f830 	bl	8002858 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 80057f8:	f64f 033f 	movw	r3, #63551	; 0xf83f
 80057fc:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80057fe:	9602      	str	r6, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005800:	9703      	str	r7, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005802:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8005804:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8005806:	a901      	add	r1, sp, #4
 8005808:	480b      	ldr	r0, [pc, #44]	; (8005838 <HAL_FMC_MspInit+0xbc>)
 800580a:	f7fd f825 	bl	8002858 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_3|GPIO_PIN_2;
 800580e:	232c      	movs	r3, #44	; 0x2c
 8005810:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005812:	9602      	str	r6, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005814:	9703      	str	r7, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005816:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8005818:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800581a:	a901      	add	r1, sp, #4
 800581c:	4807      	ldr	r0, [pc, #28]	; (800583c <HAL_FMC_MspInit+0xc0>)
 800581e:	f7fd f81b 	bl	8002858 <HAL_GPIO_Init>
 8005822:	e7b6      	b.n	8005792 <HAL_FMC_MspInit+0x16>
 8005824:	200002a4 	.word	0x200002a4
 8005828:	40023800 	.word	0x40023800
 800582c:	40021000 	.word	0x40021000
 8005830:	40021800 	.word	0x40021800
 8005834:	40020c00 	.word	0x40020c00
 8005838:	40021400 	.word	0x40021400
 800583c:	40021c00 	.word	0x40021c00

08005840 <HAL_MspInit>:
{
 8005840:	b082      	sub	sp, #8
  __HAL_RCC_PWR_CLK_ENABLE();
 8005842:	4b0a      	ldr	r3, [pc, #40]	; (800586c <HAL_MspInit+0x2c>)
 8005844:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005846:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800584a:	641a      	str	r2, [r3, #64]	; 0x40
 800584c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800584e:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8005852:	9200      	str	r2, [sp, #0]
 8005854:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005856:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005858:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800585c:	645a      	str	r2, [r3, #68]	; 0x44
 800585e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005860:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005864:	9301      	str	r3, [sp, #4]
 8005866:	9b01      	ldr	r3, [sp, #4]
}
 8005868:	b002      	add	sp, #8
 800586a:	4770      	bx	lr
 800586c:	40023800 	.word	0x40023800

08005870 <HAL_ADC_MspInit>:
{
 8005870:	b530      	push	{r4, r5, lr}
 8005872:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005874:	2300      	movs	r3, #0
 8005876:	9303      	str	r3, [sp, #12]
 8005878:	9304      	str	r3, [sp, #16]
 800587a:	9305      	str	r3, [sp, #20]
 800587c:	9306      	str	r3, [sp, #24]
 800587e:	9307      	str	r3, [sp, #28]
  if(hadc->Instance==ADC3)
 8005880:	6802      	ldr	r2, [r0, #0]
 8005882:	4b2e      	ldr	r3, [pc, #184]	; (800593c <HAL_ADC_MspInit+0xcc>)
 8005884:	429a      	cmp	r2, r3
 8005886:	d001      	beq.n	800588c <HAL_ADC_MspInit+0x1c>
}
 8005888:	b009      	add	sp, #36	; 0x24
 800588a:	bd30      	pop	{r4, r5, pc}
 800588c:	4604      	mov	r4, r0
    __HAL_RCC_ADC3_CLK_ENABLE();
 800588e:	f503 338b 	add.w	r3, r3, #71168	; 0x11600
 8005892:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005894:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005898:	645a      	str	r2, [r3, #68]	; 0x44
 800589a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800589c:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 80058a0:	9200      	str	r2, [sp, #0]
 80058a2:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80058a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80058a6:	f042 0220 	orr.w	r2, r2, #32
 80058aa:	631a      	str	r2, [r3, #48]	; 0x30
 80058ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80058ae:	f002 0220 	and.w	r2, r2, #32
 80058b2:	9201      	str	r2, [sp, #4]
 80058b4:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80058b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80058b8:	f042 0201 	orr.w	r2, r2, #1
 80058bc:	631a      	str	r2, [r3, #48]	; 0x30
 80058be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058c0:	f003 0301 	and.w	r3, r3, #1
 80058c4:	9302      	str	r3, [sp, #8]
 80058c6:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = A1_Pin|A2_Pin|A3_Pin;
 80058c8:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80058cc:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80058ce:	2503      	movs	r5, #3
 80058d0:	9504      	str	r5, [sp, #16]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80058d2:	a903      	add	r1, sp, #12
 80058d4:	481a      	ldr	r0, [pc, #104]	; (8005940 <HAL_ADC_MspInit+0xd0>)
 80058d6:	f7fc ffbf 	bl	8002858 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = A0_Pin;
 80058da:	2301      	movs	r3, #1
 80058dc:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80058de:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058e0:	2500      	movs	r5, #0
 80058e2:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(A0_GPIO_Port, &GPIO_InitStruct);
 80058e4:	a903      	add	r1, sp, #12
 80058e6:	4817      	ldr	r0, [pc, #92]	; (8005944 <HAL_ADC_MspInit+0xd4>)
 80058e8:	f7fc ffb6 	bl	8002858 <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA2_Stream0;
 80058ec:	4816      	ldr	r0, [pc, #88]	; (8005948 <HAL_ADC_MspInit+0xd8>)
 80058ee:	4b17      	ldr	r3, [pc, #92]	; (800594c <HAL_ADC_MspInit+0xdc>)
 80058f0:	6003      	str	r3, [r0, #0]
    hdma_adc3.Init.Channel = DMA_CHANNEL_2;
 80058f2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80058f6:	6043      	str	r3, [r0, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80058f8:	6085      	str	r5, [r0, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 80058fa:	60c5      	str	r5, [r0, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 80058fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005900:	6103      	str	r3, [r0, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005902:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005906:	6143      	str	r3, [r0, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8005908:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800590c:	6183      	str	r3, [r0, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 800590e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005912:	61c3      	str	r3, [r0, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8005914:	6205      	str	r5, [r0, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005916:	6245      	str	r5, [r0, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8005918:	f7fc fda6 	bl	8002468 <HAL_DMA_Init>
 800591c:	b958      	cbnz	r0, 8005936 <HAL_ADC_MspInit+0xc6>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 800591e:	4b0a      	ldr	r3, [pc, #40]	; (8005948 <HAL_ADC_MspInit+0xd8>)
 8005920:	63a3      	str	r3, [r4, #56]	; 0x38
 8005922:	639c      	str	r4, [r3, #56]	; 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8005924:	2200      	movs	r2, #0
 8005926:	4611      	mov	r1, r2
 8005928:	2012      	movs	r0, #18
 800592a:	f7fc fc6d 	bl	8002208 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800592e:	2012      	movs	r0, #18
 8005930:	f7fc fc9c 	bl	800226c <HAL_NVIC_EnableIRQ>
}
 8005934:	e7a8      	b.n	8005888 <HAL_ADC_MspInit+0x18>
      Error_Handler();
 8005936:	f7ff ff1f 	bl	8005778 <Error_Handler>
 800593a:	e7f0      	b.n	800591e <HAL_ADC_MspInit+0xae>
 800593c:	40012200 	.word	0x40012200
 8005940:	40021400 	.word	0x40021400
 8005944:	40020000 	.word	0x40020000
 8005948:	200003b4 	.word	0x200003b4
 800594c:	40026410 	.word	0x40026410

08005950 <HAL_CRC_MspInit>:
  if(hcrc->Instance==CRC)
 8005950:	6802      	ldr	r2, [r0, #0]
 8005952:	4b09      	ldr	r3, [pc, #36]	; (8005978 <HAL_CRC_MspInit+0x28>)
 8005954:	429a      	cmp	r2, r3
 8005956:	d000      	beq.n	800595a <HAL_CRC_MspInit+0xa>
 8005958:	4770      	bx	lr
{
 800595a:	b082      	sub	sp, #8
    __HAL_RCC_CRC_CLK_ENABLE();
 800595c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005960:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005962:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005966:	631a      	str	r2, [r3, #48]	; 0x30
 8005968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800596a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800596e:	9301      	str	r3, [sp, #4]
 8005970:	9b01      	ldr	r3, [sp, #4]
}
 8005972:	b002      	add	sp, #8
 8005974:	4770      	bx	lr
 8005976:	bf00      	nop
 8005978:	40023000 	.word	0x40023000

0800597c <HAL_DMA2D_MspInit>:
  if(hdma2d->Instance==DMA2D)
 800597c:	6802      	ldr	r2, [r0, #0]
 800597e:	4b09      	ldr	r3, [pc, #36]	; (80059a4 <HAL_DMA2D_MspInit+0x28>)
 8005980:	429a      	cmp	r2, r3
 8005982:	d000      	beq.n	8005986 <HAL_DMA2D_MspInit+0xa>
 8005984:	4770      	bx	lr
{
 8005986:	b082      	sub	sp, #8
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8005988:	f5a3 43f0 	sub.w	r3, r3, #30720	; 0x7800
 800598c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800598e:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8005992:	631a      	str	r2, [r3, #48]	; 0x30
 8005994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005996:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800599a:	9301      	str	r3, [sp, #4]
 800599c:	9b01      	ldr	r3, [sp, #4]
}
 800599e:	b002      	add	sp, #8
 80059a0:	4770      	bx	lr
 80059a2:	bf00      	nop
 80059a4:	4002b000 	.word	0x4002b000

080059a8 <HAL_LTDC_MspInit>:
{
 80059a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80059aa:	b08f      	sub	sp, #60	; 0x3c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80059ac:	2300      	movs	r3, #0
 80059ae:	9309      	str	r3, [sp, #36]	; 0x24
 80059b0:	930a      	str	r3, [sp, #40]	; 0x28
 80059b2:	930b      	str	r3, [sp, #44]	; 0x2c
 80059b4:	930c      	str	r3, [sp, #48]	; 0x30
 80059b6:	930d      	str	r3, [sp, #52]	; 0x34
  if(hltdc->Instance==LTDC)
 80059b8:	6802      	ldr	r2, [r0, #0]
 80059ba:	4b62      	ldr	r3, [pc, #392]	; (8005b44 <HAL_LTDC_MspInit+0x19c>)
 80059bc:	429a      	cmp	r2, r3
 80059be:	d001      	beq.n	80059c4 <HAL_LTDC_MspInit+0x1c>
}
 80059c0:	b00f      	add	sp, #60	; 0x3c
 80059c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_LTDC_CLK_ENABLE();
 80059c4:	f503 4350 	add.w	r3, r3, #53248	; 0xd000
 80059c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80059ca:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80059ce:	645a      	str	r2, [r3, #68]	; 0x44
 80059d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80059d2:	f002 6280 	and.w	r2, r2, #67108864	; 0x4000000
 80059d6:	9200      	str	r2, [sp, #0]
 80059d8:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80059da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80059dc:	f042 0202 	orr.w	r2, r2, #2
 80059e0:	631a      	str	r2, [r3, #48]	; 0x30
 80059e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80059e4:	f002 0202 	and.w	r2, r2, #2
 80059e8:	9201      	str	r2, [sp, #4]
 80059ea:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80059ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80059ee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80059f2:	631a      	str	r2, [r3, #48]	; 0x30
 80059f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80059f6:	f002 0240 	and.w	r2, r2, #64	; 0x40
 80059fa:	9202      	str	r2, [sp, #8]
 80059fc:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80059fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a00:	f042 0201 	orr.w	r2, r2, #1
 8005a04:	631a      	str	r2, [r3, #48]	; 0x30
 8005a06:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a08:	f002 0201 	and.w	r2, r2, #1
 8005a0c:	9203      	str	r2, [sp, #12]
 8005a0e:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8005a10:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a12:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005a16:	631a      	str	r2, [r3, #48]	; 0x30
 8005a18:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a1a:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8005a1e:	9204      	str	r2, [sp, #16]
 8005a20:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 8005a22:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a24:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005a28:	631a      	str	r2, [r3, #48]	; 0x30
 8005a2a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a2c:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 8005a30:	9205      	str	r2, [sp, #20]
 8005a32:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005a34:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a36:	f042 0208 	orr.w	r2, r2, #8
 8005a3a:	631a      	str	r2, [r3, #48]	; 0x30
 8005a3c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a3e:	f002 0208 	and.w	r2, r2, #8
 8005a42:	9206      	str	r2, [sp, #24]
 8005a44:	9a06      	ldr	r2, [sp, #24]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8005a46:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a48:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005a4c:	631a      	str	r2, [r3, #48]	; 0x30
 8005a4e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a50:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8005a54:	9207      	str	r2, [sp, #28]
 8005a56:	9a07      	ldr	r2, [sp, #28]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8005a58:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a5a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a5e:	631a      	str	r2, [r3, #48]	; 0x30
 8005a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a62:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005a66:	9308      	str	r3, [sp, #32]
 8005a68:	9b08      	ldr	r3, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8005a6a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8005a6e:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005a70:	2502      	movs	r5, #2
 8005a72:	950a      	str	r5, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8005a74:	260e      	movs	r6, #14
 8005a76:	960d      	str	r6, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005a78:	a909      	add	r1, sp, #36	; 0x24
 8005a7a:	4833      	ldr	r0, [pc, #204]	; (8005b48 <HAL_LTDC_MspInit+0x1a0>)
 8005a7c:	f7fc feec 	bl	8002858 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_6;
 8005a80:	f44f 6304 	mov.w	r3, #2112	; 0x840
 8005a84:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005a86:	950a      	str	r5, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a88:	2400      	movs	r4, #0
 8005a8a:	940b      	str	r4, [sp, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005a8c:	940c      	str	r4, [sp, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8005a8e:	960d      	str	r6, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8005a90:	4f2e      	ldr	r7, [pc, #184]	; (8005b4c <HAL_LTDC_MspInit+0x1a4>)
 8005a92:	a909      	add	r1, sp, #36	; 0x24
 8005a94:	4638      	mov	r0, r7
 8005a96:	f7fc fedf 	bl	8002858 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11;
 8005a9a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8005a9e:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005aa0:	950a      	str	r5, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005aa2:	940b      	str	r4, [sp, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005aa4:	940c      	str	r4, [sp, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8005aa6:	960d      	str	r6, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005aa8:	a909      	add	r1, sp, #36	; 0x24
 8005aaa:	4829      	ldr	r0, [pc, #164]	; (8005b50 <HAL_LTDC_MspInit+0x1a8>)
 8005aac:	f7fc fed4 	bl	8002858 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_10|GPIO_PIN_9 
 8005ab0:	f244 6330 	movw	r3, #17968	; 0x4630
 8005ab4:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ab6:	950a      	str	r5, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ab8:	940b      	str	r4, [sp, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005aba:	940c      	str	r4, [sp, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8005abc:	960d      	str	r6, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8005abe:	a909      	add	r1, sp, #36	; 0x24
 8005ac0:	4824      	ldr	r0, [pc, #144]	; (8005b54 <HAL_LTDC_MspInit+0x1ac>)
 8005ac2:	f7fc fec9 	bl	8002858 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_1|GPIO_PIN_0;
 8005ac6:	2383      	movs	r3, #131	; 0x83
 8005ac8:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005aca:	950a      	str	r5, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005acc:	940b      	str	r4, [sp, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005ace:	940c      	str	r4, [sp, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8005ad0:	960d      	str	r6, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8005ad2:	a909      	add	r1, sp, #36	; 0x24
 8005ad4:	4820      	ldr	r0, [pc, #128]	; (8005b58 <HAL_LTDC_MspInit+0x1b0>)
 8005ad6:	f7fc febf 	bl	8002858 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8005ada:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005ade:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ae0:	950a      	str	r5, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ae2:	940b      	str	r4, [sp, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005ae4:	940c      	str	r4, [sp, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8005ae6:	2309      	movs	r3, #9
 8005ae8:	930d      	str	r3, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8005aea:	a909      	add	r1, sp, #36	; 0x24
 8005aec:	4638      	mov	r0, r7
 8005aee:	f7fc feb3 	bl	8002858 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8005af2:	2308      	movs	r3, #8
 8005af4:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005af6:	950a      	str	r5, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005af8:	940b      	str	r4, [sp, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005afa:	940c      	str	r4, [sp, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8005afc:	960d      	str	r6, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005afe:	a909      	add	r1, sp, #36	; 0x24
 8005b00:	4816      	ldr	r0, [pc, #88]	; (8005b5c <HAL_LTDC_MspInit+0x1b4>)
 8005b02:	f7fc fea9 	bl	8002858 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_13|GPIO_PIN_9;
 8005b06:	f44f 4322 	mov.w	r3, #41472	; 0xa200
 8005b0a:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b0c:	950a      	str	r5, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b0e:	940b      	str	r4, [sp, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b10:	940c      	str	r4, [sp, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8005b12:	960d      	str	r6, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8005b14:	a909      	add	r1, sp, #36	; 0x24
 8005b16:	4812      	ldr	r0, [pc, #72]	; (8005b60 <HAL_LTDC_MspInit+0x1b8>)
 8005b18:	f7fc fe9e 	bl	8002858 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8005b1c:	2320      	movs	r3, #32
 8005b1e:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b20:	950a      	str	r5, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b22:	940b      	str	r4, [sp, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b24:	940c      	str	r4, [sp, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8005b26:	960d      	str	r6, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8005b28:	a909      	add	r1, sp, #36	; 0x24
 8005b2a:	480e      	ldr	r0, [pc, #56]	; (8005b64 <HAL_LTDC_MspInit+0x1bc>)
 8005b2c:	f7fc fe94 	bl	8002858 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(LTDC_IRQn, 0, 0);
 8005b30:	4622      	mov	r2, r4
 8005b32:	4621      	mov	r1, r4
 8005b34:	2058      	movs	r0, #88	; 0x58
 8005b36:	f7fc fb67 	bl	8002208 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8005b3a:	2058      	movs	r0, #88	; 0x58
 8005b3c:	f7fc fb96 	bl	800226c <HAL_NVIC_EnableIRQ>
}
 8005b40:	e73e      	b.n	80059c0 <HAL_LTDC_MspInit+0x18>
 8005b42:	bf00      	nop
 8005b44:	40016800 	.word	0x40016800
 8005b48:	40020400 	.word	0x40020400
 8005b4c:	40021800 	.word	0x40021800
 8005b50:	40020000 	.word	0x40020000
 8005b54:	40022000 	.word	0x40022000
 8005b58:	40022800 	.word	0x40022800
 8005b5c:	40020c00 	.word	0x40020c00
 8005b60:	40021c00 	.word	0x40021c00
 8005b64:	40022400 	.word	0x40022400

08005b68 <HAL_SPI_MspInit>:
{
 8005b68:	b570      	push	{r4, r5, r6, lr}
 8005b6a:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	9303      	str	r3, [sp, #12]
 8005b70:	9304      	str	r3, [sp, #16]
 8005b72:	9305      	str	r3, [sp, #20]
 8005b74:	9306      	str	r3, [sp, #24]
 8005b76:	9307      	str	r3, [sp, #28]
  if(hspi->Instance==SPI2)
 8005b78:	6802      	ldr	r2, [r0, #0]
 8005b7a:	4b21      	ldr	r3, [pc, #132]	; (8005c00 <HAL_SPI_MspInit+0x98>)
 8005b7c:	429a      	cmp	r2, r3
 8005b7e:	d001      	beq.n	8005b84 <HAL_SPI_MspInit+0x1c>
}
 8005b80:	b008      	add	sp, #32
 8005b82:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_SPI2_CLK_ENABLE();
 8005b84:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8005b88:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005b8a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005b8e:	641a      	str	r2, [r3, #64]	; 0x40
 8005b90:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005b92:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8005b96:	9200      	str	r2, [sp, #0]
 8005b98:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8005b9a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005b9c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005ba0:	631a      	str	r2, [r3, #48]	; 0x30
 8005ba2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005ba4:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8005ba8:	9201      	str	r2, [sp, #4]
 8005baa:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005bac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005bae:	f042 0202 	orr.w	r2, r2, #2
 8005bb2:	631a      	str	r2, [r3, #48]	; 0x30
 8005bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bb6:	f003 0302 	and.w	r3, r3, #2
 8005bba:	9302      	str	r3, [sp, #8]
 8005bbc:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8005bbe:	2402      	movs	r4, #2
 8005bc0:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005bc2:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005bc4:	2603      	movs	r6, #3
 8005bc6:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8005bc8:	2505      	movs	r5, #5
 8005bca:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8005bcc:	a903      	add	r1, sp, #12
 8005bce:	480d      	ldr	r0, [pc, #52]	; (8005c04 <HAL_SPI_MspInit+0x9c>)
 8005bd0:	f7fc fe42 	bl	8002858 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8005bd4:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8005bd8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005bda:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005bdc:	2400      	movs	r4, #0
 8005bde:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005be0:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8005be2:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005be4:	a903      	add	r1, sp, #12
 8005be6:	4808      	ldr	r0, [pc, #32]	; (8005c08 <HAL_SPI_MspInit+0xa0>)
 8005be8:	f7fc fe36 	bl	8002858 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8005bec:	4622      	mov	r2, r4
 8005bee:	4621      	mov	r1, r4
 8005bf0:	2024      	movs	r0, #36	; 0x24
 8005bf2:	f7fc fb09 	bl	8002208 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8005bf6:	2024      	movs	r0, #36	; 0x24
 8005bf8:	f7fc fb38 	bl	800226c <HAL_NVIC_EnableIRQ>
}
 8005bfc:	e7c0      	b.n	8005b80 <HAL_SPI_MspInit+0x18>
 8005bfe:	bf00      	nop
 8005c00:	40003800 	.word	0x40003800
 8005c04:	40022000 	.word	0x40022000
 8005c08:	40020400 	.word	0x40020400

08005c0c <HAL_TIM_Base_MspInit>:
  if(htim_base->Instance==TIM1)
 8005c0c:	6802      	ldr	r2, [r0, #0]
 8005c0e:	4b09      	ldr	r3, [pc, #36]	; (8005c34 <HAL_TIM_Base_MspInit+0x28>)
 8005c10:	429a      	cmp	r2, r3
 8005c12:	d000      	beq.n	8005c16 <HAL_TIM_Base_MspInit+0xa>
 8005c14:	4770      	bx	lr
{
 8005c16:	b082      	sub	sp, #8
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005c18:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
 8005c1c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005c1e:	f042 0201 	orr.w	r2, r2, #1
 8005c22:	645a      	str	r2, [r3, #68]	; 0x44
 8005c24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c26:	f003 0301 	and.w	r3, r3, #1
 8005c2a:	9301      	str	r3, [sp, #4]
 8005c2c:	9b01      	ldr	r3, [sp, #4]
}
 8005c2e:	b002      	add	sp, #8
 8005c30:	4770      	bx	lr
 8005c32:	bf00      	nop
 8005c34:	40010000 	.word	0x40010000

08005c38 <HAL_UART_MspInit>:
{
 8005c38:	b570      	push	{r4, r5, r6, lr}
 8005c3a:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	9303      	str	r3, [sp, #12]
 8005c40:	9304      	str	r3, [sp, #16]
 8005c42:	9305      	str	r3, [sp, #20]
 8005c44:	9306      	str	r3, [sp, #24]
 8005c46:	9307      	str	r3, [sp, #28]
  if(huart->Instance==USART1)
 8005c48:	6802      	ldr	r2, [r0, #0]
 8005c4a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005c4e:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
 8005c52:	429a      	cmp	r2, r3
 8005c54:	d001      	beq.n	8005c5a <HAL_UART_MspInit+0x22>
}
 8005c56:	b008      	add	sp, #32
 8005c58:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 8005c5a:	f503 3394 	add.w	r3, r3, #75776	; 0x12800
 8005c5e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005c60:	f042 0210 	orr.w	r2, r2, #16
 8005c64:	645a      	str	r2, [r3, #68]	; 0x44
 8005c66:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005c68:	f002 0210 	and.w	r2, r2, #16
 8005c6c:	9200      	str	r2, [sp, #0]
 8005c6e:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005c70:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005c72:	f042 0202 	orr.w	r2, r2, #2
 8005c76:	631a      	str	r2, [r3, #48]	; 0x30
 8005c78:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005c7a:	f002 0202 	and.w	r2, r2, #2
 8005c7e:	9201      	str	r2, [sp, #4]
 8005c80:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005c82:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005c84:	f042 0201 	orr.w	r2, r2, #1
 8005c88:	631a      	str	r2, [r3, #48]	; 0x30
 8005c8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c8c:	f003 0301 	and.w	r3, r3, #1
 8005c90:	9302      	str	r3, [sp, #8]
 8005c92:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8005c94:	2380      	movs	r3, #128	; 0x80
 8005c96:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c98:	2602      	movs	r6, #2
 8005c9a:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005c9c:	2503      	movs	r5, #3
 8005c9e:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005ca0:	2407      	movs	r4, #7
 8005ca2:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005ca4:	a903      	add	r1, sp, #12
 8005ca6:	4808      	ldr	r0, [pc, #32]	; (8005cc8 <HAL_UART_MspInit+0x90>)
 8005ca8:	f7fc fdd6 	bl	8002858 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005cac:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005cb0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005cb2:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005cb8:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005cba:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005cbc:	a903      	add	r1, sp, #12
 8005cbe:	4803      	ldr	r0, [pc, #12]	; (8005ccc <HAL_UART_MspInit+0x94>)
 8005cc0:	f7fc fdca 	bl	8002858 <HAL_GPIO_Init>
}
 8005cc4:	e7c7      	b.n	8005c56 <HAL_UART_MspInit+0x1e>
 8005cc6:	bf00      	nop
 8005cc8:	40020400 	.word	0x40020400
 8005ccc:	40020000 	.word	0x40020000

08005cd0 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8005cd0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8005cd2:	f7ff fd53 	bl	800577c <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8005cd6:	bd08      	pop	{r3, pc}

08005cd8 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8005cd8:	4770      	bx	lr

08005cda <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005cda:	e7fe      	b.n	8005cda <HardFault_Handler>

08005cdc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005cdc:	e7fe      	b.n	8005cdc <MemManage_Handler>

08005cde <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005cde:	e7fe      	b.n	8005cde <BusFault_Handler>

08005ce0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005ce0:	e7fe      	b.n	8005ce0 <UsageFault_Handler>

08005ce2 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005ce2:	4770      	bx	lr

08005ce4 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005ce4:	4770      	bx	lr

08005ce6 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005ce6:	4770      	bx	lr

08005ce8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005ce8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005cea:	f7fb ff7f 	bl	8001bec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005cee:	bd08      	pop	{r3, pc}

08005cf0 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8005cf0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8005cf2:	2010      	movs	r0, #16
 8005cf4:	f7fc feae 	bl	8002a54 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8005cf8:	bd08      	pop	{r3, pc}
	...

08005cfc <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8005cfc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 8005cfe:	4802      	ldr	r0, [pc, #8]	; (8005d08 <ADC_IRQHandler+0xc>)
 8005d00:	f7fc f8f3 	bl	8001eea <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8005d04:	bd08      	pop	{r3, pc}
 8005d06:	bf00      	nop
 8005d08:	200004d8 	.word	0x200004d8

08005d0c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8005d0c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8005d0e:	2040      	movs	r0, #64	; 0x40
 8005d10:	f7fc fea0 	bl	8002a54 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8005d14:	2080      	movs	r0, #128	; 0x80
 8005d16:	f7fc fe9d 	bl	8002a54 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8005d1a:	bd08      	pop	{r3, pc}

08005d1c <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8005d1c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8005d1e:	4802      	ldr	r0, [pc, #8]	; (8005d28 <SPI2_IRQHandler+0xc>)
 8005d20:	f7fe faec 	bl	80042fc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8005d24:	bd08      	pop	{r3, pc}
 8005d26:	bf00      	nop
 8005d28:	200002b4 	.word	0x200002b4

08005d2c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8005d2c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8005d2e:	4802      	ldr	r0, [pc, #8]	; (8005d38 <DMA2_Stream0_IRQHandler+0xc>)
 8005d30:	f7fc fc14 	bl	800255c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8005d34:	bd08      	pop	{r3, pc}
 8005d36:	bf00      	nop
 8005d38:	200003b4 	.word	0x200003b4

08005d3c <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8005d3c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8005d3e:	4802      	ldr	r0, [pc, #8]	; (8005d48 <LTDC_IRQHandler+0xc>)
 8005d40:	f7fc ffdd 	bl	8002cfe <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8005d44:	bd08      	pop	{r3, pc}
 8005d46:	bf00      	nop
 8005d48:	20000430 	.word	0x20000430

08005d4c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8005d4c:	b508      	push	{r3, lr}
 8005d4e:	4603      	mov	r3, r0
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8005d50:	4a0b      	ldr	r2, [pc, #44]	; (8005d80 <_sbrk+0x34>)
 8005d52:	6812      	ldr	r2, [r2, #0]
 8005d54:	b142      	cbz	r2, 8005d68 <_sbrk+0x1c>
		heap_end = &end;

	prev_heap_end = heap_end;
 8005d56:	4a0a      	ldr	r2, [pc, #40]	; (8005d80 <_sbrk+0x34>)
 8005d58:	6810      	ldr	r0, [r2, #0]
	if (heap_end + incr > stack_ptr)
 8005d5a:	4403      	add	r3, r0
 8005d5c:	466a      	mov	r2, sp
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d806      	bhi.n	8005d70 <_sbrk+0x24>
	{
		errno = ENOMEM;
		return (caddr_t) -1;
	}

	heap_end += incr;
 8005d62:	4a07      	ldr	r2, [pc, #28]	; (8005d80 <_sbrk+0x34>)
 8005d64:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
}
 8005d66:	bd08      	pop	{r3, pc}
		heap_end = &end;
 8005d68:	4a05      	ldr	r2, [pc, #20]	; (8005d80 <_sbrk+0x34>)
 8005d6a:	4906      	ldr	r1, [pc, #24]	; (8005d84 <_sbrk+0x38>)
 8005d6c:	6011      	str	r1, [r2, #0]
 8005d6e:	e7f2      	b.n	8005d56 <_sbrk+0xa>
		errno = ENOMEM;
 8005d70:	f000 f85c 	bl	8005e2c <__errno>
 8005d74:	230c      	movs	r3, #12
 8005d76:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8005d78:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005d7c:	e7f3      	b.n	8005d66 <_sbrk+0x1a>
 8005d7e:	bf00      	nop
 8005d80:	200002a8 	.word	0x200002a8
 8005d84:	20000688 	.word	0x20000688

08005d88 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005d88:	b410      	push	{r4}
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005d8a:	4a0f      	ldr	r2, [pc, #60]	; (8005dc8 <SystemInit+0x40>)
 8005d8c:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8005d90:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005d94:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8005d98:	4b0c      	ldr	r3, [pc, #48]	; (8005dcc <SystemInit+0x44>)
 8005d9a:	6819      	ldr	r1, [r3, #0]
 8005d9c:	f041 0101 	orr.w	r1, r1, #1
 8005da0:	6019      	str	r1, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8005da2:	2000      	movs	r0, #0
 8005da4:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8005da6:	681c      	ldr	r4, [r3, #0]
 8005da8:	4909      	ldr	r1, [pc, #36]	; (8005dd0 <SystemInit+0x48>)
 8005daa:	4021      	ands	r1, r4
 8005dac:	6019      	str	r1, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8005dae:	4909      	ldr	r1, [pc, #36]	; (8005dd4 <SystemInit+0x4c>)
 8005db0:	6059      	str	r1, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8005db2:	6819      	ldr	r1, [r3, #0]
 8005db4:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 8005db8:	6019      	str	r1, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8005dba:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005dbc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005dc0:	6093      	str	r3, [r2, #8]
#endif
}
 8005dc2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005dc6:	4770      	bx	lr
 8005dc8:	e000ed00 	.word	0xe000ed00
 8005dcc:	40023800 	.word	0x40023800
 8005dd0:	fef6ffff 	.word	0xfef6ffff
 8005dd4:	24003010 	.word	0x24003010

08005dd8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8005dd8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005e10 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8005ddc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8005dde:	e003      	b.n	8005de8 <LoopCopyDataInit>

08005de0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8005de0:	4b0c      	ldr	r3, [pc, #48]	; (8005e14 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8005de2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8005de4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8005de6:	3104      	adds	r1, #4

08005de8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8005de8:	480b      	ldr	r0, [pc, #44]	; (8005e18 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8005dea:	4b0c      	ldr	r3, [pc, #48]	; (8005e1c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8005dec:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8005dee:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8005df0:	d3f6      	bcc.n	8005de0 <CopyDataInit>
  ldr  r2, =_sbss
 8005df2:	4a0b      	ldr	r2, [pc, #44]	; (8005e20 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8005df4:	e002      	b.n	8005dfc <LoopFillZerobss>

08005df6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8005df6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8005df8:	f842 3b04 	str.w	r3, [r2], #4

08005dfc <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005dfc:	4b09      	ldr	r3, [pc, #36]	; (8005e24 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8005dfe:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8005e00:	d3f9      	bcc.n	8005df6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8005e02:	f7ff ffc1 	bl	8005d88 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005e06:	f000 f817 	bl	8005e38 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005e0a:	f7ff fadd 	bl	80053c8 <main>
  bx  lr    
 8005e0e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005e10:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 8005e14:	0800a078 	.word	0x0800a078
  ldr  r0, =_sdata
 8005e18:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8005e1c:	200001e4 	.word	0x200001e4
  ldr  r2, =_sbss
 8005e20:	200001e4 	.word	0x200001e4
  ldr  r3, = _ebss
 8005e24:	20000684 	.word	0x20000684

08005e28 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005e28:	e7fe      	b.n	8005e28 <CAN1_RX0_IRQHandler>
	...

08005e2c <__errno>:
 8005e2c:	4b01      	ldr	r3, [pc, #4]	; (8005e34 <__errno+0x8>)
 8005e2e:	6818      	ldr	r0, [r3, #0]
 8005e30:	4770      	bx	lr
 8005e32:	bf00      	nop
 8005e34:	20000014 	.word	0x20000014

08005e38 <__libc_init_array>:
 8005e38:	b570      	push	{r4, r5, r6, lr}
 8005e3a:	4e0d      	ldr	r6, [pc, #52]	; (8005e70 <__libc_init_array+0x38>)
 8005e3c:	4c0d      	ldr	r4, [pc, #52]	; (8005e74 <__libc_init_array+0x3c>)
 8005e3e:	1ba4      	subs	r4, r4, r6
 8005e40:	10a4      	asrs	r4, r4, #2
 8005e42:	2500      	movs	r5, #0
 8005e44:	42a5      	cmp	r5, r4
 8005e46:	d109      	bne.n	8005e5c <__libc_init_array+0x24>
 8005e48:	4e0b      	ldr	r6, [pc, #44]	; (8005e78 <__libc_init_array+0x40>)
 8005e4a:	4c0c      	ldr	r4, [pc, #48]	; (8005e7c <__libc_init_array+0x44>)
 8005e4c:	f003 fd58 	bl	8009900 <_init>
 8005e50:	1ba4      	subs	r4, r4, r6
 8005e52:	10a4      	asrs	r4, r4, #2
 8005e54:	2500      	movs	r5, #0
 8005e56:	42a5      	cmp	r5, r4
 8005e58:	d105      	bne.n	8005e66 <__libc_init_array+0x2e>
 8005e5a:	bd70      	pop	{r4, r5, r6, pc}
 8005e5c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005e60:	4798      	blx	r3
 8005e62:	3501      	adds	r5, #1
 8005e64:	e7ee      	b.n	8005e44 <__libc_init_array+0xc>
 8005e66:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005e6a:	4798      	blx	r3
 8005e6c:	3501      	adds	r5, #1
 8005e6e:	e7f2      	b.n	8005e56 <__libc_init_array+0x1e>
 8005e70:	0800a070 	.word	0x0800a070
 8005e74:	0800a070 	.word	0x0800a070
 8005e78:	0800a070 	.word	0x0800a070
 8005e7c:	0800a074 	.word	0x0800a074

08005e80 <memcpy>:
 8005e80:	b510      	push	{r4, lr}
 8005e82:	1e43      	subs	r3, r0, #1
 8005e84:	440a      	add	r2, r1
 8005e86:	4291      	cmp	r1, r2
 8005e88:	d100      	bne.n	8005e8c <memcpy+0xc>
 8005e8a:	bd10      	pop	{r4, pc}
 8005e8c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005e90:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005e94:	e7f7      	b.n	8005e86 <memcpy+0x6>

08005e96 <memset>:
 8005e96:	4402      	add	r2, r0
 8005e98:	4603      	mov	r3, r0
 8005e9a:	4293      	cmp	r3, r2
 8005e9c:	d100      	bne.n	8005ea0 <memset+0xa>
 8005e9e:	4770      	bx	lr
 8005ea0:	f803 1b01 	strb.w	r1, [r3], #1
 8005ea4:	e7f9      	b.n	8005e9a <memset+0x4>

08005ea6 <__cvt>:
 8005ea6:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005eaa:	ec55 4b10 	vmov	r4, r5, d0
 8005eae:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8005eb0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005eb4:	2d00      	cmp	r5, #0
 8005eb6:	460e      	mov	r6, r1
 8005eb8:	4691      	mov	r9, r2
 8005eba:	4619      	mov	r1, r3
 8005ebc:	bfb8      	it	lt
 8005ebe:	4622      	movlt	r2, r4
 8005ec0:	462b      	mov	r3, r5
 8005ec2:	f027 0720 	bic.w	r7, r7, #32
 8005ec6:	bfbb      	ittet	lt
 8005ec8:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005ecc:	461d      	movlt	r5, r3
 8005ece:	2300      	movge	r3, #0
 8005ed0:	232d      	movlt	r3, #45	; 0x2d
 8005ed2:	bfb8      	it	lt
 8005ed4:	4614      	movlt	r4, r2
 8005ed6:	2f46      	cmp	r7, #70	; 0x46
 8005ed8:	700b      	strb	r3, [r1, #0]
 8005eda:	d004      	beq.n	8005ee6 <__cvt+0x40>
 8005edc:	2f45      	cmp	r7, #69	; 0x45
 8005ede:	d100      	bne.n	8005ee2 <__cvt+0x3c>
 8005ee0:	3601      	adds	r6, #1
 8005ee2:	2102      	movs	r1, #2
 8005ee4:	e000      	b.n	8005ee8 <__cvt+0x42>
 8005ee6:	2103      	movs	r1, #3
 8005ee8:	ab03      	add	r3, sp, #12
 8005eea:	9301      	str	r3, [sp, #4]
 8005eec:	ab02      	add	r3, sp, #8
 8005eee:	9300      	str	r3, [sp, #0]
 8005ef0:	4632      	mov	r2, r6
 8005ef2:	4653      	mov	r3, sl
 8005ef4:	ec45 4b10 	vmov	d0, r4, r5
 8005ef8:	f001 fd76 	bl	80079e8 <_dtoa_r>
 8005efc:	2f47      	cmp	r7, #71	; 0x47
 8005efe:	4680      	mov	r8, r0
 8005f00:	d102      	bne.n	8005f08 <__cvt+0x62>
 8005f02:	f019 0f01 	tst.w	r9, #1
 8005f06:	d026      	beq.n	8005f56 <__cvt+0xb0>
 8005f08:	2f46      	cmp	r7, #70	; 0x46
 8005f0a:	eb08 0906 	add.w	r9, r8, r6
 8005f0e:	d111      	bne.n	8005f34 <__cvt+0x8e>
 8005f10:	f898 3000 	ldrb.w	r3, [r8]
 8005f14:	2b30      	cmp	r3, #48	; 0x30
 8005f16:	d10a      	bne.n	8005f2e <__cvt+0x88>
 8005f18:	2200      	movs	r2, #0
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	4620      	mov	r0, r4
 8005f1e:	4629      	mov	r1, r5
 8005f20:	f7fa fdf2 	bl	8000b08 <__aeabi_dcmpeq>
 8005f24:	b918      	cbnz	r0, 8005f2e <__cvt+0x88>
 8005f26:	f1c6 0601 	rsb	r6, r6, #1
 8005f2a:	f8ca 6000 	str.w	r6, [sl]
 8005f2e:	f8da 3000 	ldr.w	r3, [sl]
 8005f32:	4499      	add	r9, r3
 8005f34:	2200      	movs	r2, #0
 8005f36:	2300      	movs	r3, #0
 8005f38:	4620      	mov	r0, r4
 8005f3a:	4629      	mov	r1, r5
 8005f3c:	f7fa fde4 	bl	8000b08 <__aeabi_dcmpeq>
 8005f40:	b938      	cbnz	r0, 8005f52 <__cvt+0xac>
 8005f42:	2230      	movs	r2, #48	; 0x30
 8005f44:	9b03      	ldr	r3, [sp, #12]
 8005f46:	454b      	cmp	r3, r9
 8005f48:	d205      	bcs.n	8005f56 <__cvt+0xb0>
 8005f4a:	1c59      	adds	r1, r3, #1
 8005f4c:	9103      	str	r1, [sp, #12]
 8005f4e:	701a      	strb	r2, [r3, #0]
 8005f50:	e7f8      	b.n	8005f44 <__cvt+0x9e>
 8005f52:	f8cd 900c 	str.w	r9, [sp, #12]
 8005f56:	9b03      	ldr	r3, [sp, #12]
 8005f58:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005f5a:	eba3 0308 	sub.w	r3, r3, r8
 8005f5e:	4640      	mov	r0, r8
 8005f60:	6013      	str	r3, [r2, #0]
 8005f62:	b004      	add	sp, #16
 8005f64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08005f68 <__exponent>:
 8005f68:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005f6a:	2900      	cmp	r1, #0
 8005f6c:	4604      	mov	r4, r0
 8005f6e:	bfba      	itte	lt
 8005f70:	4249      	neglt	r1, r1
 8005f72:	232d      	movlt	r3, #45	; 0x2d
 8005f74:	232b      	movge	r3, #43	; 0x2b
 8005f76:	2909      	cmp	r1, #9
 8005f78:	f804 2b02 	strb.w	r2, [r4], #2
 8005f7c:	7043      	strb	r3, [r0, #1]
 8005f7e:	dd20      	ble.n	8005fc2 <__exponent+0x5a>
 8005f80:	f10d 0307 	add.w	r3, sp, #7
 8005f84:	461f      	mov	r7, r3
 8005f86:	260a      	movs	r6, #10
 8005f88:	fb91 f5f6 	sdiv	r5, r1, r6
 8005f8c:	fb06 1115 	mls	r1, r6, r5, r1
 8005f90:	3130      	adds	r1, #48	; 0x30
 8005f92:	2d09      	cmp	r5, #9
 8005f94:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005f98:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 8005f9c:	4629      	mov	r1, r5
 8005f9e:	dc09      	bgt.n	8005fb4 <__exponent+0x4c>
 8005fa0:	3130      	adds	r1, #48	; 0x30
 8005fa2:	3b02      	subs	r3, #2
 8005fa4:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005fa8:	42bb      	cmp	r3, r7
 8005faa:	4622      	mov	r2, r4
 8005fac:	d304      	bcc.n	8005fb8 <__exponent+0x50>
 8005fae:	1a10      	subs	r0, r2, r0
 8005fb0:	b003      	add	sp, #12
 8005fb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005fb4:	4613      	mov	r3, r2
 8005fb6:	e7e7      	b.n	8005f88 <__exponent+0x20>
 8005fb8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005fbc:	f804 2b01 	strb.w	r2, [r4], #1
 8005fc0:	e7f2      	b.n	8005fa8 <__exponent+0x40>
 8005fc2:	2330      	movs	r3, #48	; 0x30
 8005fc4:	4419      	add	r1, r3
 8005fc6:	7083      	strb	r3, [r0, #2]
 8005fc8:	1d02      	adds	r2, r0, #4
 8005fca:	70c1      	strb	r1, [r0, #3]
 8005fcc:	e7ef      	b.n	8005fae <__exponent+0x46>
	...

08005fd0 <_printf_float>:
 8005fd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fd4:	b08d      	sub	sp, #52	; 0x34
 8005fd6:	460c      	mov	r4, r1
 8005fd8:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8005fdc:	4616      	mov	r6, r2
 8005fde:	461f      	mov	r7, r3
 8005fe0:	4605      	mov	r5, r0
 8005fe2:	f002 fde5 	bl	8008bb0 <_localeconv_r>
 8005fe6:	6803      	ldr	r3, [r0, #0]
 8005fe8:	9304      	str	r3, [sp, #16]
 8005fea:	4618      	mov	r0, r3
 8005fec:	f7fa f910 	bl	8000210 <strlen>
 8005ff0:	2300      	movs	r3, #0
 8005ff2:	930a      	str	r3, [sp, #40]	; 0x28
 8005ff4:	f8d8 3000 	ldr.w	r3, [r8]
 8005ff8:	9005      	str	r0, [sp, #20]
 8005ffa:	3307      	adds	r3, #7
 8005ffc:	f023 0307 	bic.w	r3, r3, #7
 8006000:	f103 0208 	add.w	r2, r3, #8
 8006004:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006008:	f8d4 b000 	ldr.w	fp, [r4]
 800600c:	f8c8 2000 	str.w	r2, [r8]
 8006010:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006014:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006018:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800601c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006020:	9307      	str	r3, [sp, #28]
 8006022:	f8cd 8018 	str.w	r8, [sp, #24]
 8006026:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800602a:	4ba7      	ldr	r3, [pc, #668]	; (80062c8 <_printf_float+0x2f8>)
 800602c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006030:	f7fa fd9c 	bl	8000b6c <__aeabi_dcmpun>
 8006034:	bb70      	cbnz	r0, 8006094 <_printf_float+0xc4>
 8006036:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800603a:	4ba3      	ldr	r3, [pc, #652]	; (80062c8 <_printf_float+0x2f8>)
 800603c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006040:	f7fa fd76 	bl	8000b30 <__aeabi_dcmple>
 8006044:	bb30      	cbnz	r0, 8006094 <_printf_float+0xc4>
 8006046:	2200      	movs	r2, #0
 8006048:	2300      	movs	r3, #0
 800604a:	4640      	mov	r0, r8
 800604c:	4649      	mov	r1, r9
 800604e:	f7fa fd65 	bl	8000b1c <__aeabi_dcmplt>
 8006052:	b110      	cbz	r0, 800605a <_printf_float+0x8a>
 8006054:	232d      	movs	r3, #45	; 0x2d
 8006056:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800605a:	4a9c      	ldr	r2, [pc, #624]	; (80062cc <_printf_float+0x2fc>)
 800605c:	4b9c      	ldr	r3, [pc, #624]	; (80062d0 <_printf_float+0x300>)
 800605e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8006062:	bf8c      	ite	hi
 8006064:	4690      	movhi	r8, r2
 8006066:	4698      	movls	r8, r3
 8006068:	2303      	movs	r3, #3
 800606a:	f02b 0204 	bic.w	r2, fp, #4
 800606e:	6123      	str	r3, [r4, #16]
 8006070:	6022      	str	r2, [r4, #0]
 8006072:	f04f 0900 	mov.w	r9, #0
 8006076:	9700      	str	r7, [sp, #0]
 8006078:	4633      	mov	r3, r6
 800607a:	aa0b      	add	r2, sp, #44	; 0x2c
 800607c:	4621      	mov	r1, r4
 800607e:	4628      	mov	r0, r5
 8006080:	f000 f9e6 	bl	8006450 <_printf_common>
 8006084:	3001      	adds	r0, #1
 8006086:	f040 808d 	bne.w	80061a4 <_printf_float+0x1d4>
 800608a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800608e:	b00d      	add	sp, #52	; 0x34
 8006090:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006094:	4642      	mov	r2, r8
 8006096:	464b      	mov	r3, r9
 8006098:	4640      	mov	r0, r8
 800609a:	4649      	mov	r1, r9
 800609c:	f7fa fd66 	bl	8000b6c <__aeabi_dcmpun>
 80060a0:	b110      	cbz	r0, 80060a8 <_printf_float+0xd8>
 80060a2:	4a8c      	ldr	r2, [pc, #560]	; (80062d4 <_printf_float+0x304>)
 80060a4:	4b8c      	ldr	r3, [pc, #560]	; (80062d8 <_printf_float+0x308>)
 80060a6:	e7da      	b.n	800605e <_printf_float+0x8e>
 80060a8:	6861      	ldr	r1, [r4, #4]
 80060aa:	1c4b      	adds	r3, r1, #1
 80060ac:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80060b0:	a80a      	add	r0, sp, #40	; 0x28
 80060b2:	d13e      	bne.n	8006132 <_printf_float+0x162>
 80060b4:	2306      	movs	r3, #6
 80060b6:	6063      	str	r3, [r4, #4]
 80060b8:	2300      	movs	r3, #0
 80060ba:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80060be:	ab09      	add	r3, sp, #36	; 0x24
 80060c0:	9300      	str	r3, [sp, #0]
 80060c2:	ec49 8b10 	vmov	d0, r8, r9
 80060c6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80060ca:	6022      	str	r2, [r4, #0]
 80060cc:	f8cd a004 	str.w	sl, [sp, #4]
 80060d0:	6861      	ldr	r1, [r4, #4]
 80060d2:	4628      	mov	r0, r5
 80060d4:	f7ff fee7 	bl	8005ea6 <__cvt>
 80060d8:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80060dc:	2b47      	cmp	r3, #71	; 0x47
 80060de:	4680      	mov	r8, r0
 80060e0:	d109      	bne.n	80060f6 <_printf_float+0x126>
 80060e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80060e4:	1cd8      	adds	r0, r3, #3
 80060e6:	db02      	blt.n	80060ee <_printf_float+0x11e>
 80060e8:	6862      	ldr	r2, [r4, #4]
 80060ea:	4293      	cmp	r3, r2
 80060ec:	dd47      	ble.n	800617e <_printf_float+0x1ae>
 80060ee:	f1aa 0a02 	sub.w	sl, sl, #2
 80060f2:	fa5f fa8a 	uxtb.w	sl, sl
 80060f6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80060fa:	9909      	ldr	r1, [sp, #36]	; 0x24
 80060fc:	d824      	bhi.n	8006148 <_printf_float+0x178>
 80060fe:	3901      	subs	r1, #1
 8006100:	4652      	mov	r2, sl
 8006102:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006106:	9109      	str	r1, [sp, #36]	; 0x24
 8006108:	f7ff ff2e 	bl	8005f68 <__exponent>
 800610c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800610e:	1813      	adds	r3, r2, r0
 8006110:	2a01      	cmp	r2, #1
 8006112:	4681      	mov	r9, r0
 8006114:	6123      	str	r3, [r4, #16]
 8006116:	dc02      	bgt.n	800611e <_printf_float+0x14e>
 8006118:	6822      	ldr	r2, [r4, #0]
 800611a:	07d1      	lsls	r1, r2, #31
 800611c:	d501      	bpl.n	8006122 <_printf_float+0x152>
 800611e:	3301      	adds	r3, #1
 8006120:	6123      	str	r3, [r4, #16]
 8006122:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006126:	2b00      	cmp	r3, #0
 8006128:	d0a5      	beq.n	8006076 <_printf_float+0xa6>
 800612a:	232d      	movs	r3, #45	; 0x2d
 800612c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006130:	e7a1      	b.n	8006076 <_printf_float+0xa6>
 8006132:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8006136:	f000 8177 	beq.w	8006428 <_printf_float+0x458>
 800613a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800613e:	d1bb      	bne.n	80060b8 <_printf_float+0xe8>
 8006140:	2900      	cmp	r1, #0
 8006142:	d1b9      	bne.n	80060b8 <_printf_float+0xe8>
 8006144:	2301      	movs	r3, #1
 8006146:	e7b6      	b.n	80060b6 <_printf_float+0xe6>
 8006148:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800614c:	d119      	bne.n	8006182 <_printf_float+0x1b2>
 800614e:	2900      	cmp	r1, #0
 8006150:	6863      	ldr	r3, [r4, #4]
 8006152:	dd0c      	ble.n	800616e <_printf_float+0x19e>
 8006154:	6121      	str	r1, [r4, #16]
 8006156:	b913      	cbnz	r3, 800615e <_printf_float+0x18e>
 8006158:	6822      	ldr	r2, [r4, #0]
 800615a:	07d2      	lsls	r2, r2, #31
 800615c:	d502      	bpl.n	8006164 <_printf_float+0x194>
 800615e:	3301      	adds	r3, #1
 8006160:	440b      	add	r3, r1
 8006162:	6123      	str	r3, [r4, #16]
 8006164:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006166:	65a3      	str	r3, [r4, #88]	; 0x58
 8006168:	f04f 0900 	mov.w	r9, #0
 800616c:	e7d9      	b.n	8006122 <_printf_float+0x152>
 800616e:	b913      	cbnz	r3, 8006176 <_printf_float+0x1a6>
 8006170:	6822      	ldr	r2, [r4, #0]
 8006172:	07d0      	lsls	r0, r2, #31
 8006174:	d501      	bpl.n	800617a <_printf_float+0x1aa>
 8006176:	3302      	adds	r3, #2
 8006178:	e7f3      	b.n	8006162 <_printf_float+0x192>
 800617a:	2301      	movs	r3, #1
 800617c:	e7f1      	b.n	8006162 <_printf_float+0x192>
 800617e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8006182:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006186:	4293      	cmp	r3, r2
 8006188:	db05      	blt.n	8006196 <_printf_float+0x1c6>
 800618a:	6822      	ldr	r2, [r4, #0]
 800618c:	6123      	str	r3, [r4, #16]
 800618e:	07d1      	lsls	r1, r2, #31
 8006190:	d5e8      	bpl.n	8006164 <_printf_float+0x194>
 8006192:	3301      	adds	r3, #1
 8006194:	e7e5      	b.n	8006162 <_printf_float+0x192>
 8006196:	2b00      	cmp	r3, #0
 8006198:	bfd4      	ite	le
 800619a:	f1c3 0302 	rsble	r3, r3, #2
 800619e:	2301      	movgt	r3, #1
 80061a0:	4413      	add	r3, r2
 80061a2:	e7de      	b.n	8006162 <_printf_float+0x192>
 80061a4:	6823      	ldr	r3, [r4, #0]
 80061a6:	055a      	lsls	r2, r3, #21
 80061a8:	d407      	bmi.n	80061ba <_printf_float+0x1ea>
 80061aa:	6923      	ldr	r3, [r4, #16]
 80061ac:	4642      	mov	r2, r8
 80061ae:	4631      	mov	r1, r6
 80061b0:	4628      	mov	r0, r5
 80061b2:	47b8      	blx	r7
 80061b4:	3001      	adds	r0, #1
 80061b6:	d12b      	bne.n	8006210 <_printf_float+0x240>
 80061b8:	e767      	b.n	800608a <_printf_float+0xba>
 80061ba:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80061be:	f240 80dc 	bls.w	800637a <_printf_float+0x3aa>
 80061c2:	2200      	movs	r2, #0
 80061c4:	2300      	movs	r3, #0
 80061c6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80061ca:	f7fa fc9d 	bl	8000b08 <__aeabi_dcmpeq>
 80061ce:	2800      	cmp	r0, #0
 80061d0:	d033      	beq.n	800623a <_printf_float+0x26a>
 80061d2:	2301      	movs	r3, #1
 80061d4:	4a41      	ldr	r2, [pc, #260]	; (80062dc <_printf_float+0x30c>)
 80061d6:	4631      	mov	r1, r6
 80061d8:	4628      	mov	r0, r5
 80061da:	47b8      	blx	r7
 80061dc:	3001      	adds	r0, #1
 80061de:	f43f af54 	beq.w	800608a <_printf_float+0xba>
 80061e2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80061e6:	429a      	cmp	r2, r3
 80061e8:	db02      	blt.n	80061f0 <_printf_float+0x220>
 80061ea:	6823      	ldr	r3, [r4, #0]
 80061ec:	07d8      	lsls	r0, r3, #31
 80061ee:	d50f      	bpl.n	8006210 <_printf_float+0x240>
 80061f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80061f4:	4631      	mov	r1, r6
 80061f6:	4628      	mov	r0, r5
 80061f8:	47b8      	blx	r7
 80061fa:	3001      	adds	r0, #1
 80061fc:	f43f af45 	beq.w	800608a <_printf_float+0xba>
 8006200:	f04f 0800 	mov.w	r8, #0
 8006204:	f104 091a 	add.w	r9, r4, #26
 8006208:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800620a:	3b01      	subs	r3, #1
 800620c:	4543      	cmp	r3, r8
 800620e:	dc09      	bgt.n	8006224 <_printf_float+0x254>
 8006210:	6823      	ldr	r3, [r4, #0]
 8006212:	079b      	lsls	r3, r3, #30
 8006214:	f100 8103 	bmi.w	800641e <_printf_float+0x44e>
 8006218:	68e0      	ldr	r0, [r4, #12]
 800621a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800621c:	4298      	cmp	r0, r3
 800621e:	bfb8      	it	lt
 8006220:	4618      	movlt	r0, r3
 8006222:	e734      	b.n	800608e <_printf_float+0xbe>
 8006224:	2301      	movs	r3, #1
 8006226:	464a      	mov	r2, r9
 8006228:	4631      	mov	r1, r6
 800622a:	4628      	mov	r0, r5
 800622c:	47b8      	blx	r7
 800622e:	3001      	adds	r0, #1
 8006230:	f43f af2b 	beq.w	800608a <_printf_float+0xba>
 8006234:	f108 0801 	add.w	r8, r8, #1
 8006238:	e7e6      	b.n	8006208 <_printf_float+0x238>
 800623a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800623c:	2b00      	cmp	r3, #0
 800623e:	dc2b      	bgt.n	8006298 <_printf_float+0x2c8>
 8006240:	2301      	movs	r3, #1
 8006242:	4a26      	ldr	r2, [pc, #152]	; (80062dc <_printf_float+0x30c>)
 8006244:	4631      	mov	r1, r6
 8006246:	4628      	mov	r0, r5
 8006248:	47b8      	blx	r7
 800624a:	3001      	adds	r0, #1
 800624c:	f43f af1d 	beq.w	800608a <_printf_float+0xba>
 8006250:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006252:	b923      	cbnz	r3, 800625e <_printf_float+0x28e>
 8006254:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006256:	b913      	cbnz	r3, 800625e <_printf_float+0x28e>
 8006258:	6823      	ldr	r3, [r4, #0]
 800625a:	07d9      	lsls	r1, r3, #31
 800625c:	d5d8      	bpl.n	8006210 <_printf_float+0x240>
 800625e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006262:	4631      	mov	r1, r6
 8006264:	4628      	mov	r0, r5
 8006266:	47b8      	blx	r7
 8006268:	3001      	adds	r0, #1
 800626a:	f43f af0e 	beq.w	800608a <_printf_float+0xba>
 800626e:	f04f 0900 	mov.w	r9, #0
 8006272:	f104 0a1a 	add.w	sl, r4, #26
 8006276:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006278:	425b      	negs	r3, r3
 800627a:	454b      	cmp	r3, r9
 800627c:	dc01      	bgt.n	8006282 <_printf_float+0x2b2>
 800627e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006280:	e794      	b.n	80061ac <_printf_float+0x1dc>
 8006282:	2301      	movs	r3, #1
 8006284:	4652      	mov	r2, sl
 8006286:	4631      	mov	r1, r6
 8006288:	4628      	mov	r0, r5
 800628a:	47b8      	blx	r7
 800628c:	3001      	adds	r0, #1
 800628e:	f43f aefc 	beq.w	800608a <_printf_float+0xba>
 8006292:	f109 0901 	add.w	r9, r9, #1
 8006296:	e7ee      	b.n	8006276 <_printf_float+0x2a6>
 8006298:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800629a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800629c:	429a      	cmp	r2, r3
 800629e:	bfa8      	it	ge
 80062a0:	461a      	movge	r2, r3
 80062a2:	2a00      	cmp	r2, #0
 80062a4:	4691      	mov	r9, r2
 80062a6:	dd07      	ble.n	80062b8 <_printf_float+0x2e8>
 80062a8:	4613      	mov	r3, r2
 80062aa:	4631      	mov	r1, r6
 80062ac:	4642      	mov	r2, r8
 80062ae:	4628      	mov	r0, r5
 80062b0:	47b8      	blx	r7
 80062b2:	3001      	adds	r0, #1
 80062b4:	f43f aee9 	beq.w	800608a <_printf_float+0xba>
 80062b8:	f104 031a 	add.w	r3, r4, #26
 80062bc:	f04f 0b00 	mov.w	fp, #0
 80062c0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80062c4:	9306      	str	r3, [sp, #24]
 80062c6:	e015      	b.n	80062f4 <_printf_float+0x324>
 80062c8:	7fefffff 	.word	0x7fefffff
 80062cc:	08009db4 	.word	0x08009db4
 80062d0:	08009db0 	.word	0x08009db0
 80062d4:	08009dbc 	.word	0x08009dbc
 80062d8:	08009db8 	.word	0x08009db8
 80062dc:	08009dc0 	.word	0x08009dc0
 80062e0:	2301      	movs	r3, #1
 80062e2:	9a06      	ldr	r2, [sp, #24]
 80062e4:	4631      	mov	r1, r6
 80062e6:	4628      	mov	r0, r5
 80062e8:	47b8      	blx	r7
 80062ea:	3001      	adds	r0, #1
 80062ec:	f43f aecd 	beq.w	800608a <_printf_float+0xba>
 80062f0:	f10b 0b01 	add.w	fp, fp, #1
 80062f4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80062f8:	ebaa 0309 	sub.w	r3, sl, r9
 80062fc:	455b      	cmp	r3, fp
 80062fe:	dcef      	bgt.n	80062e0 <_printf_float+0x310>
 8006300:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006304:	429a      	cmp	r2, r3
 8006306:	44d0      	add	r8, sl
 8006308:	db15      	blt.n	8006336 <_printf_float+0x366>
 800630a:	6823      	ldr	r3, [r4, #0]
 800630c:	07da      	lsls	r2, r3, #31
 800630e:	d412      	bmi.n	8006336 <_printf_float+0x366>
 8006310:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006312:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006314:	eba3 020a 	sub.w	r2, r3, sl
 8006318:	eba3 0a01 	sub.w	sl, r3, r1
 800631c:	4592      	cmp	sl, r2
 800631e:	bfa8      	it	ge
 8006320:	4692      	movge	sl, r2
 8006322:	f1ba 0f00 	cmp.w	sl, #0
 8006326:	dc0e      	bgt.n	8006346 <_printf_float+0x376>
 8006328:	f04f 0800 	mov.w	r8, #0
 800632c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006330:	f104 091a 	add.w	r9, r4, #26
 8006334:	e019      	b.n	800636a <_printf_float+0x39a>
 8006336:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800633a:	4631      	mov	r1, r6
 800633c:	4628      	mov	r0, r5
 800633e:	47b8      	blx	r7
 8006340:	3001      	adds	r0, #1
 8006342:	d1e5      	bne.n	8006310 <_printf_float+0x340>
 8006344:	e6a1      	b.n	800608a <_printf_float+0xba>
 8006346:	4653      	mov	r3, sl
 8006348:	4642      	mov	r2, r8
 800634a:	4631      	mov	r1, r6
 800634c:	4628      	mov	r0, r5
 800634e:	47b8      	blx	r7
 8006350:	3001      	adds	r0, #1
 8006352:	d1e9      	bne.n	8006328 <_printf_float+0x358>
 8006354:	e699      	b.n	800608a <_printf_float+0xba>
 8006356:	2301      	movs	r3, #1
 8006358:	464a      	mov	r2, r9
 800635a:	4631      	mov	r1, r6
 800635c:	4628      	mov	r0, r5
 800635e:	47b8      	blx	r7
 8006360:	3001      	adds	r0, #1
 8006362:	f43f ae92 	beq.w	800608a <_printf_float+0xba>
 8006366:	f108 0801 	add.w	r8, r8, #1
 800636a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800636e:	1a9b      	subs	r3, r3, r2
 8006370:	eba3 030a 	sub.w	r3, r3, sl
 8006374:	4543      	cmp	r3, r8
 8006376:	dcee      	bgt.n	8006356 <_printf_float+0x386>
 8006378:	e74a      	b.n	8006210 <_printf_float+0x240>
 800637a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800637c:	2a01      	cmp	r2, #1
 800637e:	dc01      	bgt.n	8006384 <_printf_float+0x3b4>
 8006380:	07db      	lsls	r3, r3, #31
 8006382:	d53a      	bpl.n	80063fa <_printf_float+0x42a>
 8006384:	2301      	movs	r3, #1
 8006386:	4642      	mov	r2, r8
 8006388:	4631      	mov	r1, r6
 800638a:	4628      	mov	r0, r5
 800638c:	47b8      	blx	r7
 800638e:	3001      	adds	r0, #1
 8006390:	f43f ae7b 	beq.w	800608a <_printf_float+0xba>
 8006394:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006398:	4631      	mov	r1, r6
 800639a:	4628      	mov	r0, r5
 800639c:	47b8      	blx	r7
 800639e:	3001      	adds	r0, #1
 80063a0:	f108 0801 	add.w	r8, r8, #1
 80063a4:	f43f ae71 	beq.w	800608a <_printf_float+0xba>
 80063a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80063aa:	2200      	movs	r2, #0
 80063ac:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 80063b0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80063b4:	2300      	movs	r3, #0
 80063b6:	f7fa fba7 	bl	8000b08 <__aeabi_dcmpeq>
 80063ba:	b9c8      	cbnz	r0, 80063f0 <_printf_float+0x420>
 80063bc:	4653      	mov	r3, sl
 80063be:	4642      	mov	r2, r8
 80063c0:	4631      	mov	r1, r6
 80063c2:	4628      	mov	r0, r5
 80063c4:	47b8      	blx	r7
 80063c6:	3001      	adds	r0, #1
 80063c8:	d10e      	bne.n	80063e8 <_printf_float+0x418>
 80063ca:	e65e      	b.n	800608a <_printf_float+0xba>
 80063cc:	2301      	movs	r3, #1
 80063ce:	4652      	mov	r2, sl
 80063d0:	4631      	mov	r1, r6
 80063d2:	4628      	mov	r0, r5
 80063d4:	47b8      	blx	r7
 80063d6:	3001      	adds	r0, #1
 80063d8:	f43f ae57 	beq.w	800608a <_printf_float+0xba>
 80063dc:	f108 0801 	add.w	r8, r8, #1
 80063e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80063e2:	3b01      	subs	r3, #1
 80063e4:	4543      	cmp	r3, r8
 80063e6:	dcf1      	bgt.n	80063cc <_printf_float+0x3fc>
 80063e8:	464b      	mov	r3, r9
 80063ea:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80063ee:	e6de      	b.n	80061ae <_printf_float+0x1de>
 80063f0:	f04f 0800 	mov.w	r8, #0
 80063f4:	f104 0a1a 	add.w	sl, r4, #26
 80063f8:	e7f2      	b.n	80063e0 <_printf_float+0x410>
 80063fa:	2301      	movs	r3, #1
 80063fc:	e7df      	b.n	80063be <_printf_float+0x3ee>
 80063fe:	2301      	movs	r3, #1
 8006400:	464a      	mov	r2, r9
 8006402:	4631      	mov	r1, r6
 8006404:	4628      	mov	r0, r5
 8006406:	47b8      	blx	r7
 8006408:	3001      	adds	r0, #1
 800640a:	f43f ae3e 	beq.w	800608a <_printf_float+0xba>
 800640e:	f108 0801 	add.w	r8, r8, #1
 8006412:	68e3      	ldr	r3, [r4, #12]
 8006414:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006416:	1a9b      	subs	r3, r3, r2
 8006418:	4543      	cmp	r3, r8
 800641a:	dcf0      	bgt.n	80063fe <_printf_float+0x42e>
 800641c:	e6fc      	b.n	8006218 <_printf_float+0x248>
 800641e:	f04f 0800 	mov.w	r8, #0
 8006422:	f104 0919 	add.w	r9, r4, #25
 8006426:	e7f4      	b.n	8006412 <_printf_float+0x442>
 8006428:	2900      	cmp	r1, #0
 800642a:	f43f ae8b 	beq.w	8006144 <_printf_float+0x174>
 800642e:	2300      	movs	r3, #0
 8006430:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8006434:	ab09      	add	r3, sp, #36	; 0x24
 8006436:	9300      	str	r3, [sp, #0]
 8006438:	ec49 8b10 	vmov	d0, r8, r9
 800643c:	6022      	str	r2, [r4, #0]
 800643e:	f8cd a004 	str.w	sl, [sp, #4]
 8006442:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006446:	4628      	mov	r0, r5
 8006448:	f7ff fd2d 	bl	8005ea6 <__cvt>
 800644c:	4680      	mov	r8, r0
 800644e:	e648      	b.n	80060e2 <_printf_float+0x112>

08006450 <_printf_common>:
 8006450:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006454:	4691      	mov	r9, r2
 8006456:	461f      	mov	r7, r3
 8006458:	688a      	ldr	r2, [r1, #8]
 800645a:	690b      	ldr	r3, [r1, #16]
 800645c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006460:	4293      	cmp	r3, r2
 8006462:	bfb8      	it	lt
 8006464:	4613      	movlt	r3, r2
 8006466:	f8c9 3000 	str.w	r3, [r9]
 800646a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800646e:	4606      	mov	r6, r0
 8006470:	460c      	mov	r4, r1
 8006472:	b112      	cbz	r2, 800647a <_printf_common+0x2a>
 8006474:	3301      	adds	r3, #1
 8006476:	f8c9 3000 	str.w	r3, [r9]
 800647a:	6823      	ldr	r3, [r4, #0]
 800647c:	0699      	lsls	r1, r3, #26
 800647e:	bf42      	ittt	mi
 8006480:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006484:	3302      	addmi	r3, #2
 8006486:	f8c9 3000 	strmi.w	r3, [r9]
 800648a:	6825      	ldr	r5, [r4, #0]
 800648c:	f015 0506 	ands.w	r5, r5, #6
 8006490:	d107      	bne.n	80064a2 <_printf_common+0x52>
 8006492:	f104 0a19 	add.w	sl, r4, #25
 8006496:	68e3      	ldr	r3, [r4, #12]
 8006498:	f8d9 2000 	ldr.w	r2, [r9]
 800649c:	1a9b      	subs	r3, r3, r2
 800649e:	42ab      	cmp	r3, r5
 80064a0:	dc28      	bgt.n	80064f4 <_printf_common+0xa4>
 80064a2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80064a6:	6822      	ldr	r2, [r4, #0]
 80064a8:	3300      	adds	r3, #0
 80064aa:	bf18      	it	ne
 80064ac:	2301      	movne	r3, #1
 80064ae:	0692      	lsls	r2, r2, #26
 80064b0:	d42d      	bmi.n	800650e <_printf_common+0xbe>
 80064b2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80064b6:	4639      	mov	r1, r7
 80064b8:	4630      	mov	r0, r6
 80064ba:	47c0      	blx	r8
 80064bc:	3001      	adds	r0, #1
 80064be:	d020      	beq.n	8006502 <_printf_common+0xb2>
 80064c0:	6823      	ldr	r3, [r4, #0]
 80064c2:	68e5      	ldr	r5, [r4, #12]
 80064c4:	f8d9 2000 	ldr.w	r2, [r9]
 80064c8:	f003 0306 	and.w	r3, r3, #6
 80064cc:	2b04      	cmp	r3, #4
 80064ce:	bf08      	it	eq
 80064d0:	1aad      	subeq	r5, r5, r2
 80064d2:	68a3      	ldr	r3, [r4, #8]
 80064d4:	6922      	ldr	r2, [r4, #16]
 80064d6:	bf0c      	ite	eq
 80064d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80064dc:	2500      	movne	r5, #0
 80064de:	4293      	cmp	r3, r2
 80064e0:	bfc4      	itt	gt
 80064e2:	1a9b      	subgt	r3, r3, r2
 80064e4:	18ed      	addgt	r5, r5, r3
 80064e6:	f04f 0900 	mov.w	r9, #0
 80064ea:	341a      	adds	r4, #26
 80064ec:	454d      	cmp	r5, r9
 80064ee:	d11a      	bne.n	8006526 <_printf_common+0xd6>
 80064f0:	2000      	movs	r0, #0
 80064f2:	e008      	b.n	8006506 <_printf_common+0xb6>
 80064f4:	2301      	movs	r3, #1
 80064f6:	4652      	mov	r2, sl
 80064f8:	4639      	mov	r1, r7
 80064fa:	4630      	mov	r0, r6
 80064fc:	47c0      	blx	r8
 80064fe:	3001      	adds	r0, #1
 8006500:	d103      	bne.n	800650a <_printf_common+0xba>
 8006502:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800650a:	3501      	adds	r5, #1
 800650c:	e7c3      	b.n	8006496 <_printf_common+0x46>
 800650e:	18e1      	adds	r1, r4, r3
 8006510:	1c5a      	adds	r2, r3, #1
 8006512:	2030      	movs	r0, #48	; 0x30
 8006514:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006518:	4422      	add	r2, r4
 800651a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800651e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006522:	3302      	adds	r3, #2
 8006524:	e7c5      	b.n	80064b2 <_printf_common+0x62>
 8006526:	2301      	movs	r3, #1
 8006528:	4622      	mov	r2, r4
 800652a:	4639      	mov	r1, r7
 800652c:	4630      	mov	r0, r6
 800652e:	47c0      	blx	r8
 8006530:	3001      	adds	r0, #1
 8006532:	d0e6      	beq.n	8006502 <_printf_common+0xb2>
 8006534:	f109 0901 	add.w	r9, r9, #1
 8006538:	e7d8      	b.n	80064ec <_printf_common+0x9c>
	...

0800653c <_printf_i>:
 800653c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006540:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8006544:	460c      	mov	r4, r1
 8006546:	7e09      	ldrb	r1, [r1, #24]
 8006548:	b085      	sub	sp, #20
 800654a:	296e      	cmp	r1, #110	; 0x6e
 800654c:	4617      	mov	r7, r2
 800654e:	4606      	mov	r6, r0
 8006550:	4698      	mov	r8, r3
 8006552:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006554:	f000 80b3 	beq.w	80066be <_printf_i+0x182>
 8006558:	d822      	bhi.n	80065a0 <_printf_i+0x64>
 800655a:	2963      	cmp	r1, #99	; 0x63
 800655c:	d036      	beq.n	80065cc <_printf_i+0x90>
 800655e:	d80a      	bhi.n	8006576 <_printf_i+0x3a>
 8006560:	2900      	cmp	r1, #0
 8006562:	f000 80b9 	beq.w	80066d8 <_printf_i+0x19c>
 8006566:	2958      	cmp	r1, #88	; 0x58
 8006568:	f000 8083 	beq.w	8006672 <_printf_i+0x136>
 800656c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006570:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8006574:	e032      	b.n	80065dc <_printf_i+0xa0>
 8006576:	2964      	cmp	r1, #100	; 0x64
 8006578:	d001      	beq.n	800657e <_printf_i+0x42>
 800657a:	2969      	cmp	r1, #105	; 0x69
 800657c:	d1f6      	bne.n	800656c <_printf_i+0x30>
 800657e:	6820      	ldr	r0, [r4, #0]
 8006580:	6813      	ldr	r3, [r2, #0]
 8006582:	0605      	lsls	r5, r0, #24
 8006584:	f103 0104 	add.w	r1, r3, #4
 8006588:	d52a      	bpl.n	80065e0 <_printf_i+0xa4>
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	6011      	str	r1, [r2, #0]
 800658e:	2b00      	cmp	r3, #0
 8006590:	da03      	bge.n	800659a <_printf_i+0x5e>
 8006592:	222d      	movs	r2, #45	; 0x2d
 8006594:	425b      	negs	r3, r3
 8006596:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800659a:	486f      	ldr	r0, [pc, #444]	; (8006758 <_printf_i+0x21c>)
 800659c:	220a      	movs	r2, #10
 800659e:	e039      	b.n	8006614 <_printf_i+0xd8>
 80065a0:	2973      	cmp	r1, #115	; 0x73
 80065a2:	f000 809d 	beq.w	80066e0 <_printf_i+0x1a4>
 80065a6:	d808      	bhi.n	80065ba <_printf_i+0x7e>
 80065a8:	296f      	cmp	r1, #111	; 0x6f
 80065aa:	d020      	beq.n	80065ee <_printf_i+0xb2>
 80065ac:	2970      	cmp	r1, #112	; 0x70
 80065ae:	d1dd      	bne.n	800656c <_printf_i+0x30>
 80065b0:	6823      	ldr	r3, [r4, #0]
 80065b2:	f043 0320 	orr.w	r3, r3, #32
 80065b6:	6023      	str	r3, [r4, #0]
 80065b8:	e003      	b.n	80065c2 <_printf_i+0x86>
 80065ba:	2975      	cmp	r1, #117	; 0x75
 80065bc:	d017      	beq.n	80065ee <_printf_i+0xb2>
 80065be:	2978      	cmp	r1, #120	; 0x78
 80065c0:	d1d4      	bne.n	800656c <_printf_i+0x30>
 80065c2:	2378      	movs	r3, #120	; 0x78
 80065c4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80065c8:	4864      	ldr	r0, [pc, #400]	; (800675c <_printf_i+0x220>)
 80065ca:	e055      	b.n	8006678 <_printf_i+0x13c>
 80065cc:	6813      	ldr	r3, [r2, #0]
 80065ce:	1d19      	adds	r1, r3, #4
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	6011      	str	r1, [r2, #0]
 80065d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80065d8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80065dc:	2301      	movs	r3, #1
 80065de:	e08c      	b.n	80066fa <_printf_i+0x1be>
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	6011      	str	r1, [r2, #0]
 80065e4:	f010 0f40 	tst.w	r0, #64	; 0x40
 80065e8:	bf18      	it	ne
 80065ea:	b21b      	sxthne	r3, r3
 80065ec:	e7cf      	b.n	800658e <_printf_i+0x52>
 80065ee:	6813      	ldr	r3, [r2, #0]
 80065f0:	6825      	ldr	r5, [r4, #0]
 80065f2:	1d18      	adds	r0, r3, #4
 80065f4:	6010      	str	r0, [r2, #0]
 80065f6:	0628      	lsls	r0, r5, #24
 80065f8:	d501      	bpl.n	80065fe <_printf_i+0xc2>
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	e002      	b.n	8006604 <_printf_i+0xc8>
 80065fe:	0668      	lsls	r0, r5, #25
 8006600:	d5fb      	bpl.n	80065fa <_printf_i+0xbe>
 8006602:	881b      	ldrh	r3, [r3, #0]
 8006604:	4854      	ldr	r0, [pc, #336]	; (8006758 <_printf_i+0x21c>)
 8006606:	296f      	cmp	r1, #111	; 0x6f
 8006608:	bf14      	ite	ne
 800660a:	220a      	movne	r2, #10
 800660c:	2208      	moveq	r2, #8
 800660e:	2100      	movs	r1, #0
 8006610:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006614:	6865      	ldr	r5, [r4, #4]
 8006616:	60a5      	str	r5, [r4, #8]
 8006618:	2d00      	cmp	r5, #0
 800661a:	f2c0 8095 	blt.w	8006748 <_printf_i+0x20c>
 800661e:	6821      	ldr	r1, [r4, #0]
 8006620:	f021 0104 	bic.w	r1, r1, #4
 8006624:	6021      	str	r1, [r4, #0]
 8006626:	2b00      	cmp	r3, #0
 8006628:	d13d      	bne.n	80066a6 <_printf_i+0x16a>
 800662a:	2d00      	cmp	r5, #0
 800662c:	f040 808e 	bne.w	800674c <_printf_i+0x210>
 8006630:	4665      	mov	r5, ip
 8006632:	2a08      	cmp	r2, #8
 8006634:	d10b      	bne.n	800664e <_printf_i+0x112>
 8006636:	6823      	ldr	r3, [r4, #0]
 8006638:	07db      	lsls	r3, r3, #31
 800663a:	d508      	bpl.n	800664e <_printf_i+0x112>
 800663c:	6923      	ldr	r3, [r4, #16]
 800663e:	6862      	ldr	r2, [r4, #4]
 8006640:	429a      	cmp	r2, r3
 8006642:	bfde      	ittt	le
 8006644:	2330      	movle	r3, #48	; 0x30
 8006646:	f805 3c01 	strble.w	r3, [r5, #-1]
 800664a:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800664e:	ebac 0305 	sub.w	r3, ip, r5
 8006652:	6123      	str	r3, [r4, #16]
 8006654:	f8cd 8000 	str.w	r8, [sp]
 8006658:	463b      	mov	r3, r7
 800665a:	aa03      	add	r2, sp, #12
 800665c:	4621      	mov	r1, r4
 800665e:	4630      	mov	r0, r6
 8006660:	f7ff fef6 	bl	8006450 <_printf_common>
 8006664:	3001      	adds	r0, #1
 8006666:	d14d      	bne.n	8006704 <_printf_i+0x1c8>
 8006668:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800666c:	b005      	add	sp, #20
 800666e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006672:	4839      	ldr	r0, [pc, #228]	; (8006758 <_printf_i+0x21c>)
 8006674:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8006678:	6813      	ldr	r3, [r2, #0]
 800667a:	6821      	ldr	r1, [r4, #0]
 800667c:	1d1d      	adds	r5, r3, #4
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	6015      	str	r5, [r2, #0]
 8006682:	060a      	lsls	r2, r1, #24
 8006684:	d50b      	bpl.n	800669e <_printf_i+0x162>
 8006686:	07ca      	lsls	r2, r1, #31
 8006688:	bf44      	itt	mi
 800668a:	f041 0120 	orrmi.w	r1, r1, #32
 800668e:	6021      	strmi	r1, [r4, #0]
 8006690:	b91b      	cbnz	r3, 800669a <_printf_i+0x15e>
 8006692:	6822      	ldr	r2, [r4, #0]
 8006694:	f022 0220 	bic.w	r2, r2, #32
 8006698:	6022      	str	r2, [r4, #0]
 800669a:	2210      	movs	r2, #16
 800669c:	e7b7      	b.n	800660e <_printf_i+0xd2>
 800669e:	064d      	lsls	r5, r1, #25
 80066a0:	bf48      	it	mi
 80066a2:	b29b      	uxthmi	r3, r3
 80066a4:	e7ef      	b.n	8006686 <_printf_i+0x14a>
 80066a6:	4665      	mov	r5, ip
 80066a8:	fbb3 f1f2 	udiv	r1, r3, r2
 80066ac:	fb02 3311 	mls	r3, r2, r1, r3
 80066b0:	5cc3      	ldrb	r3, [r0, r3]
 80066b2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80066b6:	460b      	mov	r3, r1
 80066b8:	2900      	cmp	r1, #0
 80066ba:	d1f5      	bne.n	80066a8 <_printf_i+0x16c>
 80066bc:	e7b9      	b.n	8006632 <_printf_i+0xf6>
 80066be:	6813      	ldr	r3, [r2, #0]
 80066c0:	6825      	ldr	r5, [r4, #0]
 80066c2:	6961      	ldr	r1, [r4, #20]
 80066c4:	1d18      	adds	r0, r3, #4
 80066c6:	6010      	str	r0, [r2, #0]
 80066c8:	0628      	lsls	r0, r5, #24
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	d501      	bpl.n	80066d2 <_printf_i+0x196>
 80066ce:	6019      	str	r1, [r3, #0]
 80066d0:	e002      	b.n	80066d8 <_printf_i+0x19c>
 80066d2:	066a      	lsls	r2, r5, #25
 80066d4:	d5fb      	bpl.n	80066ce <_printf_i+0x192>
 80066d6:	8019      	strh	r1, [r3, #0]
 80066d8:	2300      	movs	r3, #0
 80066da:	6123      	str	r3, [r4, #16]
 80066dc:	4665      	mov	r5, ip
 80066de:	e7b9      	b.n	8006654 <_printf_i+0x118>
 80066e0:	6813      	ldr	r3, [r2, #0]
 80066e2:	1d19      	adds	r1, r3, #4
 80066e4:	6011      	str	r1, [r2, #0]
 80066e6:	681d      	ldr	r5, [r3, #0]
 80066e8:	6862      	ldr	r2, [r4, #4]
 80066ea:	2100      	movs	r1, #0
 80066ec:	4628      	mov	r0, r5
 80066ee:	f7f9 fd97 	bl	8000220 <memchr>
 80066f2:	b108      	cbz	r0, 80066f8 <_printf_i+0x1bc>
 80066f4:	1b40      	subs	r0, r0, r5
 80066f6:	6060      	str	r0, [r4, #4]
 80066f8:	6863      	ldr	r3, [r4, #4]
 80066fa:	6123      	str	r3, [r4, #16]
 80066fc:	2300      	movs	r3, #0
 80066fe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006702:	e7a7      	b.n	8006654 <_printf_i+0x118>
 8006704:	6923      	ldr	r3, [r4, #16]
 8006706:	462a      	mov	r2, r5
 8006708:	4639      	mov	r1, r7
 800670a:	4630      	mov	r0, r6
 800670c:	47c0      	blx	r8
 800670e:	3001      	adds	r0, #1
 8006710:	d0aa      	beq.n	8006668 <_printf_i+0x12c>
 8006712:	6823      	ldr	r3, [r4, #0]
 8006714:	079b      	lsls	r3, r3, #30
 8006716:	d413      	bmi.n	8006740 <_printf_i+0x204>
 8006718:	68e0      	ldr	r0, [r4, #12]
 800671a:	9b03      	ldr	r3, [sp, #12]
 800671c:	4298      	cmp	r0, r3
 800671e:	bfb8      	it	lt
 8006720:	4618      	movlt	r0, r3
 8006722:	e7a3      	b.n	800666c <_printf_i+0x130>
 8006724:	2301      	movs	r3, #1
 8006726:	464a      	mov	r2, r9
 8006728:	4639      	mov	r1, r7
 800672a:	4630      	mov	r0, r6
 800672c:	47c0      	blx	r8
 800672e:	3001      	adds	r0, #1
 8006730:	d09a      	beq.n	8006668 <_printf_i+0x12c>
 8006732:	3501      	adds	r5, #1
 8006734:	68e3      	ldr	r3, [r4, #12]
 8006736:	9a03      	ldr	r2, [sp, #12]
 8006738:	1a9b      	subs	r3, r3, r2
 800673a:	42ab      	cmp	r3, r5
 800673c:	dcf2      	bgt.n	8006724 <_printf_i+0x1e8>
 800673e:	e7eb      	b.n	8006718 <_printf_i+0x1dc>
 8006740:	2500      	movs	r5, #0
 8006742:	f104 0919 	add.w	r9, r4, #25
 8006746:	e7f5      	b.n	8006734 <_printf_i+0x1f8>
 8006748:	2b00      	cmp	r3, #0
 800674a:	d1ac      	bne.n	80066a6 <_printf_i+0x16a>
 800674c:	7803      	ldrb	r3, [r0, #0]
 800674e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006752:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006756:	e76c      	b.n	8006632 <_printf_i+0xf6>
 8006758:	08009dc2 	.word	0x08009dc2
 800675c:	08009dd3 	.word	0x08009dd3

08006760 <_scanf_float>:
 8006760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006764:	469a      	mov	sl, r3
 8006766:	688b      	ldr	r3, [r1, #8]
 8006768:	4616      	mov	r6, r2
 800676a:	1e5a      	subs	r2, r3, #1
 800676c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8006770:	b087      	sub	sp, #28
 8006772:	bf83      	ittte	hi
 8006774:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8006778:	189b      	addhi	r3, r3, r2
 800677a:	9301      	strhi	r3, [sp, #4]
 800677c:	2300      	movls	r3, #0
 800677e:	bf86      	itte	hi
 8006780:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006784:	608b      	strhi	r3, [r1, #8]
 8006786:	9301      	strls	r3, [sp, #4]
 8006788:	680b      	ldr	r3, [r1, #0]
 800678a:	4688      	mov	r8, r1
 800678c:	f04f 0b00 	mov.w	fp, #0
 8006790:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006794:	f848 3b1c 	str.w	r3, [r8], #28
 8006798:	e9cd bb03 	strd	fp, fp, [sp, #12]
 800679c:	4607      	mov	r7, r0
 800679e:	460c      	mov	r4, r1
 80067a0:	4645      	mov	r5, r8
 80067a2:	465a      	mov	r2, fp
 80067a4:	46d9      	mov	r9, fp
 80067a6:	f8cd b008 	str.w	fp, [sp, #8]
 80067aa:	68a1      	ldr	r1, [r4, #8]
 80067ac:	b181      	cbz	r1, 80067d0 <_scanf_float+0x70>
 80067ae:	6833      	ldr	r3, [r6, #0]
 80067b0:	781b      	ldrb	r3, [r3, #0]
 80067b2:	2b49      	cmp	r3, #73	; 0x49
 80067b4:	d071      	beq.n	800689a <_scanf_float+0x13a>
 80067b6:	d84d      	bhi.n	8006854 <_scanf_float+0xf4>
 80067b8:	2b39      	cmp	r3, #57	; 0x39
 80067ba:	d840      	bhi.n	800683e <_scanf_float+0xde>
 80067bc:	2b31      	cmp	r3, #49	; 0x31
 80067be:	f080 8088 	bcs.w	80068d2 <_scanf_float+0x172>
 80067c2:	2b2d      	cmp	r3, #45	; 0x2d
 80067c4:	f000 8090 	beq.w	80068e8 <_scanf_float+0x188>
 80067c8:	d815      	bhi.n	80067f6 <_scanf_float+0x96>
 80067ca:	2b2b      	cmp	r3, #43	; 0x2b
 80067cc:	f000 808c 	beq.w	80068e8 <_scanf_float+0x188>
 80067d0:	f1b9 0f00 	cmp.w	r9, #0
 80067d4:	d003      	beq.n	80067de <_scanf_float+0x7e>
 80067d6:	6823      	ldr	r3, [r4, #0]
 80067d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80067dc:	6023      	str	r3, [r4, #0]
 80067de:	3a01      	subs	r2, #1
 80067e0:	2a01      	cmp	r2, #1
 80067e2:	f200 80ea 	bhi.w	80069ba <_scanf_float+0x25a>
 80067e6:	4545      	cmp	r5, r8
 80067e8:	f200 80dc 	bhi.w	80069a4 <_scanf_float+0x244>
 80067ec:	2601      	movs	r6, #1
 80067ee:	4630      	mov	r0, r6
 80067f0:	b007      	add	sp, #28
 80067f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067f6:	2b2e      	cmp	r3, #46	; 0x2e
 80067f8:	f000 809f 	beq.w	800693a <_scanf_float+0x1da>
 80067fc:	2b30      	cmp	r3, #48	; 0x30
 80067fe:	d1e7      	bne.n	80067d0 <_scanf_float+0x70>
 8006800:	6820      	ldr	r0, [r4, #0]
 8006802:	f410 7f80 	tst.w	r0, #256	; 0x100
 8006806:	d064      	beq.n	80068d2 <_scanf_float+0x172>
 8006808:	9b01      	ldr	r3, [sp, #4]
 800680a:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 800680e:	6020      	str	r0, [r4, #0]
 8006810:	f109 0901 	add.w	r9, r9, #1
 8006814:	b11b      	cbz	r3, 800681e <_scanf_float+0xbe>
 8006816:	3b01      	subs	r3, #1
 8006818:	3101      	adds	r1, #1
 800681a:	9301      	str	r3, [sp, #4]
 800681c:	60a1      	str	r1, [r4, #8]
 800681e:	68a3      	ldr	r3, [r4, #8]
 8006820:	3b01      	subs	r3, #1
 8006822:	60a3      	str	r3, [r4, #8]
 8006824:	6923      	ldr	r3, [r4, #16]
 8006826:	3301      	adds	r3, #1
 8006828:	6123      	str	r3, [r4, #16]
 800682a:	6873      	ldr	r3, [r6, #4]
 800682c:	3b01      	subs	r3, #1
 800682e:	2b00      	cmp	r3, #0
 8006830:	6073      	str	r3, [r6, #4]
 8006832:	f340 80ac 	ble.w	800698e <_scanf_float+0x22e>
 8006836:	6833      	ldr	r3, [r6, #0]
 8006838:	3301      	adds	r3, #1
 800683a:	6033      	str	r3, [r6, #0]
 800683c:	e7b5      	b.n	80067aa <_scanf_float+0x4a>
 800683e:	2b45      	cmp	r3, #69	; 0x45
 8006840:	f000 8085 	beq.w	800694e <_scanf_float+0x1ee>
 8006844:	2b46      	cmp	r3, #70	; 0x46
 8006846:	d06a      	beq.n	800691e <_scanf_float+0x1be>
 8006848:	2b41      	cmp	r3, #65	; 0x41
 800684a:	d1c1      	bne.n	80067d0 <_scanf_float+0x70>
 800684c:	2a01      	cmp	r2, #1
 800684e:	d1bf      	bne.n	80067d0 <_scanf_float+0x70>
 8006850:	2202      	movs	r2, #2
 8006852:	e046      	b.n	80068e2 <_scanf_float+0x182>
 8006854:	2b65      	cmp	r3, #101	; 0x65
 8006856:	d07a      	beq.n	800694e <_scanf_float+0x1ee>
 8006858:	d818      	bhi.n	800688c <_scanf_float+0x12c>
 800685a:	2b54      	cmp	r3, #84	; 0x54
 800685c:	d066      	beq.n	800692c <_scanf_float+0x1cc>
 800685e:	d811      	bhi.n	8006884 <_scanf_float+0x124>
 8006860:	2b4e      	cmp	r3, #78	; 0x4e
 8006862:	d1b5      	bne.n	80067d0 <_scanf_float+0x70>
 8006864:	2a00      	cmp	r2, #0
 8006866:	d146      	bne.n	80068f6 <_scanf_float+0x196>
 8006868:	f1b9 0f00 	cmp.w	r9, #0
 800686c:	d145      	bne.n	80068fa <_scanf_float+0x19a>
 800686e:	6821      	ldr	r1, [r4, #0]
 8006870:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8006874:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8006878:	d13f      	bne.n	80068fa <_scanf_float+0x19a>
 800687a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800687e:	6021      	str	r1, [r4, #0]
 8006880:	2201      	movs	r2, #1
 8006882:	e02e      	b.n	80068e2 <_scanf_float+0x182>
 8006884:	2b59      	cmp	r3, #89	; 0x59
 8006886:	d01e      	beq.n	80068c6 <_scanf_float+0x166>
 8006888:	2b61      	cmp	r3, #97	; 0x61
 800688a:	e7de      	b.n	800684a <_scanf_float+0xea>
 800688c:	2b6e      	cmp	r3, #110	; 0x6e
 800688e:	d0e9      	beq.n	8006864 <_scanf_float+0x104>
 8006890:	d815      	bhi.n	80068be <_scanf_float+0x15e>
 8006892:	2b66      	cmp	r3, #102	; 0x66
 8006894:	d043      	beq.n	800691e <_scanf_float+0x1be>
 8006896:	2b69      	cmp	r3, #105	; 0x69
 8006898:	d19a      	bne.n	80067d0 <_scanf_float+0x70>
 800689a:	f1bb 0f00 	cmp.w	fp, #0
 800689e:	d138      	bne.n	8006912 <_scanf_float+0x1b2>
 80068a0:	f1b9 0f00 	cmp.w	r9, #0
 80068a4:	d197      	bne.n	80067d6 <_scanf_float+0x76>
 80068a6:	6821      	ldr	r1, [r4, #0]
 80068a8:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 80068ac:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 80068b0:	d195      	bne.n	80067de <_scanf_float+0x7e>
 80068b2:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80068b6:	6021      	str	r1, [r4, #0]
 80068b8:	f04f 0b01 	mov.w	fp, #1
 80068bc:	e011      	b.n	80068e2 <_scanf_float+0x182>
 80068be:	2b74      	cmp	r3, #116	; 0x74
 80068c0:	d034      	beq.n	800692c <_scanf_float+0x1cc>
 80068c2:	2b79      	cmp	r3, #121	; 0x79
 80068c4:	d184      	bne.n	80067d0 <_scanf_float+0x70>
 80068c6:	f1bb 0f07 	cmp.w	fp, #7
 80068ca:	d181      	bne.n	80067d0 <_scanf_float+0x70>
 80068cc:	f04f 0b08 	mov.w	fp, #8
 80068d0:	e007      	b.n	80068e2 <_scanf_float+0x182>
 80068d2:	eb12 0f0b 	cmn.w	r2, fp
 80068d6:	f47f af7b 	bne.w	80067d0 <_scanf_float+0x70>
 80068da:	6821      	ldr	r1, [r4, #0]
 80068dc:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 80068e0:	6021      	str	r1, [r4, #0]
 80068e2:	702b      	strb	r3, [r5, #0]
 80068e4:	3501      	adds	r5, #1
 80068e6:	e79a      	b.n	800681e <_scanf_float+0xbe>
 80068e8:	6821      	ldr	r1, [r4, #0]
 80068ea:	0608      	lsls	r0, r1, #24
 80068ec:	f57f af70 	bpl.w	80067d0 <_scanf_float+0x70>
 80068f0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80068f4:	e7f4      	b.n	80068e0 <_scanf_float+0x180>
 80068f6:	2a02      	cmp	r2, #2
 80068f8:	d047      	beq.n	800698a <_scanf_float+0x22a>
 80068fa:	f1bb 0f01 	cmp.w	fp, #1
 80068fe:	d003      	beq.n	8006908 <_scanf_float+0x1a8>
 8006900:	f1bb 0f04 	cmp.w	fp, #4
 8006904:	f47f af64 	bne.w	80067d0 <_scanf_float+0x70>
 8006908:	f10b 0b01 	add.w	fp, fp, #1
 800690c:	fa5f fb8b 	uxtb.w	fp, fp
 8006910:	e7e7      	b.n	80068e2 <_scanf_float+0x182>
 8006912:	f1bb 0f03 	cmp.w	fp, #3
 8006916:	d0f7      	beq.n	8006908 <_scanf_float+0x1a8>
 8006918:	f1bb 0f05 	cmp.w	fp, #5
 800691c:	e7f2      	b.n	8006904 <_scanf_float+0x1a4>
 800691e:	f1bb 0f02 	cmp.w	fp, #2
 8006922:	f47f af55 	bne.w	80067d0 <_scanf_float+0x70>
 8006926:	f04f 0b03 	mov.w	fp, #3
 800692a:	e7da      	b.n	80068e2 <_scanf_float+0x182>
 800692c:	f1bb 0f06 	cmp.w	fp, #6
 8006930:	f47f af4e 	bne.w	80067d0 <_scanf_float+0x70>
 8006934:	f04f 0b07 	mov.w	fp, #7
 8006938:	e7d3      	b.n	80068e2 <_scanf_float+0x182>
 800693a:	6821      	ldr	r1, [r4, #0]
 800693c:	0588      	lsls	r0, r1, #22
 800693e:	f57f af47 	bpl.w	80067d0 <_scanf_float+0x70>
 8006942:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8006946:	6021      	str	r1, [r4, #0]
 8006948:	f8cd 9008 	str.w	r9, [sp, #8]
 800694c:	e7c9      	b.n	80068e2 <_scanf_float+0x182>
 800694e:	6821      	ldr	r1, [r4, #0]
 8006950:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8006954:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8006958:	d006      	beq.n	8006968 <_scanf_float+0x208>
 800695a:	0548      	lsls	r0, r1, #21
 800695c:	f57f af38 	bpl.w	80067d0 <_scanf_float+0x70>
 8006960:	f1b9 0f00 	cmp.w	r9, #0
 8006964:	f43f af3b 	beq.w	80067de <_scanf_float+0x7e>
 8006968:	0588      	lsls	r0, r1, #22
 800696a:	bf58      	it	pl
 800696c:	9802      	ldrpl	r0, [sp, #8]
 800696e:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8006972:	bf58      	it	pl
 8006974:	eba9 0000 	subpl.w	r0, r9, r0
 8006978:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 800697c:	bf58      	it	pl
 800697e:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8006982:	6021      	str	r1, [r4, #0]
 8006984:	f04f 0900 	mov.w	r9, #0
 8006988:	e7ab      	b.n	80068e2 <_scanf_float+0x182>
 800698a:	2203      	movs	r2, #3
 800698c:	e7a9      	b.n	80068e2 <_scanf_float+0x182>
 800698e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006992:	9205      	str	r2, [sp, #20]
 8006994:	4631      	mov	r1, r6
 8006996:	4638      	mov	r0, r7
 8006998:	4798      	blx	r3
 800699a:	9a05      	ldr	r2, [sp, #20]
 800699c:	2800      	cmp	r0, #0
 800699e:	f43f af04 	beq.w	80067aa <_scanf_float+0x4a>
 80069a2:	e715      	b.n	80067d0 <_scanf_float+0x70>
 80069a4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80069a8:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80069ac:	4632      	mov	r2, r6
 80069ae:	4638      	mov	r0, r7
 80069b0:	4798      	blx	r3
 80069b2:	6923      	ldr	r3, [r4, #16]
 80069b4:	3b01      	subs	r3, #1
 80069b6:	6123      	str	r3, [r4, #16]
 80069b8:	e715      	b.n	80067e6 <_scanf_float+0x86>
 80069ba:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 80069be:	2b06      	cmp	r3, #6
 80069c0:	d80a      	bhi.n	80069d8 <_scanf_float+0x278>
 80069c2:	f1bb 0f02 	cmp.w	fp, #2
 80069c6:	d968      	bls.n	8006a9a <_scanf_float+0x33a>
 80069c8:	f1ab 0b03 	sub.w	fp, fp, #3
 80069cc:	fa5f fb8b 	uxtb.w	fp, fp
 80069d0:	eba5 0b0b 	sub.w	fp, r5, fp
 80069d4:	455d      	cmp	r5, fp
 80069d6:	d14b      	bne.n	8006a70 <_scanf_float+0x310>
 80069d8:	6823      	ldr	r3, [r4, #0]
 80069da:	05da      	lsls	r2, r3, #23
 80069dc:	d51f      	bpl.n	8006a1e <_scanf_float+0x2be>
 80069de:	055b      	lsls	r3, r3, #21
 80069e0:	d468      	bmi.n	8006ab4 <_scanf_float+0x354>
 80069e2:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80069e6:	6923      	ldr	r3, [r4, #16]
 80069e8:	2965      	cmp	r1, #101	; 0x65
 80069ea:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 80069ee:	f105 3bff 	add.w	fp, r5, #4294967295	; 0xffffffff
 80069f2:	6123      	str	r3, [r4, #16]
 80069f4:	d00d      	beq.n	8006a12 <_scanf_float+0x2b2>
 80069f6:	2945      	cmp	r1, #69	; 0x45
 80069f8:	d00b      	beq.n	8006a12 <_scanf_float+0x2b2>
 80069fa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80069fe:	4632      	mov	r2, r6
 8006a00:	4638      	mov	r0, r7
 8006a02:	4798      	blx	r3
 8006a04:	6923      	ldr	r3, [r4, #16]
 8006a06:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8006a0a:	3b01      	subs	r3, #1
 8006a0c:	f1a5 0b02 	sub.w	fp, r5, #2
 8006a10:	6123      	str	r3, [r4, #16]
 8006a12:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006a16:	4632      	mov	r2, r6
 8006a18:	4638      	mov	r0, r7
 8006a1a:	4798      	blx	r3
 8006a1c:	465d      	mov	r5, fp
 8006a1e:	6826      	ldr	r6, [r4, #0]
 8006a20:	f016 0610 	ands.w	r6, r6, #16
 8006a24:	d17a      	bne.n	8006b1c <_scanf_float+0x3bc>
 8006a26:	702e      	strb	r6, [r5, #0]
 8006a28:	6823      	ldr	r3, [r4, #0]
 8006a2a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006a2e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a32:	d142      	bne.n	8006aba <_scanf_float+0x35a>
 8006a34:	9b02      	ldr	r3, [sp, #8]
 8006a36:	eba9 0303 	sub.w	r3, r9, r3
 8006a3a:	425a      	negs	r2, r3
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d149      	bne.n	8006ad4 <_scanf_float+0x374>
 8006a40:	2200      	movs	r2, #0
 8006a42:	4641      	mov	r1, r8
 8006a44:	4638      	mov	r0, r7
 8006a46:	f000 fea3 	bl	8007790 <_strtod_r>
 8006a4a:	6825      	ldr	r5, [r4, #0]
 8006a4c:	f8da 3000 	ldr.w	r3, [sl]
 8006a50:	f015 0f02 	tst.w	r5, #2
 8006a54:	f103 0204 	add.w	r2, r3, #4
 8006a58:	ec59 8b10 	vmov	r8, r9, d0
 8006a5c:	f8ca 2000 	str.w	r2, [sl]
 8006a60:	d043      	beq.n	8006aea <_scanf_float+0x38a>
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	e9c3 8900 	strd	r8, r9, [r3]
 8006a68:	68e3      	ldr	r3, [r4, #12]
 8006a6a:	3301      	adds	r3, #1
 8006a6c:	60e3      	str	r3, [r4, #12]
 8006a6e:	e6be      	b.n	80067ee <_scanf_float+0x8e>
 8006a70:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006a74:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006a78:	4632      	mov	r2, r6
 8006a7a:	4638      	mov	r0, r7
 8006a7c:	4798      	blx	r3
 8006a7e:	6923      	ldr	r3, [r4, #16]
 8006a80:	3b01      	subs	r3, #1
 8006a82:	6123      	str	r3, [r4, #16]
 8006a84:	e7a6      	b.n	80069d4 <_scanf_float+0x274>
 8006a86:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006a8a:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006a8e:	4632      	mov	r2, r6
 8006a90:	4638      	mov	r0, r7
 8006a92:	4798      	blx	r3
 8006a94:	6923      	ldr	r3, [r4, #16]
 8006a96:	3b01      	subs	r3, #1
 8006a98:	6123      	str	r3, [r4, #16]
 8006a9a:	4545      	cmp	r5, r8
 8006a9c:	d8f3      	bhi.n	8006a86 <_scanf_float+0x326>
 8006a9e:	e6a5      	b.n	80067ec <_scanf_float+0x8c>
 8006aa0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006aa4:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006aa8:	4632      	mov	r2, r6
 8006aaa:	4638      	mov	r0, r7
 8006aac:	4798      	blx	r3
 8006aae:	6923      	ldr	r3, [r4, #16]
 8006ab0:	3b01      	subs	r3, #1
 8006ab2:	6123      	str	r3, [r4, #16]
 8006ab4:	4545      	cmp	r5, r8
 8006ab6:	d8f3      	bhi.n	8006aa0 <_scanf_float+0x340>
 8006ab8:	e698      	b.n	80067ec <_scanf_float+0x8c>
 8006aba:	9b03      	ldr	r3, [sp, #12]
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d0bf      	beq.n	8006a40 <_scanf_float+0x2e0>
 8006ac0:	9904      	ldr	r1, [sp, #16]
 8006ac2:	230a      	movs	r3, #10
 8006ac4:	4632      	mov	r2, r6
 8006ac6:	3101      	adds	r1, #1
 8006ac8:	4638      	mov	r0, r7
 8006aca:	f000 feed 	bl	80078a8 <_strtol_r>
 8006ace:	9b03      	ldr	r3, [sp, #12]
 8006ad0:	9d04      	ldr	r5, [sp, #16]
 8006ad2:	1ac2      	subs	r2, r0, r3
 8006ad4:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006ad8:	429d      	cmp	r5, r3
 8006ada:	bf28      	it	cs
 8006adc:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8006ae0:	490f      	ldr	r1, [pc, #60]	; (8006b20 <_scanf_float+0x3c0>)
 8006ae2:	4628      	mov	r0, r5
 8006ae4:	f000 f824 	bl	8006b30 <siprintf>
 8006ae8:	e7aa      	b.n	8006a40 <_scanf_float+0x2e0>
 8006aea:	f015 0504 	ands.w	r5, r5, #4
 8006aee:	d1b8      	bne.n	8006a62 <_scanf_float+0x302>
 8006af0:	681f      	ldr	r7, [r3, #0]
 8006af2:	ee10 2a10 	vmov	r2, s0
 8006af6:	464b      	mov	r3, r9
 8006af8:	ee10 0a10 	vmov	r0, s0
 8006afc:	4649      	mov	r1, r9
 8006afe:	f7fa f835 	bl	8000b6c <__aeabi_dcmpun>
 8006b02:	b128      	cbz	r0, 8006b10 <_scanf_float+0x3b0>
 8006b04:	4628      	mov	r0, r5
 8006b06:	f000 f80d 	bl	8006b24 <nanf>
 8006b0a:	ed87 0a00 	vstr	s0, [r7]
 8006b0e:	e7ab      	b.n	8006a68 <_scanf_float+0x308>
 8006b10:	4640      	mov	r0, r8
 8006b12:	4649      	mov	r1, r9
 8006b14:	f7fa f888 	bl	8000c28 <__aeabi_d2f>
 8006b18:	6038      	str	r0, [r7, #0]
 8006b1a:	e7a5      	b.n	8006a68 <_scanf_float+0x308>
 8006b1c:	2600      	movs	r6, #0
 8006b1e:	e666      	b.n	80067ee <_scanf_float+0x8e>
 8006b20:	08009de4 	.word	0x08009de4

08006b24 <nanf>:
 8006b24:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006b2c <nanf+0x8>
 8006b28:	4770      	bx	lr
 8006b2a:	bf00      	nop
 8006b2c:	7fc00000 	.word	0x7fc00000

08006b30 <siprintf>:
 8006b30:	b40e      	push	{r1, r2, r3}
 8006b32:	b500      	push	{lr}
 8006b34:	b09c      	sub	sp, #112	; 0x70
 8006b36:	ab1d      	add	r3, sp, #116	; 0x74
 8006b38:	9002      	str	r0, [sp, #8]
 8006b3a:	9006      	str	r0, [sp, #24]
 8006b3c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006b40:	4809      	ldr	r0, [pc, #36]	; (8006b68 <siprintf+0x38>)
 8006b42:	9107      	str	r1, [sp, #28]
 8006b44:	9104      	str	r1, [sp, #16]
 8006b46:	4909      	ldr	r1, [pc, #36]	; (8006b6c <siprintf+0x3c>)
 8006b48:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b4c:	9105      	str	r1, [sp, #20]
 8006b4e:	6800      	ldr	r0, [r0, #0]
 8006b50:	9301      	str	r3, [sp, #4]
 8006b52:	a902      	add	r1, sp, #8
 8006b54:	f002 fd64 	bl	8009620 <_svfiprintf_r>
 8006b58:	9b02      	ldr	r3, [sp, #8]
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	701a      	strb	r2, [r3, #0]
 8006b5e:	b01c      	add	sp, #112	; 0x70
 8006b60:	f85d eb04 	ldr.w	lr, [sp], #4
 8006b64:	b003      	add	sp, #12
 8006b66:	4770      	bx	lr
 8006b68:	20000014 	.word	0x20000014
 8006b6c:	ffff0208 	.word	0xffff0208

08006b70 <sulp>:
 8006b70:	b570      	push	{r4, r5, r6, lr}
 8006b72:	4604      	mov	r4, r0
 8006b74:	460d      	mov	r5, r1
 8006b76:	ec45 4b10 	vmov	d0, r4, r5
 8006b7a:	4616      	mov	r6, r2
 8006b7c:	f002 fb0c 	bl	8009198 <__ulp>
 8006b80:	ec51 0b10 	vmov	r0, r1, d0
 8006b84:	b17e      	cbz	r6, 8006ba6 <sulp+0x36>
 8006b86:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006b8a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	dd09      	ble.n	8006ba6 <sulp+0x36>
 8006b92:	051b      	lsls	r3, r3, #20
 8006b94:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006b98:	2400      	movs	r4, #0
 8006b9a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006b9e:	4622      	mov	r2, r4
 8006ba0:	462b      	mov	r3, r5
 8006ba2:	f7f9 fd49 	bl	8000638 <__aeabi_dmul>
 8006ba6:	bd70      	pop	{r4, r5, r6, pc}

08006ba8 <_strtod_l>:
 8006ba8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bac:	461f      	mov	r7, r3
 8006bae:	b0a1      	sub	sp, #132	; 0x84
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	4681      	mov	r9, r0
 8006bb4:	4638      	mov	r0, r7
 8006bb6:	460e      	mov	r6, r1
 8006bb8:	9217      	str	r2, [sp, #92]	; 0x5c
 8006bba:	931c      	str	r3, [sp, #112]	; 0x70
 8006bbc:	f001 fff5 	bl	8008baa <__localeconv_l>
 8006bc0:	4680      	mov	r8, r0
 8006bc2:	6800      	ldr	r0, [r0, #0]
 8006bc4:	f7f9 fb24 	bl	8000210 <strlen>
 8006bc8:	f04f 0a00 	mov.w	sl, #0
 8006bcc:	4604      	mov	r4, r0
 8006bce:	f04f 0b00 	mov.w	fp, #0
 8006bd2:	961b      	str	r6, [sp, #108]	; 0x6c
 8006bd4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006bd6:	781a      	ldrb	r2, [r3, #0]
 8006bd8:	2a0d      	cmp	r2, #13
 8006bda:	d832      	bhi.n	8006c42 <_strtod_l+0x9a>
 8006bdc:	2a09      	cmp	r2, #9
 8006bde:	d236      	bcs.n	8006c4e <_strtod_l+0xa6>
 8006be0:	2a00      	cmp	r2, #0
 8006be2:	d03e      	beq.n	8006c62 <_strtod_l+0xba>
 8006be4:	2300      	movs	r3, #0
 8006be6:	930d      	str	r3, [sp, #52]	; 0x34
 8006be8:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8006bea:	782b      	ldrb	r3, [r5, #0]
 8006bec:	2b30      	cmp	r3, #48	; 0x30
 8006bee:	f040 80ac 	bne.w	8006d4a <_strtod_l+0x1a2>
 8006bf2:	786b      	ldrb	r3, [r5, #1]
 8006bf4:	2b58      	cmp	r3, #88	; 0x58
 8006bf6:	d001      	beq.n	8006bfc <_strtod_l+0x54>
 8006bf8:	2b78      	cmp	r3, #120	; 0x78
 8006bfa:	d167      	bne.n	8006ccc <_strtod_l+0x124>
 8006bfc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006bfe:	9301      	str	r3, [sp, #4]
 8006c00:	ab1c      	add	r3, sp, #112	; 0x70
 8006c02:	9300      	str	r3, [sp, #0]
 8006c04:	9702      	str	r7, [sp, #8]
 8006c06:	ab1d      	add	r3, sp, #116	; 0x74
 8006c08:	4a88      	ldr	r2, [pc, #544]	; (8006e2c <_strtod_l+0x284>)
 8006c0a:	a91b      	add	r1, sp, #108	; 0x6c
 8006c0c:	4648      	mov	r0, r9
 8006c0e:	f001 fcf2 	bl	80085f6 <__gethex>
 8006c12:	f010 0407 	ands.w	r4, r0, #7
 8006c16:	4606      	mov	r6, r0
 8006c18:	d005      	beq.n	8006c26 <_strtod_l+0x7e>
 8006c1a:	2c06      	cmp	r4, #6
 8006c1c:	d12b      	bne.n	8006c76 <_strtod_l+0xce>
 8006c1e:	3501      	adds	r5, #1
 8006c20:	2300      	movs	r3, #0
 8006c22:	951b      	str	r5, [sp, #108]	; 0x6c
 8006c24:	930d      	str	r3, [sp, #52]	; 0x34
 8006c26:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	f040 859a 	bne.w	8007762 <_strtod_l+0xbba>
 8006c2e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006c30:	b1e3      	cbz	r3, 8006c6c <_strtod_l+0xc4>
 8006c32:	4652      	mov	r2, sl
 8006c34:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006c38:	ec43 2b10 	vmov	d0, r2, r3
 8006c3c:	b021      	add	sp, #132	; 0x84
 8006c3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c42:	2a2b      	cmp	r2, #43	; 0x2b
 8006c44:	d015      	beq.n	8006c72 <_strtod_l+0xca>
 8006c46:	2a2d      	cmp	r2, #45	; 0x2d
 8006c48:	d004      	beq.n	8006c54 <_strtod_l+0xac>
 8006c4a:	2a20      	cmp	r2, #32
 8006c4c:	d1ca      	bne.n	8006be4 <_strtod_l+0x3c>
 8006c4e:	3301      	adds	r3, #1
 8006c50:	931b      	str	r3, [sp, #108]	; 0x6c
 8006c52:	e7bf      	b.n	8006bd4 <_strtod_l+0x2c>
 8006c54:	2201      	movs	r2, #1
 8006c56:	920d      	str	r2, [sp, #52]	; 0x34
 8006c58:	1c5a      	adds	r2, r3, #1
 8006c5a:	921b      	str	r2, [sp, #108]	; 0x6c
 8006c5c:	785b      	ldrb	r3, [r3, #1]
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d1c2      	bne.n	8006be8 <_strtod_l+0x40>
 8006c62:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006c64:	961b      	str	r6, [sp, #108]	; 0x6c
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	f040 8579 	bne.w	800775e <_strtod_l+0xbb6>
 8006c6c:	4652      	mov	r2, sl
 8006c6e:	465b      	mov	r3, fp
 8006c70:	e7e2      	b.n	8006c38 <_strtod_l+0x90>
 8006c72:	2200      	movs	r2, #0
 8006c74:	e7ef      	b.n	8006c56 <_strtod_l+0xae>
 8006c76:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8006c78:	b13a      	cbz	r2, 8006c8a <_strtod_l+0xe2>
 8006c7a:	2135      	movs	r1, #53	; 0x35
 8006c7c:	a81e      	add	r0, sp, #120	; 0x78
 8006c7e:	f002 fb83 	bl	8009388 <__copybits>
 8006c82:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006c84:	4648      	mov	r0, r9
 8006c86:	f001 ffef 	bl	8008c68 <_Bfree>
 8006c8a:	3c01      	subs	r4, #1
 8006c8c:	2c04      	cmp	r4, #4
 8006c8e:	d806      	bhi.n	8006c9e <_strtod_l+0xf6>
 8006c90:	e8df f004 	tbb	[pc, r4]
 8006c94:	1714030a 	.word	0x1714030a
 8006c98:	0a          	.byte	0x0a
 8006c99:	00          	.byte	0x00
 8006c9a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 8006c9e:	0730      	lsls	r0, r6, #28
 8006ca0:	d5c1      	bpl.n	8006c26 <_strtod_l+0x7e>
 8006ca2:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8006ca6:	e7be      	b.n	8006c26 <_strtod_l+0x7e>
 8006ca8:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 8006cac:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8006cae:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006cb2:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006cb6:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006cba:	e7f0      	b.n	8006c9e <_strtod_l+0xf6>
 8006cbc:	f8df b170 	ldr.w	fp, [pc, #368]	; 8006e30 <_strtod_l+0x288>
 8006cc0:	e7ed      	b.n	8006c9e <_strtod_l+0xf6>
 8006cc2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8006cc6:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8006cca:	e7e8      	b.n	8006c9e <_strtod_l+0xf6>
 8006ccc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006cce:	1c5a      	adds	r2, r3, #1
 8006cd0:	921b      	str	r2, [sp, #108]	; 0x6c
 8006cd2:	785b      	ldrb	r3, [r3, #1]
 8006cd4:	2b30      	cmp	r3, #48	; 0x30
 8006cd6:	d0f9      	beq.n	8006ccc <_strtod_l+0x124>
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d0a4      	beq.n	8006c26 <_strtod_l+0x7e>
 8006cdc:	2301      	movs	r3, #1
 8006cde:	2500      	movs	r5, #0
 8006ce0:	9306      	str	r3, [sp, #24]
 8006ce2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006ce4:	9308      	str	r3, [sp, #32]
 8006ce6:	9507      	str	r5, [sp, #28]
 8006ce8:	9505      	str	r5, [sp, #20]
 8006cea:	220a      	movs	r2, #10
 8006cec:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8006cee:	7807      	ldrb	r7, [r0, #0]
 8006cf0:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8006cf4:	b2d9      	uxtb	r1, r3
 8006cf6:	2909      	cmp	r1, #9
 8006cf8:	d929      	bls.n	8006d4e <_strtod_l+0x1a6>
 8006cfa:	4622      	mov	r2, r4
 8006cfc:	f8d8 1000 	ldr.w	r1, [r8]
 8006d00:	f002 fd96 	bl	8009830 <strncmp>
 8006d04:	2800      	cmp	r0, #0
 8006d06:	d031      	beq.n	8006d6c <_strtod_l+0x1c4>
 8006d08:	2000      	movs	r0, #0
 8006d0a:	9c05      	ldr	r4, [sp, #20]
 8006d0c:	9004      	str	r0, [sp, #16]
 8006d0e:	463b      	mov	r3, r7
 8006d10:	4602      	mov	r2, r0
 8006d12:	2b65      	cmp	r3, #101	; 0x65
 8006d14:	d001      	beq.n	8006d1a <_strtod_l+0x172>
 8006d16:	2b45      	cmp	r3, #69	; 0x45
 8006d18:	d114      	bne.n	8006d44 <_strtod_l+0x19c>
 8006d1a:	b924      	cbnz	r4, 8006d26 <_strtod_l+0x17e>
 8006d1c:	b910      	cbnz	r0, 8006d24 <_strtod_l+0x17c>
 8006d1e:	9b06      	ldr	r3, [sp, #24]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d09e      	beq.n	8006c62 <_strtod_l+0xba>
 8006d24:	2400      	movs	r4, #0
 8006d26:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8006d28:	1c73      	adds	r3, r6, #1
 8006d2a:	931b      	str	r3, [sp, #108]	; 0x6c
 8006d2c:	7873      	ldrb	r3, [r6, #1]
 8006d2e:	2b2b      	cmp	r3, #43	; 0x2b
 8006d30:	d078      	beq.n	8006e24 <_strtod_l+0x27c>
 8006d32:	2b2d      	cmp	r3, #45	; 0x2d
 8006d34:	d070      	beq.n	8006e18 <_strtod_l+0x270>
 8006d36:	f04f 0c00 	mov.w	ip, #0
 8006d3a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8006d3e:	2f09      	cmp	r7, #9
 8006d40:	d97c      	bls.n	8006e3c <_strtod_l+0x294>
 8006d42:	961b      	str	r6, [sp, #108]	; 0x6c
 8006d44:	f04f 0e00 	mov.w	lr, #0
 8006d48:	e09a      	b.n	8006e80 <_strtod_l+0x2d8>
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	e7c7      	b.n	8006cde <_strtod_l+0x136>
 8006d4e:	9905      	ldr	r1, [sp, #20]
 8006d50:	2908      	cmp	r1, #8
 8006d52:	bfdd      	ittte	le
 8006d54:	9907      	ldrle	r1, [sp, #28]
 8006d56:	fb02 3301 	mlale	r3, r2, r1, r3
 8006d5a:	9307      	strle	r3, [sp, #28]
 8006d5c:	fb02 3505 	mlagt	r5, r2, r5, r3
 8006d60:	9b05      	ldr	r3, [sp, #20]
 8006d62:	3001      	adds	r0, #1
 8006d64:	3301      	adds	r3, #1
 8006d66:	9305      	str	r3, [sp, #20]
 8006d68:	901b      	str	r0, [sp, #108]	; 0x6c
 8006d6a:	e7bf      	b.n	8006cec <_strtod_l+0x144>
 8006d6c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006d6e:	191a      	adds	r2, r3, r4
 8006d70:	921b      	str	r2, [sp, #108]	; 0x6c
 8006d72:	9a05      	ldr	r2, [sp, #20]
 8006d74:	5d1b      	ldrb	r3, [r3, r4]
 8006d76:	2a00      	cmp	r2, #0
 8006d78:	d037      	beq.n	8006dea <_strtod_l+0x242>
 8006d7a:	9c05      	ldr	r4, [sp, #20]
 8006d7c:	4602      	mov	r2, r0
 8006d7e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8006d82:	2909      	cmp	r1, #9
 8006d84:	d913      	bls.n	8006dae <_strtod_l+0x206>
 8006d86:	2101      	movs	r1, #1
 8006d88:	9104      	str	r1, [sp, #16]
 8006d8a:	e7c2      	b.n	8006d12 <_strtod_l+0x16a>
 8006d8c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006d8e:	1c5a      	adds	r2, r3, #1
 8006d90:	921b      	str	r2, [sp, #108]	; 0x6c
 8006d92:	785b      	ldrb	r3, [r3, #1]
 8006d94:	3001      	adds	r0, #1
 8006d96:	2b30      	cmp	r3, #48	; 0x30
 8006d98:	d0f8      	beq.n	8006d8c <_strtod_l+0x1e4>
 8006d9a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8006d9e:	2a08      	cmp	r2, #8
 8006da0:	f200 84e4 	bhi.w	800776c <_strtod_l+0xbc4>
 8006da4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8006da6:	9208      	str	r2, [sp, #32]
 8006da8:	4602      	mov	r2, r0
 8006daa:	2000      	movs	r0, #0
 8006dac:	4604      	mov	r4, r0
 8006dae:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8006db2:	f100 0101 	add.w	r1, r0, #1
 8006db6:	d012      	beq.n	8006dde <_strtod_l+0x236>
 8006db8:	440a      	add	r2, r1
 8006dba:	eb00 0c04 	add.w	ip, r0, r4
 8006dbe:	4621      	mov	r1, r4
 8006dc0:	270a      	movs	r7, #10
 8006dc2:	458c      	cmp	ip, r1
 8006dc4:	d113      	bne.n	8006dee <_strtod_l+0x246>
 8006dc6:	1821      	adds	r1, r4, r0
 8006dc8:	2908      	cmp	r1, #8
 8006dca:	f104 0401 	add.w	r4, r4, #1
 8006dce:	4404      	add	r4, r0
 8006dd0:	dc19      	bgt.n	8006e06 <_strtod_l+0x25e>
 8006dd2:	9b07      	ldr	r3, [sp, #28]
 8006dd4:	210a      	movs	r1, #10
 8006dd6:	fb01 e303 	mla	r3, r1, r3, lr
 8006dda:	9307      	str	r3, [sp, #28]
 8006ddc:	2100      	movs	r1, #0
 8006dde:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006de0:	1c58      	adds	r0, r3, #1
 8006de2:	901b      	str	r0, [sp, #108]	; 0x6c
 8006de4:	785b      	ldrb	r3, [r3, #1]
 8006de6:	4608      	mov	r0, r1
 8006de8:	e7c9      	b.n	8006d7e <_strtod_l+0x1d6>
 8006dea:	9805      	ldr	r0, [sp, #20]
 8006dec:	e7d3      	b.n	8006d96 <_strtod_l+0x1ee>
 8006dee:	2908      	cmp	r1, #8
 8006df0:	f101 0101 	add.w	r1, r1, #1
 8006df4:	dc03      	bgt.n	8006dfe <_strtod_l+0x256>
 8006df6:	9b07      	ldr	r3, [sp, #28]
 8006df8:	437b      	muls	r3, r7
 8006dfa:	9307      	str	r3, [sp, #28]
 8006dfc:	e7e1      	b.n	8006dc2 <_strtod_l+0x21a>
 8006dfe:	2910      	cmp	r1, #16
 8006e00:	bfd8      	it	le
 8006e02:	437d      	mulle	r5, r7
 8006e04:	e7dd      	b.n	8006dc2 <_strtod_l+0x21a>
 8006e06:	2c10      	cmp	r4, #16
 8006e08:	bfdc      	itt	le
 8006e0a:	210a      	movle	r1, #10
 8006e0c:	fb01 e505 	mlale	r5, r1, r5, lr
 8006e10:	e7e4      	b.n	8006ddc <_strtod_l+0x234>
 8006e12:	2301      	movs	r3, #1
 8006e14:	9304      	str	r3, [sp, #16]
 8006e16:	e781      	b.n	8006d1c <_strtod_l+0x174>
 8006e18:	f04f 0c01 	mov.w	ip, #1
 8006e1c:	1cb3      	adds	r3, r6, #2
 8006e1e:	931b      	str	r3, [sp, #108]	; 0x6c
 8006e20:	78b3      	ldrb	r3, [r6, #2]
 8006e22:	e78a      	b.n	8006d3a <_strtod_l+0x192>
 8006e24:	f04f 0c00 	mov.w	ip, #0
 8006e28:	e7f8      	b.n	8006e1c <_strtod_l+0x274>
 8006e2a:	bf00      	nop
 8006e2c:	08009dec 	.word	0x08009dec
 8006e30:	7ff00000 	.word	0x7ff00000
 8006e34:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006e36:	1c5f      	adds	r7, r3, #1
 8006e38:	971b      	str	r7, [sp, #108]	; 0x6c
 8006e3a:	785b      	ldrb	r3, [r3, #1]
 8006e3c:	2b30      	cmp	r3, #48	; 0x30
 8006e3e:	d0f9      	beq.n	8006e34 <_strtod_l+0x28c>
 8006e40:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8006e44:	2f08      	cmp	r7, #8
 8006e46:	f63f af7d 	bhi.w	8006d44 <_strtod_l+0x19c>
 8006e4a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8006e4e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006e50:	930a      	str	r3, [sp, #40]	; 0x28
 8006e52:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006e54:	1c5f      	adds	r7, r3, #1
 8006e56:	971b      	str	r7, [sp, #108]	; 0x6c
 8006e58:	785b      	ldrb	r3, [r3, #1]
 8006e5a:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8006e5e:	f1b8 0f09 	cmp.w	r8, #9
 8006e62:	d937      	bls.n	8006ed4 <_strtod_l+0x32c>
 8006e64:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006e66:	1a7f      	subs	r7, r7, r1
 8006e68:	2f08      	cmp	r7, #8
 8006e6a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8006e6e:	dc37      	bgt.n	8006ee0 <_strtod_l+0x338>
 8006e70:	45be      	cmp	lr, r7
 8006e72:	bfa8      	it	ge
 8006e74:	46be      	movge	lr, r7
 8006e76:	f1bc 0f00 	cmp.w	ip, #0
 8006e7a:	d001      	beq.n	8006e80 <_strtod_l+0x2d8>
 8006e7c:	f1ce 0e00 	rsb	lr, lr, #0
 8006e80:	2c00      	cmp	r4, #0
 8006e82:	d151      	bne.n	8006f28 <_strtod_l+0x380>
 8006e84:	2800      	cmp	r0, #0
 8006e86:	f47f aece 	bne.w	8006c26 <_strtod_l+0x7e>
 8006e8a:	9a06      	ldr	r2, [sp, #24]
 8006e8c:	2a00      	cmp	r2, #0
 8006e8e:	f47f aeca 	bne.w	8006c26 <_strtod_l+0x7e>
 8006e92:	9a04      	ldr	r2, [sp, #16]
 8006e94:	2a00      	cmp	r2, #0
 8006e96:	f47f aee4 	bne.w	8006c62 <_strtod_l+0xba>
 8006e9a:	2b4e      	cmp	r3, #78	; 0x4e
 8006e9c:	d027      	beq.n	8006eee <_strtod_l+0x346>
 8006e9e:	dc21      	bgt.n	8006ee4 <_strtod_l+0x33c>
 8006ea0:	2b49      	cmp	r3, #73	; 0x49
 8006ea2:	f47f aede 	bne.w	8006c62 <_strtod_l+0xba>
 8006ea6:	49a0      	ldr	r1, [pc, #640]	; (8007128 <_strtod_l+0x580>)
 8006ea8:	a81b      	add	r0, sp, #108	; 0x6c
 8006eaa:	f001 fdd7 	bl	8008a5c <__match>
 8006eae:	2800      	cmp	r0, #0
 8006eb0:	f43f aed7 	beq.w	8006c62 <_strtod_l+0xba>
 8006eb4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006eb6:	499d      	ldr	r1, [pc, #628]	; (800712c <_strtod_l+0x584>)
 8006eb8:	3b01      	subs	r3, #1
 8006eba:	a81b      	add	r0, sp, #108	; 0x6c
 8006ebc:	931b      	str	r3, [sp, #108]	; 0x6c
 8006ebe:	f001 fdcd 	bl	8008a5c <__match>
 8006ec2:	b910      	cbnz	r0, 8006eca <_strtod_l+0x322>
 8006ec4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006ec6:	3301      	adds	r3, #1
 8006ec8:	931b      	str	r3, [sp, #108]	; 0x6c
 8006eca:	f8df b274 	ldr.w	fp, [pc, #628]	; 8007140 <_strtod_l+0x598>
 8006ece:	f04f 0a00 	mov.w	sl, #0
 8006ed2:	e6a8      	b.n	8006c26 <_strtod_l+0x7e>
 8006ed4:	210a      	movs	r1, #10
 8006ed6:	fb01 3e0e 	mla	lr, r1, lr, r3
 8006eda:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8006ede:	e7b8      	b.n	8006e52 <_strtod_l+0x2aa>
 8006ee0:	46be      	mov	lr, r7
 8006ee2:	e7c8      	b.n	8006e76 <_strtod_l+0x2ce>
 8006ee4:	2b69      	cmp	r3, #105	; 0x69
 8006ee6:	d0de      	beq.n	8006ea6 <_strtod_l+0x2fe>
 8006ee8:	2b6e      	cmp	r3, #110	; 0x6e
 8006eea:	f47f aeba 	bne.w	8006c62 <_strtod_l+0xba>
 8006eee:	4990      	ldr	r1, [pc, #576]	; (8007130 <_strtod_l+0x588>)
 8006ef0:	a81b      	add	r0, sp, #108	; 0x6c
 8006ef2:	f001 fdb3 	bl	8008a5c <__match>
 8006ef6:	2800      	cmp	r0, #0
 8006ef8:	f43f aeb3 	beq.w	8006c62 <_strtod_l+0xba>
 8006efc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006efe:	781b      	ldrb	r3, [r3, #0]
 8006f00:	2b28      	cmp	r3, #40	; 0x28
 8006f02:	d10e      	bne.n	8006f22 <_strtod_l+0x37a>
 8006f04:	aa1e      	add	r2, sp, #120	; 0x78
 8006f06:	498b      	ldr	r1, [pc, #556]	; (8007134 <_strtod_l+0x58c>)
 8006f08:	a81b      	add	r0, sp, #108	; 0x6c
 8006f0a:	f001 fdbb 	bl	8008a84 <__hexnan>
 8006f0e:	2805      	cmp	r0, #5
 8006f10:	d107      	bne.n	8006f22 <_strtod_l+0x37a>
 8006f12:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006f14:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8006f18:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8006f1c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8006f20:	e681      	b.n	8006c26 <_strtod_l+0x7e>
 8006f22:	f8df b224 	ldr.w	fp, [pc, #548]	; 8007148 <_strtod_l+0x5a0>
 8006f26:	e7d2      	b.n	8006ece <_strtod_l+0x326>
 8006f28:	ebae 0302 	sub.w	r3, lr, r2
 8006f2c:	9306      	str	r3, [sp, #24]
 8006f2e:	9b05      	ldr	r3, [sp, #20]
 8006f30:	9807      	ldr	r0, [sp, #28]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	bf08      	it	eq
 8006f36:	4623      	moveq	r3, r4
 8006f38:	2c10      	cmp	r4, #16
 8006f3a:	9305      	str	r3, [sp, #20]
 8006f3c:	46a0      	mov	r8, r4
 8006f3e:	bfa8      	it	ge
 8006f40:	f04f 0810 	movge.w	r8, #16
 8006f44:	f7f9 fafe 	bl	8000544 <__aeabi_ui2d>
 8006f48:	2c09      	cmp	r4, #9
 8006f4a:	4682      	mov	sl, r0
 8006f4c:	468b      	mov	fp, r1
 8006f4e:	dc13      	bgt.n	8006f78 <_strtod_l+0x3d0>
 8006f50:	9b06      	ldr	r3, [sp, #24]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	f43f ae67 	beq.w	8006c26 <_strtod_l+0x7e>
 8006f58:	9b06      	ldr	r3, [sp, #24]
 8006f5a:	dd7a      	ble.n	8007052 <_strtod_l+0x4aa>
 8006f5c:	2b16      	cmp	r3, #22
 8006f5e:	dc61      	bgt.n	8007024 <_strtod_l+0x47c>
 8006f60:	4a75      	ldr	r2, [pc, #468]	; (8007138 <_strtod_l+0x590>)
 8006f62:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8006f66:	e9de 0100 	ldrd	r0, r1, [lr]
 8006f6a:	4652      	mov	r2, sl
 8006f6c:	465b      	mov	r3, fp
 8006f6e:	f7f9 fb63 	bl	8000638 <__aeabi_dmul>
 8006f72:	4682      	mov	sl, r0
 8006f74:	468b      	mov	fp, r1
 8006f76:	e656      	b.n	8006c26 <_strtod_l+0x7e>
 8006f78:	4b6f      	ldr	r3, [pc, #444]	; (8007138 <_strtod_l+0x590>)
 8006f7a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8006f7e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8006f82:	f7f9 fb59 	bl	8000638 <__aeabi_dmul>
 8006f86:	4606      	mov	r6, r0
 8006f88:	4628      	mov	r0, r5
 8006f8a:	460f      	mov	r7, r1
 8006f8c:	f7f9 fada 	bl	8000544 <__aeabi_ui2d>
 8006f90:	4602      	mov	r2, r0
 8006f92:	460b      	mov	r3, r1
 8006f94:	4630      	mov	r0, r6
 8006f96:	4639      	mov	r1, r7
 8006f98:	f7f9 f998 	bl	80002cc <__adddf3>
 8006f9c:	2c0f      	cmp	r4, #15
 8006f9e:	4682      	mov	sl, r0
 8006fa0:	468b      	mov	fp, r1
 8006fa2:	ddd5      	ble.n	8006f50 <_strtod_l+0x3a8>
 8006fa4:	9b06      	ldr	r3, [sp, #24]
 8006fa6:	eba4 0808 	sub.w	r8, r4, r8
 8006faa:	4498      	add	r8, r3
 8006fac:	f1b8 0f00 	cmp.w	r8, #0
 8006fb0:	f340 8096 	ble.w	80070e0 <_strtod_l+0x538>
 8006fb4:	f018 030f 	ands.w	r3, r8, #15
 8006fb8:	d00a      	beq.n	8006fd0 <_strtod_l+0x428>
 8006fba:	495f      	ldr	r1, [pc, #380]	; (8007138 <_strtod_l+0x590>)
 8006fbc:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006fc0:	4652      	mov	r2, sl
 8006fc2:	465b      	mov	r3, fp
 8006fc4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006fc8:	f7f9 fb36 	bl	8000638 <__aeabi_dmul>
 8006fcc:	4682      	mov	sl, r0
 8006fce:	468b      	mov	fp, r1
 8006fd0:	f038 080f 	bics.w	r8, r8, #15
 8006fd4:	d073      	beq.n	80070be <_strtod_l+0x516>
 8006fd6:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8006fda:	dd47      	ble.n	800706c <_strtod_l+0x4c4>
 8006fdc:	2400      	movs	r4, #0
 8006fde:	46a0      	mov	r8, r4
 8006fe0:	9407      	str	r4, [sp, #28]
 8006fe2:	9405      	str	r4, [sp, #20]
 8006fe4:	2322      	movs	r3, #34	; 0x22
 8006fe6:	f8df b158 	ldr.w	fp, [pc, #344]	; 8007140 <_strtod_l+0x598>
 8006fea:	f8c9 3000 	str.w	r3, [r9]
 8006fee:	f04f 0a00 	mov.w	sl, #0
 8006ff2:	9b07      	ldr	r3, [sp, #28]
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	f43f ae16 	beq.w	8006c26 <_strtod_l+0x7e>
 8006ffa:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006ffc:	4648      	mov	r0, r9
 8006ffe:	f001 fe33 	bl	8008c68 <_Bfree>
 8007002:	9905      	ldr	r1, [sp, #20]
 8007004:	4648      	mov	r0, r9
 8007006:	f001 fe2f 	bl	8008c68 <_Bfree>
 800700a:	4641      	mov	r1, r8
 800700c:	4648      	mov	r0, r9
 800700e:	f001 fe2b 	bl	8008c68 <_Bfree>
 8007012:	9907      	ldr	r1, [sp, #28]
 8007014:	4648      	mov	r0, r9
 8007016:	f001 fe27 	bl	8008c68 <_Bfree>
 800701a:	4621      	mov	r1, r4
 800701c:	4648      	mov	r0, r9
 800701e:	f001 fe23 	bl	8008c68 <_Bfree>
 8007022:	e600      	b.n	8006c26 <_strtod_l+0x7e>
 8007024:	9a06      	ldr	r2, [sp, #24]
 8007026:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800702a:	4293      	cmp	r3, r2
 800702c:	dbba      	blt.n	8006fa4 <_strtod_l+0x3fc>
 800702e:	4d42      	ldr	r5, [pc, #264]	; (8007138 <_strtod_l+0x590>)
 8007030:	f1c4 040f 	rsb	r4, r4, #15
 8007034:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8007038:	4652      	mov	r2, sl
 800703a:	465b      	mov	r3, fp
 800703c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007040:	f7f9 fafa 	bl	8000638 <__aeabi_dmul>
 8007044:	9b06      	ldr	r3, [sp, #24]
 8007046:	1b1c      	subs	r4, r3, r4
 8007048:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800704c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007050:	e78d      	b.n	8006f6e <_strtod_l+0x3c6>
 8007052:	f113 0f16 	cmn.w	r3, #22
 8007056:	dba5      	blt.n	8006fa4 <_strtod_l+0x3fc>
 8007058:	4a37      	ldr	r2, [pc, #220]	; (8007138 <_strtod_l+0x590>)
 800705a:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 800705e:	e9d2 2300 	ldrd	r2, r3, [r2]
 8007062:	4650      	mov	r0, sl
 8007064:	4659      	mov	r1, fp
 8007066:	f7f9 fc11 	bl	800088c <__aeabi_ddiv>
 800706a:	e782      	b.n	8006f72 <_strtod_l+0x3ca>
 800706c:	2300      	movs	r3, #0
 800706e:	4e33      	ldr	r6, [pc, #204]	; (800713c <_strtod_l+0x594>)
 8007070:	ea4f 1828 	mov.w	r8, r8, asr #4
 8007074:	4650      	mov	r0, sl
 8007076:	4659      	mov	r1, fp
 8007078:	461d      	mov	r5, r3
 800707a:	f1b8 0f01 	cmp.w	r8, #1
 800707e:	dc21      	bgt.n	80070c4 <_strtod_l+0x51c>
 8007080:	b10b      	cbz	r3, 8007086 <_strtod_l+0x4de>
 8007082:	4682      	mov	sl, r0
 8007084:	468b      	mov	fp, r1
 8007086:	4b2d      	ldr	r3, [pc, #180]	; (800713c <_strtod_l+0x594>)
 8007088:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800708c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8007090:	4652      	mov	r2, sl
 8007092:	465b      	mov	r3, fp
 8007094:	e9d5 0100 	ldrd	r0, r1, [r5]
 8007098:	f7f9 face 	bl	8000638 <__aeabi_dmul>
 800709c:	4b28      	ldr	r3, [pc, #160]	; (8007140 <_strtod_l+0x598>)
 800709e:	460a      	mov	r2, r1
 80070a0:	400b      	ands	r3, r1
 80070a2:	4928      	ldr	r1, [pc, #160]	; (8007144 <_strtod_l+0x59c>)
 80070a4:	428b      	cmp	r3, r1
 80070a6:	4682      	mov	sl, r0
 80070a8:	d898      	bhi.n	8006fdc <_strtod_l+0x434>
 80070aa:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80070ae:	428b      	cmp	r3, r1
 80070b0:	bf86      	itte	hi
 80070b2:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800714c <_strtod_l+0x5a4>
 80070b6:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 80070ba:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80070be:	2300      	movs	r3, #0
 80070c0:	9304      	str	r3, [sp, #16]
 80070c2:	e077      	b.n	80071b4 <_strtod_l+0x60c>
 80070c4:	f018 0f01 	tst.w	r8, #1
 80070c8:	d006      	beq.n	80070d8 <_strtod_l+0x530>
 80070ca:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 80070ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070d2:	f7f9 fab1 	bl	8000638 <__aeabi_dmul>
 80070d6:	2301      	movs	r3, #1
 80070d8:	3501      	adds	r5, #1
 80070da:	ea4f 0868 	mov.w	r8, r8, asr #1
 80070de:	e7cc      	b.n	800707a <_strtod_l+0x4d2>
 80070e0:	d0ed      	beq.n	80070be <_strtod_l+0x516>
 80070e2:	f1c8 0800 	rsb	r8, r8, #0
 80070e6:	f018 020f 	ands.w	r2, r8, #15
 80070ea:	d00a      	beq.n	8007102 <_strtod_l+0x55a>
 80070ec:	4b12      	ldr	r3, [pc, #72]	; (8007138 <_strtod_l+0x590>)
 80070ee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80070f2:	4650      	mov	r0, sl
 80070f4:	4659      	mov	r1, fp
 80070f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070fa:	f7f9 fbc7 	bl	800088c <__aeabi_ddiv>
 80070fe:	4682      	mov	sl, r0
 8007100:	468b      	mov	fp, r1
 8007102:	ea5f 1828 	movs.w	r8, r8, asr #4
 8007106:	d0da      	beq.n	80070be <_strtod_l+0x516>
 8007108:	f1b8 0f1f 	cmp.w	r8, #31
 800710c:	dd20      	ble.n	8007150 <_strtod_l+0x5a8>
 800710e:	2400      	movs	r4, #0
 8007110:	46a0      	mov	r8, r4
 8007112:	9407      	str	r4, [sp, #28]
 8007114:	9405      	str	r4, [sp, #20]
 8007116:	2322      	movs	r3, #34	; 0x22
 8007118:	f04f 0a00 	mov.w	sl, #0
 800711c:	f04f 0b00 	mov.w	fp, #0
 8007120:	f8c9 3000 	str.w	r3, [r9]
 8007124:	e765      	b.n	8006ff2 <_strtod_l+0x44a>
 8007126:	bf00      	nop
 8007128:	08009db5 	.word	0x08009db5
 800712c:	08009e43 	.word	0x08009e43
 8007130:	08009dbd 	.word	0x08009dbd
 8007134:	08009e00 	.word	0x08009e00
 8007138:	08009e80 	.word	0x08009e80
 800713c:	08009e58 	.word	0x08009e58
 8007140:	7ff00000 	.word	0x7ff00000
 8007144:	7ca00000 	.word	0x7ca00000
 8007148:	fff80000 	.word	0xfff80000
 800714c:	7fefffff 	.word	0x7fefffff
 8007150:	f018 0310 	ands.w	r3, r8, #16
 8007154:	bf18      	it	ne
 8007156:	236a      	movne	r3, #106	; 0x6a
 8007158:	4da0      	ldr	r5, [pc, #640]	; (80073dc <_strtod_l+0x834>)
 800715a:	9304      	str	r3, [sp, #16]
 800715c:	4650      	mov	r0, sl
 800715e:	4659      	mov	r1, fp
 8007160:	2300      	movs	r3, #0
 8007162:	f1b8 0f00 	cmp.w	r8, #0
 8007166:	f300 810a 	bgt.w	800737e <_strtod_l+0x7d6>
 800716a:	b10b      	cbz	r3, 8007170 <_strtod_l+0x5c8>
 800716c:	4682      	mov	sl, r0
 800716e:	468b      	mov	fp, r1
 8007170:	9b04      	ldr	r3, [sp, #16]
 8007172:	b1bb      	cbz	r3, 80071a4 <_strtod_l+0x5fc>
 8007174:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8007178:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800717c:	2b00      	cmp	r3, #0
 800717e:	4659      	mov	r1, fp
 8007180:	dd10      	ble.n	80071a4 <_strtod_l+0x5fc>
 8007182:	2b1f      	cmp	r3, #31
 8007184:	f340 8107 	ble.w	8007396 <_strtod_l+0x7ee>
 8007188:	2b34      	cmp	r3, #52	; 0x34
 800718a:	bfde      	ittt	le
 800718c:	3b20      	suble	r3, #32
 800718e:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
 8007192:	fa02 f303 	lslle.w	r3, r2, r3
 8007196:	f04f 0a00 	mov.w	sl, #0
 800719a:	bfcc      	ite	gt
 800719c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80071a0:	ea03 0b01 	andle.w	fp, r3, r1
 80071a4:	2200      	movs	r2, #0
 80071a6:	2300      	movs	r3, #0
 80071a8:	4650      	mov	r0, sl
 80071aa:	4659      	mov	r1, fp
 80071ac:	f7f9 fcac 	bl	8000b08 <__aeabi_dcmpeq>
 80071b0:	2800      	cmp	r0, #0
 80071b2:	d1ac      	bne.n	800710e <_strtod_l+0x566>
 80071b4:	9b07      	ldr	r3, [sp, #28]
 80071b6:	9300      	str	r3, [sp, #0]
 80071b8:	9a05      	ldr	r2, [sp, #20]
 80071ba:	9908      	ldr	r1, [sp, #32]
 80071bc:	4623      	mov	r3, r4
 80071be:	4648      	mov	r0, r9
 80071c0:	f001 fda4 	bl	8008d0c <__s2b>
 80071c4:	9007      	str	r0, [sp, #28]
 80071c6:	2800      	cmp	r0, #0
 80071c8:	f43f af08 	beq.w	8006fdc <_strtod_l+0x434>
 80071cc:	9a06      	ldr	r2, [sp, #24]
 80071ce:	9b06      	ldr	r3, [sp, #24]
 80071d0:	2a00      	cmp	r2, #0
 80071d2:	f1c3 0300 	rsb	r3, r3, #0
 80071d6:	bfa8      	it	ge
 80071d8:	2300      	movge	r3, #0
 80071da:	930e      	str	r3, [sp, #56]	; 0x38
 80071dc:	2400      	movs	r4, #0
 80071de:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80071e2:	9316      	str	r3, [sp, #88]	; 0x58
 80071e4:	46a0      	mov	r8, r4
 80071e6:	9b07      	ldr	r3, [sp, #28]
 80071e8:	4648      	mov	r0, r9
 80071ea:	6859      	ldr	r1, [r3, #4]
 80071ec:	f001 fd08 	bl	8008c00 <_Balloc>
 80071f0:	9005      	str	r0, [sp, #20]
 80071f2:	2800      	cmp	r0, #0
 80071f4:	f43f aef6 	beq.w	8006fe4 <_strtod_l+0x43c>
 80071f8:	9b07      	ldr	r3, [sp, #28]
 80071fa:	691a      	ldr	r2, [r3, #16]
 80071fc:	3202      	adds	r2, #2
 80071fe:	f103 010c 	add.w	r1, r3, #12
 8007202:	0092      	lsls	r2, r2, #2
 8007204:	300c      	adds	r0, #12
 8007206:	f7fe fe3b 	bl	8005e80 <memcpy>
 800720a:	aa1e      	add	r2, sp, #120	; 0x78
 800720c:	a91d      	add	r1, sp, #116	; 0x74
 800720e:	ec4b ab10 	vmov	d0, sl, fp
 8007212:	4648      	mov	r0, r9
 8007214:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8007218:	f002 f834 	bl	8009284 <__d2b>
 800721c:	901c      	str	r0, [sp, #112]	; 0x70
 800721e:	2800      	cmp	r0, #0
 8007220:	f43f aee0 	beq.w	8006fe4 <_strtod_l+0x43c>
 8007224:	2101      	movs	r1, #1
 8007226:	4648      	mov	r0, r9
 8007228:	f001 fdfc 	bl	8008e24 <__i2b>
 800722c:	4680      	mov	r8, r0
 800722e:	2800      	cmp	r0, #0
 8007230:	f43f aed8 	beq.w	8006fe4 <_strtod_l+0x43c>
 8007234:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8007236:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007238:	2e00      	cmp	r6, #0
 800723a:	bfab      	itete	ge
 800723c:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800723e:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8007240:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8007242:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8007244:	bfac      	ite	ge
 8007246:	18f7      	addge	r7, r6, r3
 8007248:	1b9d      	sublt	r5, r3, r6
 800724a:	9b04      	ldr	r3, [sp, #16]
 800724c:	1af6      	subs	r6, r6, r3
 800724e:	4416      	add	r6, r2
 8007250:	4b63      	ldr	r3, [pc, #396]	; (80073e0 <_strtod_l+0x838>)
 8007252:	3e01      	subs	r6, #1
 8007254:	429e      	cmp	r6, r3
 8007256:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800725a:	f280 80af 	bge.w	80073bc <_strtod_l+0x814>
 800725e:	1b9b      	subs	r3, r3, r6
 8007260:	2b1f      	cmp	r3, #31
 8007262:	eba2 0203 	sub.w	r2, r2, r3
 8007266:	f04f 0101 	mov.w	r1, #1
 800726a:	f300 809b 	bgt.w	80073a4 <_strtod_l+0x7fc>
 800726e:	fa01 f303 	lsl.w	r3, r1, r3
 8007272:	930f      	str	r3, [sp, #60]	; 0x3c
 8007274:	2300      	movs	r3, #0
 8007276:	930a      	str	r3, [sp, #40]	; 0x28
 8007278:	18be      	adds	r6, r7, r2
 800727a:	9b04      	ldr	r3, [sp, #16]
 800727c:	42b7      	cmp	r7, r6
 800727e:	4415      	add	r5, r2
 8007280:	441d      	add	r5, r3
 8007282:	463b      	mov	r3, r7
 8007284:	bfa8      	it	ge
 8007286:	4633      	movge	r3, r6
 8007288:	42ab      	cmp	r3, r5
 800728a:	bfa8      	it	ge
 800728c:	462b      	movge	r3, r5
 800728e:	2b00      	cmp	r3, #0
 8007290:	bfc2      	ittt	gt
 8007292:	1af6      	subgt	r6, r6, r3
 8007294:	1aed      	subgt	r5, r5, r3
 8007296:	1aff      	subgt	r7, r7, r3
 8007298:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800729a:	b1bb      	cbz	r3, 80072cc <_strtod_l+0x724>
 800729c:	4641      	mov	r1, r8
 800729e:	461a      	mov	r2, r3
 80072a0:	4648      	mov	r0, r9
 80072a2:	f001 fe5f 	bl	8008f64 <__pow5mult>
 80072a6:	4680      	mov	r8, r0
 80072a8:	2800      	cmp	r0, #0
 80072aa:	f43f ae9b 	beq.w	8006fe4 <_strtod_l+0x43c>
 80072ae:	4601      	mov	r1, r0
 80072b0:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80072b2:	4648      	mov	r0, r9
 80072b4:	f001 fdbf 	bl	8008e36 <__multiply>
 80072b8:	900c      	str	r0, [sp, #48]	; 0x30
 80072ba:	2800      	cmp	r0, #0
 80072bc:	f43f ae92 	beq.w	8006fe4 <_strtod_l+0x43c>
 80072c0:	991c      	ldr	r1, [sp, #112]	; 0x70
 80072c2:	4648      	mov	r0, r9
 80072c4:	f001 fcd0 	bl	8008c68 <_Bfree>
 80072c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80072ca:	931c      	str	r3, [sp, #112]	; 0x70
 80072cc:	2e00      	cmp	r6, #0
 80072ce:	dc7a      	bgt.n	80073c6 <_strtod_l+0x81e>
 80072d0:	9b06      	ldr	r3, [sp, #24]
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	dd08      	ble.n	80072e8 <_strtod_l+0x740>
 80072d6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80072d8:	9905      	ldr	r1, [sp, #20]
 80072da:	4648      	mov	r0, r9
 80072dc:	f001 fe42 	bl	8008f64 <__pow5mult>
 80072e0:	9005      	str	r0, [sp, #20]
 80072e2:	2800      	cmp	r0, #0
 80072e4:	f43f ae7e 	beq.w	8006fe4 <_strtod_l+0x43c>
 80072e8:	2d00      	cmp	r5, #0
 80072ea:	dd08      	ble.n	80072fe <_strtod_l+0x756>
 80072ec:	462a      	mov	r2, r5
 80072ee:	9905      	ldr	r1, [sp, #20]
 80072f0:	4648      	mov	r0, r9
 80072f2:	f001 fe85 	bl	8009000 <__lshift>
 80072f6:	9005      	str	r0, [sp, #20]
 80072f8:	2800      	cmp	r0, #0
 80072fa:	f43f ae73 	beq.w	8006fe4 <_strtod_l+0x43c>
 80072fe:	2f00      	cmp	r7, #0
 8007300:	dd08      	ble.n	8007314 <_strtod_l+0x76c>
 8007302:	4641      	mov	r1, r8
 8007304:	463a      	mov	r2, r7
 8007306:	4648      	mov	r0, r9
 8007308:	f001 fe7a 	bl	8009000 <__lshift>
 800730c:	4680      	mov	r8, r0
 800730e:	2800      	cmp	r0, #0
 8007310:	f43f ae68 	beq.w	8006fe4 <_strtod_l+0x43c>
 8007314:	9a05      	ldr	r2, [sp, #20]
 8007316:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007318:	4648      	mov	r0, r9
 800731a:	f001 fedf 	bl	80090dc <__mdiff>
 800731e:	4604      	mov	r4, r0
 8007320:	2800      	cmp	r0, #0
 8007322:	f43f ae5f 	beq.w	8006fe4 <_strtod_l+0x43c>
 8007326:	68c3      	ldr	r3, [r0, #12]
 8007328:	930c      	str	r3, [sp, #48]	; 0x30
 800732a:	2300      	movs	r3, #0
 800732c:	60c3      	str	r3, [r0, #12]
 800732e:	4641      	mov	r1, r8
 8007330:	f001 feba 	bl	80090a8 <__mcmp>
 8007334:	2800      	cmp	r0, #0
 8007336:	da55      	bge.n	80073e4 <_strtod_l+0x83c>
 8007338:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800733a:	b9e3      	cbnz	r3, 8007376 <_strtod_l+0x7ce>
 800733c:	f1ba 0f00 	cmp.w	sl, #0
 8007340:	d119      	bne.n	8007376 <_strtod_l+0x7ce>
 8007342:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007346:	b9b3      	cbnz	r3, 8007376 <_strtod_l+0x7ce>
 8007348:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800734c:	0d1b      	lsrs	r3, r3, #20
 800734e:	051b      	lsls	r3, r3, #20
 8007350:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007354:	d90f      	bls.n	8007376 <_strtod_l+0x7ce>
 8007356:	6963      	ldr	r3, [r4, #20]
 8007358:	b913      	cbnz	r3, 8007360 <_strtod_l+0x7b8>
 800735a:	6923      	ldr	r3, [r4, #16]
 800735c:	2b01      	cmp	r3, #1
 800735e:	dd0a      	ble.n	8007376 <_strtod_l+0x7ce>
 8007360:	4621      	mov	r1, r4
 8007362:	2201      	movs	r2, #1
 8007364:	4648      	mov	r0, r9
 8007366:	f001 fe4b 	bl	8009000 <__lshift>
 800736a:	4641      	mov	r1, r8
 800736c:	4604      	mov	r4, r0
 800736e:	f001 fe9b 	bl	80090a8 <__mcmp>
 8007372:	2800      	cmp	r0, #0
 8007374:	dc67      	bgt.n	8007446 <_strtod_l+0x89e>
 8007376:	9b04      	ldr	r3, [sp, #16]
 8007378:	2b00      	cmp	r3, #0
 800737a:	d171      	bne.n	8007460 <_strtod_l+0x8b8>
 800737c:	e63d      	b.n	8006ffa <_strtod_l+0x452>
 800737e:	f018 0f01 	tst.w	r8, #1
 8007382:	d004      	beq.n	800738e <_strtod_l+0x7e6>
 8007384:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007388:	f7f9 f956 	bl	8000638 <__aeabi_dmul>
 800738c:	2301      	movs	r3, #1
 800738e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007392:	3508      	adds	r5, #8
 8007394:	e6e5      	b.n	8007162 <_strtod_l+0x5ba>
 8007396:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800739a:	fa02 f303 	lsl.w	r3, r2, r3
 800739e:	ea03 0a0a 	and.w	sl, r3, sl
 80073a2:	e6ff      	b.n	80071a4 <_strtod_l+0x5fc>
 80073a4:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 80073a8:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 80073ac:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 80073b0:	36e2      	adds	r6, #226	; 0xe2
 80073b2:	fa01 f306 	lsl.w	r3, r1, r6
 80073b6:	930a      	str	r3, [sp, #40]	; 0x28
 80073b8:	910f      	str	r1, [sp, #60]	; 0x3c
 80073ba:	e75d      	b.n	8007278 <_strtod_l+0x6d0>
 80073bc:	2300      	movs	r3, #0
 80073be:	930a      	str	r3, [sp, #40]	; 0x28
 80073c0:	2301      	movs	r3, #1
 80073c2:	930f      	str	r3, [sp, #60]	; 0x3c
 80073c4:	e758      	b.n	8007278 <_strtod_l+0x6d0>
 80073c6:	4632      	mov	r2, r6
 80073c8:	991c      	ldr	r1, [sp, #112]	; 0x70
 80073ca:	4648      	mov	r0, r9
 80073cc:	f001 fe18 	bl	8009000 <__lshift>
 80073d0:	901c      	str	r0, [sp, #112]	; 0x70
 80073d2:	2800      	cmp	r0, #0
 80073d4:	f47f af7c 	bne.w	80072d0 <_strtod_l+0x728>
 80073d8:	e604      	b.n	8006fe4 <_strtod_l+0x43c>
 80073da:	bf00      	nop
 80073dc:	08009e18 	.word	0x08009e18
 80073e0:	fffffc02 	.word	0xfffffc02
 80073e4:	465d      	mov	r5, fp
 80073e6:	f040 8086 	bne.w	80074f6 <_strtod_l+0x94e>
 80073ea:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80073ec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80073f0:	b32a      	cbz	r2, 800743e <_strtod_l+0x896>
 80073f2:	4aaf      	ldr	r2, [pc, #700]	; (80076b0 <_strtod_l+0xb08>)
 80073f4:	4293      	cmp	r3, r2
 80073f6:	d153      	bne.n	80074a0 <_strtod_l+0x8f8>
 80073f8:	9b04      	ldr	r3, [sp, #16]
 80073fa:	4650      	mov	r0, sl
 80073fc:	b1d3      	cbz	r3, 8007434 <_strtod_l+0x88c>
 80073fe:	4aad      	ldr	r2, [pc, #692]	; (80076b4 <_strtod_l+0xb0c>)
 8007400:	402a      	ands	r2, r5
 8007402:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8007406:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800740a:	d816      	bhi.n	800743a <_strtod_l+0x892>
 800740c:	0d12      	lsrs	r2, r2, #20
 800740e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007412:	fa01 f303 	lsl.w	r3, r1, r3
 8007416:	4298      	cmp	r0, r3
 8007418:	d142      	bne.n	80074a0 <_strtod_l+0x8f8>
 800741a:	4ba7      	ldr	r3, [pc, #668]	; (80076b8 <_strtod_l+0xb10>)
 800741c:	429d      	cmp	r5, r3
 800741e:	d102      	bne.n	8007426 <_strtod_l+0x87e>
 8007420:	3001      	adds	r0, #1
 8007422:	f43f addf 	beq.w	8006fe4 <_strtod_l+0x43c>
 8007426:	4ba3      	ldr	r3, [pc, #652]	; (80076b4 <_strtod_l+0xb0c>)
 8007428:	402b      	ands	r3, r5
 800742a:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800742e:	f04f 0a00 	mov.w	sl, #0
 8007432:	e7a0      	b.n	8007376 <_strtod_l+0x7ce>
 8007434:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007438:	e7ed      	b.n	8007416 <_strtod_l+0x86e>
 800743a:	460b      	mov	r3, r1
 800743c:	e7eb      	b.n	8007416 <_strtod_l+0x86e>
 800743e:	bb7b      	cbnz	r3, 80074a0 <_strtod_l+0x8f8>
 8007440:	f1ba 0f00 	cmp.w	sl, #0
 8007444:	d12c      	bne.n	80074a0 <_strtod_l+0x8f8>
 8007446:	9904      	ldr	r1, [sp, #16]
 8007448:	4a9a      	ldr	r2, [pc, #616]	; (80076b4 <_strtod_l+0xb0c>)
 800744a:	465b      	mov	r3, fp
 800744c:	b1f1      	cbz	r1, 800748c <_strtod_l+0x8e4>
 800744e:	ea02 010b 	and.w	r1, r2, fp
 8007452:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007456:	dc19      	bgt.n	800748c <_strtod_l+0x8e4>
 8007458:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800745c:	f77f ae5b 	ble.w	8007116 <_strtod_l+0x56e>
 8007460:	4a96      	ldr	r2, [pc, #600]	; (80076bc <_strtod_l+0xb14>)
 8007462:	2300      	movs	r3, #0
 8007464:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8007468:	4650      	mov	r0, sl
 800746a:	4659      	mov	r1, fp
 800746c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007470:	f7f9 f8e2 	bl	8000638 <__aeabi_dmul>
 8007474:	4682      	mov	sl, r0
 8007476:	468b      	mov	fp, r1
 8007478:	2900      	cmp	r1, #0
 800747a:	f47f adbe 	bne.w	8006ffa <_strtod_l+0x452>
 800747e:	2800      	cmp	r0, #0
 8007480:	f47f adbb 	bne.w	8006ffa <_strtod_l+0x452>
 8007484:	2322      	movs	r3, #34	; 0x22
 8007486:	f8c9 3000 	str.w	r3, [r9]
 800748a:	e5b6      	b.n	8006ffa <_strtod_l+0x452>
 800748c:	4013      	ands	r3, r2
 800748e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007492:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007496:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800749a:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800749e:	e76a      	b.n	8007376 <_strtod_l+0x7ce>
 80074a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074a2:	b193      	cbz	r3, 80074ca <_strtod_l+0x922>
 80074a4:	422b      	tst	r3, r5
 80074a6:	f43f af66 	beq.w	8007376 <_strtod_l+0x7ce>
 80074aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80074ac:	9a04      	ldr	r2, [sp, #16]
 80074ae:	4650      	mov	r0, sl
 80074b0:	4659      	mov	r1, fp
 80074b2:	b173      	cbz	r3, 80074d2 <_strtod_l+0x92a>
 80074b4:	f7ff fb5c 	bl	8006b70 <sulp>
 80074b8:	4602      	mov	r2, r0
 80074ba:	460b      	mov	r3, r1
 80074bc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80074c0:	f7f8 ff04 	bl	80002cc <__adddf3>
 80074c4:	4682      	mov	sl, r0
 80074c6:	468b      	mov	fp, r1
 80074c8:	e755      	b.n	8007376 <_strtod_l+0x7ce>
 80074ca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80074cc:	ea13 0f0a 	tst.w	r3, sl
 80074d0:	e7e9      	b.n	80074a6 <_strtod_l+0x8fe>
 80074d2:	f7ff fb4d 	bl	8006b70 <sulp>
 80074d6:	4602      	mov	r2, r0
 80074d8:	460b      	mov	r3, r1
 80074da:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80074de:	f7f8 fef3 	bl	80002c8 <__aeabi_dsub>
 80074e2:	2200      	movs	r2, #0
 80074e4:	2300      	movs	r3, #0
 80074e6:	4682      	mov	sl, r0
 80074e8:	468b      	mov	fp, r1
 80074ea:	f7f9 fb0d 	bl	8000b08 <__aeabi_dcmpeq>
 80074ee:	2800      	cmp	r0, #0
 80074f0:	f47f ae11 	bne.w	8007116 <_strtod_l+0x56e>
 80074f4:	e73f      	b.n	8007376 <_strtod_l+0x7ce>
 80074f6:	4641      	mov	r1, r8
 80074f8:	4620      	mov	r0, r4
 80074fa:	f001 ff12 	bl	8009322 <__ratio>
 80074fe:	ec57 6b10 	vmov	r6, r7, d0
 8007502:	2200      	movs	r2, #0
 8007504:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007508:	ee10 0a10 	vmov	r0, s0
 800750c:	4639      	mov	r1, r7
 800750e:	f7f9 fb0f 	bl	8000b30 <__aeabi_dcmple>
 8007512:	2800      	cmp	r0, #0
 8007514:	d077      	beq.n	8007606 <_strtod_l+0xa5e>
 8007516:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007518:	2b00      	cmp	r3, #0
 800751a:	d04a      	beq.n	80075b2 <_strtod_l+0xa0a>
 800751c:	4b68      	ldr	r3, [pc, #416]	; (80076c0 <_strtod_l+0xb18>)
 800751e:	2200      	movs	r2, #0
 8007520:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8007524:	4f66      	ldr	r7, [pc, #408]	; (80076c0 <_strtod_l+0xb18>)
 8007526:	2600      	movs	r6, #0
 8007528:	4b62      	ldr	r3, [pc, #392]	; (80076b4 <_strtod_l+0xb0c>)
 800752a:	402b      	ands	r3, r5
 800752c:	930f      	str	r3, [sp, #60]	; 0x3c
 800752e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007530:	4b64      	ldr	r3, [pc, #400]	; (80076c4 <_strtod_l+0xb1c>)
 8007532:	429a      	cmp	r2, r3
 8007534:	f040 80ce 	bne.w	80076d4 <_strtod_l+0xb2c>
 8007538:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800753c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007540:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8007544:	ec4b ab10 	vmov	d0, sl, fp
 8007548:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800754c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007550:	f001 fe22 	bl	8009198 <__ulp>
 8007554:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007558:	ec53 2b10 	vmov	r2, r3, d0
 800755c:	f7f9 f86c 	bl	8000638 <__aeabi_dmul>
 8007560:	4652      	mov	r2, sl
 8007562:	465b      	mov	r3, fp
 8007564:	f7f8 feb2 	bl	80002cc <__adddf3>
 8007568:	460b      	mov	r3, r1
 800756a:	4952      	ldr	r1, [pc, #328]	; (80076b4 <_strtod_l+0xb0c>)
 800756c:	4a56      	ldr	r2, [pc, #344]	; (80076c8 <_strtod_l+0xb20>)
 800756e:	4019      	ands	r1, r3
 8007570:	4291      	cmp	r1, r2
 8007572:	4682      	mov	sl, r0
 8007574:	d95b      	bls.n	800762e <_strtod_l+0xa86>
 8007576:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007578:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800757c:	4293      	cmp	r3, r2
 800757e:	d103      	bne.n	8007588 <_strtod_l+0x9e0>
 8007580:	9b08      	ldr	r3, [sp, #32]
 8007582:	3301      	adds	r3, #1
 8007584:	f43f ad2e 	beq.w	8006fe4 <_strtod_l+0x43c>
 8007588:	f8df b12c 	ldr.w	fp, [pc, #300]	; 80076b8 <_strtod_l+0xb10>
 800758c:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8007590:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007592:	4648      	mov	r0, r9
 8007594:	f001 fb68 	bl	8008c68 <_Bfree>
 8007598:	9905      	ldr	r1, [sp, #20]
 800759a:	4648      	mov	r0, r9
 800759c:	f001 fb64 	bl	8008c68 <_Bfree>
 80075a0:	4641      	mov	r1, r8
 80075a2:	4648      	mov	r0, r9
 80075a4:	f001 fb60 	bl	8008c68 <_Bfree>
 80075a8:	4621      	mov	r1, r4
 80075aa:	4648      	mov	r0, r9
 80075ac:	f001 fb5c 	bl	8008c68 <_Bfree>
 80075b0:	e619      	b.n	80071e6 <_strtod_l+0x63e>
 80075b2:	f1ba 0f00 	cmp.w	sl, #0
 80075b6:	d11a      	bne.n	80075ee <_strtod_l+0xa46>
 80075b8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80075bc:	b9eb      	cbnz	r3, 80075fa <_strtod_l+0xa52>
 80075be:	2200      	movs	r2, #0
 80075c0:	4b3f      	ldr	r3, [pc, #252]	; (80076c0 <_strtod_l+0xb18>)
 80075c2:	4630      	mov	r0, r6
 80075c4:	4639      	mov	r1, r7
 80075c6:	f7f9 faa9 	bl	8000b1c <__aeabi_dcmplt>
 80075ca:	b9c8      	cbnz	r0, 8007600 <_strtod_l+0xa58>
 80075cc:	4630      	mov	r0, r6
 80075ce:	4639      	mov	r1, r7
 80075d0:	2200      	movs	r2, #0
 80075d2:	4b3e      	ldr	r3, [pc, #248]	; (80076cc <_strtod_l+0xb24>)
 80075d4:	f7f9 f830 	bl	8000638 <__aeabi_dmul>
 80075d8:	4606      	mov	r6, r0
 80075da:	460f      	mov	r7, r1
 80075dc:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80075e0:	9618      	str	r6, [sp, #96]	; 0x60
 80075e2:	9319      	str	r3, [sp, #100]	; 0x64
 80075e4:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 80075e8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80075ec:	e79c      	b.n	8007528 <_strtod_l+0x980>
 80075ee:	f1ba 0f01 	cmp.w	sl, #1
 80075f2:	d102      	bne.n	80075fa <_strtod_l+0xa52>
 80075f4:	2d00      	cmp	r5, #0
 80075f6:	f43f ad8e 	beq.w	8007116 <_strtod_l+0x56e>
 80075fa:	2200      	movs	r2, #0
 80075fc:	4b34      	ldr	r3, [pc, #208]	; (80076d0 <_strtod_l+0xb28>)
 80075fe:	e78f      	b.n	8007520 <_strtod_l+0x978>
 8007600:	2600      	movs	r6, #0
 8007602:	4f32      	ldr	r7, [pc, #200]	; (80076cc <_strtod_l+0xb24>)
 8007604:	e7ea      	b.n	80075dc <_strtod_l+0xa34>
 8007606:	4b31      	ldr	r3, [pc, #196]	; (80076cc <_strtod_l+0xb24>)
 8007608:	4630      	mov	r0, r6
 800760a:	4639      	mov	r1, r7
 800760c:	2200      	movs	r2, #0
 800760e:	f7f9 f813 	bl	8000638 <__aeabi_dmul>
 8007612:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007614:	4606      	mov	r6, r0
 8007616:	460f      	mov	r7, r1
 8007618:	b933      	cbnz	r3, 8007628 <_strtod_l+0xa80>
 800761a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800761e:	9010      	str	r0, [sp, #64]	; 0x40
 8007620:	9311      	str	r3, [sp, #68]	; 0x44
 8007622:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007626:	e7df      	b.n	80075e8 <_strtod_l+0xa40>
 8007628:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800762c:	e7f9      	b.n	8007622 <_strtod_l+0xa7a>
 800762e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8007632:	9b04      	ldr	r3, [sp, #16]
 8007634:	2b00      	cmp	r3, #0
 8007636:	d1ab      	bne.n	8007590 <_strtod_l+0x9e8>
 8007638:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800763c:	0d1b      	lsrs	r3, r3, #20
 800763e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007640:	051b      	lsls	r3, r3, #20
 8007642:	429a      	cmp	r2, r3
 8007644:	465d      	mov	r5, fp
 8007646:	d1a3      	bne.n	8007590 <_strtod_l+0x9e8>
 8007648:	4639      	mov	r1, r7
 800764a:	4630      	mov	r0, r6
 800764c:	f7f9 faa4 	bl	8000b98 <__aeabi_d2iz>
 8007650:	f7f8 ff88 	bl	8000564 <__aeabi_i2d>
 8007654:	460b      	mov	r3, r1
 8007656:	4602      	mov	r2, r0
 8007658:	4639      	mov	r1, r7
 800765a:	4630      	mov	r0, r6
 800765c:	f7f8 fe34 	bl	80002c8 <__aeabi_dsub>
 8007660:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007662:	4606      	mov	r6, r0
 8007664:	460f      	mov	r7, r1
 8007666:	b933      	cbnz	r3, 8007676 <_strtod_l+0xace>
 8007668:	f1ba 0f00 	cmp.w	sl, #0
 800766c:	d103      	bne.n	8007676 <_strtod_l+0xace>
 800766e:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8007672:	2d00      	cmp	r5, #0
 8007674:	d06d      	beq.n	8007752 <_strtod_l+0xbaa>
 8007676:	a30a      	add	r3, pc, #40	; (adr r3, 80076a0 <_strtod_l+0xaf8>)
 8007678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800767c:	4630      	mov	r0, r6
 800767e:	4639      	mov	r1, r7
 8007680:	f7f9 fa4c 	bl	8000b1c <__aeabi_dcmplt>
 8007684:	2800      	cmp	r0, #0
 8007686:	f47f acb8 	bne.w	8006ffa <_strtod_l+0x452>
 800768a:	a307      	add	r3, pc, #28	; (adr r3, 80076a8 <_strtod_l+0xb00>)
 800768c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007690:	4630      	mov	r0, r6
 8007692:	4639      	mov	r1, r7
 8007694:	f7f9 fa60 	bl	8000b58 <__aeabi_dcmpgt>
 8007698:	2800      	cmp	r0, #0
 800769a:	f43f af79 	beq.w	8007590 <_strtod_l+0x9e8>
 800769e:	e4ac      	b.n	8006ffa <_strtod_l+0x452>
 80076a0:	94a03595 	.word	0x94a03595
 80076a4:	3fdfffff 	.word	0x3fdfffff
 80076a8:	35afe535 	.word	0x35afe535
 80076ac:	3fe00000 	.word	0x3fe00000
 80076b0:	000fffff 	.word	0x000fffff
 80076b4:	7ff00000 	.word	0x7ff00000
 80076b8:	7fefffff 	.word	0x7fefffff
 80076bc:	39500000 	.word	0x39500000
 80076c0:	3ff00000 	.word	0x3ff00000
 80076c4:	7fe00000 	.word	0x7fe00000
 80076c8:	7c9fffff 	.word	0x7c9fffff
 80076cc:	3fe00000 	.word	0x3fe00000
 80076d0:	bff00000 	.word	0xbff00000
 80076d4:	9b04      	ldr	r3, [sp, #16]
 80076d6:	b333      	cbz	r3, 8007726 <_strtod_l+0xb7e>
 80076d8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80076da:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80076de:	d822      	bhi.n	8007726 <_strtod_l+0xb7e>
 80076e0:	a327      	add	r3, pc, #156	; (adr r3, 8007780 <_strtod_l+0xbd8>)
 80076e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076e6:	4630      	mov	r0, r6
 80076e8:	4639      	mov	r1, r7
 80076ea:	f7f9 fa21 	bl	8000b30 <__aeabi_dcmple>
 80076ee:	b1a0      	cbz	r0, 800771a <_strtod_l+0xb72>
 80076f0:	4639      	mov	r1, r7
 80076f2:	4630      	mov	r0, r6
 80076f4:	f7f9 fa78 	bl	8000be8 <__aeabi_d2uiz>
 80076f8:	2800      	cmp	r0, #0
 80076fa:	bf08      	it	eq
 80076fc:	2001      	moveq	r0, #1
 80076fe:	f7f8 ff21 	bl	8000544 <__aeabi_ui2d>
 8007702:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007704:	4606      	mov	r6, r0
 8007706:	460f      	mov	r7, r1
 8007708:	bb03      	cbnz	r3, 800774c <_strtod_l+0xba4>
 800770a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800770e:	9012      	str	r0, [sp, #72]	; 0x48
 8007710:	9313      	str	r3, [sp, #76]	; 0x4c
 8007712:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8007716:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800771a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800771c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800771e:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007722:	1a9b      	subs	r3, r3, r2
 8007724:	930b      	str	r3, [sp, #44]	; 0x2c
 8007726:	ed9d 0b08 	vldr	d0, [sp, #32]
 800772a:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 800772e:	f001 fd33 	bl	8009198 <__ulp>
 8007732:	4650      	mov	r0, sl
 8007734:	ec53 2b10 	vmov	r2, r3, d0
 8007738:	4659      	mov	r1, fp
 800773a:	f7f8 ff7d 	bl	8000638 <__aeabi_dmul>
 800773e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007742:	f7f8 fdc3 	bl	80002cc <__adddf3>
 8007746:	4682      	mov	sl, r0
 8007748:	468b      	mov	fp, r1
 800774a:	e772      	b.n	8007632 <_strtod_l+0xa8a>
 800774c:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8007750:	e7df      	b.n	8007712 <_strtod_l+0xb6a>
 8007752:	a30d      	add	r3, pc, #52	; (adr r3, 8007788 <_strtod_l+0xbe0>)
 8007754:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007758:	f7f9 f9e0 	bl	8000b1c <__aeabi_dcmplt>
 800775c:	e79c      	b.n	8007698 <_strtod_l+0xaf0>
 800775e:	2300      	movs	r3, #0
 8007760:	930d      	str	r3, [sp, #52]	; 0x34
 8007762:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007764:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007766:	6013      	str	r3, [r2, #0]
 8007768:	f7ff ba61 	b.w	8006c2e <_strtod_l+0x86>
 800776c:	2b65      	cmp	r3, #101	; 0x65
 800776e:	f04f 0200 	mov.w	r2, #0
 8007772:	f43f ab4e 	beq.w	8006e12 <_strtod_l+0x26a>
 8007776:	2101      	movs	r1, #1
 8007778:	4614      	mov	r4, r2
 800777a:	9104      	str	r1, [sp, #16]
 800777c:	f7ff bacb 	b.w	8006d16 <_strtod_l+0x16e>
 8007780:	ffc00000 	.word	0xffc00000
 8007784:	41dfffff 	.word	0x41dfffff
 8007788:	94a03595 	.word	0x94a03595
 800778c:	3fcfffff 	.word	0x3fcfffff

08007790 <_strtod_r>:
 8007790:	4b05      	ldr	r3, [pc, #20]	; (80077a8 <_strtod_r+0x18>)
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	b410      	push	{r4}
 8007796:	6a1b      	ldr	r3, [r3, #32]
 8007798:	4c04      	ldr	r4, [pc, #16]	; (80077ac <_strtod_r+0x1c>)
 800779a:	2b00      	cmp	r3, #0
 800779c:	bf08      	it	eq
 800779e:	4623      	moveq	r3, r4
 80077a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80077a4:	f7ff ba00 	b.w	8006ba8 <_strtod_l>
 80077a8:	20000014 	.word	0x20000014
 80077ac:	20000078 	.word	0x20000078

080077b0 <_strtol_l.isra.0>:
 80077b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80077b4:	4680      	mov	r8, r0
 80077b6:	4689      	mov	r9, r1
 80077b8:	4692      	mov	sl, r2
 80077ba:	461e      	mov	r6, r3
 80077bc:	460f      	mov	r7, r1
 80077be:	463d      	mov	r5, r7
 80077c0:	9808      	ldr	r0, [sp, #32]
 80077c2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80077c6:	f001 f9ed 	bl	8008ba4 <__locale_ctype_ptr_l>
 80077ca:	4420      	add	r0, r4
 80077cc:	7843      	ldrb	r3, [r0, #1]
 80077ce:	f013 0308 	ands.w	r3, r3, #8
 80077d2:	d132      	bne.n	800783a <_strtol_l.isra.0+0x8a>
 80077d4:	2c2d      	cmp	r4, #45	; 0x2d
 80077d6:	d132      	bne.n	800783e <_strtol_l.isra.0+0x8e>
 80077d8:	787c      	ldrb	r4, [r7, #1]
 80077da:	1cbd      	adds	r5, r7, #2
 80077dc:	2201      	movs	r2, #1
 80077de:	2e00      	cmp	r6, #0
 80077e0:	d05d      	beq.n	800789e <_strtol_l.isra.0+0xee>
 80077e2:	2e10      	cmp	r6, #16
 80077e4:	d109      	bne.n	80077fa <_strtol_l.isra.0+0x4a>
 80077e6:	2c30      	cmp	r4, #48	; 0x30
 80077e8:	d107      	bne.n	80077fa <_strtol_l.isra.0+0x4a>
 80077ea:	782b      	ldrb	r3, [r5, #0]
 80077ec:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80077f0:	2b58      	cmp	r3, #88	; 0x58
 80077f2:	d14f      	bne.n	8007894 <_strtol_l.isra.0+0xe4>
 80077f4:	786c      	ldrb	r4, [r5, #1]
 80077f6:	2610      	movs	r6, #16
 80077f8:	3502      	adds	r5, #2
 80077fa:	2a00      	cmp	r2, #0
 80077fc:	bf14      	ite	ne
 80077fe:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8007802:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8007806:	2700      	movs	r7, #0
 8007808:	fbb1 fcf6 	udiv	ip, r1, r6
 800780c:	4638      	mov	r0, r7
 800780e:	fb06 1e1c 	mls	lr, r6, ip, r1
 8007812:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8007816:	2b09      	cmp	r3, #9
 8007818:	d817      	bhi.n	800784a <_strtol_l.isra.0+0x9a>
 800781a:	461c      	mov	r4, r3
 800781c:	42a6      	cmp	r6, r4
 800781e:	dd23      	ble.n	8007868 <_strtol_l.isra.0+0xb8>
 8007820:	1c7b      	adds	r3, r7, #1
 8007822:	d007      	beq.n	8007834 <_strtol_l.isra.0+0x84>
 8007824:	4584      	cmp	ip, r0
 8007826:	d31c      	bcc.n	8007862 <_strtol_l.isra.0+0xb2>
 8007828:	d101      	bne.n	800782e <_strtol_l.isra.0+0x7e>
 800782a:	45a6      	cmp	lr, r4
 800782c:	db19      	blt.n	8007862 <_strtol_l.isra.0+0xb2>
 800782e:	fb00 4006 	mla	r0, r0, r6, r4
 8007832:	2701      	movs	r7, #1
 8007834:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007838:	e7eb      	b.n	8007812 <_strtol_l.isra.0+0x62>
 800783a:	462f      	mov	r7, r5
 800783c:	e7bf      	b.n	80077be <_strtol_l.isra.0+0xe>
 800783e:	2c2b      	cmp	r4, #43	; 0x2b
 8007840:	bf04      	itt	eq
 8007842:	1cbd      	addeq	r5, r7, #2
 8007844:	787c      	ldrbeq	r4, [r7, #1]
 8007846:	461a      	mov	r2, r3
 8007848:	e7c9      	b.n	80077de <_strtol_l.isra.0+0x2e>
 800784a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800784e:	2b19      	cmp	r3, #25
 8007850:	d801      	bhi.n	8007856 <_strtol_l.isra.0+0xa6>
 8007852:	3c37      	subs	r4, #55	; 0x37
 8007854:	e7e2      	b.n	800781c <_strtol_l.isra.0+0x6c>
 8007856:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800785a:	2b19      	cmp	r3, #25
 800785c:	d804      	bhi.n	8007868 <_strtol_l.isra.0+0xb8>
 800785e:	3c57      	subs	r4, #87	; 0x57
 8007860:	e7dc      	b.n	800781c <_strtol_l.isra.0+0x6c>
 8007862:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8007866:	e7e5      	b.n	8007834 <_strtol_l.isra.0+0x84>
 8007868:	1c7b      	adds	r3, r7, #1
 800786a:	d108      	bne.n	800787e <_strtol_l.isra.0+0xce>
 800786c:	2322      	movs	r3, #34	; 0x22
 800786e:	f8c8 3000 	str.w	r3, [r8]
 8007872:	4608      	mov	r0, r1
 8007874:	f1ba 0f00 	cmp.w	sl, #0
 8007878:	d107      	bne.n	800788a <_strtol_l.isra.0+0xda>
 800787a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800787e:	b102      	cbz	r2, 8007882 <_strtol_l.isra.0+0xd2>
 8007880:	4240      	negs	r0, r0
 8007882:	f1ba 0f00 	cmp.w	sl, #0
 8007886:	d0f8      	beq.n	800787a <_strtol_l.isra.0+0xca>
 8007888:	b10f      	cbz	r7, 800788e <_strtol_l.isra.0+0xde>
 800788a:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 800788e:	f8ca 9000 	str.w	r9, [sl]
 8007892:	e7f2      	b.n	800787a <_strtol_l.isra.0+0xca>
 8007894:	2430      	movs	r4, #48	; 0x30
 8007896:	2e00      	cmp	r6, #0
 8007898:	d1af      	bne.n	80077fa <_strtol_l.isra.0+0x4a>
 800789a:	2608      	movs	r6, #8
 800789c:	e7ad      	b.n	80077fa <_strtol_l.isra.0+0x4a>
 800789e:	2c30      	cmp	r4, #48	; 0x30
 80078a0:	d0a3      	beq.n	80077ea <_strtol_l.isra.0+0x3a>
 80078a2:	260a      	movs	r6, #10
 80078a4:	e7a9      	b.n	80077fa <_strtol_l.isra.0+0x4a>
	...

080078a8 <_strtol_r>:
 80078a8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80078aa:	4c06      	ldr	r4, [pc, #24]	; (80078c4 <_strtol_r+0x1c>)
 80078ac:	4d06      	ldr	r5, [pc, #24]	; (80078c8 <_strtol_r+0x20>)
 80078ae:	6824      	ldr	r4, [r4, #0]
 80078b0:	6a24      	ldr	r4, [r4, #32]
 80078b2:	2c00      	cmp	r4, #0
 80078b4:	bf08      	it	eq
 80078b6:	462c      	moveq	r4, r5
 80078b8:	9400      	str	r4, [sp, #0]
 80078ba:	f7ff ff79 	bl	80077b0 <_strtol_l.isra.0>
 80078be:	b003      	add	sp, #12
 80078c0:	bd30      	pop	{r4, r5, pc}
 80078c2:	bf00      	nop
 80078c4:	20000014 	.word	0x20000014
 80078c8:	20000078 	.word	0x20000078

080078cc <quorem>:
 80078cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078d0:	6903      	ldr	r3, [r0, #16]
 80078d2:	690c      	ldr	r4, [r1, #16]
 80078d4:	42a3      	cmp	r3, r4
 80078d6:	4680      	mov	r8, r0
 80078d8:	f2c0 8082 	blt.w	80079e0 <quorem+0x114>
 80078dc:	3c01      	subs	r4, #1
 80078de:	f101 0714 	add.w	r7, r1, #20
 80078e2:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80078e6:	f100 0614 	add.w	r6, r0, #20
 80078ea:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80078ee:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80078f2:	eb06 030c 	add.w	r3, r6, ip
 80078f6:	3501      	adds	r5, #1
 80078f8:	eb07 090c 	add.w	r9, r7, ip
 80078fc:	9301      	str	r3, [sp, #4]
 80078fe:	fbb0 f5f5 	udiv	r5, r0, r5
 8007902:	b395      	cbz	r5, 800796a <quorem+0x9e>
 8007904:	f04f 0a00 	mov.w	sl, #0
 8007908:	4638      	mov	r0, r7
 800790a:	46b6      	mov	lr, r6
 800790c:	46d3      	mov	fp, sl
 800790e:	f850 2b04 	ldr.w	r2, [r0], #4
 8007912:	b293      	uxth	r3, r2
 8007914:	fb05 a303 	mla	r3, r5, r3, sl
 8007918:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800791c:	b29b      	uxth	r3, r3
 800791e:	ebab 0303 	sub.w	r3, fp, r3
 8007922:	0c12      	lsrs	r2, r2, #16
 8007924:	f8de b000 	ldr.w	fp, [lr]
 8007928:	fb05 a202 	mla	r2, r5, r2, sl
 800792c:	fa13 f38b 	uxtah	r3, r3, fp
 8007930:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8007934:	fa1f fb82 	uxth.w	fp, r2
 8007938:	f8de 2000 	ldr.w	r2, [lr]
 800793c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8007940:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007944:	b29b      	uxth	r3, r3
 8007946:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800794a:	4581      	cmp	r9, r0
 800794c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8007950:	f84e 3b04 	str.w	r3, [lr], #4
 8007954:	d2db      	bcs.n	800790e <quorem+0x42>
 8007956:	f856 300c 	ldr.w	r3, [r6, ip]
 800795a:	b933      	cbnz	r3, 800796a <quorem+0x9e>
 800795c:	9b01      	ldr	r3, [sp, #4]
 800795e:	3b04      	subs	r3, #4
 8007960:	429e      	cmp	r6, r3
 8007962:	461a      	mov	r2, r3
 8007964:	d330      	bcc.n	80079c8 <quorem+0xfc>
 8007966:	f8c8 4010 	str.w	r4, [r8, #16]
 800796a:	4640      	mov	r0, r8
 800796c:	f001 fb9c 	bl	80090a8 <__mcmp>
 8007970:	2800      	cmp	r0, #0
 8007972:	db25      	blt.n	80079c0 <quorem+0xf4>
 8007974:	3501      	adds	r5, #1
 8007976:	4630      	mov	r0, r6
 8007978:	f04f 0c00 	mov.w	ip, #0
 800797c:	f857 2b04 	ldr.w	r2, [r7], #4
 8007980:	f8d0 e000 	ldr.w	lr, [r0]
 8007984:	b293      	uxth	r3, r2
 8007986:	ebac 0303 	sub.w	r3, ip, r3
 800798a:	0c12      	lsrs	r2, r2, #16
 800798c:	fa13 f38e 	uxtah	r3, r3, lr
 8007990:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007994:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007998:	b29b      	uxth	r3, r3
 800799a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800799e:	45b9      	cmp	r9, r7
 80079a0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80079a4:	f840 3b04 	str.w	r3, [r0], #4
 80079a8:	d2e8      	bcs.n	800797c <quorem+0xb0>
 80079aa:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80079ae:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80079b2:	b92a      	cbnz	r2, 80079c0 <quorem+0xf4>
 80079b4:	3b04      	subs	r3, #4
 80079b6:	429e      	cmp	r6, r3
 80079b8:	461a      	mov	r2, r3
 80079ba:	d30b      	bcc.n	80079d4 <quorem+0x108>
 80079bc:	f8c8 4010 	str.w	r4, [r8, #16]
 80079c0:	4628      	mov	r0, r5
 80079c2:	b003      	add	sp, #12
 80079c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079c8:	6812      	ldr	r2, [r2, #0]
 80079ca:	3b04      	subs	r3, #4
 80079cc:	2a00      	cmp	r2, #0
 80079ce:	d1ca      	bne.n	8007966 <quorem+0x9a>
 80079d0:	3c01      	subs	r4, #1
 80079d2:	e7c5      	b.n	8007960 <quorem+0x94>
 80079d4:	6812      	ldr	r2, [r2, #0]
 80079d6:	3b04      	subs	r3, #4
 80079d8:	2a00      	cmp	r2, #0
 80079da:	d1ef      	bne.n	80079bc <quorem+0xf0>
 80079dc:	3c01      	subs	r4, #1
 80079de:	e7ea      	b.n	80079b6 <quorem+0xea>
 80079e0:	2000      	movs	r0, #0
 80079e2:	e7ee      	b.n	80079c2 <quorem+0xf6>
 80079e4:	0000      	movs	r0, r0
	...

080079e8 <_dtoa_r>:
 80079e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079ec:	ec57 6b10 	vmov	r6, r7, d0
 80079f0:	b097      	sub	sp, #92	; 0x5c
 80079f2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80079f4:	9106      	str	r1, [sp, #24]
 80079f6:	4604      	mov	r4, r0
 80079f8:	920b      	str	r2, [sp, #44]	; 0x2c
 80079fa:	9312      	str	r3, [sp, #72]	; 0x48
 80079fc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007a00:	e9cd 6700 	strd	r6, r7, [sp]
 8007a04:	b93d      	cbnz	r5, 8007a16 <_dtoa_r+0x2e>
 8007a06:	2010      	movs	r0, #16
 8007a08:	f001 f8e0 	bl	8008bcc <malloc>
 8007a0c:	6260      	str	r0, [r4, #36]	; 0x24
 8007a0e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007a12:	6005      	str	r5, [r0, #0]
 8007a14:	60c5      	str	r5, [r0, #12]
 8007a16:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007a18:	6819      	ldr	r1, [r3, #0]
 8007a1a:	b151      	cbz	r1, 8007a32 <_dtoa_r+0x4a>
 8007a1c:	685a      	ldr	r2, [r3, #4]
 8007a1e:	604a      	str	r2, [r1, #4]
 8007a20:	2301      	movs	r3, #1
 8007a22:	4093      	lsls	r3, r2
 8007a24:	608b      	str	r3, [r1, #8]
 8007a26:	4620      	mov	r0, r4
 8007a28:	f001 f91e 	bl	8008c68 <_Bfree>
 8007a2c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007a2e:	2200      	movs	r2, #0
 8007a30:	601a      	str	r2, [r3, #0]
 8007a32:	1e3b      	subs	r3, r7, #0
 8007a34:	bfbb      	ittet	lt
 8007a36:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007a3a:	9301      	strlt	r3, [sp, #4]
 8007a3c:	2300      	movge	r3, #0
 8007a3e:	2201      	movlt	r2, #1
 8007a40:	bfac      	ite	ge
 8007a42:	f8c8 3000 	strge.w	r3, [r8]
 8007a46:	f8c8 2000 	strlt.w	r2, [r8]
 8007a4a:	4baf      	ldr	r3, [pc, #700]	; (8007d08 <_dtoa_r+0x320>)
 8007a4c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007a50:	ea33 0308 	bics.w	r3, r3, r8
 8007a54:	d114      	bne.n	8007a80 <_dtoa_r+0x98>
 8007a56:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007a58:	f242 730f 	movw	r3, #9999	; 0x270f
 8007a5c:	6013      	str	r3, [r2, #0]
 8007a5e:	9b00      	ldr	r3, [sp, #0]
 8007a60:	b923      	cbnz	r3, 8007a6c <_dtoa_r+0x84>
 8007a62:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8007a66:	2800      	cmp	r0, #0
 8007a68:	f000 8542 	beq.w	80084f0 <_dtoa_r+0xb08>
 8007a6c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007a6e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8007d1c <_dtoa_r+0x334>
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	f000 8544 	beq.w	8008500 <_dtoa_r+0xb18>
 8007a78:	f10b 0303 	add.w	r3, fp, #3
 8007a7c:	f000 bd3e 	b.w	80084fc <_dtoa_r+0xb14>
 8007a80:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007a84:	2200      	movs	r2, #0
 8007a86:	2300      	movs	r3, #0
 8007a88:	4630      	mov	r0, r6
 8007a8a:	4639      	mov	r1, r7
 8007a8c:	f7f9 f83c 	bl	8000b08 <__aeabi_dcmpeq>
 8007a90:	4681      	mov	r9, r0
 8007a92:	b168      	cbz	r0, 8007ab0 <_dtoa_r+0xc8>
 8007a94:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007a96:	2301      	movs	r3, #1
 8007a98:	6013      	str	r3, [r2, #0]
 8007a9a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	f000 8524 	beq.w	80084ea <_dtoa_r+0xb02>
 8007aa2:	4b9a      	ldr	r3, [pc, #616]	; (8007d0c <_dtoa_r+0x324>)
 8007aa4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007aa6:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 8007aaa:	6013      	str	r3, [r2, #0]
 8007aac:	f000 bd28 	b.w	8008500 <_dtoa_r+0xb18>
 8007ab0:	aa14      	add	r2, sp, #80	; 0x50
 8007ab2:	a915      	add	r1, sp, #84	; 0x54
 8007ab4:	ec47 6b10 	vmov	d0, r6, r7
 8007ab8:	4620      	mov	r0, r4
 8007aba:	f001 fbe3 	bl	8009284 <__d2b>
 8007abe:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8007ac2:	9004      	str	r0, [sp, #16]
 8007ac4:	2d00      	cmp	r5, #0
 8007ac6:	d07c      	beq.n	8007bc2 <_dtoa_r+0x1da>
 8007ac8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007acc:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8007ad0:	46b2      	mov	sl, r6
 8007ad2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8007ad6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007ada:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8007ade:	2200      	movs	r2, #0
 8007ae0:	4b8b      	ldr	r3, [pc, #556]	; (8007d10 <_dtoa_r+0x328>)
 8007ae2:	4650      	mov	r0, sl
 8007ae4:	4659      	mov	r1, fp
 8007ae6:	f7f8 fbef 	bl	80002c8 <__aeabi_dsub>
 8007aea:	a381      	add	r3, pc, #516	; (adr r3, 8007cf0 <_dtoa_r+0x308>)
 8007aec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007af0:	f7f8 fda2 	bl	8000638 <__aeabi_dmul>
 8007af4:	a380      	add	r3, pc, #512	; (adr r3, 8007cf8 <_dtoa_r+0x310>)
 8007af6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007afa:	f7f8 fbe7 	bl	80002cc <__adddf3>
 8007afe:	4606      	mov	r6, r0
 8007b00:	4628      	mov	r0, r5
 8007b02:	460f      	mov	r7, r1
 8007b04:	f7f8 fd2e 	bl	8000564 <__aeabi_i2d>
 8007b08:	a37d      	add	r3, pc, #500	; (adr r3, 8007d00 <_dtoa_r+0x318>)
 8007b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b0e:	f7f8 fd93 	bl	8000638 <__aeabi_dmul>
 8007b12:	4602      	mov	r2, r0
 8007b14:	460b      	mov	r3, r1
 8007b16:	4630      	mov	r0, r6
 8007b18:	4639      	mov	r1, r7
 8007b1a:	f7f8 fbd7 	bl	80002cc <__adddf3>
 8007b1e:	4606      	mov	r6, r0
 8007b20:	460f      	mov	r7, r1
 8007b22:	f7f9 f839 	bl	8000b98 <__aeabi_d2iz>
 8007b26:	2200      	movs	r2, #0
 8007b28:	4682      	mov	sl, r0
 8007b2a:	2300      	movs	r3, #0
 8007b2c:	4630      	mov	r0, r6
 8007b2e:	4639      	mov	r1, r7
 8007b30:	f7f8 fff4 	bl	8000b1c <__aeabi_dcmplt>
 8007b34:	b148      	cbz	r0, 8007b4a <_dtoa_r+0x162>
 8007b36:	4650      	mov	r0, sl
 8007b38:	f7f8 fd14 	bl	8000564 <__aeabi_i2d>
 8007b3c:	4632      	mov	r2, r6
 8007b3e:	463b      	mov	r3, r7
 8007b40:	f7f8 ffe2 	bl	8000b08 <__aeabi_dcmpeq>
 8007b44:	b908      	cbnz	r0, 8007b4a <_dtoa_r+0x162>
 8007b46:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8007b4a:	f1ba 0f16 	cmp.w	sl, #22
 8007b4e:	d859      	bhi.n	8007c04 <_dtoa_r+0x21c>
 8007b50:	4970      	ldr	r1, [pc, #448]	; (8007d14 <_dtoa_r+0x32c>)
 8007b52:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8007b56:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007b5a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007b5e:	f7f8 fffb 	bl	8000b58 <__aeabi_dcmpgt>
 8007b62:	2800      	cmp	r0, #0
 8007b64:	d050      	beq.n	8007c08 <_dtoa_r+0x220>
 8007b66:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	930f      	str	r3, [sp, #60]	; 0x3c
 8007b6e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007b70:	1b5d      	subs	r5, r3, r5
 8007b72:	f1b5 0801 	subs.w	r8, r5, #1
 8007b76:	bf49      	itett	mi
 8007b78:	f1c5 0301 	rsbmi	r3, r5, #1
 8007b7c:	2300      	movpl	r3, #0
 8007b7e:	9305      	strmi	r3, [sp, #20]
 8007b80:	f04f 0800 	movmi.w	r8, #0
 8007b84:	bf58      	it	pl
 8007b86:	9305      	strpl	r3, [sp, #20]
 8007b88:	f1ba 0f00 	cmp.w	sl, #0
 8007b8c:	db3e      	blt.n	8007c0c <_dtoa_r+0x224>
 8007b8e:	2300      	movs	r3, #0
 8007b90:	44d0      	add	r8, sl
 8007b92:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8007b96:	9307      	str	r3, [sp, #28]
 8007b98:	9b06      	ldr	r3, [sp, #24]
 8007b9a:	2b09      	cmp	r3, #9
 8007b9c:	f200 8090 	bhi.w	8007cc0 <_dtoa_r+0x2d8>
 8007ba0:	2b05      	cmp	r3, #5
 8007ba2:	bfc4      	itt	gt
 8007ba4:	3b04      	subgt	r3, #4
 8007ba6:	9306      	strgt	r3, [sp, #24]
 8007ba8:	9b06      	ldr	r3, [sp, #24]
 8007baa:	f1a3 0302 	sub.w	r3, r3, #2
 8007bae:	bfcc      	ite	gt
 8007bb0:	2500      	movgt	r5, #0
 8007bb2:	2501      	movle	r5, #1
 8007bb4:	2b03      	cmp	r3, #3
 8007bb6:	f200 808f 	bhi.w	8007cd8 <_dtoa_r+0x2f0>
 8007bba:	e8df f003 	tbb	[pc, r3]
 8007bbe:	7f7d      	.short	0x7f7d
 8007bc0:	7131      	.short	0x7131
 8007bc2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8007bc6:	441d      	add	r5, r3
 8007bc8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8007bcc:	2820      	cmp	r0, #32
 8007bce:	dd13      	ble.n	8007bf8 <_dtoa_r+0x210>
 8007bd0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8007bd4:	9b00      	ldr	r3, [sp, #0]
 8007bd6:	fa08 f800 	lsl.w	r8, r8, r0
 8007bda:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8007bde:	fa23 f000 	lsr.w	r0, r3, r0
 8007be2:	ea48 0000 	orr.w	r0, r8, r0
 8007be6:	f7f8 fcad 	bl	8000544 <__aeabi_ui2d>
 8007bea:	2301      	movs	r3, #1
 8007bec:	4682      	mov	sl, r0
 8007bee:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8007bf2:	3d01      	subs	r5, #1
 8007bf4:	9313      	str	r3, [sp, #76]	; 0x4c
 8007bf6:	e772      	b.n	8007ade <_dtoa_r+0xf6>
 8007bf8:	9b00      	ldr	r3, [sp, #0]
 8007bfa:	f1c0 0020 	rsb	r0, r0, #32
 8007bfe:	fa03 f000 	lsl.w	r0, r3, r0
 8007c02:	e7f0      	b.n	8007be6 <_dtoa_r+0x1fe>
 8007c04:	2301      	movs	r3, #1
 8007c06:	e7b1      	b.n	8007b6c <_dtoa_r+0x184>
 8007c08:	900f      	str	r0, [sp, #60]	; 0x3c
 8007c0a:	e7b0      	b.n	8007b6e <_dtoa_r+0x186>
 8007c0c:	9b05      	ldr	r3, [sp, #20]
 8007c0e:	eba3 030a 	sub.w	r3, r3, sl
 8007c12:	9305      	str	r3, [sp, #20]
 8007c14:	f1ca 0300 	rsb	r3, sl, #0
 8007c18:	9307      	str	r3, [sp, #28]
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	930e      	str	r3, [sp, #56]	; 0x38
 8007c1e:	e7bb      	b.n	8007b98 <_dtoa_r+0x1b0>
 8007c20:	2301      	movs	r3, #1
 8007c22:	930a      	str	r3, [sp, #40]	; 0x28
 8007c24:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	dd59      	ble.n	8007cde <_dtoa_r+0x2f6>
 8007c2a:	9302      	str	r3, [sp, #8]
 8007c2c:	4699      	mov	r9, r3
 8007c2e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007c30:	2200      	movs	r2, #0
 8007c32:	6072      	str	r2, [r6, #4]
 8007c34:	2204      	movs	r2, #4
 8007c36:	f102 0014 	add.w	r0, r2, #20
 8007c3a:	4298      	cmp	r0, r3
 8007c3c:	6871      	ldr	r1, [r6, #4]
 8007c3e:	d953      	bls.n	8007ce8 <_dtoa_r+0x300>
 8007c40:	4620      	mov	r0, r4
 8007c42:	f000 ffdd 	bl	8008c00 <_Balloc>
 8007c46:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007c48:	6030      	str	r0, [r6, #0]
 8007c4a:	f1b9 0f0e 	cmp.w	r9, #14
 8007c4e:	f8d3 b000 	ldr.w	fp, [r3]
 8007c52:	f200 80e6 	bhi.w	8007e22 <_dtoa_r+0x43a>
 8007c56:	2d00      	cmp	r5, #0
 8007c58:	f000 80e3 	beq.w	8007e22 <_dtoa_r+0x43a>
 8007c5c:	ed9d 7b00 	vldr	d7, [sp]
 8007c60:	f1ba 0f00 	cmp.w	sl, #0
 8007c64:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8007c68:	dd74      	ble.n	8007d54 <_dtoa_r+0x36c>
 8007c6a:	4a2a      	ldr	r2, [pc, #168]	; (8007d14 <_dtoa_r+0x32c>)
 8007c6c:	f00a 030f 	and.w	r3, sl, #15
 8007c70:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007c74:	ed93 7b00 	vldr	d7, [r3]
 8007c78:	ea4f 162a 	mov.w	r6, sl, asr #4
 8007c7c:	06f0      	lsls	r0, r6, #27
 8007c7e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8007c82:	d565      	bpl.n	8007d50 <_dtoa_r+0x368>
 8007c84:	4b24      	ldr	r3, [pc, #144]	; (8007d18 <_dtoa_r+0x330>)
 8007c86:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007c8a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007c8e:	f7f8 fdfd 	bl	800088c <__aeabi_ddiv>
 8007c92:	e9cd 0100 	strd	r0, r1, [sp]
 8007c96:	f006 060f 	and.w	r6, r6, #15
 8007c9a:	2503      	movs	r5, #3
 8007c9c:	4f1e      	ldr	r7, [pc, #120]	; (8007d18 <_dtoa_r+0x330>)
 8007c9e:	e04c      	b.n	8007d3a <_dtoa_r+0x352>
 8007ca0:	2301      	movs	r3, #1
 8007ca2:	930a      	str	r3, [sp, #40]	; 0x28
 8007ca4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ca6:	4453      	add	r3, sl
 8007ca8:	f103 0901 	add.w	r9, r3, #1
 8007cac:	9302      	str	r3, [sp, #8]
 8007cae:	464b      	mov	r3, r9
 8007cb0:	2b01      	cmp	r3, #1
 8007cb2:	bfb8      	it	lt
 8007cb4:	2301      	movlt	r3, #1
 8007cb6:	e7ba      	b.n	8007c2e <_dtoa_r+0x246>
 8007cb8:	2300      	movs	r3, #0
 8007cba:	e7b2      	b.n	8007c22 <_dtoa_r+0x23a>
 8007cbc:	2300      	movs	r3, #0
 8007cbe:	e7f0      	b.n	8007ca2 <_dtoa_r+0x2ba>
 8007cc0:	2501      	movs	r5, #1
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	9306      	str	r3, [sp, #24]
 8007cc6:	950a      	str	r5, [sp, #40]	; 0x28
 8007cc8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007ccc:	9302      	str	r3, [sp, #8]
 8007cce:	4699      	mov	r9, r3
 8007cd0:	2200      	movs	r2, #0
 8007cd2:	2312      	movs	r3, #18
 8007cd4:	920b      	str	r2, [sp, #44]	; 0x2c
 8007cd6:	e7aa      	b.n	8007c2e <_dtoa_r+0x246>
 8007cd8:	2301      	movs	r3, #1
 8007cda:	930a      	str	r3, [sp, #40]	; 0x28
 8007cdc:	e7f4      	b.n	8007cc8 <_dtoa_r+0x2e0>
 8007cde:	2301      	movs	r3, #1
 8007ce0:	9302      	str	r3, [sp, #8]
 8007ce2:	4699      	mov	r9, r3
 8007ce4:	461a      	mov	r2, r3
 8007ce6:	e7f5      	b.n	8007cd4 <_dtoa_r+0x2ec>
 8007ce8:	3101      	adds	r1, #1
 8007cea:	6071      	str	r1, [r6, #4]
 8007cec:	0052      	lsls	r2, r2, #1
 8007cee:	e7a2      	b.n	8007c36 <_dtoa_r+0x24e>
 8007cf0:	636f4361 	.word	0x636f4361
 8007cf4:	3fd287a7 	.word	0x3fd287a7
 8007cf8:	8b60c8b3 	.word	0x8b60c8b3
 8007cfc:	3fc68a28 	.word	0x3fc68a28
 8007d00:	509f79fb 	.word	0x509f79fb
 8007d04:	3fd34413 	.word	0x3fd34413
 8007d08:	7ff00000 	.word	0x7ff00000
 8007d0c:	08009dc1 	.word	0x08009dc1
 8007d10:	3ff80000 	.word	0x3ff80000
 8007d14:	08009e80 	.word	0x08009e80
 8007d18:	08009e58 	.word	0x08009e58
 8007d1c:	08009e49 	.word	0x08009e49
 8007d20:	07f1      	lsls	r1, r6, #31
 8007d22:	d508      	bpl.n	8007d36 <_dtoa_r+0x34e>
 8007d24:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007d28:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007d2c:	f7f8 fc84 	bl	8000638 <__aeabi_dmul>
 8007d30:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007d34:	3501      	adds	r5, #1
 8007d36:	1076      	asrs	r6, r6, #1
 8007d38:	3708      	adds	r7, #8
 8007d3a:	2e00      	cmp	r6, #0
 8007d3c:	d1f0      	bne.n	8007d20 <_dtoa_r+0x338>
 8007d3e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007d42:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007d46:	f7f8 fda1 	bl	800088c <__aeabi_ddiv>
 8007d4a:	e9cd 0100 	strd	r0, r1, [sp]
 8007d4e:	e01a      	b.n	8007d86 <_dtoa_r+0x39e>
 8007d50:	2502      	movs	r5, #2
 8007d52:	e7a3      	b.n	8007c9c <_dtoa_r+0x2b4>
 8007d54:	f000 80a0 	beq.w	8007e98 <_dtoa_r+0x4b0>
 8007d58:	f1ca 0600 	rsb	r6, sl, #0
 8007d5c:	4b9f      	ldr	r3, [pc, #636]	; (8007fdc <_dtoa_r+0x5f4>)
 8007d5e:	4fa0      	ldr	r7, [pc, #640]	; (8007fe0 <_dtoa_r+0x5f8>)
 8007d60:	f006 020f 	and.w	r2, r6, #15
 8007d64:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007d68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d6c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007d70:	f7f8 fc62 	bl	8000638 <__aeabi_dmul>
 8007d74:	e9cd 0100 	strd	r0, r1, [sp]
 8007d78:	1136      	asrs	r6, r6, #4
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	2502      	movs	r5, #2
 8007d7e:	2e00      	cmp	r6, #0
 8007d80:	d17f      	bne.n	8007e82 <_dtoa_r+0x49a>
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d1e1      	bne.n	8007d4a <_dtoa_r+0x362>
 8007d86:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	f000 8087 	beq.w	8007e9c <_dtoa_r+0x4b4>
 8007d8e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007d92:	2200      	movs	r2, #0
 8007d94:	4b93      	ldr	r3, [pc, #588]	; (8007fe4 <_dtoa_r+0x5fc>)
 8007d96:	4630      	mov	r0, r6
 8007d98:	4639      	mov	r1, r7
 8007d9a:	f7f8 febf 	bl	8000b1c <__aeabi_dcmplt>
 8007d9e:	2800      	cmp	r0, #0
 8007da0:	d07c      	beq.n	8007e9c <_dtoa_r+0x4b4>
 8007da2:	f1b9 0f00 	cmp.w	r9, #0
 8007da6:	d079      	beq.n	8007e9c <_dtoa_r+0x4b4>
 8007da8:	9b02      	ldr	r3, [sp, #8]
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	dd35      	ble.n	8007e1a <_dtoa_r+0x432>
 8007dae:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8007db2:	9308      	str	r3, [sp, #32]
 8007db4:	4639      	mov	r1, r7
 8007db6:	2200      	movs	r2, #0
 8007db8:	4b8b      	ldr	r3, [pc, #556]	; (8007fe8 <_dtoa_r+0x600>)
 8007dba:	4630      	mov	r0, r6
 8007dbc:	f7f8 fc3c 	bl	8000638 <__aeabi_dmul>
 8007dc0:	e9cd 0100 	strd	r0, r1, [sp]
 8007dc4:	9f02      	ldr	r7, [sp, #8]
 8007dc6:	3501      	adds	r5, #1
 8007dc8:	4628      	mov	r0, r5
 8007dca:	f7f8 fbcb 	bl	8000564 <__aeabi_i2d>
 8007dce:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007dd2:	f7f8 fc31 	bl	8000638 <__aeabi_dmul>
 8007dd6:	2200      	movs	r2, #0
 8007dd8:	4b84      	ldr	r3, [pc, #528]	; (8007fec <_dtoa_r+0x604>)
 8007dda:	f7f8 fa77 	bl	80002cc <__adddf3>
 8007dde:	4605      	mov	r5, r0
 8007de0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8007de4:	2f00      	cmp	r7, #0
 8007de6:	d15d      	bne.n	8007ea4 <_dtoa_r+0x4bc>
 8007de8:	2200      	movs	r2, #0
 8007dea:	4b81      	ldr	r3, [pc, #516]	; (8007ff0 <_dtoa_r+0x608>)
 8007dec:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007df0:	f7f8 fa6a 	bl	80002c8 <__aeabi_dsub>
 8007df4:	462a      	mov	r2, r5
 8007df6:	4633      	mov	r3, r6
 8007df8:	e9cd 0100 	strd	r0, r1, [sp]
 8007dfc:	f7f8 feac 	bl	8000b58 <__aeabi_dcmpgt>
 8007e00:	2800      	cmp	r0, #0
 8007e02:	f040 8288 	bne.w	8008316 <_dtoa_r+0x92e>
 8007e06:	462a      	mov	r2, r5
 8007e08:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8007e0c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007e10:	f7f8 fe84 	bl	8000b1c <__aeabi_dcmplt>
 8007e14:	2800      	cmp	r0, #0
 8007e16:	f040 827c 	bne.w	8008312 <_dtoa_r+0x92a>
 8007e1a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007e1e:	e9cd 2300 	strd	r2, r3, [sp]
 8007e22:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	f2c0 8150 	blt.w	80080ca <_dtoa_r+0x6e2>
 8007e2a:	f1ba 0f0e 	cmp.w	sl, #14
 8007e2e:	f300 814c 	bgt.w	80080ca <_dtoa_r+0x6e2>
 8007e32:	4b6a      	ldr	r3, [pc, #424]	; (8007fdc <_dtoa_r+0x5f4>)
 8007e34:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007e38:	ed93 7b00 	vldr	d7, [r3]
 8007e3c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007e44:	f280 80d8 	bge.w	8007ff8 <_dtoa_r+0x610>
 8007e48:	f1b9 0f00 	cmp.w	r9, #0
 8007e4c:	f300 80d4 	bgt.w	8007ff8 <_dtoa_r+0x610>
 8007e50:	f040 825e 	bne.w	8008310 <_dtoa_r+0x928>
 8007e54:	2200      	movs	r2, #0
 8007e56:	4b66      	ldr	r3, [pc, #408]	; (8007ff0 <_dtoa_r+0x608>)
 8007e58:	ec51 0b17 	vmov	r0, r1, d7
 8007e5c:	f7f8 fbec 	bl	8000638 <__aeabi_dmul>
 8007e60:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007e64:	f7f8 fe6e 	bl	8000b44 <__aeabi_dcmpge>
 8007e68:	464f      	mov	r7, r9
 8007e6a:	464e      	mov	r6, r9
 8007e6c:	2800      	cmp	r0, #0
 8007e6e:	f040 8234 	bne.w	80082da <_dtoa_r+0x8f2>
 8007e72:	2331      	movs	r3, #49	; 0x31
 8007e74:	f10b 0501 	add.w	r5, fp, #1
 8007e78:	f88b 3000 	strb.w	r3, [fp]
 8007e7c:	f10a 0a01 	add.w	sl, sl, #1
 8007e80:	e22f      	b.n	80082e2 <_dtoa_r+0x8fa>
 8007e82:	07f2      	lsls	r2, r6, #31
 8007e84:	d505      	bpl.n	8007e92 <_dtoa_r+0x4aa>
 8007e86:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007e8a:	f7f8 fbd5 	bl	8000638 <__aeabi_dmul>
 8007e8e:	3501      	adds	r5, #1
 8007e90:	2301      	movs	r3, #1
 8007e92:	1076      	asrs	r6, r6, #1
 8007e94:	3708      	adds	r7, #8
 8007e96:	e772      	b.n	8007d7e <_dtoa_r+0x396>
 8007e98:	2502      	movs	r5, #2
 8007e9a:	e774      	b.n	8007d86 <_dtoa_r+0x39e>
 8007e9c:	f8cd a020 	str.w	sl, [sp, #32]
 8007ea0:	464f      	mov	r7, r9
 8007ea2:	e791      	b.n	8007dc8 <_dtoa_r+0x3e0>
 8007ea4:	4b4d      	ldr	r3, [pc, #308]	; (8007fdc <_dtoa_r+0x5f4>)
 8007ea6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007eaa:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8007eae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d047      	beq.n	8007f44 <_dtoa_r+0x55c>
 8007eb4:	4602      	mov	r2, r0
 8007eb6:	460b      	mov	r3, r1
 8007eb8:	2000      	movs	r0, #0
 8007eba:	494e      	ldr	r1, [pc, #312]	; (8007ff4 <_dtoa_r+0x60c>)
 8007ebc:	f7f8 fce6 	bl	800088c <__aeabi_ddiv>
 8007ec0:	462a      	mov	r2, r5
 8007ec2:	4633      	mov	r3, r6
 8007ec4:	f7f8 fa00 	bl	80002c8 <__aeabi_dsub>
 8007ec8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007ecc:	465d      	mov	r5, fp
 8007ece:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007ed2:	f7f8 fe61 	bl	8000b98 <__aeabi_d2iz>
 8007ed6:	4606      	mov	r6, r0
 8007ed8:	f7f8 fb44 	bl	8000564 <__aeabi_i2d>
 8007edc:	4602      	mov	r2, r0
 8007ede:	460b      	mov	r3, r1
 8007ee0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007ee4:	f7f8 f9f0 	bl	80002c8 <__aeabi_dsub>
 8007ee8:	3630      	adds	r6, #48	; 0x30
 8007eea:	f805 6b01 	strb.w	r6, [r5], #1
 8007eee:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007ef2:	e9cd 0100 	strd	r0, r1, [sp]
 8007ef6:	f7f8 fe11 	bl	8000b1c <__aeabi_dcmplt>
 8007efa:	2800      	cmp	r0, #0
 8007efc:	d163      	bne.n	8007fc6 <_dtoa_r+0x5de>
 8007efe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007f02:	2000      	movs	r0, #0
 8007f04:	4937      	ldr	r1, [pc, #220]	; (8007fe4 <_dtoa_r+0x5fc>)
 8007f06:	f7f8 f9df 	bl	80002c8 <__aeabi_dsub>
 8007f0a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007f0e:	f7f8 fe05 	bl	8000b1c <__aeabi_dcmplt>
 8007f12:	2800      	cmp	r0, #0
 8007f14:	f040 80b7 	bne.w	8008086 <_dtoa_r+0x69e>
 8007f18:	eba5 030b 	sub.w	r3, r5, fp
 8007f1c:	429f      	cmp	r7, r3
 8007f1e:	f77f af7c 	ble.w	8007e1a <_dtoa_r+0x432>
 8007f22:	2200      	movs	r2, #0
 8007f24:	4b30      	ldr	r3, [pc, #192]	; (8007fe8 <_dtoa_r+0x600>)
 8007f26:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007f2a:	f7f8 fb85 	bl	8000638 <__aeabi_dmul>
 8007f2e:	2200      	movs	r2, #0
 8007f30:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007f34:	4b2c      	ldr	r3, [pc, #176]	; (8007fe8 <_dtoa_r+0x600>)
 8007f36:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007f3a:	f7f8 fb7d 	bl	8000638 <__aeabi_dmul>
 8007f3e:	e9cd 0100 	strd	r0, r1, [sp]
 8007f42:	e7c4      	b.n	8007ece <_dtoa_r+0x4e6>
 8007f44:	462a      	mov	r2, r5
 8007f46:	4633      	mov	r3, r6
 8007f48:	f7f8 fb76 	bl	8000638 <__aeabi_dmul>
 8007f4c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007f50:	eb0b 0507 	add.w	r5, fp, r7
 8007f54:	465e      	mov	r6, fp
 8007f56:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007f5a:	f7f8 fe1d 	bl	8000b98 <__aeabi_d2iz>
 8007f5e:	4607      	mov	r7, r0
 8007f60:	f7f8 fb00 	bl	8000564 <__aeabi_i2d>
 8007f64:	3730      	adds	r7, #48	; 0x30
 8007f66:	4602      	mov	r2, r0
 8007f68:	460b      	mov	r3, r1
 8007f6a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007f6e:	f7f8 f9ab 	bl	80002c8 <__aeabi_dsub>
 8007f72:	f806 7b01 	strb.w	r7, [r6], #1
 8007f76:	42ae      	cmp	r6, r5
 8007f78:	e9cd 0100 	strd	r0, r1, [sp]
 8007f7c:	f04f 0200 	mov.w	r2, #0
 8007f80:	d126      	bne.n	8007fd0 <_dtoa_r+0x5e8>
 8007f82:	4b1c      	ldr	r3, [pc, #112]	; (8007ff4 <_dtoa_r+0x60c>)
 8007f84:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007f88:	f7f8 f9a0 	bl	80002cc <__adddf3>
 8007f8c:	4602      	mov	r2, r0
 8007f8e:	460b      	mov	r3, r1
 8007f90:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007f94:	f7f8 fde0 	bl	8000b58 <__aeabi_dcmpgt>
 8007f98:	2800      	cmp	r0, #0
 8007f9a:	d174      	bne.n	8008086 <_dtoa_r+0x69e>
 8007f9c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007fa0:	2000      	movs	r0, #0
 8007fa2:	4914      	ldr	r1, [pc, #80]	; (8007ff4 <_dtoa_r+0x60c>)
 8007fa4:	f7f8 f990 	bl	80002c8 <__aeabi_dsub>
 8007fa8:	4602      	mov	r2, r0
 8007faa:	460b      	mov	r3, r1
 8007fac:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007fb0:	f7f8 fdb4 	bl	8000b1c <__aeabi_dcmplt>
 8007fb4:	2800      	cmp	r0, #0
 8007fb6:	f43f af30 	beq.w	8007e1a <_dtoa_r+0x432>
 8007fba:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007fbe:	2b30      	cmp	r3, #48	; 0x30
 8007fc0:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8007fc4:	d002      	beq.n	8007fcc <_dtoa_r+0x5e4>
 8007fc6:	f8dd a020 	ldr.w	sl, [sp, #32]
 8007fca:	e04a      	b.n	8008062 <_dtoa_r+0x67a>
 8007fcc:	4615      	mov	r5, r2
 8007fce:	e7f4      	b.n	8007fba <_dtoa_r+0x5d2>
 8007fd0:	4b05      	ldr	r3, [pc, #20]	; (8007fe8 <_dtoa_r+0x600>)
 8007fd2:	f7f8 fb31 	bl	8000638 <__aeabi_dmul>
 8007fd6:	e9cd 0100 	strd	r0, r1, [sp]
 8007fda:	e7bc      	b.n	8007f56 <_dtoa_r+0x56e>
 8007fdc:	08009e80 	.word	0x08009e80
 8007fe0:	08009e58 	.word	0x08009e58
 8007fe4:	3ff00000 	.word	0x3ff00000
 8007fe8:	40240000 	.word	0x40240000
 8007fec:	401c0000 	.word	0x401c0000
 8007ff0:	40140000 	.word	0x40140000
 8007ff4:	3fe00000 	.word	0x3fe00000
 8007ff8:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007ffc:	465d      	mov	r5, fp
 8007ffe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008002:	4630      	mov	r0, r6
 8008004:	4639      	mov	r1, r7
 8008006:	f7f8 fc41 	bl	800088c <__aeabi_ddiv>
 800800a:	f7f8 fdc5 	bl	8000b98 <__aeabi_d2iz>
 800800e:	4680      	mov	r8, r0
 8008010:	f7f8 faa8 	bl	8000564 <__aeabi_i2d>
 8008014:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008018:	f7f8 fb0e 	bl	8000638 <__aeabi_dmul>
 800801c:	4602      	mov	r2, r0
 800801e:	460b      	mov	r3, r1
 8008020:	4630      	mov	r0, r6
 8008022:	4639      	mov	r1, r7
 8008024:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8008028:	f7f8 f94e 	bl	80002c8 <__aeabi_dsub>
 800802c:	f805 6b01 	strb.w	r6, [r5], #1
 8008030:	eba5 060b 	sub.w	r6, r5, fp
 8008034:	45b1      	cmp	r9, r6
 8008036:	4602      	mov	r2, r0
 8008038:	460b      	mov	r3, r1
 800803a:	d139      	bne.n	80080b0 <_dtoa_r+0x6c8>
 800803c:	f7f8 f946 	bl	80002cc <__adddf3>
 8008040:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008044:	4606      	mov	r6, r0
 8008046:	460f      	mov	r7, r1
 8008048:	f7f8 fd86 	bl	8000b58 <__aeabi_dcmpgt>
 800804c:	b9c8      	cbnz	r0, 8008082 <_dtoa_r+0x69a>
 800804e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008052:	4630      	mov	r0, r6
 8008054:	4639      	mov	r1, r7
 8008056:	f7f8 fd57 	bl	8000b08 <__aeabi_dcmpeq>
 800805a:	b110      	cbz	r0, 8008062 <_dtoa_r+0x67a>
 800805c:	f018 0f01 	tst.w	r8, #1
 8008060:	d10f      	bne.n	8008082 <_dtoa_r+0x69a>
 8008062:	9904      	ldr	r1, [sp, #16]
 8008064:	4620      	mov	r0, r4
 8008066:	f000 fdff 	bl	8008c68 <_Bfree>
 800806a:	2300      	movs	r3, #0
 800806c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800806e:	702b      	strb	r3, [r5, #0]
 8008070:	f10a 0301 	add.w	r3, sl, #1
 8008074:	6013      	str	r3, [r2, #0]
 8008076:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008078:	2b00      	cmp	r3, #0
 800807a:	f000 8241 	beq.w	8008500 <_dtoa_r+0xb18>
 800807e:	601d      	str	r5, [r3, #0]
 8008080:	e23e      	b.n	8008500 <_dtoa_r+0xb18>
 8008082:	f8cd a020 	str.w	sl, [sp, #32]
 8008086:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800808a:	2a39      	cmp	r2, #57	; 0x39
 800808c:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 8008090:	d108      	bne.n	80080a4 <_dtoa_r+0x6bc>
 8008092:	459b      	cmp	fp, r3
 8008094:	d10a      	bne.n	80080ac <_dtoa_r+0x6c4>
 8008096:	9b08      	ldr	r3, [sp, #32]
 8008098:	3301      	adds	r3, #1
 800809a:	9308      	str	r3, [sp, #32]
 800809c:	2330      	movs	r3, #48	; 0x30
 800809e:	f88b 3000 	strb.w	r3, [fp]
 80080a2:	465b      	mov	r3, fp
 80080a4:	781a      	ldrb	r2, [r3, #0]
 80080a6:	3201      	adds	r2, #1
 80080a8:	701a      	strb	r2, [r3, #0]
 80080aa:	e78c      	b.n	8007fc6 <_dtoa_r+0x5de>
 80080ac:	461d      	mov	r5, r3
 80080ae:	e7ea      	b.n	8008086 <_dtoa_r+0x69e>
 80080b0:	2200      	movs	r2, #0
 80080b2:	4b9b      	ldr	r3, [pc, #620]	; (8008320 <_dtoa_r+0x938>)
 80080b4:	f7f8 fac0 	bl	8000638 <__aeabi_dmul>
 80080b8:	2200      	movs	r2, #0
 80080ba:	2300      	movs	r3, #0
 80080bc:	4606      	mov	r6, r0
 80080be:	460f      	mov	r7, r1
 80080c0:	f7f8 fd22 	bl	8000b08 <__aeabi_dcmpeq>
 80080c4:	2800      	cmp	r0, #0
 80080c6:	d09a      	beq.n	8007ffe <_dtoa_r+0x616>
 80080c8:	e7cb      	b.n	8008062 <_dtoa_r+0x67a>
 80080ca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80080cc:	2a00      	cmp	r2, #0
 80080ce:	f000 808b 	beq.w	80081e8 <_dtoa_r+0x800>
 80080d2:	9a06      	ldr	r2, [sp, #24]
 80080d4:	2a01      	cmp	r2, #1
 80080d6:	dc6e      	bgt.n	80081b6 <_dtoa_r+0x7ce>
 80080d8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80080da:	2a00      	cmp	r2, #0
 80080dc:	d067      	beq.n	80081ae <_dtoa_r+0x7c6>
 80080de:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80080e2:	9f07      	ldr	r7, [sp, #28]
 80080e4:	9d05      	ldr	r5, [sp, #20]
 80080e6:	9a05      	ldr	r2, [sp, #20]
 80080e8:	2101      	movs	r1, #1
 80080ea:	441a      	add	r2, r3
 80080ec:	4620      	mov	r0, r4
 80080ee:	9205      	str	r2, [sp, #20]
 80080f0:	4498      	add	r8, r3
 80080f2:	f000 fe97 	bl	8008e24 <__i2b>
 80080f6:	4606      	mov	r6, r0
 80080f8:	2d00      	cmp	r5, #0
 80080fa:	dd0c      	ble.n	8008116 <_dtoa_r+0x72e>
 80080fc:	f1b8 0f00 	cmp.w	r8, #0
 8008100:	dd09      	ble.n	8008116 <_dtoa_r+0x72e>
 8008102:	4545      	cmp	r5, r8
 8008104:	9a05      	ldr	r2, [sp, #20]
 8008106:	462b      	mov	r3, r5
 8008108:	bfa8      	it	ge
 800810a:	4643      	movge	r3, r8
 800810c:	1ad2      	subs	r2, r2, r3
 800810e:	9205      	str	r2, [sp, #20]
 8008110:	1aed      	subs	r5, r5, r3
 8008112:	eba8 0803 	sub.w	r8, r8, r3
 8008116:	9b07      	ldr	r3, [sp, #28]
 8008118:	b1eb      	cbz	r3, 8008156 <_dtoa_r+0x76e>
 800811a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800811c:	2b00      	cmp	r3, #0
 800811e:	d067      	beq.n	80081f0 <_dtoa_r+0x808>
 8008120:	b18f      	cbz	r7, 8008146 <_dtoa_r+0x75e>
 8008122:	4631      	mov	r1, r6
 8008124:	463a      	mov	r2, r7
 8008126:	4620      	mov	r0, r4
 8008128:	f000 ff1c 	bl	8008f64 <__pow5mult>
 800812c:	9a04      	ldr	r2, [sp, #16]
 800812e:	4601      	mov	r1, r0
 8008130:	4606      	mov	r6, r0
 8008132:	4620      	mov	r0, r4
 8008134:	f000 fe7f 	bl	8008e36 <__multiply>
 8008138:	9904      	ldr	r1, [sp, #16]
 800813a:	9008      	str	r0, [sp, #32]
 800813c:	4620      	mov	r0, r4
 800813e:	f000 fd93 	bl	8008c68 <_Bfree>
 8008142:	9b08      	ldr	r3, [sp, #32]
 8008144:	9304      	str	r3, [sp, #16]
 8008146:	9b07      	ldr	r3, [sp, #28]
 8008148:	1bda      	subs	r2, r3, r7
 800814a:	d004      	beq.n	8008156 <_dtoa_r+0x76e>
 800814c:	9904      	ldr	r1, [sp, #16]
 800814e:	4620      	mov	r0, r4
 8008150:	f000 ff08 	bl	8008f64 <__pow5mult>
 8008154:	9004      	str	r0, [sp, #16]
 8008156:	2101      	movs	r1, #1
 8008158:	4620      	mov	r0, r4
 800815a:	f000 fe63 	bl	8008e24 <__i2b>
 800815e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008160:	4607      	mov	r7, r0
 8008162:	2b00      	cmp	r3, #0
 8008164:	f000 81d0 	beq.w	8008508 <_dtoa_r+0xb20>
 8008168:	461a      	mov	r2, r3
 800816a:	4601      	mov	r1, r0
 800816c:	4620      	mov	r0, r4
 800816e:	f000 fef9 	bl	8008f64 <__pow5mult>
 8008172:	9b06      	ldr	r3, [sp, #24]
 8008174:	2b01      	cmp	r3, #1
 8008176:	4607      	mov	r7, r0
 8008178:	dc40      	bgt.n	80081fc <_dtoa_r+0x814>
 800817a:	9b00      	ldr	r3, [sp, #0]
 800817c:	2b00      	cmp	r3, #0
 800817e:	d139      	bne.n	80081f4 <_dtoa_r+0x80c>
 8008180:	9b01      	ldr	r3, [sp, #4]
 8008182:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008186:	2b00      	cmp	r3, #0
 8008188:	d136      	bne.n	80081f8 <_dtoa_r+0x810>
 800818a:	9b01      	ldr	r3, [sp, #4]
 800818c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008190:	0d1b      	lsrs	r3, r3, #20
 8008192:	051b      	lsls	r3, r3, #20
 8008194:	b12b      	cbz	r3, 80081a2 <_dtoa_r+0x7ba>
 8008196:	9b05      	ldr	r3, [sp, #20]
 8008198:	3301      	adds	r3, #1
 800819a:	9305      	str	r3, [sp, #20]
 800819c:	f108 0801 	add.w	r8, r8, #1
 80081a0:	2301      	movs	r3, #1
 80081a2:	9307      	str	r3, [sp, #28]
 80081a4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d12a      	bne.n	8008200 <_dtoa_r+0x818>
 80081aa:	2001      	movs	r0, #1
 80081ac:	e030      	b.n	8008210 <_dtoa_r+0x828>
 80081ae:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80081b0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80081b4:	e795      	b.n	80080e2 <_dtoa_r+0x6fa>
 80081b6:	9b07      	ldr	r3, [sp, #28]
 80081b8:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 80081bc:	42bb      	cmp	r3, r7
 80081be:	bfbf      	itttt	lt
 80081c0:	9b07      	ldrlt	r3, [sp, #28]
 80081c2:	9707      	strlt	r7, [sp, #28]
 80081c4:	1afa      	sublt	r2, r7, r3
 80081c6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80081c8:	bfbb      	ittet	lt
 80081ca:	189b      	addlt	r3, r3, r2
 80081cc:	930e      	strlt	r3, [sp, #56]	; 0x38
 80081ce:	1bdf      	subge	r7, r3, r7
 80081d0:	2700      	movlt	r7, #0
 80081d2:	f1b9 0f00 	cmp.w	r9, #0
 80081d6:	bfb5      	itete	lt
 80081d8:	9b05      	ldrlt	r3, [sp, #20]
 80081da:	9d05      	ldrge	r5, [sp, #20]
 80081dc:	eba3 0509 	sublt.w	r5, r3, r9
 80081e0:	464b      	movge	r3, r9
 80081e2:	bfb8      	it	lt
 80081e4:	2300      	movlt	r3, #0
 80081e6:	e77e      	b.n	80080e6 <_dtoa_r+0x6fe>
 80081e8:	9f07      	ldr	r7, [sp, #28]
 80081ea:	9d05      	ldr	r5, [sp, #20]
 80081ec:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80081ee:	e783      	b.n	80080f8 <_dtoa_r+0x710>
 80081f0:	9a07      	ldr	r2, [sp, #28]
 80081f2:	e7ab      	b.n	800814c <_dtoa_r+0x764>
 80081f4:	2300      	movs	r3, #0
 80081f6:	e7d4      	b.n	80081a2 <_dtoa_r+0x7ba>
 80081f8:	9b00      	ldr	r3, [sp, #0]
 80081fa:	e7d2      	b.n	80081a2 <_dtoa_r+0x7ba>
 80081fc:	2300      	movs	r3, #0
 80081fe:	9307      	str	r3, [sp, #28]
 8008200:	693b      	ldr	r3, [r7, #16]
 8008202:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8008206:	6918      	ldr	r0, [r3, #16]
 8008208:	f000 fdbe 	bl	8008d88 <__hi0bits>
 800820c:	f1c0 0020 	rsb	r0, r0, #32
 8008210:	4440      	add	r0, r8
 8008212:	f010 001f 	ands.w	r0, r0, #31
 8008216:	d047      	beq.n	80082a8 <_dtoa_r+0x8c0>
 8008218:	f1c0 0320 	rsb	r3, r0, #32
 800821c:	2b04      	cmp	r3, #4
 800821e:	dd3b      	ble.n	8008298 <_dtoa_r+0x8b0>
 8008220:	9b05      	ldr	r3, [sp, #20]
 8008222:	f1c0 001c 	rsb	r0, r0, #28
 8008226:	4403      	add	r3, r0
 8008228:	9305      	str	r3, [sp, #20]
 800822a:	4405      	add	r5, r0
 800822c:	4480      	add	r8, r0
 800822e:	9b05      	ldr	r3, [sp, #20]
 8008230:	2b00      	cmp	r3, #0
 8008232:	dd05      	ble.n	8008240 <_dtoa_r+0x858>
 8008234:	461a      	mov	r2, r3
 8008236:	9904      	ldr	r1, [sp, #16]
 8008238:	4620      	mov	r0, r4
 800823a:	f000 fee1 	bl	8009000 <__lshift>
 800823e:	9004      	str	r0, [sp, #16]
 8008240:	f1b8 0f00 	cmp.w	r8, #0
 8008244:	dd05      	ble.n	8008252 <_dtoa_r+0x86a>
 8008246:	4639      	mov	r1, r7
 8008248:	4642      	mov	r2, r8
 800824a:	4620      	mov	r0, r4
 800824c:	f000 fed8 	bl	8009000 <__lshift>
 8008250:	4607      	mov	r7, r0
 8008252:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008254:	b353      	cbz	r3, 80082ac <_dtoa_r+0x8c4>
 8008256:	4639      	mov	r1, r7
 8008258:	9804      	ldr	r0, [sp, #16]
 800825a:	f000 ff25 	bl	80090a8 <__mcmp>
 800825e:	2800      	cmp	r0, #0
 8008260:	da24      	bge.n	80082ac <_dtoa_r+0x8c4>
 8008262:	2300      	movs	r3, #0
 8008264:	220a      	movs	r2, #10
 8008266:	9904      	ldr	r1, [sp, #16]
 8008268:	4620      	mov	r0, r4
 800826a:	f000 fd14 	bl	8008c96 <__multadd>
 800826e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008270:	9004      	str	r0, [sp, #16]
 8008272:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8008276:	2b00      	cmp	r3, #0
 8008278:	f000 814d 	beq.w	8008516 <_dtoa_r+0xb2e>
 800827c:	2300      	movs	r3, #0
 800827e:	4631      	mov	r1, r6
 8008280:	220a      	movs	r2, #10
 8008282:	4620      	mov	r0, r4
 8008284:	f000 fd07 	bl	8008c96 <__multadd>
 8008288:	9b02      	ldr	r3, [sp, #8]
 800828a:	2b00      	cmp	r3, #0
 800828c:	4606      	mov	r6, r0
 800828e:	dc4f      	bgt.n	8008330 <_dtoa_r+0x948>
 8008290:	9b06      	ldr	r3, [sp, #24]
 8008292:	2b02      	cmp	r3, #2
 8008294:	dd4c      	ble.n	8008330 <_dtoa_r+0x948>
 8008296:	e011      	b.n	80082bc <_dtoa_r+0x8d4>
 8008298:	d0c9      	beq.n	800822e <_dtoa_r+0x846>
 800829a:	9a05      	ldr	r2, [sp, #20]
 800829c:	331c      	adds	r3, #28
 800829e:	441a      	add	r2, r3
 80082a0:	9205      	str	r2, [sp, #20]
 80082a2:	441d      	add	r5, r3
 80082a4:	4498      	add	r8, r3
 80082a6:	e7c2      	b.n	800822e <_dtoa_r+0x846>
 80082a8:	4603      	mov	r3, r0
 80082aa:	e7f6      	b.n	800829a <_dtoa_r+0x8b2>
 80082ac:	f1b9 0f00 	cmp.w	r9, #0
 80082b0:	dc38      	bgt.n	8008324 <_dtoa_r+0x93c>
 80082b2:	9b06      	ldr	r3, [sp, #24]
 80082b4:	2b02      	cmp	r3, #2
 80082b6:	dd35      	ble.n	8008324 <_dtoa_r+0x93c>
 80082b8:	f8cd 9008 	str.w	r9, [sp, #8]
 80082bc:	9b02      	ldr	r3, [sp, #8]
 80082be:	b963      	cbnz	r3, 80082da <_dtoa_r+0x8f2>
 80082c0:	4639      	mov	r1, r7
 80082c2:	2205      	movs	r2, #5
 80082c4:	4620      	mov	r0, r4
 80082c6:	f000 fce6 	bl	8008c96 <__multadd>
 80082ca:	4601      	mov	r1, r0
 80082cc:	4607      	mov	r7, r0
 80082ce:	9804      	ldr	r0, [sp, #16]
 80082d0:	f000 feea 	bl	80090a8 <__mcmp>
 80082d4:	2800      	cmp	r0, #0
 80082d6:	f73f adcc 	bgt.w	8007e72 <_dtoa_r+0x48a>
 80082da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80082dc:	465d      	mov	r5, fp
 80082de:	ea6f 0a03 	mvn.w	sl, r3
 80082e2:	f04f 0900 	mov.w	r9, #0
 80082e6:	4639      	mov	r1, r7
 80082e8:	4620      	mov	r0, r4
 80082ea:	f000 fcbd 	bl	8008c68 <_Bfree>
 80082ee:	2e00      	cmp	r6, #0
 80082f0:	f43f aeb7 	beq.w	8008062 <_dtoa_r+0x67a>
 80082f4:	f1b9 0f00 	cmp.w	r9, #0
 80082f8:	d005      	beq.n	8008306 <_dtoa_r+0x91e>
 80082fa:	45b1      	cmp	r9, r6
 80082fc:	d003      	beq.n	8008306 <_dtoa_r+0x91e>
 80082fe:	4649      	mov	r1, r9
 8008300:	4620      	mov	r0, r4
 8008302:	f000 fcb1 	bl	8008c68 <_Bfree>
 8008306:	4631      	mov	r1, r6
 8008308:	4620      	mov	r0, r4
 800830a:	f000 fcad 	bl	8008c68 <_Bfree>
 800830e:	e6a8      	b.n	8008062 <_dtoa_r+0x67a>
 8008310:	2700      	movs	r7, #0
 8008312:	463e      	mov	r6, r7
 8008314:	e7e1      	b.n	80082da <_dtoa_r+0x8f2>
 8008316:	f8dd a020 	ldr.w	sl, [sp, #32]
 800831a:	463e      	mov	r6, r7
 800831c:	e5a9      	b.n	8007e72 <_dtoa_r+0x48a>
 800831e:	bf00      	nop
 8008320:	40240000 	.word	0x40240000
 8008324:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008326:	f8cd 9008 	str.w	r9, [sp, #8]
 800832a:	2b00      	cmp	r3, #0
 800832c:	f000 80fa 	beq.w	8008524 <_dtoa_r+0xb3c>
 8008330:	2d00      	cmp	r5, #0
 8008332:	dd05      	ble.n	8008340 <_dtoa_r+0x958>
 8008334:	4631      	mov	r1, r6
 8008336:	462a      	mov	r2, r5
 8008338:	4620      	mov	r0, r4
 800833a:	f000 fe61 	bl	8009000 <__lshift>
 800833e:	4606      	mov	r6, r0
 8008340:	9b07      	ldr	r3, [sp, #28]
 8008342:	2b00      	cmp	r3, #0
 8008344:	d04c      	beq.n	80083e0 <_dtoa_r+0x9f8>
 8008346:	6871      	ldr	r1, [r6, #4]
 8008348:	4620      	mov	r0, r4
 800834a:	f000 fc59 	bl	8008c00 <_Balloc>
 800834e:	6932      	ldr	r2, [r6, #16]
 8008350:	3202      	adds	r2, #2
 8008352:	4605      	mov	r5, r0
 8008354:	0092      	lsls	r2, r2, #2
 8008356:	f106 010c 	add.w	r1, r6, #12
 800835a:	300c      	adds	r0, #12
 800835c:	f7fd fd90 	bl	8005e80 <memcpy>
 8008360:	2201      	movs	r2, #1
 8008362:	4629      	mov	r1, r5
 8008364:	4620      	mov	r0, r4
 8008366:	f000 fe4b 	bl	8009000 <__lshift>
 800836a:	9b00      	ldr	r3, [sp, #0]
 800836c:	f8cd b014 	str.w	fp, [sp, #20]
 8008370:	f003 0301 	and.w	r3, r3, #1
 8008374:	46b1      	mov	r9, r6
 8008376:	9307      	str	r3, [sp, #28]
 8008378:	4606      	mov	r6, r0
 800837a:	4639      	mov	r1, r7
 800837c:	9804      	ldr	r0, [sp, #16]
 800837e:	f7ff faa5 	bl	80078cc <quorem>
 8008382:	4649      	mov	r1, r9
 8008384:	4605      	mov	r5, r0
 8008386:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800838a:	9804      	ldr	r0, [sp, #16]
 800838c:	f000 fe8c 	bl	80090a8 <__mcmp>
 8008390:	4632      	mov	r2, r6
 8008392:	9000      	str	r0, [sp, #0]
 8008394:	4639      	mov	r1, r7
 8008396:	4620      	mov	r0, r4
 8008398:	f000 fea0 	bl	80090dc <__mdiff>
 800839c:	68c3      	ldr	r3, [r0, #12]
 800839e:	4602      	mov	r2, r0
 80083a0:	bb03      	cbnz	r3, 80083e4 <_dtoa_r+0x9fc>
 80083a2:	4601      	mov	r1, r0
 80083a4:	9008      	str	r0, [sp, #32]
 80083a6:	9804      	ldr	r0, [sp, #16]
 80083a8:	f000 fe7e 	bl	80090a8 <__mcmp>
 80083ac:	9a08      	ldr	r2, [sp, #32]
 80083ae:	4603      	mov	r3, r0
 80083b0:	4611      	mov	r1, r2
 80083b2:	4620      	mov	r0, r4
 80083b4:	9308      	str	r3, [sp, #32]
 80083b6:	f000 fc57 	bl	8008c68 <_Bfree>
 80083ba:	9b08      	ldr	r3, [sp, #32]
 80083bc:	b9a3      	cbnz	r3, 80083e8 <_dtoa_r+0xa00>
 80083be:	9a06      	ldr	r2, [sp, #24]
 80083c0:	b992      	cbnz	r2, 80083e8 <_dtoa_r+0xa00>
 80083c2:	9a07      	ldr	r2, [sp, #28]
 80083c4:	b982      	cbnz	r2, 80083e8 <_dtoa_r+0xa00>
 80083c6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80083ca:	d029      	beq.n	8008420 <_dtoa_r+0xa38>
 80083cc:	9b00      	ldr	r3, [sp, #0]
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	dd01      	ble.n	80083d6 <_dtoa_r+0x9ee>
 80083d2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80083d6:	9b05      	ldr	r3, [sp, #20]
 80083d8:	1c5d      	adds	r5, r3, #1
 80083da:	f883 8000 	strb.w	r8, [r3]
 80083de:	e782      	b.n	80082e6 <_dtoa_r+0x8fe>
 80083e0:	4630      	mov	r0, r6
 80083e2:	e7c2      	b.n	800836a <_dtoa_r+0x982>
 80083e4:	2301      	movs	r3, #1
 80083e6:	e7e3      	b.n	80083b0 <_dtoa_r+0x9c8>
 80083e8:	9a00      	ldr	r2, [sp, #0]
 80083ea:	2a00      	cmp	r2, #0
 80083ec:	db04      	blt.n	80083f8 <_dtoa_r+0xa10>
 80083ee:	d125      	bne.n	800843c <_dtoa_r+0xa54>
 80083f0:	9a06      	ldr	r2, [sp, #24]
 80083f2:	bb1a      	cbnz	r2, 800843c <_dtoa_r+0xa54>
 80083f4:	9a07      	ldr	r2, [sp, #28]
 80083f6:	bb0a      	cbnz	r2, 800843c <_dtoa_r+0xa54>
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	ddec      	ble.n	80083d6 <_dtoa_r+0x9ee>
 80083fc:	2201      	movs	r2, #1
 80083fe:	9904      	ldr	r1, [sp, #16]
 8008400:	4620      	mov	r0, r4
 8008402:	f000 fdfd 	bl	8009000 <__lshift>
 8008406:	4639      	mov	r1, r7
 8008408:	9004      	str	r0, [sp, #16]
 800840a:	f000 fe4d 	bl	80090a8 <__mcmp>
 800840e:	2800      	cmp	r0, #0
 8008410:	dc03      	bgt.n	800841a <_dtoa_r+0xa32>
 8008412:	d1e0      	bne.n	80083d6 <_dtoa_r+0x9ee>
 8008414:	f018 0f01 	tst.w	r8, #1
 8008418:	d0dd      	beq.n	80083d6 <_dtoa_r+0x9ee>
 800841a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800841e:	d1d8      	bne.n	80083d2 <_dtoa_r+0x9ea>
 8008420:	9b05      	ldr	r3, [sp, #20]
 8008422:	9a05      	ldr	r2, [sp, #20]
 8008424:	1c5d      	adds	r5, r3, #1
 8008426:	2339      	movs	r3, #57	; 0x39
 8008428:	7013      	strb	r3, [r2, #0]
 800842a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800842e:	2b39      	cmp	r3, #57	; 0x39
 8008430:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8008434:	d04f      	beq.n	80084d6 <_dtoa_r+0xaee>
 8008436:	3301      	adds	r3, #1
 8008438:	7013      	strb	r3, [r2, #0]
 800843a:	e754      	b.n	80082e6 <_dtoa_r+0x8fe>
 800843c:	9a05      	ldr	r2, [sp, #20]
 800843e:	2b00      	cmp	r3, #0
 8008440:	f102 0501 	add.w	r5, r2, #1
 8008444:	dd06      	ble.n	8008454 <_dtoa_r+0xa6c>
 8008446:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800844a:	d0e9      	beq.n	8008420 <_dtoa_r+0xa38>
 800844c:	f108 0801 	add.w	r8, r8, #1
 8008450:	9b05      	ldr	r3, [sp, #20]
 8008452:	e7c2      	b.n	80083da <_dtoa_r+0x9f2>
 8008454:	9a02      	ldr	r2, [sp, #8]
 8008456:	f805 8c01 	strb.w	r8, [r5, #-1]
 800845a:	eba5 030b 	sub.w	r3, r5, fp
 800845e:	4293      	cmp	r3, r2
 8008460:	d021      	beq.n	80084a6 <_dtoa_r+0xabe>
 8008462:	2300      	movs	r3, #0
 8008464:	220a      	movs	r2, #10
 8008466:	9904      	ldr	r1, [sp, #16]
 8008468:	4620      	mov	r0, r4
 800846a:	f000 fc14 	bl	8008c96 <__multadd>
 800846e:	45b1      	cmp	r9, r6
 8008470:	9004      	str	r0, [sp, #16]
 8008472:	f04f 0300 	mov.w	r3, #0
 8008476:	f04f 020a 	mov.w	r2, #10
 800847a:	4649      	mov	r1, r9
 800847c:	4620      	mov	r0, r4
 800847e:	d105      	bne.n	800848c <_dtoa_r+0xaa4>
 8008480:	f000 fc09 	bl	8008c96 <__multadd>
 8008484:	4681      	mov	r9, r0
 8008486:	4606      	mov	r6, r0
 8008488:	9505      	str	r5, [sp, #20]
 800848a:	e776      	b.n	800837a <_dtoa_r+0x992>
 800848c:	f000 fc03 	bl	8008c96 <__multadd>
 8008490:	4631      	mov	r1, r6
 8008492:	4681      	mov	r9, r0
 8008494:	2300      	movs	r3, #0
 8008496:	220a      	movs	r2, #10
 8008498:	4620      	mov	r0, r4
 800849a:	f000 fbfc 	bl	8008c96 <__multadd>
 800849e:	4606      	mov	r6, r0
 80084a0:	e7f2      	b.n	8008488 <_dtoa_r+0xaa0>
 80084a2:	f04f 0900 	mov.w	r9, #0
 80084a6:	2201      	movs	r2, #1
 80084a8:	9904      	ldr	r1, [sp, #16]
 80084aa:	4620      	mov	r0, r4
 80084ac:	f000 fda8 	bl	8009000 <__lshift>
 80084b0:	4639      	mov	r1, r7
 80084b2:	9004      	str	r0, [sp, #16]
 80084b4:	f000 fdf8 	bl	80090a8 <__mcmp>
 80084b8:	2800      	cmp	r0, #0
 80084ba:	dcb6      	bgt.n	800842a <_dtoa_r+0xa42>
 80084bc:	d102      	bne.n	80084c4 <_dtoa_r+0xadc>
 80084be:	f018 0f01 	tst.w	r8, #1
 80084c2:	d1b2      	bne.n	800842a <_dtoa_r+0xa42>
 80084c4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80084c8:	2b30      	cmp	r3, #48	; 0x30
 80084ca:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 80084ce:	f47f af0a 	bne.w	80082e6 <_dtoa_r+0x8fe>
 80084d2:	4615      	mov	r5, r2
 80084d4:	e7f6      	b.n	80084c4 <_dtoa_r+0xadc>
 80084d6:	4593      	cmp	fp, r2
 80084d8:	d105      	bne.n	80084e6 <_dtoa_r+0xafe>
 80084da:	2331      	movs	r3, #49	; 0x31
 80084dc:	f10a 0a01 	add.w	sl, sl, #1
 80084e0:	f88b 3000 	strb.w	r3, [fp]
 80084e4:	e6ff      	b.n	80082e6 <_dtoa_r+0x8fe>
 80084e6:	4615      	mov	r5, r2
 80084e8:	e79f      	b.n	800842a <_dtoa_r+0xa42>
 80084ea:	f8df b064 	ldr.w	fp, [pc, #100]	; 8008550 <_dtoa_r+0xb68>
 80084ee:	e007      	b.n	8008500 <_dtoa_r+0xb18>
 80084f0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80084f2:	f8df b060 	ldr.w	fp, [pc, #96]	; 8008554 <_dtoa_r+0xb6c>
 80084f6:	b11b      	cbz	r3, 8008500 <_dtoa_r+0xb18>
 80084f8:	f10b 0308 	add.w	r3, fp, #8
 80084fc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80084fe:	6013      	str	r3, [r2, #0]
 8008500:	4658      	mov	r0, fp
 8008502:	b017      	add	sp, #92	; 0x5c
 8008504:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008508:	9b06      	ldr	r3, [sp, #24]
 800850a:	2b01      	cmp	r3, #1
 800850c:	f77f ae35 	ble.w	800817a <_dtoa_r+0x792>
 8008510:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008512:	9307      	str	r3, [sp, #28]
 8008514:	e649      	b.n	80081aa <_dtoa_r+0x7c2>
 8008516:	9b02      	ldr	r3, [sp, #8]
 8008518:	2b00      	cmp	r3, #0
 800851a:	dc03      	bgt.n	8008524 <_dtoa_r+0xb3c>
 800851c:	9b06      	ldr	r3, [sp, #24]
 800851e:	2b02      	cmp	r3, #2
 8008520:	f73f aecc 	bgt.w	80082bc <_dtoa_r+0x8d4>
 8008524:	465d      	mov	r5, fp
 8008526:	4639      	mov	r1, r7
 8008528:	9804      	ldr	r0, [sp, #16]
 800852a:	f7ff f9cf 	bl	80078cc <quorem>
 800852e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8008532:	f805 8b01 	strb.w	r8, [r5], #1
 8008536:	9a02      	ldr	r2, [sp, #8]
 8008538:	eba5 030b 	sub.w	r3, r5, fp
 800853c:	429a      	cmp	r2, r3
 800853e:	ddb0      	ble.n	80084a2 <_dtoa_r+0xaba>
 8008540:	2300      	movs	r3, #0
 8008542:	220a      	movs	r2, #10
 8008544:	9904      	ldr	r1, [sp, #16]
 8008546:	4620      	mov	r0, r4
 8008548:	f000 fba5 	bl	8008c96 <__multadd>
 800854c:	9004      	str	r0, [sp, #16]
 800854e:	e7ea      	b.n	8008526 <_dtoa_r+0xb3e>
 8008550:	08009dc0 	.word	0x08009dc0
 8008554:	08009e40 	.word	0x08009e40

08008558 <rshift>:
 8008558:	b5f0      	push	{r4, r5, r6, r7, lr}
 800855a:	6906      	ldr	r6, [r0, #16]
 800855c:	114b      	asrs	r3, r1, #5
 800855e:	429e      	cmp	r6, r3
 8008560:	f100 0414 	add.w	r4, r0, #20
 8008564:	dd30      	ble.n	80085c8 <rshift+0x70>
 8008566:	f011 011f 	ands.w	r1, r1, #31
 800856a:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800856e:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8008572:	d108      	bne.n	8008586 <rshift+0x2e>
 8008574:	4621      	mov	r1, r4
 8008576:	42b2      	cmp	r2, r6
 8008578:	460b      	mov	r3, r1
 800857a:	d211      	bcs.n	80085a0 <rshift+0x48>
 800857c:	f852 3b04 	ldr.w	r3, [r2], #4
 8008580:	f841 3b04 	str.w	r3, [r1], #4
 8008584:	e7f7      	b.n	8008576 <rshift+0x1e>
 8008586:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 800858a:	f1c1 0c20 	rsb	ip, r1, #32
 800858e:	40cd      	lsrs	r5, r1
 8008590:	3204      	adds	r2, #4
 8008592:	4623      	mov	r3, r4
 8008594:	42b2      	cmp	r2, r6
 8008596:	4617      	mov	r7, r2
 8008598:	d30c      	bcc.n	80085b4 <rshift+0x5c>
 800859a:	601d      	str	r5, [r3, #0]
 800859c:	b105      	cbz	r5, 80085a0 <rshift+0x48>
 800859e:	3304      	adds	r3, #4
 80085a0:	1b1a      	subs	r2, r3, r4
 80085a2:	42a3      	cmp	r3, r4
 80085a4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80085a8:	bf08      	it	eq
 80085aa:	2300      	moveq	r3, #0
 80085ac:	6102      	str	r2, [r0, #16]
 80085ae:	bf08      	it	eq
 80085b0:	6143      	streq	r3, [r0, #20]
 80085b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80085b4:	683f      	ldr	r7, [r7, #0]
 80085b6:	fa07 f70c 	lsl.w	r7, r7, ip
 80085ba:	433d      	orrs	r5, r7
 80085bc:	f843 5b04 	str.w	r5, [r3], #4
 80085c0:	f852 5b04 	ldr.w	r5, [r2], #4
 80085c4:	40cd      	lsrs	r5, r1
 80085c6:	e7e5      	b.n	8008594 <rshift+0x3c>
 80085c8:	4623      	mov	r3, r4
 80085ca:	e7e9      	b.n	80085a0 <rshift+0x48>

080085cc <__hexdig_fun>:
 80085cc:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80085d0:	2b09      	cmp	r3, #9
 80085d2:	d802      	bhi.n	80085da <__hexdig_fun+0xe>
 80085d4:	3820      	subs	r0, #32
 80085d6:	b2c0      	uxtb	r0, r0
 80085d8:	4770      	bx	lr
 80085da:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80085de:	2b05      	cmp	r3, #5
 80085e0:	d801      	bhi.n	80085e6 <__hexdig_fun+0x1a>
 80085e2:	3847      	subs	r0, #71	; 0x47
 80085e4:	e7f7      	b.n	80085d6 <__hexdig_fun+0xa>
 80085e6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80085ea:	2b05      	cmp	r3, #5
 80085ec:	d801      	bhi.n	80085f2 <__hexdig_fun+0x26>
 80085ee:	3827      	subs	r0, #39	; 0x27
 80085f0:	e7f1      	b.n	80085d6 <__hexdig_fun+0xa>
 80085f2:	2000      	movs	r0, #0
 80085f4:	4770      	bx	lr

080085f6 <__gethex>:
 80085f6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085fa:	b08b      	sub	sp, #44	; 0x2c
 80085fc:	468a      	mov	sl, r1
 80085fe:	9002      	str	r0, [sp, #8]
 8008600:	9816      	ldr	r0, [sp, #88]	; 0x58
 8008602:	9306      	str	r3, [sp, #24]
 8008604:	4690      	mov	r8, r2
 8008606:	f000 fad0 	bl	8008baa <__localeconv_l>
 800860a:	6803      	ldr	r3, [r0, #0]
 800860c:	9303      	str	r3, [sp, #12]
 800860e:	4618      	mov	r0, r3
 8008610:	f7f7 fdfe 	bl	8000210 <strlen>
 8008614:	9b03      	ldr	r3, [sp, #12]
 8008616:	9001      	str	r0, [sp, #4]
 8008618:	4403      	add	r3, r0
 800861a:	f04f 0b00 	mov.w	fp, #0
 800861e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8008622:	9307      	str	r3, [sp, #28]
 8008624:	f8da 3000 	ldr.w	r3, [sl]
 8008628:	3302      	adds	r3, #2
 800862a:	461f      	mov	r7, r3
 800862c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008630:	2830      	cmp	r0, #48	; 0x30
 8008632:	d06c      	beq.n	800870e <__gethex+0x118>
 8008634:	f7ff ffca 	bl	80085cc <__hexdig_fun>
 8008638:	4604      	mov	r4, r0
 800863a:	2800      	cmp	r0, #0
 800863c:	d16a      	bne.n	8008714 <__gethex+0x11e>
 800863e:	9a01      	ldr	r2, [sp, #4]
 8008640:	9903      	ldr	r1, [sp, #12]
 8008642:	4638      	mov	r0, r7
 8008644:	f001 f8f4 	bl	8009830 <strncmp>
 8008648:	2800      	cmp	r0, #0
 800864a:	d166      	bne.n	800871a <__gethex+0x124>
 800864c:	9b01      	ldr	r3, [sp, #4]
 800864e:	5cf8      	ldrb	r0, [r7, r3]
 8008650:	18fe      	adds	r6, r7, r3
 8008652:	f7ff ffbb 	bl	80085cc <__hexdig_fun>
 8008656:	2800      	cmp	r0, #0
 8008658:	d062      	beq.n	8008720 <__gethex+0x12a>
 800865a:	4633      	mov	r3, r6
 800865c:	7818      	ldrb	r0, [r3, #0]
 800865e:	2830      	cmp	r0, #48	; 0x30
 8008660:	461f      	mov	r7, r3
 8008662:	f103 0301 	add.w	r3, r3, #1
 8008666:	d0f9      	beq.n	800865c <__gethex+0x66>
 8008668:	f7ff ffb0 	bl	80085cc <__hexdig_fun>
 800866c:	fab0 f580 	clz	r5, r0
 8008670:	096d      	lsrs	r5, r5, #5
 8008672:	4634      	mov	r4, r6
 8008674:	f04f 0b01 	mov.w	fp, #1
 8008678:	463a      	mov	r2, r7
 800867a:	4616      	mov	r6, r2
 800867c:	3201      	adds	r2, #1
 800867e:	7830      	ldrb	r0, [r6, #0]
 8008680:	f7ff ffa4 	bl	80085cc <__hexdig_fun>
 8008684:	2800      	cmp	r0, #0
 8008686:	d1f8      	bne.n	800867a <__gethex+0x84>
 8008688:	9a01      	ldr	r2, [sp, #4]
 800868a:	9903      	ldr	r1, [sp, #12]
 800868c:	4630      	mov	r0, r6
 800868e:	f001 f8cf 	bl	8009830 <strncmp>
 8008692:	b950      	cbnz	r0, 80086aa <__gethex+0xb4>
 8008694:	b954      	cbnz	r4, 80086ac <__gethex+0xb6>
 8008696:	9b01      	ldr	r3, [sp, #4]
 8008698:	18f4      	adds	r4, r6, r3
 800869a:	4622      	mov	r2, r4
 800869c:	4616      	mov	r6, r2
 800869e:	3201      	adds	r2, #1
 80086a0:	7830      	ldrb	r0, [r6, #0]
 80086a2:	f7ff ff93 	bl	80085cc <__hexdig_fun>
 80086a6:	2800      	cmp	r0, #0
 80086a8:	d1f8      	bne.n	800869c <__gethex+0xa6>
 80086aa:	b10c      	cbz	r4, 80086b0 <__gethex+0xba>
 80086ac:	1ba4      	subs	r4, r4, r6
 80086ae:	00a4      	lsls	r4, r4, #2
 80086b0:	7833      	ldrb	r3, [r6, #0]
 80086b2:	2b50      	cmp	r3, #80	; 0x50
 80086b4:	d001      	beq.n	80086ba <__gethex+0xc4>
 80086b6:	2b70      	cmp	r3, #112	; 0x70
 80086b8:	d140      	bne.n	800873c <__gethex+0x146>
 80086ba:	7873      	ldrb	r3, [r6, #1]
 80086bc:	2b2b      	cmp	r3, #43	; 0x2b
 80086be:	d031      	beq.n	8008724 <__gethex+0x12e>
 80086c0:	2b2d      	cmp	r3, #45	; 0x2d
 80086c2:	d033      	beq.n	800872c <__gethex+0x136>
 80086c4:	1c71      	adds	r1, r6, #1
 80086c6:	f04f 0900 	mov.w	r9, #0
 80086ca:	7808      	ldrb	r0, [r1, #0]
 80086cc:	f7ff ff7e 	bl	80085cc <__hexdig_fun>
 80086d0:	1e43      	subs	r3, r0, #1
 80086d2:	b2db      	uxtb	r3, r3
 80086d4:	2b18      	cmp	r3, #24
 80086d6:	d831      	bhi.n	800873c <__gethex+0x146>
 80086d8:	f1a0 0210 	sub.w	r2, r0, #16
 80086dc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80086e0:	f7ff ff74 	bl	80085cc <__hexdig_fun>
 80086e4:	1e43      	subs	r3, r0, #1
 80086e6:	b2db      	uxtb	r3, r3
 80086e8:	2b18      	cmp	r3, #24
 80086ea:	d922      	bls.n	8008732 <__gethex+0x13c>
 80086ec:	f1b9 0f00 	cmp.w	r9, #0
 80086f0:	d000      	beq.n	80086f4 <__gethex+0xfe>
 80086f2:	4252      	negs	r2, r2
 80086f4:	4414      	add	r4, r2
 80086f6:	f8ca 1000 	str.w	r1, [sl]
 80086fa:	b30d      	cbz	r5, 8008740 <__gethex+0x14a>
 80086fc:	f1bb 0f00 	cmp.w	fp, #0
 8008700:	bf0c      	ite	eq
 8008702:	2706      	moveq	r7, #6
 8008704:	2700      	movne	r7, #0
 8008706:	4638      	mov	r0, r7
 8008708:	b00b      	add	sp, #44	; 0x2c
 800870a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800870e:	f10b 0b01 	add.w	fp, fp, #1
 8008712:	e78a      	b.n	800862a <__gethex+0x34>
 8008714:	2500      	movs	r5, #0
 8008716:	462c      	mov	r4, r5
 8008718:	e7ae      	b.n	8008678 <__gethex+0x82>
 800871a:	463e      	mov	r6, r7
 800871c:	2501      	movs	r5, #1
 800871e:	e7c7      	b.n	80086b0 <__gethex+0xba>
 8008720:	4604      	mov	r4, r0
 8008722:	e7fb      	b.n	800871c <__gethex+0x126>
 8008724:	f04f 0900 	mov.w	r9, #0
 8008728:	1cb1      	adds	r1, r6, #2
 800872a:	e7ce      	b.n	80086ca <__gethex+0xd4>
 800872c:	f04f 0901 	mov.w	r9, #1
 8008730:	e7fa      	b.n	8008728 <__gethex+0x132>
 8008732:	230a      	movs	r3, #10
 8008734:	fb03 0202 	mla	r2, r3, r2, r0
 8008738:	3a10      	subs	r2, #16
 800873a:	e7cf      	b.n	80086dc <__gethex+0xe6>
 800873c:	4631      	mov	r1, r6
 800873e:	e7da      	b.n	80086f6 <__gethex+0x100>
 8008740:	1bf3      	subs	r3, r6, r7
 8008742:	3b01      	subs	r3, #1
 8008744:	4629      	mov	r1, r5
 8008746:	2b07      	cmp	r3, #7
 8008748:	dc49      	bgt.n	80087de <__gethex+0x1e8>
 800874a:	9802      	ldr	r0, [sp, #8]
 800874c:	f000 fa58 	bl	8008c00 <_Balloc>
 8008750:	9b01      	ldr	r3, [sp, #4]
 8008752:	f100 0914 	add.w	r9, r0, #20
 8008756:	f04f 0b00 	mov.w	fp, #0
 800875a:	f1c3 0301 	rsb	r3, r3, #1
 800875e:	4605      	mov	r5, r0
 8008760:	f8cd 9010 	str.w	r9, [sp, #16]
 8008764:	46da      	mov	sl, fp
 8008766:	9308      	str	r3, [sp, #32]
 8008768:	42b7      	cmp	r7, r6
 800876a:	d33b      	bcc.n	80087e4 <__gethex+0x1ee>
 800876c:	9804      	ldr	r0, [sp, #16]
 800876e:	f840 ab04 	str.w	sl, [r0], #4
 8008772:	eba0 0009 	sub.w	r0, r0, r9
 8008776:	1080      	asrs	r0, r0, #2
 8008778:	6128      	str	r0, [r5, #16]
 800877a:	0147      	lsls	r7, r0, #5
 800877c:	4650      	mov	r0, sl
 800877e:	f000 fb03 	bl	8008d88 <__hi0bits>
 8008782:	f8d8 6000 	ldr.w	r6, [r8]
 8008786:	1a3f      	subs	r7, r7, r0
 8008788:	42b7      	cmp	r7, r6
 800878a:	dd64      	ble.n	8008856 <__gethex+0x260>
 800878c:	1bbf      	subs	r7, r7, r6
 800878e:	4639      	mov	r1, r7
 8008790:	4628      	mov	r0, r5
 8008792:	f000 fe13 	bl	80093bc <__any_on>
 8008796:	4682      	mov	sl, r0
 8008798:	b178      	cbz	r0, 80087ba <__gethex+0x1c4>
 800879a:	1e7b      	subs	r3, r7, #1
 800879c:	1159      	asrs	r1, r3, #5
 800879e:	f003 021f 	and.w	r2, r3, #31
 80087a2:	f04f 0a01 	mov.w	sl, #1
 80087a6:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80087aa:	fa0a f202 	lsl.w	r2, sl, r2
 80087ae:	420a      	tst	r2, r1
 80087b0:	d003      	beq.n	80087ba <__gethex+0x1c4>
 80087b2:	4553      	cmp	r3, sl
 80087b4:	dc46      	bgt.n	8008844 <__gethex+0x24e>
 80087b6:	f04f 0a02 	mov.w	sl, #2
 80087ba:	4639      	mov	r1, r7
 80087bc:	4628      	mov	r0, r5
 80087be:	f7ff fecb 	bl	8008558 <rshift>
 80087c2:	443c      	add	r4, r7
 80087c4:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80087c8:	42a3      	cmp	r3, r4
 80087ca:	da52      	bge.n	8008872 <__gethex+0x27c>
 80087cc:	4629      	mov	r1, r5
 80087ce:	9802      	ldr	r0, [sp, #8]
 80087d0:	f000 fa4a 	bl	8008c68 <_Bfree>
 80087d4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80087d6:	2300      	movs	r3, #0
 80087d8:	6013      	str	r3, [r2, #0]
 80087da:	27a3      	movs	r7, #163	; 0xa3
 80087dc:	e793      	b.n	8008706 <__gethex+0x110>
 80087de:	3101      	adds	r1, #1
 80087e0:	105b      	asrs	r3, r3, #1
 80087e2:	e7b0      	b.n	8008746 <__gethex+0x150>
 80087e4:	1e73      	subs	r3, r6, #1
 80087e6:	9305      	str	r3, [sp, #20]
 80087e8:	9a07      	ldr	r2, [sp, #28]
 80087ea:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80087ee:	4293      	cmp	r3, r2
 80087f0:	d018      	beq.n	8008824 <__gethex+0x22e>
 80087f2:	f1bb 0f20 	cmp.w	fp, #32
 80087f6:	d107      	bne.n	8008808 <__gethex+0x212>
 80087f8:	9b04      	ldr	r3, [sp, #16]
 80087fa:	f8c3 a000 	str.w	sl, [r3]
 80087fe:	3304      	adds	r3, #4
 8008800:	f04f 0a00 	mov.w	sl, #0
 8008804:	9304      	str	r3, [sp, #16]
 8008806:	46d3      	mov	fp, sl
 8008808:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800880c:	f7ff fede 	bl	80085cc <__hexdig_fun>
 8008810:	f000 000f 	and.w	r0, r0, #15
 8008814:	fa00 f00b 	lsl.w	r0, r0, fp
 8008818:	ea4a 0a00 	orr.w	sl, sl, r0
 800881c:	f10b 0b04 	add.w	fp, fp, #4
 8008820:	9b05      	ldr	r3, [sp, #20]
 8008822:	e00d      	b.n	8008840 <__gethex+0x24a>
 8008824:	9b05      	ldr	r3, [sp, #20]
 8008826:	9a08      	ldr	r2, [sp, #32]
 8008828:	4413      	add	r3, r2
 800882a:	42bb      	cmp	r3, r7
 800882c:	d3e1      	bcc.n	80087f2 <__gethex+0x1fc>
 800882e:	4618      	mov	r0, r3
 8008830:	9a01      	ldr	r2, [sp, #4]
 8008832:	9903      	ldr	r1, [sp, #12]
 8008834:	9309      	str	r3, [sp, #36]	; 0x24
 8008836:	f000 fffb 	bl	8009830 <strncmp>
 800883a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800883c:	2800      	cmp	r0, #0
 800883e:	d1d8      	bne.n	80087f2 <__gethex+0x1fc>
 8008840:	461e      	mov	r6, r3
 8008842:	e791      	b.n	8008768 <__gethex+0x172>
 8008844:	1eb9      	subs	r1, r7, #2
 8008846:	4628      	mov	r0, r5
 8008848:	f000 fdb8 	bl	80093bc <__any_on>
 800884c:	2800      	cmp	r0, #0
 800884e:	d0b2      	beq.n	80087b6 <__gethex+0x1c0>
 8008850:	f04f 0a03 	mov.w	sl, #3
 8008854:	e7b1      	b.n	80087ba <__gethex+0x1c4>
 8008856:	da09      	bge.n	800886c <__gethex+0x276>
 8008858:	1bf7      	subs	r7, r6, r7
 800885a:	4629      	mov	r1, r5
 800885c:	463a      	mov	r2, r7
 800885e:	9802      	ldr	r0, [sp, #8]
 8008860:	f000 fbce 	bl	8009000 <__lshift>
 8008864:	1be4      	subs	r4, r4, r7
 8008866:	4605      	mov	r5, r0
 8008868:	f100 0914 	add.w	r9, r0, #20
 800886c:	f04f 0a00 	mov.w	sl, #0
 8008870:	e7a8      	b.n	80087c4 <__gethex+0x1ce>
 8008872:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8008876:	42a0      	cmp	r0, r4
 8008878:	dd6a      	ble.n	8008950 <__gethex+0x35a>
 800887a:	1b04      	subs	r4, r0, r4
 800887c:	42a6      	cmp	r6, r4
 800887e:	dc2e      	bgt.n	80088de <__gethex+0x2e8>
 8008880:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008884:	2b02      	cmp	r3, #2
 8008886:	d022      	beq.n	80088ce <__gethex+0x2d8>
 8008888:	2b03      	cmp	r3, #3
 800888a:	d024      	beq.n	80088d6 <__gethex+0x2e0>
 800888c:	2b01      	cmp	r3, #1
 800888e:	d115      	bne.n	80088bc <__gethex+0x2c6>
 8008890:	42a6      	cmp	r6, r4
 8008892:	d113      	bne.n	80088bc <__gethex+0x2c6>
 8008894:	2e01      	cmp	r6, #1
 8008896:	dc0b      	bgt.n	80088b0 <__gethex+0x2ba>
 8008898:	9a06      	ldr	r2, [sp, #24]
 800889a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800889e:	6013      	str	r3, [r2, #0]
 80088a0:	2301      	movs	r3, #1
 80088a2:	612b      	str	r3, [r5, #16]
 80088a4:	f8c9 3000 	str.w	r3, [r9]
 80088a8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80088aa:	2762      	movs	r7, #98	; 0x62
 80088ac:	601d      	str	r5, [r3, #0]
 80088ae:	e72a      	b.n	8008706 <__gethex+0x110>
 80088b0:	1e71      	subs	r1, r6, #1
 80088b2:	4628      	mov	r0, r5
 80088b4:	f000 fd82 	bl	80093bc <__any_on>
 80088b8:	2800      	cmp	r0, #0
 80088ba:	d1ed      	bne.n	8008898 <__gethex+0x2a2>
 80088bc:	4629      	mov	r1, r5
 80088be:	9802      	ldr	r0, [sp, #8]
 80088c0:	f000 f9d2 	bl	8008c68 <_Bfree>
 80088c4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80088c6:	2300      	movs	r3, #0
 80088c8:	6013      	str	r3, [r2, #0]
 80088ca:	2750      	movs	r7, #80	; 0x50
 80088cc:	e71b      	b.n	8008706 <__gethex+0x110>
 80088ce:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d0e1      	beq.n	8008898 <__gethex+0x2a2>
 80088d4:	e7f2      	b.n	80088bc <__gethex+0x2c6>
 80088d6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d1dd      	bne.n	8008898 <__gethex+0x2a2>
 80088dc:	e7ee      	b.n	80088bc <__gethex+0x2c6>
 80088de:	1e67      	subs	r7, r4, #1
 80088e0:	f1ba 0f00 	cmp.w	sl, #0
 80088e4:	d131      	bne.n	800894a <__gethex+0x354>
 80088e6:	b127      	cbz	r7, 80088f2 <__gethex+0x2fc>
 80088e8:	4639      	mov	r1, r7
 80088ea:	4628      	mov	r0, r5
 80088ec:	f000 fd66 	bl	80093bc <__any_on>
 80088f0:	4682      	mov	sl, r0
 80088f2:	117a      	asrs	r2, r7, #5
 80088f4:	2301      	movs	r3, #1
 80088f6:	f007 071f 	and.w	r7, r7, #31
 80088fa:	fa03 f707 	lsl.w	r7, r3, r7
 80088fe:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8008902:	4621      	mov	r1, r4
 8008904:	421f      	tst	r7, r3
 8008906:	4628      	mov	r0, r5
 8008908:	bf18      	it	ne
 800890a:	f04a 0a02 	orrne.w	sl, sl, #2
 800890e:	1b36      	subs	r6, r6, r4
 8008910:	f7ff fe22 	bl	8008558 <rshift>
 8008914:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8008918:	2702      	movs	r7, #2
 800891a:	f1ba 0f00 	cmp.w	sl, #0
 800891e:	d048      	beq.n	80089b2 <__gethex+0x3bc>
 8008920:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008924:	2b02      	cmp	r3, #2
 8008926:	d015      	beq.n	8008954 <__gethex+0x35e>
 8008928:	2b03      	cmp	r3, #3
 800892a:	d017      	beq.n	800895c <__gethex+0x366>
 800892c:	2b01      	cmp	r3, #1
 800892e:	d109      	bne.n	8008944 <__gethex+0x34e>
 8008930:	f01a 0f02 	tst.w	sl, #2
 8008934:	d006      	beq.n	8008944 <__gethex+0x34e>
 8008936:	f8d9 3000 	ldr.w	r3, [r9]
 800893a:	ea4a 0a03 	orr.w	sl, sl, r3
 800893e:	f01a 0f01 	tst.w	sl, #1
 8008942:	d10e      	bne.n	8008962 <__gethex+0x36c>
 8008944:	f047 0710 	orr.w	r7, r7, #16
 8008948:	e033      	b.n	80089b2 <__gethex+0x3bc>
 800894a:	f04f 0a01 	mov.w	sl, #1
 800894e:	e7d0      	b.n	80088f2 <__gethex+0x2fc>
 8008950:	2701      	movs	r7, #1
 8008952:	e7e2      	b.n	800891a <__gethex+0x324>
 8008954:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008956:	f1c3 0301 	rsb	r3, r3, #1
 800895a:	9315      	str	r3, [sp, #84]	; 0x54
 800895c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800895e:	2b00      	cmp	r3, #0
 8008960:	d0f0      	beq.n	8008944 <__gethex+0x34e>
 8008962:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8008966:	f105 0314 	add.w	r3, r5, #20
 800896a:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800896e:	eb03 010a 	add.w	r1, r3, sl
 8008972:	f04f 0c00 	mov.w	ip, #0
 8008976:	4618      	mov	r0, r3
 8008978:	f853 2b04 	ldr.w	r2, [r3], #4
 800897c:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 8008980:	d01c      	beq.n	80089bc <__gethex+0x3c6>
 8008982:	3201      	adds	r2, #1
 8008984:	6002      	str	r2, [r0, #0]
 8008986:	2f02      	cmp	r7, #2
 8008988:	f105 0314 	add.w	r3, r5, #20
 800898c:	d138      	bne.n	8008a00 <__gethex+0x40a>
 800898e:	f8d8 2000 	ldr.w	r2, [r8]
 8008992:	3a01      	subs	r2, #1
 8008994:	42b2      	cmp	r2, r6
 8008996:	d10a      	bne.n	80089ae <__gethex+0x3b8>
 8008998:	1171      	asrs	r1, r6, #5
 800899a:	2201      	movs	r2, #1
 800899c:	f006 061f 	and.w	r6, r6, #31
 80089a0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80089a4:	fa02 f606 	lsl.w	r6, r2, r6
 80089a8:	421e      	tst	r6, r3
 80089aa:	bf18      	it	ne
 80089ac:	4617      	movne	r7, r2
 80089ae:	f047 0720 	orr.w	r7, r7, #32
 80089b2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80089b4:	601d      	str	r5, [r3, #0]
 80089b6:	9b06      	ldr	r3, [sp, #24]
 80089b8:	601c      	str	r4, [r3, #0]
 80089ba:	e6a4      	b.n	8008706 <__gethex+0x110>
 80089bc:	4299      	cmp	r1, r3
 80089be:	f843 cc04 	str.w	ip, [r3, #-4]
 80089c2:	d8d8      	bhi.n	8008976 <__gethex+0x380>
 80089c4:	68ab      	ldr	r3, [r5, #8]
 80089c6:	4599      	cmp	r9, r3
 80089c8:	db12      	blt.n	80089f0 <__gethex+0x3fa>
 80089ca:	6869      	ldr	r1, [r5, #4]
 80089cc:	9802      	ldr	r0, [sp, #8]
 80089ce:	3101      	adds	r1, #1
 80089d0:	f000 f916 	bl	8008c00 <_Balloc>
 80089d4:	692a      	ldr	r2, [r5, #16]
 80089d6:	3202      	adds	r2, #2
 80089d8:	f105 010c 	add.w	r1, r5, #12
 80089dc:	4683      	mov	fp, r0
 80089de:	0092      	lsls	r2, r2, #2
 80089e0:	300c      	adds	r0, #12
 80089e2:	f7fd fa4d 	bl	8005e80 <memcpy>
 80089e6:	4629      	mov	r1, r5
 80089e8:	9802      	ldr	r0, [sp, #8]
 80089ea:	f000 f93d 	bl	8008c68 <_Bfree>
 80089ee:	465d      	mov	r5, fp
 80089f0:	692b      	ldr	r3, [r5, #16]
 80089f2:	1c5a      	adds	r2, r3, #1
 80089f4:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80089f8:	612a      	str	r2, [r5, #16]
 80089fa:	2201      	movs	r2, #1
 80089fc:	615a      	str	r2, [r3, #20]
 80089fe:	e7c2      	b.n	8008986 <__gethex+0x390>
 8008a00:	692a      	ldr	r2, [r5, #16]
 8008a02:	454a      	cmp	r2, r9
 8008a04:	dd0b      	ble.n	8008a1e <__gethex+0x428>
 8008a06:	2101      	movs	r1, #1
 8008a08:	4628      	mov	r0, r5
 8008a0a:	f7ff fda5 	bl	8008558 <rshift>
 8008a0e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008a12:	3401      	adds	r4, #1
 8008a14:	42a3      	cmp	r3, r4
 8008a16:	f6ff aed9 	blt.w	80087cc <__gethex+0x1d6>
 8008a1a:	2701      	movs	r7, #1
 8008a1c:	e7c7      	b.n	80089ae <__gethex+0x3b8>
 8008a1e:	f016 061f 	ands.w	r6, r6, #31
 8008a22:	d0fa      	beq.n	8008a1a <__gethex+0x424>
 8008a24:	449a      	add	sl, r3
 8008a26:	f1c6 0620 	rsb	r6, r6, #32
 8008a2a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8008a2e:	f000 f9ab 	bl	8008d88 <__hi0bits>
 8008a32:	42b0      	cmp	r0, r6
 8008a34:	dbe7      	blt.n	8008a06 <__gethex+0x410>
 8008a36:	e7f0      	b.n	8008a1a <__gethex+0x424>

08008a38 <L_shift>:
 8008a38:	f1c2 0208 	rsb	r2, r2, #8
 8008a3c:	0092      	lsls	r2, r2, #2
 8008a3e:	b570      	push	{r4, r5, r6, lr}
 8008a40:	f1c2 0620 	rsb	r6, r2, #32
 8008a44:	6843      	ldr	r3, [r0, #4]
 8008a46:	6804      	ldr	r4, [r0, #0]
 8008a48:	fa03 f506 	lsl.w	r5, r3, r6
 8008a4c:	432c      	orrs	r4, r5
 8008a4e:	40d3      	lsrs	r3, r2
 8008a50:	6004      	str	r4, [r0, #0]
 8008a52:	f840 3f04 	str.w	r3, [r0, #4]!
 8008a56:	4288      	cmp	r0, r1
 8008a58:	d3f4      	bcc.n	8008a44 <L_shift+0xc>
 8008a5a:	bd70      	pop	{r4, r5, r6, pc}

08008a5c <__match>:
 8008a5c:	b530      	push	{r4, r5, lr}
 8008a5e:	6803      	ldr	r3, [r0, #0]
 8008a60:	3301      	adds	r3, #1
 8008a62:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008a66:	b914      	cbnz	r4, 8008a6e <__match+0x12>
 8008a68:	6003      	str	r3, [r0, #0]
 8008a6a:	2001      	movs	r0, #1
 8008a6c:	bd30      	pop	{r4, r5, pc}
 8008a6e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a72:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008a76:	2d19      	cmp	r5, #25
 8008a78:	bf98      	it	ls
 8008a7a:	3220      	addls	r2, #32
 8008a7c:	42a2      	cmp	r2, r4
 8008a7e:	d0f0      	beq.n	8008a62 <__match+0x6>
 8008a80:	2000      	movs	r0, #0
 8008a82:	e7f3      	b.n	8008a6c <__match+0x10>

08008a84 <__hexnan>:
 8008a84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a88:	680b      	ldr	r3, [r1, #0]
 8008a8a:	6801      	ldr	r1, [r0, #0]
 8008a8c:	115f      	asrs	r7, r3, #5
 8008a8e:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8008a92:	f013 031f 	ands.w	r3, r3, #31
 8008a96:	b087      	sub	sp, #28
 8008a98:	bf18      	it	ne
 8008a9a:	3704      	addne	r7, #4
 8008a9c:	2500      	movs	r5, #0
 8008a9e:	1f3e      	subs	r6, r7, #4
 8008aa0:	4682      	mov	sl, r0
 8008aa2:	4690      	mov	r8, r2
 8008aa4:	9301      	str	r3, [sp, #4]
 8008aa6:	f847 5c04 	str.w	r5, [r7, #-4]
 8008aaa:	46b1      	mov	r9, r6
 8008aac:	4634      	mov	r4, r6
 8008aae:	9502      	str	r5, [sp, #8]
 8008ab0:	46ab      	mov	fp, r5
 8008ab2:	784a      	ldrb	r2, [r1, #1]
 8008ab4:	1c4b      	adds	r3, r1, #1
 8008ab6:	9303      	str	r3, [sp, #12]
 8008ab8:	b342      	cbz	r2, 8008b0c <__hexnan+0x88>
 8008aba:	4610      	mov	r0, r2
 8008abc:	9105      	str	r1, [sp, #20]
 8008abe:	9204      	str	r2, [sp, #16]
 8008ac0:	f7ff fd84 	bl	80085cc <__hexdig_fun>
 8008ac4:	2800      	cmp	r0, #0
 8008ac6:	d143      	bne.n	8008b50 <__hexnan+0xcc>
 8008ac8:	9a04      	ldr	r2, [sp, #16]
 8008aca:	9905      	ldr	r1, [sp, #20]
 8008acc:	2a20      	cmp	r2, #32
 8008ace:	d818      	bhi.n	8008b02 <__hexnan+0x7e>
 8008ad0:	9b02      	ldr	r3, [sp, #8]
 8008ad2:	459b      	cmp	fp, r3
 8008ad4:	dd13      	ble.n	8008afe <__hexnan+0x7a>
 8008ad6:	454c      	cmp	r4, r9
 8008ad8:	d206      	bcs.n	8008ae8 <__hexnan+0x64>
 8008ada:	2d07      	cmp	r5, #7
 8008adc:	dc04      	bgt.n	8008ae8 <__hexnan+0x64>
 8008ade:	462a      	mov	r2, r5
 8008ae0:	4649      	mov	r1, r9
 8008ae2:	4620      	mov	r0, r4
 8008ae4:	f7ff ffa8 	bl	8008a38 <L_shift>
 8008ae8:	4544      	cmp	r4, r8
 8008aea:	d944      	bls.n	8008b76 <__hexnan+0xf2>
 8008aec:	2300      	movs	r3, #0
 8008aee:	f1a4 0904 	sub.w	r9, r4, #4
 8008af2:	f844 3c04 	str.w	r3, [r4, #-4]
 8008af6:	f8cd b008 	str.w	fp, [sp, #8]
 8008afa:	464c      	mov	r4, r9
 8008afc:	461d      	mov	r5, r3
 8008afe:	9903      	ldr	r1, [sp, #12]
 8008b00:	e7d7      	b.n	8008ab2 <__hexnan+0x2e>
 8008b02:	2a29      	cmp	r2, #41	; 0x29
 8008b04:	d14a      	bne.n	8008b9c <__hexnan+0x118>
 8008b06:	3102      	adds	r1, #2
 8008b08:	f8ca 1000 	str.w	r1, [sl]
 8008b0c:	f1bb 0f00 	cmp.w	fp, #0
 8008b10:	d044      	beq.n	8008b9c <__hexnan+0x118>
 8008b12:	454c      	cmp	r4, r9
 8008b14:	d206      	bcs.n	8008b24 <__hexnan+0xa0>
 8008b16:	2d07      	cmp	r5, #7
 8008b18:	dc04      	bgt.n	8008b24 <__hexnan+0xa0>
 8008b1a:	462a      	mov	r2, r5
 8008b1c:	4649      	mov	r1, r9
 8008b1e:	4620      	mov	r0, r4
 8008b20:	f7ff ff8a 	bl	8008a38 <L_shift>
 8008b24:	4544      	cmp	r4, r8
 8008b26:	d928      	bls.n	8008b7a <__hexnan+0xf6>
 8008b28:	4643      	mov	r3, r8
 8008b2a:	f854 2b04 	ldr.w	r2, [r4], #4
 8008b2e:	f843 2b04 	str.w	r2, [r3], #4
 8008b32:	42a6      	cmp	r6, r4
 8008b34:	d2f9      	bcs.n	8008b2a <__hexnan+0xa6>
 8008b36:	2200      	movs	r2, #0
 8008b38:	f843 2b04 	str.w	r2, [r3], #4
 8008b3c:	429e      	cmp	r6, r3
 8008b3e:	d2fb      	bcs.n	8008b38 <__hexnan+0xb4>
 8008b40:	6833      	ldr	r3, [r6, #0]
 8008b42:	b91b      	cbnz	r3, 8008b4c <__hexnan+0xc8>
 8008b44:	4546      	cmp	r6, r8
 8008b46:	d127      	bne.n	8008b98 <__hexnan+0x114>
 8008b48:	2301      	movs	r3, #1
 8008b4a:	6033      	str	r3, [r6, #0]
 8008b4c:	2005      	movs	r0, #5
 8008b4e:	e026      	b.n	8008b9e <__hexnan+0x11a>
 8008b50:	3501      	adds	r5, #1
 8008b52:	2d08      	cmp	r5, #8
 8008b54:	f10b 0b01 	add.w	fp, fp, #1
 8008b58:	dd06      	ble.n	8008b68 <__hexnan+0xe4>
 8008b5a:	4544      	cmp	r4, r8
 8008b5c:	d9cf      	bls.n	8008afe <__hexnan+0x7a>
 8008b5e:	2300      	movs	r3, #0
 8008b60:	f844 3c04 	str.w	r3, [r4, #-4]
 8008b64:	2501      	movs	r5, #1
 8008b66:	3c04      	subs	r4, #4
 8008b68:	6822      	ldr	r2, [r4, #0]
 8008b6a:	f000 000f 	and.w	r0, r0, #15
 8008b6e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008b72:	6020      	str	r0, [r4, #0]
 8008b74:	e7c3      	b.n	8008afe <__hexnan+0x7a>
 8008b76:	2508      	movs	r5, #8
 8008b78:	e7c1      	b.n	8008afe <__hexnan+0x7a>
 8008b7a:	9b01      	ldr	r3, [sp, #4]
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d0df      	beq.n	8008b40 <__hexnan+0xbc>
 8008b80:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008b84:	f1c3 0320 	rsb	r3, r3, #32
 8008b88:	fa22 f303 	lsr.w	r3, r2, r3
 8008b8c:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8008b90:	401a      	ands	r2, r3
 8008b92:	f847 2c04 	str.w	r2, [r7, #-4]
 8008b96:	e7d3      	b.n	8008b40 <__hexnan+0xbc>
 8008b98:	3e04      	subs	r6, #4
 8008b9a:	e7d1      	b.n	8008b40 <__hexnan+0xbc>
 8008b9c:	2004      	movs	r0, #4
 8008b9e:	b007      	add	sp, #28
 8008ba0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008ba4 <__locale_ctype_ptr_l>:
 8008ba4:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8008ba8:	4770      	bx	lr

08008baa <__localeconv_l>:
 8008baa:	30f0      	adds	r0, #240	; 0xf0
 8008bac:	4770      	bx	lr
	...

08008bb0 <_localeconv_r>:
 8008bb0:	4b04      	ldr	r3, [pc, #16]	; (8008bc4 <_localeconv_r+0x14>)
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	6a18      	ldr	r0, [r3, #32]
 8008bb6:	4b04      	ldr	r3, [pc, #16]	; (8008bc8 <_localeconv_r+0x18>)
 8008bb8:	2800      	cmp	r0, #0
 8008bba:	bf08      	it	eq
 8008bbc:	4618      	moveq	r0, r3
 8008bbe:	30f0      	adds	r0, #240	; 0xf0
 8008bc0:	4770      	bx	lr
 8008bc2:	bf00      	nop
 8008bc4:	20000014 	.word	0x20000014
 8008bc8:	20000078 	.word	0x20000078

08008bcc <malloc>:
 8008bcc:	4b02      	ldr	r3, [pc, #8]	; (8008bd8 <malloc+0xc>)
 8008bce:	4601      	mov	r1, r0
 8008bd0:	6818      	ldr	r0, [r3, #0]
 8008bd2:	f000 bc71 	b.w	80094b8 <_malloc_r>
 8008bd6:	bf00      	nop
 8008bd8:	20000014 	.word	0x20000014

08008bdc <__ascii_mbtowc>:
 8008bdc:	b082      	sub	sp, #8
 8008bde:	b901      	cbnz	r1, 8008be2 <__ascii_mbtowc+0x6>
 8008be0:	a901      	add	r1, sp, #4
 8008be2:	b142      	cbz	r2, 8008bf6 <__ascii_mbtowc+0x1a>
 8008be4:	b14b      	cbz	r3, 8008bfa <__ascii_mbtowc+0x1e>
 8008be6:	7813      	ldrb	r3, [r2, #0]
 8008be8:	600b      	str	r3, [r1, #0]
 8008bea:	7812      	ldrb	r2, [r2, #0]
 8008bec:	1c10      	adds	r0, r2, #0
 8008bee:	bf18      	it	ne
 8008bf0:	2001      	movne	r0, #1
 8008bf2:	b002      	add	sp, #8
 8008bf4:	4770      	bx	lr
 8008bf6:	4610      	mov	r0, r2
 8008bf8:	e7fb      	b.n	8008bf2 <__ascii_mbtowc+0x16>
 8008bfa:	f06f 0001 	mvn.w	r0, #1
 8008bfe:	e7f8      	b.n	8008bf2 <__ascii_mbtowc+0x16>

08008c00 <_Balloc>:
 8008c00:	b570      	push	{r4, r5, r6, lr}
 8008c02:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008c04:	4604      	mov	r4, r0
 8008c06:	460e      	mov	r6, r1
 8008c08:	b93d      	cbnz	r5, 8008c1a <_Balloc+0x1a>
 8008c0a:	2010      	movs	r0, #16
 8008c0c:	f7ff ffde 	bl	8008bcc <malloc>
 8008c10:	6260      	str	r0, [r4, #36]	; 0x24
 8008c12:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008c16:	6005      	str	r5, [r0, #0]
 8008c18:	60c5      	str	r5, [r0, #12]
 8008c1a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8008c1c:	68eb      	ldr	r3, [r5, #12]
 8008c1e:	b183      	cbz	r3, 8008c42 <_Balloc+0x42>
 8008c20:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008c22:	68db      	ldr	r3, [r3, #12]
 8008c24:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8008c28:	b9b8      	cbnz	r0, 8008c5a <_Balloc+0x5a>
 8008c2a:	2101      	movs	r1, #1
 8008c2c:	fa01 f506 	lsl.w	r5, r1, r6
 8008c30:	1d6a      	adds	r2, r5, #5
 8008c32:	0092      	lsls	r2, r2, #2
 8008c34:	4620      	mov	r0, r4
 8008c36:	f000 fbe2 	bl	80093fe <_calloc_r>
 8008c3a:	b160      	cbz	r0, 8008c56 <_Balloc+0x56>
 8008c3c:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8008c40:	e00e      	b.n	8008c60 <_Balloc+0x60>
 8008c42:	2221      	movs	r2, #33	; 0x21
 8008c44:	2104      	movs	r1, #4
 8008c46:	4620      	mov	r0, r4
 8008c48:	f000 fbd9 	bl	80093fe <_calloc_r>
 8008c4c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008c4e:	60e8      	str	r0, [r5, #12]
 8008c50:	68db      	ldr	r3, [r3, #12]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d1e4      	bne.n	8008c20 <_Balloc+0x20>
 8008c56:	2000      	movs	r0, #0
 8008c58:	bd70      	pop	{r4, r5, r6, pc}
 8008c5a:	6802      	ldr	r2, [r0, #0]
 8008c5c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8008c60:	2300      	movs	r3, #0
 8008c62:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008c66:	e7f7      	b.n	8008c58 <_Balloc+0x58>

08008c68 <_Bfree>:
 8008c68:	b570      	push	{r4, r5, r6, lr}
 8008c6a:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8008c6c:	4606      	mov	r6, r0
 8008c6e:	460d      	mov	r5, r1
 8008c70:	b93c      	cbnz	r4, 8008c82 <_Bfree+0x1a>
 8008c72:	2010      	movs	r0, #16
 8008c74:	f7ff ffaa 	bl	8008bcc <malloc>
 8008c78:	6270      	str	r0, [r6, #36]	; 0x24
 8008c7a:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008c7e:	6004      	str	r4, [r0, #0]
 8008c80:	60c4      	str	r4, [r0, #12]
 8008c82:	b13d      	cbz	r5, 8008c94 <_Bfree+0x2c>
 8008c84:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8008c86:	686a      	ldr	r2, [r5, #4]
 8008c88:	68db      	ldr	r3, [r3, #12]
 8008c8a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008c8e:	6029      	str	r1, [r5, #0]
 8008c90:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8008c94:	bd70      	pop	{r4, r5, r6, pc}

08008c96 <__multadd>:
 8008c96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c9a:	690d      	ldr	r5, [r1, #16]
 8008c9c:	461f      	mov	r7, r3
 8008c9e:	4606      	mov	r6, r0
 8008ca0:	460c      	mov	r4, r1
 8008ca2:	f101 0c14 	add.w	ip, r1, #20
 8008ca6:	2300      	movs	r3, #0
 8008ca8:	f8dc 0000 	ldr.w	r0, [ip]
 8008cac:	b281      	uxth	r1, r0
 8008cae:	fb02 7101 	mla	r1, r2, r1, r7
 8008cb2:	0c0f      	lsrs	r7, r1, #16
 8008cb4:	0c00      	lsrs	r0, r0, #16
 8008cb6:	fb02 7000 	mla	r0, r2, r0, r7
 8008cba:	b289      	uxth	r1, r1
 8008cbc:	3301      	adds	r3, #1
 8008cbe:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8008cc2:	429d      	cmp	r5, r3
 8008cc4:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8008cc8:	f84c 1b04 	str.w	r1, [ip], #4
 8008ccc:	dcec      	bgt.n	8008ca8 <__multadd+0x12>
 8008cce:	b1d7      	cbz	r7, 8008d06 <__multadd+0x70>
 8008cd0:	68a3      	ldr	r3, [r4, #8]
 8008cd2:	42ab      	cmp	r3, r5
 8008cd4:	dc12      	bgt.n	8008cfc <__multadd+0x66>
 8008cd6:	6861      	ldr	r1, [r4, #4]
 8008cd8:	4630      	mov	r0, r6
 8008cda:	3101      	adds	r1, #1
 8008cdc:	f7ff ff90 	bl	8008c00 <_Balloc>
 8008ce0:	6922      	ldr	r2, [r4, #16]
 8008ce2:	3202      	adds	r2, #2
 8008ce4:	f104 010c 	add.w	r1, r4, #12
 8008ce8:	4680      	mov	r8, r0
 8008cea:	0092      	lsls	r2, r2, #2
 8008cec:	300c      	adds	r0, #12
 8008cee:	f7fd f8c7 	bl	8005e80 <memcpy>
 8008cf2:	4621      	mov	r1, r4
 8008cf4:	4630      	mov	r0, r6
 8008cf6:	f7ff ffb7 	bl	8008c68 <_Bfree>
 8008cfa:	4644      	mov	r4, r8
 8008cfc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008d00:	3501      	adds	r5, #1
 8008d02:	615f      	str	r7, [r3, #20]
 8008d04:	6125      	str	r5, [r4, #16]
 8008d06:	4620      	mov	r0, r4
 8008d08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08008d0c <__s2b>:
 8008d0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d10:	460c      	mov	r4, r1
 8008d12:	4615      	mov	r5, r2
 8008d14:	461f      	mov	r7, r3
 8008d16:	2209      	movs	r2, #9
 8008d18:	3308      	adds	r3, #8
 8008d1a:	4606      	mov	r6, r0
 8008d1c:	fb93 f3f2 	sdiv	r3, r3, r2
 8008d20:	2100      	movs	r1, #0
 8008d22:	2201      	movs	r2, #1
 8008d24:	429a      	cmp	r2, r3
 8008d26:	db20      	blt.n	8008d6a <__s2b+0x5e>
 8008d28:	4630      	mov	r0, r6
 8008d2a:	f7ff ff69 	bl	8008c00 <_Balloc>
 8008d2e:	9b08      	ldr	r3, [sp, #32]
 8008d30:	6143      	str	r3, [r0, #20]
 8008d32:	2d09      	cmp	r5, #9
 8008d34:	f04f 0301 	mov.w	r3, #1
 8008d38:	6103      	str	r3, [r0, #16]
 8008d3a:	dd19      	ble.n	8008d70 <__s2b+0x64>
 8008d3c:	f104 0809 	add.w	r8, r4, #9
 8008d40:	46c1      	mov	r9, r8
 8008d42:	442c      	add	r4, r5
 8008d44:	f819 3b01 	ldrb.w	r3, [r9], #1
 8008d48:	4601      	mov	r1, r0
 8008d4a:	3b30      	subs	r3, #48	; 0x30
 8008d4c:	220a      	movs	r2, #10
 8008d4e:	4630      	mov	r0, r6
 8008d50:	f7ff ffa1 	bl	8008c96 <__multadd>
 8008d54:	45a1      	cmp	r9, r4
 8008d56:	d1f5      	bne.n	8008d44 <__s2b+0x38>
 8008d58:	eb08 0405 	add.w	r4, r8, r5
 8008d5c:	3c08      	subs	r4, #8
 8008d5e:	1b2d      	subs	r5, r5, r4
 8008d60:	1963      	adds	r3, r4, r5
 8008d62:	42bb      	cmp	r3, r7
 8008d64:	db07      	blt.n	8008d76 <__s2b+0x6a>
 8008d66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d6a:	0052      	lsls	r2, r2, #1
 8008d6c:	3101      	adds	r1, #1
 8008d6e:	e7d9      	b.n	8008d24 <__s2b+0x18>
 8008d70:	340a      	adds	r4, #10
 8008d72:	2509      	movs	r5, #9
 8008d74:	e7f3      	b.n	8008d5e <__s2b+0x52>
 8008d76:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008d7a:	4601      	mov	r1, r0
 8008d7c:	3b30      	subs	r3, #48	; 0x30
 8008d7e:	220a      	movs	r2, #10
 8008d80:	4630      	mov	r0, r6
 8008d82:	f7ff ff88 	bl	8008c96 <__multadd>
 8008d86:	e7eb      	b.n	8008d60 <__s2b+0x54>

08008d88 <__hi0bits>:
 8008d88:	0c02      	lsrs	r2, r0, #16
 8008d8a:	0412      	lsls	r2, r2, #16
 8008d8c:	4603      	mov	r3, r0
 8008d8e:	b9b2      	cbnz	r2, 8008dbe <__hi0bits+0x36>
 8008d90:	0403      	lsls	r3, r0, #16
 8008d92:	2010      	movs	r0, #16
 8008d94:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008d98:	bf04      	itt	eq
 8008d9a:	021b      	lsleq	r3, r3, #8
 8008d9c:	3008      	addeq	r0, #8
 8008d9e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8008da2:	bf04      	itt	eq
 8008da4:	011b      	lsleq	r3, r3, #4
 8008da6:	3004      	addeq	r0, #4
 8008da8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8008dac:	bf04      	itt	eq
 8008dae:	009b      	lsleq	r3, r3, #2
 8008db0:	3002      	addeq	r0, #2
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	db06      	blt.n	8008dc4 <__hi0bits+0x3c>
 8008db6:	005b      	lsls	r3, r3, #1
 8008db8:	d503      	bpl.n	8008dc2 <__hi0bits+0x3a>
 8008dba:	3001      	adds	r0, #1
 8008dbc:	4770      	bx	lr
 8008dbe:	2000      	movs	r0, #0
 8008dc0:	e7e8      	b.n	8008d94 <__hi0bits+0xc>
 8008dc2:	2020      	movs	r0, #32
 8008dc4:	4770      	bx	lr

08008dc6 <__lo0bits>:
 8008dc6:	6803      	ldr	r3, [r0, #0]
 8008dc8:	f013 0207 	ands.w	r2, r3, #7
 8008dcc:	4601      	mov	r1, r0
 8008dce:	d00b      	beq.n	8008de8 <__lo0bits+0x22>
 8008dd0:	07da      	lsls	r2, r3, #31
 8008dd2:	d423      	bmi.n	8008e1c <__lo0bits+0x56>
 8008dd4:	0798      	lsls	r0, r3, #30
 8008dd6:	bf49      	itett	mi
 8008dd8:	085b      	lsrmi	r3, r3, #1
 8008dda:	089b      	lsrpl	r3, r3, #2
 8008ddc:	2001      	movmi	r0, #1
 8008dde:	600b      	strmi	r3, [r1, #0]
 8008de0:	bf5c      	itt	pl
 8008de2:	600b      	strpl	r3, [r1, #0]
 8008de4:	2002      	movpl	r0, #2
 8008de6:	4770      	bx	lr
 8008de8:	b298      	uxth	r0, r3
 8008dea:	b9a8      	cbnz	r0, 8008e18 <__lo0bits+0x52>
 8008dec:	0c1b      	lsrs	r3, r3, #16
 8008dee:	2010      	movs	r0, #16
 8008df0:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008df4:	bf04      	itt	eq
 8008df6:	0a1b      	lsreq	r3, r3, #8
 8008df8:	3008      	addeq	r0, #8
 8008dfa:	071a      	lsls	r2, r3, #28
 8008dfc:	bf04      	itt	eq
 8008dfe:	091b      	lsreq	r3, r3, #4
 8008e00:	3004      	addeq	r0, #4
 8008e02:	079a      	lsls	r2, r3, #30
 8008e04:	bf04      	itt	eq
 8008e06:	089b      	lsreq	r3, r3, #2
 8008e08:	3002      	addeq	r0, #2
 8008e0a:	07da      	lsls	r2, r3, #31
 8008e0c:	d402      	bmi.n	8008e14 <__lo0bits+0x4e>
 8008e0e:	085b      	lsrs	r3, r3, #1
 8008e10:	d006      	beq.n	8008e20 <__lo0bits+0x5a>
 8008e12:	3001      	adds	r0, #1
 8008e14:	600b      	str	r3, [r1, #0]
 8008e16:	4770      	bx	lr
 8008e18:	4610      	mov	r0, r2
 8008e1a:	e7e9      	b.n	8008df0 <__lo0bits+0x2a>
 8008e1c:	2000      	movs	r0, #0
 8008e1e:	4770      	bx	lr
 8008e20:	2020      	movs	r0, #32
 8008e22:	4770      	bx	lr

08008e24 <__i2b>:
 8008e24:	b510      	push	{r4, lr}
 8008e26:	460c      	mov	r4, r1
 8008e28:	2101      	movs	r1, #1
 8008e2a:	f7ff fee9 	bl	8008c00 <_Balloc>
 8008e2e:	2201      	movs	r2, #1
 8008e30:	6144      	str	r4, [r0, #20]
 8008e32:	6102      	str	r2, [r0, #16]
 8008e34:	bd10      	pop	{r4, pc}

08008e36 <__multiply>:
 8008e36:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e3a:	4614      	mov	r4, r2
 8008e3c:	690a      	ldr	r2, [r1, #16]
 8008e3e:	6923      	ldr	r3, [r4, #16]
 8008e40:	429a      	cmp	r2, r3
 8008e42:	bfb8      	it	lt
 8008e44:	460b      	movlt	r3, r1
 8008e46:	4688      	mov	r8, r1
 8008e48:	bfbc      	itt	lt
 8008e4a:	46a0      	movlt	r8, r4
 8008e4c:	461c      	movlt	r4, r3
 8008e4e:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008e52:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008e56:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008e5a:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008e5e:	eb07 0609 	add.w	r6, r7, r9
 8008e62:	42b3      	cmp	r3, r6
 8008e64:	bfb8      	it	lt
 8008e66:	3101      	addlt	r1, #1
 8008e68:	f7ff feca 	bl	8008c00 <_Balloc>
 8008e6c:	f100 0514 	add.w	r5, r0, #20
 8008e70:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8008e74:	462b      	mov	r3, r5
 8008e76:	2200      	movs	r2, #0
 8008e78:	4573      	cmp	r3, lr
 8008e7a:	d316      	bcc.n	8008eaa <__multiply+0x74>
 8008e7c:	f104 0214 	add.w	r2, r4, #20
 8008e80:	f108 0114 	add.w	r1, r8, #20
 8008e84:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8008e88:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8008e8c:	9300      	str	r3, [sp, #0]
 8008e8e:	9b00      	ldr	r3, [sp, #0]
 8008e90:	9201      	str	r2, [sp, #4]
 8008e92:	4293      	cmp	r3, r2
 8008e94:	d80c      	bhi.n	8008eb0 <__multiply+0x7a>
 8008e96:	2e00      	cmp	r6, #0
 8008e98:	dd03      	ble.n	8008ea2 <__multiply+0x6c>
 8008e9a:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d05d      	beq.n	8008f5e <__multiply+0x128>
 8008ea2:	6106      	str	r6, [r0, #16]
 8008ea4:	b003      	add	sp, #12
 8008ea6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008eaa:	f843 2b04 	str.w	r2, [r3], #4
 8008eae:	e7e3      	b.n	8008e78 <__multiply+0x42>
 8008eb0:	f8b2 b000 	ldrh.w	fp, [r2]
 8008eb4:	f1bb 0f00 	cmp.w	fp, #0
 8008eb8:	d023      	beq.n	8008f02 <__multiply+0xcc>
 8008eba:	4689      	mov	r9, r1
 8008ebc:	46ac      	mov	ip, r5
 8008ebe:	f04f 0800 	mov.w	r8, #0
 8008ec2:	f859 4b04 	ldr.w	r4, [r9], #4
 8008ec6:	f8dc a000 	ldr.w	sl, [ip]
 8008eca:	b2a3      	uxth	r3, r4
 8008ecc:	fa1f fa8a 	uxth.w	sl, sl
 8008ed0:	fb0b a303 	mla	r3, fp, r3, sl
 8008ed4:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008ed8:	f8dc 4000 	ldr.w	r4, [ip]
 8008edc:	4443      	add	r3, r8
 8008ede:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8008ee2:	fb0b 840a 	mla	r4, fp, sl, r8
 8008ee6:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8008eea:	46e2      	mov	sl, ip
 8008eec:	b29b      	uxth	r3, r3
 8008eee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008ef2:	454f      	cmp	r7, r9
 8008ef4:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8008ef8:	f84a 3b04 	str.w	r3, [sl], #4
 8008efc:	d82b      	bhi.n	8008f56 <__multiply+0x120>
 8008efe:	f8cc 8004 	str.w	r8, [ip, #4]
 8008f02:	9b01      	ldr	r3, [sp, #4]
 8008f04:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8008f08:	3204      	adds	r2, #4
 8008f0a:	f1ba 0f00 	cmp.w	sl, #0
 8008f0e:	d020      	beq.n	8008f52 <__multiply+0x11c>
 8008f10:	682b      	ldr	r3, [r5, #0]
 8008f12:	4689      	mov	r9, r1
 8008f14:	46a8      	mov	r8, r5
 8008f16:	f04f 0b00 	mov.w	fp, #0
 8008f1a:	f8b9 c000 	ldrh.w	ip, [r9]
 8008f1e:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8008f22:	fb0a 440c 	mla	r4, sl, ip, r4
 8008f26:	445c      	add	r4, fp
 8008f28:	46c4      	mov	ip, r8
 8008f2a:	b29b      	uxth	r3, r3
 8008f2c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008f30:	f84c 3b04 	str.w	r3, [ip], #4
 8008f34:	f859 3b04 	ldr.w	r3, [r9], #4
 8008f38:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8008f3c:	0c1b      	lsrs	r3, r3, #16
 8008f3e:	fb0a b303 	mla	r3, sl, r3, fp
 8008f42:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8008f46:	454f      	cmp	r7, r9
 8008f48:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8008f4c:	d805      	bhi.n	8008f5a <__multiply+0x124>
 8008f4e:	f8c8 3004 	str.w	r3, [r8, #4]
 8008f52:	3504      	adds	r5, #4
 8008f54:	e79b      	b.n	8008e8e <__multiply+0x58>
 8008f56:	46d4      	mov	ip, sl
 8008f58:	e7b3      	b.n	8008ec2 <__multiply+0x8c>
 8008f5a:	46e0      	mov	r8, ip
 8008f5c:	e7dd      	b.n	8008f1a <__multiply+0xe4>
 8008f5e:	3e01      	subs	r6, #1
 8008f60:	e799      	b.n	8008e96 <__multiply+0x60>
	...

08008f64 <__pow5mult>:
 8008f64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f68:	4615      	mov	r5, r2
 8008f6a:	f012 0203 	ands.w	r2, r2, #3
 8008f6e:	4606      	mov	r6, r0
 8008f70:	460f      	mov	r7, r1
 8008f72:	d007      	beq.n	8008f84 <__pow5mult+0x20>
 8008f74:	3a01      	subs	r2, #1
 8008f76:	4c21      	ldr	r4, [pc, #132]	; (8008ffc <__pow5mult+0x98>)
 8008f78:	2300      	movs	r3, #0
 8008f7a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008f7e:	f7ff fe8a 	bl	8008c96 <__multadd>
 8008f82:	4607      	mov	r7, r0
 8008f84:	10ad      	asrs	r5, r5, #2
 8008f86:	d035      	beq.n	8008ff4 <__pow5mult+0x90>
 8008f88:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008f8a:	b93c      	cbnz	r4, 8008f9c <__pow5mult+0x38>
 8008f8c:	2010      	movs	r0, #16
 8008f8e:	f7ff fe1d 	bl	8008bcc <malloc>
 8008f92:	6270      	str	r0, [r6, #36]	; 0x24
 8008f94:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008f98:	6004      	str	r4, [r0, #0]
 8008f9a:	60c4      	str	r4, [r0, #12]
 8008f9c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008fa0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008fa4:	b94c      	cbnz	r4, 8008fba <__pow5mult+0x56>
 8008fa6:	f240 2171 	movw	r1, #625	; 0x271
 8008faa:	4630      	mov	r0, r6
 8008fac:	f7ff ff3a 	bl	8008e24 <__i2b>
 8008fb0:	2300      	movs	r3, #0
 8008fb2:	f8c8 0008 	str.w	r0, [r8, #8]
 8008fb6:	4604      	mov	r4, r0
 8008fb8:	6003      	str	r3, [r0, #0]
 8008fba:	f04f 0800 	mov.w	r8, #0
 8008fbe:	07eb      	lsls	r3, r5, #31
 8008fc0:	d50a      	bpl.n	8008fd8 <__pow5mult+0x74>
 8008fc2:	4639      	mov	r1, r7
 8008fc4:	4622      	mov	r2, r4
 8008fc6:	4630      	mov	r0, r6
 8008fc8:	f7ff ff35 	bl	8008e36 <__multiply>
 8008fcc:	4639      	mov	r1, r7
 8008fce:	4681      	mov	r9, r0
 8008fd0:	4630      	mov	r0, r6
 8008fd2:	f7ff fe49 	bl	8008c68 <_Bfree>
 8008fd6:	464f      	mov	r7, r9
 8008fd8:	106d      	asrs	r5, r5, #1
 8008fda:	d00b      	beq.n	8008ff4 <__pow5mult+0x90>
 8008fdc:	6820      	ldr	r0, [r4, #0]
 8008fde:	b938      	cbnz	r0, 8008ff0 <__pow5mult+0x8c>
 8008fe0:	4622      	mov	r2, r4
 8008fe2:	4621      	mov	r1, r4
 8008fe4:	4630      	mov	r0, r6
 8008fe6:	f7ff ff26 	bl	8008e36 <__multiply>
 8008fea:	6020      	str	r0, [r4, #0]
 8008fec:	f8c0 8000 	str.w	r8, [r0]
 8008ff0:	4604      	mov	r4, r0
 8008ff2:	e7e4      	b.n	8008fbe <__pow5mult+0x5a>
 8008ff4:	4638      	mov	r0, r7
 8008ff6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ffa:	bf00      	nop
 8008ffc:	08009f48 	.word	0x08009f48

08009000 <__lshift>:
 8009000:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009004:	460c      	mov	r4, r1
 8009006:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800900a:	6923      	ldr	r3, [r4, #16]
 800900c:	6849      	ldr	r1, [r1, #4]
 800900e:	eb0a 0903 	add.w	r9, sl, r3
 8009012:	68a3      	ldr	r3, [r4, #8]
 8009014:	4607      	mov	r7, r0
 8009016:	4616      	mov	r6, r2
 8009018:	f109 0501 	add.w	r5, r9, #1
 800901c:	42ab      	cmp	r3, r5
 800901e:	db32      	blt.n	8009086 <__lshift+0x86>
 8009020:	4638      	mov	r0, r7
 8009022:	f7ff fded 	bl	8008c00 <_Balloc>
 8009026:	2300      	movs	r3, #0
 8009028:	4680      	mov	r8, r0
 800902a:	f100 0114 	add.w	r1, r0, #20
 800902e:	461a      	mov	r2, r3
 8009030:	4553      	cmp	r3, sl
 8009032:	db2b      	blt.n	800908c <__lshift+0x8c>
 8009034:	6920      	ldr	r0, [r4, #16]
 8009036:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800903a:	f104 0314 	add.w	r3, r4, #20
 800903e:	f016 021f 	ands.w	r2, r6, #31
 8009042:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009046:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800904a:	d025      	beq.n	8009098 <__lshift+0x98>
 800904c:	f1c2 0e20 	rsb	lr, r2, #32
 8009050:	2000      	movs	r0, #0
 8009052:	681e      	ldr	r6, [r3, #0]
 8009054:	468a      	mov	sl, r1
 8009056:	4096      	lsls	r6, r2
 8009058:	4330      	orrs	r0, r6
 800905a:	f84a 0b04 	str.w	r0, [sl], #4
 800905e:	f853 0b04 	ldr.w	r0, [r3], #4
 8009062:	459c      	cmp	ip, r3
 8009064:	fa20 f00e 	lsr.w	r0, r0, lr
 8009068:	d814      	bhi.n	8009094 <__lshift+0x94>
 800906a:	6048      	str	r0, [r1, #4]
 800906c:	b108      	cbz	r0, 8009072 <__lshift+0x72>
 800906e:	f109 0502 	add.w	r5, r9, #2
 8009072:	3d01      	subs	r5, #1
 8009074:	4638      	mov	r0, r7
 8009076:	f8c8 5010 	str.w	r5, [r8, #16]
 800907a:	4621      	mov	r1, r4
 800907c:	f7ff fdf4 	bl	8008c68 <_Bfree>
 8009080:	4640      	mov	r0, r8
 8009082:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009086:	3101      	adds	r1, #1
 8009088:	005b      	lsls	r3, r3, #1
 800908a:	e7c7      	b.n	800901c <__lshift+0x1c>
 800908c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8009090:	3301      	adds	r3, #1
 8009092:	e7cd      	b.n	8009030 <__lshift+0x30>
 8009094:	4651      	mov	r1, sl
 8009096:	e7dc      	b.n	8009052 <__lshift+0x52>
 8009098:	3904      	subs	r1, #4
 800909a:	f853 2b04 	ldr.w	r2, [r3], #4
 800909e:	f841 2f04 	str.w	r2, [r1, #4]!
 80090a2:	459c      	cmp	ip, r3
 80090a4:	d8f9      	bhi.n	800909a <__lshift+0x9a>
 80090a6:	e7e4      	b.n	8009072 <__lshift+0x72>

080090a8 <__mcmp>:
 80090a8:	6903      	ldr	r3, [r0, #16]
 80090aa:	690a      	ldr	r2, [r1, #16]
 80090ac:	1a9b      	subs	r3, r3, r2
 80090ae:	b530      	push	{r4, r5, lr}
 80090b0:	d10c      	bne.n	80090cc <__mcmp+0x24>
 80090b2:	0092      	lsls	r2, r2, #2
 80090b4:	3014      	adds	r0, #20
 80090b6:	3114      	adds	r1, #20
 80090b8:	1884      	adds	r4, r0, r2
 80090ba:	4411      	add	r1, r2
 80090bc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80090c0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80090c4:	4295      	cmp	r5, r2
 80090c6:	d003      	beq.n	80090d0 <__mcmp+0x28>
 80090c8:	d305      	bcc.n	80090d6 <__mcmp+0x2e>
 80090ca:	2301      	movs	r3, #1
 80090cc:	4618      	mov	r0, r3
 80090ce:	bd30      	pop	{r4, r5, pc}
 80090d0:	42a0      	cmp	r0, r4
 80090d2:	d3f3      	bcc.n	80090bc <__mcmp+0x14>
 80090d4:	e7fa      	b.n	80090cc <__mcmp+0x24>
 80090d6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80090da:	e7f7      	b.n	80090cc <__mcmp+0x24>

080090dc <__mdiff>:
 80090dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80090e0:	460d      	mov	r5, r1
 80090e2:	4607      	mov	r7, r0
 80090e4:	4611      	mov	r1, r2
 80090e6:	4628      	mov	r0, r5
 80090e8:	4614      	mov	r4, r2
 80090ea:	f7ff ffdd 	bl	80090a8 <__mcmp>
 80090ee:	1e06      	subs	r6, r0, #0
 80090f0:	d108      	bne.n	8009104 <__mdiff+0x28>
 80090f2:	4631      	mov	r1, r6
 80090f4:	4638      	mov	r0, r7
 80090f6:	f7ff fd83 	bl	8008c00 <_Balloc>
 80090fa:	2301      	movs	r3, #1
 80090fc:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8009100:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009104:	bfa4      	itt	ge
 8009106:	4623      	movge	r3, r4
 8009108:	462c      	movge	r4, r5
 800910a:	4638      	mov	r0, r7
 800910c:	6861      	ldr	r1, [r4, #4]
 800910e:	bfa6      	itte	ge
 8009110:	461d      	movge	r5, r3
 8009112:	2600      	movge	r6, #0
 8009114:	2601      	movlt	r6, #1
 8009116:	f7ff fd73 	bl	8008c00 <_Balloc>
 800911a:	692b      	ldr	r3, [r5, #16]
 800911c:	60c6      	str	r6, [r0, #12]
 800911e:	6926      	ldr	r6, [r4, #16]
 8009120:	f105 0914 	add.w	r9, r5, #20
 8009124:	f104 0214 	add.w	r2, r4, #20
 8009128:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800912c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8009130:	f100 0514 	add.w	r5, r0, #20
 8009134:	f04f 0e00 	mov.w	lr, #0
 8009138:	f852 ab04 	ldr.w	sl, [r2], #4
 800913c:	f859 4b04 	ldr.w	r4, [r9], #4
 8009140:	fa1e f18a 	uxtah	r1, lr, sl
 8009144:	b2a3      	uxth	r3, r4
 8009146:	1ac9      	subs	r1, r1, r3
 8009148:	0c23      	lsrs	r3, r4, #16
 800914a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800914e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8009152:	b289      	uxth	r1, r1
 8009154:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8009158:	45c8      	cmp	r8, r9
 800915a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800915e:	4694      	mov	ip, r2
 8009160:	f845 3b04 	str.w	r3, [r5], #4
 8009164:	d8e8      	bhi.n	8009138 <__mdiff+0x5c>
 8009166:	45bc      	cmp	ip, r7
 8009168:	d304      	bcc.n	8009174 <__mdiff+0x98>
 800916a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800916e:	b183      	cbz	r3, 8009192 <__mdiff+0xb6>
 8009170:	6106      	str	r6, [r0, #16]
 8009172:	e7c5      	b.n	8009100 <__mdiff+0x24>
 8009174:	f85c 1b04 	ldr.w	r1, [ip], #4
 8009178:	fa1e f381 	uxtah	r3, lr, r1
 800917c:	141a      	asrs	r2, r3, #16
 800917e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009182:	b29b      	uxth	r3, r3
 8009184:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009188:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800918c:	f845 3b04 	str.w	r3, [r5], #4
 8009190:	e7e9      	b.n	8009166 <__mdiff+0x8a>
 8009192:	3e01      	subs	r6, #1
 8009194:	e7e9      	b.n	800916a <__mdiff+0x8e>
	...

08009198 <__ulp>:
 8009198:	4b12      	ldr	r3, [pc, #72]	; (80091e4 <__ulp+0x4c>)
 800919a:	ee10 2a90 	vmov	r2, s1
 800919e:	401a      	ands	r2, r3
 80091a0:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	dd04      	ble.n	80091b2 <__ulp+0x1a>
 80091a8:	2000      	movs	r0, #0
 80091aa:	4619      	mov	r1, r3
 80091ac:	ec41 0b10 	vmov	d0, r0, r1
 80091b0:	4770      	bx	lr
 80091b2:	425b      	negs	r3, r3
 80091b4:	151b      	asrs	r3, r3, #20
 80091b6:	2b13      	cmp	r3, #19
 80091b8:	f04f 0000 	mov.w	r0, #0
 80091bc:	f04f 0100 	mov.w	r1, #0
 80091c0:	dc04      	bgt.n	80091cc <__ulp+0x34>
 80091c2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80091c6:	fa42 f103 	asr.w	r1, r2, r3
 80091ca:	e7ef      	b.n	80091ac <__ulp+0x14>
 80091cc:	3b14      	subs	r3, #20
 80091ce:	2b1e      	cmp	r3, #30
 80091d0:	f04f 0201 	mov.w	r2, #1
 80091d4:	bfda      	itte	le
 80091d6:	f1c3 031f 	rsble	r3, r3, #31
 80091da:	fa02 f303 	lslle.w	r3, r2, r3
 80091de:	4613      	movgt	r3, r2
 80091e0:	4618      	mov	r0, r3
 80091e2:	e7e3      	b.n	80091ac <__ulp+0x14>
 80091e4:	7ff00000 	.word	0x7ff00000

080091e8 <__b2d>:
 80091e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091ea:	6905      	ldr	r5, [r0, #16]
 80091ec:	f100 0714 	add.w	r7, r0, #20
 80091f0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80091f4:	1f2e      	subs	r6, r5, #4
 80091f6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80091fa:	4620      	mov	r0, r4
 80091fc:	f7ff fdc4 	bl	8008d88 <__hi0bits>
 8009200:	f1c0 0320 	rsb	r3, r0, #32
 8009204:	280a      	cmp	r0, #10
 8009206:	600b      	str	r3, [r1, #0]
 8009208:	f8df c074 	ldr.w	ip, [pc, #116]	; 8009280 <__b2d+0x98>
 800920c:	dc14      	bgt.n	8009238 <__b2d+0x50>
 800920e:	f1c0 0e0b 	rsb	lr, r0, #11
 8009212:	fa24 f10e 	lsr.w	r1, r4, lr
 8009216:	42b7      	cmp	r7, r6
 8009218:	ea41 030c 	orr.w	r3, r1, ip
 800921c:	bf34      	ite	cc
 800921e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009222:	2100      	movcs	r1, #0
 8009224:	3015      	adds	r0, #21
 8009226:	fa04 f000 	lsl.w	r0, r4, r0
 800922a:	fa21 f10e 	lsr.w	r1, r1, lr
 800922e:	ea40 0201 	orr.w	r2, r0, r1
 8009232:	ec43 2b10 	vmov	d0, r2, r3
 8009236:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009238:	42b7      	cmp	r7, r6
 800923a:	bf3a      	itte	cc
 800923c:	f1a5 0608 	subcc.w	r6, r5, #8
 8009240:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009244:	2100      	movcs	r1, #0
 8009246:	380b      	subs	r0, #11
 8009248:	d015      	beq.n	8009276 <__b2d+0x8e>
 800924a:	4084      	lsls	r4, r0
 800924c:	f1c0 0520 	rsb	r5, r0, #32
 8009250:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8009254:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8009258:	42be      	cmp	r6, r7
 800925a:	fa21 fc05 	lsr.w	ip, r1, r5
 800925e:	ea44 030c 	orr.w	r3, r4, ip
 8009262:	bf8c      	ite	hi
 8009264:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8009268:	2400      	movls	r4, #0
 800926a:	fa01 f000 	lsl.w	r0, r1, r0
 800926e:	40ec      	lsrs	r4, r5
 8009270:	ea40 0204 	orr.w	r2, r0, r4
 8009274:	e7dd      	b.n	8009232 <__b2d+0x4a>
 8009276:	ea44 030c 	orr.w	r3, r4, ip
 800927a:	460a      	mov	r2, r1
 800927c:	e7d9      	b.n	8009232 <__b2d+0x4a>
 800927e:	bf00      	nop
 8009280:	3ff00000 	.word	0x3ff00000

08009284 <__d2b>:
 8009284:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009288:	460e      	mov	r6, r1
 800928a:	2101      	movs	r1, #1
 800928c:	ec59 8b10 	vmov	r8, r9, d0
 8009290:	4615      	mov	r5, r2
 8009292:	f7ff fcb5 	bl	8008c00 <_Balloc>
 8009296:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800929a:	4607      	mov	r7, r0
 800929c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80092a0:	bb34      	cbnz	r4, 80092f0 <__d2b+0x6c>
 80092a2:	9301      	str	r3, [sp, #4]
 80092a4:	f1b8 0300 	subs.w	r3, r8, #0
 80092a8:	d027      	beq.n	80092fa <__d2b+0x76>
 80092aa:	a802      	add	r0, sp, #8
 80092ac:	f840 3d08 	str.w	r3, [r0, #-8]!
 80092b0:	f7ff fd89 	bl	8008dc6 <__lo0bits>
 80092b4:	9900      	ldr	r1, [sp, #0]
 80092b6:	b1f0      	cbz	r0, 80092f6 <__d2b+0x72>
 80092b8:	9a01      	ldr	r2, [sp, #4]
 80092ba:	f1c0 0320 	rsb	r3, r0, #32
 80092be:	fa02 f303 	lsl.w	r3, r2, r3
 80092c2:	430b      	orrs	r3, r1
 80092c4:	40c2      	lsrs	r2, r0
 80092c6:	617b      	str	r3, [r7, #20]
 80092c8:	9201      	str	r2, [sp, #4]
 80092ca:	9b01      	ldr	r3, [sp, #4]
 80092cc:	61bb      	str	r3, [r7, #24]
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	bf14      	ite	ne
 80092d2:	2102      	movne	r1, #2
 80092d4:	2101      	moveq	r1, #1
 80092d6:	6139      	str	r1, [r7, #16]
 80092d8:	b1c4      	cbz	r4, 800930c <__d2b+0x88>
 80092da:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80092de:	4404      	add	r4, r0
 80092e0:	6034      	str	r4, [r6, #0]
 80092e2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80092e6:	6028      	str	r0, [r5, #0]
 80092e8:	4638      	mov	r0, r7
 80092ea:	b003      	add	sp, #12
 80092ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80092f0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80092f4:	e7d5      	b.n	80092a2 <__d2b+0x1e>
 80092f6:	6179      	str	r1, [r7, #20]
 80092f8:	e7e7      	b.n	80092ca <__d2b+0x46>
 80092fa:	a801      	add	r0, sp, #4
 80092fc:	f7ff fd63 	bl	8008dc6 <__lo0bits>
 8009300:	9b01      	ldr	r3, [sp, #4]
 8009302:	617b      	str	r3, [r7, #20]
 8009304:	2101      	movs	r1, #1
 8009306:	6139      	str	r1, [r7, #16]
 8009308:	3020      	adds	r0, #32
 800930a:	e7e5      	b.n	80092d8 <__d2b+0x54>
 800930c:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8009310:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009314:	6030      	str	r0, [r6, #0]
 8009316:	6918      	ldr	r0, [r3, #16]
 8009318:	f7ff fd36 	bl	8008d88 <__hi0bits>
 800931c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8009320:	e7e1      	b.n	80092e6 <__d2b+0x62>

08009322 <__ratio>:
 8009322:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009326:	4688      	mov	r8, r1
 8009328:	4669      	mov	r1, sp
 800932a:	4681      	mov	r9, r0
 800932c:	f7ff ff5c 	bl	80091e8 <__b2d>
 8009330:	a901      	add	r1, sp, #4
 8009332:	4640      	mov	r0, r8
 8009334:	ec57 6b10 	vmov	r6, r7, d0
 8009338:	f7ff ff56 	bl	80091e8 <__b2d>
 800933c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009340:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009344:	eba3 0c02 	sub.w	ip, r3, r2
 8009348:	e9dd 3200 	ldrd	r3, r2, [sp]
 800934c:	1a9b      	subs	r3, r3, r2
 800934e:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009352:	ec5b ab10 	vmov	sl, fp, d0
 8009356:	2b00      	cmp	r3, #0
 8009358:	bfce      	itee	gt
 800935a:	463a      	movgt	r2, r7
 800935c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009360:	465a      	movle	r2, fp
 8009362:	4659      	mov	r1, fp
 8009364:	463d      	mov	r5, r7
 8009366:	bfd4      	ite	le
 8009368:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 800936c:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8009370:	4630      	mov	r0, r6
 8009372:	ee10 2a10 	vmov	r2, s0
 8009376:	460b      	mov	r3, r1
 8009378:	4629      	mov	r1, r5
 800937a:	f7f7 fa87 	bl	800088c <__aeabi_ddiv>
 800937e:	ec41 0b10 	vmov	d0, r0, r1
 8009382:	b003      	add	sp, #12
 8009384:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009388 <__copybits>:
 8009388:	3901      	subs	r1, #1
 800938a:	b510      	push	{r4, lr}
 800938c:	1149      	asrs	r1, r1, #5
 800938e:	6914      	ldr	r4, [r2, #16]
 8009390:	3101      	adds	r1, #1
 8009392:	f102 0314 	add.w	r3, r2, #20
 8009396:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800939a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800939e:	42a3      	cmp	r3, r4
 80093a0:	4602      	mov	r2, r0
 80093a2:	d303      	bcc.n	80093ac <__copybits+0x24>
 80093a4:	2300      	movs	r3, #0
 80093a6:	428a      	cmp	r2, r1
 80093a8:	d305      	bcc.n	80093b6 <__copybits+0x2e>
 80093aa:	bd10      	pop	{r4, pc}
 80093ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80093b0:	f840 2b04 	str.w	r2, [r0], #4
 80093b4:	e7f3      	b.n	800939e <__copybits+0x16>
 80093b6:	f842 3b04 	str.w	r3, [r2], #4
 80093ba:	e7f4      	b.n	80093a6 <__copybits+0x1e>

080093bc <__any_on>:
 80093bc:	f100 0214 	add.w	r2, r0, #20
 80093c0:	6900      	ldr	r0, [r0, #16]
 80093c2:	114b      	asrs	r3, r1, #5
 80093c4:	4298      	cmp	r0, r3
 80093c6:	b510      	push	{r4, lr}
 80093c8:	db11      	blt.n	80093ee <__any_on+0x32>
 80093ca:	dd0a      	ble.n	80093e2 <__any_on+0x26>
 80093cc:	f011 011f 	ands.w	r1, r1, #31
 80093d0:	d007      	beq.n	80093e2 <__any_on+0x26>
 80093d2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80093d6:	fa24 f001 	lsr.w	r0, r4, r1
 80093da:	fa00 f101 	lsl.w	r1, r0, r1
 80093de:	428c      	cmp	r4, r1
 80093e0:	d10b      	bne.n	80093fa <__any_on+0x3e>
 80093e2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80093e6:	4293      	cmp	r3, r2
 80093e8:	d803      	bhi.n	80093f2 <__any_on+0x36>
 80093ea:	2000      	movs	r0, #0
 80093ec:	bd10      	pop	{r4, pc}
 80093ee:	4603      	mov	r3, r0
 80093f0:	e7f7      	b.n	80093e2 <__any_on+0x26>
 80093f2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80093f6:	2900      	cmp	r1, #0
 80093f8:	d0f5      	beq.n	80093e6 <__any_on+0x2a>
 80093fa:	2001      	movs	r0, #1
 80093fc:	e7f6      	b.n	80093ec <__any_on+0x30>

080093fe <_calloc_r>:
 80093fe:	b538      	push	{r3, r4, r5, lr}
 8009400:	fb02 f401 	mul.w	r4, r2, r1
 8009404:	4621      	mov	r1, r4
 8009406:	f000 f857 	bl	80094b8 <_malloc_r>
 800940a:	4605      	mov	r5, r0
 800940c:	b118      	cbz	r0, 8009416 <_calloc_r+0x18>
 800940e:	4622      	mov	r2, r4
 8009410:	2100      	movs	r1, #0
 8009412:	f7fc fd40 	bl	8005e96 <memset>
 8009416:	4628      	mov	r0, r5
 8009418:	bd38      	pop	{r3, r4, r5, pc}
	...

0800941c <_free_r>:
 800941c:	b538      	push	{r3, r4, r5, lr}
 800941e:	4605      	mov	r5, r0
 8009420:	2900      	cmp	r1, #0
 8009422:	d045      	beq.n	80094b0 <_free_r+0x94>
 8009424:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009428:	1f0c      	subs	r4, r1, #4
 800942a:	2b00      	cmp	r3, #0
 800942c:	bfb8      	it	lt
 800942e:	18e4      	addlt	r4, r4, r3
 8009430:	f000 fa36 	bl	80098a0 <__malloc_lock>
 8009434:	4a1f      	ldr	r2, [pc, #124]	; (80094b4 <_free_r+0x98>)
 8009436:	6813      	ldr	r3, [r2, #0]
 8009438:	4610      	mov	r0, r2
 800943a:	b933      	cbnz	r3, 800944a <_free_r+0x2e>
 800943c:	6063      	str	r3, [r4, #4]
 800943e:	6014      	str	r4, [r2, #0]
 8009440:	4628      	mov	r0, r5
 8009442:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009446:	f000 ba2c 	b.w	80098a2 <__malloc_unlock>
 800944a:	42a3      	cmp	r3, r4
 800944c:	d90c      	bls.n	8009468 <_free_r+0x4c>
 800944e:	6821      	ldr	r1, [r4, #0]
 8009450:	1862      	adds	r2, r4, r1
 8009452:	4293      	cmp	r3, r2
 8009454:	bf04      	itt	eq
 8009456:	681a      	ldreq	r2, [r3, #0]
 8009458:	685b      	ldreq	r3, [r3, #4]
 800945a:	6063      	str	r3, [r4, #4]
 800945c:	bf04      	itt	eq
 800945e:	1852      	addeq	r2, r2, r1
 8009460:	6022      	streq	r2, [r4, #0]
 8009462:	6004      	str	r4, [r0, #0]
 8009464:	e7ec      	b.n	8009440 <_free_r+0x24>
 8009466:	4613      	mov	r3, r2
 8009468:	685a      	ldr	r2, [r3, #4]
 800946a:	b10a      	cbz	r2, 8009470 <_free_r+0x54>
 800946c:	42a2      	cmp	r2, r4
 800946e:	d9fa      	bls.n	8009466 <_free_r+0x4a>
 8009470:	6819      	ldr	r1, [r3, #0]
 8009472:	1858      	adds	r0, r3, r1
 8009474:	42a0      	cmp	r0, r4
 8009476:	d10b      	bne.n	8009490 <_free_r+0x74>
 8009478:	6820      	ldr	r0, [r4, #0]
 800947a:	4401      	add	r1, r0
 800947c:	1858      	adds	r0, r3, r1
 800947e:	4282      	cmp	r2, r0
 8009480:	6019      	str	r1, [r3, #0]
 8009482:	d1dd      	bne.n	8009440 <_free_r+0x24>
 8009484:	6810      	ldr	r0, [r2, #0]
 8009486:	6852      	ldr	r2, [r2, #4]
 8009488:	605a      	str	r2, [r3, #4]
 800948a:	4401      	add	r1, r0
 800948c:	6019      	str	r1, [r3, #0]
 800948e:	e7d7      	b.n	8009440 <_free_r+0x24>
 8009490:	d902      	bls.n	8009498 <_free_r+0x7c>
 8009492:	230c      	movs	r3, #12
 8009494:	602b      	str	r3, [r5, #0]
 8009496:	e7d3      	b.n	8009440 <_free_r+0x24>
 8009498:	6820      	ldr	r0, [r4, #0]
 800949a:	1821      	adds	r1, r4, r0
 800949c:	428a      	cmp	r2, r1
 800949e:	bf04      	itt	eq
 80094a0:	6811      	ldreq	r1, [r2, #0]
 80094a2:	6852      	ldreq	r2, [r2, #4]
 80094a4:	6062      	str	r2, [r4, #4]
 80094a6:	bf04      	itt	eq
 80094a8:	1809      	addeq	r1, r1, r0
 80094aa:	6021      	streq	r1, [r4, #0]
 80094ac:	605c      	str	r4, [r3, #4]
 80094ae:	e7c7      	b.n	8009440 <_free_r+0x24>
 80094b0:	bd38      	pop	{r3, r4, r5, pc}
 80094b2:	bf00      	nop
 80094b4:	200002ac 	.word	0x200002ac

080094b8 <_malloc_r>:
 80094b8:	b570      	push	{r4, r5, r6, lr}
 80094ba:	1ccd      	adds	r5, r1, #3
 80094bc:	f025 0503 	bic.w	r5, r5, #3
 80094c0:	3508      	adds	r5, #8
 80094c2:	2d0c      	cmp	r5, #12
 80094c4:	bf38      	it	cc
 80094c6:	250c      	movcc	r5, #12
 80094c8:	2d00      	cmp	r5, #0
 80094ca:	4606      	mov	r6, r0
 80094cc:	db01      	blt.n	80094d2 <_malloc_r+0x1a>
 80094ce:	42a9      	cmp	r1, r5
 80094d0:	d903      	bls.n	80094da <_malloc_r+0x22>
 80094d2:	230c      	movs	r3, #12
 80094d4:	6033      	str	r3, [r6, #0]
 80094d6:	2000      	movs	r0, #0
 80094d8:	bd70      	pop	{r4, r5, r6, pc}
 80094da:	f000 f9e1 	bl	80098a0 <__malloc_lock>
 80094de:	4a21      	ldr	r2, [pc, #132]	; (8009564 <_malloc_r+0xac>)
 80094e0:	6814      	ldr	r4, [r2, #0]
 80094e2:	4621      	mov	r1, r4
 80094e4:	b991      	cbnz	r1, 800950c <_malloc_r+0x54>
 80094e6:	4c20      	ldr	r4, [pc, #128]	; (8009568 <_malloc_r+0xb0>)
 80094e8:	6823      	ldr	r3, [r4, #0]
 80094ea:	b91b      	cbnz	r3, 80094f4 <_malloc_r+0x3c>
 80094ec:	4630      	mov	r0, r6
 80094ee:	f000 f98f 	bl	8009810 <_sbrk_r>
 80094f2:	6020      	str	r0, [r4, #0]
 80094f4:	4629      	mov	r1, r5
 80094f6:	4630      	mov	r0, r6
 80094f8:	f000 f98a 	bl	8009810 <_sbrk_r>
 80094fc:	1c43      	adds	r3, r0, #1
 80094fe:	d124      	bne.n	800954a <_malloc_r+0x92>
 8009500:	230c      	movs	r3, #12
 8009502:	6033      	str	r3, [r6, #0]
 8009504:	4630      	mov	r0, r6
 8009506:	f000 f9cc 	bl	80098a2 <__malloc_unlock>
 800950a:	e7e4      	b.n	80094d6 <_malloc_r+0x1e>
 800950c:	680b      	ldr	r3, [r1, #0]
 800950e:	1b5b      	subs	r3, r3, r5
 8009510:	d418      	bmi.n	8009544 <_malloc_r+0x8c>
 8009512:	2b0b      	cmp	r3, #11
 8009514:	d90f      	bls.n	8009536 <_malloc_r+0x7e>
 8009516:	600b      	str	r3, [r1, #0]
 8009518:	50cd      	str	r5, [r1, r3]
 800951a:	18cc      	adds	r4, r1, r3
 800951c:	4630      	mov	r0, r6
 800951e:	f000 f9c0 	bl	80098a2 <__malloc_unlock>
 8009522:	f104 000b 	add.w	r0, r4, #11
 8009526:	1d23      	adds	r3, r4, #4
 8009528:	f020 0007 	bic.w	r0, r0, #7
 800952c:	1ac3      	subs	r3, r0, r3
 800952e:	d0d3      	beq.n	80094d8 <_malloc_r+0x20>
 8009530:	425a      	negs	r2, r3
 8009532:	50e2      	str	r2, [r4, r3]
 8009534:	e7d0      	b.n	80094d8 <_malloc_r+0x20>
 8009536:	428c      	cmp	r4, r1
 8009538:	684b      	ldr	r3, [r1, #4]
 800953a:	bf16      	itet	ne
 800953c:	6063      	strne	r3, [r4, #4]
 800953e:	6013      	streq	r3, [r2, #0]
 8009540:	460c      	movne	r4, r1
 8009542:	e7eb      	b.n	800951c <_malloc_r+0x64>
 8009544:	460c      	mov	r4, r1
 8009546:	6849      	ldr	r1, [r1, #4]
 8009548:	e7cc      	b.n	80094e4 <_malloc_r+0x2c>
 800954a:	1cc4      	adds	r4, r0, #3
 800954c:	f024 0403 	bic.w	r4, r4, #3
 8009550:	42a0      	cmp	r0, r4
 8009552:	d005      	beq.n	8009560 <_malloc_r+0xa8>
 8009554:	1a21      	subs	r1, r4, r0
 8009556:	4630      	mov	r0, r6
 8009558:	f000 f95a 	bl	8009810 <_sbrk_r>
 800955c:	3001      	adds	r0, #1
 800955e:	d0cf      	beq.n	8009500 <_malloc_r+0x48>
 8009560:	6025      	str	r5, [r4, #0]
 8009562:	e7db      	b.n	800951c <_malloc_r+0x64>
 8009564:	200002ac 	.word	0x200002ac
 8009568:	200002b0 	.word	0x200002b0

0800956c <__ssputs_r>:
 800956c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009570:	688e      	ldr	r6, [r1, #8]
 8009572:	429e      	cmp	r6, r3
 8009574:	4682      	mov	sl, r0
 8009576:	460c      	mov	r4, r1
 8009578:	4690      	mov	r8, r2
 800957a:	4699      	mov	r9, r3
 800957c:	d837      	bhi.n	80095ee <__ssputs_r+0x82>
 800957e:	898a      	ldrh	r2, [r1, #12]
 8009580:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009584:	d031      	beq.n	80095ea <__ssputs_r+0x7e>
 8009586:	6825      	ldr	r5, [r4, #0]
 8009588:	6909      	ldr	r1, [r1, #16]
 800958a:	1a6f      	subs	r7, r5, r1
 800958c:	6965      	ldr	r5, [r4, #20]
 800958e:	2302      	movs	r3, #2
 8009590:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009594:	fb95 f5f3 	sdiv	r5, r5, r3
 8009598:	f109 0301 	add.w	r3, r9, #1
 800959c:	443b      	add	r3, r7
 800959e:	429d      	cmp	r5, r3
 80095a0:	bf38      	it	cc
 80095a2:	461d      	movcc	r5, r3
 80095a4:	0553      	lsls	r3, r2, #21
 80095a6:	d530      	bpl.n	800960a <__ssputs_r+0x9e>
 80095a8:	4629      	mov	r1, r5
 80095aa:	f7ff ff85 	bl	80094b8 <_malloc_r>
 80095ae:	4606      	mov	r6, r0
 80095b0:	b950      	cbnz	r0, 80095c8 <__ssputs_r+0x5c>
 80095b2:	230c      	movs	r3, #12
 80095b4:	f8ca 3000 	str.w	r3, [sl]
 80095b8:	89a3      	ldrh	r3, [r4, #12]
 80095ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80095be:	81a3      	strh	r3, [r4, #12]
 80095c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80095c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095c8:	463a      	mov	r2, r7
 80095ca:	6921      	ldr	r1, [r4, #16]
 80095cc:	f7fc fc58 	bl	8005e80 <memcpy>
 80095d0:	89a3      	ldrh	r3, [r4, #12]
 80095d2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80095d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80095da:	81a3      	strh	r3, [r4, #12]
 80095dc:	6126      	str	r6, [r4, #16]
 80095de:	6165      	str	r5, [r4, #20]
 80095e0:	443e      	add	r6, r7
 80095e2:	1bed      	subs	r5, r5, r7
 80095e4:	6026      	str	r6, [r4, #0]
 80095e6:	60a5      	str	r5, [r4, #8]
 80095e8:	464e      	mov	r6, r9
 80095ea:	454e      	cmp	r6, r9
 80095ec:	d900      	bls.n	80095f0 <__ssputs_r+0x84>
 80095ee:	464e      	mov	r6, r9
 80095f0:	4632      	mov	r2, r6
 80095f2:	4641      	mov	r1, r8
 80095f4:	6820      	ldr	r0, [r4, #0]
 80095f6:	f000 f93a 	bl	800986e <memmove>
 80095fa:	68a3      	ldr	r3, [r4, #8]
 80095fc:	1b9b      	subs	r3, r3, r6
 80095fe:	60a3      	str	r3, [r4, #8]
 8009600:	6823      	ldr	r3, [r4, #0]
 8009602:	441e      	add	r6, r3
 8009604:	6026      	str	r6, [r4, #0]
 8009606:	2000      	movs	r0, #0
 8009608:	e7dc      	b.n	80095c4 <__ssputs_r+0x58>
 800960a:	462a      	mov	r2, r5
 800960c:	f000 f94a 	bl	80098a4 <_realloc_r>
 8009610:	4606      	mov	r6, r0
 8009612:	2800      	cmp	r0, #0
 8009614:	d1e2      	bne.n	80095dc <__ssputs_r+0x70>
 8009616:	6921      	ldr	r1, [r4, #16]
 8009618:	4650      	mov	r0, sl
 800961a:	f7ff feff 	bl	800941c <_free_r>
 800961e:	e7c8      	b.n	80095b2 <__ssputs_r+0x46>

08009620 <_svfiprintf_r>:
 8009620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009624:	461d      	mov	r5, r3
 8009626:	898b      	ldrh	r3, [r1, #12]
 8009628:	061f      	lsls	r7, r3, #24
 800962a:	b09d      	sub	sp, #116	; 0x74
 800962c:	4680      	mov	r8, r0
 800962e:	460c      	mov	r4, r1
 8009630:	4616      	mov	r6, r2
 8009632:	d50f      	bpl.n	8009654 <_svfiprintf_r+0x34>
 8009634:	690b      	ldr	r3, [r1, #16]
 8009636:	b96b      	cbnz	r3, 8009654 <_svfiprintf_r+0x34>
 8009638:	2140      	movs	r1, #64	; 0x40
 800963a:	f7ff ff3d 	bl	80094b8 <_malloc_r>
 800963e:	6020      	str	r0, [r4, #0]
 8009640:	6120      	str	r0, [r4, #16]
 8009642:	b928      	cbnz	r0, 8009650 <_svfiprintf_r+0x30>
 8009644:	230c      	movs	r3, #12
 8009646:	f8c8 3000 	str.w	r3, [r8]
 800964a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800964e:	e0c8      	b.n	80097e2 <_svfiprintf_r+0x1c2>
 8009650:	2340      	movs	r3, #64	; 0x40
 8009652:	6163      	str	r3, [r4, #20]
 8009654:	2300      	movs	r3, #0
 8009656:	9309      	str	r3, [sp, #36]	; 0x24
 8009658:	2320      	movs	r3, #32
 800965a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800965e:	2330      	movs	r3, #48	; 0x30
 8009660:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009664:	9503      	str	r5, [sp, #12]
 8009666:	f04f 0b01 	mov.w	fp, #1
 800966a:	4637      	mov	r7, r6
 800966c:	463d      	mov	r5, r7
 800966e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009672:	b10b      	cbz	r3, 8009678 <_svfiprintf_r+0x58>
 8009674:	2b25      	cmp	r3, #37	; 0x25
 8009676:	d13e      	bne.n	80096f6 <_svfiprintf_r+0xd6>
 8009678:	ebb7 0a06 	subs.w	sl, r7, r6
 800967c:	d00b      	beq.n	8009696 <_svfiprintf_r+0x76>
 800967e:	4653      	mov	r3, sl
 8009680:	4632      	mov	r2, r6
 8009682:	4621      	mov	r1, r4
 8009684:	4640      	mov	r0, r8
 8009686:	f7ff ff71 	bl	800956c <__ssputs_r>
 800968a:	3001      	adds	r0, #1
 800968c:	f000 80a4 	beq.w	80097d8 <_svfiprintf_r+0x1b8>
 8009690:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009692:	4453      	add	r3, sl
 8009694:	9309      	str	r3, [sp, #36]	; 0x24
 8009696:	783b      	ldrb	r3, [r7, #0]
 8009698:	2b00      	cmp	r3, #0
 800969a:	f000 809d 	beq.w	80097d8 <_svfiprintf_r+0x1b8>
 800969e:	2300      	movs	r3, #0
 80096a0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80096a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80096a8:	9304      	str	r3, [sp, #16]
 80096aa:	9307      	str	r3, [sp, #28]
 80096ac:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80096b0:	931a      	str	r3, [sp, #104]	; 0x68
 80096b2:	462f      	mov	r7, r5
 80096b4:	2205      	movs	r2, #5
 80096b6:	f817 1b01 	ldrb.w	r1, [r7], #1
 80096ba:	4850      	ldr	r0, [pc, #320]	; (80097fc <_svfiprintf_r+0x1dc>)
 80096bc:	f7f6 fdb0 	bl	8000220 <memchr>
 80096c0:	9b04      	ldr	r3, [sp, #16]
 80096c2:	b9d0      	cbnz	r0, 80096fa <_svfiprintf_r+0xda>
 80096c4:	06d9      	lsls	r1, r3, #27
 80096c6:	bf44      	itt	mi
 80096c8:	2220      	movmi	r2, #32
 80096ca:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80096ce:	071a      	lsls	r2, r3, #28
 80096d0:	bf44      	itt	mi
 80096d2:	222b      	movmi	r2, #43	; 0x2b
 80096d4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80096d8:	782a      	ldrb	r2, [r5, #0]
 80096da:	2a2a      	cmp	r2, #42	; 0x2a
 80096dc:	d015      	beq.n	800970a <_svfiprintf_r+0xea>
 80096de:	9a07      	ldr	r2, [sp, #28]
 80096e0:	462f      	mov	r7, r5
 80096e2:	2000      	movs	r0, #0
 80096e4:	250a      	movs	r5, #10
 80096e6:	4639      	mov	r1, r7
 80096e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80096ec:	3b30      	subs	r3, #48	; 0x30
 80096ee:	2b09      	cmp	r3, #9
 80096f0:	d94d      	bls.n	800978e <_svfiprintf_r+0x16e>
 80096f2:	b1b8      	cbz	r0, 8009724 <_svfiprintf_r+0x104>
 80096f4:	e00f      	b.n	8009716 <_svfiprintf_r+0xf6>
 80096f6:	462f      	mov	r7, r5
 80096f8:	e7b8      	b.n	800966c <_svfiprintf_r+0x4c>
 80096fa:	4a40      	ldr	r2, [pc, #256]	; (80097fc <_svfiprintf_r+0x1dc>)
 80096fc:	1a80      	subs	r0, r0, r2
 80096fe:	fa0b f000 	lsl.w	r0, fp, r0
 8009702:	4318      	orrs	r0, r3
 8009704:	9004      	str	r0, [sp, #16]
 8009706:	463d      	mov	r5, r7
 8009708:	e7d3      	b.n	80096b2 <_svfiprintf_r+0x92>
 800970a:	9a03      	ldr	r2, [sp, #12]
 800970c:	1d11      	adds	r1, r2, #4
 800970e:	6812      	ldr	r2, [r2, #0]
 8009710:	9103      	str	r1, [sp, #12]
 8009712:	2a00      	cmp	r2, #0
 8009714:	db01      	blt.n	800971a <_svfiprintf_r+0xfa>
 8009716:	9207      	str	r2, [sp, #28]
 8009718:	e004      	b.n	8009724 <_svfiprintf_r+0x104>
 800971a:	4252      	negs	r2, r2
 800971c:	f043 0302 	orr.w	r3, r3, #2
 8009720:	9207      	str	r2, [sp, #28]
 8009722:	9304      	str	r3, [sp, #16]
 8009724:	783b      	ldrb	r3, [r7, #0]
 8009726:	2b2e      	cmp	r3, #46	; 0x2e
 8009728:	d10c      	bne.n	8009744 <_svfiprintf_r+0x124>
 800972a:	787b      	ldrb	r3, [r7, #1]
 800972c:	2b2a      	cmp	r3, #42	; 0x2a
 800972e:	d133      	bne.n	8009798 <_svfiprintf_r+0x178>
 8009730:	9b03      	ldr	r3, [sp, #12]
 8009732:	1d1a      	adds	r2, r3, #4
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	9203      	str	r2, [sp, #12]
 8009738:	2b00      	cmp	r3, #0
 800973a:	bfb8      	it	lt
 800973c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8009740:	3702      	adds	r7, #2
 8009742:	9305      	str	r3, [sp, #20]
 8009744:	4d2e      	ldr	r5, [pc, #184]	; (8009800 <_svfiprintf_r+0x1e0>)
 8009746:	7839      	ldrb	r1, [r7, #0]
 8009748:	2203      	movs	r2, #3
 800974a:	4628      	mov	r0, r5
 800974c:	f7f6 fd68 	bl	8000220 <memchr>
 8009750:	b138      	cbz	r0, 8009762 <_svfiprintf_r+0x142>
 8009752:	2340      	movs	r3, #64	; 0x40
 8009754:	1b40      	subs	r0, r0, r5
 8009756:	fa03 f000 	lsl.w	r0, r3, r0
 800975a:	9b04      	ldr	r3, [sp, #16]
 800975c:	4303      	orrs	r3, r0
 800975e:	3701      	adds	r7, #1
 8009760:	9304      	str	r3, [sp, #16]
 8009762:	7839      	ldrb	r1, [r7, #0]
 8009764:	4827      	ldr	r0, [pc, #156]	; (8009804 <_svfiprintf_r+0x1e4>)
 8009766:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800976a:	2206      	movs	r2, #6
 800976c:	1c7e      	adds	r6, r7, #1
 800976e:	f7f6 fd57 	bl	8000220 <memchr>
 8009772:	2800      	cmp	r0, #0
 8009774:	d038      	beq.n	80097e8 <_svfiprintf_r+0x1c8>
 8009776:	4b24      	ldr	r3, [pc, #144]	; (8009808 <_svfiprintf_r+0x1e8>)
 8009778:	bb13      	cbnz	r3, 80097c0 <_svfiprintf_r+0x1a0>
 800977a:	9b03      	ldr	r3, [sp, #12]
 800977c:	3307      	adds	r3, #7
 800977e:	f023 0307 	bic.w	r3, r3, #7
 8009782:	3308      	adds	r3, #8
 8009784:	9303      	str	r3, [sp, #12]
 8009786:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009788:	444b      	add	r3, r9
 800978a:	9309      	str	r3, [sp, #36]	; 0x24
 800978c:	e76d      	b.n	800966a <_svfiprintf_r+0x4a>
 800978e:	fb05 3202 	mla	r2, r5, r2, r3
 8009792:	2001      	movs	r0, #1
 8009794:	460f      	mov	r7, r1
 8009796:	e7a6      	b.n	80096e6 <_svfiprintf_r+0xc6>
 8009798:	2300      	movs	r3, #0
 800979a:	3701      	adds	r7, #1
 800979c:	9305      	str	r3, [sp, #20]
 800979e:	4619      	mov	r1, r3
 80097a0:	250a      	movs	r5, #10
 80097a2:	4638      	mov	r0, r7
 80097a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80097a8:	3a30      	subs	r2, #48	; 0x30
 80097aa:	2a09      	cmp	r2, #9
 80097ac:	d903      	bls.n	80097b6 <_svfiprintf_r+0x196>
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d0c8      	beq.n	8009744 <_svfiprintf_r+0x124>
 80097b2:	9105      	str	r1, [sp, #20]
 80097b4:	e7c6      	b.n	8009744 <_svfiprintf_r+0x124>
 80097b6:	fb05 2101 	mla	r1, r5, r1, r2
 80097ba:	2301      	movs	r3, #1
 80097bc:	4607      	mov	r7, r0
 80097be:	e7f0      	b.n	80097a2 <_svfiprintf_r+0x182>
 80097c0:	ab03      	add	r3, sp, #12
 80097c2:	9300      	str	r3, [sp, #0]
 80097c4:	4622      	mov	r2, r4
 80097c6:	4b11      	ldr	r3, [pc, #68]	; (800980c <_svfiprintf_r+0x1ec>)
 80097c8:	a904      	add	r1, sp, #16
 80097ca:	4640      	mov	r0, r8
 80097cc:	f7fc fc00 	bl	8005fd0 <_printf_float>
 80097d0:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 80097d4:	4681      	mov	r9, r0
 80097d6:	d1d6      	bne.n	8009786 <_svfiprintf_r+0x166>
 80097d8:	89a3      	ldrh	r3, [r4, #12]
 80097da:	065b      	lsls	r3, r3, #25
 80097dc:	f53f af35 	bmi.w	800964a <_svfiprintf_r+0x2a>
 80097e0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80097e2:	b01d      	add	sp, #116	; 0x74
 80097e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097e8:	ab03      	add	r3, sp, #12
 80097ea:	9300      	str	r3, [sp, #0]
 80097ec:	4622      	mov	r2, r4
 80097ee:	4b07      	ldr	r3, [pc, #28]	; (800980c <_svfiprintf_r+0x1ec>)
 80097f0:	a904      	add	r1, sp, #16
 80097f2:	4640      	mov	r0, r8
 80097f4:	f7fc fea2 	bl	800653c <_printf_i>
 80097f8:	e7ea      	b.n	80097d0 <_svfiprintf_r+0x1b0>
 80097fa:	bf00      	nop
 80097fc:	08009f54 	.word	0x08009f54
 8009800:	08009f5a 	.word	0x08009f5a
 8009804:	08009f5e 	.word	0x08009f5e
 8009808:	08005fd1 	.word	0x08005fd1
 800980c:	0800956d 	.word	0x0800956d

08009810 <_sbrk_r>:
 8009810:	b538      	push	{r3, r4, r5, lr}
 8009812:	4c06      	ldr	r4, [pc, #24]	; (800982c <_sbrk_r+0x1c>)
 8009814:	2300      	movs	r3, #0
 8009816:	4605      	mov	r5, r0
 8009818:	4608      	mov	r0, r1
 800981a:	6023      	str	r3, [r4, #0]
 800981c:	f7fc fa96 	bl	8005d4c <_sbrk>
 8009820:	1c43      	adds	r3, r0, #1
 8009822:	d102      	bne.n	800982a <_sbrk_r+0x1a>
 8009824:	6823      	ldr	r3, [r4, #0]
 8009826:	b103      	cbz	r3, 800982a <_sbrk_r+0x1a>
 8009828:	602b      	str	r3, [r5, #0]
 800982a:	bd38      	pop	{r3, r4, r5, pc}
 800982c:	20000680 	.word	0x20000680

08009830 <strncmp>:
 8009830:	b510      	push	{r4, lr}
 8009832:	b16a      	cbz	r2, 8009850 <strncmp+0x20>
 8009834:	3901      	subs	r1, #1
 8009836:	1884      	adds	r4, r0, r2
 8009838:	f810 3b01 	ldrb.w	r3, [r0], #1
 800983c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009840:	4293      	cmp	r3, r2
 8009842:	d103      	bne.n	800984c <strncmp+0x1c>
 8009844:	42a0      	cmp	r0, r4
 8009846:	d001      	beq.n	800984c <strncmp+0x1c>
 8009848:	2b00      	cmp	r3, #0
 800984a:	d1f5      	bne.n	8009838 <strncmp+0x8>
 800984c:	1a98      	subs	r0, r3, r2
 800984e:	bd10      	pop	{r4, pc}
 8009850:	4610      	mov	r0, r2
 8009852:	e7fc      	b.n	800984e <strncmp+0x1e>

08009854 <__ascii_wctomb>:
 8009854:	b149      	cbz	r1, 800986a <__ascii_wctomb+0x16>
 8009856:	2aff      	cmp	r2, #255	; 0xff
 8009858:	bf85      	ittet	hi
 800985a:	238a      	movhi	r3, #138	; 0x8a
 800985c:	6003      	strhi	r3, [r0, #0]
 800985e:	700a      	strbls	r2, [r1, #0]
 8009860:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8009864:	bf98      	it	ls
 8009866:	2001      	movls	r0, #1
 8009868:	4770      	bx	lr
 800986a:	4608      	mov	r0, r1
 800986c:	4770      	bx	lr

0800986e <memmove>:
 800986e:	4288      	cmp	r0, r1
 8009870:	b510      	push	{r4, lr}
 8009872:	eb01 0302 	add.w	r3, r1, r2
 8009876:	d807      	bhi.n	8009888 <memmove+0x1a>
 8009878:	1e42      	subs	r2, r0, #1
 800987a:	4299      	cmp	r1, r3
 800987c:	d00a      	beq.n	8009894 <memmove+0x26>
 800987e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009882:	f802 4f01 	strb.w	r4, [r2, #1]!
 8009886:	e7f8      	b.n	800987a <memmove+0xc>
 8009888:	4283      	cmp	r3, r0
 800988a:	d9f5      	bls.n	8009878 <memmove+0xa>
 800988c:	1881      	adds	r1, r0, r2
 800988e:	1ad2      	subs	r2, r2, r3
 8009890:	42d3      	cmn	r3, r2
 8009892:	d100      	bne.n	8009896 <memmove+0x28>
 8009894:	bd10      	pop	{r4, pc}
 8009896:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800989a:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800989e:	e7f7      	b.n	8009890 <memmove+0x22>

080098a0 <__malloc_lock>:
 80098a0:	4770      	bx	lr

080098a2 <__malloc_unlock>:
 80098a2:	4770      	bx	lr

080098a4 <_realloc_r>:
 80098a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098a6:	4607      	mov	r7, r0
 80098a8:	4614      	mov	r4, r2
 80098aa:	460e      	mov	r6, r1
 80098ac:	b921      	cbnz	r1, 80098b8 <_realloc_r+0x14>
 80098ae:	4611      	mov	r1, r2
 80098b0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80098b4:	f7ff be00 	b.w	80094b8 <_malloc_r>
 80098b8:	b922      	cbnz	r2, 80098c4 <_realloc_r+0x20>
 80098ba:	f7ff fdaf 	bl	800941c <_free_r>
 80098be:	4625      	mov	r5, r4
 80098c0:	4628      	mov	r0, r5
 80098c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80098c4:	f000 f814 	bl	80098f0 <_malloc_usable_size_r>
 80098c8:	42a0      	cmp	r0, r4
 80098ca:	d20f      	bcs.n	80098ec <_realloc_r+0x48>
 80098cc:	4621      	mov	r1, r4
 80098ce:	4638      	mov	r0, r7
 80098d0:	f7ff fdf2 	bl	80094b8 <_malloc_r>
 80098d4:	4605      	mov	r5, r0
 80098d6:	2800      	cmp	r0, #0
 80098d8:	d0f2      	beq.n	80098c0 <_realloc_r+0x1c>
 80098da:	4631      	mov	r1, r6
 80098dc:	4622      	mov	r2, r4
 80098de:	f7fc facf 	bl	8005e80 <memcpy>
 80098e2:	4631      	mov	r1, r6
 80098e4:	4638      	mov	r0, r7
 80098e6:	f7ff fd99 	bl	800941c <_free_r>
 80098ea:	e7e9      	b.n	80098c0 <_realloc_r+0x1c>
 80098ec:	4635      	mov	r5, r6
 80098ee:	e7e7      	b.n	80098c0 <_realloc_r+0x1c>

080098f0 <_malloc_usable_size_r>:
 80098f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80098f4:	1f18      	subs	r0, r3, #4
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	bfbc      	itt	lt
 80098fa:	580b      	ldrlt	r3, [r1, r0]
 80098fc:	18c0      	addlt	r0, r0, r3
 80098fe:	4770      	bx	lr

08009900 <_init>:
 8009900:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009902:	bf00      	nop
 8009904:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009906:	bc08      	pop	{r3}
 8009908:	469e      	mov	lr, r3
 800990a:	4770      	bx	lr

0800990c <_fini>:
 800990c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800990e:	bf00      	nop
 8009910:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009912:	bc08      	pop	{r3}
 8009914:	469e      	mov	lr, r3
 8009916:	4770      	bx	lr
