<design_size title="Design Size Report">
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="6" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Performance/Pipeline" col5="Optimizations"/>
            <rows>
                <row id="0" col0="Crypto" col1="Crypto.cpp:11" col2="23271" col3="1252" col4="8636" col5="8675">
                    <row id="8" col0="ADD_MOD" col1="Arithmetic.cpp:38" col2="858" col2_disp="   858 (3 calls)" col3="72" col3_disp="   72 (3 calls)" col4="" col5=""/>
                    <row id="7" col0="SUB_MOD" col1="Arithmetic.cpp:51" col2="900" col2_disp="   900 (3 calls)" col3="63" col3_disp="   63 (3 calls)" col4="" col5=""/>
                    <row id="1" col0="MUL_MOD" col1="Arithmetic.cpp:61" col2="20952" col2_disp="20,952 (4 calls)" col3="680" col3_disp="  680 (4 calls)" col4="5750" col4_disp="5,750 (50 calls)" col5="5800" col5_disp="5,800 (50 calls)">
                        <row id="2" col0="STEPMUL" col1="Arithmetic.cpp:8" col2="17520" col2_disp="17,520 (12 calls)" col3="" col4="" col5=""/>
                    </row>
                    <row id="4" col0="apply_bit_reverse" col1="Utils.cpp:19" col2="82" col2_disp="    82 (2 calls)" col3="90" col3_disp="   90 (2 calls)" col4="" col5="">
                        <row id="5" col0="bit_reverse" col1="Utils.cpp:9" col2="32" col2_disp="    32 (2 calls)" col3="42" col3_disp="   42 (2 calls)" col4="" col5=""/>
                    </row>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Description of Compilation Phases">
        <table>
            <keys size="2">Compilation Phase, Description</keys>
            <column name="Compile/Link">All functions are compiled and linked into a single design</column>
            <column name="Unroll/Inline">After user unroll and inline pragmas are applied</column>
            <column name="Performance/Pipeline">After performance and pipeline pragmas are applied</column>
            <column name="Optimizations">After high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

