// Seed: 3467538587
`define pp_7 0
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    output logic id_3,
    output id_4,
    output logic id_5,
    output reg id_6
);
  assign id_4 = 1 | 1 - ~id_0;
  always @*
    if (1) id_6 <= id_1 ? 1'b0 : 1;
    else begin
      id_2 <= id_1;
    end
endmodule
