INFO: [VRFC 10-2263] Analyzing Verilog file "C:/OTHERS/vivado_study/countdown/test.srcs/sources_1/new/fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countdown
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/OTHERS/vivado_study/countdown/test.srcs/sim_1/new/fsm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_countdown
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/OTHERS/vivado_study/countdown/test.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
