<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam3/include/sam3x8e/instance/instance_spi1.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_a1d039e69ef81a8c670cbed92a393078.html">sam3</a></li><li class="navelem"><a class="el" href="dir_264279ae633fa28081e3c1ec0b296140.html">include</a></li><li class="navelem"><a class="el" href="dir_81b9cdde8d092086d6cbe3a87d7d2231.html">sam3x8e</a></li><li class="navelem"><a class="el" href="dir_b6f848108eeb66dffbb65299f50b9afa.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">instance_spi1.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="instance__spi1_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a6439c8de62b5bd4ecb4ddf526fdc4cd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__spi1_8h.html#a6439c8de62b5bd4ecb4ddf526fdc4cd1">REG_SPI1_CR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4000C000U)</td></tr>
<tr class="memdesc:a6439c8de62b5bd4ecb4ddf526fdc4cd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI1) Control Register  <a href="#a6439c8de62b5bd4ecb4ddf526fdc4cd1">More...</a><br /></td></tr>
<tr class="separator:a6439c8de62b5bd4ecb4ddf526fdc4cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bb60625c5d59cc5c887b0a41e202091"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__spi1_8h.html#a1bb60625c5d59cc5c887b0a41e202091">REG_SPI1_MR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4000C004U)</td></tr>
<tr class="memdesc:a1bb60625c5d59cc5c887b0a41e202091"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI1) Mode Register  <a href="#a1bb60625c5d59cc5c887b0a41e202091">More...</a><br /></td></tr>
<tr class="separator:a1bb60625c5d59cc5c887b0a41e202091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af686748b4a06fc57d4ae22c4313937bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__spi1_8h.html#af686748b4a06fc57d4ae22c4313937bc">REG_SPI1_RDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x4000C008U)</td></tr>
<tr class="memdesc:af686748b4a06fc57d4ae22c4313937bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI1) Receive Data Register  <a href="#af686748b4a06fc57d4ae22c4313937bc">More...</a><br /></td></tr>
<tr class="separator:af686748b4a06fc57d4ae22c4313937bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43d3e3c1d9486cfd8c8d5969e2a9cb15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__spi1_8h.html#a43d3e3c1d9486cfd8c8d5969e2a9cb15">REG_SPI1_TDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4000C00CU)</td></tr>
<tr class="memdesc:a43d3e3c1d9486cfd8c8d5969e2a9cb15"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI1) Transmit Data Register  <a href="#a43d3e3c1d9486cfd8c8d5969e2a9cb15">More...</a><br /></td></tr>
<tr class="separator:a43d3e3c1d9486cfd8c8d5969e2a9cb15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5a12dfc8186c12991c654ae11e2f492"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__spi1_8h.html#ab5a12dfc8186c12991c654ae11e2f492">REG_SPI1_SR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x4000C010U)</td></tr>
<tr class="memdesc:ab5a12dfc8186c12991c654ae11e2f492"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI1) Status Register  <a href="#ab5a12dfc8186c12991c654ae11e2f492">More...</a><br /></td></tr>
<tr class="separator:ab5a12dfc8186c12991c654ae11e2f492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0225a0343eb6ab94fcaa19751bd15a86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__spi1_8h.html#a0225a0343eb6ab94fcaa19751bd15a86">REG_SPI1_IER</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4000C014U)</td></tr>
<tr class="memdesc:a0225a0343eb6ab94fcaa19751bd15a86"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI1) Interrupt Enable Register  <a href="#a0225a0343eb6ab94fcaa19751bd15a86">More...</a><br /></td></tr>
<tr class="separator:a0225a0343eb6ab94fcaa19751bd15a86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17f5efb712d7b32aa53a89a0ac725fac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__spi1_8h.html#a17f5efb712d7b32aa53a89a0ac725fac">REG_SPI1_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4000C018U)</td></tr>
<tr class="memdesc:a17f5efb712d7b32aa53a89a0ac725fac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI1) Interrupt Disable Register  <a href="#a17f5efb712d7b32aa53a89a0ac725fac">More...</a><br /></td></tr>
<tr class="separator:a17f5efb712d7b32aa53a89a0ac725fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0681541d80924bb278847e20c7e9173e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__spi1_8h.html#a0681541d80924bb278847e20c7e9173e">REG_SPI1_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x4000C01CU)</td></tr>
<tr class="memdesc:a0681541d80924bb278847e20c7e9173e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI1) Interrupt Mask Register  <a href="#a0681541d80924bb278847e20c7e9173e">More...</a><br /></td></tr>
<tr class="separator:a0681541d80924bb278847e20c7e9173e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addebe0b1e0e3d0b2288f31876165c8f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__spi1_8h.html#addebe0b1e0e3d0b2288f31876165c8f6">REG_SPI1_CSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4000C030U)</td></tr>
<tr class="memdesc:addebe0b1e0e3d0b2288f31876165c8f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI1) Chip Select Register  <a href="#addebe0b1e0e3d0b2288f31876165c8f6">More...</a><br /></td></tr>
<tr class="separator:addebe0b1e0e3d0b2288f31876165c8f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1aaa9427693d8b47b885f276f1b6f51b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__spi1_8h.html#a1aaa9427693d8b47b885f276f1b6f51b">REG_SPI1_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4000C0E4U)</td></tr>
<tr class="memdesc:a1aaa9427693d8b47b885f276f1b6f51b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI1) Write Protection Control Register  <a href="#a1aaa9427693d8b47b885f276f1b6f51b">More...</a><br /></td></tr>
<tr class="separator:a1aaa9427693d8b47b885f276f1b6f51b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4bcbf9234846090093b920cb6b90364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__spi1_8h.html#ac4bcbf9234846090093b920cb6b90364">REG_SPI1_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x4000C0E8U)</td></tr>
<tr class="memdesc:ac4bcbf9234846090093b920cb6b90364"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI1) Write Protection Status Register  <a href="#ac4bcbf9234846090093b920cb6b90364">More...</a><br /></td></tr>
<tr class="separator:ac4bcbf9234846090093b920cb6b90364"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a6439c8de62b5bd4ecb4ddf526fdc4cd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6439c8de62b5bd4ecb4ddf526fdc4cd1">&#9670;&nbsp;</a></span>REG_SPI1_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI1_CR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4000C000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI1) Control Register </p>

<p class="definition">Definition at line <a class="el" href="instance__spi1_8h_source.html#l00051">51</a> of file <a class="el" href="instance__spi1_8h_source.html">instance_spi1.h</a>.</p>

</div>
</div>
<a id="addebe0b1e0e3d0b2288f31876165c8f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addebe0b1e0e3d0b2288f31876165c8f6">&#9670;&nbsp;</a></span>REG_SPI1_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI1_CSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4000C030U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI1) Chip Select Register </p>

<p class="definition">Definition at line <a class="el" href="instance__spi1_8h_source.html#l00059">59</a> of file <a class="el" href="instance__spi1_8h_source.html">instance_spi1.h</a>.</p>

</div>
</div>
<a id="a17f5efb712d7b32aa53a89a0ac725fac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17f5efb712d7b32aa53a89a0ac725fac">&#9670;&nbsp;</a></span>REG_SPI1_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI1_IDR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4000C018U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI1) Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__spi1_8h_source.html#l00057">57</a> of file <a class="el" href="instance__spi1_8h_source.html">instance_spi1.h</a>.</p>

</div>
</div>
<a id="a0225a0343eb6ab94fcaa19751bd15a86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0225a0343eb6ab94fcaa19751bd15a86">&#9670;&nbsp;</a></span>REG_SPI1_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI1_IER&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4000C014U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI1) Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__spi1_8h_source.html#l00056">56</a> of file <a class="el" href="instance__spi1_8h_source.html">instance_spi1.h</a>.</p>

</div>
</div>
<a id="a0681541d80924bb278847e20c7e9173e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0681541d80924bb278847e20c7e9173e">&#9670;&nbsp;</a></span>REG_SPI1_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI1_IMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x4000C01CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI1) Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="instance__spi1_8h_source.html#l00058">58</a> of file <a class="el" href="instance__spi1_8h_source.html">instance_spi1.h</a>.</p>

</div>
</div>
<a id="a1bb60625c5d59cc5c887b0a41e202091"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bb60625c5d59cc5c887b0a41e202091">&#9670;&nbsp;</a></span>REG_SPI1_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI1_MR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4000C004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI1) Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance__spi1_8h_source.html#l00052">52</a> of file <a class="el" href="instance__spi1_8h_source.html">instance_spi1.h</a>.</p>

</div>
</div>
<a id="af686748b4a06fc57d4ae22c4313937bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af686748b4a06fc57d4ae22c4313937bc">&#9670;&nbsp;</a></span>REG_SPI1_RDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI1_RDR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x4000C008U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI1) Receive Data Register </p>

<p class="definition">Definition at line <a class="el" href="instance__spi1_8h_source.html#l00053">53</a> of file <a class="el" href="instance__spi1_8h_source.html">instance_spi1.h</a>.</p>

</div>
</div>
<a id="ab5a12dfc8186c12991c654ae11e2f492"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5a12dfc8186c12991c654ae11e2f492">&#9670;&nbsp;</a></span>REG_SPI1_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI1_SR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x4000C010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI1) Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__spi1_8h_source.html#l00055">55</a> of file <a class="el" href="instance__spi1_8h_source.html">instance_spi1.h</a>.</p>

</div>
</div>
<a id="a43d3e3c1d9486cfd8c8d5969e2a9cb15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43d3e3c1d9486cfd8c8d5969e2a9cb15">&#9670;&nbsp;</a></span>REG_SPI1_TDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI1_TDR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4000C00CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI1) Transmit Data Register </p>

<p class="definition">Definition at line <a class="el" href="instance__spi1_8h_source.html#l00054">54</a> of file <a class="el" href="instance__spi1_8h_source.html">instance_spi1.h</a>.</p>

</div>
</div>
<a id="a1aaa9427693d8b47b885f276f1b6f51b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1aaa9427693d8b47b885f276f1b6f51b">&#9670;&nbsp;</a></span>REG_SPI1_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI1_WPMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4000C0E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI1) Write Protection Control Register </p>

<p class="definition">Definition at line <a class="el" href="instance__spi1_8h_source.html#l00060">60</a> of file <a class="el" href="instance__spi1_8h_source.html">instance_spi1.h</a>.</p>

</div>
</div>
<a id="ac4bcbf9234846090093b920cb6b90364"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4bcbf9234846090093b920cb6b90364">&#9670;&nbsp;</a></span>REG_SPI1_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI1_WPSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x4000C0E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI1) Write Protection Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__spi1_8h_source.html#l00061">61</a> of file <a class="el" href="instance__spi1_8h_source.html">instance_spi1.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:28 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
