# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do shifter8_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/kk200/verilog/Assignment7.\ Shifter_and_Counter/shifter8 {C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/shifter8/shifter8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:13 on Oct 29,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/shifter8" C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/shifter8/shifter8.v 
# -- Compiling module shifter8
# 
# Top level modules:
# 	shifter8
# End time: 02:01:13 on Oct 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kk200/verilog/Assignment7.\ Shifter_and_Counter/shifter8 {C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/shifter8/LSL8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:14 on Oct 29,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/shifter8" C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/shifter8/LSL8.v 
# -- Compiling module LSL8
# 
# Top level modules:
# 	LSL8
# End time: 02:01:14 on Oct 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kk200/verilog/Assignment7.\ Shifter_and_Counter/shifter8 {C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/shifter8/LSR8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:14 on Oct 29,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/shifter8" C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/shifter8/LSR8.v 
# -- Compiling module LSR8
# 
# Top level modules:
# 	LSR8
# End time: 02:01:14 on Oct 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kk200/verilog/Assignment7.\ Shifter_and_Counter/shifter8 {C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/shifter8/ASR8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:14 on Oct 29,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/shifter8" C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/shifter8/ASR8.v 
# -- Compiling module ASR8
# 
# Top level modules:
# 	ASR8
# End time: 02:01:14 on Oct 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kk200/verilog/Assignment7.\ Shifter_and_Counter/shifter8 {C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/shifter8/mx4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:14 on Oct 29,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/shifter8" C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/shifter8/mx4.v 
# -- Compiling module mx4
# 
# Top level modules:
# 	mx4
# End time: 02:01:14 on Oct 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kk200/verilog/Assignment7.\ Shifter_and_Counter/shifter8 {C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/shifter8/cc_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:14 on Oct 29,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/shifter8" C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/shifter8/cc_logic.v 
# -- Compiling module cc_logic
# 
# Top level modules:
# 	cc_logic
# End time: 02:01:14 on Oct 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kk200/verilog/Assignment7.\ Shifter_and_Counter/shifter8 {C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/shifter8/_dff_r.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:14 on Oct 29,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/shifter8" C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/shifter8/_dff_r.v 
# -- Compiling module _dff_r
# 
# Top level modules:
# 	_dff_r
# End time: 02:01:14 on Oct 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kk200/verilog/Assignment7.\ Shifter_and_Counter/shifter8 {C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/shifter8/_register8_r.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:14 on Oct 29,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/shifter8" C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/shifter8/_register8_r.v 
# -- Compiling module _register8_r
# 
# Top level modules:
# 	_register8_r
# End time: 02:01:14 on Oct 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/kk200/verilog/Assignment7.\ Shifter_and_Counter/shifter8 {C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/shifter8/tb_shifter8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:14 on Oct 29,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/shifter8" C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/shifter8/tb_shifter8.v 
# -- Compiling module tb_shifter8
# 
# Top level modules:
# 	tb_shifter8
# End time: 02:01:14 on Oct 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_shifter8
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_shifter8 
# Start time: 02:01:14 on Oct 29,2023
# Loading work.tb_shifter8
# Loading work.shifter8
# Loading work.cc_logic
# Loading work.LSL8
# Loading work.mx4
# Loading work.LSR8
# Loading work.ASR8
# Loading work._register8_r
# Loading work._dff_r
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/shifter8/tb_shifter8.v(58)
#    Time: 283 ns  Iteration: 0  Instance: /tb_shifter8
# Break in Module tb_shifter8 at C:/Users/kk200/verilog/Assignment7. Shifter_and_Counter/shifter8/tb_shifter8.v line 58
# End time: 02:25:16 on Oct 29,2023, Elapsed time: 0:24:02
# Errors: 0, Warnings: 0
