vhdl xil_defaultlib "../../../../CPU_V2.1.srcs/sources_1/ip/control_memory/control_memory_sim_netlist.vhdl" 
nosort
