timestamp=1581432115569

[~A]
LastVerilogToplevel=testbenchmodule
ModifyID=8
Version=74
c:/my_designs/PDCProject/Myproject/src/calculator.v=0*15483*16198
c:/my_designs/PDCProject/Myproject/src/converter.v=0*11544*12691
c:/my_designs/PDCProject/Myproject/src/firstmodule.v=0*2658*3919
c:/my_designs/PDCProject/Myproject/src/stack.v=0*9906*10504
c:/my_designs/PDCProject/Myproject/src/testbench.v=0*7656*8899
c:/my_designs/PDCProject/Myproject/src/testbench.v_stack.v=0*5146*6669

[$root]
A/$root=22|||1*28914
BinI32/$root=3*18123
SLP=3*18227
Version=10.5.216.6767 (Windows)|00000009789cd3f53752d02d33ca3605000a8e0244|c73a565f2ade592f8ac1c68f484c921674f717fb7da0c7fafa45a7e2293ec081

[calculator]
A/calculator=22|./../src/calculator.v|1|1*29288
BinI32/calculator=3*18295
R=./../src/calculator.v|1
SLP=3*18783
Version=10.5.216.6767 (Windows)|00000009789cd3f53752d02d33ca3605000a8e0244|3cdff1dc2f9ab0942aa3e12dd68c38b2f61df9dbd8316a2dbc18ce4fb4478806d9e5a20d27c136cde5bc7aaa65eb1e89

[converter]
A/converter=22|./../src/converter.v|1|1*23577
BinI32/converter=3*14798
R=./../src/converter.v|1
SLP=3*15852
Version=10.5.216.6767 (Windows)|00000009789cd3f53752d02d33ca3605000a8e0244|332f5abddfa2c7af574df37692df8709e711739d3258eb7291525b46820d6d99b4d65f0bdb362a4d4e7b3ce1e6b43837

[stack]
A/stack=22|./../src/stack.v|1|1*21236
BinI32/stack=3*12947
R=./../src/stack.v|1
SLP=3*14184
Version=10.5.216.6767 (Windows)|00000009789cd3f53752d02d33ca3605000a8e0244|2ed4df2fade9bedabaa537e76064e746c69b452eb024d3b4106be5130b1c6e45

[testbenchmodule]
A/testbenchmodule=22|./../src/testbench.v|1|1*16506
BinI32/testbenchmodule=3*10173
R=./../src/testbench.v|1
SLP=3*11522
Version=10.5.216.6767 (Windows)|00000009789cd3f53752d02d33ca3605000a8e0244|c4564064472f5b90a8951888f044a291c9735064727dfa2a8bcadb2a7634e89d8004166ea9faa646ba38dad7edc46b18

[~MFT]
0=6|0Myproject.mgf|16198|3041
1=4|1Myproject.mgf|29288|20091
3=8|3Myproject.mgf|18783|11529

[~U]
$root=12|0*14976|
calculator=12|0*15190|
converter=12|0*11245|
stack=12|0*9644|
testbenchmodule=12|0*7438||0x10
