@E::Internal Error in m_generic.exe
@E: CS179 :"C:\Users\vrang\OneDrive\Documents\Lattice\Mods\human detection_64x64\himax_humandet\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v":881:11:881:22|Assignment target r_rd_rdy_con must be a net type
@E::Verilog compiler failed
ERROR - IO placement will fail due to Bank Vccio compatibility. To correct this issue, please use more Bank VCCIO compatible IO attribute combinations, reduce the number of different IO attribute combinations, and/or change to a larger device with more IO Banks.ERROR - IO placement will fail due to Bank Vccio compatibility. To correct this issue, please use more Bank VCCIO compatible IO attribute combinations, reduce the number of different IO attribute combinations, and/or change to a larger device with more IO Banks.@E: CG243 :"C:\Users\vrang\OneDrive\Documents\Lattice\Mods\human detection_64x64\himax_humandet\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v":68:0:68:5|Expecting ) or comma delimiter
@E: CG386 :"C:\Users\vrang\OneDrive\Documents\Lattice\Mods\human detection_64x64\himax_humandet\himax_humandet\ice40_himax_upduino2_humandet\compact_cnn\rtl\compact_cnn.v":6554:1023:6554:1024|`endif count mismatch at end of source
@E::Verilog compiler failed
@E: CG244 :"C:\Users\vrang\OneDrive\Documents\Lattice\Mods\human detection_64x64\himax_humandet\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v":55:2:52:32|Expecting port direction input/output/inout
@E: CG386 :"C:\Users\vrang\OneDrive\Documents\Lattice\Mods\human detection_64x64\himax_humandet\himax_humandet\ice40_himax_upduino2_humandet\compact_cnn\rtl\compact_cnn.v":6554:1023:6554:1024|`endif count mismatch at end of source
@E::Verilog compiler failed
@E: CG244 :"C:\Users\vrang\OneDrive\Documents\Lattice\Mods\human detection_64x64\himax_humandet\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v":51:2:48:26|Expecting port direction input/output/inout
@E: CG386 :"C:\Users\vrang\OneDrive\Documents\Lattice\Mods\human detection_64x64\himax_humandet\himax_humandet\ice40_himax_upduino2_humandet\compact_cnn\rtl\compact_cnn.v":6554:1023:6554:1024|`endif count mismatch at end of source
@E::Verilog compiler failed
@E: CG244 :"C:\Users\vrang\OneDrive\Documents\Lattice\Mods\human detection_64x64\himax_humandet\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v":52:0:49:26|Expecting port direction input/output/inout
@E: CG386 :"C:\Users\vrang\OneDrive\Documents\Lattice\Mods\human detection_64x64\himax_humandet\himax_humandet\ice40_himax_upduino2_humandet\compact_cnn\rtl\compact_cnn.v":6554:1023:6554:1024|`endif count mismatch at end of source
@E::Verilog compiler failed
ERROR - IO placement will fail due to Bank Vccio compatibility. To correct this issue, please use more Bank VCCIO compatible IO attribute combinations, reduce the number of different IO attribute combinations, and/or change to a larger device with more IO Banks.ERROR - IO placement will fail due to Bank Vccio compatibility. To correct this issue, please use more Bank VCCIO compatible IO attribute combinations, reduce the number of different IO attribute combinations, and/or change to a larger device with more IO Banks.@E: CG829 :"C:\Users\vrang\OneDrive\Documents\Lattice\Mods\human detection_64x64\himax_humandet\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v":85:12:85:12|Unexpected ) after comma -- missing port in ANSI port list
@E::Verilog compiler failed
ERROR - The pin [23] is assigned to port [cam_trig] and cannot be assigned to port [sensor_led]. Change the pin's assignment.@E: CG389 :"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v":403:80:403:95|Reference to undefined module lsc_i2cs_local
@E: CG389 :"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v":403:80:403:95|Illegal or Unsupported Syntax within black box. Use: // synthesis translate_off {  unsupported Verilog } // synthesis translate_on 
@E: CG389 :"C:\Users\vrang\Documents\GitHub\senseai\SoM\Himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v":403:80:403:95|Alternatively, set the builtin compiler directive IGNORE_VERILOG_BLACKBOX_GUTS in the Verilog tab of the UI or set `define IGNORE_VERILOG_BLACKBOX_GUTS in any Verilog file.
@E::Errors while synthesizing top module lsc_ml_ice40_himax_humandet_top.
ERROR - C:/Users/vrang/Documents/GitHub/senseai/SoM/Himax/himax_humandet/ice40_himax_upduino2_humandet/himax_som.pdc (31) : "invalidERROR - C:/Users/vrang/Documents/GitHub/senseai/SoM/Himax/himax_humandet/ice40_himax_upduino2_humandet/himax_som.pdc (32) : "invalidERROR - C:/Users/vrang/Documents/GitHub/senseai/SoM/Himax/himax_humandet/ice40_himax_upduino2_humandet/himax_som.pdc (33) : "invalidERROR - The port [host_miso] is assigned to a nonexistent pin []. Reassign the port to a valid pin.ERROR - The port [host_miso] is assigned to a nonexistent pin []. Reassign the port to a valid pin.