[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Imm|Imm>io_Imm_Btype_out",
    "sources":[
      "~Imm|Imm>io_instruction"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Imm|Imm>io_Imm_Itype_out",
    "sources":[
      "~Imm|Imm>io_instruction"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Imm|Imm>io_Imm_output",
    "sources":[
      "~Imm|Imm>io_ImmSrc",
      "~Imm|Imm>io_instruction"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Imm|Imm>io_Imm_Jtype_out",
    "sources":[
      "~Imm|Imm>io_instruction"
    ]
  }
]