

================================================================
== Synthesis Summary Report of 'tsp'
================================================================
+ General Information: 
    * Date:           Sun May  4 12:59:53 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        tsp
    * Solution:       solution (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+------------+------------+-----+
    |               Modules              | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |    |            |            |     |
    |               & Loops              | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF     |     LUT    | URAM|
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+------------+------------+-----+
    |+ tsp                               |     -|  0.04|    10843|  5.422e+04|         -|    10844|     -|        no|     -|   -|  9229 (~0%)|  9632 (~0%)|    -|
    | + tsp_Pipeline_loop_distances      |     -|  2.33|       27|    135.000|         -|       27|     -|        no|     -|   -|     7 (~0%)|    61 (~0%)|    -|
    |  o loop_distances                  |     -|  3.65|       25|    125.000|         1|        1|    25|       yes|     -|   -|           -|           -|    -|
    | + tsp_Pipeline_18                  |     -|  0.98|        5|     25.000|         -|        5|     -|        no|     -|   -|    69 (~0%)|   196 (~0%)|    -|
    |  o Loop 1                          |     -|  3.65|        3|     15.000|         1|        1|     3|       yes|     -|   -|           -|           -|    -|
    | o loop_compute                     |     -|  3.65|    10806|  5.403e+04|      1801|        -|     6|        no|     -|   -|           -|           -|    -|
    |  + tsp_Pipeline_2                  |     -|  2.45|        7|     35.000|         -|        7|     -|        no|     -|   -|     5 (~0%)|    45 (~0%)|    -|
    |   o Loop 1                         |     -|  3.65|        5|     25.000|         1|        1|     5|       yes|     -|   -|           -|           -|    -|
    |  + tsp_Pipeline_VITIS_LOOP_29_1    |     -|  1.77|        7|     35.000|         -|        7|     -|        no|     -|   -|    27 (~0%)|   111 (~0%)|    -|
    |   o VITIS_LOOP_29_1                |     -|  3.65|        5|     25.000|         3|        1|     4|       yes|     -|   -|           -|           -|    -|
    |  + tsp_Pipeline_6                  |     -|  2.45|        7|     35.000|         -|        7|     -|        no|     -|   -|     5 (~0%)|    45 (~0%)|    -|
    |   o Loop 1                         |     -|  3.65|        5|     25.000|         1|        1|     5|       yes|     -|   -|           -|           -|    -|
    |  + tsp_Pipeline_VITIS_LOOP_29_12   |     -|  1.77|        7|     35.000|         -|        7|     -|        no|     -|   -|    27 (~0%)|   111 (~0%)|    -|
    |   o VITIS_LOOP_29_1                |     -|  3.65|        5|     25.000|         3|        1|     4|       yes|     -|   -|           -|           -|    -|
    |  + tsp_Pipeline_10                 |     -|  2.45|        7|     35.000|         -|        7|     -|        no|     -|   -|     5 (~0%)|    45 (~0%)|    -|
    |   o Loop 1                         |     -|  3.65|        5|     25.000|         1|        1|     5|       yes|     -|   -|           -|           -|    -|
    |  + tsp_Pipeline_VITIS_LOOP_29_14   |     -|  1.77|        7|     35.000|         -|        7|     -|        no|     -|   -|    27 (~0%)|   111 (~0%)|    -|
    |   o VITIS_LOOP_29_1                |     -|  3.65|        5|     25.000|         3|        1|     4|       yes|     -|   -|           -|           -|    -|
    |  + tsp_Pipeline_14                 |     -|  2.45|        7|     35.000|         -|        7|     -|        no|     -|   -|     5 (~0%)|    45 (~0%)|    -|
    |   o Loop 1                         |     -|  3.65|        5|     25.000|         1|        1|     5|       yes|     -|   -|           -|           -|    -|
    |  + tsp_Pipeline_VITIS_LOOP_29_16   |     -|  1.77|        7|     35.000|         -|        7|     -|        no|     -|   -|    27 (~0%)|   111 (~0%)|    -|
    |   o VITIS_LOOP_29_1                |     -|  3.65|        5|     25.000|         3|        1|     4|       yes|     -|   -|           -|           -|    -|
    |  o VITIS_LOOP_41_1                 |     -|  3.65|      405|  2.025e+03|        81|        -|     5|        no|     -|   -|           -|           -|    -|
    |   + tsp_Pipeline_3                 |     -|  0.04|       11|     55.000|         -|       11|     -|        no|     -|   -|   140 (~0%)|    98 (~0%)|    -|
    |    o Loop 1                        |    II|  3.65|        9|     45.000|         4|        2|     4|       yes|     -|   -|           -|           -|    -|
    |  o VITIS_LOOP_45_2                 |     -|  3.65|       32|    160.000|         8|        -|     4|        no|     -|   -|           -|           -|    -|
    |   + tsp_Pipeline_VITIS_LOOP_46_3   |     -|  0.29|        6|     30.000|         -|        6|     -|        no|     -|   -|   172 (~0%)|   310 (~0%)|    -|
    |    o VITIS_LOOP_46_3               |     -|  3.65|        4|     20.000|         2|        1|     4|       yes|     -|   -|           -|           -|    -|
    |  o VITIS_LOOP_41_1                 |     -|  3.65|      405|  2.025e+03|        81|        -|     5|        no|     -|   -|           -|           -|    -|
    |   + tsp_Pipeline_7                 |     -|  0.04|       11|     55.000|         -|       11|     -|        no|     -|   -|   140 (~0%)|    98 (~0%)|    -|
    |    o Loop 1                        |    II|  3.65|        9|     45.000|         4|        2|     4|       yes|     -|   -|           -|           -|    -|
    |  o VITIS_LOOP_45_2                 |     -|  3.65|       32|    160.000|         8|        -|     4|        no|     -|   -|           -|           -|    -|
    |   + tsp_Pipeline_VITIS_LOOP_46_31  |     -|  0.29|        6|     30.000|         -|        6|     -|        no|     -|   -|   172 (~0%)|   310 (~0%)|    -|
    |    o VITIS_LOOP_46_3               |     -|  3.65|        4|     20.000|         2|        1|     4|       yes|     -|   -|           -|           -|    -|
    |  o VITIS_LOOP_41_1                 |     -|  3.65|      405|  2.025e+03|        81|        -|     5|        no|     -|   -|           -|           -|    -|
    |   + tsp_Pipeline_11                |     -|  0.04|       11|     55.000|         -|       11|     -|        no|     -|   -|   140 (~0%)|    98 (~0%)|    -|
    |    o Loop 1                        |    II|  3.65|        9|     45.000|         4|        2|     4|       yes|     -|   -|           -|           -|    -|
    |  o VITIS_LOOP_45_2                 |     -|  3.65|       32|    160.000|         8|        -|     4|        no|     -|   -|           -|           -|    -|
    |   + tsp_Pipeline_VITIS_LOOP_46_33  |     -|  0.29|        6|     30.000|         -|        6|     -|        no|     -|   -|   172 (~0%)|   310 (~0%)|    -|
    |    o VITIS_LOOP_46_3               |     -|  3.65|        4|     20.000|         2|        1|     4|       yes|     -|   -|           -|           -|    -|
    |  o VITIS_LOOP_41_1                 |     -|  3.65|      405|  2.025e+03|        81|        -|     5|        no|     -|   -|           -|           -|    -|
    |   + tsp_Pipeline_15                |     -|  0.04|       11|     55.000|         -|       11|     -|        no|     -|   -|   140 (~0%)|    98 (~0%)|    -|
    |    o Loop 1                        |    II|  3.65|        9|     45.000|         4|        2|     4|       yes|     -|   -|           -|           -|    -|
    |  o VITIS_LOOP_45_2                 |     -|  3.65|       32|    160.000|         8|        -|     4|        no|     -|   -|           -|           -|    -|
    |   + tsp_Pipeline_VITIS_LOOP_46_35  |     -|  0.29|        6|     30.000|         -|        6|     -|        no|     -|   -|   172 (~0%)|   310 (~0%)|    -|
    |    o VITIS_LOOP_46_3               |     -|  3.65|        4|     20.000|         2|        1|     4|       yes|     -|   -|           -|           -|    -|
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-----------------+---------------+-------+--------+--------+
| Interface       | Register Mode | TDATA | TREADY | TVALID |
+-----------------+---------------+-------+--------+--------+
| streamDistances | both          | 16    | 1      | 1      |
+-----------------+---------------+-------+--------+--------+

* Other Ports
+------------------+--------+----------+
| Interface        | Mode   | Bitwidth |
+------------------+--------+----------+
| shortestDistance | ap_vld | 32       |
+------------------+--------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------------+-----------+----------------------------+
| Argument         | Direction | Datatype                   |
+------------------+-----------+----------------------------+
| streamDistances  | in        | stream<unsigned short, 0>& |
| shortestDistance | out       | unsigned int&              |
+------------------+-----------+----------------------------+

* SW-to-HW Mapping
+------------------+-------------------------+-----------+
| Argument         | HW Interface            | HW Type   |
+------------------+-------------------------+-----------+
| streamDistances  | streamDistances         | interface |
| shortestDistance | shortestDistance        | port      |
| shortestDistance | shortestDistance_ap_vld | port      |
+------------------+-------------------------+-----------+


================================================================
== Bind Op Report
================================================================
+----------------------------------+-----+--------+------------+-----+--------+---------+
| Name                             | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+----------------------------------+-----+--------+------------+-----+--------+---------+
| + tsp                            | 0   |        |            |     |        |         |
|   add_ln41_fu_697_p2             | -   |        | add_ln41   | add | fabric | 0       |
|   add_ln41_1_fu_703_p2           | -   |        | add_ln41_1 | add | fabric | 0       |
|   add_ln45_fu_745_p2             | -   |        | add_ln45   | add | fabric | 0       |
|   add_ln45_1_fu_751_p2           | -   |        | add_ln45_1 | add | fabric | 0       |
|   add_ln41_2_fu_779_p2           | -   |        | add_ln41_2 | add | fabric | 0       |
|   add_ln41_3_fu_785_p2           | -   |        | add_ln41_3 | add | fabric | 0       |
|   add_ln45_2_fu_827_p2           | -   |        | add_ln45_2 | add | fabric | 0       |
|   add_ln45_3_fu_833_p2           | -   |        | add_ln45_3 | add | fabric | 0       |
|   add_ln41_4_fu_861_p2           | -   |        | add_ln41_4 | add | fabric | 0       |
|   add_ln41_5_fu_867_p2           | -   |        | add_ln41_5 | add | fabric | 0       |
|   add_ln45_4_fu_909_p2           | -   |        | add_ln45_4 | add | fabric | 0       |
|   add_ln45_5_fu_915_p2           | -   |        | add_ln45_5 | add | fabric | 0       |
|   add_ln41_6_fu_943_p2           | -   |        | add_ln41_6 | add | fabric | 0       |
|   add_ln41_7_fu_949_p2           | -   |        | add_ln41_7 | add | fabric | 0       |
|   add_ln45_6_fu_996_p2           | -   |        | add_ln45_6 | add | fabric | 0       |
|   add_ln45_7_fu_1002_p2          | -   |        | add_ln45_7 | add | fabric | 0       |
|   i_3_34_fu_1047_p2              | -   |        | i_3_34     | add | fabric | 0       |
|  + tsp_Pipeline_loop_distances   | 0   |        |            |     |        |         |
|    i_2_fu_134_p2                 | -   |        | i_2        | add | fabric | 0       |
|  + tsp_Pipeline_2                | 0   |        |            |     |        |         |
|    empty_20_fu_56_p2             | -   |        | empty_20   | add | fabric | 0       |
|  + tsp_Pipeline_18               | 0   |        |            |     |        |         |
|    add_ln5595_fu_134_p2          | -   |        | add_ln5595 | add | fabric | 0       |
|    add_ln5594_fu_152_p2          | -   |        | add_ln5594 | add | fabric | 0       |
|    add_ln5588_fu_162_p2          | -   |        | add_ln5588 | add | fabric | 0       |
|  + tsp_Pipeline_3                | 0   |        |            |     |        |         |
|    add_ln22_fu_74_p2             | -   |        | add_ln22   | add | fabric | 0       |
|  + tsp_Pipeline_VITIS_LOOP_46_3  | 0   |        |            |     |        |         |
|    perm_3_d0                     | -   |        | add_ln47   | add | fabric | 0       |
|    add_ln46_fu_149_p2            | -   |        | add_ln46   | add | fabric | 0       |
|  + tsp_Pipeline_VITIS_LOOP_29_1  | 0   |        |            |     |        |         |
|    add_ln30_fu_120_p2            | -   |        | add_ln30   | add | fabric | 0       |
|    ret_fu_185_p2                 | -   |        | ret        | add | fabric | 0       |
|  + tsp_Pipeline_6                | 0   |        |            |     |        |         |
|    empty_18_fu_56_p2             | -   |        | empty_18   | add | fabric | 0       |
|  + tsp_Pipeline_7                | 0   |        |            |     |        |         |
|    add_ln22_fu_74_p2             | -   |        | add_ln22   | add | fabric | 0       |
|  + tsp_Pipeline_VITIS_LOOP_46_31 | 0   |        |            |     |        |         |
|    perm_2_d0                     | -   |        | add_ln47   | add | fabric | 0       |
|    add_ln46_fu_149_p2            | -   |        | add_ln46   | add | fabric | 0       |
|  + tsp_Pipeline_VITIS_LOOP_29_12 | 0   |        |            |     |        |         |
|    add_ln30_2_fu_120_p2          | -   |        | add_ln30_2 | add | fabric | 0       |
|    ret_3_fu_185_p2               | -   |        | ret_3      | add | fabric | 0       |
|  + tsp_Pipeline_10               | 0   |        |            |     |        |         |
|    empty_24_fu_56_p2             | -   |        | empty_24   | add | fabric | 0       |
|  + tsp_Pipeline_11               | 0   |        |            |     |        |         |
|    add_ln22_fu_74_p2             | -   |        | add_ln22   | add | fabric | 0       |
|  + tsp_Pipeline_VITIS_LOOP_46_33 | 0   |        |            |     |        |         |
|    perm_1_d0                     | -   |        | add_ln47   | add | fabric | 0       |
|    add_ln46_fu_149_p2            | -   |        | add_ln46   | add | fabric | 0       |
|  + tsp_Pipeline_VITIS_LOOP_29_14 | 0   |        |            |     |        |         |
|    add_ln30_fu_120_p2            | -   |        | add_ln30   | add | fabric | 0       |
|    ret_2_fu_185_p2               | -   |        | ret_2      | add | fabric | 0       |
|  + tsp_Pipeline_14               | 0   |        |            |     |        |         |
|    empty_22_fu_56_p2             | -   |        | empty_22   | add | fabric | 0       |
|  + tsp_Pipeline_15               | 0   |        |            |     |        |         |
|    add_ln22_fu_74_p2             | -   |        | add_ln22   | add | fabric | 0       |
|  + tsp_Pipeline_VITIS_LOOP_46_35 | 0   |        |            |     |        |         |
|    perm_d0                       | -   |        | add_ln47   | add | fabric | 0       |
|    add_ln46_fu_149_p2            | -   |        | add_ln46   | add | fabric | 0       |
|  + tsp_Pipeline_VITIS_LOOP_29_16 | 0   |        |            |     |        |         |
|    add_ln30_fu_120_p2            | -   |        | add_ln30   | add | fabric | 0       |
|    ret_1_fu_185_p2               | -   |        | ret_1      | add | fabric | 0       |
+----------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------------+------+------+--------+-------------+----------+------+---------+
| Name            | BRAM | URAM | Pragma | Variable    | Storage  | Impl | Latency |
+-----------------+------+------+--------+-------------+----------+------+---------+
| + tsp           | 0    | 0    |        |             |          |      |         |
|   perm_U        | -    | -    |        | perm        | rom_np   | auto | 1       |
|   perm_1_U      | -    | -    |        | perm_1      | rom_np   | auto | 1       |
|   perm_2_U      | -    | -    |        | perm_2      | rom_np   | auto | 1       |
|   perm_3_U      | -    | -    |        | perm_3      | rom_np   | auto | 1       |
|   distances_0_U | -    | -    | yes    | distances_0 | ram_1wnr | auto | 1       |
|   distances_1_U | -    | -    | yes    | distances_1 | ram_1wnr | auto | 1       |
|   distances_2_U | -    | -    | yes    | distances_2 | ram_1wnr | auto | 1       |
|   distances_3_U | -    | -    | yes    | distances_3 | ram_1wnr | auto | 1       |
+-----------------+------+------+--------+-------------+----------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+--------------+------------------------------------+-----------------------------------------+
| Type         | Options                            | Location                                |
+--------------+------------------------------------+-----------------------------------------+
| inline       |                                    | tsp_fast.cpp:36 in compute              |
| interface    | axis port=streamDistances          | tsp_fast.cpp:54 in tsp, streamDistances |
| bind_storage | variable=distances_0 type=ram_1wnr | tsp_fast.cpp:60 in tsp, distances_0     |
| bind_storage | variable=distances_1 type=ram_1wnr | tsp_fast.cpp:61 in tsp, distances_1     |
| bind_storage | variable=distances_2 type=ram_1wnr | tsp_fast.cpp:62 in tsp, distances_2     |
| bind_storage | variable=distances_3 type=ram_1wnr | tsp_fast.cpp:63 in tsp, distances_3     |
+--------------+------------------------------------+-----------------------------------------+


