#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: H:\PANGO_EDA\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.26100
#Hostname: DESKTOP-4P2ET5G
Generated by Fabric Compiler (version 2022.1 build 99559) at Mon Feb 24 22:34:46 2025
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {H:/PANGO_EDA/my_project/first_try} H:/PANGO_EDA/my_project/top.v
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/top.v
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 8)] Analyzing module top (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/top.v(line number: 1463)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 2072)] Analyzing module Apb3Router (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 2203)] Analyzing module Apb3Decoder (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 2255)] Analyzing module Axi4SharedArbiter_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 2517)] Analyzing module Axi4SharedArbiter_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 2894)] Analyzing module Axi4SharedArbiter (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 3222)] Analyzing module Axi4ReadOnlyDecoder_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 3369)] Analyzing module Axi4SharedDecoder (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 3737)] Analyzing module Axi4ReadOnlyDecoder (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 3920)] Analyzing module SystemDebugger (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 4007)] Analyzing module JtagBridge (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/top.v(line number: 4146)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 4735)] Analyzing module BufferCC_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 4754)] Analyzing module VexRiscv (library work)
I: [H:/PANGO_EDA/my_project/top.v(line number: 5259)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 5259)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 5259)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 5261)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 5261)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 5261)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 5332)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 5332)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 5332)] Convert attribute name from syn_keep to PAP_KEEP
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 9899)] Analyzing module Axi4VgaCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 10249)] Analyzing module Apb3UartCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 10668)] Analyzing module PinsecTimerCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 11139)] Analyzing module Apb3Gpio (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 11231)] Analyzing module Axi4SharedToApb3Bridge (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 11457)] Analyzing module Axi4SharedSdramCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 11934)] Analyzing module Axi4SharedOnChipRam (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 12298)] Analyzing module BufferCC (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 12318)] Analyzing module StreamArbiter (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 12394)] Analyzing module StreamArbiter_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 12543)] Analyzing module StreamFifoLowLatency_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 12578)] Analyzing module StreamArbiter_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 12672)] Analyzing module Axi4ReadOnlyErrorSlave (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 12729)] Analyzing module Axi4SharedErrorSlave (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 12818)] Analyzing module Axi4ReadOnlyErrorSlave_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 12877)] Analyzing module FlowCCUnsafeByToggle (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/top.v(line number: 12908)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 12949)] Analyzing module DataCache (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 13803)] Analyzing module InstructionCache (library work)
I: [H:/PANGO_EDA/my_project/top.v(line number: 13855)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 13855)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 13855)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 13870)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 13870)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 13870)] Convert attribute name from syn_keep to PAP_KEEP
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 14102)] Analyzing module PulseCCByToggle (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 14155)] Analyzing module VgaCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 14281)] Analyzing module BufferCC_3 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 14300)] Analyzing module VideoDma (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 14784)] Analyzing module StreamFifo (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 14938)] Analyzing module UartCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 15067)] Analyzing module InterruptCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 15094)] Analyzing module Timer_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 15140)] Analyzing module Timer (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 15186)] Analyzing module Prescaler (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 15209)] Analyzing module BufferCC_4 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 15237)] Analyzing module BufferCC_6 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 15256)] Analyzing module SdramCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 16471)] Analyzing module StreamFifo_4 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 16565)] Analyzing module BufferCC_7 (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/top.v(line number: 16575)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 16591)] Analyzing module BufferCC_9 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 16615)] Analyzing module BufferCC_8 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 16639)] Analyzing module BufferCC_10 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 16658)] Analyzing module StreamFifoCC (library work)
I: [H:/PANGO_EDA/my_project/top.v(line number: 16705)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 16705)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 16705)] Convert attribute name from syn_keep to PAP_KEEP
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 16890)] Analyzing module UartCtrlRx (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 17184)] Analyzing module UartCtrlTx (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 17424)] Analyzing module StreamFifoLowLatency_3 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 17477)] Analyzing module BufferCC_13 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 17501)] Analyzing module BufferCC_12 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 17525)] Analyzing module BufferCC_11 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 17549)] Analyzing module BufferCC_14 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 17573)] Analyzing module StreamFifo_5 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {H:/PANGO_EDA/my_project/first_try} H:/PANGO_EDA/my_project/top.v successfully.
I: Module "top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.513s wall, 0.016s user + 0.031s system = 0.047s CPU (3.1%)

Start rtl-elaborate.
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 8)] Elaborating module top
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 772)] Elaborating instance io_asyncReset_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 12298)] Elaborating module BufferCC
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 777)] Elaborating instance resetCtrl_axiReset_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 12298)] Elaborating module BufferCC
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 782)] Elaborating instance axi_ram
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 11934)] Elaborating module Axi4SharedOnChipRam
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 809)] Elaborating instance axi_sdramCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 11457)] Elaborating module Axi4SharedSdramCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 11625)] Elaborating instance ctrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 15256)] Elaborating module SdramCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 15530)] Elaborating instance chip_backupIn_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 17424)] Elaborating module StreamFifoLowLatency_3
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 17450)] Elaborating instance fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 17573)] Elaborating module StreamFifo_5
W: Sdm-2008: The attribute named ram_style is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 847)] Elaborating instance axi_apbBridge
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 11231)] Elaborating module Axi4SharedToApb3Bridge
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 882)] Elaborating instance axi_gpioACtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 11139)] Elaborating module Apb3Gpio
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 11166)] Elaborating instance io_gpio_read_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 15237)] Elaborating module BufferCC_6
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 898)] Elaborating instance axi_gpioBCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 11139)] Elaborating module Apb3Gpio
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 914)] Elaborating instance axi_timerCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 10668)] Elaborating module PinsecTimerCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 10742)] Elaborating instance io_external_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 15209)] Elaborating module BufferCC_4
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 10750)] Elaborating instance prescaler_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 15186)] Elaborating module Prescaler
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 10757)] Elaborating instance timerA
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 15140)] Elaborating module Timer
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 10766)] Elaborating instance timerB
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 15094)] Elaborating module Timer_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 10775)] Elaborating instance timerC
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 15094)] Elaborating module Timer_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 10784)] Elaborating instance timerD
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 15094)] Elaborating module Timer_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 10793)] Elaborating instance interruptCtrl_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 15067)] Elaborating module InterruptCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 929)] Elaborating instance axi_uartCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 10249)] Elaborating module Apb3UartCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 10350)] Elaborating instance uartCtrl_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 14938)] Elaborating module UartCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 14982)] Elaborating instance tx
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 17184)] Elaborating module UartCtrlTx
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 14996)] Elaborating instance rx
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 16890)] Elaborating module UartCtrlRx
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 16969)] Elaborating instance io_rxd_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 17549)] Elaborating module BufferCC_14
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 10369)] Elaborating instance bridge_write_streamUnbuffered_queueWithOccupancy
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 14784)] Elaborating module StreamFifo
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 10382)] Elaborating instance axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 14784)] Elaborating module StreamFifo
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 943)] Elaborating instance axi_vgaCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 9899)] Elaborating module Axi4VgaCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 9996)] Elaborating instance dma
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 14300)] Elaborating module VideoDma
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 14424)] Elaborating instance rspArea_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 16658)] Elaborating module StreamFifoCC
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 16760)] Elaborating instance popToPushGray_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 17525)] Elaborating module BufferCC_11
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 16766)] Elaborating instance bufferCC_15
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 17501)] Elaborating module BufferCC_12
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 16772)] Elaborating instance pushToPopGray_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 17477)] Elaborating module BufferCC_13
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 14439)] Elaborating instance rspArea_frameClockArea_popCmdGray_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 16639)] Elaborating module BufferCC_10
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 10018)] Elaborating instance run_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 14281)] Elaborating module BufferCC_3
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 10024)] Elaborating instance vga_ctrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 14155)] Elaborating module VgaCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 10052)] Elaborating instance pulseCCByToggle_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 14102)] Elaborating module PulseCCByToggle
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 14118)] Elaborating instance bufferCC_15
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 16615)] Elaborating module BufferCC_8
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 14124)] Elaborating instance inArea_target_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 16591)] Elaborating module BufferCC_9
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 973)] Elaborating instance axi_core_cpu
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 4754)] Elaborating module VexRiscv
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 6265)] Elaborating instance IBusCachedPlugin_cache
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 13803)] Elaborating module InstructionCache
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 6309)] Elaborating instance dataCache_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 12949)] Elaborating module DataCache
W: Verilog-2024: [H:/PANGO_EDA/my_project/top.v(line number: 12949)] Give an initial value for the no drive output pin io_cpu_writeBack_exclusiveOk in graph of sdm module DataCache
W: Verilog-2024: [H:/PANGO_EDA/my_project/top.v(line number: 12949)] Give an initial value for the no drive output pin io_cpu_writesPending in graph of sdm module DataCache
W: Verilog-2036: [H:/PANGO_EDA/my_project/top.v(line number: 6265)] Net IBusCachedPlugin_cache_io_cpu_fetch_isRemoved connected to input port of module instance top.axi_core_cpu.IBusCachedPlugin_cache has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/top.v(line number: 6265)] Net IBusCachedPlugin_mmuBus_rsp_bypassTranslation connected to input port of module instance top.axi_core_cpu.IBusCachedPlugin_cache has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/top.v(line number: 6309)] Net DBusCachedPlugin_mmuBus_rsp_bypassTranslation connected to input port of module instance top.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/top.v(line number: 6309)] Net dataCache_1_io_cpu_writeBack_fence_SW connected to input port of module instance top.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/top.v(line number: 6309)] Net dataCache_1_io_cpu_writeBack_fence_SR connected to input port of module instance top.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/top.v(line number: 6309)] Net dataCache_1_io_cpu_writeBack_fence_SO connected to input port of module instance top.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/top.v(line number: 6309)] Net dataCache_1_io_cpu_writeBack_fence_SI connected to input port of module instance top.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/top.v(line number: 6309)] Net dataCache_1_io_cpu_writeBack_fence_PW connected to input port of module instance top.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/top.v(line number: 6309)] Net dataCache_1_io_cpu_writeBack_fence_PR connected to input port of module instance top.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/top.v(line number: 6309)] Net dataCache_1_io_cpu_writeBack_fence_PO connected to input port of module instance top.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/top.v(line number: 6309)] Net dataCache_1_io_cpu_writeBack_fence_PI connected to input port of module instance top.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/top.v(line number: 6309)] Net dataCache_1_io_cpu_writeBack_fence_FM connected to input port of module instance top.axi_core_cpu.dataCache_1 has no driver, tie it to 0
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 1008)] Elaborating instance io_coreInterrupt_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 4735)] Elaborating module BufferCC_2
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 1014)] Elaborating instance jtagBridge_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 4007)] Elaborating module JtagBridge
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 4135)] Elaborating instance flowCCUnsafeByToggle_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 12877)] Elaborating module FlowCCUnsafeByToggle
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 12902)] Elaborating instance inputArea_target_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 16565)] Elaborating module BufferCC_7
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 1030)] Elaborating instance systemDebugger_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 3920)] Elaborating module SystemDebugger
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 1050)] Elaborating instance axi4ReadOnlyDecoder_2
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 3737)] Elaborating module Axi4ReadOnlyDecoder
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 3806)] Elaborating instance errorSlave
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 12818)] Elaborating module Axi4ReadOnlyErrorSlave_1
W: Verilog-2024: [H:/PANGO_EDA/my_project/top.v(line number: 12818)] Give an initial value for the no drive output pin io_axi_r_payload_data in graph of sdm module Axi4ReadOnlyErrorSlave_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 1090)] Elaborating instance dbus_axi_decoder
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 3369)] Elaborating module Axi4SharedDecoder
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 3513)] Elaborating instance errorSlave
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 12729)] Elaborating module Axi4SharedErrorSlave
W: Verilog-2024: [H:/PANGO_EDA/my_project/top.v(line number: 12729)] Give an initial value for the no drive output pin io_axi_r_payload_data in graph of sdm module Axi4SharedErrorSlave
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 1178)] Elaborating instance axi_vgaCtrl_io_axi_decoder
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 3222)] Elaborating module Axi4ReadOnlyDecoder_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 3273)] Elaborating instance errorSlave
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 12672)] Elaborating module Axi4ReadOnlyErrorSlave
W: Verilog-2024: [H:/PANGO_EDA/my_project/top.v(line number: 12672)] Give an initial value for the no drive output pin io_axi_r_payload_data in graph of sdm module Axi4ReadOnlyErrorSlave
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 1204)] Elaborating instance axi_ram_io_axi_arbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 2894)] Elaborating module Axi4SharedArbiter
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 3043)] Elaborating instance cmdArbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 12578)] Elaborating module StreamArbiter_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 3073)] Elaborating instance cmdRouteFork_thrown_translated_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 12543)] Elaborating module StreamFifoLowLatency_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 12560)] Elaborating instance fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 16471)] Elaborating module StreamFifo_4
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 1267)] Elaborating instance axi_sdramCtrl_io_axi_arbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 2517)] Elaborating module Axi4SharedArbiter_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 2689)] Elaborating instance cmdArbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 12394)] Elaborating module StreamArbiter_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 2727)] Elaborating instance cmdRouteFork_thrown_translated_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 12543)] Elaborating module StreamFifoLowLatency_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 1343)] Elaborating instance axi_apbBridge_io_axi_arbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 2255)] Elaborating module Axi4SharedArbiter_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 2371)] Elaborating instance cmdArbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 12318)] Elaborating module StreamArbiter
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 2392)] Elaborating instance cmdRouteFork_thrown_translated_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 12543)] Elaborating module StreamFifoLowLatency_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 1393)] Elaborating instance io_apb_decoder
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 2203)] Elaborating module Apb3Decoder
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 1411)] Elaborating instance apb3Router_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 2072)] Elaborating module Apb3Router
W: [H:/PANGO_EDA/my_project/top.v(line number: 1464)] Lvalue in procedural assign is not memory, ignore it.
W: Verilog-2036: [H:/PANGO_EDA/my_project/top.v(line number: 809)] Net io_sdram_DQ_read connected to input port of module instance top.axi_sdramCtrl has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/top.v(line number: 898)] Net io_gpioB_read connected to input port of module instance top.axi_gpioBCtrl has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/top.v(line number: 943)] Net io_vgaClk connected to input port of module instance top.axi_vgaCtrl has no driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 65)] Net led[0] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 65)] Net led[1] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 65)] Net led[2] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[3] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[4] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[5] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[6] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[7] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[8] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[9] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[10] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[11] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[13] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[14] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[15] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[16] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[17] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[18] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[19] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[23] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[24] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[25] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[26] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[27] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[28] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[29] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[30] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[31] in top(original module top) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.214s wall, 0.094s user + 0.109s system = 0.203s CPU (94.9%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.201s wall, 0.203s user + 0.000s system = 0.203s CPU (100.9%)

Start rtl-infer.
Start DFF-inference.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : DFF-inference successfully.
W: Loop was found during constant probe.
I: Sdm-0001: [H:/PANGO_EDA/my_project/top.v(line number: 12073)] Found Ram ram_symbol3, depth=65536, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/top.v(line number: 12073)] Found Ram ram_symbol0, depth=65536, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/top.v(line number: 12073)] Found Ram ram_symbol1, depth=65536, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/top.v(line number: 12073)] Found Ram ram_symbol2, depth=65536, width=8.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Sdm-0001: [H:/PANGO_EDA/my_project/top.v(line number: 6259)] Found Ram RegFilePlugin_regFile, depth=32, width=32.
I: Sdm-0001: [H:/PANGO_EDA/my_project/top.v(line number: 6259)] Found Ram RegFilePlugin_regFile, depth=32, width=32.
I: Removed inst jtag_writeArea_data that is redundant to jtag_tap_bypass.
I: Sdm-0001: [H:/PANGO_EDA/my_project/top.v(line number: 14834)] Found Ram logic_ram, depth=16, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/top.v(line number: 13914)] Found Ram banks_0, depth=1024, width=32.
I: Sdm-0001: [H:/PANGO_EDA/my_project/top.v(line number: 13926)] Found Ram ways_0_tags, depth=128, width=22.
I: Sdm-0001: [H:/PANGO_EDA/my_project/top.v(line number: 13202)] Found Ram ways_0_data_symbol2, depth=1024, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/top.v(line number: 13202)] Found Ram ways_0_data_symbol3, depth=1024, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/top.v(line number: 13184)] Found Ram ways_0_tags, depth=128, width=22.
I: Sdm-0001: [H:/PANGO_EDA/my_project/top.v(line number: 13202)] Found Ram ways_0_data_symbol1, depth=1024, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/top.v(line number: 13202)] Found Ram ways_0_data_symbol0, depth=1024, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/top.v(line number: 16748)] Found Ram ram, depth=512, width=33.
Executing : rtl-infer successfully. Time elapsed: 2.156s wall, 1.562s user + 0.594s system = 2.156s CPU (100.0%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.029s wall, 0.016s user + 0.016s system = 0.031s CPU (106.1%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.227s wall, 0.234s user + 0.000s system = 0.234s CPU (103.1%)

Start FSM inference.
I: FSM phase_fsm[1:0] inferred.
W: Loop was found during constant probe.
I: FSM IBusCachedPlugin_injector_port_state_fsm[2:0] inferred.
I: FSM CsrPlugin_interrupt_code_fsm[3:0] inferred.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: FSM jtag_tap_fsm_state_fsm[3:0] inferred.
I: FSM frontend_state_fsm[1:0] inferred.
I: FSM stateMachine_state_fsm[2:0] inferred.
I: FSM stateMachine_state_fsm[2:0] inferred.
Executing : FSM inference successfully. Time elapsed: 0.291s wall, 0.281s user + 0.000s system = 0.281s CPU (96.8%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N95 (bmsWIDEMUX).
I: Constant propagation done on N362 (bmsPMUX).
I: Constant propagation done on N114 (bmsWIDEMUX).
I: Constant propagation done on N249 (bmsPMUX).
I: Constant propagation done on N94 (bmsWIDEMUX).
I: Constant propagation done on N67 (bmsWIDEINV).
I: Constant propagation done on N346 (bmsPMUX).
I: Constant propagation done on N68_2 (bmsREDAND).
I: Constant propagation done on N68_3 (bmsREDAND).
I: Constant propagation done on N68_4 (bmsREDAND).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.416s wall, 0.406s user + 0.000s system = 0.406s CPU (97.7%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:8s
Action compile: CPU time elapsed is 0h:0m:4s
Action compile: Process CPU time elapsed is 0h:0m:4s
Current time: Mon Feb 24 22:34:52 2025
Action compile: Peak memory pool usage is 195 MB
