\doxysection{npu\+\_\+set\+\_\+dma0\+\_\+dst\+\_\+region\+\_\+t Struct Reference}
\hypertarget{structnpu__set__dma0__dst__region__t}{}\label{structnpu__set__dma0__dst__region__t}\index{npu\_set\_dma0\_dst\_region\_t@{npu\_set\_dma0\_dst\_region\_t}}


{\ttfamily \#include $<$ethosu55\+\_\+interface.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{structnpu__set__dma0__dst__region__t_af9b45800129b41b9f900319546ed169f}{opcode}}\+: 10
\item 
uint32\+\_\+t \mbox{\hyperlink{structnpu__set__dma0__dst__region__t_a4351689119a8a5089ee2c2fdc4c537f8}{reserved0}}\+: 4
\item 
uint32\+\_\+t \mbox{\hyperlink{structnpu__set__dma0__dst__region__t_a92aef9613bdde7528169ce121f610d36}{control}}\+: 2
\item 
uint32\+\_\+t \mbox{\hyperlink{structnpu__set__dma0__dst__region__t_acb16202b5fe8375946de0289daad6e01}{region}}\+: 3
\item 
uint32\+\_\+t \mbox{\hyperlink{structnpu__set__dma0__dst__region__t_a58da13760dab8cbea6acc246d719202d}{reserved1}}\+: 5
\item 
uint32\+\_\+t \mbox{\hyperlink{structnpu__set__dma0__dst__region__t_a13fea8c2fdaac9c668215d76d579d353}{region\+\_\+mode}}\+: 1
\item 
uint32\+\_\+t \mbox{\hyperlink{structnpu__set__dma0__dst__region__t_ab96e0802e854650e47477b36b0adec21}{stride\+\_\+mode}}\+: 2
\item 
uint32\+\_\+t \mbox{\hyperlink{structnpu__set__dma0__dst__region__t_aef464749fe6c4c10916ea8535efed2dd}{reserved2}}\+: 4
\item 
uint32\+\_\+t \mbox{\hyperlink{structnpu__set__dma0__dst__region__t_aaedd4bc65dc585ee06da2a9af6b4bba9}{custom\+\_\+dma\+\_\+cs}}\+: 1
\end{DoxyCompactItemize}


\doxysubsection{Member Data Documentation}
\Hypertarget{structnpu__set__dma0__dst__region__t_a92aef9613bdde7528169ce121f610d36}\index{npu\_set\_dma0\_dst\_region\_t@{npu\_set\_dma0\_dst\_region\_t}!control@{control}}
\index{control@{control}!npu\_set\_dma0\_dst\_region\_t@{npu\_set\_dma0\_dst\_region\_t}}
\doxysubsubsection{\texorpdfstring{control}{control}}
{\footnotesize\ttfamily \label{structnpu__set__dma0__dst__region__t_a92aef9613bdde7528169ce121f610d36} 
uint32\+\_\+t npu\+\_\+set\+\_\+dma0\+\_\+dst\+\_\+region\+\_\+t\+::control}

\Hypertarget{structnpu__set__dma0__dst__region__t_aaedd4bc65dc585ee06da2a9af6b4bba9}\index{npu\_set\_dma0\_dst\_region\_t@{npu\_set\_dma0\_dst\_region\_t}!custom\_dma\_cs@{custom\_dma\_cs}}
\index{custom\_dma\_cs@{custom\_dma\_cs}!npu\_set\_dma0\_dst\_region\_t@{npu\_set\_dma0\_dst\_region\_t}}
\doxysubsubsection{\texorpdfstring{custom\_dma\_cs}{custom\_dma\_cs}}
{\footnotesize\ttfamily \label{structnpu__set__dma0__dst__region__t_aaedd4bc65dc585ee06da2a9af6b4bba9} 
uint32\+\_\+t npu\+\_\+set\+\_\+dma0\+\_\+dst\+\_\+region\+\_\+t\+::custom\+\_\+dma\+\_\+cs}

\Hypertarget{structnpu__set__dma0__dst__region__t_af9b45800129b41b9f900319546ed169f}\index{npu\_set\_dma0\_dst\_region\_t@{npu\_set\_dma0\_dst\_region\_t}!opcode@{opcode}}
\index{opcode@{opcode}!npu\_set\_dma0\_dst\_region\_t@{npu\_set\_dma0\_dst\_region\_t}}
\doxysubsubsection{\texorpdfstring{opcode}{opcode}}
{\footnotesize\ttfamily \label{structnpu__set__dma0__dst__region__t_af9b45800129b41b9f900319546ed169f} 
uint32\+\_\+t npu\+\_\+set\+\_\+dma0\+\_\+dst\+\_\+region\+\_\+t\+::opcode}

\Hypertarget{structnpu__set__dma0__dst__region__t_acb16202b5fe8375946de0289daad6e01}\index{npu\_set\_dma0\_dst\_region\_t@{npu\_set\_dma0\_dst\_region\_t}!region@{region}}
\index{region@{region}!npu\_set\_dma0\_dst\_region\_t@{npu\_set\_dma0\_dst\_region\_t}}
\doxysubsubsection{\texorpdfstring{region}{region}}
{\footnotesize\ttfamily \label{structnpu__set__dma0__dst__region__t_acb16202b5fe8375946de0289daad6e01} 
uint32\+\_\+t npu\+\_\+set\+\_\+dma0\+\_\+dst\+\_\+region\+\_\+t\+::region}

\Hypertarget{structnpu__set__dma0__dst__region__t_a13fea8c2fdaac9c668215d76d579d353}\index{npu\_set\_dma0\_dst\_region\_t@{npu\_set\_dma0\_dst\_region\_t}!region\_mode@{region\_mode}}
\index{region\_mode@{region\_mode}!npu\_set\_dma0\_dst\_region\_t@{npu\_set\_dma0\_dst\_region\_t}}
\doxysubsubsection{\texorpdfstring{region\_mode}{region\_mode}}
{\footnotesize\ttfamily \label{structnpu__set__dma0__dst__region__t_a13fea8c2fdaac9c668215d76d579d353} 
uint32\+\_\+t npu\+\_\+set\+\_\+dma0\+\_\+dst\+\_\+region\+\_\+t\+::region\+\_\+mode}

\Hypertarget{structnpu__set__dma0__dst__region__t_a4351689119a8a5089ee2c2fdc4c537f8}\index{npu\_set\_dma0\_dst\_region\_t@{npu\_set\_dma0\_dst\_region\_t}!reserved0@{reserved0}}
\index{reserved0@{reserved0}!npu\_set\_dma0\_dst\_region\_t@{npu\_set\_dma0\_dst\_region\_t}}
\doxysubsubsection{\texorpdfstring{reserved0}{reserved0}}
{\footnotesize\ttfamily \label{structnpu__set__dma0__dst__region__t_a4351689119a8a5089ee2c2fdc4c537f8} 
uint32\+\_\+t npu\+\_\+set\+\_\+dma0\+\_\+dst\+\_\+region\+\_\+t\+::reserved0}

\Hypertarget{structnpu__set__dma0__dst__region__t_a58da13760dab8cbea6acc246d719202d}\index{npu\_set\_dma0\_dst\_region\_t@{npu\_set\_dma0\_dst\_region\_t}!reserved1@{reserved1}}
\index{reserved1@{reserved1}!npu\_set\_dma0\_dst\_region\_t@{npu\_set\_dma0\_dst\_region\_t}}
\doxysubsubsection{\texorpdfstring{reserved1}{reserved1}}
{\footnotesize\ttfamily \label{structnpu__set__dma0__dst__region__t_a58da13760dab8cbea6acc246d719202d} 
uint32\+\_\+t npu\+\_\+set\+\_\+dma0\+\_\+dst\+\_\+region\+\_\+t\+::reserved1}

\Hypertarget{structnpu__set__dma0__dst__region__t_aef464749fe6c4c10916ea8535efed2dd}\index{npu\_set\_dma0\_dst\_region\_t@{npu\_set\_dma0\_dst\_region\_t}!reserved2@{reserved2}}
\index{reserved2@{reserved2}!npu\_set\_dma0\_dst\_region\_t@{npu\_set\_dma0\_dst\_region\_t}}
\doxysubsubsection{\texorpdfstring{reserved2}{reserved2}}
{\footnotesize\ttfamily \label{structnpu__set__dma0__dst__region__t_aef464749fe6c4c10916ea8535efed2dd} 
uint32\+\_\+t npu\+\_\+set\+\_\+dma0\+\_\+dst\+\_\+region\+\_\+t\+::reserved2}

\Hypertarget{structnpu__set__dma0__dst__region__t_ab96e0802e854650e47477b36b0adec21}\index{npu\_set\_dma0\_dst\_region\_t@{npu\_set\_dma0\_dst\_region\_t}!stride\_mode@{stride\_mode}}
\index{stride\_mode@{stride\_mode}!npu\_set\_dma0\_dst\_region\_t@{npu\_set\_dma0\_dst\_region\_t}}
\doxysubsubsection{\texorpdfstring{stride\_mode}{stride\_mode}}
{\footnotesize\ttfamily \label{structnpu__set__dma0__dst__region__t_ab96e0802e854650e47477b36b0adec21} 
uint32\+\_\+t npu\+\_\+set\+\_\+dma0\+\_\+dst\+\_\+region\+\_\+t\+::stride\+\_\+mode}



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
Face\+\_\+\+Access\+\_\+inferencing/src/edge-\/impulse-\/sdk/porting/ethos-\/core-\/driver/src/\mbox{\hyperlink{ethosu55__interface_8h}{ethosu55\+\_\+interface.\+h}}\item 
Face\+\_\+\+Access\+\_\+inferencing/src/edge-\/impulse-\/sdk/porting/ethos-\/core-\/driver/src/\mbox{\hyperlink{ethosu65__interface_8h}{ethosu65\+\_\+interface.\+h}}\end{DoxyCompactItemize}
