
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.1.0.43.3

// backanno -o FINALPROJECT_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui FINALPROJECT_impl_1.udb 
// Netlist created on Sun Dec  3 15:10:49 2023
// Netlist written on Sun Dec  3 15:11:00 2023
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module top ( nes_data, clk, leds, nes_clk, nes_latch, rgb, VSYNC, HSYNC, 
             output_freq );
  input  nes_data, clk;
  output [7:0] leds;
  output nes_clk, nes_latch;
  output [5:0] rgb;
  output VSYNC, HSYNC, output_freq;
  wire   \gravity_1.birdpos_9__N_116[17] , \gravity_1.birdpos_9__N_116[16] , 
         \gravity_1.n5794 , \birdpos[9] , \gravity_1.n3064 , \birdpos[8] , 
         VSYNC_c, \gravity_1.birdpos_9__N_116[15] , 
         \gravity_1.birdpos_9__N_116[14] , \gravity_1.n5791 , 
         \gravity_1.dt[19] , \birdpos[7] , \gravity_1.n3062 , 
         \gravity_1.dt[18] , \birdpos[6] , \gravity_1.birdpos_9__N_116[13] , 
         \gravity_1.birdpos_9__N_116[12] , \gravity_1.n5788 , 
         \gravity_1.dt[17] , \birdpos[5] , \gravity_1.n3060 , 
         \gravity_1.dt[16] , \birdpos[4] , \gravity_1.birdpos_9__N_116[11] , 
         \gravity_1.birdpos_9__N_116[10] , \gravity_1.n5785 , 
         \gravity_1.dt[15] , \birdpos[3] , \gravity_1.n3058 , 
         \gravity_1.dt[14] , \birdpos[2] , \gravity_1.birdpos_9__N_116[9] , 
         \gravity_1.birdpos_9__N_116[8] , \gravity_1.n5782 , 
         \gravity_1.dt[13] , \birdpos[1] , \gravity_1.n3056 , 
         \gravity_1.dt[12] , \birdpos[0] , \gravity_1.birdpos_9__N_116[7] , 
         \gravity_1.birdpos_9__N_116[6] , \gravity_1.n5779 , 
         \gravity_1.dt[11] , \gravity_1.pos[11] , \gravity_1.n3054 , 
         \gravity_1.dt[10] , \gravity_1.pos[10] , 
         \gravity_1.birdpos_9__N_116[5] , \gravity_1.n5776 , \gravity_1.dt[9] , 
         \gravity_1.pos[9] , \gravity_1.velocity_15__N_126[15] , 
         \gravity_1.velocity_15__N_126[14] , \gravity_1.n5773 , 
         \gravity_1.velocity[15] , \gravity_1.n3043 , \gravity_1.velocity[14] , 
         \gravity_1.velocity_5__N_157 , \gravity_1.velocity_5__N_158 , 
         \gravity_1.velocity_15__N_126[13] , 
         \gravity_1.velocity_15__N_126[12] , \gravity_1.n5770 , 
         \gravity_1.velocity[13] , \gravity_1.n3041 , \gravity_1.velocity[12] , 
         \gravity_1.velocity_15__N_126[11] , 
         \gravity_1.velocity_15__N_126[10] , \gravity_1.n5767 , 
         \gravity_1.velocity[11] , \gravity_1.n3039 , \gravity_1.velocity[10] , 
         \gravity_1.velocity_15__N_126[9] , \gravity_1.velocity_15__N_126[8] , 
         \gravity_1.n5764 , \gravity_1.velocity[9] , \gravity_1.n3037 , 
         \gravity_1.velocity[8] , \gravity_1.velocity_15__N_126[7] , 
         \gravity_1.velocity_15__N_126[6] , \gravity_1.n5761 , 
         \gravity_1.velocity[7] , \gravity_1.n3035 , \gravity_1.velocity[6] , 
         \gravity_1.velocity_15__N_126[5] , \gravity_1.n5758 , 
         \gravity_1.velocity[5] , VCC_net, \vga_1.row_9__N_1[9] , 
         \vga_1.n5851 , \vga_1.n3011 , \row[9] , \vga_1.column_0__N_49 , 
         vga_clk, \vga_1.row_9__N_1[8] , \vga_1.row_9__N_1[7] , \vga_1.n5848 , 
         \row[8] , \vga_1.n3009 , \row[7] , \vga_1.row_9__N_1[6] , 
         \vga_1.row_9__N_1[5] , \vga_1.n5845 , \row[6] , \vga_1.n3007 , 
         \row[5] , \vga_1.row_9__N_1[4] , \vga_1.row_9__N_1[3] , \vga_1.n5842 , 
         \row[4] , \vga_1.n3005 , \row[3] , \vga_1.row_9__N_1[2] , 
         \vga_1.row_9__N_1[1] , \vga_1.n5839 , \row[2] , \vga_1.n3003 , 
         \row[1] , \vga_1.row_9__N_1[0] , \vga_1.n5626 , \vga_1.row[0]_2 , 
         \vga_1.column_9__N_21[9] , \vga_1.n5866 , \vga_1.n2932 , \column[9] , 
         \vga_1.column_0__N_50 , \vga_1.column_9__N_21[8] , 
         \vga_1.column_9__N_21[7] , \vga_1.n5863 , \column[8] , \vga_1.n2930 , 
         \column[7] , \vga_1.column_9__N_21[6] , \vga_1.column_9__N_21[5] , 
         \vga_1.n5860 , \column[6] , \vga_1.n2928 , \column[5] , 
         \vga_1.column_9__N_21[4] , \vga_1.column_9__N_21[3] , \vga_1.n5857 , 
         \column[4] , \vga_1.n2926 , \column[3] , \vga_1.column_9__N_21[2] , 
         \vga_1.column_9__N_21[1] , \vga_1.n5854 , \column[2] , \vga_1.n2924 , 
         \column[1] , \vga_1.column_9__N_21[0] , \vga_1.n5635 , \column[0] , 
         \nes_1.counter_8__N_168[16] , \nes_1.counter_8__N_168[15] , 
         \nes_1.n5836 , \nes_1.NEScount[7] , \nes_1.n2979 , 
         \nes_1.NEScount[6] , \nes_1.clk , \nes_1.counter_8__N_168[14] , 
         \nes_1.counter_8__N_168[13] , \nes_1.n5833 , \nes_1.NEScount[5] , 
         \nes_1.n2977 , \nes_1.NEScount[4] , \nes_1.counter_8__N_168[12] , 
         \nes_1.counter_8__N_168[11] , \nes_1.n5830 , \nes_1.NEScount[3] , 
         \nes_1.n2975 , \nes_1.NEScount[2] , \nes_1.counter_8__N_168[10] , 
         \nes_1.counter_8__N_168[9] , \nes_1.n5827 , \nes_1.NEScount[1] , 
         \nes_1.n2973 , \nes_1.NEScount[0] , \nes_1.counter_8__N_168[8] , 
         \nes_1.counter_8__N_168[7] , \nes_1.n5824 , \nes_1.counter[8] , 
         \nes_1.n2971 , \nes_1.n10 , \nes_1.counter_8__N_168[6] , 
         \nes_1.counter_8__N_168[5] , \nes_1.n5821 , \nes_1.n11 , 
         \nes_1.n2969 , \nes_1.n12 , \nes_1.counter_8__N_168[4] , 
         \nes_1.counter_8__N_168[3] , \nes_1.n5818 , \nes_1.n13 , 
         \nes_1.n2967 , \nes_1.n14 , \nes_1.counter_8__N_168[2] , 
         \nes_1.counter_8__N_168[1] , \nes_1.n5815 , \nes_1.n15 , 
         \nes_1.n2965 , \nes_1.n16 , \nes_1.counter_8__N_168[0] , 
         \nes_1.n5623 , \nes_1.n17 , \pattern_gen_1.n5710 , n1, 
         \pattern_gen_1.n3014 , \pattern_gen_1.n5707 , \towerypos[9] , 
         \pattern_gen_1.n2999 , \towerypos[8] , \pattern_gen_1.n52[7] , 
         \pattern_gen_1.n52[8] , \pattern_gen_1.n5704 , \towerypos[7] , 
         \pattern_gen_1.n2997 , \towerypos[6] , \pattern_gen_1.n52[5] , 
         \pattern_gen_1.n52[6] , \pattern_gen_1.n5701 , \towerypos[5] , 
         \pattern_gen_1.n2995 , \towerypos[4] , \pattern_gen_1.n52[3] , 
         \pattern_gen_1.n52[4] , \pattern_gen_1.n5698 , \towerypos[3] , 
         \pattern_gen_1.n2993 , \towerypos[2] , \pattern_gen_1.n52[1] , 
         \pattern_gen_1.n52[2] , \pattern_gen_1.n5695 , \towerypos[1] , 
         \pattern_gen_1.n52[0] , \pattern_gen_1.n5737 , \towerxpos[9] , 
         \pattern_gen_1.n2989 , \towerxpos[8] , \pattern_gen_1.n52_adj_244[7] , 
         \pattern_gen_1.n52_adj_244[8] , \pattern_gen_1.n5755 , 
         \pattern_gen_1.n3031 , \pattern_gen_1.n52_adj_243[7] , 
         \pattern_gen_1.n52_adj_243[8] , \pattern_gen_1.n5731 , \towerxpos[7] , 
         \pattern_gen_1.n2987 , \towerxpos[6] , \pattern_gen_1.n52_adj_244[5] , 
         \pattern_gen_1.n52_adj_244[6] , \pattern_gen_1.n5725 , \towerxpos[5] , 
         \pattern_gen_1.n2985 , \towerxpos[4] , \pattern_gen_1.n52_adj_244[3] , 
         \pattern_gen_1.n52_adj_244[4] , \pattern_gen_1.n5752 , 
         \pattern_gen_1.n3029 , \pattern_gen_1.n52_adj_243[5] , 
         \pattern_gen_1.n52_adj_243[6] , \pattern_gen_1.n5719 , \towerxpos[3] , 
         \pattern_gen_1.n2983 , \towerxpos[2] , \pattern_gen_1.n52_adj_244[1] , 
         \pattern_gen_1.n52_adj_244[2] , \pattern_gen_1.n5749 , 
         \pattern_gen_1.n3027 , \pattern_gen_1.n52_adj_243[3] , 
         \pattern_gen_1.n52_adj_243[4] , \pattern_gen_1.n5746 , 
         \pattern_gen_1.n3025 , \pattern_gen_1.n52_adj_243[1] , 
         \pattern_gen_1.n52_adj_243[2] , \pattern_gen_1.n5743 , 
         \pattern_gen_1.n52_adj_243[0] , \pattern_gen_1.n5740 , 
         \pattern_gen_1.n3022 , n19_adj_251, \pattern_gen_1.cout , 
         \pattern_gen_1.n5734 , n19, \pattern_gen_1.n3020 , n15, 
         \pattern_gen_1.n5728 , \pattern_gen_1.n1_2[6] , \pattern_gen_1.n3018 , 
         n11, \pattern_gen_1.n5722 , n5, \pattern_gen_1.n3016 , n14, 
         \pattern_gen_1.n5713 , n3, n2, \pattern_gen_1.n52_adj_244[0] , 
         \pattern_gen_1.n5716 , \towerxpos[1] , \tower_1.n5692 , 
         \tower_1.n3074 , \tower_1.n457 , \tower_1.n1031[8] , \tower_1.n5686 , 
         \tower_1.n458 , \tower_1.n3072 , \tower_1.n459 , \tower_1.n1031[6] , 
         \tower_1.n1031[7] , \tower_1.n5677 , \tower_1.towerypos_9__N_71[5] , 
         \tower_1.towerypos_4__N_100 , \tower_1.towerypos_9__N_71[4] , 
         \tower_1.towerypos_6__N_88 , \tower_1.n5680 , \tower_1.n460 , 
         \tower_1.n3070 , \tower_1.n461 , \tower_1.n1031[4] , 
         \tower_1.n1031[5] , \tower_1.n5662 , \tower_1.counter[3] , 
         \tower_1.n1031[3] , \tower_1.n5659 , \tower_1.towerypos_9__N_71[3] , 
         \tower_1.towerypos_2__N_110 , \tower_1.counter[2] , \tower_1.n5656 , 
         \tower_1.counter[1] , \tower_1.towerypos_0__N_115[4] , 
         \tower_1.towerypos_0__N_115[3] , \tower_1.n5803 , 
         \tower_1.counter[4] , \tower_1.n2937 , \tower_1.n2939 , 
         \tower_1.towerypos_0__N_115[2] , \tower_1.towerypos_0__N_115[1] , 
         \tower_1.n5800 , \tower_1.n2935 , \tower_1.towerxpos_1__N_68 , 
         \tower_1.towerxpos_9__N_51[9] , \tower_1.towerxpos_9__N_51[8] , 
         \tower_1.n5797 , \tower_1.n2952 , \tower_1.towerxpos_9__N_51[7] , 
         \tower_1.towerxpos_9__N_51[6] , \tower_1.n5617 , \tower_1.n2950 , 
         \tower_1.towerypos_0__N_115[0] , \tower_1.n5620 , \towerypos[0] , 
         \tower_1.n5674 , \tower_1.n3051 , \tower_1.counter[9] , 
         \tower_1.n445[9] , \tower_1.n5671 , \tower_1.counter[8] , 
         \tower_1.n3049 , \tower_1.counter[7] , \tower_1.n445[7] , 
         \tower_1.n445[8] , \tower_1.n5668 , \tower_1.counter[6] , 
         \tower_1.n3047 , \tower_1.counter[5] , \tower_1.n445[5] , 
         \tower_1.n445[6] , \tower_1.n5665 , \tower_1.n445[4] , 
         \tower_1.towerxpos_9__N_51[5] , \tower_1.towerxpos_9__N_51[4] , 
         \tower_1.n5614 , \tower_1.n2948 , \tower_1.towerxpos_9__N_51[3] , 
         \tower_1.towerxpos_9__N_51[2] , \tower_1.n5611 , \tower_1.n2946 , 
         \tower_1.n5689 , \tower_1.towerypos_8__N_77 , 
         \tower_1.towerypos_9__N_71[8] , \tower_1.n5683 , 
         \tower_1.towerypos_9__N_71[7] , \tower_1.towerypos_9__N_71[6] , 
         \tower_1.towerxpos_9__N_51[1] , \tower_1.n5608 , 
         \tower_1.towerypos_0__N_115[9] , \tower_1.n5812 , \tower_1.n2943 , 
         \tower_1.towerypos_0__N_115[8] , \tower_1.towerypos_0__N_115[7] , 
         \tower_1.n5809 , \tower_1.n2941 , \tower_1.towerypos_0__N_115[6] , 
         \tower_1.towerypos_0__N_115[5] , \tower_1.n5806 , 
         \gravity_1.velocity[15].sig_000.FeedThruLUT , 
         \gravity_1.velocity[13].sig_002.FeedThruLUT , 
         \gravity_1.velocity[14].sig_001.FeedThruLUT , 
         \gravity_1.velocity[11].sig_004.FeedThruLUT , 
         \gravity_1.velocity[12].sig_003.FeedThruLUT , 
         \gravity_1.velocity[9].sig_006.FeedThruLUT , 
         \gravity_1.velocity[10].sig_005.FeedThruLUT , 
         \gravity_1.velocity[7].sig_008.FeedThruLUT , 
         \gravity_1.velocity[8].sig_007.FeedThruLUT , 
         \gravity_1.velocity[5].sig_010.FeedThruLUT , 
         \gravity_1.velocity[6].sig_009.FeedThruLUT , \vga_1.valid_N_185 , 
         \vga_1.valid_N_186 , valid, \nes_1.shiftReg_0__N_177 , 
         \nes_1.shiftReg[0].sig_011.FeedThruLUT , nes_data_c, 
         \nes_1.shiftReg[0] , nes_clk_c, \nes_1.shiftReg[1] , 
         \nes_1.shiftReg[2].sig_013.FeedThruLUT , 
         \nes_1.shiftReg[1].sig_012.FeedThruLUT , \nes_1.shiftReg[2] , 
         \nes_1.shiftReg[3] , \nes_1.shiftReg[4].sig_015.FeedThruLUT , 
         \nes_1.shiftReg[3].sig_014.FeedThruLUT , \nes_1.shiftReg[4] , 
         \nes_1.shiftReg[5] , \nes_1.shiftReg[6].sig_017.FeedThruLUT , 
         \nes_1.shiftReg[5].sig_016.FeedThruLUT , \nes_1.shiftReg[6] , 
         \nes_1.shiftReg[7] , \pattern_gen_1.n18_adj_230 , \pattern_gen_1.n54 , 
         \pattern_gen_1.n18 , \pattern_gen_1.n55 , \tower_1.n6 , 
         \tower_1.n2162 , \tower_1.n5 , \gravity_1.n8 , \gravity_1.n7_adj_249 , 
         \gravity_1.n8_adj_248 , \gravity_1.n7 , \gravity_1.n6 , 
         \gravity_1.n3624 , \gravity_1.n8_adj_250 , n2172, 
         \pattern_gen_1.n4217 , \vga_1.n17 , \vga_1.HSYNC_c_N_178 , 
         \vga_1.n16 , \vga_1.n18 , \vga_1.n14_adj_246 , \vga_1.n7 , \vga_1.n8 , 
         \vga_1.n12 , nes_latch_c, leds_c_0, leds_c_7, 
         \nes_1.nes_latch_c_N_183 , \nes_1.nes_clk_c_N_184 , 
         \pattern_gen_1.n4 , \pattern_gen_1.n6 , \pattern_gen_1.n8 , 
         \pattern_gen_1.n10 , \pattern_gen_1.n12 , \pattern_gen_1.n14_c , 
         \pattern_gen_1.n16 , \pattern_gen_1.n6_adj_190 , 
         \pattern_gen_1.n8_adj_191 , \pattern_gen_1.n10_adj_192 , 
         \pattern_gen_1.n12_adj_193 , \pattern_gen_1.n14_adj_194 , 
         \pattern_gen_1.n16_adj_195 , \pattern_gen_1.n18_adj_196 , 
         \pattern_gen_1.n20 , \pattern_gen_1.n4_adj_197 , 
         \pattern_gen_1.n6_adj_198 , \pattern_gen_1.n8_adj_199 , 
         \pattern_gen_1.n10_adj_200 , \pattern_gen_1.n12_adj_201 , 
         \pattern_gen_1.n14_adj_202 , \pattern_gen_1.n16_adj_203 , 
         \pattern_gen_1.n18_adj_220 , \pattern_gen_1.n4_adj_204 , 
         \pattern_gen_1.n6_adj_206 , \pattern_gen_1.n8_adj_208 , 
         \pattern_gen_1.n10_adj_210 , \pattern_gen_1.n12_adj_212 , 
         \pattern_gen_1.n14_adj_214 , \pattern_gen_1.n16_adj_216 , 
         \pattern_gen_1.n18_adj_219 , \pattern_gen_1.n17 , 
         \pattern_gen_1.n4_adj_221 , \pattern_gen_1.rgb_c_0_N_182 , 
         \pattern_gen_1.n4_adj_223 , \pattern_gen_1.n6_adj_224 , 
         \pattern_gen_1.n8_adj_225 , \pattern_gen_1.n10_adj_226 , 
         \pattern_gen_1.n12_adj_227 , \pattern_gen_1.n14_adj_228 , 
         \pattern_gen_1.n16_adj_229 , n1504, n1522, \pattern_gen_1.n1512 , 
         \pattern_gen_1.rgb_c_0_N_180 , \pattern_gen_1.rgb_c_0_N_181 , rgb_c_0, 
         \tower_1.n467 , \tower_1.n2179 , \vga_1.n3924 , \vga_1.VSYNC_c_N_179 , 
         \vga_1.n7_adj_247 , leds_c_2, leds_c_1, leds_c_4, leds_c_3, leds_c_6, 
         leds_c_5, HSYNC_c, clk_c, \mypll_1.lscc_pll_inst.feedback_w , 
         output_freq_c;

  gravity_1_SLICE_0 \gravity_1.SLICE_0 ( 
    .DI1(\gravity_1.birdpos_9__N_116[17] ), 
    .DI0(\gravity_1.birdpos_9__N_116[16] ), .D1(\gravity_1.n5794 ), 
    .B1(\birdpos[9] ), .D0(\gravity_1.n3064 ), .B0(\birdpos[8] ), 
    .CLK(VSYNC_c), .CIN0(\gravity_1.n3064 ), .CIN1(\gravity_1.n5794 ), 
    .Q0(\birdpos[8] ), .Q1(\birdpos[9] ), 
    .F0(\gravity_1.birdpos_9__N_116[16] ), 
    .F1(\gravity_1.birdpos_9__N_116[17] ), .COUT0(\gravity_1.n5794 ));
  gravity_1_SLICE_1 \gravity_1.SLICE_1 ( 
    .DI1(\gravity_1.birdpos_9__N_116[15] ), 
    .DI0(\gravity_1.birdpos_9__N_116[14] ), .D1(\gravity_1.n5791 ), 
    .C1(\gravity_1.dt[19] ), .B1(\birdpos[7] ), .D0(\gravity_1.n3062 ), 
    .C0(\gravity_1.dt[18] ), .B0(\birdpos[6] ), .CLK(VSYNC_c), 
    .CIN0(\gravity_1.n3062 ), .CIN1(\gravity_1.n5791 ), .Q0(\birdpos[6] ), 
    .Q1(\birdpos[7] ), .F0(\gravity_1.birdpos_9__N_116[14] ), 
    .F1(\gravity_1.birdpos_9__N_116[15] ), .COUT1(\gravity_1.n3064 ), 
    .COUT0(\gravity_1.n5791 ));
  gravity_1_SLICE_2 \gravity_1.SLICE_2 ( 
    .DI1(\gravity_1.birdpos_9__N_116[13] ), 
    .DI0(\gravity_1.birdpos_9__N_116[12] ), .D1(\gravity_1.n5788 ), 
    .C1(\gravity_1.dt[17] ), .B1(\birdpos[5] ), .D0(\gravity_1.n3060 ), 
    .C0(\gravity_1.dt[16] ), .B0(\birdpos[4] ), .CLK(VSYNC_c), 
    .CIN0(\gravity_1.n3060 ), .CIN1(\gravity_1.n5788 ), .Q0(\birdpos[4] ), 
    .Q1(\birdpos[5] ), .F0(\gravity_1.birdpos_9__N_116[12] ), 
    .F1(\gravity_1.birdpos_9__N_116[13] ), .COUT1(\gravity_1.n3062 ), 
    .COUT0(\gravity_1.n5788 ));
  gravity_1_SLICE_3 \gravity_1.SLICE_3 ( 
    .DI1(\gravity_1.birdpos_9__N_116[11] ), 
    .DI0(\gravity_1.birdpos_9__N_116[10] ), .D1(\gravity_1.n5785 ), 
    .C1(\gravity_1.dt[15] ), .B1(\birdpos[3] ), .D0(\gravity_1.n3058 ), 
    .C0(\gravity_1.dt[14] ), .B0(\birdpos[2] ), .CLK(VSYNC_c), 
    .CIN0(\gravity_1.n3058 ), .CIN1(\gravity_1.n5785 ), .Q0(\birdpos[2] ), 
    .Q1(\birdpos[3] ), .F0(\gravity_1.birdpos_9__N_116[10] ), 
    .F1(\gravity_1.birdpos_9__N_116[11] ), .COUT1(\gravity_1.n3060 ), 
    .COUT0(\gravity_1.n5785 ));
  gravity_1_SLICE_4 \gravity_1.SLICE_4 ( .DI1(\gravity_1.birdpos_9__N_116[9] ), 
    .DI0(\gravity_1.birdpos_9__N_116[8] ), .D1(\gravity_1.n5782 ), 
    .C1(\gravity_1.dt[13] ), .B1(\birdpos[1] ), .D0(\gravity_1.n3056 ), 
    .C0(\gravity_1.dt[12] ), .B0(\birdpos[0] ), .CLK(VSYNC_c), 
    .CIN0(\gravity_1.n3056 ), .CIN1(\gravity_1.n5782 ), .Q0(\birdpos[0] ), 
    .Q1(\birdpos[1] ), .F0(\gravity_1.birdpos_9__N_116[8] ), 
    .F1(\gravity_1.birdpos_9__N_116[9] ), .COUT1(\gravity_1.n3058 ), 
    .COUT0(\gravity_1.n5782 ));
  gravity_1_SLICE_5 \gravity_1.SLICE_5 ( .DI1(\gravity_1.birdpos_9__N_116[7] ), 
    .DI0(\gravity_1.birdpos_9__N_116[6] ), .D1(\gravity_1.n5779 ), 
    .C1(\gravity_1.dt[11] ), .B1(\gravity_1.pos[11] ), .D0(\gravity_1.n3054 ), 
    .C0(\gravity_1.dt[10] ), .B0(\gravity_1.pos[10] ), .CLK(VSYNC_c), 
    .CIN0(\gravity_1.n3054 ), .CIN1(\gravity_1.n5779 ), 
    .Q0(\gravity_1.pos[10] ), .Q1(\gravity_1.pos[11] ), 
    .F0(\gravity_1.birdpos_9__N_116[6] ), .F1(\gravity_1.birdpos_9__N_116[7] ), 
    .COUT1(\gravity_1.n3056 ), .COUT0(\gravity_1.n5779 ));
  gravity_1_SLICE_6 \gravity_1.SLICE_6 ( .DI1(\gravity_1.birdpos_9__N_116[5] ), 
    .D1(\gravity_1.n5776 ), .C1(\gravity_1.dt[9] ), .B1(\gravity_1.pos[9] ), 
    .CLK(VSYNC_c), .CIN1(\gravity_1.n5776 ), .Q1(\gravity_1.pos[9] ), 
    .F1(\gravity_1.birdpos_9__N_116[5] ), .COUT1(\gravity_1.n3054 ), 
    .COUT0(\gravity_1.n5776 ));
  gravity_1_SLICE_7 \gravity_1.SLICE_7 ( 
    .DI1(\gravity_1.velocity_15__N_126[15] ), 
    .DI0(\gravity_1.velocity_15__N_126[14] ), .D1(\gravity_1.n5773 ), 
    .C1(\gravity_1.velocity[15] ), .D0(\gravity_1.n3043 ), 
    .C0(\gravity_1.velocity[14] ), .CE(\gravity_1.velocity_5__N_157 ), 
    .LSR(\gravity_1.velocity_5__N_158 ), .CLK(VSYNC_c), 
    .CIN0(\gravity_1.n3043 ), .CIN1(\gravity_1.n5773 ), 
    .Q0(\gravity_1.velocity[14] ), .Q1(\gravity_1.velocity[15] ), 
    .F0(\gravity_1.velocity_15__N_126[14] ), 
    .F1(\gravity_1.velocity_15__N_126[15] ), .COUT0(\gravity_1.n5773 ));
  gravity_1_SLICE_8 \gravity_1.SLICE_8 ( 
    .DI1(\gravity_1.velocity_15__N_126[13] ), 
    .DI0(\gravity_1.velocity_15__N_126[12] ), .D1(\gravity_1.n5770 ), 
    .C1(\gravity_1.velocity[13] ), .D0(\gravity_1.n3041 ), 
    .C0(\gravity_1.velocity[12] ), .CE(\gravity_1.velocity_5__N_157 ), 
    .LSR(\gravity_1.velocity_5__N_158 ), .CLK(VSYNC_c), 
    .CIN0(\gravity_1.n3041 ), .CIN1(\gravity_1.n5770 ), 
    .Q0(\gravity_1.velocity[12] ), .Q1(\gravity_1.velocity[13] ), 
    .F0(\gravity_1.velocity_15__N_126[12] ), 
    .F1(\gravity_1.velocity_15__N_126[13] ), .COUT1(\gravity_1.n3043 ), 
    .COUT0(\gravity_1.n5770 ));
  gravity_1_SLICE_9 \gravity_1.SLICE_9 ( 
    .DI1(\gravity_1.velocity_15__N_126[11] ), 
    .DI0(\gravity_1.velocity_15__N_126[10] ), .D1(\gravity_1.n5767 ), 
    .C1(\gravity_1.velocity[11] ), .D0(\gravity_1.n3039 ), 
    .C0(\gravity_1.velocity[10] ), .CE(\gravity_1.velocity_5__N_157 ), 
    .LSR(\gravity_1.velocity_5__N_158 ), .CLK(VSYNC_c), 
    .CIN0(\gravity_1.n3039 ), .CIN1(\gravity_1.n5767 ), 
    .Q0(\gravity_1.velocity[10] ), .Q1(\gravity_1.velocity[11] ), 
    .F0(\gravity_1.velocity_15__N_126[10] ), 
    .F1(\gravity_1.velocity_15__N_126[11] ), .COUT1(\gravity_1.n3041 ), 
    .COUT0(\gravity_1.n5767 ));
  gravity_1_SLICE_10 \gravity_1.SLICE_10 ( 
    .DI1(\gravity_1.velocity_15__N_126[9] ), 
    .DI0(\gravity_1.velocity_15__N_126[8] ), .D1(\gravity_1.n5764 ), 
    .C1(\gravity_1.velocity[9] ), .D0(\gravity_1.n3037 ), 
    .C0(\gravity_1.velocity[8] ), .CE(\gravity_1.velocity_5__N_157 ), 
    .LSR(\gravity_1.velocity_5__N_158 ), .CLK(VSYNC_c), 
    .CIN0(\gravity_1.n3037 ), .CIN1(\gravity_1.n5764 ), 
    .Q0(\gravity_1.velocity[8] ), .Q1(\gravity_1.velocity[9] ), 
    .F0(\gravity_1.velocity_15__N_126[8] ), 
    .F1(\gravity_1.velocity_15__N_126[9] ), .COUT1(\gravity_1.n3039 ), 
    .COUT0(\gravity_1.n5764 ));
  gravity_1_SLICE_11 \gravity_1.SLICE_11 ( 
    .DI1(\gravity_1.velocity_15__N_126[7] ), 
    .DI0(\gravity_1.velocity_15__N_126[6] ), .D1(\gravity_1.n5761 ), 
    .C1(\gravity_1.velocity[7] ), .D0(\gravity_1.n3035 ), 
    .C0(\gravity_1.velocity[6] ), .CE(\gravity_1.velocity_5__N_157 ), 
    .LSR(\gravity_1.velocity_5__N_158 ), .CLK(VSYNC_c), 
    .CIN0(\gravity_1.n3035 ), .CIN1(\gravity_1.n5761 ), 
    .Q0(\gravity_1.velocity[6] ), .Q1(\gravity_1.velocity[7] ), 
    .F0(\gravity_1.velocity_15__N_126[6] ), 
    .F1(\gravity_1.velocity_15__N_126[7] ), .COUT1(\gravity_1.n3037 ), 
    .COUT0(\gravity_1.n5761 ));
  gravity_1_SLICE_12 \gravity_1.SLICE_12 ( 
    .DI1(\gravity_1.velocity_15__N_126[5] ), .D1(\gravity_1.n5758 ), 
    .C1(\gravity_1.velocity[5] ), .B1(VCC_net), 
    .CE(\gravity_1.velocity_5__N_157 ), .LSR(\gravity_1.velocity_5__N_158 ), 
    .CLK(VSYNC_c), .CIN1(\gravity_1.n5758 ), .Q1(\gravity_1.velocity[5] ), 
    .F1(\gravity_1.velocity_15__N_126[5] ), .COUT1(\gravity_1.n3035 ), 
    .COUT0(\gravity_1.n5758 ));
  vga_1_SLICE_13 \vga_1.SLICE_13 ( .DI0(\vga_1.row_9__N_1[9] ), 
    .D1(\vga_1.n5851 ), .D0(\vga_1.n3011 ), .C0(\row[9] ), 
    .LSR(\vga_1.column_0__N_49 ), .CLK(vga_clk), .CIN0(\vga_1.n3011 ), 
    .CIN1(\vga_1.n5851 ), .Q0(\row[9] ), .F0(\vga_1.row_9__N_1[9] ), 
    .COUT0(\vga_1.n5851 ));
  vga_1_SLICE_14 \vga_1.SLICE_14 ( .DI1(\vga_1.row_9__N_1[8] ), 
    .DI0(\vga_1.row_9__N_1[7] ), .D1(\vga_1.n5848 ), .C1(\row[8] ), 
    .D0(\vga_1.n3009 ), .C0(\row[7] ), .LSR(\vga_1.column_0__N_49 ), 
    .CLK(vga_clk), .CIN0(\vga_1.n3009 ), .CIN1(\vga_1.n5848 ), .Q0(\row[7] ), 
    .Q1(\row[8] ), .F0(\vga_1.row_9__N_1[7] ), .F1(\vga_1.row_9__N_1[8] ), 
    .COUT1(\vga_1.n3011 ), .COUT0(\vga_1.n5848 ));
  vga_1_SLICE_15 \vga_1.SLICE_15 ( .DI1(\vga_1.row_9__N_1[6] ), 
    .DI0(\vga_1.row_9__N_1[5] ), .D1(\vga_1.n5845 ), .C1(\row[6] ), 
    .D0(\vga_1.n3007 ), .C0(\row[5] ), .LSR(\vga_1.column_0__N_49 ), 
    .CLK(vga_clk), .CIN0(\vga_1.n3007 ), .CIN1(\vga_1.n5845 ), .Q0(\row[5] ), 
    .Q1(\row[6] ), .F0(\vga_1.row_9__N_1[5] ), .F1(\vga_1.row_9__N_1[6] ), 
    .COUT1(\vga_1.n3009 ), .COUT0(\vga_1.n5845 ));
  vga_1_SLICE_16 \vga_1.SLICE_16 ( .DI1(\vga_1.row_9__N_1[4] ), 
    .DI0(\vga_1.row_9__N_1[3] ), .D1(\vga_1.n5842 ), .C1(\row[4] ), 
    .D0(\vga_1.n3005 ), .C0(\row[3] ), .LSR(\vga_1.column_0__N_49 ), 
    .CLK(vga_clk), .CIN0(\vga_1.n3005 ), .CIN1(\vga_1.n5842 ), .Q0(\row[3] ), 
    .Q1(\row[4] ), .F0(\vga_1.row_9__N_1[3] ), .F1(\vga_1.row_9__N_1[4] ), 
    .COUT1(\vga_1.n3007 ), .COUT0(\vga_1.n5842 ));
  vga_1_SLICE_17 \vga_1.SLICE_17 ( .DI1(\vga_1.row_9__N_1[2] ), 
    .DI0(\vga_1.row_9__N_1[1] ), .D1(\vga_1.n5839 ), .C1(\row[2] ), 
    .D0(\vga_1.n3003 ), .C0(\row[1] ), .LSR(\vga_1.column_0__N_49 ), 
    .CLK(vga_clk), .CIN0(\vga_1.n3003 ), .CIN1(\vga_1.n5839 ), .Q0(\row[1] ), 
    .Q1(\row[2] ), .F0(\vga_1.row_9__N_1[1] ), .F1(\vga_1.row_9__N_1[2] ), 
    .COUT1(\vga_1.n3005 ), .COUT0(\vga_1.n5839 ));
  vga_1_SLICE_18 \vga_1.SLICE_18 ( .DI1(\vga_1.row_9__N_1[0] ), 
    .D1(\vga_1.n5626 ), .C1(\vga_1.row[0]_2 ), .B1(VCC_net), 
    .LSR(\vga_1.column_0__N_49 ), .CLK(vga_clk), .CIN1(\vga_1.n5626 ), 
    .Q1(\vga_1.row[0]_2 ), .F1(\vga_1.row_9__N_1[0] ), .COUT1(\vga_1.n3003 ), 
    .COUT0(\vga_1.n5626 ));
  vga_1_SLICE_19 \vga_1.SLICE_19 ( .DI0(\vga_1.column_9__N_21[9] ), 
    .D1(\vga_1.n5866 ), .D0(\vga_1.n2932 ), .B0(\column[9] ), 
    .CE(\vga_1.column_0__N_49 ), .LSR(\vga_1.column_0__N_50 ), .CLK(vga_clk), 
    .CIN0(\vga_1.n2932 ), .CIN1(\vga_1.n5866 ), .Q0(\column[9] ), 
    .F0(\vga_1.column_9__N_21[9] ), .COUT0(\vga_1.n5866 ));
  vga_1_SLICE_20 \vga_1.SLICE_20 ( .DI1(\vga_1.column_9__N_21[8] ), 
    .DI0(\vga_1.column_9__N_21[7] ), .D1(\vga_1.n5863 ), .B1(\column[8] ), 
    .D0(\vga_1.n2930 ), .B0(\column[7] ), .CE(\vga_1.column_0__N_49 ), 
    .LSR(\vga_1.column_0__N_50 ), .CLK(vga_clk), .CIN0(\vga_1.n2930 ), 
    .CIN1(\vga_1.n5863 ), .Q0(\column[7] ), .Q1(\column[8] ), 
    .F0(\vga_1.column_9__N_21[7] ), .F1(\vga_1.column_9__N_21[8] ), 
    .COUT1(\vga_1.n2932 ), .COUT0(\vga_1.n5863 ));
  vga_1_SLICE_21 \vga_1.SLICE_21 ( .DI1(\vga_1.column_9__N_21[6] ), 
    .DI0(\vga_1.column_9__N_21[5] ), .D1(\vga_1.n5860 ), .B1(\column[6] ), 
    .D0(\vga_1.n2928 ), .B0(\column[5] ), .CE(\vga_1.column_0__N_49 ), 
    .LSR(\vga_1.column_0__N_50 ), .CLK(vga_clk), .CIN0(\vga_1.n2928 ), 
    .CIN1(\vga_1.n5860 ), .Q0(\column[5] ), .Q1(\column[6] ), 
    .F0(\vga_1.column_9__N_21[5] ), .F1(\vga_1.column_9__N_21[6] ), 
    .COUT1(\vga_1.n2930 ), .COUT0(\vga_1.n5860 ));
  vga_1_SLICE_22 \vga_1.SLICE_22 ( .DI1(\vga_1.column_9__N_21[4] ), 
    .DI0(\vga_1.column_9__N_21[3] ), .D1(\vga_1.n5857 ), .B1(\column[4] ), 
    .D0(\vga_1.n2926 ), .B0(\column[3] ), .CE(\vga_1.column_0__N_49 ), 
    .LSR(\vga_1.column_0__N_50 ), .CLK(vga_clk), .CIN0(\vga_1.n2926 ), 
    .CIN1(\vga_1.n5857 ), .Q0(\column[3] ), .Q1(\column[4] ), 
    .F0(\vga_1.column_9__N_21[3] ), .F1(\vga_1.column_9__N_21[4] ), 
    .COUT1(\vga_1.n2928 ), .COUT0(\vga_1.n5857 ));
  vga_1_SLICE_23 \vga_1.SLICE_23 ( .DI1(\vga_1.column_9__N_21[2] ), 
    .DI0(\vga_1.column_9__N_21[1] ), .D1(\vga_1.n5854 ), .B1(\column[2] ), 
    .D0(\vga_1.n2924 ), .B0(\column[1] ), .CE(\vga_1.column_0__N_49 ), 
    .LSR(\vga_1.column_0__N_50 ), .CLK(vga_clk), .CIN0(\vga_1.n2924 ), 
    .CIN1(\vga_1.n5854 ), .Q0(\column[1] ), .Q1(\column[2] ), 
    .F0(\vga_1.column_9__N_21[1] ), .F1(\vga_1.column_9__N_21[2] ), 
    .COUT1(\vga_1.n2926 ), .COUT0(\vga_1.n5854 ));
  vga_1_SLICE_24 \vga_1.SLICE_24 ( .DI1(\vga_1.column_9__N_21[0] ), 
    .D1(\vga_1.n5635 ), .C1(VCC_net), .B1(\column[0] ), 
    .CE(\vga_1.column_0__N_49 ), .LSR(\vga_1.column_0__N_50 ), .CLK(vga_clk), 
    .CIN1(\vga_1.n5635 ), .Q1(\column[0] ), .F1(\vga_1.column_9__N_21[0] ), 
    .COUT1(\vga_1.n2924 ), .COUT0(\vga_1.n5635 ));
  nes_1_SLICE_25 \nes_1.SLICE_25 ( .DI1(\nes_1.counter_8__N_168[16] ), 
    .DI0(\nes_1.counter_8__N_168[15] ), .D1(\nes_1.n5836 ), 
    .C1(\nes_1.NEScount[7] ), .D0(\nes_1.n2979 ), .C0(\nes_1.NEScount[6] ), 
    .CLK(\nes_1.clk ), .CIN0(\nes_1.n2979 ), .CIN1(\nes_1.n5836 ), 
    .Q0(\nes_1.NEScount[6] ), .Q1(\nes_1.NEScount[7] ), 
    .F0(\nes_1.counter_8__N_168[15] ), .F1(\nes_1.counter_8__N_168[16] ), 
    .COUT0(\nes_1.n5836 ));
  nes_1_SLICE_26 \nes_1.SLICE_26 ( .DI1(\nes_1.counter_8__N_168[14] ), 
    .DI0(\nes_1.counter_8__N_168[13] ), .D1(\nes_1.n5833 ), 
    .C1(\nes_1.NEScount[5] ), .D0(\nes_1.n2977 ), .C0(\nes_1.NEScount[4] ), 
    .CLK(\nes_1.clk ), .CIN0(\nes_1.n2977 ), .CIN1(\nes_1.n5833 ), 
    .Q0(\nes_1.NEScount[4] ), .Q1(\nes_1.NEScount[5] ), 
    .F0(\nes_1.counter_8__N_168[13] ), .F1(\nes_1.counter_8__N_168[14] ), 
    .COUT1(\nes_1.n2979 ), .COUT0(\nes_1.n5833 ));
  nes_1_SLICE_27 \nes_1.SLICE_27 ( .DI1(\nes_1.counter_8__N_168[12] ), 
    .DI0(\nes_1.counter_8__N_168[11] ), .D1(\nes_1.n5830 ), 
    .C1(\nes_1.NEScount[3] ), .D0(\nes_1.n2975 ), .C0(\nes_1.NEScount[2] ), 
    .CLK(\nes_1.clk ), .CIN0(\nes_1.n2975 ), .CIN1(\nes_1.n5830 ), 
    .Q0(\nes_1.NEScount[2] ), .Q1(\nes_1.NEScount[3] ), 
    .F0(\nes_1.counter_8__N_168[11] ), .F1(\nes_1.counter_8__N_168[12] ), 
    .COUT1(\nes_1.n2977 ), .COUT0(\nes_1.n5830 ));
  nes_1_SLICE_28 \nes_1.SLICE_28 ( .DI1(\nes_1.counter_8__N_168[10] ), 
    .DI0(\nes_1.counter_8__N_168[9] ), .D1(\nes_1.n5827 ), 
    .C1(\nes_1.NEScount[1] ), .D0(\nes_1.n2973 ), .C0(\nes_1.NEScount[0] ), 
    .CLK(\nes_1.clk ), .CIN0(\nes_1.n2973 ), .CIN1(\nes_1.n5827 ), 
    .Q0(\nes_1.NEScount[0] ), .Q1(\nes_1.NEScount[1] ), 
    .F0(\nes_1.counter_8__N_168[9] ), .F1(\nes_1.counter_8__N_168[10] ), 
    .COUT1(\nes_1.n2975 ), .COUT0(\nes_1.n5827 ));
  nes_1_SLICE_29 \nes_1.SLICE_29 ( .DI1(\nes_1.counter_8__N_168[8] ), 
    .DI0(\nes_1.counter_8__N_168[7] ), .D1(\nes_1.n5824 ), 
    .C1(\nes_1.counter[8] ), .D0(\nes_1.n2971 ), .C0(\nes_1.n10 ), 
    .CLK(\nes_1.clk ), .CIN0(\nes_1.n2971 ), .CIN1(\nes_1.n5824 ), 
    .Q0(\nes_1.n10 ), .Q1(\nes_1.counter[8] ), 
    .F0(\nes_1.counter_8__N_168[7] ), .F1(\nes_1.counter_8__N_168[8] ), 
    .COUT1(\nes_1.n2973 ), .COUT0(\nes_1.n5824 ));
  nes_1_SLICE_30 \nes_1.SLICE_30 ( .DI1(\nes_1.counter_8__N_168[6] ), 
    .DI0(\nes_1.counter_8__N_168[5] ), .D1(\nes_1.n5821 ), .C1(\nes_1.n11 ), 
    .D0(\nes_1.n2969 ), .C0(\nes_1.n12 ), .CLK(\nes_1.clk ), 
    .CIN0(\nes_1.n2969 ), .CIN1(\nes_1.n5821 ), .Q0(\nes_1.n12 ), 
    .Q1(\nes_1.n11 ), .F0(\nes_1.counter_8__N_168[5] ), 
    .F1(\nes_1.counter_8__N_168[6] ), .COUT1(\nes_1.n2971 ), 
    .COUT0(\nes_1.n5821 ));
  nes_1_SLICE_31 \nes_1.SLICE_31 ( .DI1(\nes_1.counter_8__N_168[4] ), 
    .DI0(\nes_1.counter_8__N_168[3] ), .D1(\nes_1.n5818 ), .C1(\nes_1.n13 ), 
    .D0(\nes_1.n2967 ), .C0(\nes_1.n14 ), .CLK(\nes_1.clk ), 
    .CIN0(\nes_1.n2967 ), .CIN1(\nes_1.n5818 ), .Q0(\nes_1.n14 ), 
    .Q1(\nes_1.n13 ), .F0(\nes_1.counter_8__N_168[3] ), 
    .F1(\nes_1.counter_8__N_168[4] ), .COUT1(\nes_1.n2969 ), 
    .COUT0(\nes_1.n5818 ));
  nes_1_SLICE_32 \nes_1.SLICE_32 ( .DI1(\nes_1.counter_8__N_168[2] ), 
    .DI0(\nes_1.counter_8__N_168[1] ), .D1(\nes_1.n5815 ), .C1(\nes_1.n15 ), 
    .D0(\nes_1.n2965 ), .C0(\nes_1.n16 ), .CLK(\nes_1.clk ), 
    .CIN0(\nes_1.n2965 ), .CIN1(\nes_1.n5815 ), .Q0(\nes_1.n16 ), 
    .Q1(\nes_1.n15 ), .F0(\nes_1.counter_8__N_168[1] ), 
    .F1(\nes_1.counter_8__N_168[2] ), .COUT1(\nes_1.n2967 ), 
    .COUT0(\nes_1.n5815 ));
  nes_1_SLICE_33 \nes_1.SLICE_33 ( .DI1(\nes_1.counter_8__N_168[0] ), 
    .D1(\nes_1.n5623 ), .C1(\nes_1.n17 ), .B1(VCC_net), .CLK(\nes_1.clk ), 
    .CIN1(\nes_1.n5623 ), .Q1(\nes_1.n17 ), .F1(\nes_1.counter_8__N_168[0] ), 
    .COUT1(\nes_1.n2965 ), .COUT0(\nes_1.n5623 ));
  pattern_gen_1_SLICE_34 \pattern_gen_1.SLICE_34 ( .D1(\pattern_gen_1.n5710 ), 
    .C1(n1), .B1(VCC_net), .CIN1(\pattern_gen_1.n5710 ), 
    .COUT1(\pattern_gen_1.n3014 ), .COUT0(\pattern_gen_1.n5710 ));
  pattern_gen_1_SLICE_35 \pattern_gen_1.SLICE_35 ( .D1(\pattern_gen_1.n5707 ), 
    .B1(\towerypos[9] ), .D0(\pattern_gen_1.n2999 ), .B0(\towerypos[8] ), 
    .CIN0(\pattern_gen_1.n2999 ), .CIN1(\pattern_gen_1.n5707 ), 
    .F0(\pattern_gen_1.n52[7] ), .F1(\pattern_gen_1.n52[8] ), 
    .COUT0(\pattern_gen_1.n5707 ));
  pattern_gen_1_SLICE_36 \pattern_gen_1.SLICE_36 ( .D1(\pattern_gen_1.n5704 ), 
    .B1(\towerypos[7] ), .D0(\pattern_gen_1.n2997 ), .B0(\towerypos[6] ), 
    .CIN0(\pattern_gen_1.n2997 ), .CIN1(\pattern_gen_1.n5704 ), 
    .F0(\pattern_gen_1.n52[5] ), .F1(\pattern_gen_1.n52[6] ), 
    .COUT1(\pattern_gen_1.n2999 ), .COUT0(\pattern_gen_1.n5704 ));
  pattern_gen_1_SLICE_37 \pattern_gen_1.SLICE_37 ( .D1(\pattern_gen_1.n5701 ), 
    .C1(VCC_net), .B1(\towerypos[5] ), .D0(\pattern_gen_1.n2995 ), 
    .C0(VCC_net), .B0(\towerypos[4] ), .CIN0(\pattern_gen_1.n2995 ), 
    .CIN1(\pattern_gen_1.n5701 ), .F0(\pattern_gen_1.n52[3] ), 
    .F1(\pattern_gen_1.n52[4] ), .COUT1(\pattern_gen_1.n2997 ), 
    .COUT0(\pattern_gen_1.n5701 ));
  pattern_gen_1_SLICE_38 \pattern_gen_1.SLICE_38 ( .D1(\pattern_gen_1.n5698 ), 
    .B1(\towerypos[3] ), .D0(\pattern_gen_1.n2993 ), .B0(\towerypos[2] ), 
    .CIN0(\pattern_gen_1.n2993 ), .CIN1(\pattern_gen_1.n5698 ), 
    .F0(\pattern_gen_1.n52[1] ), .F1(\pattern_gen_1.n52[2] ), 
    .COUT1(\pattern_gen_1.n2995 ), .COUT0(\pattern_gen_1.n5698 ));
  pattern_gen_1_SLICE_39 \pattern_gen_1.SLICE_39 ( .D1(\pattern_gen_1.n5695 ), 
    .C1(VCC_net), .B1(\towerypos[1] ), .CIN1(\pattern_gen_1.n5695 ), 
    .F1(\pattern_gen_1.n52[0] ), .COUT1(\pattern_gen_1.n2993 ), 
    .COUT0(\pattern_gen_1.n5695 ));
  pattern_gen_1_SLICE_40 \pattern_gen_1.SLICE_40 ( .D1(\pattern_gen_1.n5737 ), 
    .C1(VCC_net), .B1(\towerxpos[9] ), .D0(\pattern_gen_1.n2989 ), 
    .C0(VCC_net), .B0(\towerxpos[8] ), .CIN0(\pattern_gen_1.n2989 ), 
    .CIN1(\pattern_gen_1.n5737 ), .F0(\pattern_gen_1.n52_adj_244[7] ), 
    .F1(\pattern_gen_1.n52_adj_244[8] ), .COUT0(\pattern_gen_1.n5737 ));
  pattern_gen_1_SLICE_41 \pattern_gen_1.SLICE_41 ( .D1(\pattern_gen_1.n5755 ), 
    .B1(\birdpos[9] ), .D0(\pattern_gen_1.n3031 ), .B0(\birdpos[8] ), 
    .CIN0(\pattern_gen_1.n3031 ), .CIN1(\pattern_gen_1.n5755 ), 
    .F0(\pattern_gen_1.n52_adj_243[7] ), .F1(\pattern_gen_1.n52_adj_243[8] ), 
    .COUT0(\pattern_gen_1.n5755 ));
  pattern_gen_1_SLICE_42 \pattern_gen_1.SLICE_42 ( .D1(\pattern_gen_1.n5731 ), 
    .C1(VCC_net), .B1(\towerxpos[7] ), .D0(\pattern_gen_1.n2987 ), 
    .C0(VCC_net), .B0(\towerxpos[6] ), .CIN0(\pattern_gen_1.n2987 ), 
    .CIN1(\pattern_gen_1.n5731 ), .F0(\pattern_gen_1.n52_adj_244[5] ), 
    .F1(\pattern_gen_1.n52_adj_244[6] ), .COUT1(\pattern_gen_1.n2989 ), 
    .COUT0(\pattern_gen_1.n5731 ));
  pattern_gen_1_SLICE_43 \pattern_gen_1.SLICE_43 ( .D1(\pattern_gen_1.n5725 ), 
    .B1(\towerxpos[5] ), .D0(\pattern_gen_1.n2985 ), .B0(\towerxpos[4] ), 
    .CIN0(\pattern_gen_1.n2985 ), .CIN1(\pattern_gen_1.n5725 ), 
    .F0(\pattern_gen_1.n52_adj_244[3] ), .F1(\pattern_gen_1.n52_adj_244[4] ), 
    .COUT1(\pattern_gen_1.n2987 ), .COUT0(\pattern_gen_1.n5725 ));
  pattern_gen_1_SLICE_44 \pattern_gen_1.SLICE_44 ( .D1(\pattern_gen_1.n5752 ), 
    .B1(\birdpos[7] ), .D0(\pattern_gen_1.n3029 ), .B0(\birdpos[6] ), 
    .CIN0(\pattern_gen_1.n3029 ), .CIN1(\pattern_gen_1.n5752 ), 
    .F0(\pattern_gen_1.n52_adj_243[5] ), .F1(\pattern_gen_1.n52_adj_243[6] ), 
    .COUT1(\pattern_gen_1.n3031 ), .COUT0(\pattern_gen_1.n5752 ));
  pattern_gen_1_SLICE_45 \pattern_gen_1.SLICE_45 ( .D1(\pattern_gen_1.n5719 ), 
    .C1(VCC_net), .B1(\towerxpos[3] ), .D0(\pattern_gen_1.n2983 ), 
    .C0(VCC_net), .B0(\towerxpos[2] ), .CIN0(\pattern_gen_1.n2983 ), 
    .CIN1(\pattern_gen_1.n5719 ), .F0(\pattern_gen_1.n52_adj_244[1] ), 
    .F1(\pattern_gen_1.n52_adj_244[2] ), .COUT1(\pattern_gen_1.n2985 ), 
    .COUT0(\pattern_gen_1.n5719 ));
  pattern_gen_1_SLICE_46 \pattern_gen_1.SLICE_46 ( .D1(\pattern_gen_1.n5749 ), 
    .C1(VCC_net), .B1(\birdpos[5] ), .D0(\pattern_gen_1.n3027 ), .C0(VCC_net), 
    .B0(\birdpos[4] ), .CIN0(\pattern_gen_1.n3027 ), 
    .CIN1(\pattern_gen_1.n5749 ), .F0(\pattern_gen_1.n52_adj_243[3] ), 
    .F1(\pattern_gen_1.n52_adj_243[4] ), .COUT1(\pattern_gen_1.n3029 ), 
    .COUT0(\pattern_gen_1.n5749 ));
  pattern_gen_1_SLICE_47 \pattern_gen_1.SLICE_47 ( .D1(\pattern_gen_1.n5746 ), 
    .B1(\birdpos[3] ), .D0(\pattern_gen_1.n3025 ), .B0(\birdpos[2] ), 
    .CIN0(\pattern_gen_1.n3025 ), .CIN1(\pattern_gen_1.n5746 ), 
    .F0(\pattern_gen_1.n52_adj_243[1] ), .F1(\pattern_gen_1.n52_adj_243[2] ), 
    .COUT1(\pattern_gen_1.n3027 ), .COUT0(\pattern_gen_1.n5746 ));
  pattern_gen_1_SLICE_48 \pattern_gen_1.SLICE_48 ( .D1(\pattern_gen_1.n5743 ), 
    .C1(VCC_net), .B1(\birdpos[1] ), .CIN1(\pattern_gen_1.n5743 ), 
    .F1(\pattern_gen_1.n52_adj_243[0] ), .COUT1(\pattern_gen_1.n3025 ), 
    .COUT0(\pattern_gen_1.n5743 ));
  pattern_gen_1_SLICE_49 \pattern_gen_1.SLICE_49 ( .D1(\pattern_gen_1.n5740 ), 
    .D0(\pattern_gen_1.n3022 ), .C0(n19_adj_251), 
    .B0(\pattern_gen_1.n52_adj_244[8] ), .CIN0(\pattern_gen_1.n3022 ), 
    .CIN1(\pattern_gen_1.n5740 ), .F1(\pattern_gen_1.cout ), 
    .COUT0(\pattern_gen_1.n5740 ));
  pattern_gen_1_SLICE_50 \pattern_gen_1.SLICE_50 ( .D1(\pattern_gen_1.n5734 ), 
    .C1(n19), .B1(\pattern_gen_1.n52_adj_244[7] ), .D0(\pattern_gen_1.n3020 ), 
    .C0(n15), .B0(\pattern_gen_1.n52_adj_244[6] ), 
    .CIN0(\pattern_gen_1.n3020 ), .CIN1(\pattern_gen_1.n5734 ), 
    .COUT1(\pattern_gen_1.n3022 ), .COUT0(\pattern_gen_1.n5734 ));
  pattern_gen_1_SLICE_51 \pattern_gen_1.SLICE_51 ( .D1(\pattern_gen_1.n5728 ), 
    .C1(\pattern_gen_1.n1_2[6] ), .B1(\pattern_gen_1.n52_adj_244[5] ), 
    .D0(\pattern_gen_1.n3018 ), .C0(n11), .B0(\pattern_gen_1.n52_adj_244[4] ), 
    .CIN0(\pattern_gen_1.n3018 ), .CIN1(\pattern_gen_1.n5728 ), 
    .COUT1(\pattern_gen_1.n3020 ), .COUT0(\pattern_gen_1.n5728 ));
  pattern_gen_1_SLICE_52 \pattern_gen_1.SLICE_52 ( .D1(\pattern_gen_1.n5722 ), 
    .C1(n5), .B1(\pattern_gen_1.n52_adj_244[3] ), .D0(\pattern_gen_1.n3016 ), 
    .C0(n14), .B0(\pattern_gen_1.n52_adj_244[2] ), 
    .CIN0(\pattern_gen_1.n3016 ), .CIN1(\pattern_gen_1.n5722 ), 
    .COUT1(\pattern_gen_1.n3018 ), .COUT0(\pattern_gen_1.n5722 ));
  pattern_gen_1_SLICE_53 \pattern_gen_1.SLICE_53 ( .D1(\pattern_gen_1.n5713 ), 
    .C1(n3), .B1(\pattern_gen_1.n52_adj_244[1] ), .D0(\pattern_gen_1.n3014 ), 
    .C0(n2), .B0(\pattern_gen_1.n52_adj_244[0] ), .CIN0(\pattern_gen_1.n3014 ), 
    .CIN1(\pattern_gen_1.n5713 ), .COUT1(\pattern_gen_1.n3016 ), 
    .COUT0(\pattern_gen_1.n5713 ));
  pattern_gen_1_SLICE_54 \pattern_gen_1.SLICE_54 ( .D1(\pattern_gen_1.n5716 ), 
    .C1(VCC_net), .B1(\towerxpos[1] ), .CIN1(\pattern_gen_1.n5716 ), 
    .F1(\pattern_gen_1.n52_adj_244[0] ), .COUT1(\pattern_gen_1.n2983 ), 
    .COUT0(\pattern_gen_1.n5716 ));
  tower_1_SLICE_55 \tower_1.SLICE_55 ( .D1(\tower_1.n5692 ), 
    .D0(\tower_1.n3074 ), .B0(\tower_1.n457 ), .CIN0(\tower_1.n3074 ), 
    .CIN1(\tower_1.n5692 ), .F0(\tower_1.n1031[8] ), .COUT0(\tower_1.n5692 ));
  tower_1_SLICE_56 \tower_1.SLICE_56 ( .D1(\tower_1.n5686 ), .C1(VCC_net), 
    .B1(\tower_1.n458 ), .D0(\tower_1.n3072 ), .C0(VCC_net), 
    .B0(\tower_1.n459 ), .CIN0(\tower_1.n3072 ), .CIN1(\tower_1.n5686 ), 
    .F0(\tower_1.n1031[6] ), .F1(\tower_1.n1031[7] ), .COUT1(\tower_1.n3074 ), 
    .COUT0(\tower_1.n5686 ));
  tower_1_SLICE_57 \tower_1.SLICE_57 ( .D1(\tower_1.n5677 ), 
    .C1(\tower_1.towerypos_9__N_71[5] ), .B1(VCC_net), 
    .D0(\tower_1.towerypos_4__N_100 ), .C0(\tower_1.towerypos_9__N_71[4] ), 
    .B0(VCC_net), .CIN0(\tower_1.towerypos_4__N_100 ), .CIN1(\tower_1.n5677 ), 
    .F0(\towerypos[4] ), .F1(\towerypos[5] ), 
    .COUT1(\tower_1.towerypos_6__N_88 ), .COUT0(\tower_1.n5677 ));
  tower_1_SLICE_58 \tower_1.SLICE_58 ( .D1(\tower_1.n5680 ), .C1(VCC_net), 
    .B1(\tower_1.n460 ), .D0(\tower_1.n3070 ), .B0(\tower_1.n461 ), 
    .CIN0(\tower_1.n3070 ), .CIN1(\tower_1.n5680 ), .F0(\tower_1.n1031[4] ), 
    .F1(\tower_1.n1031[5] ), .COUT1(\tower_1.n3072 ), .COUT0(\tower_1.n5680 ));
  tower_1_SLICE_59 \tower_1.SLICE_59 ( .D1(\tower_1.n5662 ), .C1(VCC_net), 
    .B1(\tower_1.counter[3] ), .CIN1(\tower_1.n5662 ), .F1(\tower_1.n1031[3] ), 
    .COUT1(\tower_1.n3070 ), .COUT0(\tower_1.n5662 ));
  tower_1_SLICE_60 \tower_1.SLICE_60 ( .D1(\tower_1.n5659 ), 
    .C1(\tower_1.towerypos_9__N_71[3] ), .D0(\tower_1.towerypos_2__N_110 ), 
    .C0(\tower_1.counter[2] ), .CIN0(\tower_1.towerypos_2__N_110 ), 
    .CIN1(\tower_1.n5659 ), .F0(\towerypos[2] ), .F1(\towerypos[3] ), 
    .COUT1(\tower_1.towerypos_4__N_100 ), .COUT0(\tower_1.n5659 ));
  tower_1_SLICE_61 \tower_1.SLICE_61 ( .D1(\tower_1.n5656 ), 
    .C1(\tower_1.counter[1] ), .B1(VCC_net), .CIN1(\tower_1.n5656 ), 
    .F1(\towerypos[1] ), .COUT1(\tower_1.towerypos_2__N_110 ), 
    .COUT0(\tower_1.n5656 ));
  tower_1_SLICE_62 \tower_1.SLICE_62 ( .DI1(\tower_1.towerypos_0__N_115[4] ), 
    .DI0(\tower_1.towerypos_0__N_115[3] ), .D1(\tower_1.n5803 ), 
    .C1(\tower_1.counter[4] ), .D0(\tower_1.n2937 ), .C0(\tower_1.counter[3] ), 
    .CLK(VSYNC_c), .CIN0(\tower_1.n2937 ), .CIN1(\tower_1.n5803 ), 
    .Q0(\tower_1.counter[3] ), .Q1(\tower_1.counter[4] ), 
    .F0(\tower_1.towerypos_0__N_115[3] ), .F1(\tower_1.towerypos_0__N_115[4] ), 
    .COUT1(\tower_1.n2939 ), .COUT0(\tower_1.n5803 ));
  tower_1_SLICE_63 \tower_1.SLICE_63 ( .DI1(\tower_1.towerypos_0__N_115[2] ), 
    .DI0(\tower_1.towerypos_0__N_115[1] ), .D1(\tower_1.n5800 ), 
    .C1(\tower_1.counter[2] ), .D0(\tower_1.n2935 ), .C0(\tower_1.counter[1] ), 
    .B0(\tower_1.towerxpos_1__N_68 ), .CLK(VSYNC_c), .CIN0(\tower_1.n2935 ), 
    .CIN1(\tower_1.n5800 ), .Q0(\tower_1.counter[1] ), 
    .Q1(\tower_1.counter[2] ), .F0(\tower_1.towerypos_0__N_115[1] ), 
    .F1(\tower_1.towerypos_0__N_115[2] ), .COUT1(\tower_1.n2937 ), 
    .COUT0(\tower_1.n5800 ));
  tower_1_SLICE_64 \tower_1.SLICE_64 ( .DI1(\tower_1.towerxpos_9__N_51[9] ), 
    .DI0(\tower_1.towerxpos_9__N_51[8] ), .D1(\tower_1.n5797 ), 
    .C1(\towerxpos[9] ), .B1(VCC_net), .D0(\tower_1.n2952 ), 
    .C0(\towerxpos[8] ), .B0(VCC_net), .LSR(\tower_1.towerxpos_1__N_68 ), 
    .CLK(VSYNC_c), .CIN0(\tower_1.n2952 ), .CIN1(\tower_1.n5797 ), 
    .Q0(\towerxpos[8] ), .Q1(\towerxpos[9] ), 
    .F0(\tower_1.towerxpos_9__N_51[8] ), .F1(\tower_1.towerxpos_9__N_51[9] ), 
    .COUT0(\tower_1.n5797 ));
  tower_1_SLICE_65 \tower_1.SLICE_65 ( .DI1(\tower_1.towerxpos_9__N_51[7] ), 
    .DI0(\tower_1.towerxpos_9__N_51[6] ), .D1(\tower_1.n5617 ), 
    .C1(\towerxpos[7] ), .B1(VCC_net), .D0(\tower_1.n2950 ), 
    .C0(\towerxpos[6] ), .B0(VCC_net), .LSR(\tower_1.towerxpos_1__N_68 ), 
    .CLK(VSYNC_c), .CIN0(\tower_1.n2950 ), .CIN1(\tower_1.n5617 ), 
    .Q0(\towerxpos[6] ), .Q1(\towerxpos[7] ), 
    .F0(\tower_1.towerxpos_9__N_51[6] ), .F1(\tower_1.towerxpos_9__N_51[7] ), 
    .COUT1(\tower_1.n2952 ), .COUT0(\tower_1.n5617 ));
  tower_1_SLICE_66 \tower_1.SLICE_66 ( .DI1(\tower_1.towerypos_0__N_115[0] ), 
    .D1(\tower_1.n5620 ), .C1(\towerypos[0] ), 
    .B1(\tower_1.towerxpos_1__N_68 ), .CLK(VSYNC_c), .CIN1(\tower_1.n5620 ), 
    .Q1(\towerypos[0] ), .F1(\tower_1.towerypos_0__N_115[0] ), 
    .COUT1(\tower_1.n2935 ), .COUT0(\tower_1.n5620 ));
  tower_1_SLICE_67 \tower_1.SLICE_67 ( .D1(\tower_1.n5674 ), 
    .D0(\tower_1.n3051 ), .B0(\tower_1.counter[9] ), .CIN0(\tower_1.n3051 ), 
    .CIN1(\tower_1.n5674 ), .F0(\tower_1.n445[9] ), .COUT0(\tower_1.n5674 ));
  tower_1_SLICE_68 \tower_1.SLICE_68 ( .D1(\tower_1.n5671 ), .C1(VCC_net), 
    .B1(\tower_1.counter[8] ), .D0(\tower_1.n3049 ), .C0(VCC_net), 
    .B0(\tower_1.counter[7] ), .CIN0(\tower_1.n3049 ), .CIN1(\tower_1.n5671 ), 
    .F0(\tower_1.n445[7] ), .F1(\tower_1.n445[8] ), .COUT1(\tower_1.n3051 ), 
    .COUT0(\tower_1.n5671 ));
  tower_1_SLICE_69 \tower_1.SLICE_69 ( .D1(\tower_1.n5668 ), .C1(VCC_net), 
    .B1(\tower_1.counter[6] ), .D0(\tower_1.n3047 ), .B0(\tower_1.counter[5] ), 
    .CIN0(\tower_1.n3047 ), .CIN1(\tower_1.n5668 ), .F0(\tower_1.n445[5] ), 
    .F1(\tower_1.n445[6] ), .COUT1(\tower_1.n3049 ), .COUT0(\tower_1.n5668 ));
  tower_1_SLICE_70 \tower_1.SLICE_70 ( .D1(\tower_1.n5665 ), .C1(VCC_net), 
    .B1(\tower_1.counter[4] ), .CIN1(\tower_1.n5665 ), .F1(\tower_1.n445[4] ), 
    .COUT1(\tower_1.n3047 ), .COUT0(\tower_1.n5665 ));
  tower_1_SLICE_71 \tower_1.SLICE_71 ( .DI1(\tower_1.towerxpos_9__N_51[5] ), 
    .DI0(\tower_1.towerxpos_9__N_51[4] ), .D1(\tower_1.n5614 ), 
    .C1(\towerxpos[5] ), .B1(VCC_net), .D0(\tower_1.n2948 ), 
    .C0(\towerxpos[4] ), .B0(VCC_net), .LSR(\tower_1.towerxpos_1__N_68 ), 
    .CLK(VSYNC_c), .CIN0(\tower_1.n2948 ), .CIN1(\tower_1.n5614 ), 
    .Q0(\towerxpos[4] ), .Q1(\towerxpos[5] ), 
    .F0(\tower_1.towerxpos_9__N_51[4] ), .F1(\tower_1.towerxpos_9__N_51[5] ), 
    .COUT1(\tower_1.n2950 ), .COUT0(\tower_1.n5614 ));
  tower_1_SLICE_72 \tower_1.SLICE_72 ( .DI1(\tower_1.towerxpos_9__N_51[3] ), 
    .DI0(\tower_1.towerxpos_9__N_51[2] ), .D1(\tower_1.n5611 ), 
    .C1(\towerxpos[3] ), .B1(VCC_net), .D0(\tower_1.n2946 ), 
    .C0(\towerxpos[2] ), .B0(VCC_net), .LSR(\tower_1.towerxpos_1__N_68 ), 
    .CLK(VSYNC_c), .CIN0(\tower_1.n2946 ), .CIN1(\tower_1.n5611 ), 
    .Q0(\towerxpos[2] ), .Q1(\towerxpos[3] ), 
    .F0(\tower_1.towerxpos_9__N_51[2] ), .F1(\tower_1.towerxpos_9__N_51[3] ), 
    .COUT1(\tower_1.n2948 ), .COUT0(\tower_1.n5611 ));
  tower_1_SLICE_73 \tower_1.SLICE_73 ( .D1(\tower_1.n5689 ), 
    .D0(\tower_1.towerypos_8__N_77 ), .C0(\tower_1.towerypos_9__N_71[8] ), 
    .CIN0(\tower_1.towerypos_8__N_77 ), .CIN1(\tower_1.n5689 ), 
    .F0(\towerypos[8] ), .F1(\towerypos[9] ), .COUT0(\tower_1.n5689 ));
  tower_1_SLICE_74 \tower_1.SLICE_74 ( .D1(\tower_1.n5683 ), 
    .C1(\tower_1.towerypos_9__N_71[7] ), .D0(\tower_1.towerypos_6__N_88 ), 
    .C0(\tower_1.towerypos_9__N_71[6] ), .CIN0(\tower_1.towerypos_6__N_88 ), 
    .CIN1(\tower_1.n5683 ), .F0(\towerypos[6] ), .F1(\towerypos[7] ), 
    .COUT1(\tower_1.towerypos_8__N_77 ), .COUT0(\tower_1.n5683 ));
  tower_1_SLICE_75 \tower_1.SLICE_75 ( .DI1(\tower_1.towerxpos_9__N_51[1] ), 
    .D1(\tower_1.n5608 ), .C1(\towerxpos[1] ), .B1(VCC_net), 
    .LSR(\tower_1.towerxpos_1__N_68 ), .CLK(VSYNC_c), .CIN1(\tower_1.n5608 ), 
    .Q1(\towerxpos[1] ), .F1(\tower_1.towerxpos_9__N_51[1] ), 
    .COUT1(\tower_1.n2946 ), .COUT0(\tower_1.n5608 ));
  tower_1_SLICE_76 \tower_1.SLICE_76 ( .DI0(\tower_1.towerypos_0__N_115[9] ), 
    .D1(\tower_1.n5812 ), .D0(\tower_1.n2943 ), .C0(\tower_1.counter[9] ), 
    .CLK(VSYNC_c), .CIN0(\tower_1.n2943 ), .CIN1(\tower_1.n5812 ), 
    .Q0(\tower_1.counter[9] ), .F0(\tower_1.towerypos_0__N_115[9] ), 
    .COUT0(\tower_1.n5812 ));
  tower_1_SLICE_77 \tower_1.SLICE_77 ( .DI1(\tower_1.towerypos_0__N_115[8] ), 
    .DI0(\tower_1.towerypos_0__N_115[7] ), .D1(\tower_1.n5809 ), 
    .C1(\tower_1.counter[8] ), .B1(\tower_1.towerxpos_1__N_68 ), 
    .D0(\tower_1.n2941 ), .C0(\tower_1.counter[7] ), 
    .B0(\tower_1.towerxpos_1__N_68 ), .CLK(VSYNC_c), .CIN0(\tower_1.n2941 ), 
    .CIN1(\tower_1.n5809 ), .Q0(\tower_1.counter[7] ), 
    .Q1(\tower_1.counter[8] ), .F0(\tower_1.towerypos_0__N_115[7] ), 
    .F1(\tower_1.towerypos_0__N_115[8] ), .COUT1(\tower_1.n2943 ), 
    .COUT0(\tower_1.n5809 ));
  tower_1_SLICE_78 \tower_1.SLICE_78 ( .DI1(\tower_1.towerypos_0__N_115[6] ), 
    .DI0(\tower_1.towerypos_0__N_115[5] ), .D1(\tower_1.n5806 ), 
    .C1(\tower_1.counter[6] ), .D0(\tower_1.n2939 ), .C0(\tower_1.counter[5] ), 
    .CLK(VSYNC_c), .CIN0(\tower_1.n2939 ), .CIN1(\tower_1.n5806 ), 
    .Q0(\tower_1.counter[5] ), .Q1(\tower_1.counter[6] ), 
    .F0(\tower_1.towerypos_0__N_115[5] ), .F1(\tower_1.towerypos_0__N_115[6] ), 
    .COUT1(\tower_1.n2941 ), .COUT0(\tower_1.n5806 ));
  gravity_1_SLICE_79 \gravity_1.SLICE_79 ( 
    .DI0(\gravity_1.velocity[15].sig_000.FeedThruLUT ), 
    .D0(\gravity_1.velocity[15] ), .CLK(VSYNC_c), .Q0(\gravity_1.dt[19] ), 
    .F0(\gravity_1.velocity[15].sig_000.FeedThruLUT ));
  gravity_1_SLICE_80 \gravity_1.SLICE_80 ( 
    .DI1(\gravity_1.velocity[13].sig_002.FeedThruLUT ), 
    .DI0(\gravity_1.velocity[14].sig_001.FeedThruLUT ), 
    .C1(\gravity_1.velocity[13] ), .D0(\gravity_1.velocity[14] ), 
    .CLK(VSYNC_c), .Q0(\gravity_1.dt[18] ), .Q1(\gravity_1.dt[17] ), 
    .F0(\gravity_1.velocity[14].sig_001.FeedThruLUT ), 
    .F1(\gravity_1.velocity[13].sig_002.FeedThruLUT ));
  gravity_1_SLICE_82 \gravity_1.SLICE_82 ( 
    .DI1(\gravity_1.velocity[11].sig_004.FeedThruLUT ), 
    .DI0(\gravity_1.velocity[12].sig_003.FeedThruLUT ), 
    .D1(\gravity_1.velocity[11] ), .C0(\gravity_1.velocity[12] ), 
    .CLK(VSYNC_c), .Q0(\gravity_1.dt[16] ), .Q1(\gravity_1.dt[15] ), 
    .F0(\gravity_1.velocity[12].sig_003.FeedThruLUT ), 
    .F1(\gravity_1.velocity[11].sig_004.FeedThruLUT ));
  gravity_1_SLICE_84 \gravity_1.SLICE_84 ( 
    .DI1(\gravity_1.velocity[9].sig_006.FeedThruLUT ), 
    .DI0(\gravity_1.velocity[10].sig_005.FeedThruLUT ), 
    .D1(\gravity_1.velocity[9] ), .D0(\gravity_1.velocity[10] ), .CLK(VSYNC_c), 
    .Q0(\gravity_1.dt[14] ), .Q1(\gravity_1.dt[13] ), 
    .F0(\gravity_1.velocity[10].sig_005.FeedThruLUT ), 
    .F1(\gravity_1.velocity[9].sig_006.FeedThruLUT ));
  gravity_1_SLICE_86 \gravity_1.SLICE_86 ( 
    .DI1(\gravity_1.velocity[7].sig_008.FeedThruLUT ), 
    .DI0(\gravity_1.velocity[8].sig_007.FeedThruLUT ), 
    .D1(\gravity_1.velocity[7] ), .D0(\gravity_1.velocity[8] ), .CLK(VSYNC_c), 
    .Q0(\gravity_1.dt[12] ), .Q1(\gravity_1.dt[11] ), 
    .F0(\gravity_1.velocity[8].sig_007.FeedThruLUT ), 
    .F1(\gravity_1.velocity[7].sig_008.FeedThruLUT ));
  gravity_1_SLICE_88 \gravity_1.SLICE_88 ( 
    .DI1(\gravity_1.velocity[5].sig_010.FeedThruLUT ), 
    .DI0(\gravity_1.velocity[6].sig_009.FeedThruLUT ), 
    .D1(\gravity_1.velocity[5] ), .D0(\gravity_1.velocity[6] ), .CLK(VSYNC_c), 
    .Q0(\gravity_1.dt[10] ), .Q1(\gravity_1.dt[9] ), 
    .F0(\gravity_1.velocity[6].sig_009.FeedThruLUT ), 
    .F1(\gravity_1.velocity[5].sig_010.FeedThruLUT ));
  vga_1_SLICE_90 \vga_1.SLICE_90 ( .DI0(\vga_1.valid_N_185 ), .D0(\column[5] ), 
    .C0(\column[6] ), .B0(\column[8] ), .A0(\column[7] ), 
    .LSR(\vga_1.valid_N_186 ), .CLK(vga_clk), .Q0(valid), 
    .F0(\vga_1.valid_N_185 ));
  nes_1_SLICE_92 \nes_1.SLICE_92 ( .DI1(\nes_1.shiftReg_0__N_177 ), 
    .DI0(\nes_1.shiftReg[0].sig_011.FeedThruLUT ), .D1(nes_data_c), 
    .D0(\nes_1.shiftReg[0] ), .CLK(nes_clk_c), .Q0(\nes_1.shiftReg[1] ), 
    .Q1(\nes_1.shiftReg[0] ), .F0(\nes_1.shiftReg[0].sig_011.FeedThruLUT ), 
    .F1(\nes_1.shiftReg_0__N_177 ));
  nes_1_SLICE_93 \nes_1.SLICE_93 ( 
    .DI1(\nes_1.shiftReg[2].sig_013.FeedThruLUT ), 
    .DI0(\nes_1.shiftReg[1].sig_012.FeedThruLUT ), .D1(\nes_1.shiftReg[2] ), 
    .D0(\nes_1.shiftReg[1] ), .CLK(nes_clk_c), .Q0(\nes_1.shiftReg[2] ), 
    .Q1(\nes_1.shiftReg[3] ), .F0(\nes_1.shiftReg[1].sig_012.FeedThruLUT ), 
    .F1(\nes_1.shiftReg[2].sig_013.FeedThruLUT ));
  nes_1_SLICE_95 \nes_1.SLICE_95 ( 
    .DI1(\nes_1.shiftReg[4].sig_015.FeedThruLUT ), 
    .DI0(\nes_1.shiftReg[3].sig_014.FeedThruLUT ), .D1(\nes_1.shiftReg[4] ), 
    .D0(\nes_1.shiftReg[3] ), .CLK(nes_clk_c), .Q0(\nes_1.shiftReg[4] ), 
    .Q1(\nes_1.shiftReg[5] ), .F0(\nes_1.shiftReg[3].sig_014.FeedThruLUT ), 
    .F1(\nes_1.shiftReg[4].sig_015.FeedThruLUT ));
  nes_1_SLICE_97 \nes_1.SLICE_97 ( 
    .DI1(\nes_1.shiftReg[6].sig_017.FeedThruLUT ), 
    .DI0(\nes_1.shiftReg[5].sig_016.FeedThruLUT ), .D1(\nes_1.shiftReg[6] ), 
    .C0(\nes_1.shiftReg[5] ), .CLK(nes_clk_c), .Q0(\nes_1.shiftReg[6] ), 
    .Q1(\nes_1.shiftReg[7] ), .F0(\nes_1.shiftReg[5].sig_016.FeedThruLUT ), 
    .F1(\nes_1.shiftReg[6].sig_017.FeedThruLUT ));
  pattern_gen_1_SLICE_100 \pattern_gen_1.SLICE_100 ( 
    .D1(\pattern_gen_1.n18_adj_230 ), .C1(\pattern_gen_1.n54 ), 
    .B1(\towerypos[9] ), .A1(\column[9] ), .D0(\column[9] ), 
    .C0(\pattern_gen_1.n18 ), .B0(\pattern_gen_1.n52[8] ), 
    .F0(\pattern_gen_1.n54 ), .F1(\pattern_gen_1.n55 ));
  tower_1_SLICE_102 \tower_1.SLICE_102 ( .D1(\tower_1.counter[5] ), 
    .C1(\tower_1.n6 ), .B1(\tower_1.counter[7] ), .A1(\tower_1.counter[4] ), 
    .D0(\tower_1.counter[6] ), .B0(\tower_1.counter[8] ), .F0(\tower_1.n6 ), 
    .F1(\tower_1.n2162 ));
  tower_1_SLICE_103 \tower_1.SLICE_103 ( .D1(\tower_1.counter[3] ), 
    .C1(\tower_1.n461 ), .B1(\tower_1.n459 ), .D0(\tower_1.counter[4] ), 
    .C0(\tower_1.n2162 ), .B0(\tower_1.n445[4] ), .A0(\tower_1.counter[9] ), 
    .F0(\tower_1.n461 ), .F1(\tower_1.n5 ));
  gravity_1_SLICE_104 \gravity_1.SLICE_104 ( .D1(\gravity_1.velocity[15] ), 
    .C1(\gravity_1.n8 ), .B1(\gravity_1.n7_adj_249 ), 
    .A1(\gravity_1.velocity_5__N_157 ), .D0(\gravity_1.velocity[13] ), 
    .C0(\gravity_1.velocity[11] ), .B0(\gravity_1.velocity[14] ), 
    .F0(\gravity_1.n8 ), .F1(\gravity_1.velocity_5__N_158 ));
  gravity_1_SLICE_106 \gravity_1.SLICE_106 ( .D1(\gravity_1.n8_adj_248 ), 
    .C1(\gravity_1.n7 ), .B1(\gravity_1.velocity[12] ), 
    .A1(\gravity_1.velocity[10] ), .D0(\gravity_1.velocity[7] ), 
    .C0(\gravity_1.velocity[5] ), .F0(\gravity_1.n7 ), 
    .F1(\gravity_1.n7_adj_249 ));
  gravity_1_SLICE_108 \gravity_1.SLICE_108 ( .D1(\birdpos[0] ), 
    .C1(\gravity_1.n6 ), .B1(\birdpos[2] ), .A1(\birdpos[4] ), 
    .C0(\birdpos[1] ), .A0(\birdpos[3] ), .F0(\gravity_1.n6 ), 
    .F1(\gravity_1.n3624 ));
  gravity_1_SLICE_110 \gravity_1.SLICE_110 ( .D1(\birdpos[9] ), 
    .C1(\gravity_1.n8_adj_250 ), .B1(\gravity_1.n3624 ), .A1(\birdpos[6] ), 
    .D0(\birdpos[5] ), .C0(\birdpos[7] ), .B0(\birdpos[8] ), 
    .F0(\gravity_1.n8_adj_250 ), .F1(\gravity_1.velocity_5__N_157 ));
  vga_1_SLICE_112 \vga_1.SLICE_112 ( .D1(\row[4] ), .C1(n2172), .B1(\row[1] ), 
    .A1(\row[5] ), .D0(\row[3] ), .C0(\row[2] ), .F0(n2172), 
    .F1(\pattern_gen_1.n4217 ));
  vga_1_SLICE_114 \vga_1.SLICE_114 ( .D1(\row[8] ), .C1(\vga_1.n17 ), 
    .B1(\row[7] ), .A1(\row[9] ), .D0(\row[4] ), .C0(\row[6] ), .B0(\row[5] ), 
    .A0(n2172), .F0(\vga_1.n17 ), .F1(\vga_1.HSYNC_c_N_178 ));
  vga_1_SLICE_116 \vga_1.SLICE_116 ( .D1(\column[3] ), .C1(\vga_1.n16 ), 
    .B1(\column[5] ), .A1(\column[2] ), .D0(\column[1] ), .C0(\column[4] ), 
    .B0(\column[7] ), .A0(\column[6] ), .F0(\vga_1.n16 ), .F1(\vga_1.n18 ));
  vga_1_SLICE_118 \vga_1.SLICE_118 ( .D1(\vga_1.n18 ), 
    .C1(\vga_1.n14_adj_246 ), .B1(\column[9] ), .A1(\vga_1.column_0__N_49 ), 
    .D0(\column[8] ), .B0(\column[0] ), .F0(\vga_1.n14_adj_246 ), 
    .F1(\vga_1.column_0__N_50 ));
  vga_1_SLICE_120 \vga_1.SLICE_120 ( .D1(\vga_1.n7 ), .C1(\vga_1.n8 ), 
    .B1(\row[8] ), .A1(\row[2] ), .D0(\row[4] ), .B0(\row[9] ), 
    .F0(\vga_1.n8 ), .F1(\vga_1.column_0__N_49 ));
  vga_1_SLICE_122 \vga_1.SLICE_122 ( .D1(\row[7] ), .C1(\vga_1.n12 ), 
    .B1(\row[3] ), .A1(\row[1] ), .D0(\row[5] ), .C0(\row[6] ), 
    .B0(\vga_1.row[0]_2 ), .F0(\vga_1.n12 ), .F1(\vga_1.n7 ));
  nes_1_SLICE_124 \nes_1.SLICE_124 ( .D0(nes_latch_c), .C0(leds_c_0), 
    .B0(\nes_1.shiftReg[0] ), .F0(leds_c_0));
  nes_1_SLICE_125 \nes_1.SLICE_125 ( .D1(\nes_1.shiftReg[7] ), 
    .C1(nes_latch_c), .B1(leds_c_7), .D0(\nes_1.NEScount[0] ), 
    .C0(\nes_1.nes_latch_c_N_183 ), .B0(\nes_1.NEScount[3] ), 
    .A0(\nes_1.NEScount[2] ), .F0(nes_latch_c), .F1(leds_c_7));
  nes_1_SLICE_126 \nes_1.SLICE_126 ( .D1(\nes_1.NEScount[1] ), 
    .C1(\nes_1.nes_clk_c_N_184 ), .D0(\nes_1.NEScount[4] ), 
    .C0(\nes_1.NEScount[5] ), .B0(\nes_1.NEScount[6] ), 
    .A0(\nes_1.NEScount[7] ), .F0(\nes_1.nes_clk_c_N_184 ), 
    .F1(\nes_1.nes_latch_c_N_183 ));
  pattern_gen_1_SLICE_128 \pattern_gen_1.SLICE_128 ( 
    .D1(\pattern_gen_1.n52[1] ), .C1(\pattern_gen_1.n4 ), .B1(\column[2] ), 
    .D0(\column[0] ), .C0(\pattern_gen_1.n52[0] ), .B0(\column[1] ), 
    .A0(\towerypos[0] ), .F0(\pattern_gen_1.n4 ), .F1(\pattern_gen_1.n6 ));
  pattern_gen_1_SLICE_130 \pattern_gen_1.SLICE_130 ( 
    .D1(\pattern_gen_1.n52[3] ), .C1(\pattern_gen_1.n8 ), .A1(\column[4] ), 
    .D0(\pattern_gen_1.n52[2] ), .C0(\pattern_gen_1.n6 ), .B0(\column[3] ), 
    .F0(\pattern_gen_1.n8 ), .F1(\pattern_gen_1.n10 ));
  pattern_gen_1_SLICE_132 \pattern_gen_1.SLICE_132 ( 
    .D1(\pattern_gen_1.n52[5] ), .C1(\pattern_gen_1.n12 ), .B1(\column[6] ), 
    .D0(\pattern_gen_1.n52[4] ), .C0(\pattern_gen_1.n10 ), .B0(\column[5] ), 
    .F0(\pattern_gen_1.n12 ), .F1(\pattern_gen_1.n14_c ));
  pattern_gen_1_SLICE_134 \pattern_gen_1.SLICE_134 ( 
    .D1(\pattern_gen_1.n52[7] ), .C1(\pattern_gen_1.n16 ), .A1(\column[8] ), 
    .D0(\pattern_gen_1.n52[6] ), .C0(\pattern_gen_1.n14_c ), .B0(\column[7] ), 
    .F0(\pattern_gen_1.n16 ), .F1(\pattern_gen_1.n18 ));
  pattern_gen_1_SLICE_136 \pattern_gen_1.SLICE_136 ( .D1(\towerxpos[3] ), 
    .C1(\pattern_gen_1.n6_adj_190 ), .B1(\row[3] ), .D0(\towerxpos[2] ), 
    .C0(\towerxpos[1] ), .B0(\row[1] ), .A0(\row[2] ), 
    .F0(\pattern_gen_1.n6_adj_190 ), .F1(\pattern_gen_1.n8_adj_191 ));
  pattern_gen_1_SLICE_138 \pattern_gen_1.SLICE_138 ( .D1(\towerxpos[5] ), 
    .C1(\pattern_gen_1.n10_adj_192 ), .B1(\row[5] ), .D0(\row[4] ), 
    .C0(\pattern_gen_1.n8_adj_191 ), .B0(\towerxpos[4] ), 
    .F0(\pattern_gen_1.n10_adj_192 ), .F1(\pattern_gen_1.n12_adj_193 ));
  pattern_gen_1_SLICE_140 \pattern_gen_1.SLICE_140 ( .D1(\towerxpos[7] ), 
    .C1(\pattern_gen_1.n14_adj_194 ), .A1(\row[7] ), .D0(\towerxpos[6] ), 
    .C0(\pattern_gen_1.n12_adj_193 ), .B0(\row[6] ), 
    .F0(\pattern_gen_1.n14_adj_194 ), .F1(\pattern_gen_1.n16_adj_195 ));
  pattern_gen_1_SLICE_142 \pattern_gen_1.SLICE_142 ( .D1(\towerxpos[9] ), 
    .C1(\pattern_gen_1.n18_adj_196 ), .B1(\row[9] ), .D0(\towerxpos[8] ), 
    .C0(\pattern_gen_1.n16_adj_195 ), .B0(\row[8] ), 
    .F0(\pattern_gen_1.n18_adj_196 ), .F1(\pattern_gen_1.n20 ));
  pattern_gen_1_SLICE_144 \pattern_gen_1.SLICE_144 ( .D1(\column[2] ), 
    .C1(\pattern_gen_1.n4_adj_197 ), .B1(\birdpos[2] ), .D0(\birdpos[1] ), 
    .C0(\column[0] ), .B0(\birdpos[0] ), .A0(\column[1] ), 
    .F0(\pattern_gen_1.n4_adj_197 ), .F1(\pattern_gen_1.n6_adj_198 ));
  pattern_gen_1_SLICE_146 \pattern_gen_1.SLICE_146 ( .D1(\column[4] ), 
    .C1(\pattern_gen_1.n8_adj_199 ), .B1(\birdpos[4] ), .D0(\column[3] ), 
    .C0(\pattern_gen_1.n6_adj_198 ), .B0(\birdpos[3] ), 
    .F0(\pattern_gen_1.n8_adj_199 ), .F1(\pattern_gen_1.n10_adj_200 ));
  pattern_gen_1_SLICE_148 \pattern_gen_1.SLICE_148 ( .D1(\column[6] ), 
    .C1(\pattern_gen_1.n12_adj_201 ), .B1(\birdpos[6] ), .D0(\column[5] ), 
    .C0(\pattern_gen_1.n10_adj_200 ), .A0(\birdpos[5] ), 
    .F0(\pattern_gen_1.n12_adj_201 ), .F1(\pattern_gen_1.n14_adj_202 ));
  pattern_gen_1_SLICE_150 \pattern_gen_1.SLICE_150 ( .D1(\column[8] ), 
    .C1(\pattern_gen_1.n16_adj_203 ), .B1(\birdpos[8] ), .D0(\column[7] ), 
    .C0(\pattern_gen_1.n14_adj_202 ), .B0(\birdpos[7] ), 
    .F0(\pattern_gen_1.n16_adj_203 ), .F1(\pattern_gen_1.n18_adj_220 ));
  pattern_gen_1_SLICE_152 \pattern_gen_1.SLICE_152 ( 
    .D1(\pattern_gen_1.n52_adj_243[1] ), .C1(\pattern_gen_1.n4_adj_204 ), 
    .B1(\column[2] ), .D0(\pattern_gen_1.n52_adj_243[0] ), .C0(\column[1] ), 
    .B0(\birdpos[0] ), .A0(\column[0] ), .F0(\pattern_gen_1.n4_adj_204 ), 
    .F1(\pattern_gen_1.n6_adj_206 ));
  pattern_gen_1_SLICE_154 \pattern_gen_1.SLICE_154 ( 
    .D1(\pattern_gen_1.n52_adj_243[3] ), .C1(\pattern_gen_1.n8_adj_208 ), 
    .A1(\column[4] ), .D0(\pattern_gen_1.n52_adj_243[2] ), 
    .C0(\pattern_gen_1.n6_adj_206 ), .B0(\column[3] ), 
    .F0(\pattern_gen_1.n8_adj_208 ), .F1(\pattern_gen_1.n10_adj_210 ));
  pattern_gen_1_SLICE_156 \pattern_gen_1.SLICE_156 ( 
    .D1(\pattern_gen_1.n52_adj_243[5] ), .C1(\pattern_gen_1.n12_adj_212 ), 
    .B1(\column[6] ), .D0(\pattern_gen_1.n52_adj_243[4] ), 
    .C0(\pattern_gen_1.n10_adj_210 ), .B0(\column[5] ), 
    .F0(\pattern_gen_1.n12_adj_212 ), .F1(\pattern_gen_1.n14_adj_214 ));
  pattern_gen_1_SLICE_158 \pattern_gen_1.SLICE_158 ( 
    .D1(\pattern_gen_1.n52_adj_243[7] ), .C1(\pattern_gen_1.n16_adj_216 ), 
    .B1(\column[8] ), .D0(\pattern_gen_1.n52_adj_243[6] ), 
    .C0(\pattern_gen_1.n14_adj_214 ), .B0(\column[7] ), 
    .F0(\pattern_gen_1.n16_adj_216 ), .F1(\pattern_gen_1.n18_adj_219 ));
  pattern_gen_1_SLICE_160 \pattern_gen_1.SLICE_160 ( .D1(\pattern_gen_1.n17 ), 
    .C1(\pattern_gen_1.n4_adj_221 ), .B1(\row[8] ), .A1(\row[6] ), 
    .D0(\birdpos[9] ), .C0(\pattern_gen_1.n4217 ), .B0(\column[9] ), 
    .A0(\pattern_gen_1.n18_adj_220 ), .F0(\pattern_gen_1.n4_adj_221 ), 
    .F1(\pattern_gen_1.rgb_c_0_N_182 ));
  pattern_gen_1_SLICE_162 \pattern_gen_1.SLICE_162 ( .D1(\towerypos[2] ), 
    .C1(\pattern_gen_1.n4_adj_223 ), .B1(\column[2] ), .D0(\towerypos[1] ), 
    .C0(\towerypos[0] ), .B0(\column[1] ), .A0(\column[0] ), 
    .F0(\pattern_gen_1.n4_adj_223 ), .F1(\pattern_gen_1.n6_adj_224 ));
  pattern_gen_1_SLICE_164 \pattern_gen_1.SLICE_164 ( .D1(\towerypos[4] ), 
    .C1(\pattern_gen_1.n8_adj_225 ), .A1(\column[4] ), .D0(\towerypos[3] ), 
    .C0(\pattern_gen_1.n6_adj_224 ), .B0(\column[3] ), 
    .F0(\pattern_gen_1.n8_adj_225 ), .F1(\pattern_gen_1.n10_adj_226 ));
  pattern_gen_1_SLICE_166 \pattern_gen_1.SLICE_166 ( .D1(\towerypos[6] ), 
    .C1(\pattern_gen_1.n12_adj_227 ), .A1(\column[6] ), .D0(\towerypos[5] ), 
    .C0(\pattern_gen_1.n10_adj_226 ), .B0(\column[5] ), 
    .F0(\pattern_gen_1.n12_adj_227 ), .F1(\pattern_gen_1.n14_adj_228 ));
  pattern_gen_1_SLICE_168 \pattern_gen_1.SLICE_168 ( .D1(\towerypos[8] ), 
    .C1(\pattern_gen_1.n16_adj_229 ), .B1(\column[8] ), .D0(\towerypos[7] ), 
    .C0(\pattern_gen_1.n14_adj_228 ), .B0(\column[7] ), 
    .F0(\pattern_gen_1.n16_adj_229 ), .F1(\pattern_gen_1.n18_adj_230 ));
  pattern_gen_1_SLICE_170 \pattern_gen_1.SLICE_170 ( .D1(n1504), .C1(n1522), 
    .B1(\towerxpos[4] ), .A1(\towerxpos[5] ), .D0(\towerxpos[8] ), 
    .C0(\towerxpos[9] ), .B0(\towerxpos[7] ), .A0(\towerxpos[6] ), .F0(n1522), 
    .F1(\pattern_gen_1.n1512 ));
  pattern_gen_1_SLICE_171 \pattern_gen_1.SLICE_171 ( .D1(\towerxpos[4] ), 
    .C1(n1504), .B1(n1522), .A1(\towerxpos[5] ), .D0(\towerxpos[1] ), 
    .C0(\towerxpos[2] ), .A0(\towerxpos[3] ), .F0(n1504), 
    .F1(\tower_1.towerxpos_1__N_68 ));
  pattern_gen_1_SLICE_172 \pattern_gen_1.SLICE_172 ( 
    .D1(\pattern_gen_1.rgb_c_0_N_180 ), .C1(\pattern_gen_1.rgb_c_0_N_181 ), 
    .B1(\pattern_gen_1.rgb_c_0_N_182 ), .A1(valid), .D0(\row[9] ), 
    .C0(\row[7] ), .F0(\pattern_gen_1.rgb_c_0_N_181 ), .F1(rgb_c_0));
  tower_1_SLICE_176 \tower_1.SLICE_176 ( .D1(\tower_1.n1031[7] ), 
    .C1(\tower_1.n458 ), .A1(\tower_1.n467 ), .D0(\tower_1.n445[7] ), 
    .C0(\tower_1.n2162 ), .B0(\tower_1.counter[7] ), .A0(\tower_1.counter[9] ), 
    .F0(\tower_1.n458 ), .F1(\tower_1.towerypos_9__N_71[7] ));
  tower_1_SLICE_178 \tower_1.SLICE_178 ( .D1(\tower_1.n467 ), 
    .C1(\tower_1.n459 ), .B1(\tower_1.n1031[6] ), .D0(\tower_1.n445[6] ), 
    .C0(\tower_1.n2162 ), .B0(\tower_1.counter[6] ), .A0(\tower_1.counter[9] ), 
    .F0(\tower_1.n459 ), .F1(\tower_1.towerypos_9__N_71[6] ));
  tower_1_SLICE_180 \tower_1.SLICE_180 ( .D1(\tower_1.n467 ), 
    .C1(\tower_1.n457 ), .B1(\tower_1.n1031[8] ), .D0(\tower_1.n445[8] ), 
    .C0(\tower_1.n2162 ), .B0(\tower_1.counter[9] ), .A0(\tower_1.counter[8] ), 
    .F0(\tower_1.n457 ), .F1(\tower_1.towerypos_9__N_71[8] ));
  tower_1_SLICE_182 \tower_1.SLICE_182 ( .D1(\tower_1.n467 ), 
    .C1(\tower_1.n1031[4] ), .B1(\tower_1.n461 ), .D0(\tower_1.n1031[3] ), 
    .C0(\tower_1.n467 ), .A0(\tower_1.counter[3] ), 
    .F0(\tower_1.towerypos_9__N_71[3] ), .F1(\tower_1.towerypos_9__N_71[4] ));
  tower_1_SLICE_183 \tower_1.SLICE_183 ( .D1(\tower_1.n2162 ), 
    .C1(\tower_1.n2179 ), .B1(\tower_1.n445[9] ), .A1(\tower_1.counter[9] ), 
    .D0(\tower_1.n458 ), .C0(\tower_1.n5 ), .B0(\tower_1.n457 ), 
    .A0(\tower_1.n460 ), .F0(\tower_1.n2179 ), .F1(\tower_1.n467 ));
  tower_1_SLICE_186 \tower_1.SLICE_186 ( .D1(\tower_1.n467 ), 
    .C1(\tower_1.n460 ), .B1(\tower_1.n1031[5] ), .D0(\tower_1.n445[5] ), 
    .C0(\tower_1.n2162 ), .B0(\tower_1.counter[5] ), .A0(\tower_1.counter[9] ), 
    .F0(\tower_1.n460 ), .F1(\tower_1.towerypos_9__N_71[5] ));
  pattern_gen_1_SLICE_188 \pattern_gen_1.SLICE_188 ( .D0(\pattern_gen_1.cout ), 
    .C0(\pattern_gen_1.n1512 ), .B0(\pattern_gen_1.n20 ), 
    .A0(\pattern_gen_1.n55 ), .F0(\pattern_gen_1.rgb_c_0_N_180 ));
  pattern_gen_1_SLICE_189 \pattern_gen_1.SLICE_189 ( 
    .D0(\pattern_gen_1.n52_adj_243[8] ), .C0(\pattern_gen_1.n18_adj_219 ), 
    .B0(\column[9] ), .F0(\pattern_gen_1.n17 ));
  nes_1_SLICE_190 \nes_1.SLICE_190 ( .D0(\nes_1.counter[8] ), 
    .C0(\nes_1.nes_clk_c_N_184 ), .B0(\nes_1.NEScount[3] ), .F0(nes_clk_c));
  SLICE_192 SLICE_192( .F0(VCC_net));
  gravity_1_SLICE_193 \gravity_1.SLICE_193 ( .D0(\gravity_1.velocity[8] ), 
    .C0(\gravity_1.velocity[9] ), .B0(\gravity_1.velocity[6] ), 
    .F0(\gravity_1.n8_adj_248 ));
  vga_1_SLICE_194 \vga_1.SLICE_194 ( .D0(\row[2] ), .F0(n3));
  vga_1_SLICE_195 \vga_1.SLICE_195 ( .D0(\row[1] ), .F0(n2));
  vga_1_SLICE_196 \vga_1.SLICE_196 ( .D1(\vga_1.row[0]_2 ), .D0(\row[4] ), 
    .F0(n5), .F1(n1));
  vga_1_SLICE_197 \vga_1.SLICE_197 ( .D1(\row[6] ), .D0(\row[3] ), .F0(n14), 
    .F1(\pattern_gen_1.n1_2[6] ));
  vga_1_SLICE_198 \vga_1.SLICE_198 ( .D1(\row[8] ), .D0(\row[5] ), .F0(n11), 
    .F1(n19));
  vga_1_SLICE_200 \vga_1.SLICE_200 ( .D0(\row[7] ), .F0(n15));
  vga_1_SLICE_201 \vga_1.SLICE_201 ( .D1(\row[8] ), .C1(\column[9] ), 
    .B1(\row[7] ), .A1(\row[9] ), .D0(\row[9] ), .F0(n19_adj_251), 
    .F1(\vga_1.valid_N_186 ));
  vga_1_SLICE_204 \vga_1.SLICE_204 ( .D0(\column[2] ), .C0(\column[4] ), 
    .B0(\column[1] ), .A0(\column[0] ), .F0(\vga_1.n3924 ));
  vga_1_SLICE_205 \vga_1.SLICE_205 ( .DI1(\vga_1.VSYNC_c_N_179 ), 
    .D1(\vga_1.n3924 ), .C1(\vga_1.n7_adj_247 ), .B1(\column[9] ), 
    .A1(\column[5] ), .D0(\column[3] ), .C0(\column[8] ), .B0(\column[6] ), 
    .A0(\column[7] ), .CLK(vga_clk), .Q1(VSYNC_c), .F0(\vga_1.n7_adj_247 ), 
    .F1(\vga_1.VSYNC_c_N_179 ));
  nes_1_SLICE_206 \nes_1.SLICE_206 ( .D1(\nes_1.shiftReg[2] ), .C1(leds_c_2), 
    .B1(nes_latch_c), .D0(leds_c_1), .C0(nes_latch_c), 
    .B0(\nes_1.shiftReg[1] ), .F0(leds_c_1), .F1(leds_c_2));
  nes_1_SLICE_208 \nes_1.SLICE_208 ( .D1(\nes_1.shiftReg[4] ), .C1(leds_c_4), 
    .B1(nes_latch_c), .D0(\nes_1.shiftReg[3] ), .C0(leds_c_3), 
    .A0(nes_latch_c), .F0(leds_c_3), .F1(leds_c_4));
  nes_1_SLICE_210 \nes_1.SLICE_210 ( .D1(\nes_1.shiftReg[6] ), .C1(leds_c_6), 
    .A1(nes_latch_c), .D0(leds_c_5), .C0(\nes_1.shiftReg[5] ), 
    .B0(nes_latch_c), .F0(leds_c_5), .F1(leds_c_6));
  vga_1_HSYNC_c_I_0 \vga_1.HSYNC_c_I_0 ( .DO0(\vga_1.HSYNC_c_N_178 ), 
    .OUTCLK(vga_clk), .PADDO(HSYNC_c));
  mypll_1_lscc_pll_inst_u_PLL_B \mypll_1.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(clk_c), .FEEDBACK(\mypll_1.lscc_pll_inst.feedback_w ), 
    .RESET_N(VCC_net), .INTFBOUT(\mypll_1.lscc_pll_inst.feedback_w ), 
    .OUTCORE(output_freq_c), .OUTGLOBAL(vga_clk));
  nes_1_osc \nes_1.osc ( .CLKHFPU(VCC_net), .CLKHFEN(VCC_net), 
    .CLKHF(\nes_1.clk ));
  nes_data nes_data_I( .PADDI(nes_data_c), .nes_data(nes_data));
  clk clk_I( .PADDI(clk_c), .clk(clk));
  leds_0_ \leds[0]_I ( .PADDO(leds_c_0), .leds0(leds[0]));
  leds_1_ \leds[1]_I ( .PADDO(leds_c_1), .leds1(leds[1]));
  leds_2_ \leds[2]_I ( .PADDO(leds_c_2), .leds2(leds[2]));
  leds_3_ \leds[3]_I ( .PADDO(leds_c_3), .leds3(leds[3]));
  leds_4_ \leds[4]_I ( .PADDO(leds_c_4), .leds4(leds[4]));
  leds_5_ \leds[5]_I ( .PADDO(leds_c_5), .leds5(leds[5]));
  leds_6_ \leds[6]_I ( .PADDO(leds_c_6), .leds6(leds[6]));
  leds_7_ \leds[7]_I ( .PADDO(leds_c_7), .leds7(leds[7]));
  nes_clk nes_clk_I( .PADDO(nes_clk_c), .nes_clk(nes_clk));
  nes_latch nes_latch_I( .PADDO(nes_latch_c), .nes_latch(nes_latch));
  rgb_0_ \rgb[0]_I ( .PADDO(rgb_c_0), .rgb0(rgb[0]));
  rgb_1_ \rgb[1]_I ( .PADDO(rgb_c_0), .rgb1(rgb[1]));
  rgb_2_ \rgb[2]_I ( .PADDO(rgb_c_0), .rgb2(rgb[2]));
  rgb_3_ \rgb[3]_I ( .PADDO(rgb_c_0), .rgb3(rgb[3]));
  rgb_4_ \rgb[4]_I ( .PADDO(rgb_c_0), .rgb4(rgb[4]));
  rgb_5_ \rgb[5]_I ( .PADDO(rgb_c_0), .rgb5(rgb[5]));
  VSYNC VSYNC_I( .PADDO(VSYNC_c), .VSYNC(VSYNC));
  HSYNC HSYNC_I( .PADDO(HSYNC_c), .HSYNC(HSYNC));
  output_freq output_freq_I( .PADDO(output_freq_c), .output_freq(output_freq));
endmodule

module gravity_1_SLICE_0 ( input DI1, DI0, D1, B1, D0, B0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \gravity_1/add_12_add_5_13 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/birdpos_9__I_27 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/birdpos_9__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module gravity_1_SLICE_1 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \gravity_1/add_12_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/birdpos_9__I_29 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/birdpos_9__I_28 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_2 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \gravity_1/add_12_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/birdpos_9__I_31 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/birdpos_9__I_30 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_3 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \gravity_1/add_12_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/birdpos_9__I_33 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/birdpos_9__I_32 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_4 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \gravity_1/add_12_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/birdpos_9__I_35 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/birdpos_9__I_34 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_5 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \gravity_1/add_12_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/birdpos_9__I_65 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/birdpos_9__I_64 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_6 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \gravity_1/add_12_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/birdpos_9__I_66 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module gravity_1_SLICE_7 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gravity_1/velocity_121_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/velocity_15__I_36 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gravity_1/velocity_15__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gravity_1_SLICE_8 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gravity_1/velocity_121_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/velocity_15__I_38 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gravity_1/velocity_15__I_37 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gravity_1_SLICE_9 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gravity_1/velocity_121_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \gravity_1/velocity_15__I_40 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gravity_1/velocity_15__I_39 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ffsre20001 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module gravity_1_SLICE_10 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gravity_1/velocity_121_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/velocity_15__I_42 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gravity_1/velocity_15__I_41 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gravity_1_SLICE_11 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gravity_1/velocity_121_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/velocity_15__I_44 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gravity_1/velocity_15__I_43 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gravity_1_SLICE_12 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output 
    Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \gravity_1/velocity_121_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/velocity_15__I_45 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_13 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \vga_1/row_119_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_14 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/row_119_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/row_9__I_1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_15 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/row_119_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/row_9__I_3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_16 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/row_119_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/row_9__I_5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_17 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/row_119_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/row_9__I_7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_18 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \vga_1/row_119_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/row_9__I_9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_19 ( input DI0, D1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_20_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/column_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_20 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_20_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/column_9__I_11 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/column_9__I_10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_21 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_20_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/column_9__I_13 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/column_9__I_12 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_22 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_20_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/column_9__I_15 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/column_9__I_14 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_23 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_20_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/column_9__I_17 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/column_9__I_16 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_24 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_20_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/column_9__I_18 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module nes_1_SLICE_25 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_1/counter_120_148_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_1/counter_8__I_56 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_8__I_55 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_26 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_1/counter_120_148_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_1/counter_8__I_58 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_8__I_57 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_27 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_1/counter_120_148_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_1/counter_8__I_60 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_8__I_59 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_28 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_1/counter_120_148_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_1/counter_8__I_62 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_8__I_61 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_29 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_1/counter_120_148_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_1/counter_120_148__i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_8__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_30 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_1/counter_120_148_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_1/counter_120_148__i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_120_148__i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_31 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_1/counter_120_148_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_1/counter_120_148__i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_120_148__i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_32 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_1/counter_120_148_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_1/counter_120_148__i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_120_148__i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_33 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \nes_1/counter_120_148_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_120_148__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module pattern_gen_1_SLICE_34 ( input D1, C1, B1, CIN1, output COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pattern_gen_1/add_295_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_35 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_248_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_36 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_248_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_37 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_248_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_38 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_248_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_39 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \pattern_gen_1/add_248_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_40 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_112_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_41 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_250_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_42 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_112_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_43 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_112_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_44 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_250_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_45 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_112_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_46 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_250_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_47 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_250_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_48 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \pattern_gen_1/add_250_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_49 ( input D1, D0, C0, B0, CIN0, CIN1, output F1, 
    COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_295_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_50 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_295_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_51 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_295_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_52 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_295_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_53 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_295_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_54 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \pattern_gen_1/add_112_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_55 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \tower_1/add_495_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_56 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/add_495_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_57 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/towerypos_5__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_58 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/add_495_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_59 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tower_1/add_495_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_60 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/towerypos_3__I_0 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_61 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tower_1/towerypos_1__I_0 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_62 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tower_1/counter_i9_276_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/towerypos_0__I_52 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/towerypos_0__I_51 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_1_SLICE_63 ( input DI1, DI0, D1, C1, D0, C0, B0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tower_1/counter_i9_276_add_4_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/towerypos_0__I_54 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/towerypos_0__I_53 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_1_SLICE_64 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tower_1/add_379_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/towerxpos_9__I_19 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \tower_1/towerxpos_9__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_1_SLICE_65 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tower_1/add_379_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/towerxpos_9__I_21 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \tower_1/towerxpos_9__I_20 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_1_SLICE_66 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \tower_1/counter_i9_276_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/towerypos_0__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module tower_1_SLICE_67 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \tower_1/mod_3_add_311_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_68 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/mod_3_add_311_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_69 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/mod_3_add_311_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_70 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tower_1/mod_3_add_311_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_71 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tower_1/add_379_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tower_1/towerxpos_9__I_23 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \tower_1/towerxpos_9__I_22 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_1_SLICE_72 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tower_1/add_379_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/towerxpos_9__I_25 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/towerxpos_9__I_24 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_1_SLICE_73 ( input D1, D0, C0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/towerypos_9__I_0 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_74 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/towerypos_7__I_0 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_75 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \tower_1/add_379_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \tower_1/towerxpos_9__I_26 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_1_SLICE_76 ( input DI0, D1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 \tower_1/counter_i9_276_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/towerypos_0__I_46 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_1_SLICE_77 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tower_1/counter_i9_276_add_4_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/towerypos_0__I_48 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/towerypos_0__I_47 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_1_SLICE_78 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tower_1/counter_i9_276_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/towerypos_0__I_50 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/towerypos_0__I_49 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_79 ( input DI0, D0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut4 \gravity_1.SLICE_79_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/velocity_15__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_80 ( input DI1, DI0, C1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \gravity_1.SLICE_80_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \gravity_1.SLICE_80_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \gravity_1/velocity_13__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/velocity_14__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_82 ( input DI1, DI0, D1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \gravity_1.SLICE_82_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \gravity_1.SLICE_82_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \gravity_1/velocity_11__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/velocity_12__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_84 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \gravity_1.SLICE_84_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \gravity_1.SLICE_84_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \gravity_1/velocity_9__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/velocity_10__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_86 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \gravity_1.SLICE_86_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \gravity_1.SLICE_86_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \gravity_1/velocity_7__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/velocity_8__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_88 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \gravity_1.SLICE_88_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \gravity_1.SLICE_88_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \gravity_1/velocity_5__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/velocity_6__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module vga_1_SLICE_90 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40005 \vga_1/i3511_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \vga_1/valid_I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0x7FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_1_SLICE_92 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40006 \nes_1/i11_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \nes_1.SLICE_92_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \nes_1/shiftReg_0__I_63 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/shiftReg_0__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_1_SLICE_93 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \nes_1.SLICE_93_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \nes_1.SLICE_93_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \nes_1/shiftReg_2__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/shiftReg_1__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_95 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \nes_1.SLICE_95_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \nes_1.SLICE_95_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \nes_1/shiftReg_4__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/shiftReg_3__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_97 ( input DI1, DI0, D1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \nes_1.SLICE_97_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \nes_1.SLICE_97_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \nes_1/shiftReg_6__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/shiftReg_5__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pattern_gen_1_SLICE_100 ( input D1, C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40007 \pattern_gen_1/i24_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40008 \pattern_gen_1/LessThan_22_i20_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xFDF4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_102 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40009 \tower_1/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40010 \tower_1/i2_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_103 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40011 \tower_1/i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \tower_1/mod_3_i318_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xFCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xDF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_104 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40013 \gravity_1/i1049_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40014 \gravity_1/i3_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0x00A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_106 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40015 \gravity_1/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40016 \gravity_1/i2_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_108 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40017 \gravity_1/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40018 \gravity_1/i1_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_110 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40019 \gravity_1/i3505_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40020 \gravity_1/i3_3_lut_adj_70 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0x007F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_112 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40021 \pattern_gen_1/i3118_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40022 \vga_1/i1517_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xA800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_114 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40023 \vga_1/i3493_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40024 \vga_1/i33_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xFF7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0x7EFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_116 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40025 \vga_1/i8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40026 \vga_1/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_118 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40027 \vga_1/i3508_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40010 \vga_1/i4_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_120 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40028 \vga_1/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40029 \vga_1/i2_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_122 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40030 \vga_1/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40031 \vga_1/i3_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_1_SLICE_124 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40032 \nes_1/leds_c_0_I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_1_SLICE_125 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40033 \nes_1/leds_c_7_I_0 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40034 \nes_1/NEScount_3__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_1_SLICE_126 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40035 \nes_1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40036 \nes_1/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_128 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40037 \pattern_gen_1/LessThan_22_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \pattern_gen_1/LessThan_22_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0x4D0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_130 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40039 \pattern_gen_1/LessThan_22_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \pattern_gen_1/LessThan_22_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_132 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40037 \pattern_gen_1/LessThan_22_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \pattern_gen_1/LessThan_22_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_134 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40039 \pattern_gen_1/LessThan_22_i18_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \pattern_gen_1/LessThan_22_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_136 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40041 \pattern_gen_1/LessThan_10_i8_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40042 \pattern_gen_1/LessThan_10_i6_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0x7510") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_138 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40041 \pattern_gen_1/LessThan_10_i12_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \pattern_gen_1/LessThan_10_i10_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_140 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40043 \pattern_gen_1/LessThan_10_i16_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pattern_gen_1/LessThan_10_i14_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_142 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40041 \pattern_gen_1/LessThan_10_i20_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pattern_gen_1/LessThan_10_i18_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_144 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40041 \pattern_gen_1/LessThan_5_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40044 \pattern_gen_1/LessThan_5_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0x20BA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_146 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40041 \pattern_gen_1/LessThan_5_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pattern_gen_1/LessThan_5_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_148 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40041 \pattern_gen_1/LessThan_5_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 \pattern_gen_1/LessThan_5_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_150 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40041 \pattern_gen_1/LessThan_5_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pattern_gen_1/LessThan_5_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_152 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40041 \pattern_gen_1/LessThan_7_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40046 \pattern_gen_1/LessThan_7_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0x4F04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_154 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40043 \pattern_gen_1/LessThan_7_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pattern_gen_1/LessThan_7_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_156 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40041 \pattern_gen_1/LessThan_7_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pattern_gen_1/LessThan_7_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_158 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40041 \pattern_gen_1/LessThan_7_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pattern_gen_1/LessThan_7_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_160 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40047 \pattern_gen_1/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40048 \pattern_gen_1/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0x080E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_162 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40041 \pattern_gen_1/LessThan_20_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \pattern_gen_1/LessThan_20_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0x7310") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_164 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40043 \pattern_gen_1/LessThan_20_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pattern_gen_1/LessThan_20_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_166 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40043 \pattern_gen_1/LessThan_20_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pattern_gen_1/LessThan_20_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_168 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40041 \pattern_gen_1/LessThan_20_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pattern_gen_1/LessThan_20_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_170 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40050 \pattern_gen_1/i1_4_lut_adj_67 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40051 \pattern_gen_1/i3_4_lut_adj_68 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_171 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40052 \tower_1/i3502_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40053 \pattern_gen_1/i2_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_172 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40054 \pattern_gen_1/rgb_c_0_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40016 \pattern_gen_1/i3100_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xAA08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_176 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40055 \tower_1/mod_3_i338_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 \tower_1/mod_3_i315_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xEC4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_178 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 \tower_1/mod_3_i339_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 \tower_1/mod_3_i316_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_180 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 \tower_1/mod_3_i337_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40058 \tower_1/mod_3_i314_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xEA2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_182 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \tower_1/mod_3_i341_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \tower_1/mod_3_i342_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_183 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40061 \tower_1/i1536_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40062 \tower_1/i1524_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xF8FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_186 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 \tower_1/mod_3_i340_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 \tower_1/mod_3_i317_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_188 ( input D0, C0, B0, A0, output F0 );

  lut40063 \pattern_gen_1/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0x0888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_189 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40008 \pattern_gen_1/LessThan_7_i20_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module nes_1_SLICE_190 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40064 \nes_1/nes_clk_c_I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_192 ( output F0 );
  wire   GNDI;

  lut40065 i2( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_193 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40066 \gravity_1/i3_3_lut_adj_71 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_194 ( input D0, output F0 );
  wire   GNDI;

  lut40067 \vga_1/i374_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_195 ( input D0, output F0 );
  wire   GNDI;

  lut40067 \vga_1/i373_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_1_SLICE_196 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40006 \vga_1/i253_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 \vga_1/i376_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_1_SLICE_197 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40006 \pattern_gen_1/sub_43_inv_0_i7_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 \vga_1/i375_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_1_SLICE_198 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40006 \vga_1/i377_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 \vga_1/i163_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_1_SLICE_200 ( input D0, output F0 );
  wire   GNDI;

  lut40067 \vga_1/i157_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_1_SLICE_201 ( input D1, C1, B1, A1, D0, output F0, F1 );
  wire   GNDI;

  lut40068 \vga_1/i802_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40067 \vga_1/i378_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_204 ( input D0, C0, B0, A0, output F0 );

  lut40069 \vga_1/i1_4_lut_adj_69 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0x0108") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_205 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40070 \vga_1/i3496_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40071 \vga_1/i2_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \vga_1/VSYNC_c_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xDFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_1_SLICE_206 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40072 \nes_1/leds_c_2_I_0 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \nes_1/leds_c_1_I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_1_SLICE_208 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40072 \nes_1/leds_c_4_I_0 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40074 \nes_1/leds_c_3_I_0 ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_1_SLICE_210 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40055 \nes_1/leds_c_6_I_0 ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40075 \nes_1/leds_c_5_I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_HSYNC_c_I_0 ( input DO0, OUTCLK, output PADDO );
  wire   GNDI, VCCI, DO0_dly, OUTCLK_dly;

  IOL_B_B \vga_1/HSYNC_c_I_0 ( .PADDI(GNDI), .DO1(GNDI), .DO0(DO0_dly), 
    .CE(VCCI), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(GNDI), .OUTCLK(OUTCLK_dly), 
    .PADDO(PADDO), .PADDT(), .DI1(), .DI0());
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (OUTCLK => PADDO) = (0:0:0,0:0:0);
    $setuphold (posedge OUTCLK, DO0, 0:0:0, 0:0:0,,,, OUTCLK_dly, DO0_dly);
  endspecify

endmodule

module IOL_B_B ( input PADDI, DO1, DO0, CE, IOLTO, HOLD, INCLK, OUTCLK, 
    output PADDO, PADDT, DI1, DI0 );

  IOL_B INST10( .PADDI(PADDI), .DO1(DO1), .DO0(DO0), .CE(CE), .IOLTO(IOLTO), 
    .HOLD(HOLD), .INCLK(INCLK), .OUTCLK(OUTCLK), .PADDO(PADDO), .PADDT(PADDT), 
    .DI1(DI1), .DI0(DI0));
  defparam INST10.LATCHIN = "LATCH_REG";
  defparam INST10.DDROUT = "NO";
endmodule

module mypll_1_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, RESET_N, 
    output INTFBOUT, OUTCORE, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \mypll_1/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTCORE) = (0:0:0,0:0:0);
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module nes_1_osc ( input CLKHFPU, CLKHFEN, output CLKHF );
  wire   GNDI;

  HSOSC_CORE_B \nes_1/osc ( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(GNDI), 
    .TRIM8(GNDI), .TRIM7(GNDI), .TRIM6(GNDI), .TRIM5(GNDI), .TRIM4(GNDI), 
    .TRIM3(GNDI), .TRIM2(GNDI), .TRIM1(GNDI), .TRIM0(GNDI), .CLKHF(CLKHF));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module HSOSC_CORE_B ( input CLKHFPU, CLKHFEN, TRIM9, TRIM8, TRIM7, TRIM6, 
    TRIM5, TRIM4, TRIM3, TRIM2, TRIM1, TRIM0, output CLKHF );

  HSOSC_CORE INST10( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(TRIM9), 
    .TRIM8(TRIM8), .TRIM7(TRIM7), .TRIM6(TRIM6), .TRIM5(TRIM5), .TRIM4(TRIM4), 
    .TRIM3(TRIM3), .TRIM2(TRIM2), .TRIM1(TRIM1), .TRIM0(TRIM0), .CLKHF(CLKHF));
  defparam INST10.CLKHF_DIV = "0b00";
  defparam INST10.FABRIC_TRIME = "DISABLE";
endmodule

module nes_data ( output PADDI, input nes_data );
  wire   GNDI;

  BB_B_B \nes_data_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(nes_data));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (nes_data => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module clk ( output PADDI, input clk );
  wire   GNDI;

  BB_B_B \clk_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(clk));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (clk => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_0_ ( input PADDO, output leds0 );
  wire   VCCI;

  BB_B_B \leds_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(leds0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => leds0) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_1_ ( input PADDO, output leds1 );
  wire   VCCI;

  BB_B_B \leds_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(leds1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => leds1) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_2_ ( input PADDO, output leds2 );
  wire   VCCI;

  BB_B_B \leds_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(leds2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => leds2) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_3_ ( input PADDO, output leds3 );
  wire   VCCI;

  BB_B_B \leds_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(leds3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => leds3) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_4_ ( input PADDO, output leds4 );
  wire   VCCI;

  BB_B_B \leds_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(leds4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => leds4) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_5_ ( input PADDO, output leds5 );
  wire   VCCI;

  BB_B_B \leds_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(leds5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => leds5) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_6_ ( input PADDO, output leds6 );
  wire   VCCI;

  BB_B_B \leds_pad[6].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(leds6));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => leds6) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_7_ ( input PADDO, output leds7 );
  wire   VCCI;

  BB_B_B \leds_pad[7].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(leds7));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => leds7) = (0:0:0,0:0:0);
  endspecify

endmodule

module nes_clk ( input PADDO, output nes_clk );
  wire   VCCI;

  BB_B_B \nes_clk_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(nes_clk));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => nes_clk) = (0:0:0,0:0:0);
  endspecify

endmodule

module nes_latch ( input PADDO, output nes_latch );
  wire   VCCI;

  BB_B_B \nes_latch_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(nes_latch));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => nes_latch) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_0_ ( input PADDO, output rgb0 );
  wire   VCCI;

  BB_B_B \rgb_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_1_ ( input PADDO, output rgb1 );
  wire   VCCI;

  BB_B_B \rgb_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_2_ ( input PADDO, output rgb2 );
  wire   VCCI;

  BB_B_B \rgb_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb2) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_3_ ( input PADDO, output rgb3 );
  wire   VCCI;

  BB_B_B \rgb_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb3) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_4_ ( input PADDO, output rgb4 );
  wire   VCCI;

  BB_B_B \rgb_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb4) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_5_ ( input PADDO, output rgb5 );
  wire   VCCI;

  BB_B_B \rgb_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb5) = (0:0:0,0:0:0);
  endspecify

endmodule

module VSYNC ( input PADDO, output VSYNC );
  wire   VCCI;

  BB_B_B \VSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(VSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => VSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module HSYNC ( input PADDO, output HSYNC );
  wire   VCCI;

  BB_B_B \HSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(HSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => HSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module output_freq ( input PADDO, output output_freq );
  wire   VCCI;

  BB_B_B \output_freq_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(output_freq));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => output_freq) = (0:0:0,0:0:0);
  endspecify

endmodule
