/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [12:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [13:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [6:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  reg [3:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [3:0] celloutsig_0_37z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_46z;
  wire [2:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  reg [14:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [7:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [22:0] celloutsig_1_16z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [13:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[42] ? in_data[58] : in_data[43];
  assign celloutsig_1_2z = celloutsig_1_0z[2] ? celloutsig_1_1z[3] : in_data[188];
  assign celloutsig_0_26z = ~((celloutsig_0_15z[0] | celloutsig_0_16z[0]) & (celloutsig_0_18z | celloutsig_0_13z));
  assign celloutsig_0_22z = celloutsig_0_2z[6:3] == { celloutsig_0_17z[4:2], celloutsig_0_7z };
  assign celloutsig_0_23z = { in_data[18:17], celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_22z, celloutsig_0_8z } == celloutsig_0_15z[7:2];
  assign celloutsig_0_11z = celloutsig_0_10z >= celloutsig_0_4z[11:3];
  assign celloutsig_0_31z = celloutsig_0_24z[10:2] > { celloutsig_0_17z[7:1], celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_1_11z = { celloutsig_1_3z[10:8], celloutsig_1_4z, celloutsig_1_5z } > celloutsig_1_1z[4:0];
  assign celloutsig_0_19z = celloutsig_0_15z[12:1] > { celloutsig_0_2z[6:2], celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_14z };
  assign celloutsig_0_7z = { in_data[55:16], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_0z } <= { celloutsig_0_5z[6:5], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_8z = { celloutsig_0_4z[13:1], celloutsig_0_6z } <= { celloutsig_0_3z[8:3], celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_27z = { celloutsig_0_15z[3:1], celloutsig_0_9z } <= { celloutsig_0_5z[5:3], celloutsig_0_13z };
  assign celloutsig_1_14z = in_data[168:165] && { celloutsig_1_3z[4], celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_10z };
  assign celloutsig_0_20z = celloutsig_0_3z[8:3] < { in_data[81:79], celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_2z = in_data[86:80] % { 1'h1, in_data[71:66] };
  assign celloutsig_0_3z = { in_data[60:59], celloutsig_0_2z } % { 1'h1, in_data[84:77] };
  assign celloutsig_1_0z = in_data[98] ? in_data[120:112] : in_data[162:154];
  assign celloutsig_1_7z = in_data[182] ? in_data[176:174] : in_data[163:161];
  assign celloutsig_0_5z = celloutsig_0_0z ? celloutsig_0_4z[14:8] : celloutsig_0_2z;
  assign celloutsig_1_18z = celloutsig_1_3z[0] ? celloutsig_1_1z[8:0] : { celloutsig_1_12z, celloutsig_1_8z };
  assign celloutsig_0_24z = celloutsig_0_0z ? { celloutsig_0_2z[6:5], celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_22z } : { celloutsig_0_10z[8:1], celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_7z };
  assign celloutsig_0_29z = celloutsig_0_4z[13:11] != { celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_28z };
  assign celloutsig_0_21z = { in_data[94:82], celloutsig_0_1z } != { celloutsig_0_4z[5:3], celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_18z };
  assign celloutsig_0_34z = celloutsig_0_2z !== celloutsig_0_17z[6:0];
  assign celloutsig_0_35z = { celloutsig_0_30z, celloutsig_0_9z, celloutsig_0_11z } !== { celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_34z, celloutsig_0_6z, celloutsig_0_31z, celloutsig_0_19z, celloutsig_0_34z, celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_0_48z = | { celloutsig_0_10z[6:1], celloutsig_0_6z };
  assign celloutsig_1_9z = | { celloutsig_1_1z[7:2], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_14z = | celloutsig_0_4z[7:2];
  assign celloutsig_0_25z = | { celloutsig_0_2z[4:1], celloutsig_0_23z, celloutsig_0_20z, celloutsig_0_21z };
  assign celloutsig_0_46z = celloutsig_0_13z & celloutsig_0_37z[2];
  assign celloutsig_1_13z = celloutsig_1_3z[6] & celloutsig_1_11z;
  assign celloutsig_0_6z = celloutsig_0_1z & celloutsig_0_0z;
  assign celloutsig_0_9z = celloutsig_0_6z & celloutsig_0_7z;
  assign celloutsig_0_12z = celloutsig_0_10z[4:0] << { celloutsig_0_2z[4:1], celloutsig_0_7z };
  assign celloutsig_1_3z = { celloutsig_1_0z[6:4], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z } >> in_data[113:100];
  assign celloutsig_0_15z = { celloutsig_0_4z[11:1], celloutsig_0_11z, celloutsig_0_11z } >> { celloutsig_0_5z[2:0], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_12z = { celloutsig_1_3z[11:7], celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_11z } <<< { celloutsig_1_0z[8:5], celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_0_30z = { celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_25z, celloutsig_0_22z } >>> { celloutsig_0_5z[4:0], celloutsig_0_20z, celloutsig_0_1z };
  assign celloutsig_0_17z = { celloutsig_0_5z[5:0], celloutsig_0_0z, celloutsig_0_14z } >>> { celloutsig_0_10z[6:0], celloutsig_0_1z };
  assign celloutsig_1_6z = { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z } - in_data[191:189];
  assign celloutsig_0_10z = celloutsig_0_3z - celloutsig_0_4z[10:2];
  assign celloutsig_0_16z = { celloutsig_0_3z[5:4], celloutsig_0_1z, celloutsig_0_9z } - { celloutsig_0_5z[4:2], celloutsig_0_14z };
  assign celloutsig_0_47z = { celloutsig_0_33z[2:1], celloutsig_0_46z } ~^ { celloutsig_0_3z[0], celloutsig_0_29z, celloutsig_0_0z };
  assign celloutsig_1_1z = in_data[141:130] ~^ { celloutsig_1_0z[6:4], celloutsig_1_0z };
  assign celloutsig_1_16z = { celloutsig_1_12z[7:2], celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_6z } ~^ { in_data[191:173], celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_0_37z = { celloutsig_0_35z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_27z } ^ { in_data[68:66], celloutsig_0_0z };
  assign celloutsig_1_8z = ~((celloutsig_1_3z[9] & celloutsig_1_7z[2]) | in_data[147]);
  assign celloutsig_1_10z = ~((celloutsig_1_4z & celloutsig_1_7z[0]) | celloutsig_1_1z[2]);
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_33z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_33z = { celloutsig_0_23z, celloutsig_0_13z, celloutsig_0_26z, celloutsig_0_18z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_4z = 15'h0000;
    else if (!clkin_data[32]) celloutsig_0_4z = in_data[21:7];
  assign celloutsig_1_4z = ~((celloutsig_1_0z[4] & celloutsig_1_2z) | (celloutsig_1_1z[0] & celloutsig_1_2z));
  assign celloutsig_1_5z = ~((in_data[163] & celloutsig_1_4z) | (celloutsig_1_2z & celloutsig_1_0z[7]));
  assign celloutsig_1_19z = ~((celloutsig_1_8z & celloutsig_1_1z[1]) | (celloutsig_1_12z[0] & celloutsig_1_16z[21]));
  assign celloutsig_0_13z = ~((celloutsig_0_2z[0] & celloutsig_0_7z) | (celloutsig_0_9z & celloutsig_0_4z[3]));
  assign celloutsig_0_1z = ~((celloutsig_0_0z & celloutsig_0_0z) | (celloutsig_0_0z & celloutsig_0_0z));
  assign celloutsig_0_18z = ~((celloutsig_0_12z[3] & celloutsig_0_5z[0]) | (celloutsig_0_10z[5] & celloutsig_0_3z[0]));
  assign celloutsig_0_28z = ~((celloutsig_0_10z[1] & celloutsig_0_25z) | (celloutsig_0_3z[6] & celloutsig_0_27z));
  assign { out_data[136:128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z, celloutsig_0_48z };
endmodule
