INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:27:41 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : get_tanh
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.076ns  (required time - arrival time)
  Source:                 mulf1/operator/sigProdExt_c2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (clk rise@6.720ns - clk rise@0.000ns)
  Data Path Delay:        6.800ns  (logic 3.717ns (54.663%)  route 3.083ns (45.337%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=1 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.203 - 6.720 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1872, unset)         0.508     0.508    mulf1/operator/clk
    SLICE_X23Y114        FDRE                                         r  mulf1/operator/sigProdExt_c2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y114        FDRE (Prop_fdre_C_Q)         0.198     0.706 r  mulf1/operator/sigProdExt_c2_reg[23]/Q
                         net (fo=1, routed)           0.345     1.051    mulf1/operator/SignificandMultiplication/tile_0_mult/sigProdExt_c2[22]
    SLICE_X22Y114        LUT6 (Prop_lut6_I1_O)        0.121     1.172 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_32__0/O
                         net (fo=1, routed)           0.169     1.341    mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_32__0_n_0
    SLICE_X21Y114        LUT6 (Prop_lut6_I3_O)        0.043     1.384 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_28__0/O
                         net (fo=1, routed)           0.340     1.723    mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_28__0_n_0
    SLICE_X19Y115        LUT5 (Prop_lut5_I1_O)        0.043     1.766 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_25__0/O
                         net (fo=1, routed)           0.000     1.766    mulf1/operator/RoundingAdder/S[0]
    SLICE_X19Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     2.017 r  mulf1/operator/RoundingAdder/Mfull_c0_i_21__0/CO[3]
                         net (fo=1, routed)           0.000     2.017    mulf1/operator/RoundingAdder/Mfull_c0_i_21__0_n_0
    SLICE_X19Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.066 r  mulf1/operator/RoundingAdder/Mfull_c0_i_20__0/CO[3]
                         net (fo=1, routed)           0.000     2.066    mulf1/operator/RoundingAdder/Mfull_c0_i_20__0_n_0
    SLICE_X19Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.115 r  mulf1/operator/RoundingAdder/Mfull_c0_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     2.115    mulf1/operator/RoundingAdder/Mfull_c0_i_19__0_n_0
    SLICE_X19Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.164 r  mulf1/operator/RoundingAdder/Mfull_c0_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     2.164    mulf1/operator/RoundingAdder/Mfull_c0_i_18__0_n_0
    SLICE_X19Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.213 r  mulf1/operator/RoundingAdder/g0_b2__47_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.213    mulf1/operator/RoundingAdder/g0_b2__47_i_6_n_0
    SLICE_X19Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.262 r  mulf1/operator/RoundingAdder/g0_b2__47_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.262    mulf1/operator/RoundingAdder/g0_b2__47_i_8_n_0
    SLICE_X19Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.311 r  mulf1/operator/RoundingAdder/minusOp_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.311    mulf1/operator/RoundingAdder/minusOp_carry_i_9_n_0
    SLICE_X19Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     2.464 f  mulf1/operator/RoundingAdder/minusOp_carry_i_11/O[1]
                         net (fo=3, routed)           0.336     2.800    mulf1/operator/RoundingAdder/ip_result__0[29]
    SLICE_X18Y121        LUT4 (Prop_lut4_I3_O)        0.119     2.919 f  mulf1/operator/RoundingAdder/g0_b2__47_i_11/O
                         net (fo=1, routed)           0.095     3.014    mulf1/operator/RoundingAdder/g0_b2__47_i_11_n_0
    SLICE_X18Y121        LUT5 (Prop_lut5_I4_O)        0.043     3.057 f  mulf1/operator/RoundingAdder/g0_b2__47_i_10/O
                         net (fo=33, routed)          0.187     3.244    mulf1/operator/RoundingAdder/g0_b2__47_i_10_n_0
    SLICE_X18Y120        LUT5 (Prop_lut5_I4_O)        0.043     3.287 r  mulf1/operator/RoundingAdder/Mfull_c0_i_24__0/O
                         net (fo=4, routed)           0.323     3.610    mulf1/operator/RoundingAdder/Mfull_c0_i_24__0_n_0
    SLICE_X18Y120        LUT4 (Prop_lut4_I1_O)        0.043     3.653 r  mulf1/operator/RoundingAdder/g0_b2__47_i_7/O
                         net (fo=22, routed)          0.381     4.034    mulf1/operator/RoundingAdder/mulf2/ieee2nfloat_0/sfracX1__0
    SLICE_X20Y117        LUT6 (Prop_lut6_I1_O)        0.043     4.077 r  mulf1/operator/RoundingAdder/Mfull_c0_i_10__0/O
                         net (fo=1, routed)           0.304     4.381    mulf2/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_1[7]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[7]_P[23])
                                                      2.280     6.661 r  mulf2/operator/SignificandMultiplication/tile_0_mult/Mfull_c0/P[23]
                         net (fo=3, routed)           0.604     7.265    mulf1/operator/RoundingAdder/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[2][6]
    SLICE_X20Y116        LUT5 (Prop_lut5_I3_O)        0.043     7.308 r  mulf1/operator/RoundingAdder/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1[1]_i_1__1/O
                         net (fo=1, routed)           0.000     7.308    mulf2/operator/SignificandMultiplication/D[0]
    SLICE_X20Y116        FDRE                                         r  mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.720     6.720 r  
                                                      0.000     6.720 r  clk (IN)
                         net (fo=1872, unset)         0.483     7.203    mulf2/operator/SignificandMultiplication/clk
    SLICE_X20Y116        FDRE                                         r  mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[1]/C
                         clock pessimism              0.000     7.203    
                         clock uncertainty           -0.035     7.167    
    SLICE_X20Y116        FDRE (Setup_fdre_C_D)        0.065     7.232    mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.232    
                         arrival time                          -7.308    
  -------------------------------------------------------------------
                         slack                                 -0.076    




