# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 11
attribute \src "dut.sv:1.1-30.10"
attribute \top 1
module \gate
  attribute \src "dut.sv:2.10-2.14"
  wire width 32 output 2 signed \fib2
  attribute \nosync 1
  attribute \src "dut.sv:28.18-28.35"
  wire width 32 \fib_wrap$func$dut.sv:28$3.o
  attribute \src "dut.sv:2.5-2.8"
  wire width 32 input 1 \off
  attribute \init 0
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \unused
  cell $add $add$dut.sv:21$10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \off
    connect \B 1
    connect \Y \fib2
  end
  connect \fib_wrap$func$dut.sv:28$3.o 32'x
end
