;Copyright (c) 2018, Tristan Mumford
;All rights reserved.
;
;Redistribution and use in source and binary forms, with or without
;modification, are permitted provided that the following conditions are met:
;
;1. Redistributions of source code must retain the above copyright notice, this
;   list of conditions and the following disclaimer.
;2. Redistributions in binary form must reproduce the above copyright notice,
;   this list of conditions and the following disclaimer in the documentation
;   and/or other materials provided with the distribution.
;
;THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
;ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
;WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
;DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR
;ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
;(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
;LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
;ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
;(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
;SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
;
;The views and conclusions contained in the software and documentation are those
;of the authors and should not be interpreted as representing official policies,
;either expressed or implied, of the RISC OS project.


MMC0_OFFSET  *    &1000
MMC1_OFFSET  *    &2000
MMC2_OFFSET  *    &3000

SD_GCTL      *    &000     ;Control
SD_CKCR      *    &004     ;clock control
SD_TMOR      *    &008     ;timeout
SD_BWDR      *    &00C     ;bus width
SD_BKSR      *    &010     ;block size
SD_BYCR      *    &014     ;byte count
SD_CMDR      *    &018     ;command
SD_CAGR      *    &01C     ;command argument
SD_RESP0     *    &020     ;response 0
SD_RESP1     *    &024     ;1
SD_RESP2     *    &028     ;2
SD_RESP3     *    &02C     ;3
SD_IMKR      *    &030     ;interrupt mask
SD_MISR      *    &034     ;masked interrupt status
SD_RISR      *    &038     ;raw interrupt status
SD_STAR      *    &03C     ;status
SD_FWLR      *    &040     ;FIFO water level
SD_FUNS      *    &044     ;FIFO function select
SD_A12A      *    &058     ;autocommand 12 argument
SD_NTSR      *    &05C     ;SD newTiming set
SD_SDBG      *    &060     ;SD newTiming set debug
SD_HWRST     *    &078     ;hardware reset
SD_DMAC      *    &080     ;BUS mode control
SD_DBLA      *    &084     ;descriptor list base address
SD_IDST      *    &088     ;DMAC status
SD_IDIE      *    &08C     ;DMAC interrupt enable
SD_THLDC     *    &100     ;card threshold control
SD_DSBD      *    &10C     ;eMMC4.41 DDR start bit detection control
SD_RES_CRC   *    &110     ;CRC status from card/eMMC in write operation
SD_DATA7_CRC *    &114     ;CRC data n from card / eMMC
SD_DATA6_CRC *    &118     ;CRC data n from card / eMMC
SD_DATA5_CRC *    &11C     ;CRC data n from card / eMMC
SD_DATA4_CRC *    &120     ;CRC data n from card / eMMC
SD_DATA3_CRC *    &124     ;CRC data n from card / eMMC
SD_DATA2_CRC *    &128     ;CRC data n from card / eMMC
SD_DATA1_CRC *    &12C     ;CRC data n from card / eMMC
SD_DATA0_CRC *    &130     ;CRC data n from card / eMMC
SD_CRC_STA   *    &134     ;Response CRC from card/eMMC
SD_FIFO      *    &200     ;read/write FIFO

    END
