Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Jun  3 10:02:07 2024
| Host         : DESKTOP-40PU04J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (20)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (20)
-------------------------------------
 There are 20 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.665    -1895.873                    994                 7621        0.023        0.000                      0                 7601        1.845        0.000                       0                  2634  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                            ------------         ----------      --------------
adc_clk                                          {0.000 4.000}        8.000           125.000         
clk_fpga_0                                       {0.000 4.000}        8.000           125.000         
rx_clk                                           {0.000 2.000}        4.000           250.000         
system_i/SignalGenerator/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0                    {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0                    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                               -5.665    -1818.611                    755                 2749        0.041        0.000                      0                 2729        3.500        0.000                       0                  1046  
clk_fpga_0                                             0.219        0.000                      0                 4186        0.023        0.000                      0                 4186        3.020        0.000                       0                  1580  
system_i/SignalGenerator/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                                      1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk            -1.708     -372.950                    586                 1699        0.156        0.000                      0                 1699  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         adc_clk                  4.016        0.000                      0                    7        0.457        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :          755  Failing Endpoints,  Worst Slack       -5.665ns,  Total Violation    -1818.611ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.665ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/output1_sf_reg[-6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.404ns  (logic 6.245ns (46.590%)  route 7.159ns (53.410%))
  Logic Levels:           17  (CARRY4=12 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    4.841ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        1.680     4.841    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X11Y42         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456     5.297 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[12]/Q
                         net (fo=3, routed)           0.827     6.124    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_n_0_[12]
    SLICE_X13Y43         LUT3 (Prop_lut3_I1_O)        0.124     6.248 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__6_i_1/O
                         net (fo=1, routed)           0.810     7.057    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__6_i_1_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.442 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.442    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__6_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.776 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__7/O[1]
                         net (fo=1, routed)           0.727     8.503    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__2[-16]
    SLICE_X11Y43         LUT2 (Prop_lut2_I1_O)        0.303     8.806 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__11_i_3/O
                         net (fo=1, routed)           0.000     8.806    system_i/biquadFilter/biquadFilter_0/inst/i__carry__11_i_3_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.356 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.356    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.669 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12/O[3]
                         net (fo=2, routed)           0.890    10.559    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_4
    SLICE_X10Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    11.291 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.291    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__6_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.408 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.408    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__7_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.731 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__8/O[1]
                         net (fo=2, routed)           0.777    12.508    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__8_n_6
    SLICE_X8Y45          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    13.210 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.210    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__8_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.327 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.327    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__9_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.546 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__10/O[0]
                         net (fo=3, routed)           0.678    14.224    system_i/biquadFilter/biquadFilter_0/inst/resize[71]
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.295    14.519 r  system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__10_i_4/O
                         net (fo=1, routed)           0.000    14.519    system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__10_i_4_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.051 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.051    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.364 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11/O[3]
                         net (fo=2, routed)           0.834    16.197    system_i/biquadFilter/biquadFilter_0/inst/p_4_in
    SLICE_X9Y50          LUT6 (Prop_lut6_I5_O)        0.306    16.503 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=45, routed)          1.130    17.633    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I0_O)        0.124    17.757 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_3/O
                         net (fo=5, routed)           0.488    18.245    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-6]
    SLICE_X8Y52          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/output1_sf_reg[-6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        1.498    12.410    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X8Y52          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/output1_sf_reg[-6]/C
                         clock pessimism              0.249    12.659    
                         clock uncertainty           -0.035    12.623    
    SLICE_X8Y52          FDRE (Setup_fdre_C_D)       -0.043    12.580    system_i/biquadFilter/biquadFilter_0/inst/output1_sf_reg[-6]
  -------------------------------------------------------------------
                         required time                         12.580    
                         arrival time                         -18.245    
  -------------------------------------------------------------------
                         slack                                 -5.665    

Slack (VIOLATED) :        -5.616ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_15_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.367ns  (logic 6.245ns (46.718%)  route 7.122ns (53.282%))
  Logic Levels:           17  (CARRY4=12 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    4.841ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        1.680     4.841    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X11Y42         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456     5.297 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[12]/Q
                         net (fo=3, routed)           0.827     6.124    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_n_0_[12]
    SLICE_X13Y43         LUT3 (Prop_lut3_I1_O)        0.124     6.248 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__6_i_1/O
                         net (fo=1, routed)           0.810     7.057    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__6_i_1_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.442 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.442    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__6_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.776 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__7/O[1]
                         net (fo=1, routed)           0.727     8.503    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__2[-16]
    SLICE_X11Y43         LUT2 (Prop_lut2_I1_O)        0.303     8.806 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__11_i_3/O
                         net (fo=1, routed)           0.000     8.806    system_i/biquadFilter/biquadFilter_0/inst/i__carry__11_i_3_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.356 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.356    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.669 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12/O[3]
                         net (fo=2, routed)           0.890    10.559    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_4
    SLICE_X10Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    11.291 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.291    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__6_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.408 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.408    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__7_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.731 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__8/O[1]
                         net (fo=2, routed)           0.777    12.508    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__8_n_6
    SLICE_X8Y45          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    13.210 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.210    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__8_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.327 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.327    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__9_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.546 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__10/O[0]
                         net (fo=3, routed)           0.678    14.224    system_i/biquadFilter/biquadFilter_0/inst/resize[71]
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.295    14.519 r  system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__10_i_4/O
                         net (fo=1, routed)           0.000    14.519    system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__10_i_4_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.051 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.051    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.364 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11/O[3]
                         net (fo=2, routed)           0.834    16.197    system_i/biquadFilter/biquadFilter_0/inst/p_4_in
    SLICE_X9Y50          LUT6 (Prop_lut6_I5_O)        0.306    16.503 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=45, routed)          0.989    17.492    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X8Y54          LUT6 (Prop_lut6_I0_O)        0.124    17.616 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_15/O
                         net (fo=4, routed)           0.592    18.209    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-35]
    SLICE_X8Y54          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_15_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        1.497    12.409    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X8Y54          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_15_psdsp/C
                         clock pessimism              0.249    12.658    
                         clock uncertainty           -0.035    12.622    
    SLICE_X8Y54          FDRE (Setup_fdre_C_D)       -0.030    12.592    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_15_psdsp
  -------------------------------------------------------------------
                         required time                         12.592    
                         arrival time                         -18.209    
  -------------------------------------------------------------------
                         slack                                 -5.616    

Slack (VIOLATED) :        -5.563ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_4_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.328ns  (logic 6.245ns (46.857%)  route 7.083ns (53.143%))
  Logic Levels:           17  (CARRY4=12 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.841ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        1.680     4.841    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X11Y42         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456     5.297 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[12]/Q
                         net (fo=3, routed)           0.827     6.124    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_n_0_[12]
    SLICE_X13Y43         LUT3 (Prop_lut3_I1_O)        0.124     6.248 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__6_i_1/O
                         net (fo=1, routed)           0.810     7.057    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__6_i_1_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.442 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.442    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__6_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.776 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__7/O[1]
                         net (fo=1, routed)           0.727     8.503    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__2[-16]
    SLICE_X11Y43         LUT2 (Prop_lut2_I1_O)        0.303     8.806 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__11_i_3/O
                         net (fo=1, routed)           0.000     8.806    system_i/biquadFilter/biquadFilter_0/inst/i__carry__11_i_3_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.356 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.356    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.669 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12/O[3]
                         net (fo=2, routed)           0.890    10.559    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_4
    SLICE_X10Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    11.291 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.291    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__6_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.408 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.408    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__7_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.731 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__8/O[1]
                         net (fo=2, routed)           0.777    12.508    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__8_n_6
    SLICE_X8Y45          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    13.210 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.210    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__8_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.327 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.327    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__9_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.546 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__10/O[0]
                         net (fo=3, routed)           0.678    14.224    system_i/biquadFilter/biquadFilter_0/inst/resize[71]
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.295    14.519 r  system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__10_i_4/O
                         net (fo=1, routed)           0.000    14.519    system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__10_i_4_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.051 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.051    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.364 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11/O[3]
                         net (fo=2, routed)           0.834    16.197    system_i/biquadFilter/biquadFilter_0/inst/p_4_in
    SLICE_X9Y50          LUT6 (Prop_lut6_I5_O)        0.306    16.503 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=45, routed)          1.047    17.550    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I0_O)        0.124    17.674 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_4/O
                         net (fo=5, routed)           0.495    18.169    system_i/biquadFilter/biquadFilter_0/inst/resize__0[5]
    SLICE_X6Y55          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_4_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        1.496    12.408    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X6Y55          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_4_psdsp/C
                         clock pessimism              0.249    12.657    
                         clock uncertainty           -0.035    12.621    
    SLICE_X6Y55          FDRE (Setup_fdre_C_D)       -0.016    12.605    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_4_psdsp
  -------------------------------------------------------------------
                         required time                         12.605    
                         arrival time                         -18.169    
  -------------------------------------------------------------------
                         slack                                 -5.563    

Slack (VIOLATED) :        -5.555ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_i_3_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.243ns  (logic 6.245ns (47.157%)  route 6.998ns (52.843%))
  Logic Levels:           17  (CARRY4=12 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    4.841ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        1.680     4.841    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X11Y42         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456     5.297 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[12]/Q
                         net (fo=3, routed)           0.827     6.124    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_n_0_[12]
    SLICE_X13Y43         LUT3 (Prop_lut3_I1_O)        0.124     6.248 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__6_i_1/O
                         net (fo=1, routed)           0.810     7.057    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__6_i_1_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.442 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.442    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__6_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.776 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__7/O[1]
                         net (fo=1, routed)           0.727     8.503    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__2[-16]
    SLICE_X11Y43         LUT2 (Prop_lut2_I1_O)        0.303     8.806 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__11_i_3/O
                         net (fo=1, routed)           0.000     8.806    system_i/biquadFilter/biquadFilter_0/inst/i__carry__11_i_3_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.356 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.356    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.669 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12/O[3]
                         net (fo=2, routed)           0.890    10.559    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_4
    SLICE_X10Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    11.291 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.291    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__6_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.408 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.408    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__7_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.731 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__8/O[1]
                         net (fo=2, routed)           0.777    12.508    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__8_n_6
    SLICE_X8Y45          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    13.210 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.210    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__8_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.327 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.327    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__9_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.546 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__10/O[0]
                         net (fo=3, routed)           0.678    14.224    system_i/biquadFilter/biquadFilter_0/inst/resize[71]
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.295    14.519 r  system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__10_i_4/O
                         net (fo=1, routed)           0.000    14.519    system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__10_i_4_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.051 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.051    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.364 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11/O[3]
                         net (fo=2, routed)           0.834    16.197    system_i/biquadFilter/biquadFilter_0/inst/p_4_in
    SLICE_X9Y50          LUT6 (Prop_lut6_I5_O)        0.306    16.503 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=45, routed)          1.130    17.633    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I0_O)        0.124    17.757 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_3/O
                         net (fo=5, routed)           0.327    18.084    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-6]
    SLICE_X9Y55          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_3_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        1.497    12.409    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y55          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_3_psdsp_2/C
                         clock pessimism              0.249    12.658    
                         clock uncertainty           -0.035    12.622    
    SLICE_X9Y55          FDRE (Setup_fdre_C_D)       -0.093    12.529    system_i/biquadFilter/biquadFilter_0/inst/arg_i_3_psdsp_2
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                         -18.084    
  -------------------------------------------------------------------
                         slack                                 -5.555    

Slack (VIOLATED) :        -5.547ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_i_3_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.282ns  (logic 6.245ns (47.019%)  route 7.037ns (52.981%))
  Logic Levels:           17  (CARRY4=12 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    4.841ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        1.680     4.841    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X11Y42         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456     5.297 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[12]/Q
                         net (fo=3, routed)           0.827     6.124    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_n_0_[12]
    SLICE_X13Y43         LUT3 (Prop_lut3_I1_O)        0.124     6.248 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__6_i_1/O
                         net (fo=1, routed)           0.810     7.057    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__6_i_1_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.442 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.442    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__6_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.776 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__7/O[1]
                         net (fo=1, routed)           0.727     8.503    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__2[-16]
    SLICE_X11Y43         LUT2 (Prop_lut2_I1_O)        0.303     8.806 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__11_i_3/O
                         net (fo=1, routed)           0.000     8.806    system_i/biquadFilter/biquadFilter_0/inst/i__carry__11_i_3_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.356 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.356    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.669 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12/O[3]
                         net (fo=2, routed)           0.890    10.559    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_4
    SLICE_X10Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    11.291 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.291    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__6_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.408 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.408    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__7_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.731 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__8/O[1]
                         net (fo=2, routed)           0.777    12.508    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__8_n_6
    SLICE_X8Y45          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    13.210 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.210    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__8_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.327 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.327    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__9_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.546 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__10/O[0]
                         net (fo=3, routed)           0.678    14.224    system_i/biquadFilter/biquadFilter_0/inst/resize[71]
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.295    14.519 r  system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__10_i_4/O
                         net (fo=1, routed)           0.000    14.519    system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__10_i_4_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.051 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.051    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.364 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11/O[3]
                         net (fo=2, routed)           0.834    16.197    system_i/biquadFilter/biquadFilter_0/inst/p_4_in
    SLICE_X9Y50          LUT6 (Prop_lut6_I5_O)        0.306    16.503 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=45, routed)          1.130    17.633    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I0_O)        0.124    17.757 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_3/O
                         net (fo=5, routed)           0.366    18.123    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-6]
    SLICE_X9Y55          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_3_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        1.497    12.409    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y55          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_3_psdsp/C
                         clock pessimism              0.249    12.658    
                         clock uncertainty           -0.035    12.622    
    SLICE_X9Y55          FDRE (Setup_fdre_C_D)       -0.047    12.575    system_i/biquadFilter/biquadFilter_0/inst/arg_i_3_psdsp
  -------------------------------------------------------------------
                         required time                         12.575    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                 -5.547    

Slack (VIOLATED) :        -5.547ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_1_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.285ns  (logic 6.245ns (47.006%)  route 7.040ns (52.994%))
  Logic Levels:           17  (CARRY4=12 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    4.841ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        1.680     4.841    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X11Y42         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456     5.297 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[12]/Q
                         net (fo=3, routed)           0.827     6.124    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_n_0_[12]
    SLICE_X13Y43         LUT3 (Prop_lut3_I1_O)        0.124     6.248 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__6_i_1/O
                         net (fo=1, routed)           0.810     7.057    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__6_i_1_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.442 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.442    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__6_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.776 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__7/O[1]
                         net (fo=1, routed)           0.727     8.503    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__2[-16]
    SLICE_X11Y43         LUT2 (Prop_lut2_I1_O)        0.303     8.806 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__11_i_3/O
                         net (fo=1, routed)           0.000     8.806    system_i/biquadFilter/biquadFilter_0/inst/i__carry__11_i_3_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.356 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.356    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.669 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12/O[3]
                         net (fo=2, routed)           0.890    10.559    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_4
    SLICE_X10Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    11.291 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.291    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__6_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.408 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.408    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__7_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.731 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__8/O[1]
                         net (fo=2, routed)           0.777    12.508    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__8_n_6
    SLICE_X8Y45          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    13.210 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.210    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__8_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.327 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.327    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__9_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.546 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__10/O[0]
                         net (fo=3, routed)           0.678    14.224    system_i/biquadFilter/biquadFilter_0/inst/resize[71]
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.295    14.519 r  system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__10_i_4/O
                         net (fo=1, routed)           0.000    14.519    system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__10_i_4_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.051 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.051    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.364 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11/O[3]
                         net (fo=2, routed)           0.834    16.197    system_i/biquadFilter/biquadFilter_0/inst/p_4_in
    SLICE_X9Y50          LUT6 (Prop_lut6_I5_O)        0.306    16.503 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=45, routed)          1.140    17.643    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X7Y55          LUT6 (Prop_lut6_I0_O)        0.124    17.767 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_1/O
                         net (fo=4, routed)           0.359    18.127    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-21]
    SLICE_X9Y55          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_1_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        1.497    12.409    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y55          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_1_psdsp_2/C
                         clock pessimism              0.249    12.658    
                         clock uncertainty           -0.035    12.622    
    SLICE_X9Y55          FDRE (Setup_fdre_C_D)       -0.043    12.579    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_1_psdsp_2
  -------------------------------------------------------------------
                         required time                         12.579    
                         arrival time                         -18.127    
  -------------------------------------------------------------------
                         slack                                 -5.547    

Slack (VIOLATED) :        -5.543ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_7_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.276ns  (logic 6.245ns (47.040%)  route 7.031ns (52.960%))
  Logic Levels:           17  (CARRY4=12 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.841ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        1.680     4.841    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X11Y42         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456     5.297 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[12]/Q
                         net (fo=3, routed)           0.827     6.124    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_n_0_[12]
    SLICE_X13Y43         LUT3 (Prop_lut3_I1_O)        0.124     6.248 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__6_i_1/O
                         net (fo=1, routed)           0.810     7.057    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__6_i_1_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.442 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.442    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__6_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.776 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__7/O[1]
                         net (fo=1, routed)           0.727     8.503    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__2[-16]
    SLICE_X11Y43         LUT2 (Prop_lut2_I1_O)        0.303     8.806 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__11_i_3/O
                         net (fo=1, routed)           0.000     8.806    system_i/biquadFilter/biquadFilter_0/inst/i__carry__11_i_3_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.356 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.356    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.669 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12/O[3]
                         net (fo=2, routed)           0.890    10.559    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_4
    SLICE_X10Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    11.291 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.291    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__6_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.408 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.408    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__7_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.731 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__8/O[1]
                         net (fo=2, routed)           0.777    12.508    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__8_n_6
    SLICE_X8Y45          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    13.210 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.210    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__8_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.327 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.327    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__9_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.546 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__10/O[0]
                         net (fo=3, routed)           0.678    14.224    system_i/biquadFilter/biquadFilter_0/inst/resize[71]
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.295    14.519 r  system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__10_i_4/O
                         net (fo=1, routed)           0.000    14.519    system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__10_i_4_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.051 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.051    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.364 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11/O[3]
                         net (fo=2, routed)           0.834    16.197    system_i/biquadFilter/biquadFilter_0/inst/p_4_in
    SLICE_X9Y50          LUT6 (Prop_lut6_I5_O)        0.306    16.503 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=45, routed)          1.136    17.639    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X6Y52          LUT6 (Prop_lut6_I0_O)        0.124    17.763 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_7/O
                         net (fo=4, routed)           0.354    18.117    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-27]
    SLICE_X7Y53          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_7_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        1.496    12.408    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X7Y53          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_7_psdsp_3/C
                         clock pessimism              0.249    12.657    
                         clock uncertainty           -0.035    12.621    
    SLICE_X7Y53          FDRE (Setup_fdre_C_D)       -0.047    12.574    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_7_psdsp_3
  -------------------------------------------------------------------
                         required time                         12.574    
                         arrival time                         -18.117    
  -------------------------------------------------------------------
                         slack                                 -5.543    

Slack (VIOLATED) :        -5.540ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_5_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.408ns  (logic 6.245ns (46.578%)  route 7.163ns (53.422%))
  Logic Levels:           17  (CARRY4=12 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.416ns = ( 12.416 - 8.000 ) 
    Source Clock Delay      (SCD):    4.841ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        1.680     4.841    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X11Y42         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456     5.297 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[12]/Q
                         net (fo=3, routed)           0.827     6.124    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_n_0_[12]
    SLICE_X13Y43         LUT3 (Prop_lut3_I1_O)        0.124     6.248 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__6_i_1/O
                         net (fo=1, routed)           0.810     7.057    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__6_i_1_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.442 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.442    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__6_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.776 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__7/O[1]
                         net (fo=1, routed)           0.727     8.503    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__2[-16]
    SLICE_X11Y43         LUT2 (Prop_lut2_I1_O)        0.303     8.806 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__11_i_3/O
                         net (fo=1, routed)           0.000     8.806    system_i/biquadFilter/biquadFilter_0/inst/i__carry__11_i_3_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.356 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.356    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.669 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12/O[3]
                         net (fo=2, routed)           0.890    10.559    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_4
    SLICE_X10Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    11.291 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.291    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__6_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.408 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.408    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__7_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.731 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__8/O[1]
                         net (fo=2, routed)           0.777    12.508    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__8_n_6
    SLICE_X8Y45          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    13.210 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.210    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__8_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.327 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.327    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__9_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.546 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__10/O[0]
                         net (fo=3, routed)           0.678    14.224    system_i/biquadFilter/biquadFilter_0/inst/resize[71]
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.295    14.519 r  system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__10_i_4/O
                         net (fo=1, routed)           0.000    14.519    system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__10_i_4_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.051 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.051    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.364 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11/O[3]
                         net (fo=2, routed)           0.834    16.197    system_i/biquadFilter/biquadFilter_0/inst/p_4_in
    SLICE_X9Y50          LUT6 (Prop_lut6_I5_O)        0.306    16.503 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=45, routed)          0.958    17.461    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I0_O)        0.124    17.585 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_5/O
                         net (fo=5, routed)           0.664    18.249    system_i/biquadFilter/biquadFilter_0/inst/resize__0[4]
    SLICE_X6Y39          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_5_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        1.504    12.416    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X6Y39          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_5_psdsp/C
                         clock pessimism              0.364    12.780    
                         clock uncertainty           -0.035    12.745    
    SLICE_X6Y39          FDRE (Setup_fdre_C_D)       -0.036    12.709    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_5_psdsp
  -------------------------------------------------------------------
                         required time                         12.709    
                         arrival time                         -18.249    
  -------------------------------------------------------------------
                         slack                                 -5.540    

Slack (VIOLATED) :        -5.535ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_2_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.300ns  (logic 6.245ns (46.953%)  route 7.055ns (53.047%))
  Logic Levels:           17  (CARRY4=12 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    4.841ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        1.680     4.841    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X11Y42         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456     5.297 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[12]/Q
                         net (fo=3, routed)           0.827     6.124    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_n_0_[12]
    SLICE_X13Y43         LUT3 (Prop_lut3_I1_O)        0.124     6.248 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__6_i_1/O
                         net (fo=1, routed)           0.810     7.057    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__6_i_1_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.442 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.442    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__6_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.776 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__7/O[1]
                         net (fo=1, routed)           0.727     8.503    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__2[-16]
    SLICE_X11Y43         LUT2 (Prop_lut2_I1_O)        0.303     8.806 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__11_i_3/O
                         net (fo=1, routed)           0.000     8.806    system_i/biquadFilter/biquadFilter_0/inst/i__carry__11_i_3_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.356 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.356    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.669 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12/O[3]
                         net (fo=2, routed)           0.890    10.559    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_4
    SLICE_X10Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    11.291 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.291    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__6_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.408 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.408    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__7_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.731 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__8/O[1]
                         net (fo=2, routed)           0.777    12.508    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__8_n_6
    SLICE_X8Y45          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    13.210 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.210    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__8_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.327 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.327    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__9_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.546 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__10/O[0]
                         net (fo=3, routed)           0.678    14.224    system_i/biquadFilter/biquadFilter_0/inst/resize[71]
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.295    14.519 r  system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__10_i_4/O
                         net (fo=1, routed)           0.000    14.519    system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__10_i_4_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.051 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.051    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.364 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11/O[3]
                         net (fo=2, routed)           0.834    16.197    system_i/biquadFilter/biquadFilter_0/inst/p_4_in
    SLICE_X9Y50          LUT6 (Prop_lut6_I5_O)        0.306    16.503 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=45, routed)          1.131    17.634    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I0_O)        0.124    17.758 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_2/O
                         net (fo=5, routed)           0.384    18.142    system_i/biquadFilter/biquadFilter_0/inst/resize__0[7]
    SLICE_X8Y56          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_2_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        1.497    12.409    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X8Y56          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_2_psdsp_2/C
                         clock pessimism              0.249    12.658    
                         clock uncertainty           -0.035    12.622    
    SLICE_X8Y56          FDRE (Setup_fdre_C_D)       -0.016    12.606    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_2_psdsp_2
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                         -18.142    
  -------------------------------------------------------------------
                         slack                                 -5.535    

Slack (VIOLATED) :        -5.533ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_i_3_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.284ns  (logic 6.245ns (47.012%)  route 7.039ns (52.988%))
  Logic Levels:           17  (CARRY4=12 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    4.841ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        1.680     4.841    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X11Y42         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456     5.297 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[12]/Q
                         net (fo=3, routed)           0.827     6.124    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_n_0_[12]
    SLICE_X13Y43         LUT3 (Prop_lut3_I1_O)        0.124     6.248 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__6_i_1/O
                         net (fo=1, routed)           0.810     7.057    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__6_i_1_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.442 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.442    system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__6_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.776 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__7/O[1]
                         net (fo=1, routed)           0.727     8.503    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__2[-16]
    SLICE_X11Y43         LUT2 (Prop_lut2_I1_O)        0.303     8.806 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__11_i_3/O
                         net (fo=1, routed)           0.000     8.806    system_i/biquadFilter/biquadFilter_0/inst/i__carry__11_i_3_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.356 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.356    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.669 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12/O[3]
                         net (fo=2, routed)           0.890    10.559    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_4
    SLICE_X10Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    11.291 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.291    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__6_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.408 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.408    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__7_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.731 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__8/O[1]
                         net (fo=2, routed)           0.777    12.508    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__8_n_6
    SLICE_X8Y45          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    13.210 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.210    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__8_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.327 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.327    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__9_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.546 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__10/O[0]
                         net (fo=3, routed)           0.678    14.224    system_i/biquadFilter/biquadFilter_0/inst/resize[71]
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.295    14.519 r  system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__10_i_4/O
                         net (fo=1, routed)           0.000    14.519    system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__10_i_4_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.051 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.051    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.364 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11/O[3]
                         net (fo=2, routed)           0.834    16.197    system_i/biquadFilter/biquadFilter_0/inst/p_4_in
    SLICE_X9Y50          LUT6 (Prop_lut6_I5_O)        0.306    16.503 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=45, routed)          1.130    17.633    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I0_O)        0.124    17.757 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_3/O
                         net (fo=5, routed)           0.368    18.125    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-6]
    SLICE_X8Y56          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_3_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        1.497    12.409    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X8Y56          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_3_psdsp_3/C
                         clock pessimism              0.249    12.658    
                         clock uncertainty           -0.035    12.622    
    SLICE_X8Y56          FDRE (Setup_fdre_C_D)       -0.030    12.592    system_i/biquadFilter/biquadFilter_0/inst/arg_i_3_psdsp_3
  -------------------------------------------------------------------
                         required time                         12.592    
                         arrival time                         -18.125    
  -------------------------------------------------------------------
                         slack                                 -5.533    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 system_i/decimator_DualChannel_0/inst/output_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/set_point_sf_reg[-4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.694%)  route 0.240ns (56.306%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        0.548     1.603    system_i/decimator_DualChannel_0/inst/clk_i
    SLICE_X22Y23         FDRE                                         r  system_i/decimator_DualChannel_0/inst/output_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y23         FDRE (Prop_fdre_C_Q)         0.141     1.744 r  system_i/decimator_DualChannel_0/inst/output_1_reg[5]/Q
                         net (fo=1, routed)           0.240     1.984    system_i/PID/PID_0/inst/set_point_ADC[5]
    SLICE_X16Y23         LUT3 (Prop_lut3_I0_O)        0.045     2.029 r  system_i/PID/PID_0/inst/set_point_sf[-4]_i_1/O
                         net (fo=1, routed)           0.000     2.029    system_i/PID/PID_0/inst/set_point_sf[-4]_i_1_n_0
    SLICE_X16Y23         FDRE                                         r  system_i/PID/PID_0/inst/set_point_sf_reg[-4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        0.816     1.962    system_i/PID/PID_0/inst/clk_i
    SLICE_X16Y23         FDRE                                         r  system_i/PID/PID_0/inst/set_point_sf_reg[-4]/C
                         clock pessimism             -0.095     1.867    
    SLICE_X16Y23         FDRE (Hold_fdre_C_D)         0.121     1.988    system_i/PID/PID_0/inst/set_point_sf_reg[-4]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.645%)  route 0.234ns (62.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        0.562     1.617    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X17Y41         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[3]/Q
                         net (fo=2, routed)           0.234     1.992    system_i/SignalGenerator/outputCalibration_b/inst/input_i[3]
    SLICE_X22Y41         FDRE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        0.827     1.973    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    SLICE_X22Y41         FDRE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-6]/C
                         clock pessimism             -0.095     1.878    
    SLICE_X22Y41         FDRE (Hold_fdre_C_D)         0.070     1.948    system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-6]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/decimator_DualChannel_0/inst/output_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/set_point_sf_reg[-9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.185ns (40.992%)  route 0.266ns (59.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        0.548     1.603    system_i/decimator_DualChannel_0/inst/clk_i
    SLICE_X23Y23         FDRE                                         r  system_i/decimator_DualChannel_0/inst/output_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y23         FDRE (Prop_fdre_C_Q)         0.141     1.744 r  system_i/decimator_DualChannel_0/inst/output_1_reg[0]/Q
                         net (fo=1, routed)           0.266     2.010    system_i/PID/PID_0/inst/set_point_ADC[0]
    SLICE_X16Y23         LUT3 (Prop_lut3_I0_O)        0.044     2.054 r  system_i/PID/PID_0/inst/set_point_sf[-9]_i_1/O
                         net (fo=1, routed)           0.000     2.054    system_i/PID/PID_0/inst/set_point_sf[-9]_i_1_n_0
    SLICE_X16Y23         FDRE                                         r  system_i/PID/PID_0/inst/set_point_sf_reg[-9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        0.816     1.962    system_i/PID/PID_0/inst/clk_i
    SLICE_X16Y23         FDRE                                         r  system_i/PID/PID_0/inst/set_point_sf_reg[-9]/C
                         clock pessimism             -0.095     1.867    
    SLICE_X16Y23         FDRE (Hold_fdre_C_D)         0.131     1.998    system_i/PID/PID_0/inst/set_point_sf_reg[-9]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.252%)  route 0.234ns (58.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        0.562     1.617    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X16Y40         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.164     1.781 r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[1]/Q
                         net (fo=2, routed)           0.234     2.015    system_i/SignalGenerator/outputCalibration_b/inst/input_i[1]
    SLICE_X22Y40         FDRE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        0.827     1.973    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    SLICE_X22Y40         FDRE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-8]/C
                         clock pessimism             -0.095     1.878    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.070     1.948    system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-8]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.085%)  route 0.261ns (64.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        0.562     1.617    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X17Y41         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[7]/Q
                         net (fo=2, routed)           0.261     2.019    system_i/SignalGenerator/outputCalibration_b/inst/input_i[7]
    SLICE_X22Y41         FDRE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        0.827     1.973    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    SLICE_X22Y41         FDRE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-2]/C
                         clock pessimism             -0.095     1.878    
    SLICE_X22Y41         FDRE (Hold_fdre_C_D)         0.070     1.948    system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-2]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 system_i/decimator_DualChannel_0/inst/output_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/set_point_sf_reg[-7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.184ns (38.773%)  route 0.291ns (61.227%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        0.548     1.603    system_i/decimator_DualChannel_0/inst/clk_i
    SLICE_X23Y23         FDRE                                         r  system_i/decimator_DualChannel_0/inst/output_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y23         FDRE (Prop_fdre_C_Q)         0.141     1.744 r  system_i/decimator_DualChannel_0/inst/output_1_reg[2]/Q
                         net (fo=1, routed)           0.291     2.035    system_i/PID/PID_0/inst/set_point_ADC[2]
    SLICE_X16Y23         LUT3 (Prop_lut3_I0_O)        0.043     2.078 r  system_i/PID/PID_0/inst/set_point_sf[-7]_i_1/O
                         net (fo=1, routed)           0.000     2.078    system_i/PID/PID_0/inst/set_point_sf[-7]_i_1_n_0
    SLICE_X16Y23         FDRE                                         r  system_i/PID/PID_0/inst/set_point_sf_reg[-7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        0.816     1.962    system_i/PID/PID_0/inst/clk_i
    SLICE_X16Y23         FDRE                                         r  system_i/PID/PID_0/inst/set_point_sf_reg[-7]/C
                         clock pessimism             -0.095     1.867    
    SLICE_X16Y23         FDRE (Hold_fdre_C_D)         0.131     1.998    system_i/PID/PID_0/inst/set_point_sf_reg[-7]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 system_i/decimator_DualChannel_0/inst/output_1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/set_point_sf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.187ns (39.312%)  route 0.289ns (60.688%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        0.547     1.602    system_i/decimator_DualChannel_0/inst/clk_i
    SLICE_X22Y24         FDRE                                         r  system_i/decimator_DualChannel_0/inst/output_1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y24         FDRE (Prop_fdre_C_Q)         0.141     1.743 r  system_i/decimator_DualChannel_0/inst/output_1_reg[9]/Q
                         net (fo=1, routed)           0.289     2.032    system_i/PID/PID_0/inst/set_point_ADC[9]
    SLICE_X16Y24         LUT3 (Prop_lut3_I0_O)        0.046     2.078 r  system_i/PID/PID_0/inst/set_point_sf[0]_i_1/O
                         net (fo=1, routed)           0.000     2.078    system_i/PID/PID_0/inst/set_point_sf[0]_i_1_n_0
    SLICE_X16Y24         FDRE                                         r  system_i/PID/PID_0/inst/set_point_sf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        0.815     1.961    system_i/PID/PID_0/inst/clk_i
    SLICE_X16Y24         FDRE                                         r  system_i/PID/PID_0/inst/set_point_sf_reg[0]/C
                         clock pessimism             -0.095     1.866    
    SLICE_X16Y24         FDRE (Hold_fdre_C_D)         0.131     1.997    system_i/PID/PID_0/inst/set_point_sf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.128ns (34.789%)  route 0.240ns (65.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        0.562     1.617    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X17Y40         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.128     1.745 r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[9]/Q
                         net (fo=2, routed)           0.240     1.985    system_i/SignalGenerator/outputCalibration_b/inst/input_i[9]
    SLICE_X22Y41         FDRE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        0.827     1.973    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    SLICE_X22Y41         FDRE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[0]/C
                         clock pessimism             -0.095     1.878    
    SLICE_X22Y41         FDRE (Hold_fdre_C_D)         0.018     1.896    system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 system_i/decimator_DualChannel_0/inst/output_1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/set_point_sf_reg[-1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.658%)  route 0.295ns (61.342%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        0.547     1.602    system_i/decimator_DualChannel_0/inst/clk_i
    SLICE_X22Y24         FDRE                                         r  system_i/decimator_DualChannel_0/inst/output_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y24         FDRE (Prop_fdre_C_Q)         0.141     1.743 r  system_i/decimator_DualChannel_0/inst/output_1_reg[8]/Q
                         net (fo=1, routed)           0.295     2.038    system_i/PID/PID_0/inst/set_point_ADC[8]
    SLICE_X16Y24         LUT3 (Prop_lut3_I0_O)        0.045     2.083 r  system_i/PID/PID_0/inst/set_point_sf[-1]_i_1/O
                         net (fo=1, routed)           0.000     2.083    system_i/PID/PID_0/inst/set_point_sf[-1]_i_1_n_0
    SLICE_X16Y24         FDRE                                         r  system_i/PID/PID_0/inst/set_point_sf_reg[-1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        0.815     1.961    system_i/PID/PID_0/inst/clk_i
    SLICE_X16Y24         FDRE                                         r  system_i/PID/PID_0/inst/set_point_sf_reg[-1]/C
                         clock pessimism             -0.095     1.866    
    SLICE_X16Y24         FDRE (Hold_fdre_C_D)         0.120     1.986    system_i/PID/PID_0/inst/set_point_sf_reg[-1]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 system_i/decimator_DualChannel_0/inst/output_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/set_point_sf_reg[-6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.212%)  route 0.301ns (61.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        0.548     1.603    system_i/decimator_DualChannel_0/inst/clk_i
    SLICE_X23Y23         FDRE                                         r  system_i/decimator_DualChannel_0/inst/output_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y23         FDRE (Prop_fdre_C_Q)         0.141     1.744 r  system_i/decimator_DualChannel_0/inst/output_1_reg[3]/Q
                         net (fo=1, routed)           0.301     2.045    system_i/PID/PID_0/inst/set_point_ADC[3]
    SLICE_X16Y23         LUT3 (Prop_lut3_I0_O)        0.045     2.090 r  system_i/PID/PID_0/inst/set_point_sf[-6]_i_1/O
                         net (fo=1, routed)           0.000     2.090    system_i/PID/PID_0/inst/set_point_sf[-6]_i_1_n_0
    SLICE_X16Y23         FDRE                                         r  system_i/PID/PID_0/inst/set_point_sf_reg[-6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        0.816     1.962    system_i/PID/PID_0/inst/clk_i
    SLICE_X16Y23         FDRE                                         r  system_i/PID/PID_0/inst/set_point_sf_reg[-6]/C
                         clock pessimism             -0.095     1.867    
    SLICE_X16Y23         FDRE (Hold_fdre_C_D)         0.121     1.988    system_i/PID/PID_0/inst/set_point_sf_reg[-6]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X0Y3     system_i/PID/PID_0/inst/derivative_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X0Y5     system_i/PID/PID_0/inst/proportional_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X0Y7     system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X0Y11    system_i/biquadFilter/biquadFilter_0/inst/x0_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X0Y9     system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X0Y6     system_i/biquadFilter/biquadFilter_0/inst/arg__7/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y11    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y23    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y5     system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X6Y44    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_16_psdsp/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X6Y44    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_16_psdsp_1/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X9Y45    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_16_psdsp_2/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X6Y45    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_16_psdsp_3/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X13Y41   system_i/biquadFilter/biquadFilter_0/inst/arg__1_carry__5_i_2_psdsp_1_replica/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X13Y41   system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[7]_replica/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X6Y47    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_10_psdsp/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X6Y47    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_10_psdsp_1/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X6Y49    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_10_psdsp_3/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X6Y47    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_11_psdsp/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y24   system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y25   system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y24   system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[16]__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y24   system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y24   system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y24   system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[3]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y24   system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[4]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y25   system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[7]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y25   system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[8]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X15Y40   system_i/biquadFilter/biquadFilter_0/inst/arg_i_13_psdsp/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[19].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.336ns  (logic 1.450ns (19.765%)  route 5.886ns (80.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 10.684 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[19])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[19]
                         net (fo=32, routed)          5.886    10.409    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[19]
    SLICE_X31Y16         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[19].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.492    10.684    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y16         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[19].FDRE_inst/C
                         clock pessimism              0.130    10.814    
                         clock uncertainty           -0.125    10.689    
    SLICE_X31Y16         FDRE (Setup_fdre_C_D)       -0.061    10.628    system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[19].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.628    
                         arrival time                         -10.409    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[21].BITS[7].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.284ns  (logic 1.450ns (19.907%)  route 5.834ns (80.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=32, routed)          5.834    10.357    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[7]
    SLICE_X31Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[21].BITS[7].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.495    10.688    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[21].BITS[7].FDRE_inst/C
                         clock pessimism              0.130    10.817    
                         clock uncertainty           -0.125    10.692    
    SLICE_X31Y37         FDRE (Setup_fdre_C_D)       -0.047    10.645    system_i/PS7/axi_cfg_register_0/inst/WORDS[21].BITS[7].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.645    
                         arrival time                         -10.357    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[7].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.158ns  (logic 1.450ns (20.257%)  route 5.708ns (79.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=32, routed)          5.708    10.231    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[7]
    SLICE_X29Y40         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[7].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.497    10.689    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X29Y40         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[7].FDRE_inst/C
                         clock pessimism              0.130    10.819    
                         clock uncertainty           -0.125    10.694    
    SLICE_X29Y40         FDRE (Setup_fdre_C_D)       -0.105    10.589    system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[7].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.589    
                         arrival time                         -10.231    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[2].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.211ns  (logic 1.450ns (20.108%)  route 5.761ns (79.892%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=32, routed)          5.761    10.284    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[2]
    SLICE_X30Y39         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[2].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.497    10.689    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y39         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[2].FDRE_inst/C
                         clock pessimism              0.130    10.819    
                         clock uncertainty           -0.125    10.694    
    SLICE_X30Y39         FDRE (Setup_fdre_C_D)       -0.045    10.649    system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[2].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.649    
                         arrival time                         -10.284    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[3].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.142ns  (logic 1.450ns (20.302%)  route 5.692ns (79.698%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=32, routed)          5.692    10.215    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[3]
    SLICE_X29Y39         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[3].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.497    10.689    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X29Y39         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[3].FDRE_inst/C
                         clock pessimism              0.130    10.819    
                         clock uncertainty           -0.125    10.694    
    SLICE_X29Y39         FDRE (Setup_fdre_C_D)       -0.109    10.585    system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[3].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.585    
                         arrival time                         -10.215    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.178ns  (logic 1.450ns (20.201%)  route 5.728ns (79.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=32, routed)          5.728    10.251    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[0]
    SLICE_X30Y40         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.497    10.689    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y40         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/C
                         clock pessimism              0.130    10.819    
                         clock uncertainty           -0.125    10.694    
    SLICE_X30Y40         FDRE (Setup_fdre_C_D)       -0.031    10.663    system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.663    
                         arrival time                         -10.251    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.449ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[21].BITS[3].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.110ns  (logic 1.450ns (20.394%)  route 5.660ns (79.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=32, routed)          5.660    10.183    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[3]
    SLICE_X31Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[21].BITS[3].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.495    10.688    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[21].BITS[3].FDRE_inst/C
                         clock pessimism              0.130    10.817    
                         clock uncertainty           -0.125    10.692    
    SLICE_X31Y37         FDRE (Setup_fdre_C_D)       -0.061    10.631    system_i/PS7/axi_cfg_register_0/inst/WORDS[21].BITS[3].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.631    
                         arrival time                         -10.183    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[0].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 1.450ns (20.615%)  route 5.584ns (79.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=32, routed)          5.584    10.107    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[0]
    SLICE_X31Y38         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[0].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.496    10.688    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y38         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[0].FDRE_inst/C
                         clock pessimism              0.130    10.818    
                         clock uncertainty           -0.125    10.693    
    SLICE_X31Y38         FDRE (Setup_fdre_C_D)       -0.095    10.598    system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[0].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.598    
                         arrival time                         -10.107    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[22].BITS[3].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.081ns  (logic 1.450ns (20.478%)  route 5.631ns (79.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=32, routed)          5.631    10.154    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[3]
    SLICE_X30Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[22].BITS[3].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.495    10.688    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[22].BITS[3].FDRE_inst/C
                         clock pessimism              0.130    10.817    
                         clock uncertainty           -0.125    10.692    
    SLICE_X30Y37         FDRE (Setup_fdre_C_D)       -0.045    10.647    system_i/PS7/axi_cfg_register_0/inst/WORDS[22].BITS[3].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.647    
                         arrival time                         -10.154    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[21].BITS[0].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.027ns  (logic 1.450ns (20.633%)  route 5.577ns (79.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=32, routed)          5.577    10.100    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[0]
    SLICE_X31Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[21].BITS[0].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.495    10.688    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[21].BITS[0].FDRE_inst/C
                         clock pessimism              0.130    10.817    
                         clock uncertainty           -0.125    10.692    
    SLICE_X31Y37         FDRE (Setup_fdre_C_D)       -0.095    10.597    system_i/PS7/axi_cfg_register_0/inst/WORDS[21].BITS[0].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.597    
                         arrival time                         -10.100    
  -------------------------------------------------------------------
                         slack                                  0.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.701%)  route 0.196ns (51.299%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.564     0.905    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X17Y49         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]/Q
                         net (fo=5, routed)           0.196     1.241    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[2]
    SLICE_X17Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.286 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.286    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[4]_i_1_n_0
    SLICE_X17Y50         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.831     1.201    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X17Y50         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X17Y50         FDRE (Hold_fdre_C_D)         0.092     1.264    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.256%)  route 0.243ns (59.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.551     0.892    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X24Y29         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y29         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[18]/Q
                         net (fo=1, routed)           0.243     1.299    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[18]
    SLICE_X16Y32         SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.823     1.193    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X16Y32         SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
                         clock pessimism             -0.034     1.159    
    SLICE_X16Y32         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.274    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.658%)  route 0.260ns (61.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.552     0.893    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X24Y30         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[17]/Q
                         net (fo=1, routed)           0.260     1.317    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X16Y39         SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.829     1.199    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X16Y39         SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism             -0.034     1.165    
    SLICE_X16Y39         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.280    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.585     0.926    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y45          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.116     1.183    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X0Y45          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.851     1.221    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y45          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.262     0.959    
    SLICE_X0Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.141    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.557     0.898    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X19Y32         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y32         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[9]/Q
                         net (fo=1, routed)           0.099     1.138    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X16Y32         SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.823     1.193    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X16Y32         SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.281     0.912    
    SLICE_X16Y32         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.095    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.185%)  route 0.119ns (45.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.585     0.926    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y43          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.119     1.186    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X0Y43          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.851     1.221    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y43          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.262     0.959    
    SLICE_X0Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.141    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.226ns (55.840%)  route 0.179ns (44.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.586     0.927    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[7]/Q
                         net (fo=1, routed)           0.179     1.233    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[7]
    SLICE_X3Y50          LUT3 (Prop_lut3_I2_O)        0.098     1.331 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[7]_i_1/O
                         net (fo=1, routed)           0.000     1.331    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[7]
    SLICE_X3Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.853     1.223    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.091     1.285    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.274%)  route 0.259ns (64.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.586     0.927    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y48          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/Q
                         net (fo=9, routed)           0.259     1.326    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[18]
    SLICE_X5Y53          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.852     1.222    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y53          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X5Y53          FDRE (Hold_fdre_C_D)         0.076     1.269    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.583     0.924    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y45          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.056     1.120    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[10]
    SLICE_X0Y45          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.851     1.221    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y45          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.284     0.937    
    SLICE_X0Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.054    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.586     0.927    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y47          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.056     1.123    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X4Y47          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.854     1.224    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y47          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.284     0.940    
    SLICE_X4Y47          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.057    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X14Y26   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X15Y30   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[10].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X15Y30   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[11].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X15Y33   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[12].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X15Y30   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[13].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X15Y33   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[14].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X15Y30   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[15].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X8Y28    system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[16].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X8Y26    system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[17].FDRE_inst/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y32   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y32   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y34    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y39   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X20Y35   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y39   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y32   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y32   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y32   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y32   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y39   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y39   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y39   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y42    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y43    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y43    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y42    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/SignalGenerator/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/SignalGenerator/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/SignalGenerator/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    system_i/SignalGenerator/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    system_i/SignalGenerator/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :          586  Failing Endpoints,  Worst Slack       -1.708ns,  Total Violation     -372.950ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.708ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.689ns  (logic 6.190ns (63.886%)  route 3.499ns (36.114%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 12.486 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.672     2.980    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X29Y39         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.448     3.884    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.124     4.008 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           1.180     5.188    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.768 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.768    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.882 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.882    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.996 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.996    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.110 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.110    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.224 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.224    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.338 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.338    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.452 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.452    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.765 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.869     8.634    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[0])
                                                      4.033    12.667 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[0]
                         net (fo=1, routed)           0.002    12.669    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_153
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        1.574    12.486    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.486    
                         clock uncertainty           -0.125    12.361    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    10.961    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.961    
                         arrival time                         -12.669    
  -------------------------------------------------------------------
                         slack                                 -1.708    

Slack (VIOLATED) :        -1.708ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.689ns  (logic 6.190ns (63.886%)  route 3.499ns (36.114%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 12.486 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.672     2.980    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X29Y39         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.448     3.884    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.124     4.008 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           1.180     5.188    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.768 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.768    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.882 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.882    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.996 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.996    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.110 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.110    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.224 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.224    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.338 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.338    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.452 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.452    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.765 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.869     8.634    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[10])
                                                      4.033    12.667 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[10]
                         net (fo=1, routed)           0.002    12.669    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_143
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        1.574    12.486    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.486    
                         clock uncertainty           -0.125    12.361    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    10.961    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.961    
                         arrival time                         -12.669    
  -------------------------------------------------------------------
                         slack                                 -1.708    

Slack (VIOLATED) :        -1.708ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.689ns  (logic 6.190ns (63.886%)  route 3.499ns (36.114%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 12.486 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.672     2.980    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X29Y39         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.448     3.884    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.124     4.008 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           1.180     5.188    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.768 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.768    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.882 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.882    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.996 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.996    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.110 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.110    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.224 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.224    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.338 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.338    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.452 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.452    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.765 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.869     8.634    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[11])
                                                      4.033    12.667 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[11]
                         net (fo=1, routed)           0.002    12.669    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_142
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        1.574    12.486    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.486    
                         clock uncertainty           -0.125    12.361    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    10.961    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.961    
                         arrival time                         -12.669    
  -------------------------------------------------------------------
                         slack                                 -1.708    

Slack (VIOLATED) :        -1.708ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.689ns  (logic 6.190ns (63.886%)  route 3.499ns (36.114%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 12.486 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.672     2.980    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X29Y39         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.448     3.884    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.124     4.008 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           1.180     5.188    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.768 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.768    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.882 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.882    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.996 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.996    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.110 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.110    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.224 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.224    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.338 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.338    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.452 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.452    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.765 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.869     8.634    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[12])
                                                      4.033    12.667 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[12]
                         net (fo=1, routed)           0.002    12.669    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_141
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        1.574    12.486    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.486    
                         clock uncertainty           -0.125    12.361    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    10.961    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.961    
                         arrival time                         -12.669    
  -------------------------------------------------------------------
                         slack                                 -1.708    

Slack (VIOLATED) :        -1.708ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.689ns  (logic 6.190ns (63.886%)  route 3.499ns (36.114%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 12.486 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.672     2.980    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X29Y39         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.448     3.884    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.124     4.008 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           1.180     5.188    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.768 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.768    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.882 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.882    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.996 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.996    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.110 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.110    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.224 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.224    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.338 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.338    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.452 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.452    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.765 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.869     8.634    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[13])
                                                      4.033    12.667 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[13]
                         net (fo=1, routed)           0.002    12.669    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_140
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        1.574    12.486    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.486    
                         clock uncertainty           -0.125    12.361    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    10.961    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.961    
                         arrival time                         -12.669    
  -------------------------------------------------------------------
                         slack                                 -1.708    

Slack (VIOLATED) :        -1.708ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.689ns  (logic 6.190ns (63.886%)  route 3.499ns (36.114%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 12.486 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.672     2.980    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X29Y39         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.448     3.884    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.124     4.008 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           1.180     5.188    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.768 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.768    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.882 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.882    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.996 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.996    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.110 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.110    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.224 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.224    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.338 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.338    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.452 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.452    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.765 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.869     8.634    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[14])
                                                      4.033    12.667 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[14]
                         net (fo=1, routed)           0.002    12.669    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_139
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        1.574    12.486    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.486    
                         clock uncertainty           -0.125    12.361    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    10.961    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.961    
                         arrival time                         -12.669    
  -------------------------------------------------------------------
                         slack                                 -1.708    

Slack (VIOLATED) :        -1.708ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.689ns  (logic 6.190ns (63.886%)  route 3.499ns (36.114%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 12.486 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.672     2.980    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X29Y39         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.448     3.884    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.124     4.008 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           1.180     5.188    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.768 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.768    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.882 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.882    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.996 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.996    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.110 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.110    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.224 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.224    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.338 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.338    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.452 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.452    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.765 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.869     8.634    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[15])
                                                      4.033    12.667 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[15]
                         net (fo=1, routed)           0.002    12.669    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_138
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        1.574    12.486    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.486    
                         clock uncertainty           -0.125    12.361    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    10.961    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.961    
                         arrival time                         -12.669    
  -------------------------------------------------------------------
                         slack                                 -1.708    

Slack (VIOLATED) :        -1.708ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.689ns  (logic 6.190ns (63.886%)  route 3.499ns (36.114%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 12.486 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.672     2.980    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X29Y39         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.448     3.884    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.124     4.008 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           1.180     5.188    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.768 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.768    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.882 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.882    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.996 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.996    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.110 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.110    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.224 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.224    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.338 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.338    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.452 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.452    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.765 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.869     8.634    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[16])
                                                      4.033    12.667 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[16]
                         net (fo=1, routed)           0.002    12.669    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_137
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        1.574    12.486    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.486    
                         clock uncertainty           -0.125    12.361    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    10.961    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.961    
                         arrival time                         -12.669    
  -------------------------------------------------------------------
                         slack                                 -1.708    

Slack (VIOLATED) :        -1.708ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.689ns  (logic 6.190ns (63.886%)  route 3.499ns (36.114%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 12.486 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.672     2.980    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X29Y39         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.448     3.884    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.124     4.008 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           1.180     5.188    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.768 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.768    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.882 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.882    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.996 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.996    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.110 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.110    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.224 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.224    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.338 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.338    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.452 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.452    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.765 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.869     8.634    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[17])
                                                      4.033    12.667 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[17]
                         net (fo=1, routed)           0.002    12.669    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_136
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        1.574    12.486    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.486    
                         clock uncertainty           -0.125    12.361    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    10.961    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.961    
                         arrival time                         -12.669    
  -------------------------------------------------------------------
                         slack                                 -1.708    

Slack (VIOLATED) :        -1.708ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.689ns  (logic 6.190ns (63.886%)  route 3.499ns (36.114%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 12.486 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.672     2.980    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X29Y39         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.448     3.884    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.124     4.008 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           1.180     5.188    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.768 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.768    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.882 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.882    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.996 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.996    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.110 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.110    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.224 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.224    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.338 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.338    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.452 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.452    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.765 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.869     8.634    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[18])
                                                      4.033    12.667 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[18]
                         net (fo=1, routed)           0.002    12.669    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_135
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        1.574    12.486    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.486    
                         clock uncertainty           -0.125    12.361    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    10.961    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.961    
                         arrival time                         -12.669    
  -------------------------------------------------------------------
                         slack                                 -1.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[4]__1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.750ns (52.696%)  route 0.673ns (47.304%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.553     0.894    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X9Y25          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.141     1.035 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[1].FDRE_inst/Q
                         net (fo=4, routed)           0.408     1.442    system_i/biquadFilter/biquadFilter_0/inst/gain_a2[1]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[1]_P[4])
                                                      0.609     2.051 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1/P[4]
                         net (fo=1, routed)           0.266     2.317    system_i/biquadFilter/biquadFilter_0/inst/arg__1_n_101
    SLICE_X10Y32         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[4]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        0.826     1.972    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X10Y32         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[4]__1/C
                         clock pessimism              0.000     1.972    
                         clock uncertainty            0.125     2.097    
    SLICE_X10Y32         FDRE (Hold_fdre_C_D)         0.064     2.161    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[4]__1
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[12].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.273ns (29.327%)  route 0.658ns (70.673%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.562     0.903    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X28Y41         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[12].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDRE (Prop_fdre_C_Q)         0.164     1.067 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[12].FDRE_inst/Q
                         net (fo=2, routed)           0.120     1.187    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[12]
    SLICE_X28Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.232 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.232    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[12]
    SLICE_X28Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.296 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1/O[3]
                         net (fo=2, routed)           0.538     1.833    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[12]
    DSP48_X1Y23          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        0.919     2.064    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y23          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.064    
                         clock uncertainty            0.125     2.189    
    DSP48_X1Y23          DSP48E1 (Hold_dsp48e1_CLK_A[12])
                                                     -0.521     1.668    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[11].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.772ns (56.919%)  route 0.584ns (43.081%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.562     0.903    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y42         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[11].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[11].FDRE_inst/Q
                         net (fo=3, routed)           0.582     1.626    system_i/SignalGenerator/outputCalibration_A/inst/slope_correction[11]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[0])
                                                      0.631     2.257 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[0]
                         net (fo=1, routed)           0.002     2.259    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_153
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        0.915     2.060    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000     2.060    
                         clock uncertainty            0.125     2.185    
    DSP48_X1Y25          DSP48E1 (Hold_dsp48e1_CLK_PCIN[0])
                                                     -0.092     2.093    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[11].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.772ns (56.919%)  route 0.584ns (43.081%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.562     0.903    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y42         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[11].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[11].FDRE_inst/Q
                         net (fo=3, routed)           0.582     1.626    system_i/SignalGenerator/outputCalibration_A/inst/slope_correction[11]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[10])
                                                      0.631     2.257 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[10]
                         net (fo=1, routed)           0.002     2.259    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_143
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        0.915     2.060    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000     2.060    
                         clock uncertainty            0.125     2.185    
    DSP48_X1Y25          DSP48E1 (Hold_dsp48e1_CLK_PCIN[10])
                                                     -0.092     2.093    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[11].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.772ns (56.919%)  route 0.584ns (43.081%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.562     0.903    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y42         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[11].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[11].FDRE_inst/Q
                         net (fo=3, routed)           0.582     1.626    system_i/SignalGenerator/outputCalibration_A/inst/slope_correction[11]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[11])
                                                      0.631     2.257 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[11]
                         net (fo=1, routed)           0.002     2.259    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_142
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        0.915     2.060    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000     2.060    
                         clock uncertainty            0.125     2.185    
    DSP48_X1Y25          DSP48E1 (Hold_dsp48e1_CLK_PCIN[11])
                                                     -0.092     2.093    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[11].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.772ns (56.919%)  route 0.584ns (43.081%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.562     0.903    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y42         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[11].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[11].FDRE_inst/Q
                         net (fo=3, routed)           0.582     1.626    system_i/SignalGenerator/outputCalibration_A/inst/slope_correction[11]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[12])
                                                      0.631     2.257 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[12]
                         net (fo=1, routed)           0.002     2.259    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_141
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        0.915     2.060    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000     2.060    
                         clock uncertainty            0.125     2.185    
    DSP48_X1Y25          DSP48E1 (Hold_dsp48e1_CLK_PCIN[12])
                                                     -0.092     2.093    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[11].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.772ns (56.919%)  route 0.584ns (43.081%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.562     0.903    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y42         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[11].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[11].FDRE_inst/Q
                         net (fo=3, routed)           0.582     1.626    system_i/SignalGenerator/outputCalibration_A/inst/slope_correction[11]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[13])
                                                      0.631     2.257 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[13]
                         net (fo=1, routed)           0.002     2.259    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_140
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        0.915     2.060    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000     2.060    
                         clock uncertainty            0.125     2.185    
    DSP48_X1Y25          DSP48E1 (Hold_dsp48e1_CLK_PCIN[13])
                                                     -0.092     2.093    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[11].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.772ns (56.919%)  route 0.584ns (43.081%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.562     0.903    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y42         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[11].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[11].FDRE_inst/Q
                         net (fo=3, routed)           0.582     1.626    system_i/SignalGenerator/outputCalibration_A/inst/slope_correction[11]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[14])
                                                      0.631     2.257 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[14]
                         net (fo=1, routed)           0.002     2.259    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_139
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        0.915     2.060    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000     2.060    
                         clock uncertainty            0.125     2.185    
    DSP48_X1Y25          DSP48E1 (Hold_dsp48e1_CLK_PCIN[14])
                                                     -0.092     2.093    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[11].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.772ns (56.919%)  route 0.584ns (43.081%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.562     0.903    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y42         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[11].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[11].FDRE_inst/Q
                         net (fo=3, routed)           0.582     1.626    system_i/SignalGenerator/outputCalibration_A/inst/slope_correction[11]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[15])
                                                      0.631     2.257 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[15]
                         net (fo=1, routed)           0.002     2.259    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_138
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        0.915     2.060    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000     2.060    
                         clock uncertainty            0.125     2.185    
    DSP48_X1Y25          DSP48E1 (Hold_dsp48e1_CLK_PCIN[15])
                                                     -0.092     2.093    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[11].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.772ns (56.919%)  route 0.584ns (43.081%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.562     0.903    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y42         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[11].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[11].FDRE_inst/Q
                         net (fo=3, routed)           0.582     1.626    system_i/SignalGenerator/outputCalibration_A/inst/slope_correction[11]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[16])
                                                      0.631     2.257 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[16]
                         net (fo=1, routed)           0.002     2.259    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_137
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        0.915     2.060    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000     2.060    
                         clock uncertainty            0.125     2.185    
    DSP48_X1Y25          DSP48E1 (Hold_dsp48e1_CLK_PCIN[16])
                                                     -0.092     2.093    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.165    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.016ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.016ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.789ns  (logic 0.728ns (15.201%)  route 4.061ns (84.799%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 12.419 - 8.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.658     2.966    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X14Y26         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.456     3.422 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.522     3.944    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X14Y26         LUT1 (Prop_lut1_I0_O)        0.124     4.068 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.340     5.408    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X4Y26          LUT1 (Prop_lut1_I0_O)        0.148     5.556 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           2.200     7.755    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X10Y44         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        1.507    12.419    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X10Y44         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/C
                         clock pessimism              0.000    12.419    
                         clock uncertainty           -0.125    12.294    
    SLICE_X10Y44         FDCE (Recov_fdce_C_CLR)     -0.523    11.771    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         11.771    
                         arrival time                          -7.755    
  -------------------------------------------------------------------
                         slack                                  4.016    

Slack (MET) :             4.104ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 0.704ns (14.660%)  route 4.098ns (85.340%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 12.400 - 8.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.656     2.964    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y25         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           1.727     5.147    system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]
    SLICE_X0Y42          LUT1 (Prop_lut1_I0_O)        0.124     5.271 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]_hold_fix/O
                         net (fo=8, routed)           1.839     7.110    system_i/PID/PID_0/inst/cfg_data[1]_hold_fix_1_alias
    SLICE_X18Y21         LUT1 (Prop_lut1_I0_O)        0.124     7.234 f  system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1/O
                         net (fo=3, routed)           0.532     7.766    system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1_n_0
    SLICE_X18Y21         FDCE                                         f  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        1.488    12.400    system_i/PID/PID_0/inst/clk_i
    SLICE_X18Y21         FDCE                                         r  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]/C
                         clock pessimism              0.000    12.400    
                         clock uncertainty           -0.125    12.275    
    SLICE_X18Y21         FDCE (Recov_fdce_C_CLR)     -0.405    11.870    system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         11.870    
                         arrival time                          -7.766    
  -------------------------------------------------------------------
                         slack                                  4.104    

Slack (MET) :             4.104ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/FSM_sequential_PS_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 0.704ns (14.660%)  route 4.098ns (85.340%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 12.400 - 8.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.656     2.964    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y25         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           1.727     5.147    system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]
    SLICE_X0Y42          LUT1 (Prop_lut1_I0_O)        0.124     5.271 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]_hold_fix/O
                         net (fo=8, routed)           1.839     7.110    system_i/PID/PID_0/inst/cfg_data[1]_hold_fix_1_alias
    SLICE_X18Y21         LUT1 (Prop_lut1_I0_O)        0.124     7.234 f  system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1/O
                         net (fo=3, routed)           0.532     7.766    system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1_n_0
    SLICE_X18Y21         FDCE                                         f  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        1.488    12.400    system_i/PID/PID_0/inst/clk_i
    SLICE_X18Y21         FDCE                                         r  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[1]/C
                         clock pessimism              0.000    12.400    
                         clock uncertainty           -0.125    12.275    
    SLICE_X18Y21         FDCE (Recov_fdce_C_CLR)     -0.405    11.870    system_i/PID/PID_0/inst/FSM_sequential_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         11.870    
                         arrival time                          -7.766    
  -------------------------------------------------------------------
                         slack                                  4.104    

Slack (MET) :             4.104ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/FSM_sequential_PS_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 0.704ns (14.660%)  route 4.098ns (85.340%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 12.400 - 8.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.656     2.964    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y25         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           1.727     5.147    system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]
    SLICE_X0Y42          LUT1 (Prop_lut1_I0_O)        0.124     5.271 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]_hold_fix/O
                         net (fo=8, routed)           1.839     7.110    system_i/PID/PID_0/inst/cfg_data[1]_hold_fix_1_alias
    SLICE_X18Y21         LUT1 (Prop_lut1_I0_O)        0.124     7.234 f  system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1/O
                         net (fo=3, routed)           0.532     7.766    system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1_n_0
    SLICE_X18Y21         FDCE                                         f  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        1.488    12.400    system_i/PID/PID_0/inst/clk_i
    SLICE_X18Y21         FDCE                                         r  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[2]/C
                         clock pessimism              0.000    12.400    
                         clock uncertainty           -0.125    12.275    
    SLICE_X18Y21         FDCE (Recov_fdce_C_CLR)     -0.405    11.870    system_i/PID/PID_0/inst/FSM_sequential_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         11.870    
                         arrival time                          -7.766    
  -------------------------------------------------------------------
                         slack                                  4.104    

Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.182ns  (logic 0.728ns (17.408%)  route 3.454ns (82.592%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 12.417 - 8.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.658     2.966    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X14Y26         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.456     3.422 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.522     3.944    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X14Y26         LUT1 (Prop_lut1_I0_O)        0.124     4.068 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.340     5.408    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X4Y26          LUT1 (Prop_lut1_I0_O)        0.148     5.556 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           1.592     7.148    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X12Y39         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        1.505    12.417    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X12Y39         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
                         clock pessimism              0.000    12.417    
                         clock uncertainty           -0.125    12.292    
    SLICE_X12Y39         FDCE (Recov_fdce_C_CLR)     -0.523    11.769    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         11.769    
                         arrival time                          -7.148    
  -------------------------------------------------------------------
                         slack                                  4.621    

Slack (MET) :             5.191ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.728ns (20.751%)  route 2.780ns (79.249%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 12.399 - 8.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.658     2.966    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X14Y26         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.456     3.422 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.522     3.944    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X14Y26         LUT1 (Prop_lut1_I0_O)        0.124     4.068 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.340     5.408    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X4Y26          LUT1 (Prop_lut1_I0_O)        0.148     5.556 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.919     6.474    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X14Y27         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        1.487    12.399    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X14Y27         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/C
                         clock pessimism              0.000    12.399    
                         clock uncertainty           -0.125    12.274    
    SLICE_X14Y27         FDCE (Recov_fdce_C_CLR)     -0.609    11.665    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]
  -------------------------------------------------------------------
                         required time                         11.665    
                         arrival time                          -6.474    
  -------------------------------------------------------------------
                         slack                                  5.191    

Slack (MET) :             5.237ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.728ns (20.751%)  route 2.780ns (79.249%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 12.399 - 8.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.658     2.966    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X14Y26         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.456     3.422 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.522     3.944    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X14Y26         LUT1 (Prop_lut1_I0_O)        0.124     4.068 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.340     5.408    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X4Y26          LUT1 (Prop_lut1_I0_O)        0.148     5.556 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.919     6.474    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X14Y27         FDPE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        1.487    12.399    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X14Y27         FDPE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
                         clock pessimism              0.000    12.399    
                         clock uncertainty           -0.125    12.274    
    SLICE_X14Y27         FDPE (Recov_fdpe_C_PRE)     -0.563    11.711    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         11.711    
                         arrival time                          -6.474    
  -------------------------------------------------------------------
                         slack                                  5.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.496ns  (logic 0.229ns (15.304%)  route 1.267ns (84.696%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.551     0.891    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X14Y26         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.185     1.217    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X14Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.262 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.604     1.866    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X4Y26          LUT1 (Prop_lut1_I0_O)        0.043     1.909 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.479     2.388    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X14Y27         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        0.818     1.964    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X14Y27         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/C
                         clock pessimism              0.000     1.964    
                         clock uncertainty            0.125     2.089    
    SLICE_X14Y27         FDCE (Remov_fdce_C_CLR)     -0.158     1.931    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.496ns  (logic 0.229ns (15.304%)  route 1.267ns (84.696%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.551     0.891    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X14Y26         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.185     1.217    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X14Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.262 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.604     1.866    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X4Y26          LUT1 (Prop_lut1_I0_O)        0.043     1.909 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.479     2.388    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X14Y27         FDPE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        0.818     1.964    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X14Y27         FDPE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
                         clock pessimism              0.000     1.964    
                         clock uncertainty            0.125     2.089    
    SLICE_X14Y27         FDPE (Remov_fdpe_C_PRE)     -0.161     1.928    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.857ns  (logic 0.229ns (12.331%)  route 1.628ns (87.669%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.551     0.891    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X14Y26         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.185     1.217    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X14Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.262 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.604     1.866    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X4Y26          LUT1 (Prop_lut1_I0_O)        0.043     1.909 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.839     2.749    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X12Y39         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        0.832     1.978    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X12Y39         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.125     2.103    
    SLICE_X12Y39         FDCE (Remov_fdce_C_CLR)     -0.133     1.970    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.749    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 0.231ns (10.895%)  route 1.889ns (89.105%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.550     0.891    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y25         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           0.816     1.848    system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]
    SLICE_X0Y42          LUT1 (Prop_lut1_I0_O)        0.045     1.893 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]_hold_fix/O
                         net (fo=8, routed)           0.896     2.789    system_i/PID/PID_0/inst/cfg_data[1]_hold_fix_1_alias
    SLICE_X18Y21         LUT1 (Prop_lut1_I0_O)        0.045     2.834 f  system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1/O
                         net (fo=3, routed)           0.177     3.011    system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1_n_0
    SLICE_X18Y21         FDCE                                         f  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        0.819     1.965    system_i/PID/PID_0/inst/clk_i
    SLICE_X18Y21         FDCE                                         r  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]/C
                         clock pessimism              0.000     1.965    
                         clock uncertainty            0.125     2.090    
    SLICE_X18Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.998    system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           3.011    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/FSM_sequential_PS_reg[1]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 0.231ns (10.895%)  route 1.889ns (89.105%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.550     0.891    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y25         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           0.816     1.848    system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]
    SLICE_X0Y42          LUT1 (Prop_lut1_I0_O)        0.045     1.893 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]_hold_fix/O
                         net (fo=8, routed)           0.896     2.789    system_i/PID/PID_0/inst/cfg_data[1]_hold_fix_1_alias
    SLICE_X18Y21         LUT1 (Prop_lut1_I0_O)        0.045     2.834 f  system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1/O
                         net (fo=3, routed)           0.177     3.011    system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1_n_0
    SLICE_X18Y21         FDCE                                         f  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        0.819     1.965    system_i/PID/PID_0/inst/clk_i
    SLICE_X18Y21         FDCE                                         r  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[1]/C
                         clock pessimism              0.000     1.965    
                         clock uncertainty            0.125     2.090    
    SLICE_X18Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.998    system_i/PID/PID_0/inst/FSM_sequential_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           3.011    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/FSM_sequential_PS_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 0.231ns (10.895%)  route 1.889ns (89.105%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.550     0.891    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y25         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           0.816     1.848    system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]
    SLICE_X0Y42          LUT1 (Prop_lut1_I0_O)        0.045     1.893 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]_hold_fix/O
                         net (fo=8, routed)           0.896     2.789    system_i/PID/PID_0/inst/cfg_data[1]_hold_fix_1_alias
    SLICE_X18Y21         LUT1 (Prop_lut1_I0_O)        0.045     2.834 f  system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1/O
                         net (fo=3, routed)           0.177     3.011    system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1_n_0
    SLICE_X18Y21         FDCE                                         f  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        0.819     1.965    system_i/PID/PID_0/inst/clk_i
    SLICE_X18Y21         FDCE                                         r  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[2]/C
                         clock pessimism              0.000     1.965    
                         clock uncertainty            0.125     2.090    
    SLICE_X18Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.998    system_i/PID/PID_0/inst/FSM_sequential_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           3.011    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.165ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.229ns (10.199%)  route 2.016ns (89.801%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.551     0.891    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X14Y26         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.185     1.217    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X14Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.262 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.604     1.866    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X4Y26          LUT1 (Prop_lut1_I0_O)        0.043     1.909 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           1.228     3.137    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X10Y44         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1063, routed)        0.834     1.980    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X10Y44         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/C
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.125     2.105    
    SLICE_X10Y44         FDCE (Remov_fdce_C_CLR)     -0.133     1.972    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           3.137    
  -------------------------------------------------------------------
                         slack                                  1.165    





