

================================================================
== Synthesis Summary Report of 'fir'
================================================================
+ General Information: 
    * Date:           Sun Apr  2 14:48:10 2023
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        fir128_Q4
    * Solution:       fission (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |             Modules             | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |         |           |           |     |
    |             & Loops             | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF    |    LUT    | URAM|
    +---------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |+ fir                            |     -|  0.79|      268|  2.680e+03|         -|      269|     -|        no|  2 (~0%)|  1 (~0%)|  128 (~0%)|  270 (~0%)|    -|
    | + fir_Pipeline_Time_delay_loop  |     -|  0.79|      130|  1.300e+03|         -|      130|     -|        no|        -|        -|   19 (~0%)|   53 (~0%)|    -|
    |  o Time_delay_loop              |     -|  7.30|      128|  1.280e+03|         2|        1|   128|       yes|        -|        -|          -|          -|    -|
    | + fir_Pipeline_MAC              |     -|  3.00|      133|  1.330e+03|         -|      133|     -|        no|  1 (~0%)|  1 (~0%)|  101 (~0%)|  103 (~0%)|    -|
    |  o MAC                          |     -|  7.30|      131|  1.310e+03|         5|        1|   128|       yes|        -|        -|          -|          -|    -|
    +---------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| x         | ap_none | 32       |
| y         | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| y        | out       | int*     |
| x        | in        | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| y        | y            | port    |
| y        | y_ap_vld     | port    |
| x        | x            | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------+-----+--------+----------+-----+--------+---------+
| Name                              | DSP | Pragma | Variable | Op  | Impl   | Latency |
+-----------------------------------+-----+--------+----------+-----+--------+---------+
| + fir                             | 1   |        |          |     |        |         |
|  + fir_Pipeline_Time_delay_loop   | 0   |        |          |     |        |         |
|    add_ln27_fu_76_p2              | -   |        | add_ln27 | add | fabric | 0       |
|  + fir_Pipeline_MAC               | 1   |        |          |     |        |         |
|    mac_muladd_5s_8s_19s_19_4_1_U2 | 1   |        | mul_ln36 | mul | dsp48  | 3       |
|    mac_muladd_5s_8s_19s_19_4_1_U2 | 1   |        | acc_1    | add | dsp48  | 3       |
|    add_ln35_fu_106_p2             | -   |        | add_ln35 | add | fabric | 0       |
+-----------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------+------+------+--------+---------------+---------+------+---------+
| Name                | BRAM | URAM | Pragma | Variable      | Storage | Impl | Latency |
+---------------------+------+------+--------+---------------+---------+------+---------+
| + fir               | 2    | 0    |        |               |         |      |         |
|   shift_reg_V_U     | 1    | -    |        | shift_reg_V   | ram_s2p | auto | 1       |
|  + fir_Pipeline_MAC | 1    | 0    |        |               |         |      |         |
|    fir_int_int_c_U  | 1    | -    |        | fir_int_int_c | rom_1p  | auto | 1       |
+---------------------+------+------+--------+---------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

