 result[0] = 0 
 result[1] = 5 
 result[2] = 10 
 result[3] = 15 
 result[4] = 20 
 result[5] = 25 
 result[6] = 30 
 result[7] = 35 
 result[8] = 40 
 result[9] = 45 
 result[10] = 50 
 result[11] = 55 
 result[12] = 60 
 result[13] = 65 
 result[14] = 70 
 result[15] = 75 
 result[16] = 80 
 result[17] = 85 
 result[18] = 90 
 result[19] = 95 
 result[20] = 100 
 result[21] = 105 
 result[22] = 110 
 result[23] = 115 
 result[24] = 120 
 result[25] = 125 
 result[26] = 130 
 result[27] = 135 
 result[28] = 140 
 result[29] = 145 
 result[30] = 150 
 result[31] = 155 
 result[32] = 160 
 result[33] = 165 
 result[34] = 170 
 result[35] = 175 
 result[36] = 180 
 result[37] = 185 
 result[38] = 190 
 result[39] = 195 
 result[40] = 200 
 result[41] = 205 
 result[42] = 210 
 result[43] = 215 
 result[44] = 220 
 result[45] = 225 
 result[46] = 230 
 result[47] = 235 
 result[48] = 240 
 result[49] = 245 
 result[50] = 250 
 result[51] = 255 
 result[52] = 260 
 result[53] = 265 
 result[54] = 270 
 result[55] = 275 
 result[56] = 280 
 result[57] = 285 
 result[58] = 290 
 result[59] = 295 
 result[60] = 300 
 result[61] = 305 
 result[62] = 310 
 result[63] = 315 
 result[64] = 320 
 result[65] = 325 
 result[66] = 330 
 result[67] = 335 
 result[68] = 340 
 result[69] = 345 
 result[70] = 350 
 result[71] = 355 
 result[72] = 360 
 result[73] = 365 
 result[74] = 370 
 result[75] = 375 
 result[76] = 380 
 result[77] = 385 
 result[78] = 390 
 result[79] = 395 
 result[80] = 400 
 result[81] = 405 
 result[82] = 410 
 result[83] = 415 
 result[84] = 420 
 result[85] = 425 
 result[86] = 430 
 result[87] = 435 
 result[88] = 440 
 result[89] = 445 
 result[90] = 450 
 result[91] = 455 
 result[92] = 460 
 result[93] = 465 
 result[94] = 470 
 result[95] = 475 
 result[96] = 480 
 result[97] = 485 
 result[98] = 490 
 result[99] = 495 
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_zhan_suen_top -prj zhan_suen.prj --lib ieee_proposed=./ieee_proposed -s zhan_suen 
Multi-threading is on. Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/HLS/bram_interface/solution1/sim/verilog/zhan_suen.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_zhan_suen_top
INFO: [VRFC 10-2458] undeclared symbol ap_clk, assumed default net type wire [/home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/HLS/bram_interface/solution1/sim/verilog/zhan_suen.autotb.v:165]
INFO: [VRFC 10-2458] undeclared symbol ap_rst_n, assumed default net type wire [/home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/HLS/bram_interface/solution1/sim/verilog/zhan_suen.autotb.v:166]
INFO: [VRFC 10-2458] undeclared symbol ap_rst_n_n, assumed default net type wire [/home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/HLS/bram_interface/solution1/sim/verilog/zhan_suen.autotb.v:186]
INFO: [VRFC 10-2458] undeclared symbol braminput_r_Rst_A, assumed default net type wire [/home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/HLS/bram_interface/solution1/sim/verilog/zhan_suen.autotb.v:259]
INFO: [VRFC 10-2458] undeclared symbol braminput_r_Rst_B, assumed default net type wire [/home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/HLS/bram_interface/solution1/sim/verilog/zhan_suen.autotb.v:266]
INFO: [VRFC 10-2458] undeclared symbol bramresult_Rst_A, assumed default net type wire [/home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/HLS/bram_interface/solution1/sim/verilog/zhan_suen.autotb.v:304]
INFO: [VRFC 10-2458] undeclared symbol bramresult_Rst_B, assumed default net type wire [/home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/HLS/bram_interface/solution1/sim/verilog/zhan_suen.autotb.v:311]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/HLS/bram_interface/solution1/sim/verilog/AESL_axi_slave_CRTL_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_CRTL_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/HLS/bram_interface/solution1/sim/verilog/AESL_autobram_result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobram_result
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/HLS/bram_interface/solution1/sim/verilog/zhan_suen_mul_32s_32s_32_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zhan_suen_mul_32s_32s_32_6_MulnS_0
INFO: [VRFC 10-311] analyzing module zhan_suen_mul_32s_32s_32_6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/HLS/bram_interface/solution1/sim/verilog/zhan_suen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zhan_suen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/HLS/bram_interface/solution1/sim/verilog/zhan_suen_CRTL_BUS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zhan_suen_CRTL_BUS_s_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/HLS/bram_interface/solution1/sim/verilog/AESL_autobram_input_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobram_input_r
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.zhan_suen_CRTL_BUS_s_axi(C_S_AXI...
Compiling module xil_defaultlib.zhan_suen_mul_32s_32s_32_6_MulnS...
Compiling module xil_defaultlib.zhan_suen_mul_32s_32s_32_6(ID=1,...
Compiling module xil_defaultlib.zhan_suen_default
Compiling module xil_defaultlib.AESL_autobram_input_r
Compiling module xil_defaultlib.AESL_autobram_result
Compiling module xil_defaultlib.AESL_axi_slave_CRTL_BUS
Compiling module xil_defaultlib.apatb_zhan_suen_top
Built simulation snapshot zhan_suen

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/HLS/bram_interface/solution1/sim/verilog/xsim.dir/zhan_suen/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jul  7 13:37:30 2017...

****** xsim v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source xsim.dir/zhan_suen/xsim_script.tcl
# xsim {zhan_suen} -maxdeltaid 10000 -autoloadwcfg -tclbatch {zhan_suen.tcl}
Vivado Simulator 2015.4
Time resolution is 1 ps
source zhan_suen.tcl
## run all
$finish called at time : 9505 ns : File "/home/ubuntu-admin/SharedFolder/EIT_Studies/TUB_Docs/Sem2/EmbProj/GitHub/AEP/HLS/bram_interface/solution1/sim/verilog/zhan_suen.autotb.v" Line 420
## quit
INFO: [Common 17-206] Exiting xsim at Fri Jul  7 13:37:33 2017...
 result[0] = 0 
 result[1] = 5 
 result[2] = 10 
 result[3] = 15 
 result[4] = 20 
 result[5] = 25 
 result[6] = 30 
 result[7] = 35 
 result[8] = 40 
 result[9] = 45 
 result[10] = 50 
 result[11] = 55 
 result[12] = 60 
 result[13] = 65 
 result[14] = 70 
 result[15] = 75 
 result[16] = 80 
 result[17] = 85 
 result[18] = 90 
 result[19] = 95 
 result[20] = 100 
 result[21] = 105 
 result[22] = 110 
 result[23] = 115 
 result[24] = 120 
 result[25] = 125 
 result[26] = 130 
 result[27] = 135 
 result[28] = 140 
 result[29] = 145 
 result[30] = 150 
 result[31] = 155 
 result[32] = 160 
 result[33] = 165 
 result[34] = 170 
 result[35] = 175 
 result[36] = 180 
 result[37] = 185 
 result[38] = 190 
 result[39] = 195 
 result[40] = 200 
 result[41] = 205 
 result[42] = 210 
 result[43] = 215 
 result[44] = 220 
 result[45] = 225 
 result[46] = 230 
 result[47] = 235 
 result[48] = 240 
 result[49] = 245 
 result[50] = 250 
 result[51] = 255 
 result[52] = 260 
 result[53] = 265 
 result[54] = 270 
 result[55] = 275 
 result[56] = 280 
 result[57] = 285 
 result[58] = 290 
 result[59] = 295 
 result[60] = 300 
 result[61] = 305 
 result[62] = 310 
 result[63] = 315 
 result[64] = 320 
 result[65] = 325 
 result[66] = 330 
 result[67] = 335 
 result[68] = 340 
 result[69] = 345 
 result[70] = 350 
 result[71] = 355 
 result[72] = 360 
 result[73] = 365 
 result[74] = 370 
 result[75] = 375 
 result[76] = 380 
 result[77] = 385 
 result[78] = 390 
 result[79] = 395 
 result[80] = 400 
 result[81] = 405 
 result[82] = 410 
 result[83] = 415 
 result[84] = 420 
 result[85] = 425 
 result[86] = 430 
 result[87] = 435 
 result[88] = 440 
 result[89] = 445 
 result[90] = 450 
 result[91] = 455 
 result[92] = 460 
 result[93] = 465 
 result[94] = 470 
 result[95] = 475 
 result[96] = 480 
 result[97] = 485 
 result[98] = 490 
 result[99] = 495 
