TimeQuest Timing Analyzer report for uniciclo
Tue Feb 07 17:56:41 2017
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Setup: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'
 13. Slow Model Setup: 'clk_mem'
 14. Slow Model Hold: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'
 15. Slow Model Hold: 'clk_mem'
 16. Slow Model Hold: 'clk'
 17. Slow Model Minimum Pulse Width: 'clk_mem'
 18. Slow Model Minimum Pulse Width: 'clk'
 19. Slow Model Minimum Pulse Width: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Fast Model Setup Summary
 23. Fast Model Hold Summary
 24. Fast Model Recovery Summary
 25. Fast Model Removal Summary
 26. Fast Model Minimum Pulse Width Summary
 27. Fast Model Setup: 'clk'
 28. Fast Model Setup: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'
 29. Fast Model Setup: 'clk_mem'
 30. Fast Model Hold: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'
 31. Fast Model Hold: 'clk_mem'
 32. Fast Model Hold: 'clk'
 33. Fast Model Minimum Pulse Width: 'clk_mem'
 34. Fast Model Minimum Pulse Width: 'clk'
 35. Fast Model Minimum Pulse Width: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Multicorner Timing Analysis Summary
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; uniciclo                                           ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C70F896C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                           ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------------------------+
; clk                                                                                                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                                                                                  ;
; clk_mem                                                                                                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_mem }                                                                                                              ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 } ;
+----------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                                                                             ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                           ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 295.68 MHz ; 295.68 MHz      ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;                                                               ;
; 438.6 MHz  ; 420.17 MHz      ; clk                                                                                                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                                ; Slack   ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+---------+---------------+
; clk                                                                                                                  ; -12.155 ; -299.647      ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -5.356  ; -5.356        ;
; clk_mem                                                                                                              ; -0.696  ; -5.709        ;
+----------------------------------------------------------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -1.615 ; -1.615        ;
; clk_mem                                                                                                              ; -0.086 ; -0.320        ;
; clk                                                                                                                  ; 0.794  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk_mem                                                                                                              ; -1.423 ; -69.684       ;
; clk                                                                                                                  ; -1.380 ; -47.380       ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.325 ; -3.250        ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                       ;
+---------+----------------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                            ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; -12.155 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.823     ;
; -12.155 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.823     ;
; -12.155 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.823     ;
; -12.155 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.823     ;
; -12.155 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.823     ;
; -12.155 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.823     ;
; -12.155 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.823     ;
; -12.150 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.818     ;
; -12.150 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.818     ;
; -12.150 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.818     ;
; -12.150 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.818     ;
; -12.150 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.818     ;
; -12.150 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.818     ;
; -12.150 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.818     ;
; -11.666 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.334     ;
; -11.666 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.334     ;
; -11.666 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.334     ;
; -11.666 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.334     ;
; -11.666 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.334     ;
; -11.666 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.334     ;
; -11.666 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.334     ;
; -11.665 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.333     ;
; -11.665 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.333     ;
; -11.665 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.333     ;
; -11.665 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.333     ;
; -11.665 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.333     ;
; -11.665 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.333     ;
; -11.665 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.333     ;
; -11.662 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.330     ;
; -11.662 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.330     ;
; -11.662 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.330     ;
; -11.662 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.330     ;
; -11.662 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.330     ;
; -11.662 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.330     ;
; -11.662 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.330     ;
; -11.659 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.327     ;
; -11.659 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.327     ;
; -11.659 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.327     ;
; -11.659 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.327     ;
; -11.659 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.327     ;
; -11.659 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.327     ;
; -11.659 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.327     ;
; -11.616 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.284     ;
; -11.616 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.284     ;
; -11.616 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.284     ;
; -11.616 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.284     ;
; -11.616 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.284     ;
; -11.616 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.284     ;
; -11.616 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.284     ;
; -11.612 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.280     ;
; -11.612 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.280     ;
; -11.612 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.280     ;
; -11.612 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.280     ;
; -11.612 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.280     ;
; -11.612 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.280     ;
; -11.612 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -1.368     ; 11.280     ;
; -11.487 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 12.469     ;
; -11.487 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 12.469     ;
; -11.487 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 12.469     ;
; -11.487 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 12.469     ;
; -11.487 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 12.469     ;
; -11.487 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 12.469     ;
; -11.487 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 12.469     ;
; -11.487 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 12.469     ;
; -11.482 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 12.464     ;
; -11.482 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 12.464     ;
; -11.482 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 12.464     ;
; -11.482 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 12.464     ;
; -11.482 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 12.464     ;
; -11.482 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 12.464     ;
; -11.482 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 12.464     ;
; -11.482 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 12.464     ;
; -10.998 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 11.980     ;
; -10.998 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 11.980     ;
; -10.998 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 11.980     ;
; -10.998 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 11.980     ;
; -10.998 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 11.980     ;
; -10.998 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 11.980     ;
; -10.998 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 11.980     ;
; -10.998 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 11.980     ;
; -10.997 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 11.979     ;
; -10.997 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 11.979     ;
; -10.997 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 11.979     ;
; -10.997 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 11.979     ;
; -10.997 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 11.979     ;
; -10.997 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 11.979     ;
; -10.997 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 11.979     ;
; -10.997 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 11.979     ;
; -10.994 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 11.976     ;
; -10.994 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 11.976     ;
; -10.994 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 11.976     ;
; -10.994 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 11.976     ;
; -10.994 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 11.976     ;
; -10.994 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 11.976     ;
; -10.994 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 11.976     ;
; -10.994 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 11.976     ;
; -10.991 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 11.973     ;
; -10.991 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 11.973     ;
; -10.991 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 11.973     ;
; -10.991 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 11.973     ;
+---------+----------------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                            ; Launch Clock                                                                                                         ; Latch Clock                                                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -5.356 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.348      ; 6.040      ;
; -5.356 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.348      ; 6.040      ;
; -5.356 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.348      ; 6.040      ;
; -5.356 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.348      ; 6.040      ;
; -5.356 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.348      ; 6.040      ;
; -5.356 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.348      ; 6.040      ;
; -5.356 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.348      ; 6.040      ;
; -5.064 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.140      ; 6.040      ;
; -5.064 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.140      ; 6.040      ;
; -5.064 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.140      ; 6.040      ;
; -5.064 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.140      ; 6.040      ;
; -5.064 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.140      ; 6.040      ;
; -5.064 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.140      ; 6.040      ;
; -5.064 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.140      ; 6.040      ;
; -1.191 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.304      ; 6.040      ;
; -0.983 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.512      ; 6.040      ;
; -0.691 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.304      ; 6.040      ;
; -0.483 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.512      ; 6.040      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_mem'                                                                                                                                                                                                   ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.696 ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4  ; clk          ; clk_mem     ; 1.000        ; 0.054      ; 1.715      ;
; -0.514 ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg2 ; clk          ; clk_mem     ; 1.000        ; 0.068      ; 1.547      ;
; -0.503 ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg5 ; clk          ; clk_mem     ; 1.000        ; 0.068      ; 1.536      ;
; -0.495 ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg6 ; clk          ; clk_mem     ; 1.000        ; 0.068      ; 1.528      ;
; -0.490 ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg1 ; clk          ; clk_mem     ; 1.000        ; 0.068      ; 1.523      ;
; -0.486 ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg7 ; clk          ; clk_mem     ; 1.000        ; 0.068      ; 1.519      ;
; -0.479 ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg3 ; clk          ; clk_mem     ; 1.000        ; 0.068      ; 1.512      ;
; -0.477 ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg4 ; clk          ; clk_mem     ; 1.000        ; 0.068      ; 1.510      ;
; -0.239 ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1  ; clk          ; clk_mem     ; 1.000        ; 0.054      ; 1.258      ;
; -0.230 ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5  ; clk          ; clk_mem     ; 1.000        ; 0.054      ; 1.249      ;
; -0.230 ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2  ; clk          ; clk_mem     ; 1.000        ; 0.054      ; 1.249      ;
; -0.224 ; pc:PC_P|address_out[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk_mem     ; 1.000        ; 0.068      ; 1.257      ;
; -0.219 ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7  ; clk          ; clk_mem     ; 1.000        ; 0.054      ; 1.238      ;
; -0.216 ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3  ; clk          ; clk_mem     ; 1.000        ; 0.054      ; 1.235      ;
; -0.211 ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6  ; clk          ; clk_mem     ; 1.000        ; 0.054      ; 1.230      ;
; 0.043  ; pc:PC_P|address_out[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk_mem     ; 1.000        ; 0.054      ; 0.976      ;
; 0.355  ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_mem     ; 1.000        ; 1.368      ; 1.978      ;
; 0.549  ; pc:PC_P|address_out[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_mem     ; 1.000        ; 1.368      ; 1.784      ;
; 0.551  ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_mem     ; 1.000        ; 1.368      ; 1.782      ;
; 0.555  ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_mem     ; 1.000        ; 1.368      ; 1.778      ;
; 0.804  ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_mem     ; 1.000        ; 1.368      ; 1.529      ;
; 0.809  ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_mem     ; 1.000        ; 1.368      ; 1.524      ;
; 0.814  ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_mem     ; 1.000        ; 1.368      ; 1.519      ;
; 0.817  ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_mem     ; 1.000        ; 1.368      ; 1.516      ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                            ; Launch Clock                                                                                                         ; Latch Clock                                                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.615 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.129      ; 4.723      ;
; -1.456 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.970      ; 4.723      ;
; -1.115 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.129      ; 4.723      ;
; -0.956 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.970      ; 4.723      ;
; 2.758  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.965      ; 4.723      ;
; 2.758  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.965      ; 4.723      ;
; 2.758  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.965      ; 4.723      ;
; 2.758  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.965      ; 4.723      ;
; 2.758  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.965      ; 4.723      ;
; 2.758  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.965      ; 4.723      ;
; 2.758  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.965      ; 4.723      ;
; 3.417  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 1.806      ; 4.723      ;
; 3.417  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 1.806      ; 4.723      ;
; 3.417  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 1.806      ; 4.723      ;
; 3.417  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 1.806      ; 4.723      ;
; 3.417  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 1.806      ; 4.723      ;
; 3.417  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 1.806      ; 4.723      ;
; 3.417  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 1.806      ; 4.723      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_mem'                                                                                                                                                                                                    ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.086 ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_mem     ; 0.000        ; 1.368      ; 1.516      ;
; -0.083 ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_mem     ; 0.000        ; 1.368      ; 1.519      ;
; -0.078 ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_mem     ; 0.000        ; 1.368      ; 1.524      ;
; -0.073 ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_mem     ; 0.000        ; 1.368      ; 1.529      ;
; 0.176  ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_mem     ; 0.000        ; 1.368      ; 1.778      ;
; 0.180  ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_mem     ; 0.000        ; 1.368      ; 1.782      ;
; 0.182  ; pc:PC_P|address_out[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_mem     ; 0.000        ; 1.368      ; 1.784      ;
; 0.376  ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_mem     ; 0.000        ; 1.368      ; 1.978      ;
; 0.688  ; pc:PC_P|address_out[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk_mem     ; 0.000        ; 0.054      ; 0.976      ;
; 0.942  ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6  ; clk          ; clk_mem     ; 0.000        ; 0.054      ; 1.230      ;
; 0.947  ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3  ; clk          ; clk_mem     ; 0.000        ; 0.054      ; 1.235      ;
; 0.950  ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7  ; clk          ; clk_mem     ; 0.000        ; 0.054      ; 1.238      ;
; 0.955  ; pc:PC_P|address_out[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk_mem     ; 0.000        ; 0.068      ; 1.257      ;
; 0.961  ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5  ; clk          ; clk_mem     ; 0.000        ; 0.054      ; 1.249      ;
; 0.961  ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2  ; clk          ; clk_mem     ; 0.000        ; 0.054      ; 1.249      ;
; 0.970  ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1  ; clk          ; clk_mem     ; 0.000        ; 0.054      ; 1.258      ;
; 1.208  ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg4 ; clk          ; clk_mem     ; 0.000        ; 0.068      ; 1.510      ;
; 1.210  ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg3 ; clk          ; clk_mem     ; 0.000        ; 0.068      ; 1.512      ;
; 1.217  ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg7 ; clk          ; clk_mem     ; 0.000        ; 0.068      ; 1.519      ;
; 1.221  ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg1 ; clk          ; clk_mem     ; 0.000        ; 0.068      ; 1.523      ;
; 1.226  ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg6 ; clk          ; clk_mem     ; 0.000        ; 0.068      ; 1.528      ;
; 1.234  ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg5 ; clk          ; clk_mem     ; 0.000        ; 0.068      ; 1.536      ;
; 1.245  ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg2 ; clk          ; clk_mem     ; 0.000        ; 0.068      ; 1.547      ;
; 1.427  ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4  ; clk          ; clk_mem     ; 0.000        ; 0.054      ; 1.715      ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                ; Launch Clock                                                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.794 ; somador:s1|result[24]                                                                                                ; somador:s2|result[24]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.060      ;
; 0.931 ; somador:s2|result[2]                                                                                                 ; pc:PC_P|address_out[0] ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.197      ;
; 0.954 ; somador:s1|result[31]                                                                                                ; somador:s2|result[31]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.015      ; 1.235      ;
; 0.977 ; somador:s1|result[25]                                                                                                ; somador:s2|result[25]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.003      ; 1.246      ;
; 0.977 ; somador:s1|result[29]                                                                                                ; somador:s2|result[29]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.003      ; 1.246      ;
; 0.982 ; somador:s1|result[28]                                                                                                ; somador:s2|result[28]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.003      ; 1.251      ;
; 0.982 ; somador:s1|result[30]                                                                                                ; somador:s2|result[30]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.003      ; 1.251      ;
; 0.983 ; somador:s1|result[27]                                                                                                ; somador:s2|result[27]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.003      ; 1.252      ;
; 1.155 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.796      ; 4.426      ;
; 1.159 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.796      ; 4.430      ;
; 1.164 ; somador:s1|result[31]                                                                                                ; pc:PC_P|address_out[1] ; clk                                                                                                                  ; clk         ; 0.000        ; -0.013     ; 1.417      ;
; 1.195 ; somador:s1|result[26]                                                                                                ; somador:s2|result[26]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.003      ; 1.464      ;
; 1.208 ; pc:PC_P|address_out[7]                                                                                               ; somador:s1|result[31]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.013      ; 1.487      ;
; 1.260 ; somador:s2|result[3]                                                                                                 ; pc:PC_P|address_out[1] ; clk                                                                                                                  ; clk         ; 0.000        ; -0.013     ; 1.513      ;
; 1.273 ; somador:s1|result[24]                                                                                                ; somador:s2|result[25]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.539      ;
; 1.344 ; somador:s1|result[24]                                                                                                ; somador:s2|result[26]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.610      ;
; 1.352 ; pc:PC_P|address_out[5]                                                                                               ; somador:s1|result[29]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.025      ; 1.643      ;
; 1.358 ; pc:PC_P|address_out[4]                                                                                               ; somador:s1|result[28]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.025      ; 1.649      ;
; 1.360 ; somador:s1|result[29]                                                                                                ; somador:s2|result[30]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.003      ; 1.629      ;
; 1.360 ; somador:s1|result[25]                                                                                                ; somador:s2|result[26]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.003      ; 1.629      ;
; 1.366 ; somador:s1|result[27]                                                                                                ; somador:s2|result[28]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.003      ; 1.635      ;
; 1.368 ; pc:PC_P|address_out[3]                                                                                               ; somador:s1|result[27]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.025      ; 1.659      ;
; 1.369 ; somador:s1|result[30]                                                                                                ; somador:s2|result[31]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.003      ; 1.638      ;
; 1.369 ; somador:s1|result[28]                                                                                                ; somador:s2|result[29]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.003      ; 1.638      ;
; 1.383 ; pc:PC_P|address_out[6]                                                                                               ; somador:s1|result[30]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.025      ; 1.674      ;
; 1.393 ; pc:PC_P|address_out[1]                                                                                               ; somador:s1|result[25]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.025      ; 1.684      ;
; 1.400 ; pc:PC_P|address_out[2]                                                                                               ; somador:s1|result[26]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.025      ; 1.691      ;
; 1.415 ; somador:s1|result[24]                                                                                                ; somador:s2|result[27]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.681      ;
; 1.420 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[2]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.796      ; 4.691      ;
; 1.426 ; somador:s2|result[9]                                                                                                 ; pc:PC_P|address_out[7] ; clk                                                                                                                  ; clk         ; 0.000        ; -0.040     ; 1.652      ;
; 1.431 ; somador:s1|result[29]                                                                                                ; somador:s2|result[31]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.003      ; 1.700      ;
; 1.431 ; somador:s1|result[25]                                                                                                ; somador:s2|result[27]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.003      ; 1.700      ;
; 1.437 ; somador:s1|result[27]                                                                                                ; somador:s2|result[29]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.003      ; 1.706      ;
; 1.439 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[6]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.836      ; 4.750      ;
; 1.440 ; somador:s1|result[28]                                                                                                ; somador:s2|result[30]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.003      ; 1.709      ;
; 1.441 ; somador:s2|result[4]                                                                                                 ; pc:PC_P|address_out[2] ; clk                                                                                                                  ; clk         ; 0.000        ; -0.040     ; 1.667      ;
; 1.443 ; somador:s2|result[5]                                                                                                 ; pc:PC_P|address_out[3] ; clk                                                                                                                  ; clk         ; 0.000        ; -0.040     ; 1.669      ;
; 1.466 ; pc:PC_P|address_out[0]                                                                                               ; somador:s1|result[24]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.028      ; 1.760      ;
; 1.468 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[4]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.836      ; 4.779      ;
; 1.474 ; somador:s2|result[7]                                                                                                 ; pc:PC_P|address_out[5] ; clk                                                                                                                  ; clk         ; 0.000        ; -0.040     ; 1.700      ;
; 1.486 ; somador:s1|result[24]                                                                                                ; somador:s2|result[28]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.752      ;
; 1.489 ; somador:s2|result[8]                                                                                                 ; pc:PC_P|address_out[6] ; clk                                                                                                                  ; clk         ; 0.000        ; -0.040     ; 1.715      ;
; 1.502 ; somador:s1|result[25]                                                                                                ; somador:s2|result[28]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.003      ; 1.771      ;
; 1.508 ; somador:s1|result[27]                                                                                                ; somador:s2|result[30]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.003      ; 1.777      ;
; 1.511 ; somador:s1|result[28]                                                                                                ; somador:s2|result[31]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.003      ; 1.780      ;
; 1.557 ; somador:s1|result[24]                                                                                                ; somador:s2|result[29]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.823      ;
; 1.573 ; somador:s1|result[25]                                                                                                ; somador:s2|result[29]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.003      ; 1.842      ;
; 1.579 ; somador:s1|result[27]                                                                                                ; somador:s2|result[31]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.003      ; 1.848      ;
; 1.582 ; somador:s1|result[26]                                                                                                ; somador:s2|result[27]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.003      ; 1.851      ;
; 1.628 ; somador:s1|result[24]                                                                                                ; somador:s2|result[30]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.894      ;
; 1.644 ; somador:s1|result[25]                                                                                                ; somador:s2|result[30]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.003      ; 1.913      ;
; 1.653 ; somador:s1|result[26]                                                                                                ; somador:s2|result[28]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.003      ; 1.922      ;
; 1.655 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.796      ; 4.426      ;
; 1.659 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.796      ; 4.430      ;
; 1.672 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[7]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.836      ; 4.983      ;
; 1.699 ; somador:s1|result[24]                                                                                                ; somador:s2|result[31]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.965      ;
; 1.715 ; somador:s1|result[25]                                                                                                ; somador:s2|result[31]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.003      ; 1.984      ;
; 1.724 ; somador:s1|result[26]                                                                                                ; somador:s2|result[29]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.003      ; 1.993      ;
; 1.726 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[5]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.836      ; 5.037      ;
; 1.795 ; somador:s1|result[26]                                                                                                ; somador:s2|result[30]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.003      ; 2.064      ;
; 1.866 ; somador:s1|result[26]                                                                                                ; somador:s2|result[31]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.003      ; 2.135      ;
; 1.896 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[8]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.836      ; 5.207      ;
; 1.920 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[2]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.796      ; 4.691      ;
; 1.939 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[6]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.836      ; 4.750      ;
; 1.946 ; somador:s2|result[6]                                                                                                 ; pc:PC_P|address_out[4] ; clk                                                                                                                  ; clk         ; 0.000        ; -0.040     ; 2.172      ;
; 1.968 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[4]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.836      ; 4.779      ;
; 2.036 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.796      ; 5.307      ;
; 2.044 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.796      ; 5.315      ;
; 2.046 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.796      ; 5.317      ;
; 2.050 ; somador:s1|result[30]                                                                                                ; pc:PC_P|address_out[0] ; clk                                                                                                                  ; clk         ; 0.000        ; -0.025     ; 2.291      ;
; 2.055 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[9]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.836      ; 5.366      ;
; 2.081 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.796      ; 5.352      ;
; 2.126 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[10]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.836      ; 5.437      ;
; 2.172 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[7]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.836      ; 4.983      ;
; 2.197 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[11]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.836      ; 5.508      ;
; 2.226 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[5]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.836      ; 5.037      ;
; 2.268 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[12]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.836      ; 5.579      ;
; 2.322 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[3]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.809      ; 5.606      ;
; 2.339 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[13]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.836      ; 5.650      ;
; 2.396 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[8]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.836      ; 5.207      ;
; 2.410 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[14]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.836      ; 5.721      ;
; 2.481 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[15]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.836      ; 5.792      ;
; 2.536 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.796      ; 5.307      ;
; 2.544 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.796      ; 5.315      ;
; 2.546 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.796      ; 5.317      ;
; 2.552 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[16]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.836      ; 5.863      ;
; 2.555 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[9]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.836      ; 5.366      ;
; 2.581 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.796      ; 5.352      ;
; 2.584 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.796      ; 5.855      ;
; 2.614 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.796      ; 5.885      ;
; 2.626 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[10]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.836      ; 5.437      ;
; 2.697 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[11]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.836      ; 5.508      ;
; 2.710 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[17]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.824      ; 6.009      ;
; 2.768 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[12]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.836      ; 5.579      ;
; 2.781 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[18]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.824      ; 6.080      ;
; 2.822 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[3]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.809      ; 5.606      ;
; 2.839 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[13]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.836      ; 5.650      ;
; 2.852 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[19]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.824      ; 6.151      ;
; 2.910 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[14]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.836      ; 5.721      ;
; 2.923 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[20]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.824      ; 6.222      ;
+-------+----------------------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_mem'                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk_mem ; Rise       ; clk_mem                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_mem ; Rise       ; clk_mem|combout                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_mem ; Rise       ; clk_mem|combout                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_mem ; Rise       ; clk_mem~clkctrl|inclk[0]                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_mem ; Rise       ; clk_mem~clkctrl|inclk[0]                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_mem ; Rise       ; clk_mem~clkctrl|outclk                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_mem ; Rise       ; clk_mem~clkctrl|outclk                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_mem ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_mem ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_mem ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a20|clk0                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_mem ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a20|clk0                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_mem ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a6|clk0                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_mem ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a6|clk0                                                              ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:PC_P|address_out[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:PC_P|address_out[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:PC_P|address_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:PC_P|address_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:PC_P|address_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:PC_P|address_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:PC_P|address_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:PC_P|address_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:PC_P|address_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:PC_P|address_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:PC_P|address_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:PC_P|address_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:PC_P|address_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:PC_P|address_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:PC_P|address_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:PC_P|address_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s1|result[24]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s1|result[24]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s1|result[25]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s1|result[25]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s1|result[26]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s1|result[26]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s1|result[27]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s1|result[27]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s1|result[28]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s1|result[28]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s1|result[29]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s1|result[29]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s1|result[30]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s1|result[30]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s1|result[31]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s1|result[31]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[10]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[10]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[11]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[11]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[12]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[12]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[13]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[13]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[14]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[14]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[15]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[15]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[16]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[16]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[17]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[17]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[18]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[18]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[19]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[19]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[20]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[20]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[21]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[21]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[22]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[22]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[23]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[23]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[24]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[24]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[25]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[25]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[26]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[26]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[27]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[27]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[28]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[28]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[29]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[29]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[30]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[30]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[31]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[31]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[6]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[7]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[7]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[8]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[8]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[9]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[9]    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_P|address_out[0]|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_P|address_out[0]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_P|address_out[1]|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_P|address_out[1]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_P|address_out[2]|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_P|address_out[2]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_P|address_out[3]|clk ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                              ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                ; Clock Edge ; Target                                                              ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------+
; -0.325 ; -0.325       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; breg_ula:bregula|c_ula:c_ula|c4[2]                                  ;
; -0.325 ; -0.325       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; breg_ula:bregula|c_ula:c_ula|c4[2]                                  ;
; -0.325 ; -0.325       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|combout                                        ;
; -0.325 ; -0.325       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|combout                                        ;
; -0.325 ; -0.325       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|datad                                          ;
; -0.325 ; -0.325       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|datad                                          ;
; -0.325 ; -0.325       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[2]|datac                                           ;
; -0.325 ; -0.325       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[2]|datac                                           ;
; -0.325 ; -0.325       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~5|combout                                       ;
; -0.325 ; -0.325       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~5|combout                                       ;
; 0.042  ; 0.042        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; breg_ula:bregula|c_ula:c_ula|c4[2]                                  ;
; 0.042  ; 0.042        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; breg_ula:bregula|c_ula:c_ula|c4[2]                                  ;
; 0.042  ; 0.042        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|combout                                        ;
; 0.042  ; 0.042        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|combout                                        ;
; 0.042  ; 0.042        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[2]|datac                                           ;
; 0.042  ; 0.042        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[2]|datac                                           ;
; 0.078  ; 0.078        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~1|combout                                      ;
; 0.078  ; 0.078        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~1|combout                                      ;
; 0.078  ; 0.078        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~5|datad                                         ;
; 0.078  ; 0.078        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~5|datad                                         ;
; 0.259  ; 0.259        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datad                                          ;
; 0.259  ; 0.259        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datad                                          ;
; 0.259  ; 0.259        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|combout                                       ;
; 0.259  ; 0.259        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|combout                                       ;
; 0.295  ; 0.295        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal2~0|combout                                      ;
; 0.295  ; 0.295        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal2~0|combout                                      ;
; 0.295  ; 0.295        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~5|datab                                         ;
; 0.295  ; 0.295        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~5|datab                                         ;
; 0.402  ; 0.402        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~0|combout                                      ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~0|combout                                      ;
; 0.402  ; 0.402        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal2~0|datad                                        ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal2~0|datad                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|datac                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|datac                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|datad                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|datad                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~1|dataa                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~1|dataa                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~1|datab                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~1|datab                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~1|datac                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~1|datac                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~1|datad                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~1|datad                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|combout                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|combout                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|dataa                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|dataa                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|datab                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|datab                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|datac                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|datac                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|dataa                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|dataa                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datac                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datac                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|dataa                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|dataa                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|datab                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|datab                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|datac                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|datac                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[1] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[1] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[2] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[2] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[3] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[3] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[4] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[4] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[5] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[5] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[6] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[6] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[7] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[7] ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                     ;
+--------------+----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                      ;
+--------------+----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------------+
; display0[*]  ; clk                                                                                                                  ; 10.450 ; 10.450 ; Rise       ; clk                                                                                                                  ;
;  display0[0] ; clk                                                                                                                  ; 9.936  ; 9.936  ; Rise       ; clk                                                                                                                  ;
;  display0[1] ; clk                                                                                                                  ; 10.450 ; 10.450 ; Rise       ; clk                                                                                                                  ;
;  display0[2] ; clk                                                                                                                  ; 10.416 ; 10.416 ; Rise       ; clk                                                                                                                  ;
;  display0[3] ; clk                                                                                                                  ; 10.426 ; 10.426 ; Rise       ; clk                                                                                                                  ;
;  display0[4] ; clk                                                                                                                  ; 9.967  ; 9.967  ; Rise       ; clk                                                                                                                  ;
;  display0[5] ; clk                                                                                                                  ; 9.691  ; 9.691  ; Rise       ; clk                                                                                                                  ;
;  display0[6] ; clk                                                                                                                  ; 9.751  ; 9.751  ; Rise       ; clk                                                                                                                  ;
; display1[*]  ; clk                                                                                                                  ; 10.584 ; 10.584 ; Rise       ; clk                                                                                                                  ;
;  display1[0] ; clk                                                                                                                  ; 10.351 ; 10.351 ; Rise       ; clk                                                                                                                  ;
;  display1[1] ; clk                                                                                                                  ; 10.584 ; 10.584 ; Rise       ; clk                                                                                                                  ;
;  display1[2] ; clk                                                                                                                  ; 9.551  ; 9.551  ; Rise       ; clk                                                                                                                  ;
;  display1[3] ; clk                                                                                                                  ; 10.565 ; 10.565 ; Rise       ; clk                                                                                                                  ;
;  display1[4] ; clk                                                                                                                  ; 10.534 ; 10.534 ; Rise       ; clk                                                                                                                  ;
;  display1[5] ; clk                                                                                                                  ; 9.874  ; 9.874  ; Rise       ; clk                                                                                                                  ;
;  display1[6] ; clk                                                                                                                  ; 10.561 ; 10.561 ; Rise       ; clk                                                                                                                  ;
; display2[*]  ; clk                                                                                                                  ; 11.337 ; 11.337 ; Rise       ; clk                                                                                                                  ;
;  display2[0] ; clk                                                                                                                  ; 11.140 ; 11.140 ; Rise       ; clk                                                                                                                  ;
;  display2[1] ; clk                                                                                                                  ; 10.887 ; 10.887 ; Rise       ; clk                                                                                                                  ;
;  display2[2] ; clk                                                                                                                  ; 10.884 ; 10.884 ; Rise       ; clk                                                                                                                  ;
;  display2[3] ; clk                                                                                                                  ; 11.097 ; 11.097 ; Rise       ; clk                                                                                                                  ;
;  display2[4] ; clk                                                                                                                  ; 10.912 ; 10.912 ; Rise       ; clk                                                                                                                  ;
;  display2[5] ; clk                                                                                                                  ; 10.919 ; 10.919 ; Rise       ; clk                                                                                                                  ;
;  display2[6] ; clk                                                                                                                  ; 11.337 ; 11.337 ; Rise       ; clk                                                                                                                  ;
; display3[*]  ; clk                                                                                                                  ; 9.480  ; 9.480  ; Rise       ; clk                                                                                                                  ;
;  display3[0] ; clk                                                                                                                  ; 8.691  ; 8.691  ; Rise       ; clk                                                                                                                  ;
;  display3[1] ; clk                                                                                                                  ; 8.672  ; 8.672  ; Rise       ; clk                                                                                                                  ;
;  display3[2] ; clk                                                                                                                  ; 8.907  ; 8.907  ; Rise       ; clk                                                                                                                  ;
;  display3[3] ; clk                                                                                                                  ; 9.480  ; 9.480  ; Rise       ; clk                                                                                                                  ;
;  display3[4] ; clk                                                                                                                  ; 8.673  ; 8.673  ; Rise       ; clk                                                                                                                  ;
;  display3[5] ; clk                                                                                                                  ; 9.395  ; 9.395  ; Rise       ; clk                                                                                                                  ;
;  display3[6] ; clk                                                                                                                  ; 9.280  ; 9.280  ; Rise       ; clk                                                                                                                  ;
; display4[*]  ; clk                                                                                                                  ; 10.198 ; 10.198 ; Rise       ; clk                                                                                                                  ;
;  display4[0] ; clk                                                                                                                  ; 10.198 ; 10.198 ; Rise       ; clk                                                                                                                  ;
;  display4[1] ; clk                                                                                                                  ; 10.154 ; 10.154 ; Rise       ; clk                                                                                                                  ;
;  display4[2] ; clk                                                                                                                  ; 10.176 ; 10.176 ; Rise       ; clk                                                                                                                  ;
;  display4[3] ; clk                                                                                                                  ; 9.709  ; 9.709  ; Rise       ; clk                                                                                                                  ;
;  display4[4] ; clk                                                                                                                  ; 9.476  ; 9.476  ; Rise       ; clk                                                                                                                  ;
;  display4[5] ; clk                                                                                                                  ; 9.717  ; 9.717  ; Rise       ; clk                                                                                                                  ;
;  display4[6] ; clk                                                                                                                  ; 9.912  ; 9.912  ; Rise       ; clk                                                                                                                  ;
; display5[*]  ; clk                                                                                                                  ; 9.983  ; 9.983  ; Rise       ; clk                                                                                                                  ;
;  display5[0] ; clk                                                                                                                  ; 9.983  ; 9.983  ; Rise       ; clk                                                                                                                  ;
;  display5[1] ; clk                                                                                                                  ; 9.047  ; 9.047  ; Rise       ; clk                                                                                                                  ;
;  display5[2] ; clk                                                                                                                  ; 9.263  ; 9.263  ; Rise       ; clk                                                                                                                  ;
;  display5[3] ; clk                                                                                                                  ; 9.042  ; 9.042  ; Rise       ; clk                                                                                                                  ;
;  display5[4] ; clk                                                                                                                  ; 9.599  ; 9.599  ; Rise       ; clk                                                                                                                  ;
;  display5[5] ; clk                                                                                                                  ; 9.739  ; 9.739  ; Rise       ; clk                                                                                                                  ;
;  display5[6] ; clk                                                                                                                  ; 9.536  ; 9.536  ; Rise       ; clk                                                                                                                  ;
; display6[*]  ; clk                                                                                                                  ; 10.537 ; 10.537 ; Rise       ; clk                                                                                                                  ;
;  display6[0] ; clk                                                                                                                  ; 10.313 ; 10.313 ; Rise       ; clk                                                                                                                  ;
;  display6[1] ; clk                                                                                                                  ; 10.243 ; 10.243 ; Rise       ; clk                                                                                                                  ;
;  display6[2] ; clk                                                                                                                  ; 10.297 ; 10.297 ; Rise       ; clk                                                                                                                  ;
;  display6[3] ; clk                                                                                                                  ; 10.299 ; 10.299 ; Rise       ; clk                                                                                                                  ;
;  display6[4] ; clk                                                                                                                  ; 10.537 ; 10.537 ; Rise       ; clk                                                                                                                  ;
;  display6[5] ; clk                                                                                                                  ; 9.825  ; 9.825  ; Rise       ; clk                                                                                                                  ;
;  display6[6] ; clk                                                                                                                  ; 10.005 ; 10.005 ; Rise       ; clk                                                                                                                  ;
; display7[*]  ; clk                                                                                                                  ; 10.762 ; 10.762 ; Rise       ; clk                                                                                                                  ;
;  display7[0] ; clk                                                                                                                  ; 10.173 ; 10.173 ; Rise       ; clk                                                                                                                  ;
;  display7[1] ; clk                                                                                                                  ; 10.762 ; 10.762 ; Rise       ; clk                                                                                                                  ;
;  display7[2] ; clk                                                                                                                  ; 9.991  ; 9.991  ; Rise       ; clk                                                                                                                  ;
;  display7[3] ; clk                                                                                                                  ; 10.001 ; 10.001 ; Rise       ; clk                                                                                                                  ;
;  display7[4] ; clk                                                                                                                  ; 10.238 ; 10.238 ; Rise       ; clk                                                                                                                  ;
;  display7[5] ; clk                                                                                                                  ; 10.451 ; 10.451 ; Rise       ; clk                                                                                                                  ;
;  display7[6] ; clk                                                                                                                  ; 10.441 ; 10.441 ; Rise       ; clk                                                                                                                  ;
; display0[*]  ; clk_mem                                                                                                              ; 21.412 ; 21.412 ; Rise       ; clk_mem                                                                                                              ;
;  display0[0] ; clk_mem                                                                                                              ; 20.894 ; 20.894 ; Rise       ; clk_mem                                                                                                              ;
;  display0[1] ; clk_mem                                                                                                              ; 21.412 ; 21.412 ; Rise       ; clk_mem                                                                                                              ;
;  display0[2] ; clk_mem                                                                                                              ; 21.376 ; 21.376 ; Rise       ; clk_mem                                                                                                              ;
;  display0[3] ; clk_mem                                                                                                              ; 21.381 ; 21.381 ; Rise       ; clk_mem                                                                                                              ;
;  display0[4] ; clk_mem                                                                                                              ; 20.931 ; 20.931 ; Rise       ; clk_mem                                                                                                              ;
;  display0[5] ; clk_mem                                                                                                              ; 20.645 ; 20.645 ; Rise       ; clk_mem                                                                                                              ;
;  display0[6] ; clk_mem                                                                                                              ; 20.712 ; 20.712 ; Rise       ; clk_mem                                                                                                              ;
; display1[*]  ; clk_mem                                                                                                              ; 21.576 ; 21.576 ; Rise       ; clk_mem                                                                                                              ;
;  display1[0] ; clk_mem                                                                                                              ; 21.343 ; 21.343 ; Rise       ; clk_mem                                                                                                              ;
;  display1[1] ; clk_mem                                                                                                              ; 21.576 ; 21.576 ; Rise       ; clk_mem                                                                                                              ;
;  display1[2] ; clk_mem                                                                                                              ; 20.509 ; 20.509 ; Rise       ; clk_mem                                                                                                              ;
;  display1[3] ; clk_mem                                                                                                              ; 21.557 ; 21.557 ; Rise       ; clk_mem                                                                                                              ;
;  display1[4] ; clk_mem                                                                                                              ; 21.526 ; 21.526 ; Rise       ; clk_mem                                                                                                              ;
;  display1[5] ; clk_mem                                                                                                              ; 20.859 ; 20.859 ; Rise       ; clk_mem                                                                                                              ;
;  display1[6] ; clk_mem                                                                                                              ; 21.542 ; 21.542 ; Rise       ; clk_mem                                                                                                              ;
; display2[*]  ; clk_mem                                                                                                              ; 22.928 ; 22.928 ; Rise       ; clk_mem                                                                                                              ;
;  display2[0] ; clk_mem                                                                                                              ; 22.718 ; 22.718 ; Rise       ; clk_mem                                                                                                              ;
;  display2[1] ; clk_mem                                                                                                              ; 22.481 ; 22.481 ; Rise       ; clk_mem                                                                                                              ;
;  display2[2] ; clk_mem                                                                                                              ; 22.476 ; 22.476 ; Rise       ; clk_mem                                                                                                              ;
;  display2[3] ; clk_mem                                                                                                              ; 22.679 ; 22.679 ; Rise       ; clk_mem                                                                                                              ;
;  display2[4] ; clk_mem                                                                                                              ; 22.495 ; 22.495 ; Rise       ; clk_mem                                                                                                              ;
;  display2[5] ; clk_mem                                                                                                              ; 22.510 ; 22.510 ; Rise       ; clk_mem                                                                                                              ;
;  display2[6] ; clk_mem                                                                                                              ; 22.928 ; 22.928 ; Rise       ; clk_mem                                                                                                              ;
; display3[*]  ; clk_mem                                                                                                              ; 22.012 ; 22.012 ; Rise       ; clk_mem                                                                                                              ;
;  display3[0] ; clk_mem                                                                                                              ; 21.223 ; 21.223 ; Rise       ; clk_mem                                                                                                              ;
;  display3[1] ; clk_mem                                                                                                              ; 21.203 ; 21.203 ; Rise       ; clk_mem                                                                                                              ;
;  display3[2] ; clk_mem                                                                                                              ; 21.439 ; 21.439 ; Rise       ; clk_mem                                                                                                              ;
;  display3[3] ; clk_mem                                                                                                              ; 22.012 ; 22.012 ; Rise       ; clk_mem                                                                                                              ;
;  display3[4] ; clk_mem                                                                                                              ; 21.178 ; 21.178 ; Rise       ; clk_mem                                                                                                              ;
;  display3[5] ; clk_mem                                                                                                              ; 21.929 ; 21.929 ; Rise       ; clk_mem                                                                                                              ;
;  display3[6] ; clk_mem                                                                                                              ; 21.833 ; 21.833 ; Rise       ; clk_mem                                                                                                              ;
; display4[*]  ; clk_mem                                                                                                              ; 22.720 ; 22.720 ; Rise       ; clk_mem                                                                                                              ;
;  display4[0] ; clk_mem                                                                                                              ; 22.720 ; 22.720 ; Rise       ; clk_mem                                                                                                              ;
;  display4[1] ; clk_mem                                                                                                              ; 22.675 ; 22.675 ; Rise       ; clk_mem                                                                                                              ;
;  display4[2] ; clk_mem                                                                                                              ; 22.700 ; 22.700 ; Rise       ; clk_mem                                                                                                              ;
;  display4[3] ; clk_mem                                                                                                              ; 22.226 ; 22.226 ; Rise       ; clk_mem                                                                                                              ;
;  display4[4] ; clk_mem                                                                                                              ; 21.997 ; 21.997 ; Rise       ; clk_mem                                                                                                              ;
;  display4[5] ; clk_mem                                                                                                              ; 22.244 ; 22.244 ; Rise       ; clk_mem                                                                                                              ;
;  display4[6] ; clk_mem                                                                                                              ; 22.430 ; 22.430 ; Rise       ; clk_mem                                                                                                              ;
; display5[*]  ; clk_mem                                                                                                              ; 21.662 ; 21.662 ; Rise       ; clk_mem                                                                                                              ;
;  display5[0] ; clk_mem                                                                                                              ; 21.662 ; 21.662 ; Rise       ; clk_mem                                                                                                              ;
;  display5[1] ; clk_mem                                                                                                              ; 20.726 ; 20.726 ; Rise       ; clk_mem                                                                                                              ;
;  display5[2] ; clk_mem                                                                                                              ; 20.942 ; 20.942 ; Rise       ; clk_mem                                                                                                              ;
;  display5[3] ; clk_mem                                                                                                              ; 20.721 ; 20.721 ; Rise       ; clk_mem                                                                                                              ;
;  display5[4] ; clk_mem                                                                                                              ; 21.278 ; 21.278 ; Rise       ; clk_mem                                                                                                              ;
;  display5[5] ; clk_mem                                                                                                              ; 21.418 ; 21.418 ; Rise       ; clk_mem                                                                                                              ;
;  display5[6] ; clk_mem                                                                                                              ; 21.215 ; 21.215 ; Rise       ; clk_mem                                                                                                              ;
; display6[*]  ; clk_mem                                                                                                              ; 22.808 ; 22.808 ; Rise       ; clk_mem                                                                                                              ;
;  display6[0] ; clk_mem                                                                                                              ; 22.584 ; 22.584 ; Rise       ; clk_mem                                                                                                              ;
;  display6[1] ; clk_mem                                                                                                              ; 22.514 ; 22.514 ; Rise       ; clk_mem                                                                                                              ;
;  display6[2] ; clk_mem                                                                                                              ; 22.568 ; 22.568 ; Rise       ; clk_mem                                                                                                              ;
;  display6[3] ; clk_mem                                                                                                              ; 22.570 ; 22.570 ; Rise       ; clk_mem                                                                                                              ;
;  display6[4] ; clk_mem                                                                                                              ; 22.808 ; 22.808 ; Rise       ; clk_mem                                                                                                              ;
;  display6[5] ; clk_mem                                                                                                              ; 22.096 ; 22.096 ; Rise       ; clk_mem                                                                                                              ;
;  display6[6] ; clk_mem                                                                                                              ; 22.276 ; 22.276 ; Rise       ; clk_mem                                                                                                              ;
; display7[*]  ; clk_mem                                                                                                              ; 23.181 ; 23.181 ; Rise       ; clk_mem                                                                                                              ;
;  display7[0] ; clk_mem                                                                                                              ; 22.597 ; 22.597 ; Rise       ; clk_mem                                                                                                              ;
;  display7[1] ; clk_mem                                                                                                              ; 23.181 ; 23.181 ; Rise       ; clk_mem                                                                                                              ;
;  display7[2] ; clk_mem                                                                                                              ; 22.413 ; 22.413 ; Rise       ; clk_mem                                                                                                              ;
;  display7[3] ; clk_mem                                                                                                              ; 22.422 ; 22.422 ; Rise       ; clk_mem                                                                                                              ;
;  display7[4] ; clk_mem                                                                                                              ; 22.662 ; 22.662 ; Rise       ; clk_mem                                                                                                              ;
;  display7[5] ; clk_mem                                                                                                              ; 22.874 ; 22.874 ; Rise       ; clk_mem                                                                                                              ;
;  display7[6] ; clk_mem                                                                                                              ; 22.863 ; 22.863 ; Rise       ; clk_mem                                                                                                              ;
; display0[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.131 ; 17.131 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.613 ; 16.613 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.131 ; 17.131 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.095 ; 17.095 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.100 ; 17.100 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.650 ; 16.650 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.364 ; 16.364 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.431 ; 16.431 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display1[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.295 ; 17.295 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.062 ; 17.062 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.295 ; 17.295 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.228 ; 16.228 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.276 ; 17.276 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.245 ; 17.245 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.578 ; 16.578 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.261 ; 17.261 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display2[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.647 ; 18.647 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.437 ; 18.437 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.200 ; 18.200 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.195 ; 18.195 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.398 ; 18.398 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.214 ; 18.214 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.229 ; 18.229 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.647 ; 18.647 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display3[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.731 ; 17.731 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.942 ; 16.942 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.922 ; 16.922 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.158 ; 17.158 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.731 ; 17.731 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.897 ; 16.897 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.648 ; 17.648 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.552 ; 17.552 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display4[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.439 ; 18.439 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.439 ; 18.439 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.394 ; 18.394 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.419 ; 18.419 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.945 ; 17.945 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.716 ; 17.716 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.963 ; 17.963 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.149 ; 18.149 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display5[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.381 ; 17.381 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.381 ; 17.381 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.445 ; 16.445 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.661 ; 16.661 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.440 ; 16.440 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.997 ; 16.997 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.137 ; 17.137 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.934 ; 16.934 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display6[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.527 ; 18.527 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.303 ; 18.303 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.233 ; 18.233 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.287 ; 18.287 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.289 ; 18.289 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.527 ; 18.527 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.815 ; 17.815 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.995 ; 17.995 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display7[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.900 ; 18.900 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.316 ; 18.316 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.900 ; 18.900 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.132 ; 18.132 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.141 ; 18.141 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.381 ; 18.381 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.593 ; 18.593 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.582 ; 18.582 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display0[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.039 ; 17.039 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.521 ; 16.521 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.039 ; 17.039 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.003 ; 17.003 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.008 ; 17.008 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.558 ; 16.558 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.272 ; 16.272 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.339 ; 16.339 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display1[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.203 ; 17.203 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.970 ; 16.970 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.203 ; 17.203 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.136 ; 16.136 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.184 ; 17.184 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.153 ; 17.153 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.486 ; 16.486 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.169 ; 17.169 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display2[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.555 ; 18.555 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.345 ; 18.345 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.108 ; 18.108 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.103 ; 18.103 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.306 ; 18.306 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.122 ; 18.122 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.137 ; 18.137 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.555 ; 18.555 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display3[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.639 ; 17.639 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.850 ; 16.850 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.830 ; 16.830 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.066 ; 17.066 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.639 ; 17.639 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.805 ; 16.805 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.556 ; 17.556 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.460 ; 17.460 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display4[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.347 ; 18.347 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.347 ; 18.347 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.302 ; 18.302 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.327 ; 18.327 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.853 ; 17.853 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.624 ; 17.624 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.871 ; 17.871 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.057 ; 18.057 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display5[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.289 ; 17.289 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.289 ; 17.289 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.353 ; 16.353 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.569 ; 16.569 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.348 ; 16.348 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.905 ; 16.905 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.045 ; 17.045 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.842 ; 16.842 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display6[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.435 ; 18.435 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.211 ; 18.211 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.141 ; 18.141 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.195 ; 18.195 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.197 ; 18.197 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.435 ; 18.435 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.723 ; 17.723 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.903 ; 17.903 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display7[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.808 ; 18.808 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.224 ; 18.224 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.808 ; 18.808 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.040 ; 18.040 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.049 ; 18.049 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.289 ; 18.289 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.501 ; 18.501 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.490 ; 18.490 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                             ;
+--------------+----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                      ;
+--------------+----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------------+
; display0[*]  ; clk                                                                                                                  ; 8.572  ; 8.572  ; Rise       ; clk                                                                                                                  ;
;  display0[0] ; clk                                                                                                                  ; 8.817  ; 8.817  ; Rise       ; clk                                                                                                                  ;
;  display0[1] ; clk                                                                                                                  ; 9.331  ; 9.331  ; Rise       ; clk                                                                                                                  ;
;  display0[2] ; clk                                                                                                                  ; 9.297  ; 9.297  ; Rise       ; clk                                                                                                                  ;
;  display0[3] ; clk                                                                                                                  ; 9.307  ; 9.307  ; Rise       ; clk                                                                                                                  ;
;  display0[4] ; clk                                                                                                                  ; 8.848  ; 8.848  ; Rise       ; clk                                                                                                                  ;
;  display0[5] ; clk                                                                                                                  ; 8.572  ; 8.572  ; Rise       ; clk                                                                                                                  ;
;  display0[6] ; clk                                                                                                                  ; 8.632  ; 8.632  ; Rise       ; clk                                                                                                                  ;
; display1[*]  ; clk                                                                                                                  ; 9.055  ; 9.055  ; Rise       ; clk                                                                                                                  ;
;  display1[0] ; clk                                                                                                                  ; 10.169 ; 10.169 ; Rise       ; clk                                                                                                                  ;
;  display1[1] ; clk                                                                                                                  ; 10.402 ; 10.402 ; Rise       ; clk                                                                                                                  ;
;  display1[2] ; clk                                                                                                                  ; 9.055  ; 9.055  ; Rise       ; clk                                                                                                                  ;
;  display1[3] ; clk                                                                                                                  ; 10.384 ; 10.384 ; Rise       ; clk                                                                                                                  ;
;  display1[4] ; clk                                                                                                                  ; 10.352 ; 10.352 ; Rise       ; clk                                                                                                                  ;
;  display1[5] ; clk                                                                                                                  ; 9.687  ; 9.687  ; Rise       ; clk                                                                                                                  ;
;  display1[6] ; clk                                                                                                                  ; 10.370 ; 10.370 ; Rise       ; clk                                                                                                                  ;
; display2[*]  ; clk                                                                                                                  ; 9.442  ; 9.442  ; Rise       ; clk                                                                                                                  ;
;  display2[0] ; clk                                                                                                                  ; 9.693  ; 9.693  ; Rise       ; clk                                                                                                                  ;
;  display2[1] ; clk                                                                                                                  ; 9.447  ; 9.447  ; Rise       ; clk                                                                                                                  ;
;  display2[2] ; clk                                                                                                                  ; 9.442  ; 9.442  ; Rise       ; clk                                                                                                                  ;
;  display2[3] ; clk                                                                                                                  ; 9.652  ; 9.652  ; Rise       ; clk                                                                                                                  ;
;  display2[4] ; clk                                                                                                                  ; 9.468  ; 9.468  ; Rise       ; clk                                                                                                                  ;
;  display2[5] ; clk                                                                                                                  ; 9.477  ; 9.477  ; Rise       ; clk                                                                                                                  ;
;  display2[6] ; clk                                                                                                                  ; 9.895  ; 9.895  ; Rise       ; clk                                                                                                                  ;
; display3[*]  ; clk                                                                                                                  ; 8.465  ; 8.465  ; Rise       ; clk                                                                                                                  ;
;  display3[0] ; clk                                                                                                                  ; 8.510  ; 8.510  ; Rise       ; clk                                                                                                                  ;
;  display3[1] ; clk                                                                                                                  ; 8.490  ; 8.490  ; Rise       ; clk                                                                                                                  ;
;  display3[2] ; clk                                                                                                                  ; 8.726  ; 8.726  ; Rise       ; clk                                                                                                                  ;
;  display3[3] ; clk                                                                                                                  ; 9.299  ; 9.299  ; Rise       ; clk                                                                                                                  ;
;  display3[4] ; clk                                                                                                                  ; 8.465  ; 8.465  ; Rise       ; clk                                                                                                                  ;
;  display3[5] ; clk                                                                                                                  ; 9.216  ; 9.216  ; Rise       ; clk                                                                                                                  ;
;  display3[6] ; clk                                                                                                                  ; 9.120  ; 9.120  ; Rise       ; clk                                                                                                                  ;
; display4[*]  ; clk                                                                                                                  ; 8.992  ; 8.992  ; Rise       ; clk                                                                                                                  ;
;  display4[0] ; clk                                                                                                                  ; 9.716  ; 9.716  ; Rise       ; clk                                                                                                                  ;
;  display4[1] ; clk                                                                                                                  ; 9.671  ; 9.671  ; Rise       ; clk                                                                                                                  ;
;  display4[2] ; clk                                                                                                                  ; 9.700  ; 9.700  ; Rise       ; clk                                                                                                                  ;
;  display4[3] ; clk                                                                                                                  ; 9.220  ; 9.220  ; Rise       ; clk                                                                                                                  ;
;  display4[4] ; clk                                                                                                                  ; 8.992  ; 8.992  ; Rise       ; clk                                                                                                                  ;
;  display4[5] ; clk                                                                                                                  ; 9.241  ; 9.241  ; Rise       ; clk                                                                                                                  ;
;  display4[6] ; clk                                                                                                                  ; 9.423  ; 9.423  ; Rise       ; clk                                                                                                                  ;
; display5[*]  ; clk                                                                                                                  ; 8.757  ; 8.757  ; Rise       ; clk                                                                                                                  ;
;  display5[0] ; clk                                                                                                                  ; 9.698  ; 9.698  ; Rise       ; clk                                                                                                                  ;
;  display5[1] ; clk                                                                                                                  ; 8.768  ; 8.768  ; Rise       ; clk                                                                                                                  ;
;  display5[2] ; clk                                                                                                                  ; 8.977  ; 8.977  ; Rise       ; clk                                                                                                                  ;
;  display5[3] ; clk                                                                                                                  ; 8.757  ; 8.757  ; Rise       ; clk                                                                                                                  ;
;  display5[4] ; clk                                                                                                                  ; 9.322  ; 9.322  ; Rise       ; clk                                                                                                                  ;
;  display5[5] ; clk                                                                                                                  ; 9.454  ; 9.454  ; Rise       ; clk                                                                                                                  ;
;  display5[6] ; clk                                                                                                                  ; 9.251  ; 9.251  ; Rise       ; clk                                                                                                                  ;
; display6[*]  ; clk                                                                                                                  ; 8.877  ; 8.877  ; Rise       ; clk                                                                                                                  ;
;  display6[0] ; clk                                                                                                                  ; 9.380  ; 9.380  ; Rise       ; clk                                                                                                                  ;
;  display6[1] ; clk                                                                                                                  ; 9.308  ; 9.308  ; Rise       ; clk                                                                                                                  ;
;  display6[2] ; clk                                                                                                                  ; 9.353  ; 9.353  ; Rise       ; clk                                                                                                                  ;
;  display6[3] ; clk                                                                                                                  ; 9.358  ; 9.358  ; Rise       ; clk                                                                                                                  ;
;  display6[4] ; clk                                                                                                                  ; 9.589  ; 9.589  ; Rise       ; clk                                                                                                                  ;
;  display6[5] ; clk                                                                                                                  ; 8.877  ; 8.877  ; Rise       ; clk                                                                                                                  ;
;  display6[6] ; clk                                                                                                                  ; 9.052  ; 9.052  ; Rise       ; clk                                                                                                                  ;
; display7[*]  ; clk                                                                                                                  ; 8.578  ; 8.578  ; Rise       ; clk                                                                                                                  ;
;  display7[0] ; clk                                                                                                                  ; 8.775  ; 8.775  ; Rise       ; clk                                                                                                                  ;
;  display7[1] ; clk                                                                                                                  ; 9.357  ; 9.357  ; Rise       ; clk                                                                                                                  ;
;  display7[2] ; clk                                                                                                                  ; 8.578  ; 8.578  ; Rise       ; clk                                                                                                                  ;
;  display7[3] ; clk                                                                                                                  ; 8.588  ; 8.588  ; Rise       ; clk                                                                                                                  ;
;  display7[4] ; clk                                                                                                                  ; 8.829  ; 8.829  ; Rise       ; clk                                                                                                                  ;
;  display7[5] ; clk                                                                                                                  ; 9.052  ; 9.052  ; Rise       ; clk                                                                                                                  ;
;  display7[6] ; clk                                                                                                                  ; 9.042  ; 9.042  ; Rise       ; clk                                                                                                                  ;
; display0[*]  ; clk_mem                                                                                                              ; 12.002 ; 12.002 ; Rise       ; clk_mem                                                                                                              ;
;  display0[0] ; clk_mem                                                                                                              ; 12.247 ; 12.247 ; Rise       ; clk_mem                                                                                                              ;
;  display0[1] ; clk_mem                                                                                                              ; 12.762 ; 12.762 ; Rise       ; clk_mem                                                                                                              ;
;  display0[2] ; clk_mem                                                                                                              ; 12.727 ; 12.727 ; Rise       ; clk_mem                                                                                                              ;
;  display0[3] ; clk_mem                                                                                                              ; 12.738 ; 12.738 ; Rise       ; clk_mem                                                                                                              ;
;  display0[4] ; clk_mem                                                                                                              ; 12.271 ; 12.271 ; Rise       ; clk_mem                                                                                                              ;
;  display0[5] ; clk_mem                                                                                                              ; 12.002 ; 12.002 ; Rise       ; clk_mem                                                                                                              ;
;  display0[6] ; clk_mem                                                                                                              ; 12.062 ; 12.062 ; Rise       ; clk_mem                                                                                                              ;
; display1[*]  ; clk_mem                                                                                                              ; 13.672 ; 13.672 ; Rise       ; clk_mem                                                                                                              ;
;  display1[0] ; clk_mem                                                                                                              ; 14.790 ; 14.790 ; Rise       ; clk_mem                                                                                                              ;
;  display1[1] ; clk_mem                                                                                                              ; 15.023 ; 15.023 ; Rise       ; clk_mem                                                                                                              ;
;  display1[2] ; clk_mem                                                                                                              ; 13.672 ; 13.672 ; Rise       ; clk_mem                                                                                                              ;
;  display1[3] ; clk_mem                                                                                                              ; 15.005 ; 15.005 ; Rise       ; clk_mem                                                                                                              ;
;  display1[4] ; clk_mem                                                                                                              ; 14.973 ; 14.973 ; Rise       ; clk_mem                                                                                                              ;
;  display1[5] ; clk_mem                                                                                                              ; 14.308 ; 14.308 ; Rise       ; clk_mem                                                                                                              ;
;  display1[6] ; clk_mem                                                                                                              ; 14.991 ; 14.991 ; Rise       ; clk_mem                                                                                                              ;
; display2[*]  ; clk_mem                                                                                                              ; 14.042 ; 14.042 ; Rise       ; clk_mem                                                                                                              ;
;  display2[0] ; clk_mem                                                                                                              ; 14.285 ; 14.285 ; Rise       ; clk_mem                                                                                                              ;
;  display2[1] ; clk_mem                                                                                                              ; 14.046 ; 14.046 ; Rise       ; clk_mem                                                                                                              ;
;  display2[2] ; clk_mem                                                                                                              ; 14.042 ; 14.042 ; Rise       ; clk_mem                                                                                                              ;
;  display2[3] ; clk_mem                                                                                                              ; 14.244 ; 14.244 ; Rise       ; clk_mem                                                                                                              ;
;  display2[4] ; clk_mem                                                                                                              ; 14.061 ; 14.061 ; Rise       ; clk_mem                                                                                                              ;
;  display2[5] ; clk_mem                                                                                                              ; 14.075 ; 14.075 ; Rise       ; clk_mem                                                                                                              ;
;  display2[6] ; clk_mem                                                                                                              ; 14.493 ; 14.493 ; Rise       ; clk_mem                                                                                                              ;
; display3[*]  ; clk_mem                                                                                                              ; 12.047 ; 12.047 ; Rise       ; clk_mem                                                                                                              ;
;  display3[0] ; clk_mem                                                                                                              ; 12.092 ; 12.092 ; Rise       ; clk_mem                                                                                                              ;
;  display3[1] ; clk_mem                                                                                                              ; 12.072 ; 12.072 ; Rise       ; clk_mem                                                                                                              ;
;  display3[2] ; clk_mem                                                                                                              ; 12.308 ; 12.308 ; Rise       ; clk_mem                                                                                                              ;
;  display3[3] ; clk_mem                                                                                                              ; 12.881 ; 12.881 ; Rise       ; clk_mem                                                                                                              ;
;  display3[4] ; clk_mem                                                                                                              ; 12.047 ; 12.047 ; Rise       ; clk_mem                                                                                                              ;
;  display3[5] ; clk_mem                                                                                                              ; 12.798 ; 12.798 ; Rise       ; clk_mem                                                                                                              ;
;  display3[6] ; clk_mem                                                                                                              ; 12.702 ; 12.702 ; Rise       ; clk_mem                                                                                                              ;
; display4[*]  ; clk_mem                                                                                                              ; 12.778 ; 12.778 ; Rise       ; clk_mem                                                                                                              ;
;  display4[0] ; clk_mem                                                                                                              ; 13.500 ; 13.500 ; Rise       ; clk_mem                                                                                                              ;
;  display4[1] ; clk_mem                                                                                                              ; 13.456 ; 13.456 ; Rise       ; clk_mem                                                                                                              ;
;  display4[2] ; clk_mem                                                                                                              ; 13.478 ; 13.478 ; Rise       ; clk_mem                                                                                                              ;
;  display4[3] ; clk_mem                                                                                                              ; 13.011 ; 13.011 ; Rise       ; clk_mem                                                                                                              ;
;  display4[4] ; clk_mem                                                                                                              ; 12.778 ; 12.778 ; Rise       ; clk_mem                                                                                                              ;
;  display4[5] ; clk_mem                                                                                                              ; 13.019 ; 13.019 ; Rise       ; clk_mem                                                                                                              ;
;  display4[6] ; clk_mem                                                                                                              ; 13.214 ; 13.214 ; Rise       ; clk_mem                                                                                                              ;
; display5[*]  ; clk_mem                                                                                                              ; 12.226 ; 12.226 ; Rise       ; clk_mem                                                                                                              ;
;  display5[0] ; clk_mem                                                                                                              ; 13.167 ; 13.167 ; Rise       ; clk_mem                                                                                                              ;
;  display5[1] ; clk_mem                                                                                                              ; 12.230 ; 12.230 ; Rise       ; clk_mem                                                                                                              ;
;  display5[2] ; clk_mem                                                                                                              ; 12.443 ; 12.443 ; Rise       ; clk_mem                                                                                                              ;
;  display5[3] ; clk_mem                                                                                                              ; 12.226 ; 12.226 ; Rise       ; clk_mem                                                                                                              ;
;  display5[4] ; clk_mem                                                                                                              ; 12.782 ; 12.782 ; Rise       ; clk_mem                                                                                                              ;
;  display5[5] ; clk_mem                                                                                                              ; 12.923 ; 12.923 ; Rise       ; clk_mem                                                                                                              ;
;  display5[6] ; clk_mem                                                                                                              ; 12.720 ; 12.720 ; Rise       ; clk_mem                                                                                                              ;
; display6[*]  ; clk_mem                                                                                                              ; 11.887 ; 11.887 ; Rise       ; clk_mem                                                                                                              ;
;  display6[0] ; clk_mem                                                                                                              ; 12.390 ; 12.390 ; Rise       ; clk_mem                                                                                                              ;
;  display6[1] ; clk_mem                                                                                                              ; 12.318 ; 12.318 ; Rise       ; clk_mem                                                                                                              ;
;  display6[2] ; clk_mem                                                                                                              ; 12.363 ; 12.363 ; Rise       ; clk_mem                                                                                                              ;
;  display6[3] ; clk_mem                                                                                                              ; 12.368 ; 12.368 ; Rise       ; clk_mem                                                                                                              ;
;  display6[4] ; clk_mem                                                                                                              ; 12.599 ; 12.599 ; Rise       ; clk_mem                                                                                                              ;
;  display6[5] ; clk_mem                                                                                                              ; 11.887 ; 11.887 ; Rise       ; clk_mem                                                                                                              ;
;  display6[6] ; clk_mem                                                                                                              ; 12.062 ; 12.062 ; Rise       ; clk_mem                                                                                                              ;
; display7[*]  ; clk_mem                                                                                                              ; 11.630 ; 11.630 ; Rise       ; clk_mem                                                                                                              ;
;  display7[0] ; clk_mem                                                                                                              ; 11.829 ; 11.829 ; Rise       ; clk_mem                                                                                                              ;
;  display7[1] ; clk_mem                                                                                                              ; 12.411 ; 12.411 ; Rise       ; clk_mem                                                                                                              ;
;  display7[2] ; clk_mem                                                                                                              ; 11.630 ; 11.630 ; Rise       ; clk_mem                                                                                                              ;
;  display7[3] ; clk_mem                                                                                                              ; 11.642 ; 11.642 ; Rise       ; clk_mem                                                                                                              ;
;  display7[4] ; clk_mem                                                                                                              ; 11.883 ; 11.883 ; Rise       ; clk_mem                                                                                                              ;
;  display7[5] ; clk_mem                                                                                                              ; 12.106 ; 12.106 ; Rise       ; clk_mem                                                                                                              ;
;  display7[6] ; clk_mem                                                                                                              ; 12.096 ; 12.096 ; Rise       ; clk_mem                                                                                                              ;
; display0[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.208  ; 9.208  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.453  ; 9.453  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.968  ; 9.968  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.933  ; 9.933  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.944  ; 9.944  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.477  ; 9.477  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.208  ; 9.208  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.268  ; 9.268  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display1[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.656  ; 9.656  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.774 ; 10.774 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.007 ; 11.007 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.656  ; 9.656  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.989 ; 10.989 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.957 ; 10.957 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.292 ; 10.292 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.975 ; 10.975 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display2[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.669  ; 9.669  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.912  ; 9.912  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.673  ; 9.673  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.669  ; 9.669  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.871  ; 9.871  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.688  ; 9.688  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.702  ; 9.702  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.120 ; 10.120 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display3[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.285  ; 9.285  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.305  ; 9.305  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.285  ; 9.285  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.491  ; 9.491  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.095 ; 10.095 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.287  ; 9.287  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.010 ; 10.010 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.919  ; 9.919  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display4[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.343 ; 10.343 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.067 ; 11.067 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.022 ; 11.022 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.051 ; 11.051 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.571 ; 10.571 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.343 ; 10.343 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.592 ; 10.592 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.774 ; 10.774 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display5[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.622  ; 9.622  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.563 ; 10.563 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.626  ; 9.626  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.839  ; 9.839  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.622  ; 9.622  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.178 ; 10.178 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.319 ; 10.319 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.116 ; 10.116 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display6[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.963  ; 9.963  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.451 ; 10.451 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.381 ; 10.381 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.435 ; 10.435 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.437 ; 10.437 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.675 ; 10.675 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.963  ; 9.963  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.143 ; 10.143 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display7[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.505  ; 9.505  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.702  ; 9.702  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.284 ; 10.284 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.505  ; 9.505  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.515  ; 9.515  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.756  ; 9.756  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.979  ; 9.979  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.969  ; 9.969  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display0[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.208  ; 9.208  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.453  ; 9.453  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.968  ; 9.968  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.933  ; 9.933  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.944  ; 9.944  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.477  ; 9.477  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.208  ; 9.208  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.268  ; 9.268  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display1[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.656  ; 9.656  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.774 ; 10.774 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.007 ; 11.007 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.656  ; 9.656  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.989 ; 10.989 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.957 ; 10.957 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.292 ; 10.292 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.975 ; 10.975 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display2[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.669  ; 9.669  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.912  ; 9.912  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.673  ; 9.673  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.669  ; 9.669  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.871  ; 9.871  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.688  ; 9.688  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.702  ; 9.702  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.120 ; 10.120 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display3[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.285  ; 9.285  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.305  ; 9.305  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.285  ; 9.285  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.491  ; 9.491  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.095 ; 10.095 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.287  ; 9.287  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.010 ; 10.010 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.919  ; 9.919  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display4[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.343 ; 10.343 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.067 ; 11.067 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.022 ; 11.022 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.051 ; 11.051 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.571 ; 10.571 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.343 ; 10.343 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.592 ; 10.592 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.774 ; 10.774 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display5[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.622  ; 9.622  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.563 ; 10.563 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.626  ; 9.626  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.839  ; 9.839  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.622  ; 9.622  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.178 ; 10.178 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.319 ; 10.319 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.116 ; 10.116 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display6[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.963  ; 9.963  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.451 ; 10.451 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.381 ; 10.381 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.435 ; 10.435 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.437 ; 10.437 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.675 ; 10.675 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.963  ; 9.963  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.143 ; 10.143 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display7[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.505  ; 9.505  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.702  ; 9.702  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.284 ; 10.284 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.505  ; 9.505  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.515  ; 9.515  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.756  ; 9.756  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.979  ; 9.979  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.969  ; 9.969  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                                                  ; -5.372 ; -131.661      ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -2.496 ; -2.496        ;
; clk_mem                                                                                                              ; 0.225  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.716 ; -0.716        ;
; clk_mem                                                                                                              ; 0.052  ; 0.000         ;
; clk                                                                                                                  ; 0.357  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk_mem                                                                                                              ; -1.423 ; -69.684       ;
; clk                                                                                                                  ; -1.380 ; -47.380       ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.107  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; -5.372 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.856      ;
; -5.372 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.856      ;
; -5.372 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.856      ;
; -5.372 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.856      ;
; -5.372 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.856      ;
; -5.372 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.856      ;
; -5.372 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.856      ;
; -5.368 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.852      ;
; -5.368 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.852      ;
; -5.368 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.852      ;
; -5.368 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.852      ;
; -5.368 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.852      ;
; -5.368 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.852      ;
; -5.368 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.852      ;
; -5.209 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 6.184      ;
; -5.209 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 6.184      ;
; -5.209 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 6.184      ;
; -5.209 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 6.184      ;
; -5.209 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 6.184      ;
; -5.209 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 6.184      ;
; -5.209 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 6.184      ;
; -5.209 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 6.184      ;
; -5.205 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 6.180      ;
; -5.205 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 6.180      ;
; -5.205 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 6.180      ;
; -5.205 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 6.180      ;
; -5.205 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 6.180      ;
; -5.205 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 6.180      ;
; -5.205 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 6.180      ;
; -5.205 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 6.180      ;
; -5.136 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.620      ;
; -5.136 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.620      ;
; -5.136 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.620      ;
; -5.136 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.620      ;
; -5.136 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.620      ;
; -5.136 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.620      ;
; -5.136 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.620      ;
; -5.135 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.619      ;
; -5.135 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.619      ;
; -5.135 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.619      ;
; -5.135 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.619      ;
; -5.135 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.619      ;
; -5.135 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.619      ;
; -5.135 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.619      ;
; -5.132 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.616      ;
; -5.132 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.616      ;
; -5.132 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.616      ;
; -5.132 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.616      ;
; -5.132 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.616      ;
; -5.132 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.616      ;
; -5.132 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.616      ;
; -5.130 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.614      ;
; -5.130 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.614      ;
; -5.130 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.614      ;
; -5.130 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.614      ;
; -5.130 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.614      ;
; -5.130 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.614      ;
; -5.130 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.614      ;
; -5.122 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.606      ;
; -5.122 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.606      ;
; -5.122 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.606      ;
; -5.122 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.606      ;
; -5.122 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.606      ;
; -5.122 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.606      ;
; -5.122 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.606      ;
; -5.119 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.603      ;
; -5.119 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.603      ;
; -5.119 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.603      ;
; -5.119 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.603      ;
; -5.119 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.603      ;
; -5.119 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.603      ;
; -5.119 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -0.548     ; 5.603      ;
; -4.973 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 5.948      ;
; -4.973 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 5.948      ;
; -4.973 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 5.948      ;
; -4.973 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 5.948      ;
; -4.973 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 5.948      ;
; -4.973 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 5.948      ;
; -4.973 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 5.948      ;
; -4.973 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 5.948      ;
; -4.972 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 5.947      ;
; -4.972 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 5.947      ;
; -4.972 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 5.947      ;
; -4.972 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 5.947      ;
; -4.972 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 5.947      ;
; -4.972 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 5.947      ;
; -4.972 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 5.947      ;
; -4.972 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 5.947      ;
; -4.969 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 5.944      ;
; -4.969 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 5.944      ;
; -4.969 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 5.944      ;
; -4.969 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 5.944      ;
; -4.969 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 5.944      ;
; -4.969 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 5.944      ;
; -4.969 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 5.944      ;
; -4.969 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 5.944      ;
; -4.967 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 5.942      ;
; -4.967 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 5.942      ;
; -4.967 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 5.942      ;
; -4.967 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 5.942      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                            ; Launch Clock                                                                                                         ; Latch Clock                                                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.496 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.785      ; 3.289      ;
; -2.496 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.785      ; 3.289      ;
; -2.496 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.785      ; 3.289      ;
; -2.496 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.785      ; 3.289      ;
; -2.496 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.785      ; 3.289      ;
; -2.496 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.785      ; 3.289      ;
; -2.496 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.785      ; 3.289      ;
; -2.134 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.647      ; 3.289      ;
; -2.134 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.647      ; 3.289      ;
; -2.134 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.647      ; 3.289      ;
; -2.134 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.647      ; 3.289      ;
; -2.134 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.647      ; 3.289      ;
; -2.134 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.647      ; 3.289      ;
; -2.134 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.647      ; 3.289      ;
; -0.250 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.909      ; 3.289      ;
; -0.112 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.047      ; 3.289      ;
; 0.250  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.909      ; 3.289      ;
; 0.388  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.047      ; 3.289      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_mem'                                                                                                                                                                                                  ;
+-------+------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.225 ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4  ; clk          ; clk_mem     ; 1.000        ; 0.057      ; 0.831      ;
; 0.316 ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg2 ; clk          ; clk_mem     ; 1.000        ; 0.071      ; 0.754      ;
; 0.321 ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg5 ; clk          ; clk_mem     ; 1.000        ; 0.071      ; 0.749      ;
; 0.325 ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg6 ; clk          ; clk_mem     ; 1.000        ; 0.071      ; 0.745      ;
; 0.326 ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg1 ; clk          ; clk_mem     ; 1.000        ; 0.071      ; 0.744      ;
; 0.331 ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg7 ; clk          ; clk_mem     ; 1.000        ; 0.071      ; 0.739      ;
; 0.335 ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg3 ; clk          ; clk_mem     ; 1.000        ; 0.071      ; 0.735      ;
; 0.336 ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg4 ; clk          ; clk_mem     ; 1.000        ; 0.071      ; 0.734      ;
; 0.431 ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1  ; clk          ; clk_mem     ; 1.000        ; 0.057      ; 0.625      ;
; 0.436 ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2  ; clk          ; clk_mem     ; 1.000        ; 0.057      ; 0.620      ;
; 0.437 ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5  ; clk          ; clk_mem     ; 1.000        ; 0.057      ; 0.619      ;
; 0.442 ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7  ; clk          ; clk_mem     ; 1.000        ; 0.057      ; 0.614      ;
; 0.443 ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3  ; clk          ; clk_mem     ; 1.000        ; 0.057      ; 0.613      ;
; 0.446 ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6  ; clk          ; clk_mem     ; 1.000        ; 0.057      ; 0.610      ;
; 0.455 ; pc:PC_P|address_out[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk_mem     ; 1.000        ; 0.071      ; 0.615      ;
; 0.568 ; pc:PC_P|address_out[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk_mem     ; 1.000        ; 0.057      ; 0.488      ;
; 0.607 ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_mem     ; 1.000        ; 0.548      ; 0.940      ;
; 0.681 ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_mem     ; 1.000        ; 0.548      ; 0.866      ;
; 0.681 ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_mem     ; 1.000        ; 0.548      ; 0.866      ;
; 0.682 ; pc:PC_P|address_out[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_mem     ; 1.000        ; 0.548      ; 0.865      ;
; 0.803 ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_mem     ; 1.000        ; 0.548      ; 0.744      ;
; 0.805 ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_mem     ; 1.000        ; 0.548      ; 0.742      ;
; 0.807 ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_mem     ; 1.000        ; 0.548      ; 0.740      ;
; 0.809 ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_mem     ; 1.000        ; 0.548      ; 0.738      ;
+-------+------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                            ; Launch Clock                                                                                                         ; Latch Clock                                                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.716 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.302      ; 2.708      ;
; -0.633 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.219      ; 2.708      ;
; -0.216 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.302      ; 2.708      ;
; -0.133 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.219      ; 2.708      ;
; 1.668  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.040      ; 2.708      ;
; 1.668  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.040      ; 2.708      ;
; 1.668  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.040      ; 2.708      ;
; 1.668  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.040      ; 2.708      ;
; 1.668  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.040      ; 2.708      ;
; 1.668  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.040      ; 2.708      ;
; 1.668  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.040      ; 2.708      ;
; 2.251  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 0.957      ; 2.708      ;
; 2.251  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 0.957      ; 2.708      ;
; 2.251  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 0.957      ; 2.708      ;
; 2.251  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 0.957      ; 2.708      ;
; 2.251  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 0.957      ; 2.708      ;
; 2.251  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 0.957      ; 2.708      ;
; 2.251  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 0.957      ; 2.708      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_mem'                                                                                                                                                                                                   ;
+-------+------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.052 ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_mem     ; 0.000        ; 0.548      ; 0.738      ;
; 0.054 ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_mem     ; 0.000        ; 0.548      ; 0.740      ;
; 0.056 ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_mem     ; 0.000        ; 0.548      ; 0.742      ;
; 0.058 ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_mem     ; 0.000        ; 0.548      ; 0.744      ;
; 0.179 ; pc:PC_P|address_out[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_mem     ; 0.000        ; 0.548      ; 0.865      ;
; 0.180 ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_mem     ; 0.000        ; 0.548      ; 0.866      ;
; 0.180 ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_mem     ; 0.000        ; 0.548      ; 0.866      ;
; 0.254 ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_mem     ; 0.000        ; 0.548      ; 0.940      ;
; 0.293 ; pc:PC_P|address_out[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk_mem     ; 0.000        ; 0.057      ; 0.488      ;
; 0.406 ; pc:PC_P|address_out[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk_mem     ; 0.000        ; 0.071      ; 0.615      ;
; 0.415 ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6  ; clk          ; clk_mem     ; 0.000        ; 0.057      ; 0.610      ;
; 0.418 ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3  ; clk          ; clk_mem     ; 0.000        ; 0.057      ; 0.613      ;
; 0.419 ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7  ; clk          ; clk_mem     ; 0.000        ; 0.057      ; 0.614      ;
; 0.424 ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5  ; clk          ; clk_mem     ; 0.000        ; 0.057      ; 0.619      ;
; 0.425 ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2  ; clk          ; clk_mem     ; 0.000        ; 0.057      ; 0.620      ;
; 0.430 ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1  ; clk          ; clk_mem     ; 0.000        ; 0.057      ; 0.625      ;
; 0.525 ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg4 ; clk          ; clk_mem     ; 0.000        ; 0.071      ; 0.734      ;
; 0.526 ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg3 ; clk          ; clk_mem     ; 0.000        ; 0.071      ; 0.735      ;
; 0.530 ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg7 ; clk          ; clk_mem     ; 0.000        ; 0.071      ; 0.739      ;
; 0.535 ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg1 ; clk          ; clk_mem     ; 0.000        ; 0.071      ; 0.744      ;
; 0.536 ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg6 ; clk          ; clk_mem     ; 0.000        ; 0.071      ; 0.745      ;
; 0.540 ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg5 ; clk          ; clk_mem     ; 0.000        ; 0.071      ; 0.749      ;
; 0.545 ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg2 ; clk          ; clk_mem     ; 0.000        ; 0.071      ; 0.754      ;
; 0.636 ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4  ; clk          ; clk_mem     ; 0.000        ; 0.057      ; 0.831      ;
+-------+------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                ; Launch Clock                                                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.357 ; somador:s1|result[24]                                                                                                ; somador:s2|result[24]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 0.509      ;
; 0.430 ; somador:s1|result[31]                                                                                                ; somador:s2|result[31]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.015      ; 0.597      ;
; 0.437 ; somador:s1|result[25]                                                                                                ; somador:s2|result[25]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.590      ;
; 0.440 ; somador:s1|result[27]                                                                                                ; somador:s2|result[27]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.593      ;
; 0.441 ; somador:s1|result[29]                                                                                                ; somador:s2|result[29]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.594      ;
; 0.442 ; somador:s1|result[28]                                                                                                ; somador:s2|result[28]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.595      ;
; 0.442 ; somador:s1|result[30]                                                                                                ; somador:s2|result[30]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.595      ;
; 0.466 ; somador:s2|result[2]                                                                                                 ; pc:PC_P|address_out[0] ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 0.618      ;
; 0.525 ; somador:s1|result[31]                                                                                                ; pc:PC_P|address_out[1] ; clk                                                                                                                  ; clk         ; 0.000        ; -0.011     ; 0.666      ;
; 0.536 ; somador:s1|result[26]                                                                                                ; somador:s2|result[26]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.689      ;
; 0.542 ; pc:PC_P|address_out[7]                                                                                               ; somador:s1|result[31]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.011      ; 0.705      ;
; 0.550 ; somador:s1|result[24]                                                                                                ; somador:s2|result[25]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 0.702      ;
; 0.575 ; somador:s1|result[25]                                                                                                ; somador:s2|result[26]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.728      ;
; 0.578 ; somador:s1|result[27]                                                                                                ; somador:s2|result[28]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.731      ;
; 0.579 ; somador:s1|result[29]                                                                                                ; somador:s2|result[30]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.732      ;
; 0.580 ; somador:s1|result[30]                                                                                                ; somador:s2|result[31]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.733      ;
; 0.580 ; somador:s1|result[28]                                                                                                ; somador:s2|result[29]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.733      ;
; 0.582 ; somador:s2|result[3]                                                                                                 ; pc:PC_P|address_out[1] ; clk                                                                                                                  ; clk         ; 0.000        ; -0.012     ; 0.722      ;
; 0.585 ; somador:s1|result[24]                                                                                                ; somador:s2|result[26]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 0.737      ;
; 0.597 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.714      ; 2.585      ;
; 0.599 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.714      ; 2.587      ;
; 0.610 ; somador:s1|result[25]                                                                                                ; somador:s2|result[27]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.763      ;
; 0.613 ; somador:s1|result[27]                                                                                                ; somador:s2|result[29]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.766      ;
; 0.614 ; somador:s1|result[29]                                                                                                ; somador:s2|result[31]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.767      ;
; 0.615 ; somador:s1|result[28]                                                                                                ; somador:s2|result[30]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.768      ;
; 0.620 ; somador:s1|result[24]                                                                                                ; somador:s2|result[27]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 0.772      ;
; 0.624 ; pc:PC_P|address_out[5]                                                                                               ; somador:s1|result[29]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.025      ; 0.801      ;
; 0.631 ; pc:PC_P|address_out[4]                                                                                               ; somador:s1|result[28]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.025      ; 0.808      ;
; 0.636 ; pc:PC_P|address_out[3]                                                                                               ; somador:s1|result[27]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.025      ; 0.813      ;
; 0.645 ; somador:s1|result[25]                                                                                                ; somador:s2|result[28]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.798      ;
; 0.646 ; pc:PC_P|address_out[6]                                                                                               ; somador:s1|result[30]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.025      ; 0.823      ;
; 0.648 ; somador:s1|result[27]                                                                                                ; somador:s2|result[30]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.801      ;
; 0.650 ; somador:s1|result[28]                                                                                                ; somador:s2|result[31]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.803      ;
; 0.652 ; pc:PC_P|address_out[1]                                                                                               ; somador:s1|result[25]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.025      ; 0.829      ;
; 0.655 ; pc:PC_P|address_out[2]                                                                                               ; somador:s1|result[26]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.025      ; 0.832      ;
; 0.655 ; somador:s1|result[24]                                                                                                ; somador:s2|result[28]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 0.807      ;
; 0.658 ; pc:PC_P|address_out[0]                                                                                               ; somador:s1|result[24]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.026      ; 0.836      ;
; 0.670 ; somador:s2|result[9]                                                                                                 ; pc:PC_P|address_out[7] ; clk                                                                                                                  ; clk         ; 0.000        ; -0.038     ; 0.784      ;
; 0.674 ; somador:s1|result[26]                                                                                                ; somador:s2|result[27]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.827      ;
; 0.680 ; somador:s1|result[25]                                                                                                ; somador:s2|result[29]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.833      ;
; 0.683 ; somador:s1|result[27]                                                                                                ; somador:s2|result[31]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.836      ;
; 0.690 ; somador:s1|result[24]                                                                                                ; somador:s2|result[29]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 0.842      ;
; 0.704 ; somador:s2|result[4]                                                                                                 ; pc:PC_P|address_out[2] ; clk                                                                                                                  ; clk         ; 0.000        ; -0.038     ; 0.818      ;
; 0.705 ; somador:s2|result[8]                                                                                                 ; pc:PC_P|address_out[6] ; clk                                                                                                                  ; clk         ; 0.000        ; -0.038     ; 0.819      ;
; 0.705 ; somador:s2|result[5]                                                                                                 ; pc:PC_P|address_out[3] ; clk                                                                                                                  ; clk         ; 0.000        ; -0.038     ; 0.819      ;
; 0.709 ; somador:s1|result[26]                                                                                                ; somador:s2|result[28]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.862      ;
; 0.715 ; somador:s1|result[25]                                                                                                ; somador:s2|result[30]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.868      ;
; 0.718 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[6]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.752      ; 2.744      ;
; 0.723 ; somador:s2|result[7]                                                                                                 ; pc:PC_P|address_out[5] ; clk                                                                                                                  ; clk         ; 0.000        ; -0.038     ; 0.837      ;
; 0.725 ; somador:s1|result[24]                                                                                                ; somador:s2|result[30]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 0.877      ;
; 0.739 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[4]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.752      ; 2.765      ;
; 0.744 ; somador:s1|result[26]                                                                                                ; somador:s2|result[29]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.897      ;
; 0.750 ; somador:s1|result[25]                                                                                                ; somador:s2|result[31]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.903      ;
; 0.752 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[2]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.714      ; 2.740      ;
; 0.760 ; somador:s1|result[24]                                                                                                ; somador:s2|result[31]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 0.912      ;
; 0.779 ; somador:s1|result[26]                                                                                                ; somador:s2|result[30]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.932      ;
; 0.814 ; somador:s1|result[26]                                                                                                ; somador:s2|result[31]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.967      ;
; 0.827 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[7]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.752      ; 2.853      ;
; 0.851 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[5]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.752      ; 2.877      ;
; 0.893 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[8]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.752      ; 2.919      ;
; 0.944 ; somador:s2|result[6]                                                                                                 ; pc:PC_P|address_out[4] ; clk                                                                                                                  ; clk         ; 0.000        ; -0.038     ; 1.058      ;
; 0.951 ; somador:s1|result[30]                                                                                                ; pc:PC_P|address_out[0] ; clk                                                                                                                  ; clk         ; 0.000        ; -0.025     ; 1.078      ;
; 0.987 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[9]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.752      ; 3.013      ;
; 1.005 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.714      ; 2.993      ;
; 1.006 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.714      ; 2.994      ;
; 1.009 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.714      ; 2.997      ;
; 1.010 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.714      ; 2.998      ;
; 1.022 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[10]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.752      ; 3.048      ;
; 1.057 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[11]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.752      ; 3.083      ;
; 1.092 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[12]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.752      ; 3.118      ;
; 1.097 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.714      ; 2.585      ;
; 1.099 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.714      ; 2.587      ;
; 1.119 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[3]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.726      ; 3.119      ;
; 1.127 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[13]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.752      ; 3.153      ;
; 1.162 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[14]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.752      ; 3.188      ;
; 1.197 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[15]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.752      ; 3.223      ;
; 1.218 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[6]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.752      ; 2.744      ;
; 1.232 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[16]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.752      ; 3.258      ;
; 1.239 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[4]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.752      ; 2.765      ;
; 1.252 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[2]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.714      ; 2.740      ;
; 1.255 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.714      ; 3.243      ;
; 1.260 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.714      ; 3.248      ;
; 1.327 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[7]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.752      ; 2.853      ;
; 1.331 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[17]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.740      ; 3.345      ;
; 1.351 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[5]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.752      ; 2.877      ;
; 1.366 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[18]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.740      ; 3.380      ;
; 1.393 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[8]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.752      ; 2.919      ;
; 1.401 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[19]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.740      ; 3.415      ;
; 1.436 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[20]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.740      ; 3.450      ;
; 1.471 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[21]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.740      ; 3.485      ;
; 1.487 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[9]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.752      ; 3.013      ;
; 1.505 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.714      ; 2.993      ;
; 1.506 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[22]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.740      ; 3.520      ;
; 1.506 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.714      ; 2.994      ;
; 1.509 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.714      ; 2.997      ;
; 1.510 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.714      ; 2.998      ;
; 1.522 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[10]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.752      ; 3.048      ;
; 1.541 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[23]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.740      ; 3.555      ;
; 1.557 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[11]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.752      ; 3.083      ;
; 1.576 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[24]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.740      ; 3.590      ;
+-------+----------------------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_mem'                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk_mem ; Rise       ; clk_mem                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_mem ; Rise       ; clk_mem|combout                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_mem ; Rise       ; clk_mem|combout                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_mem ; Rise       ; clk_mem~clkctrl|inclk[0]                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_mem ; Rise       ; clk_mem~clkctrl|inclk[0]                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_mem ; Rise       ; clk_mem~clkctrl|outclk                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_mem ; Rise       ; clk_mem~clkctrl|outclk                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_mem ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_mem ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_mem ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a20|clk0                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_mem ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a20|clk0                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_mem ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a6|clk0                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_mem ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a6|clk0                                                              ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:PC_P|address_out[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:PC_P|address_out[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:PC_P|address_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:PC_P|address_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:PC_P|address_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:PC_P|address_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:PC_P|address_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:PC_P|address_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:PC_P|address_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:PC_P|address_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:PC_P|address_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:PC_P|address_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:PC_P|address_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:PC_P|address_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:PC_P|address_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:PC_P|address_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s1|result[24]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s1|result[24]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s1|result[25]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s1|result[25]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s1|result[26]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s1|result[26]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s1|result[27]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s1|result[27]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s1|result[28]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s1|result[28]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s1|result[29]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s1|result[29]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s1|result[30]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s1|result[30]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s1|result[31]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s1|result[31]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[10]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[10]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[11]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[11]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[12]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[12]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[13]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[13]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[14]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[14]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[15]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[15]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[16]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[16]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[17]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[17]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[18]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[18]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[19]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[19]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[20]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[20]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[21]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[21]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[22]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[22]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[23]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[23]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[24]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[24]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[25]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[25]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[26]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[26]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[27]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[27]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[28]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[28]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[29]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[29]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[30]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[30]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[31]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[31]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[6]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[7]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[7]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[8]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[8]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[9]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[9]    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_P|address_out[0]|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_P|address_out[0]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_P|address_out[1]|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_P|address_out[1]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_P|address_out[2]|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_P|address_out[2]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_P|address_out[3]|clk ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                             ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                ; Clock Edge ; Target                                                              ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------+
; 0.107 ; 0.107        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; breg_ula:bregula|c_ula:c_ula|c4[2]                                  ;
; 0.107 ; 0.107        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; breg_ula:bregula|c_ula:c_ula|c4[2]                                  ;
; 0.107 ; 0.107        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|combout                                        ;
; 0.107 ; 0.107        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|combout                                        ;
; 0.107 ; 0.107        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|datad                                          ;
; 0.107 ; 0.107        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|datad                                          ;
; 0.107 ; 0.107        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[2]|datac                                           ;
; 0.107 ; 0.107        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[2]|datac                                           ;
; 0.107 ; 0.107        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~5|combout                                       ;
; 0.107 ; 0.107        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~5|combout                                       ;
; 0.308 ; 0.308        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~1|combout                                      ;
; 0.308 ; 0.308        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~1|combout                                      ;
; 0.308 ; 0.308        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~5|datad                                         ;
; 0.308 ; 0.308        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~5|datad                                         ;
; 0.328 ; 0.328        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; breg_ula:bregula|c_ula:c_ula|c4[2]                                  ;
; 0.328 ; 0.328        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; breg_ula:bregula|c_ula:c_ula|c4[2]                                  ;
; 0.328 ; 0.328        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|combout                                        ;
; 0.328 ; 0.328        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|combout                                        ;
; 0.328 ; 0.328        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[2]|datac                                           ;
; 0.328 ; 0.328        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[2]|datac                                           ;
; 0.405 ; 0.405        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datad                                          ;
; 0.405 ; 0.405        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datad                                          ;
; 0.405 ; 0.405        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|combout                                       ;
; 0.405 ; 0.405        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|combout                                       ;
; 0.407 ; 0.407        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal2~0|combout                                      ;
; 0.407 ; 0.407        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal2~0|combout                                      ;
; 0.407 ; 0.407        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~5|datab                                         ;
; 0.407 ; 0.407        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~5|datab                                         ;
; 0.453 ; 0.453        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~0|combout                                      ;
; 0.453 ; 0.453        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~0|combout                                      ;
; 0.453 ; 0.453        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal2~0|datad                                        ;
; 0.453 ; 0.453        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal2~0|datad                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|datac                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|datac                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|datad                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|datad                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~1|dataa                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~1|dataa                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~1|datab                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~1|datab                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~1|datac                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~1|datac                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~1|datad                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~1|datad                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|combout                                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|combout                                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|dataa                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|dataa                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|datab                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|datab                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|datac                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|datac                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|dataa                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|dataa                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datac                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datac                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|dataa                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|dataa                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|datab                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|datab                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|datac                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|datac                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[1] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[1] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[2] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[2] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[3] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[3] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[4] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[4] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[5] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[5] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[6] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[6] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[7] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[7] ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                     ;
+--------------+----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                      ;
+--------------+----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------------+
; display0[*]  ; clk                                                                                                                  ; 5.511  ; 5.511  ; Rise       ; clk                                                                                                                  ;
;  display0[0] ; clk                                                                                                                  ; 5.258  ; 5.258  ; Rise       ; clk                                                                                                                  ;
;  display0[1] ; clk                                                                                                                  ; 5.511  ; 5.511  ; Rise       ; clk                                                                                                                  ;
;  display0[2] ; clk                                                                                                                  ; 5.483  ; 5.483  ; Rise       ; clk                                                                                                                  ;
;  display0[3] ; clk                                                                                                                  ; 5.497  ; 5.497  ; Rise       ; clk                                                                                                                  ;
;  display0[4] ; clk                                                                                                                  ; 5.289  ; 5.289  ; Rise       ; clk                                                                                                                  ;
;  display0[5] ; clk                                                                                                                  ; 5.144  ; 5.144  ; Rise       ; clk                                                                                                                  ;
;  display0[6] ; clk                                                                                                                  ; 5.183  ; 5.183  ; Rise       ; clk                                                                                                                  ;
; display1[*]  ; clk                                                                                                                  ; 5.618  ; 5.618  ; Rise       ; clk                                                                                                                  ;
;  display1[0] ; clk                                                                                                                  ; 5.491  ; 5.491  ; Rise       ; clk                                                                                                                  ;
;  display1[1] ; clk                                                                                                                  ; 5.603  ; 5.603  ; Rise       ; clk                                                                                                                  ;
;  display1[2] ; clk                                                                                                                  ; 5.116  ; 5.116  ; Rise       ; clk                                                                                                                  ;
;  display1[3] ; clk                                                                                                                  ; 5.618  ; 5.618  ; Rise       ; clk                                                                                                                  ;
;  display1[4] ; clk                                                                                                                  ; 5.561  ; 5.561  ; Rise       ; clk                                                                                                                  ;
;  display1[5] ; clk                                                                                                                  ; 5.270  ; 5.270  ; Rise       ; clk                                                                                                                  ;
;  display1[6] ; clk                                                                                                                  ; 5.583  ; 5.583  ; Rise       ; clk                                                                                                                  ;
; display2[*]  ; clk                                                                                                                  ; 5.940  ; 5.940  ; Rise       ; clk                                                                                                                  ;
;  display2[0] ; clk                                                                                                                  ; 5.848  ; 5.848  ; Rise       ; clk                                                                                                                  ;
;  display2[1] ; clk                                                                                                                  ; 5.731  ; 5.731  ; Rise       ; clk                                                                                                                  ;
;  display2[2] ; clk                                                                                                                  ; 5.732  ; 5.732  ; Rise       ; clk                                                                                                                  ;
;  display2[3] ; clk                                                                                                                  ; 5.814  ; 5.814  ; Rise       ; clk                                                                                                                  ;
;  display2[4] ; clk                                                                                                                  ; 5.756  ; 5.756  ; Rise       ; clk                                                                                                                  ;
;  display2[5] ; clk                                                                                                                  ; 5.756  ; 5.756  ; Rise       ; clk                                                                                                                  ;
;  display2[6] ; clk                                                                                                                  ; 5.940  ; 5.940  ; Rise       ; clk                                                                                                                  ;
; display3[*]  ; clk                                                                                                                  ; 5.035  ; 5.035  ; Rise       ; clk                                                                                                                  ;
;  display3[0] ; clk                                                                                                                  ; 4.711  ; 4.711  ; Rise       ; clk                                                                                                                  ;
;  display3[1] ; clk                                                                                                                  ; 4.688  ; 4.688  ; Rise       ; clk                                                                                                                  ;
;  display3[2] ; clk                                                                                                                  ; 4.804  ; 4.804  ; Rise       ; clk                                                                                                                  ;
;  display3[3] ; clk                                                                                                                  ; 5.000  ; 5.000  ; Rise       ; clk                                                                                                                  ;
;  display3[4] ; clk                                                                                                                  ; 4.702  ; 4.702  ; Rise       ; clk                                                                                                                  ;
;  display3[5] ; clk                                                                                                                  ; 5.035  ; 5.035  ; Rise       ; clk                                                                                                                  ;
;  display3[6] ; clk                                                                                                                  ; 4.965  ; 4.965  ; Rise       ; clk                                                                                                                  ;
; display4[*]  ; clk                                                                                                                  ; 5.399  ; 5.399  ; Rise       ; clk                                                                                                                  ;
;  display4[0] ; clk                                                                                                                  ; 5.399  ; 5.399  ; Rise       ; clk                                                                                                                  ;
;  display4[1] ; clk                                                                                                                  ; 5.351  ; 5.351  ; Rise       ; clk                                                                                                                  ;
;  display4[2] ; clk                                                                                                                  ; 5.375  ; 5.375  ; Rise       ; clk                                                                                                                  ;
;  display4[3] ; clk                                                                                                                  ; 5.164  ; 5.164  ; Rise       ; clk                                                                                                                  ;
;  display4[4] ; clk                                                                                                                  ; 5.059  ; 5.059  ; Rise       ; clk                                                                                                                  ;
;  display4[5] ; clk                                                                                                                  ; 5.169  ; 5.169  ; Rise       ; clk                                                                                                                  ;
;  display4[6] ; clk                                                                                                                  ; 5.241  ; 5.241  ; Rise       ; clk                                                                                                                  ;
; display5[*]  ; clk                                                                                                                  ; 5.300  ; 5.300  ; Rise       ; clk                                                                                                                  ;
;  display5[0] ; clk                                                                                                                  ; 5.300  ; 5.300  ; Rise       ; clk                                                                                                                  ;
;  display5[1] ; clk                                                                                                                  ; 4.863  ; 4.863  ; Rise       ; clk                                                                                                                  ;
;  display5[2] ; clk                                                                                                                  ; 4.968  ; 4.968  ; Rise       ; clk                                                                                                                  ;
;  display5[3] ; clk                                                                                                                  ; 4.855  ; 4.855  ; Rise       ; clk                                                                                                                  ;
;  display5[4] ; clk                                                                                                                  ; 5.135  ; 5.135  ; Rise       ; clk                                                                                                                  ;
;  display5[5] ; clk                                                                                                                  ; 5.182  ; 5.182  ; Rise       ; clk                                                                                                                  ;
;  display5[6] ; clk                                                                                                                  ; 5.104  ; 5.104  ; Rise       ; clk                                                                                                                  ;
; display6[*]  ; clk                                                                                                                  ; 5.547  ; 5.547  ; Rise       ; clk                                                                                                                  ;
;  display6[0] ; clk                                                                                                                  ; 5.437  ; 5.437  ; Rise       ; clk                                                                                                                  ;
;  display6[1] ; clk                                                                                                                  ; 5.387  ; 5.387  ; Rise       ; clk                                                                                                                  ;
;  display6[2] ; clk                                                                                                                  ; 5.431  ; 5.431  ; Rise       ; clk                                                                                                                  ;
;  display6[3] ; clk                                                                                                                  ; 5.436  ; 5.436  ; Rise       ; clk                                                                                                                  ;
;  display6[4] ; clk                                                                                                                  ; 5.547  ; 5.547  ; Rise       ; clk                                                                                                                  ;
;  display6[5] ; clk                                                                                                                  ; 5.215  ; 5.215  ; Rise       ; clk                                                                                                                  ;
;  display6[6] ; clk                                                                                                                  ; 5.278  ; 5.278  ; Rise       ; clk                                                                                                                  ;
; display7[*]  ; clk                                                                                                                  ; 5.685  ; 5.685  ; Rise       ; clk                                                                                                                  ;
;  display7[0] ; clk                                                                                                                  ; 5.352  ; 5.352  ; Rise       ; clk                                                                                                                  ;
;  display7[1] ; clk                                                                                                                  ; 5.685  ; 5.685  ; Rise       ; clk                                                                                                                  ;
;  display7[2] ; clk                                                                                                                  ; 5.292  ; 5.292  ; Rise       ; clk                                                                                                                  ;
;  display7[3] ; clk                                                                                                                  ; 5.287  ; 5.287  ; Rise       ; clk                                                                                                                  ;
;  display7[4] ; clk                                                                                                                  ; 5.407  ; 5.407  ; Rise       ; clk                                                                                                                  ;
;  display7[5] ; clk                                                                                                                  ; 5.502  ; 5.502  ; Rise       ; clk                                                                                                                  ;
;  display7[6] ; clk                                                                                                                  ; 5.498  ; 5.498  ; Rise       ; clk                                                                                                                  ;
; display0[*]  ; clk_mem                                                                                                              ; 10.855 ; 10.855 ; Rise       ; clk_mem                                                                                                              ;
;  display0[0] ; clk_mem                                                                                                              ; 10.595 ; 10.595 ; Rise       ; clk_mem                                                                                                              ;
;  display0[1] ; clk_mem                                                                                                              ; 10.855 ; 10.855 ; Rise       ; clk_mem                                                                                                              ;
;  display0[2] ; clk_mem                                                                                                              ; 10.826 ; 10.826 ; Rise       ; clk_mem                                                                                                              ;
;  display0[3] ; clk_mem                                                                                                              ; 10.835 ; 10.835 ; Rise       ; clk_mem                                                                                                              ;
;  display0[4] ; clk_mem                                                                                                              ; 10.635 ; 10.635 ; Rise       ; clk_mem                                                                                                              ;
;  display0[5] ; clk_mem                                                                                                              ; 10.480 ; 10.480 ; Rise       ; clk_mem                                                                                                              ;
;  display0[6] ; clk_mem                                                                                                              ; 10.531 ; 10.531 ; Rise       ; clk_mem                                                                                                              ;
; display1[*]  ; clk_mem                                                                                                              ; 10.923 ; 10.923 ; Rise       ; clk_mem                                                                                                              ;
;  display1[0] ; clk_mem                                                                                                              ; 10.793 ; 10.793 ; Rise       ; clk_mem                                                                                                              ;
;  display1[1] ; clk_mem                                                                                                              ; 10.903 ; 10.903 ; Rise       ; clk_mem                                                                                                              ;
;  display1[2] ; clk_mem                                                                                                              ; 10.405 ; 10.405 ; Rise       ; clk_mem                                                                                                              ;
;  display1[3] ; clk_mem                                                                                                              ; 10.923 ; 10.923 ; Rise       ; clk_mem                                                                                                              ;
;  display1[4] ; clk_mem                                                                                                              ; 10.861 ; 10.861 ; Rise       ; clk_mem                                                                                                              ;
;  display1[5] ; clk_mem                                                                                                              ; 10.564 ; 10.564 ; Rise       ; clk_mem                                                                                                              ;
;  display1[6] ; clk_mem                                                                                                              ; 10.874 ; 10.874 ; Rise       ; clk_mem                                                                                                              ;
; display2[*]  ; clk_mem                                                                                                              ; 11.589 ; 11.589 ; Rise       ; clk_mem                                                                                                              ;
;  display2[0] ; clk_mem                                                                                                              ; 11.483 ; 11.483 ; Rise       ; clk_mem                                                                                                              ;
;  display2[1] ; clk_mem                                                                                                              ; 11.379 ; 11.379 ; Rise       ; clk_mem                                                                                                              ;
;  display2[2] ; clk_mem                                                                                                              ; 11.377 ; 11.377 ; Rise       ; clk_mem                                                                                                              ;
;  display2[3] ; clk_mem                                                                                                              ; 11.449 ; 11.449 ; Rise       ; clk_mem                                                                                                              ;
;  display2[4] ; clk_mem                                                                                                              ; 11.394 ; 11.394 ; Rise       ; clk_mem                                                                                                              ;
;  display2[5] ; clk_mem                                                                                                              ; 11.401 ; 11.401 ; Rise       ; clk_mem                                                                                                              ;
;  display2[6] ; clk_mem                                                                                                              ; 11.589 ; 11.589 ; Rise       ; clk_mem                                                                                                              ;
; display3[*]  ; clk_mem                                                                                                              ; 11.092 ; 11.092 ; Rise       ; clk_mem                                                                                                              ;
;  display3[0] ; clk_mem                                                                                                              ; 10.764 ; 10.764 ; Rise       ; clk_mem                                                                                                              ;
;  display3[1] ; clk_mem                                                                                                              ; 10.743 ; 10.743 ; Rise       ; clk_mem                                                                                                              ;
;  display3[2] ; clk_mem                                                                                                              ; 10.858 ; 10.858 ; Rise       ; clk_mem                                                                                                              ;
;  display3[3] ; clk_mem                                                                                                              ; 11.055 ; 11.055 ; Rise       ; clk_mem                                                                                                              ;
;  display3[4] ; clk_mem                                                                                                              ; 10.759 ; 10.759 ; Rise       ; clk_mem                                                                                                              ;
;  display3[5] ; clk_mem                                                                                                              ; 11.092 ; 11.092 ; Rise       ; clk_mem                                                                                                              ;
;  display3[6] ; clk_mem                                                                                                              ; 11.022 ; 11.022 ; Rise       ; clk_mem                                                                                                              ;
; display4[*]  ; clk_mem                                                                                                              ; 11.495 ; 11.495 ; Rise       ; clk_mem                                                                                                              ;
;  display4[0] ; clk_mem                                                                                                              ; 11.495 ; 11.495 ; Rise       ; clk_mem                                                                                                              ;
;  display4[1] ; clk_mem                                                                                                              ; 11.447 ; 11.447 ; Rise       ; clk_mem                                                                                                              ;
;  display4[2] ; clk_mem                                                                                                              ; 11.477 ; 11.477 ; Rise       ; clk_mem                                                                                                              ;
;  display4[3] ; clk_mem                                                                                                              ; 11.256 ; 11.256 ; Rise       ; clk_mem                                                                                                              ;
;  display4[4] ; clk_mem                                                                                                              ; 11.154 ; 11.154 ; Rise       ; clk_mem                                                                                                              ;
;  display4[5] ; clk_mem                                                                                                              ; 11.268 ; 11.268 ; Rise       ; clk_mem                                                                                                              ;
;  display4[6] ; clk_mem                                                                                                              ; 11.333 ; 11.333 ; Rise       ; clk_mem                                                                                                              ;
; display5[*]  ; clk_mem                                                                                                              ; 10.933 ; 10.933 ; Rise       ; clk_mem                                                                                                              ;
;  display5[0] ; clk_mem                                                                                                              ; 10.933 ; 10.933 ; Rise       ; clk_mem                                                                                                              ;
;  display5[1] ; clk_mem                                                                                                              ; 10.496 ; 10.496 ; Rise       ; clk_mem                                                                                                              ;
;  display5[2] ; clk_mem                                                                                                              ; 10.601 ; 10.601 ; Rise       ; clk_mem                                                                                                              ;
;  display5[3] ; clk_mem                                                                                                              ; 10.488 ; 10.488 ; Rise       ; clk_mem                                                                                                              ;
;  display5[4] ; clk_mem                                                                                                              ; 10.768 ; 10.768 ; Rise       ; clk_mem                                                                                                              ;
;  display5[5] ; clk_mem                                                                                                              ; 10.815 ; 10.815 ; Rise       ; clk_mem                                                                                                              ;
;  display5[6] ; clk_mem                                                                                                              ; 10.737 ; 10.737 ; Rise       ; clk_mem                                                                                                              ;
; display6[*]  ; clk_mem                                                                                                              ; 11.472 ; 11.472 ; Rise       ; clk_mem                                                                                                              ;
;  display6[0] ; clk_mem                                                                                                              ; 11.362 ; 11.362 ; Rise       ; clk_mem                                                                                                              ;
;  display6[1] ; clk_mem                                                                                                              ; 11.312 ; 11.312 ; Rise       ; clk_mem                                                                                                              ;
;  display6[2] ; clk_mem                                                                                                              ; 11.356 ; 11.356 ; Rise       ; clk_mem                                                                                                              ;
;  display6[3] ; clk_mem                                                                                                              ; 11.361 ; 11.361 ; Rise       ; clk_mem                                                                                                              ;
;  display6[4] ; clk_mem                                                                                                              ; 11.472 ; 11.472 ; Rise       ; clk_mem                                                                                                              ;
;  display6[5] ; clk_mem                                                                                                              ; 11.140 ; 11.140 ; Rise       ; clk_mem                                                                                                              ;
;  display6[6] ; clk_mem                                                                                                              ; 11.203 ; 11.203 ; Rise       ; clk_mem                                                                                                              ;
; display7[*]  ; clk_mem                                                                                                              ; 11.690 ; 11.690 ; Rise       ; clk_mem                                                                                                              ;
;  display7[0] ; clk_mem                                                                                                              ; 11.358 ; 11.358 ; Rise       ; clk_mem                                                                                                              ;
;  display7[1] ; clk_mem                                                                                                              ; 11.690 ; 11.690 ; Rise       ; clk_mem                                                                                                              ;
;  display7[2] ; clk_mem                                                                                                              ; 11.297 ; 11.297 ; Rise       ; clk_mem                                                                                                              ;
;  display7[3] ; clk_mem                                                                                                              ; 11.289 ; 11.289 ; Rise       ; clk_mem                                                                                                              ;
;  display7[4] ; clk_mem                                                                                                              ; 11.411 ; 11.411 ; Rise       ; clk_mem                                                                                                              ;
;  display7[5] ; clk_mem                                                                                                              ; 11.504 ; 11.504 ; Rise       ; clk_mem                                                                                                              ;
;  display7[6] ; clk_mem                                                                                                              ; 11.498 ; 11.498 ; Rise       ; clk_mem                                                                                                              ;
; display0[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.581  ; 8.581  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.321  ; 8.321  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.581  ; 8.581  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.552  ; 8.552  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.561  ; 8.561  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.361  ; 8.361  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.206  ; 8.206  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.257  ; 8.257  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display1[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.649  ; 8.649  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.519  ; 8.519  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.629  ; 8.629  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.131  ; 8.131  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.649  ; 8.649  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.587  ; 8.587  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.290  ; 8.290  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.600  ; 8.600  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display2[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.315  ; 9.315  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.209  ; 9.209  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.105  ; 9.105  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.103  ; 9.103  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.175  ; 9.175  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.120  ; 9.120  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.127  ; 9.127  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.315  ; 9.315  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display3[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.818  ; 8.818  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.490  ; 8.490  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.469  ; 8.469  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.584  ; 8.584  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.781  ; 8.781  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.485  ; 8.485  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.818  ; 8.818  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.748  ; 8.748  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display4[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.221  ; 9.221  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.221  ; 9.221  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.173  ; 9.173  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.203  ; 9.203  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.982  ; 8.982  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.880  ; 8.880  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.994  ; 8.994  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.059  ; 9.059  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display5[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.659  ; 8.659  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.659  ; 8.659  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.222  ; 8.222  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.327  ; 8.327  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.214  ; 8.214  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.494  ; 8.494  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.541  ; 8.541  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.463  ; 8.463  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display6[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.198  ; 9.198  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.088  ; 9.088  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.038  ; 9.038  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.082  ; 9.082  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.087  ; 9.087  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.198  ; 9.198  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.866  ; 8.866  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.929  ; 8.929  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display7[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.416  ; 9.416  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.084  ; 9.084  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.416  ; 9.416  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.023  ; 9.023  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.015  ; 9.015  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.137  ; 9.137  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.230  ; 9.230  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.224  ; 9.224  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display0[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.498  ; 8.498  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.238  ; 8.238  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.498  ; 8.498  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.469  ; 8.469  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.478  ; 8.478  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.278  ; 8.278  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.123  ; 8.123  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.174  ; 8.174  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display1[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.566  ; 8.566  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.436  ; 8.436  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.546  ; 8.546  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.048  ; 8.048  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.566  ; 8.566  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.504  ; 8.504  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.207  ; 8.207  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.517  ; 8.517  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display2[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.232  ; 9.232  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.126  ; 9.126  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.022  ; 9.022  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.020  ; 9.020  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.092  ; 9.092  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.037  ; 9.037  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.044  ; 9.044  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.232  ; 9.232  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display3[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.735  ; 8.735  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.407  ; 8.407  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.386  ; 8.386  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.501  ; 8.501  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.698  ; 8.698  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.402  ; 8.402  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.735  ; 8.735  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.665  ; 8.665  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display4[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.138  ; 9.138  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.138  ; 9.138  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.090  ; 9.090  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.120  ; 9.120  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.899  ; 8.899  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.797  ; 8.797  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.911  ; 8.911  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.976  ; 8.976  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display5[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.576  ; 8.576  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.576  ; 8.576  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.139  ; 8.139  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.244  ; 8.244  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.131  ; 8.131  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.411  ; 8.411  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.458  ; 8.458  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.380  ; 8.380  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display6[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.115  ; 9.115  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.005  ; 9.005  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.955  ; 8.955  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.999  ; 8.999  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.004  ; 9.004  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.115  ; 9.115  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.783  ; 8.783  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.846  ; 8.846  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display7[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.333  ; 9.333  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.001  ; 9.001  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.333  ; 9.333  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.940  ; 8.940  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.932  ; 8.932  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.054  ; 9.054  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.147  ; 9.147  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.141  ; 9.141  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                           ;
+--------------+----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                      ;
+--------------+----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------+
; display0[*]  ; clk                                                                                                                  ; 4.659 ; 4.659 ; Rise       ; clk                                                                                                                  ;
;  display0[0] ; clk                                                                                                                  ; 4.773 ; 4.773 ; Rise       ; clk                                                                                                                  ;
;  display0[1] ; clk                                                                                                                  ; 5.026 ; 5.026 ; Rise       ; clk                                                                                                                  ;
;  display0[2] ; clk                                                                                                                  ; 4.998 ; 4.998 ; Rise       ; clk                                                                                                                  ;
;  display0[3] ; clk                                                                                                                  ; 5.012 ; 5.012 ; Rise       ; clk                                                                                                                  ;
;  display0[4] ; clk                                                                                                                  ; 4.804 ; 4.804 ; Rise       ; clk                                                                                                                  ;
;  display0[5] ; clk                                                                                                                  ; 4.659 ; 4.659 ; Rise       ; clk                                                                                                                  ;
;  display0[6] ; clk                                                                                                                  ; 4.698 ; 4.698 ; Rise       ; clk                                                                                                                  ;
; display1[*]  ; clk                                                                                                                  ; 4.890 ; 4.890 ; Rise       ; clk                                                                                                                  ;
;  display1[0] ; clk                                                                                                                  ; 5.407 ; 5.407 ; Rise       ; clk                                                                                                                  ;
;  display1[1] ; clk                                                                                                                  ; 5.517 ; 5.517 ; Rise       ; clk                                                                                                                  ;
;  display1[2] ; clk                                                                                                                  ; 4.890 ; 4.890 ; Rise       ; clk                                                                                                                  ;
;  display1[3] ; clk                                                                                                                  ; 5.536 ; 5.536 ; Rise       ; clk                                                                                                                  ;
;  display1[4] ; clk                                                                                                                  ; 5.474 ; 5.474 ; Rise       ; clk                                                                                                                  ;
;  display1[5] ; clk                                                                                                                  ; 5.177 ; 5.177 ; Rise       ; clk                                                                                                                  ;
;  display1[6] ; clk                                                                                                                  ; 5.488 ; 5.488 ; Rise       ; clk                                                                                                                  ;
; display2[*]  ; clk                                                                                                                  ; 5.068 ; 5.068 ; Rise       ; clk                                                                                                                  ;
;  display2[0] ; clk                                                                                                                  ; 5.183 ; 5.183 ; Rise       ; clk                                                                                                                  ;
;  display2[1] ; clk                                                                                                                  ; 5.070 ; 5.070 ; Rise       ; clk                                                                                                                  ;
;  display2[2] ; clk                                                                                                                  ; 5.068 ; 5.068 ; Rise       ; clk                                                                                                                  ;
;  display2[3] ; clk                                                                                                                  ; 5.146 ; 5.146 ; Rise       ; clk                                                                                                                  ;
;  display2[4] ; clk                                                                                                                  ; 5.091 ; 5.091 ; Rise       ; clk                                                                                                                  ;
;  display2[5] ; clk                                                                                                                  ; 5.092 ; 5.092 ; Rise       ; clk                                                                                                                  ;
;  display2[6] ; clk                                                                                                                  ; 5.273 ; 5.273 ; Rise       ; clk                                                                                                                  ;
; display3[*]  ; clk                                                                                                                  ; 4.623 ; 4.623 ; Rise       ; clk                                                                                                                  ;
;  display3[0] ; clk                                                                                                                  ; 4.644 ; 4.644 ; Rise       ; clk                                                                                                                  ;
;  display3[1] ; clk                                                                                                                  ; 4.623 ; 4.623 ; Rise       ; clk                                                                                                                  ;
;  display3[2] ; clk                                                                                                                  ; 4.738 ; 4.738 ; Rise       ; clk                                                                                                                  ;
;  display3[3] ; clk                                                                                                                  ; 4.935 ; 4.935 ; Rise       ; clk                                                                                                                  ;
;  display3[4] ; clk                                                                                                                  ; 4.639 ; 4.639 ; Rise       ; clk                                                                                                                  ;
;  display3[5] ; clk                                                                                                                  ; 4.972 ; 4.972 ; Rise       ; clk                                                                                                                  ;
;  display3[6] ; clk                                                                                                                  ; 4.902 ; 4.902 ; Rise       ; clk                                                                                                                  ;
; display4[*]  ; clk                                                                                                                  ; 4.860 ; 4.860 ; Rise       ; clk                                                                                                                  ;
;  display4[0] ; clk                                                                                                                  ; 5.205 ; 5.205 ; Rise       ; clk                                                                                                                  ;
;  display4[1] ; clk                                                                                                                  ; 5.155 ; 5.155 ; Rise       ; clk                                                                                                                  ;
;  display4[2] ; clk                                                                                                                  ; 5.188 ; 5.188 ; Rise       ; clk                                                                                                                  ;
;  display4[3] ; clk                                                                                                                  ; 4.960 ; 4.960 ; Rise       ; clk                                                                                                                  ;
;  display4[4] ; clk                                                                                                                  ; 4.860 ; 4.860 ; Rise       ; clk                                                                                                                  ;
;  display4[5] ; clk                                                                                                                  ; 4.978 ; 4.978 ; Rise       ; clk                                                                                                                  ;
;  display4[6] ; clk                                                                                                                  ; 5.037 ; 5.037 ; Rise       ; clk                                                                                                                  ;
; display5[*]  ; clk                                                                                                                  ; 4.730 ; 4.730 ; Rise       ; clk                                                                                                                  ;
;  display5[0] ; clk                                                                                                                  ; 5.175 ; 5.175 ; Rise       ; clk                                                                                                                  ;
;  display5[1] ; clk                                                                                                                  ; 4.745 ; 4.745 ; Rise       ; clk                                                                                                                  ;
;  display5[2] ; clk                                                                                                                  ; 4.843 ; 4.843 ; Rise       ; clk                                                                                                                  ;
;  display5[3] ; clk                                                                                                                  ; 4.730 ; 4.730 ; Rise       ; clk                                                                                                                  ;
;  display5[4] ; clk                                                                                                                  ; 5.018 ; 5.018 ; Rise       ; clk                                                                                                                  ;
;  display5[5] ; clk                                                                                                                  ; 5.057 ; 5.057 ; Rise       ; clk                                                                                                                  ;
;  display5[6] ; clk                                                                                                                  ; 4.979 ; 4.979 ; Rise       ; clk                                                                                                                  ;
; display6[*]  ; clk                                                                                                                  ; 4.781 ; 4.781 ; Rise       ; clk                                                                                                                  ;
;  display6[0] ; clk                                                                                                                  ; 5.013 ; 5.013 ; Rise       ; clk                                                                                                                  ;
;  display6[1] ; clk                                                                                                                  ; 4.964 ; 4.964 ; Rise       ; clk                                                                                                                  ;
;  display6[2] ; clk                                                                                                                  ; 5.001 ; 5.001 ; Rise       ; clk                                                                                                                  ;
;  display6[3] ; clk                                                                                                                  ; 5.008 ; 5.008 ; Rise       ; clk                                                                                                                  ;
;  display6[4] ; clk                                                                                                                  ; 5.114 ; 5.114 ; Rise       ; clk                                                                                                                  ;
;  display6[5] ; clk                                                                                                                  ; 4.781 ; 4.781 ; Rise       ; clk                                                                                                                  ;
;  display6[6] ; clk                                                                                                                  ; 4.842 ; 4.842 ; Rise       ; clk                                                                                                                  ;
; display7[*]  ; clk                                                                                                                  ; 4.674 ; 4.674 ; Rise       ; clk                                                                                                                  ;
;  display7[0] ; clk                                                                                                                  ; 4.752 ; 4.752 ; Rise       ; clk                                                                                                                  ;
;  display7[1] ; clk                                                                                                                  ; 5.082 ; 5.082 ; Rise       ; clk                                                                                                                  ;
;  display7[2] ; clk                                                                                                                  ; 4.682 ; 4.682 ; Rise       ; clk                                                                                                                  ;
;  display7[3] ; clk                                                                                                                  ; 4.674 ; 4.674 ; Rise       ; clk                                                                                                                  ;
;  display7[4] ; clk                                                                                                                  ; 4.800 ; 4.800 ; Rise       ; clk                                                                                                                  ;
;  display7[5] ; clk                                                                                                                  ; 4.902 ; 4.902 ; Rise       ; clk                                                                                                                  ;
;  display7[6] ; clk                                                                                                                  ; 4.896 ; 4.896 ; Rise       ; clk                                                                                                                  ;
; display0[*]  ; clk_mem                                                                                                              ; 6.776 ; 6.776 ; Rise       ; clk_mem                                                                                                              ;
;  display0[0] ; clk_mem                                                                                                              ; 6.891 ; 6.891 ; Rise       ; clk_mem                                                                                                              ;
;  display0[1] ; clk_mem                                                                                                              ; 7.140 ; 7.140 ; Rise       ; clk_mem                                                                                                              ;
;  display0[2] ; clk_mem                                                                                                              ; 7.114 ; 7.114 ; Rise       ; clk_mem                                                                                                              ;
;  display0[3] ; clk_mem                                                                                                              ; 7.130 ; 7.130 ; Rise       ; clk_mem                                                                                                              ;
;  display0[4] ; clk_mem                                                                                                              ; 6.915 ; 6.915 ; Rise       ; clk_mem                                                                                                              ;
;  display0[5] ; clk_mem                                                                                                              ; 6.776 ; 6.776 ; Rise       ; clk_mem                                                                                                              ;
;  display0[6] ; clk_mem                                                                                                              ; 6.813 ; 6.813 ; Rise       ; clk_mem                                                                                                              ;
; display1[*]  ; clk_mem                                                                                                              ; 7.535 ; 7.535 ; Rise       ; clk_mem                                                                                                              ;
;  display1[0] ; clk_mem                                                                                                              ; 8.054 ; 8.054 ; Rise       ; clk_mem                                                                                                              ;
;  display1[1] ; clk_mem                                                                                                              ; 8.164 ; 8.164 ; Rise       ; clk_mem                                                                                                              ;
;  display1[2] ; clk_mem                                                                                                              ; 7.535 ; 7.535 ; Rise       ; clk_mem                                                                                                              ;
;  display1[3] ; clk_mem                                                                                                              ; 8.183 ; 8.183 ; Rise       ; clk_mem                                                                                                              ;
;  display1[4] ; clk_mem                                                                                                              ; 8.121 ; 8.121 ; Rise       ; clk_mem                                                                                                              ;
;  display1[5] ; clk_mem                                                                                                              ; 7.824 ; 7.824 ; Rise       ; clk_mem                                                                                                              ;
;  display1[6] ; clk_mem                                                                                                              ; 8.135 ; 8.135 ; Rise       ; clk_mem                                                                                                              ;
; display2[*]  ; clk_mem                                                                                                              ; 7.673 ; 7.673 ; Rise       ; clk_mem                                                                                                              ;
;  display2[0] ; clk_mem                                                                                                              ; 7.780 ; 7.780 ; Rise       ; clk_mem                                                                                                              ;
;  display2[1] ; clk_mem                                                                                                              ; 7.675 ; 7.675 ; Rise       ; clk_mem                                                                                                              ;
;  display2[2] ; clk_mem                                                                                                              ; 7.673 ; 7.673 ; Rise       ; clk_mem                                                                                                              ;
;  display2[3] ; clk_mem                                                                                                              ; 7.746 ; 7.746 ; Rise       ; clk_mem                                                                                                              ;
;  display2[4] ; clk_mem                                                                                                              ; 7.692 ; 7.692 ; Rise       ; clk_mem                                                                                                              ;
;  display2[5] ; clk_mem                                                                                                              ; 7.697 ; 7.697 ; Rise       ; clk_mem                                                                                                              ;
;  display2[6] ; clk_mem                                                                                                              ; 7.879 ; 7.879 ; Rise       ; clk_mem                                                                                                              ;
; display3[*]  ; clk_mem                                                                                                              ; 6.808 ; 6.808 ; Rise       ; clk_mem                                                                                                              ;
;  display3[0] ; clk_mem                                                                                                              ; 6.829 ; 6.829 ; Rise       ; clk_mem                                                                                                              ;
;  display3[1] ; clk_mem                                                                                                              ; 6.808 ; 6.808 ; Rise       ; clk_mem                                                                                                              ;
;  display3[2] ; clk_mem                                                                                                              ; 6.923 ; 6.923 ; Rise       ; clk_mem                                                                                                              ;
;  display3[3] ; clk_mem                                                                                                              ; 7.120 ; 7.120 ; Rise       ; clk_mem                                                                                                              ;
;  display3[4] ; clk_mem                                                                                                              ; 6.824 ; 6.824 ; Rise       ; clk_mem                                                                                                              ;
;  display3[5] ; clk_mem                                                                                                              ; 7.157 ; 7.157 ; Rise       ; clk_mem                                                                                                              ;
;  display3[6] ; clk_mem                                                                                                              ; 7.087 ; 7.087 ; Rise       ; clk_mem                                                                                                              ;
; display4[*]  ; clk_mem                                                                                                              ; 7.137 ; 7.137 ; Rise       ; clk_mem                                                                                                              ;
;  display4[0] ; clk_mem                                                                                                              ; 7.477 ; 7.477 ; Rise       ; clk_mem                                                                                                              ;
;  display4[1] ; clk_mem                                                                                                              ; 7.429 ; 7.429 ; Rise       ; clk_mem                                                                                                              ;
;  display4[2] ; clk_mem                                                                                                              ; 7.453 ; 7.453 ; Rise       ; clk_mem                                                                                                              ;
;  display4[3] ; clk_mem                                                                                                              ; 7.242 ; 7.242 ; Rise       ; clk_mem                                                                                                              ;
;  display4[4] ; clk_mem                                                                                                              ; 7.137 ; 7.137 ; Rise       ; clk_mem                                                                                                              ;
;  display4[5] ; clk_mem                                                                                                              ; 7.247 ; 7.247 ; Rise       ; clk_mem                                                                                                              ;
;  display4[6] ; clk_mem                                                                                                              ; 7.319 ; 7.319 ; Rise       ; clk_mem                                                                                                              ;
; display5[*]  ; clk_mem                                                                                                              ; 6.884 ; 6.884 ; Rise       ; clk_mem                                                                                                              ;
;  display5[0] ; clk_mem                                                                                                              ; 7.329 ; 7.329 ; Rise       ; clk_mem                                                                                                              ;
;  display5[1] ; clk_mem                                                                                                              ; 6.892 ; 6.892 ; Rise       ; clk_mem                                                                                                              ;
;  display5[2] ; clk_mem                                                                                                              ; 6.998 ; 6.998 ; Rise       ; clk_mem                                                                                                              ;
;  display5[3] ; clk_mem                                                                                                              ; 6.884 ; 6.884 ; Rise       ; clk_mem                                                                                                              ;
;  display5[4] ; clk_mem                                                                                                              ; 7.166 ; 7.166 ; Rise       ; clk_mem                                                                                                              ;
;  display5[5] ; clk_mem                                                                                                              ; 7.212 ; 7.212 ; Rise       ; clk_mem                                                                                                              ;
;  display5[6] ; clk_mem                                                                                                              ; 7.134 ; 7.134 ; Rise       ; clk_mem                                                                                                              ;
; display6[*]  ; clk_mem                                                                                                              ; 6.722 ; 6.722 ; Rise       ; clk_mem                                                                                                              ;
;  display6[0] ; clk_mem                                                                                                              ; 6.954 ; 6.954 ; Rise       ; clk_mem                                                                                                              ;
;  display6[1] ; clk_mem                                                                                                              ; 6.905 ; 6.905 ; Rise       ; clk_mem                                                                                                              ;
;  display6[2] ; clk_mem                                                                                                              ; 6.942 ; 6.942 ; Rise       ; clk_mem                                                                                                              ;
;  display6[3] ; clk_mem                                                                                                              ; 6.949 ; 6.949 ; Rise       ; clk_mem                                                                                                              ;
;  display6[4] ; clk_mem                                                                                                              ; 7.055 ; 7.055 ; Rise       ; clk_mem                                                                                                              ;
;  display6[5] ; clk_mem                                                                                                              ; 6.722 ; 6.722 ; Rise       ; clk_mem                                                                                                              ;
;  display6[6] ; clk_mem                                                                                                              ; 6.783 ; 6.783 ; Rise       ; clk_mem                                                                                                              ;
; display7[*]  ; clk_mem                                                                                                              ; 6.623 ; 6.623 ; Rise       ; clk_mem                                                                                                              ;
;  display7[0] ; clk_mem                                                                                                              ; 6.700 ; 6.700 ; Rise       ; clk_mem                                                                                                              ;
;  display7[1] ; clk_mem                                                                                                              ; 7.030 ; 7.030 ; Rise       ; clk_mem                                                                                                              ;
;  display7[2] ; clk_mem                                                                                                              ; 6.631 ; 6.631 ; Rise       ; clk_mem                                                                                                              ;
;  display7[3] ; clk_mem                                                                                                              ; 6.623 ; 6.623 ; Rise       ; clk_mem                                                                                                              ;
;  display7[4] ; clk_mem                                                                                                              ; 6.749 ; 6.749 ; Rise       ; clk_mem                                                                                                              ;
;  display7[5] ; clk_mem                                                                                                              ; 6.851 ; 6.851 ; Rise       ; clk_mem                                                                                                              ;
;  display7[6] ; clk_mem                                                                                                              ; 6.845 ; 6.845 ; Rise       ; clk_mem                                                                                                              ;
; display0[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.997 ; 4.997 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.112 ; 5.112 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.361 ; 5.361 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.335 ; 5.335 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.351 ; 5.351 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.136 ; 5.136 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.997 ; 4.997 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.034 ; 5.034 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display1[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.194 ; 5.194 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.713 ; 5.713 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.823 ; 5.823 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.194 ; 5.194 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.842 ; 5.842 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.780 ; 5.780 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.483 ; 5.483 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.794 ; 5.794 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display2[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.289 ; 5.289 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.396 ; 5.396 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.291 ; 5.291 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.289 ; 5.289 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.362 ; 5.362 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.308 ; 5.308 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.313 ; 5.313 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.495 ; 5.495 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display3[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.042 ; 5.042 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.067 ; 5.067 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.042 ; 5.042 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.160 ; 5.160 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.355 ; 5.355 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.058 ; 5.058 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.391 ; 5.391 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.321 ; 5.321 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display4[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.532 ; 5.532 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.877 ; 5.877 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.827 ; 5.827 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.860 ; 5.860 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.632 ; 5.632 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.532 ; 5.532 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.650 ; 5.650 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.709 ; 5.709 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display5[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.193 ; 5.193 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.638 ; 5.638 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.201 ; 5.201 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.307 ; 5.307 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.193 ; 5.193 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.475 ; 5.475 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.521 ; 5.521 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.443 ; 5.443 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display6[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.378 ; 5.378 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.600 ; 5.600 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.550 ; 5.550 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.594 ; 5.594 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.599 ; 5.599 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.710 ; 5.710 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.378 ; 5.378 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.441 ; 5.441 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display7[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.161 ; 5.161 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.239 ; 5.239 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.569 ; 5.569 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.169 ; 5.169 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.161 ; 5.161 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.287 ; 5.287 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.389 ; 5.389 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.383 ; 5.383 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display0[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.997 ; 4.997 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.112 ; 5.112 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.361 ; 5.361 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.335 ; 5.335 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.351 ; 5.351 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.136 ; 5.136 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.997 ; 4.997 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.034 ; 5.034 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display1[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.194 ; 5.194 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.713 ; 5.713 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.823 ; 5.823 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.194 ; 5.194 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.842 ; 5.842 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.780 ; 5.780 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.483 ; 5.483 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.794 ; 5.794 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display2[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.289 ; 5.289 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.396 ; 5.396 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.291 ; 5.291 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.289 ; 5.289 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.362 ; 5.362 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.308 ; 5.308 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.313 ; 5.313 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.495 ; 5.495 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display3[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.042 ; 5.042 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.067 ; 5.067 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.042 ; 5.042 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.160 ; 5.160 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.355 ; 5.355 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.058 ; 5.058 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.391 ; 5.391 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.321 ; 5.321 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display4[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.532 ; 5.532 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.877 ; 5.877 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.827 ; 5.827 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.860 ; 5.860 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.632 ; 5.632 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.532 ; 5.532 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.650 ; 5.650 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.709 ; 5.709 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display5[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.193 ; 5.193 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.638 ; 5.638 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.201 ; 5.201 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.307 ; 5.307 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.193 ; 5.193 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.475 ; 5.475 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.521 ; 5.521 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.443 ; 5.443 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display6[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.378 ; 5.378 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.600 ; 5.600 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.550 ; 5.550 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.594 ; 5.594 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.599 ; 5.599 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.710 ; 5.710 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.378 ; 5.378 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.441 ; 5.441 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display7[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.161 ; 5.161 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.239 ; 5.239 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.569 ; 5.569 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.169 ; 5.169 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.161 ; 5.161 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.287 ; 5.287 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.389 ; 5.389 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.383 ; 5.383 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                                                                                 ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                                      ; -12.155  ; -1.615 ; N/A      ; N/A     ; -1.423              ;
;  clk                                                                                                                  ; -12.155  ; 0.357  ; N/A      ; N/A     ; -1.380              ;
;  clk_mem                                                                                                              ; -0.696   ; -0.086 ; N/A      ; N/A     ; -1.423              ;
;  memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -5.356   ; -1.615 ; N/A      ; N/A     ; -0.325              ;
; Design-wide TNS                                                                                                       ; -310.712 ; -1.935 ; 0.0      ; 0.0     ; -120.314            ;
;  clk                                                                                                                  ; -299.647 ; 0.000  ; N/A      ; N/A     ; -47.380             ;
;  clk_mem                                                                                                              ; -5.709   ; -0.320 ; N/A      ; N/A     ; -69.684             ;
;  memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -5.356   ; -1.615 ; N/A      ; N/A     ; -3.250              ;
+-----------------------------------------------------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                     ;
+--------------+----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                      ;
+--------------+----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------------+
; display0[*]  ; clk                                                                                                                  ; 10.450 ; 10.450 ; Rise       ; clk                                                                                                                  ;
;  display0[0] ; clk                                                                                                                  ; 9.936  ; 9.936  ; Rise       ; clk                                                                                                                  ;
;  display0[1] ; clk                                                                                                                  ; 10.450 ; 10.450 ; Rise       ; clk                                                                                                                  ;
;  display0[2] ; clk                                                                                                                  ; 10.416 ; 10.416 ; Rise       ; clk                                                                                                                  ;
;  display0[3] ; clk                                                                                                                  ; 10.426 ; 10.426 ; Rise       ; clk                                                                                                                  ;
;  display0[4] ; clk                                                                                                                  ; 9.967  ; 9.967  ; Rise       ; clk                                                                                                                  ;
;  display0[5] ; clk                                                                                                                  ; 9.691  ; 9.691  ; Rise       ; clk                                                                                                                  ;
;  display0[6] ; clk                                                                                                                  ; 9.751  ; 9.751  ; Rise       ; clk                                                                                                                  ;
; display1[*]  ; clk                                                                                                                  ; 10.584 ; 10.584 ; Rise       ; clk                                                                                                                  ;
;  display1[0] ; clk                                                                                                                  ; 10.351 ; 10.351 ; Rise       ; clk                                                                                                                  ;
;  display1[1] ; clk                                                                                                                  ; 10.584 ; 10.584 ; Rise       ; clk                                                                                                                  ;
;  display1[2] ; clk                                                                                                                  ; 9.551  ; 9.551  ; Rise       ; clk                                                                                                                  ;
;  display1[3] ; clk                                                                                                                  ; 10.565 ; 10.565 ; Rise       ; clk                                                                                                                  ;
;  display1[4] ; clk                                                                                                                  ; 10.534 ; 10.534 ; Rise       ; clk                                                                                                                  ;
;  display1[5] ; clk                                                                                                                  ; 9.874  ; 9.874  ; Rise       ; clk                                                                                                                  ;
;  display1[6] ; clk                                                                                                                  ; 10.561 ; 10.561 ; Rise       ; clk                                                                                                                  ;
; display2[*]  ; clk                                                                                                                  ; 11.337 ; 11.337 ; Rise       ; clk                                                                                                                  ;
;  display2[0] ; clk                                                                                                                  ; 11.140 ; 11.140 ; Rise       ; clk                                                                                                                  ;
;  display2[1] ; clk                                                                                                                  ; 10.887 ; 10.887 ; Rise       ; clk                                                                                                                  ;
;  display2[2] ; clk                                                                                                                  ; 10.884 ; 10.884 ; Rise       ; clk                                                                                                                  ;
;  display2[3] ; clk                                                                                                                  ; 11.097 ; 11.097 ; Rise       ; clk                                                                                                                  ;
;  display2[4] ; clk                                                                                                                  ; 10.912 ; 10.912 ; Rise       ; clk                                                                                                                  ;
;  display2[5] ; clk                                                                                                                  ; 10.919 ; 10.919 ; Rise       ; clk                                                                                                                  ;
;  display2[6] ; clk                                                                                                                  ; 11.337 ; 11.337 ; Rise       ; clk                                                                                                                  ;
; display3[*]  ; clk                                                                                                                  ; 9.480  ; 9.480  ; Rise       ; clk                                                                                                                  ;
;  display3[0] ; clk                                                                                                                  ; 8.691  ; 8.691  ; Rise       ; clk                                                                                                                  ;
;  display3[1] ; clk                                                                                                                  ; 8.672  ; 8.672  ; Rise       ; clk                                                                                                                  ;
;  display3[2] ; clk                                                                                                                  ; 8.907  ; 8.907  ; Rise       ; clk                                                                                                                  ;
;  display3[3] ; clk                                                                                                                  ; 9.480  ; 9.480  ; Rise       ; clk                                                                                                                  ;
;  display3[4] ; clk                                                                                                                  ; 8.673  ; 8.673  ; Rise       ; clk                                                                                                                  ;
;  display3[5] ; clk                                                                                                                  ; 9.395  ; 9.395  ; Rise       ; clk                                                                                                                  ;
;  display3[6] ; clk                                                                                                                  ; 9.280  ; 9.280  ; Rise       ; clk                                                                                                                  ;
; display4[*]  ; clk                                                                                                                  ; 10.198 ; 10.198 ; Rise       ; clk                                                                                                                  ;
;  display4[0] ; clk                                                                                                                  ; 10.198 ; 10.198 ; Rise       ; clk                                                                                                                  ;
;  display4[1] ; clk                                                                                                                  ; 10.154 ; 10.154 ; Rise       ; clk                                                                                                                  ;
;  display4[2] ; clk                                                                                                                  ; 10.176 ; 10.176 ; Rise       ; clk                                                                                                                  ;
;  display4[3] ; clk                                                                                                                  ; 9.709  ; 9.709  ; Rise       ; clk                                                                                                                  ;
;  display4[4] ; clk                                                                                                                  ; 9.476  ; 9.476  ; Rise       ; clk                                                                                                                  ;
;  display4[5] ; clk                                                                                                                  ; 9.717  ; 9.717  ; Rise       ; clk                                                                                                                  ;
;  display4[6] ; clk                                                                                                                  ; 9.912  ; 9.912  ; Rise       ; clk                                                                                                                  ;
; display5[*]  ; clk                                                                                                                  ; 9.983  ; 9.983  ; Rise       ; clk                                                                                                                  ;
;  display5[0] ; clk                                                                                                                  ; 9.983  ; 9.983  ; Rise       ; clk                                                                                                                  ;
;  display5[1] ; clk                                                                                                                  ; 9.047  ; 9.047  ; Rise       ; clk                                                                                                                  ;
;  display5[2] ; clk                                                                                                                  ; 9.263  ; 9.263  ; Rise       ; clk                                                                                                                  ;
;  display5[3] ; clk                                                                                                                  ; 9.042  ; 9.042  ; Rise       ; clk                                                                                                                  ;
;  display5[4] ; clk                                                                                                                  ; 9.599  ; 9.599  ; Rise       ; clk                                                                                                                  ;
;  display5[5] ; clk                                                                                                                  ; 9.739  ; 9.739  ; Rise       ; clk                                                                                                                  ;
;  display5[6] ; clk                                                                                                                  ; 9.536  ; 9.536  ; Rise       ; clk                                                                                                                  ;
; display6[*]  ; clk                                                                                                                  ; 10.537 ; 10.537 ; Rise       ; clk                                                                                                                  ;
;  display6[0] ; clk                                                                                                                  ; 10.313 ; 10.313 ; Rise       ; clk                                                                                                                  ;
;  display6[1] ; clk                                                                                                                  ; 10.243 ; 10.243 ; Rise       ; clk                                                                                                                  ;
;  display6[2] ; clk                                                                                                                  ; 10.297 ; 10.297 ; Rise       ; clk                                                                                                                  ;
;  display6[3] ; clk                                                                                                                  ; 10.299 ; 10.299 ; Rise       ; clk                                                                                                                  ;
;  display6[4] ; clk                                                                                                                  ; 10.537 ; 10.537 ; Rise       ; clk                                                                                                                  ;
;  display6[5] ; clk                                                                                                                  ; 9.825  ; 9.825  ; Rise       ; clk                                                                                                                  ;
;  display6[6] ; clk                                                                                                                  ; 10.005 ; 10.005 ; Rise       ; clk                                                                                                                  ;
; display7[*]  ; clk                                                                                                                  ; 10.762 ; 10.762 ; Rise       ; clk                                                                                                                  ;
;  display7[0] ; clk                                                                                                                  ; 10.173 ; 10.173 ; Rise       ; clk                                                                                                                  ;
;  display7[1] ; clk                                                                                                                  ; 10.762 ; 10.762 ; Rise       ; clk                                                                                                                  ;
;  display7[2] ; clk                                                                                                                  ; 9.991  ; 9.991  ; Rise       ; clk                                                                                                                  ;
;  display7[3] ; clk                                                                                                                  ; 10.001 ; 10.001 ; Rise       ; clk                                                                                                                  ;
;  display7[4] ; clk                                                                                                                  ; 10.238 ; 10.238 ; Rise       ; clk                                                                                                                  ;
;  display7[5] ; clk                                                                                                                  ; 10.451 ; 10.451 ; Rise       ; clk                                                                                                                  ;
;  display7[6] ; clk                                                                                                                  ; 10.441 ; 10.441 ; Rise       ; clk                                                                                                                  ;
; display0[*]  ; clk_mem                                                                                                              ; 21.412 ; 21.412 ; Rise       ; clk_mem                                                                                                              ;
;  display0[0] ; clk_mem                                                                                                              ; 20.894 ; 20.894 ; Rise       ; clk_mem                                                                                                              ;
;  display0[1] ; clk_mem                                                                                                              ; 21.412 ; 21.412 ; Rise       ; clk_mem                                                                                                              ;
;  display0[2] ; clk_mem                                                                                                              ; 21.376 ; 21.376 ; Rise       ; clk_mem                                                                                                              ;
;  display0[3] ; clk_mem                                                                                                              ; 21.381 ; 21.381 ; Rise       ; clk_mem                                                                                                              ;
;  display0[4] ; clk_mem                                                                                                              ; 20.931 ; 20.931 ; Rise       ; clk_mem                                                                                                              ;
;  display0[5] ; clk_mem                                                                                                              ; 20.645 ; 20.645 ; Rise       ; clk_mem                                                                                                              ;
;  display0[6] ; clk_mem                                                                                                              ; 20.712 ; 20.712 ; Rise       ; clk_mem                                                                                                              ;
; display1[*]  ; clk_mem                                                                                                              ; 21.576 ; 21.576 ; Rise       ; clk_mem                                                                                                              ;
;  display1[0] ; clk_mem                                                                                                              ; 21.343 ; 21.343 ; Rise       ; clk_mem                                                                                                              ;
;  display1[1] ; clk_mem                                                                                                              ; 21.576 ; 21.576 ; Rise       ; clk_mem                                                                                                              ;
;  display1[2] ; clk_mem                                                                                                              ; 20.509 ; 20.509 ; Rise       ; clk_mem                                                                                                              ;
;  display1[3] ; clk_mem                                                                                                              ; 21.557 ; 21.557 ; Rise       ; clk_mem                                                                                                              ;
;  display1[4] ; clk_mem                                                                                                              ; 21.526 ; 21.526 ; Rise       ; clk_mem                                                                                                              ;
;  display1[5] ; clk_mem                                                                                                              ; 20.859 ; 20.859 ; Rise       ; clk_mem                                                                                                              ;
;  display1[6] ; clk_mem                                                                                                              ; 21.542 ; 21.542 ; Rise       ; clk_mem                                                                                                              ;
; display2[*]  ; clk_mem                                                                                                              ; 22.928 ; 22.928 ; Rise       ; clk_mem                                                                                                              ;
;  display2[0] ; clk_mem                                                                                                              ; 22.718 ; 22.718 ; Rise       ; clk_mem                                                                                                              ;
;  display2[1] ; clk_mem                                                                                                              ; 22.481 ; 22.481 ; Rise       ; clk_mem                                                                                                              ;
;  display2[2] ; clk_mem                                                                                                              ; 22.476 ; 22.476 ; Rise       ; clk_mem                                                                                                              ;
;  display2[3] ; clk_mem                                                                                                              ; 22.679 ; 22.679 ; Rise       ; clk_mem                                                                                                              ;
;  display2[4] ; clk_mem                                                                                                              ; 22.495 ; 22.495 ; Rise       ; clk_mem                                                                                                              ;
;  display2[5] ; clk_mem                                                                                                              ; 22.510 ; 22.510 ; Rise       ; clk_mem                                                                                                              ;
;  display2[6] ; clk_mem                                                                                                              ; 22.928 ; 22.928 ; Rise       ; clk_mem                                                                                                              ;
; display3[*]  ; clk_mem                                                                                                              ; 22.012 ; 22.012 ; Rise       ; clk_mem                                                                                                              ;
;  display3[0] ; clk_mem                                                                                                              ; 21.223 ; 21.223 ; Rise       ; clk_mem                                                                                                              ;
;  display3[1] ; clk_mem                                                                                                              ; 21.203 ; 21.203 ; Rise       ; clk_mem                                                                                                              ;
;  display3[2] ; clk_mem                                                                                                              ; 21.439 ; 21.439 ; Rise       ; clk_mem                                                                                                              ;
;  display3[3] ; clk_mem                                                                                                              ; 22.012 ; 22.012 ; Rise       ; clk_mem                                                                                                              ;
;  display3[4] ; clk_mem                                                                                                              ; 21.178 ; 21.178 ; Rise       ; clk_mem                                                                                                              ;
;  display3[5] ; clk_mem                                                                                                              ; 21.929 ; 21.929 ; Rise       ; clk_mem                                                                                                              ;
;  display3[6] ; clk_mem                                                                                                              ; 21.833 ; 21.833 ; Rise       ; clk_mem                                                                                                              ;
; display4[*]  ; clk_mem                                                                                                              ; 22.720 ; 22.720 ; Rise       ; clk_mem                                                                                                              ;
;  display4[0] ; clk_mem                                                                                                              ; 22.720 ; 22.720 ; Rise       ; clk_mem                                                                                                              ;
;  display4[1] ; clk_mem                                                                                                              ; 22.675 ; 22.675 ; Rise       ; clk_mem                                                                                                              ;
;  display4[2] ; clk_mem                                                                                                              ; 22.700 ; 22.700 ; Rise       ; clk_mem                                                                                                              ;
;  display4[3] ; clk_mem                                                                                                              ; 22.226 ; 22.226 ; Rise       ; clk_mem                                                                                                              ;
;  display4[4] ; clk_mem                                                                                                              ; 21.997 ; 21.997 ; Rise       ; clk_mem                                                                                                              ;
;  display4[5] ; clk_mem                                                                                                              ; 22.244 ; 22.244 ; Rise       ; clk_mem                                                                                                              ;
;  display4[6] ; clk_mem                                                                                                              ; 22.430 ; 22.430 ; Rise       ; clk_mem                                                                                                              ;
; display5[*]  ; clk_mem                                                                                                              ; 21.662 ; 21.662 ; Rise       ; clk_mem                                                                                                              ;
;  display5[0] ; clk_mem                                                                                                              ; 21.662 ; 21.662 ; Rise       ; clk_mem                                                                                                              ;
;  display5[1] ; clk_mem                                                                                                              ; 20.726 ; 20.726 ; Rise       ; clk_mem                                                                                                              ;
;  display5[2] ; clk_mem                                                                                                              ; 20.942 ; 20.942 ; Rise       ; clk_mem                                                                                                              ;
;  display5[3] ; clk_mem                                                                                                              ; 20.721 ; 20.721 ; Rise       ; clk_mem                                                                                                              ;
;  display5[4] ; clk_mem                                                                                                              ; 21.278 ; 21.278 ; Rise       ; clk_mem                                                                                                              ;
;  display5[5] ; clk_mem                                                                                                              ; 21.418 ; 21.418 ; Rise       ; clk_mem                                                                                                              ;
;  display5[6] ; clk_mem                                                                                                              ; 21.215 ; 21.215 ; Rise       ; clk_mem                                                                                                              ;
; display6[*]  ; clk_mem                                                                                                              ; 22.808 ; 22.808 ; Rise       ; clk_mem                                                                                                              ;
;  display6[0] ; clk_mem                                                                                                              ; 22.584 ; 22.584 ; Rise       ; clk_mem                                                                                                              ;
;  display6[1] ; clk_mem                                                                                                              ; 22.514 ; 22.514 ; Rise       ; clk_mem                                                                                                              ;
;  display6[2] ; clk_mem                                                                                                              ; 22.568 ; 22.568 ; Rise       ; clk_mem                                                                                                              ;
;  display6[3] ; clk_mem                                                                                                              ; 22.570 ; 22.570 ; Rise       ; clk_mem                                                                                                              ;
;  display6[4] ; clk_mem                                                                                                              ; 22.808 ; 22.808 ; Rise       ; clk_mem                                                                                                              ;
;  display6[5] ; clk_mem                                                                                                              ; 22.096 ; 22.096 ; Rise       ; clk_mem                                                                                                              ;
;  display6[6] ; clk_mem                                                                                                              ; 22.276 ; 22.276 ; Rise       ; clk_mem                                                                                                              ;
; display7[*]  ; clk_mem                                                                                                              ; 23.181 ; 23.181 ; Rise       ; clk_mem                                                                                                              ;
;  display7[0] ; clk_mem                                                                                                              ; 22.597 ; 22.597 ; Rise       ; clk_mem                                                                                                              ;
;  display7[1] ; clk_mem                                                                                                              ; 23.181 ; 23.181 ; Rise       ; clk_mem                                                                                                              ;
;  display7[2] ; clk_mem                                                                                                              ; 22.413 ; 22.413 ; Rise       ; clk_mem                                                                                                              ;
;  display7[3] ; clk_mem                                                                                                              ; 22.422 ; 22.422 ; Rise       ; clk_mem                                                                                                              ;
;  display7[4] ; clk_mem                                                                                                              ; 22.662 ; 22.662 ; Rise       ; clk_mem                                                                                                              ;
;  display7[5] ; clk_mem                                                                                                              ; 22.874 ; 22.874 ; Rise       ; clk_mem                                                                                                              ;
;  display7[6] ; clk_mem                                                                                                              ; 22.863 ; 22.863 ; Rise       ; clk_mem                                                                                                              ;
; display0[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.131 ; 17.131 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.613 ; 16.613 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.131 ; 17.131 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.095 ; 17.095 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.100 ; 17.100 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.650 ; 16.650 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.364 ; 16.364 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.431 ; 16.431 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display1[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.295 ; 17.295 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.062 ; 17.062 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.295 ; 17.295 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.228 ; 16.228 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.276 ; 17.276 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.245 ; 17.245 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.578 ; 16.578 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.261 ; 17.261 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display2[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.647 ; 18.647 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.437 ; 18.437 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.200 ; 18.200 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.195 ; 18.195 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.398 ; 18.398 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.214 ; 18.214 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.229 ; 18.229 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.647 ; 18.647 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display3[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.731 ; 17.731 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.942 ; 16.942 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.922 ; 16.922 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.158 ; 17.158 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.731 ; 17.731 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.897 ; 16.897 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.648 ; 17.648 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.552 ; 17.552 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display4[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.439 ; 18.439 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.439 ; 18.439 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.394 ; 18.394 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.419 ; 18.419 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.945 ; 17.945 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.716 ; 17.716 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.963 ; 17.963 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.149 ; 18.149 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display5[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.381 ; 17.381 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.381 ; 17.381 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.445 ; 16.445 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.661 ; 16.661 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.440 ; 16.440 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.997 ; 16.997 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.137 ; 17.137 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.934 ; 16.934 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display6[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.527 ; 18.527 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.303 ; 18.303 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.233 ; 18.233 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.287 ; 18.287 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.289 ; 18.289 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.527 ; 18.527 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.815 ; 17.815 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.995 ; 17.995 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display7[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.900 ; 18.900 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.316 ; 18.316 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.900 ; 18.900 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.132 ; 18.132 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.141 ; 18.141 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.381 ; 18.381 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.593 ; 18.593 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.582 ; 18.582 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display0[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.039 ; 17.039 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.521 ; 16.521 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.039 ; 17.039 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.003 ; 17.003 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.008 ; 17.008 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.558 ; 16.558 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.272 ; 16.272 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.339 ; 16.339 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display1[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.203 ; 17.203 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.970 ; 16.970 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.203 ; 17.203 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.136 ; 16.136 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.184 ; 17.184 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.153 ; 17.153 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.486 ; 16.486 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.169 ; 17.169 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display2[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.555 ; 18.555 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.345 ; 18.345 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.108 ; 18.108 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.103 ; 18.103 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.306 ; 18.306 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.122 ; 18.122 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.137 ; 18.137 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.555 ; 18.555 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display3[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.639 ; 17.639 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.850 ; 16.850 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.830 ; 16.830 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.066 ; 17.066 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.639 ; 17.639 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.805 ; 16.805 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.556 ; 17.556 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.460 ; 17.460 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display4[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.347 ; 18.347 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.347 ; 18.347 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.302 ; 18.302 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.327 ; 18.327 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.853 ; 17.853 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.624 ; 17.624 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.871 ; 17.871 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.057 ; 18.057 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display5[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.289 ; 17.289 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.289 ; 17.289 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.353 ; 16.353 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.569 ; 16.569 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.348 ; 16.348 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.905 ; 16.905 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.045 ; 17.045 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.842 ; 16.842 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display6[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.435 ; 18.435 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.211 ; 18.211 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.141 ; 18.141 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.195 ; 18.195 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.197 ; 18.197 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.435 ; 18.435 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.723 ; 17.723 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.903 ; 17.903 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display7[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.808 ; 18.808 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.224 ; 18.224 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.808 ; 18.808 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.040 ; 18.040 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.049 ; 18.049 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.289 ; 18.289 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.501 ; 18.501 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.490 ; 18.490 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                           ;
+--------------+----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                      ;
+--------------+----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------+
; display0[*]  ; clk                                                                                                                  ; 4.659 ; 4.659 ; Rise       ; clk                                                                                                                  ;
;  display0[0] ; clk                                                                                                                  ; 4.773 ; 4.773 ; Rise       ; clk                                                                                                                  ;
;  display0[1] ; clk                                                                                                                  ; 5.026 ; 5.026 ; Rise       ; clk                                                                                                                  ;
;  display0[2] ; clk                                                                                                                  ; 4.998 ; 4.998 ; Rise       ; clk                                                                                                                  ;
;  display0[3] ; clk                                                                                                                  ; 5.012 ; 5.012 ; Rise       ; clk                                                                                                                  ;
;  display0[4] ; clk                                                                                                                  ; 4.804 ; 4.804 ; Rise       ; clk                                                                                                                  ;
;  display0[5] ; clk                                                                                                                  ; 4.659 ; 4.659 ; Rise       ; clk                                                                                                                  ;
;  display0[6] ; clk                                                                                                                  ; 4.698 ; 4.698 ; Rise       ; clk                                                                                                                  ;
; display1[*]  ; clk                                                                                                                  ; 4.890 ; 4.890 ; Rise       ; clk                                                                                                                  ;
;  display1[0] ; clk                                                                                                                  ; 5.407 ; 5.407 ; Rise       ; clk                                                                                                                  ;
;  display1[1] ; clk                                                                                                                  ; 5.517 ; 5.517 ; Rise       ; clk                                                                                                                  ;
;  display1[2] ; clk                                                                                                                  ; 4.890 ; 4.890 ; Rise       ; clk                                                                                                                  ;
;  display1[3] ; clk                                                                                                                  ; 5.536 ; 5.536 ; Rise       ; clk                                                                                                                  ;
;  display1[4] ; clk                                                                                                                  ; 5.474 ; 5.474 ; Rise       ; clk                                                                                                                  ;
;  display1[5] ; clk                                                                                                                  ; 5.177 ; 5.177 ; Rise       ; clk                                                                                                                  ;
;  display1[6] ; clk                                                                                                                  ; 5.488 ; 5.488 ; Rise       ; clk                                                                                                                  ;
; display2[*]  ; clk                                                                                                                  ; 5.068 ; 5.068 ; Rise       ; clk                                                                                                                  ;
;  display2[0] ; clk                                                                                                                  ; 5.183 ; 5.183 ; Rise       ; clk                                                                                                                  ;
;  display2[1] ; clk                                                                                                                  ; 5.070 ; 5.070 ; Rise       ; clk                                                                                                                  ;
;  display2[2] ; clk                                                                                                                  ; 5.068 ; 5.068 ; Rise       ; clk                                                                                                                  ;
;  display2[3] ; clk                                                                                                                  ; 5.146 ; 5.146 ; Rise       ; clk                                                                                                                  ;
;  display2[4] ; clk                                                                                                                  ; 5.091 ; 5.091 ; Rise       ; clk                                                                                                                  ;
;  display2[5] ; clk                                                                                                                  ; 5.092 ; 5.092 ; Rise       ; clk                                                                                                                  ;
;  display2[6] ; clk                                                                                                                  ; 5.273 ; 5.273 ; Rise       ; clk                                                                                                                  ;
; display3[*]  ; clk                                                                                                                  ; 4.623 ; 4.623 ; Rise       ; clk                                                                                                                  ;
;  display3[0] ; clk                                                                                                                  ; 4.644 ; 4.644 ; Rise       ; clk                                                                                                                  ;
;  display3[1] ; clk                                                                                                                  ; 4.623 ; 4.623 ; Rise       ; clk                                                                                                                  ;
;  display3[2] ; clk                                                                                                                  ; 4.738 ; 4.738 ; Rise       ; clk                                                                                                                  ;
;  display3[3] ; clk                                                                                                                  ; 4.935 ; 4.935 ; Rise       ; clk                                                                                                                  ;
;  display3[4] ; clk                                                                                                                  ; 4.639 ; 4.639 ; Rise       ; clk                                                                                                                  ;
;  display3[5] ; clk                                                                                                                  ; 4.972 ; 4.972 ; Rise       ; clk                                                                                                                  ;
;  display3[6] ; clk                                                                                                                  ; 4.902 ; 4.902 ; Rise       ; clk                                                                                                                  ;
; display4[*]  ; clk                                                                                                                  ; 4.860 ; 4.860 ; Rise       ; clk                                                                                                                  ;
;  display4[0] ; clk                                                                                                                  ; 5.205 ; 5.205 ; Rise       ; clk                                                                                                                  ;
;  display4[1] ; clk                                                                                                                  ; 5.155 ; 5.155 ; Rise       ; clk                                                                                                                  ;
;  display4[2] ; clk                                                                                                                  ; 5.188 ; 5.188 ; Rise       ; clk                                                                                                                  ;
;  display4[3] ; clk                                                                                                                  ; 4.960 ; 4.960 ; Rise       ; clk                                                                                                                  ;
;  display4[4] ; clk                                                                                                                  ; 4.860 ; 4.860 ; Rise       ; clk                                                                                                                  ;
;  display4[5] ; clk                                                                                                                  ; 4.978 ; 4.978 ; Rise       ; clk                                                                                                                  ;
;  display4[6] ; clk                                                                                                                  ; 5.037 ; 5.037 ; Rise       ; clk                                                                                                                  ;
; display5[*]  ; clk                                                                                                                  ; 4.730 ; 4.730 ; Rise       ; clk                                                                                                                  ;
;  display5[0] ; clk                                                                                                                  ; 5.175 ; 5.175 ; Rise       ; clk                                                                                                                  ;
;  display5[1] ; clk                                                                                                                  ; 4.745 ; 4.745 ; Rise       ; clk                                                                                                                  ;
;  display5[2] ; clk                                                                                                                  ; 4.843 ; 4.843 ; Rise       ; clk                                                                                                                  ;
;  display5[3] ; clk                                                                                                                  ; 4.730 ; 4.730 ; Rise       ; clk                                                                                                                  ;
;  display5[4] ; clk                                                                                                                  ; 5.018 ; 5.018 ; Rise       ; clk                                                                                                                  ;
;  display5[5] ; clk                                                                                                                  ; 5.057 ; 5.057 ; Rise       ; clk                                                                                                                  ;
;  display5[6] ; clk                                                                                                                  ; 4.979 ; 4.979 ; Rise       ; clk                                                                                                                  ;
; display6[*]  ; clk                                                                                                                  ; 4.781 ; 4.781 ; Rise       ; clk                                                                                                                  ;
;  display6[0] ; clk                                                                                                                  ; 5.013 ; 5.013 ; Rise       ; clk                                                                                                                  ;
;  display6[1] ; clk                                                                                                                  ; 4.964 ; 4.964 ; Rise       ; clk                                                                                                                  ;
;  display6[2] ; clk                                                                                                                  ; 5.001 ; 5.001 ; Rise       ; clk                                                                                                                  ;
;  display6[3] ; clk                                                                                                                  ; 5.008 ; 5.008 ; Rise       ; clk                                                                                                                  ;
;  display6[4] ; clk                                                                                                                  ; 5.114 ; 5.114 ; Rise       ; clk                                                                                                                  ;
;  display6[5] ; clk                                                                                                                  ; 4.781 ; 4.781 ; Rise       ; clk                                                                                                                  ;
;  display6[6] ; clk                                                                                                                  ; 4.842 ; 4.842 ; Rise       ; clk                                                                                                                  ;
; display7[*]  ; clk                                                                                                                  ; 4.674 ; 4.674 ; Rise       ; clk                                                                                                                  ;
;  display7[0] ; clk                                                                                                                  ; 4.752 ; 4.752 ; Rise       ; clk                                                                                                                  ;
;  display7[1] ; clk                                                                                                                  ; 5.082 ; 5.082 ; Rise       ; clk                                                                                                                  ;
;  display7[2] ; clk                                                                                                                  ; 4.682 ; 4.682 ; Rise       ; clk                                                                                                                  ;
;  display7[3] ; clk                                                                                                                  ; 4.674 ; 4.674 ; Rise       ; clk                                                                                                                  ;
;  display7[4] ; clk                                                                                                                  ; 4.800 ; 4.800 ; Rise       ; clk                                                                                                                  ;
;  display7[5] ; clk                                                                                                                  ; 4.902 ; 4.902 ; Rise       ; clk                                                                                                                  ;
;  display7[6] ; clk                                                                                                                  ; 4.896 ; 4.896 ; Rise       ; clk                                                                                                                  ;
; display0[*]  ; clk_mem                                                                                                              ; 6.776 ; 6.776 ; Rise       ; clk_mem                                                                                                              ;
;  display0[0] ; clk_mem                                                                                                              ; 6.891 ; 6.891 ; Rise       ; clk_mem                                                                                                              ;
;  display0[1] ; clk_mem                                                                                                              ; 7.140 ; 7.140 ; Rise       ; clk_mem                                                                                                              ;
;  display0[2] ; clk_mem                                                                                                              ; 7.114 ; 7.114 ; Rise       ; clk_mem                                                                                                              ;
;  display0[3] ; clk_mem                                                                                                              ; 7.130 ; 7.130 ; Rise       ; clk_mem                                                                                                              ;
;  display0[4] ; clk_mem                                                                                                              ; 6.915 ; 6.915 ; Rise       ; clk_mem                                                                                                              ;
;  display0[5] ; clk_mem                                                                                                              ; 6.776 ; 6.776 ; Rise       ; clk_mem                                                                                                              ;
;  display0[6] ; clk_mem                                                                                                              ; 6.813 ; 6.813 ; Rise       ; clk_mem                                                                                                              ;
; display1[*]  ; clk_mem                                                                                                              ; 7.535 ; 7.535 ; Rise       ; clk_mem                                                                                                              ;
;  display1[0] ; clk_mem                                                                                                              ; 8.054 ; 8.054 ; Rise       ; clk_mem                                                                                                              ;
;  display1[1] ; clk_mem                                                                                                              ; 8.164 ; 8.164 ; Rise       ; clk_mem                                                                                                              ;
;  display1[2] ; clk_mem                                                                                                              ; 7.535 ; 7.535 ; Rise       ; clk_mem                                                                                                              ;
;  display1[3] ; clk_mem                                                                                                              ; 8.183 ; 8.183 ; Rise       ; clk_mem                                                                                                              ;
;  display1[4] ; clk_mem                                                                                                              ; 8.121 ; 8.121 ; Rise       ; clk_mem                                                                                                              ;
;  display1[5] ; clk_mem                                                                                                              ; 7.824 ; 7.824 ; Rise       ; clk_mem                                                                                                              ;
;  display1[6] ; clk_mem                                                                                                              ; 8.135 ; 8.135 ; Rise       ; clk_mem                                                                                                              ;
; display2[*]  ; clk_mem                                                                                                              ; 7.673 ; 7.673 ; Rise       ; clk_mem                                                                                                              ;
;  display2[0] ; clk_mem                                                                                                              ; 7.780 ; 7.780 ; Rise       ; clk_mem                                                                                                              ;
;  display2[1] ; clk_mem                                                                                                              ; 7.675 ; 7.675 ; Rise       ; clk_mem                                                                                                              ;
;  display2[2] ; clk_mem                                                                                                              ; 7.673 ; 7.673 ; Rise       ; clk_mem                                                                                                              ;
;  display2[3] ; clk_mem                                                                                                              ; 7.746 ; 7.746 ; Rise       ; clk_mem                                                                                                              ;
;  display2[4] ; clk_mem                                                                                                              ; 7.692 ; 7.692 ; Rise       ; clk_mem                                                                                                              ;
;  display2[5] ; clk_mem                                                                                                              ; 7.697 ; 7.697 ; Rise       ; clk_mem                                                                                                              ;
;  display2[6] ; clk_mem                                                                                                              ; 7.879 ; 7.879 ; Rise       ; clk_mem                                                                                                              ;
; display3[*]  ; clk_mem                                                                                                              ; 6.808 ; 6.808 ; Rise       ; clk_mem                                                                                                              ;
;  display3[0] ; clk_mem                                                                                                              ; 6.829 ; 6.829 ; Rise       ; clk_mem                                                                                                              ;
;  display3[1] ; clk_mem                                                                                                              ; 6.808 ; 6.808 ; Rise       ; clk_mem                                                                                                              ;
;  display3[2] ; clk_mem                                                                                                              ; 6.923 ; 6.923 ; Rise       ; clk_mem                                                                                                              ;
;  display3[3] ; clk_mem                                                                                                              ; 7.120 ; 7.120 ; Rise       ; clk_mem                                                                                                              ;
;  display3[4] ; clk_mem                                                                                                              ; 6.824 ; 6.824 ; Rise       ; clk_mem                                                                                                              ;
;  display3[5] ; clk_mem                                                                                                              ; 7.157 ; 7.157 ; Rise       ; clk_mem                                                                                                              ;
;  display3[6] ; clk_mem                                                                                                              ; 7.087 ; 7.087 ; Rise       ; clk_mem                                                                                                              ;
; display4[*]  ; clk_mem                                                                                                              ; 7.137 ; 7.137 ; Rise       ; clk_mem                                                                                                              ;
;  display4[0] ; clk_mem                                                                                                              ; 7.477 ; 7.477 ; Rise       ; clk_mem                                                                                                              ;
;  display4[1] ; clk_mem                                                                                                              ; 7.429 ; 7.429 ; Rise       ; clk_mem                                                                                                              ;
;  display4[2] ; clk_mem                                                                                                              ; 7.453 ; 7.453 ; Rise       ; clk_mem                                                                                                              ;
;  display4[3] ; clk_mem                                                                                                              ; 7.242 ; 7.242 ; Rise       ; clk_mem                                                                                                              ;
;  display4[4] ; clk_mem                                                                                                              ; 7.137 ; 7.137 ; Rise       ; clk_mem                                                                                                              ;
;  display4[5] ; clk_mem                                                                                                              ; 7.247 ; 7.247 ; Rise       ; clk_mem                                                                                                              ;
;  display4[6] ; clk_mem                                                                                                              ; 7.319 ; 7.319 ; Rise       ; clk_mem                                                                                                              ;
; display5[*]  ; clk_mem                                                                                                              ; 6.884 ; 6.884 ; Rise       ; clk_mem                                                                                                              ;
;  display5[0] ; clk_mem                                                                                                              ; 7.329 ; 7.329 ; Rise       ; clk_mem                                                                                                              ;
;  display5[1] ; clk_mem                                                                                                              ; 6.892 ; 6.892 ; Rise       ; clk_mem                                                                                                              ;
;  display5[2] ; clk_mem                                                                                                              ; 6.998 ; 6.998 ; Rise       ; clk_mem                                                                                                              ;
;  display5[3] ; clk_mem                                                                                                              ; 6.884 ; 6.884 ; Rise       ; clk_mem                                                                                                              ;
;  display5[4] ; clk_mem                                                                                                              ; 7.166 ; 7.166 ; Rise       ; clk_mem                                                                                                              ;
;  display5[5] ; clk_mem                                                                                                              ; 7.212 ; 7.212 ; Rise       ; clk_mem                                                                                                              ;
;  display5[6] ; clk_mem                                                                                                              ; 7.134 ; 7.134 ; Rise       ; clk_mem                                                                                                              ;
; display6[*]  ; clk_mem                                                                                                              ; 6.722 ; 6.722 ; Rise       ; clk_mem                                                                                                              ;
;  display6[0] ; clk_mem                                                                                                              ; 6.954 ; 6.954 ; Rise       ; clk_mem                                                                                                              ;
;  display6[1] ; clk_mem                                                                                                              ; 6.905 ; 6.905 ; Rise       ; clk_mem                                                                                                              ;
;  display6[2] ; clk_mem                                                                                                              ; 6.942 ; 6.942 ; Rise       ; clk_mem                                                                                                              ;
;  display6[3] ; clk_mem                                                                                                              ; 6.949 ; 6.949 ; Rise       ; clk_mem                                                                                                              ;
;  display6[4] ; clk_mem                                                                                                              ; 7.055 ; 7.055 ; Rise       ; clk_mem                                                                                                              ;
;  display6[5] ; clk_mem                                                                                                              ; 6.722 ; 6.722 ; Rise       ; clk_mem                                                                                                              ;
;  display6[6] ; clk_mem                                                                                                              ; 6.783 ; 6.783 ; Rise       ; clk_mem                                                                                                              ;
; display7[*]  ; clk_mem                                                                                                              ; 6.623 ; 6.623 ; Rise       ; clk_mem                                                                                                              ;
;  display7[0] ; clk_mem                                                                                                              ; 6.700 ; 6.700 ; Rise       ; clk_mem                                                                                                              ;
;  display7[1] ; clk_mem                                                                                                              ; 7.030 ; 7.030 ; Rise       ; clk_mem                                                                                                              ;
;  display7[2] ; clk_mem                                                                                                              ; 6.631 ; 6.631 ; Rise       ; clk_mem                                                                                                              ;
;  display7[3] ; clk_mem                                                                                                              ; 6.623 ; 6.623 ; Rise       ; clk_mem                                                                                                              ;
;  display7[4] ; clk_mem                                                                                                              ; 6.749 ; 6.749 ; Rise       ; clk_mem                                                                                                              ;
;  display7[5] ; clk_mem                                                                                                              ; 6.851 ; 6.851 ; Rise       ; clk_mem                                                                                                              ;
;  display7[6] ; clk_mem                                                                                                              ; 6.845 ; 6.845 ; Rise       ; clk_mem                                                                                                              ;
; display0[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.997 ; 4.997 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.112 ; 5.112 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.361 ; 5.361 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.335 ; 5.335 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.351 ; 5.351 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.136 ; 5.136 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.997 ; 4.997 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.034 ; 5.034 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display1[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.194 ; 5.194 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.713 ; 5.713 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.823 ; 5.823 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.194 ; 5.194 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.842 ; 5.842 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.780 ; 5.780 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.483 ; 5.483 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.794 ; 5.794 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display2[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.289 ; 5.289 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.396 ; 5.396 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.291 ; 5.291 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.289 ; 5.289 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.362 ; 5.362 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.308 ; 5.308 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.313 ; 5.313 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.495 ; 5.495 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display3[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.042 ; 5.042 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.067 ; 5.067 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.042 ; 5.042 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.160 ; 5.160 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.355 ; 5.355 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.058 ; 5.058 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.391 ; 5.391 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.321 ; 5.321 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display4[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.532 ; 5.532 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.877 ; 5.877 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.827 ; 5.827 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.860 ; 5.860 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.632 ; 5.632 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.532 ; 5.532 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.650 ; 5.650 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.709 ; 5.709 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display5[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.193 ; 5.193 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.638 ; 5.638 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.201 ; 5.201 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.307 ; 5.307 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.193 ; 5.193 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.475 ; 5.475 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.521 ; 5.521 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.443 ; 5.443 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display6[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.378 ; 5.378 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.600 ; 5.600 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.550 ; 5.550 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.594 ; 5.594 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.599 ; 5.599 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.710 ; 5.710 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.378 ; 5.378 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.441 ; 5.441 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display7[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.161 ; 5.161 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.239 ; 5.239 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.569 ; 5.569 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.169 ; 5.169 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.161 ; 5.161 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.287 ; 5.287 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.389 ; 5.389 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.383 ; 5.383 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display0[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.997 ; 4.997 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.112 ; 5.112 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.361 ; 5.361 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.335 ; 5.335 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.351 ; 5.351 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.136 ; 5.136 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.997 ; 4.997 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.034 ; 5.034 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display1[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.194 ; 5.194 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.713 ; 5.713 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.823 ; 5.823 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.194 ; 5.194 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.842 ; 5.842 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.780 ; 5.780 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.483 ; 5.483 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.794 ; 5.794 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display2[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.289 ; 5.289 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.396 ; 5.396 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.291 ; 5.291 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.289 ; 5.289 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.362 ; 5.362 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.308 ; 5.308 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.313 ; 5.313 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.495 ; 5.495 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display3[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.042 ; 5.042 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.067 ; 5.067 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.042 ; 5.042 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.160 ; 5.160 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.355 ; 5.355 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.058 ; 5.058 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.391 ; 5.391 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.321 ; 5.321 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display4[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.532 ; 5.532 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.877 ; 5.877 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.827 ; 5.827 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.860 ; 5.860 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.632 ; 5.632 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.532 ; 5.532 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.650 ; 5.650 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.709 ; 5.709 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display5[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.193 ; 5.193 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.638 ; 5.638 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.201 ; 5.201 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.307 ; 5.307 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.193 ; 5.193 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.475 ; 5.475 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.521 ; 5.521 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.443 ; 5.443 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display6[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.378 ; 5.378 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.600 ; 5.600 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.550 ; 5.550 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.594 ; 5.594 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.599 ; 5.599 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.710 ; 5.710 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.378 ; 5.378 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.441 ; 5.441 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display7[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.161 ; 5.161 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.239 ; 5.239 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.569 ; 5.569 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.169 ; 5.169 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.161 ; 5.161 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.287 ; 5.287 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.389 ; 5.389 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.383 ; 5.383 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                           ; To Clock                                                                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                                                                  ; clk                                                                                                                  ; 54       ; 0        ; 0        ; 0        ;
; clk_mem                                                                                                              ; clk                                                                                                                  ; 130200   ; 0        ; 0        ; 0        ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                                                                                                  ; 5743     ; 5743     ; 0        ; 0        ;
; clk                                                                                                                  ; clk_mem                                                                                                              ; 24       ; 0        ; 0        ; 0        ;
; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 208      ; 0        ; 208      ; 0        ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 26       ; 26       ; 26       ; 26       ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                           ; To Clock                                                                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                                                                  ; clk                                                                                                                  ; 54       ; 0        ; 0        ; 0        ;
; clk_mem                                                                                                              ; clk                                                                                                                  ; 130200   ; 0        ; 0        ; 0        ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                                                                                                  ; 5743     ; 5743     ; 0        ; 0        ;
; clk                                                                                                                  ; clk_mem                                                                                                              ; 24       ; 0        ; 0        ; 0        ;
; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 208      ; 0        ; 208      ; 0        ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 26       ; 26       ; 26       ; 26       ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 56    ; 56   ;
; Unconstrained Output Port Paths ; 1414  ; 1414 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Tue Feb 07 17:56:37 2017
Info: Command: quartus_sta uniciclo -c uniciclo
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uniciclo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_mem clk_mem
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  to: mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[7]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -12.155
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -12.155      -299.647 clk 
    Info (332119):    -5.356        -5.356 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -0.696        -5.709 clk_mem 
Info (332146): Worst-case hold slack is -1.615
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.615        -1.615 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -0.086        -0.320 clk_mem 
    Info (332119):     0.794         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423       -69.684 clk_mem 
    Info (332119):    -1.380       -47.380 clk 
    Info (332119):    -0.325        -3.250 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  to: mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[7]
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.372
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.372      -131.661 clk 
    Info (332119):    -2.496        -2.496 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     0.225         0.000 clk_mem 
Info (332146): Worst-case hold slack is -0.716
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.716        -0.716 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     0.052         0.000 clk_mem 
    Info (332119):     0.357         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423       -69.684 clk_mem 
    Info (332119):    -1.380       -47.380 clk 
    Info (332119):     0.107         0.000 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 451 megabytes
    Info: Processing ended: Tue Feb 07 17:56:41 2017
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


