INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aduttagu/Desktop/A Duttagupta_lab2/project_22/project_22.srcs/sources_1/new/Counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aduttagu/Desktop/A Duttagupta_lab2/project_22/project_22.srcs/sources_1/new/FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aduttagu/Desktop/A Duttagupta_lab2/project_22/project_22.srcs/sources_1/new/generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aduttagu/Desktop/A Duttagupta_lab2/project_22/project_22.srcs/sources_1/new/monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aduttagu/Desktop/A Duttagupta_lab2/project_22/project_22.srcs/sources_1/new/Dutuut.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dutuut
