VGA.v,verilog,xil_defaultlib,../../../../lab2_final.srcs/sources_1/ip/VGA_0_1/VGA.srcs/sources_1/imports/Framework/VGA.v,
VgaController.v,verilog,xil_defaultlib,../../../../lab2_final.srcs/sources_1/ip/VGA_0_1/VGA.srcs/sources_1/imports/Framework/VgaController.v,
VgaDebugger.v,verilog,xil_defaultlib,../../../../lab2_final.srcs/sources_1/ip/VGA_0_1/VGA.srcs/sources_1/imports/Framework/VgaDebugger.v,
VgaDisplay.v,verilog,xil_defaultlib,../../../../lab2_final.srcs/sources_1/ip/VGA_0_1/VGA.srcs/sources_1/imports/Framework/VgaDisplay.v,
glbl.v,verilog,xil_defaultlib,../../../../lab2_final.srcs/sources_1/ip/VGA_0_1/VGA.sim/sim_1/behav/xsim/glbl.v,
VGA_0.v,verilog,xil_defaultlib,../../../../lab2_final.srcs/sources_1/ip/VGA_0_1/sim/VGA_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
