$date
	Thu Nov 13 14:49:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_pc $end
$var wire 1 ! pc_o_ce $end
$var wire 32 " pc_o_pc_1 [31:0] $end
$var wire 32 # pc_o_pc_2 [31:0] $end
$var reg 1 $ pc_i_ce $end
$var reg 1 % pc_i_change_instr $end
$var reg 1 & pc_i_change_pc_1 $end
$var reg 1 ' pc_i_change_pc_2 $end
$var reg 1 ( pc_i_clk $end
$var reg 32 ) pc_i_pc_1 [31:0] $end
$var reg 32 * pc_i_pc_2 [31:0] $end
$var reg 1 + pc_i_rst $end
$scope module pc $end
$var wire 1 , pc_i_ce $end
$var wire 1 - pc_i_change_instr $end
$var wire 1 . pc_i_change_pc_1 $end
$var wire 1 / pc_i_change_pc_2 $end
$var wire 1 0 pc_i_clk $end
$var wire 32 1 pc_i_pc_1 [31:0] $end
$var wire 32 2 pc_i_pc_2 [31:0] $end
$var wire 1 3 pc_i_rst $end
$var reg 1 4 pc_o_ce $end
$var reg 32 5 pc_o_pc_1 [31:0] $end
$var reg 32 6 pc_o_pc_2 [31:0] $end
$var reg 32 7 temp_pc [31:0] $end
$var reg 32 8 temp_pc_1 [31:0] $end
$var reg 32 9 temp_pc_2 [31:0] $end
$upscope $end
$scope task reset $end
$var integer 32 : counter [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 :
b0 9
b0 8
b0 7
b0 6
b0 5
04
03
b0 2
b0 1
00
0/
0.
x-
0,
0+
b0 *
b0 )
0(
0'
0&
x%
0$
b0 #
b0 "
0!
$end
#5
1(
10
#10
0(
00
#15
b1000 7
b100 6
b100 #
14
1!
1$
1,
1+
13
1(
10
#20
0(
00
#25
b100 9
1%
1-
1(
10
#30
0(
00
#35
1(
10
#40
0(
00
#45
b10000 7
b1100 6
b1100 #
b1000 5
b1000 "
0%
0-
1(
10
#50
0(
00
#55
b11000 7
b10100 6
b10100 #
b10000 5
b10000 "
b1100 9
b1000 8
1(
10
#60
0(
00
#65
b100000 7
b11100 6
b11100 #
b11000 5
b11000 "
b10100 9
b10000 8
1(
10
#70
0(
00
#75
b101000 7
b100100 6
b100100 #
b100000 5
b100000 "
b11100 9
b11000 8
1(
10
#80
0(
00
#85
b110000 7
b101100 6
b101100 #
b101000 5
b101000 "
b100100 9
b100000 8
1(
10
#90
0(
00
#95
b111000 7
b110100 6
b110100 #
b110000 5
b110000 "
b101100 9
b101000 8
1(
10
#100
0(
00
#105
b1000000 7
b111100 6
b111100 #
b111000 5
b111000 "
b110100 9
b110000 8
1(
10
#110
0(
00
#115
b1001000 7
b1000100 6
b1000100 #
b1000000 5
b1000000 "
b111100 9
b111000 8
1(
10
#120
0(
00
#125
b1010000 7
b1001100 6
b1001100 #
b1001000 5
b1001000 "
b1000100 9
b1000000 8
1(
10
#130
0(
00
#135
b1011000 7
b1010100 6
b1010100 #
b1010000 5
b1010000 "
b1001100 9
b1001000 8
1(
10
#140
0(
00
#145
b1100000 7
b1011100 6
b1011100 #
b1011000 5
b1011000 "
b1010100 9
b1010000 8
1(
10
#150
0(
00
#155
b1101000 7
b1100100 6
b1100100 #
b1100000 5
b1100000 "
b1011100 9
b1011000 8
1(
10
#160
0(
00
#165
b1110000 7
b1101100 6
b1101100 #
b1101000 5
b1101000 "
b1100100 9
b1100000 8
1(
10
#170
0(
00
#175
b1111000 7
b1110100 6
b1110100 #
b1110000 5
b1110000 "
b1101100 9
b1101000 8
1(
10
#180
0(
00
#185
b10000000 7
b1111100 6
b1111100 #
b1111000 5
b1111000 "
b1110100 9
b1110000 8
1(
10
#190
0(
00
#195
b10001000 7
b10000100 6
b10000100 #
b10000000 5
b10000000 "
b1111100 9
b1111000 8
1(
10
#200
0(
00
#205
b10010000 7
b10001100 6
b10001100 #
b10001000 5
b10001000 "
b10000100 9
b10000000 8
1(
10
#210
0(
00
#215
b10011000 7
b10010100 6
b10010100 #
b10010000 5
b10010000 "
b10001100 9
b10001000 8
1(
10
#220
0(
00
#225
b10100000 7
b10011100 6
b10011100 #
b10011000 5
b10011000 "
b10010100 9
b10010000 8
1(
10
#230
0(
00
#235
b10101000 7
b10100100 6
b10100100 #
b10100000 5
b10100000 "
b10011100 9
b10011000 8
1(
10
#240
0(
00
#245
b10110000 7
b10101100 6
b10101100 #
b10101000 5
b10101000 "
b10100100 9
b10100000 8
1(
10
