Simulator report for trigger
Sun Nov 04 17:28:44 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 957 nodes    ;
; Simulation Coverage         ;      93.75 % ;
; Total Number of Transitions ; 240492       ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone      ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      93.75 % ;
; Total nodes checked                                 ; 957          ;
; Total output ports checked                          ; 1024         ;
; Total output ports with complete 1/0-value coverage ; 960          ;
; Total output ports with no 1/0-value coverage       ; 61           ;
; Total output ports with no 1-value coverage         ; 64           ;
; Total output ports with no 0-value coverage         ; 61           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                            ; Output Port Name                                                                                                          ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------+
; |trigger|data_out~0                                                                                                  ; |trigger|data_out~0                                                                                                       ; out              ;
; |trigger|data_out~1                                                                                                  ; |trigger|data_out~1                                                                                                       ; out              ;
; |trigger|data_out~2                                                                                                  ; |trigger|data_out~2                                                                                                       ; out              ;
; |trigger|data_out~3                                                                                                  ; |trigger|data_out~3                                                                                                       ; out              ;
; |trigger|data_out~4                                                                                                  ; |trigger|data_out~4                                                                                                       ; out              ;
; |trigger|data_out~5                                                                                                  ; |trigger|data_out~5                                                                                                       ; out              ;
; |trigger|data_out~6                                                                                                  ; |trigger|data_out~6                                                                                                       ; out              ;
; |trigger|data_out~7                                                                                                  ; |trigger|data_out~7                                                                                                       ; out              ;
; |trigger|data_out~8                                                                                                  ; |trigger|data_out~8                                                                                                       ; out              ;
; |trigger|data_out~9                                                                                                  ; |trigger|data_out~9                                                                                                       ; out              ;
; |trigger|data_out~10                                                                                                 ; |trigger|data_out~10                                                                                                      ; out              ;
; |trigger|data_out~11                                                                                                 ; |trigger|data_out~11                                                                                                      ; out              ;
; |trigger|data_out~12                                                                                                 ; |trigger|data_out~12                                                                                                      ; out              ;
; |trigger|data_out~13                                                                                                 ; |trigger|data_out~13                                                                                                      ; out              ;
; |trigger|data_out~14                                                                                                 ; |trigger|data_out~14                                                                                                      ; out              ;
; |trigger|data_out~15                                                                                                 ; |trigger|data_out~15                                                                                                      ; out              ;
; |trigger|data_summ[1]                                                                                                ; |trigger|data_summ[1]                                                                                                     ; out              ;
; |trigger|data_summ[2]                                                                                                ; |trigger|data_summ[2]                                                                                                     ; out              ;
; |trigger|data_summ[3]                                                                                                ; |trigger|data_summ[3]                                                                                                     ; out              ;
; |trigger|data_summ[4]                                                                                                ; |trigger|data_summ[4]                                                                                                     ; out              ;
; |trigger|data_summ[5]                                                                                                ; |trigger|data_summ[5]                                                                                                     ; out              ;
; |trigger|data_summ[6]                                                                                                ; |trigger|data_summ[6]                                                                                                     ; out              ;
; |trigger|data_summ[7]                                                                                                ; |trigger|data_summ[7]                                                                                                     ; out              ;
; |trigger|data_mult[0]                                                                                                ; |trigger|data_mult[0]                                                                                                     ; out              ;
; |trigger|data_mult[1]                                                                                                ; |trigger|data_mult[1]                                                                                                     ; out              ;
; |trigger|data_mult[2]                                                                                                ; |trigger|data_mult[2]                                                                                                     ; out              ;
; |trigger|data_mult[3]                                                                                                ; |trigger|data_mult[3]                                                                                                     ; out              ;
; |trigger|data_mult[4]                                                                                                ; |trigger|data_mult[4]                                                                                                     ; out              ;
; |trigger|data_mult[5]                                                                                                ; |trigger|data_mult[5]                                                                                                     ; out              ;
; |trigger|data_mult[6]                                                                                                ; |trigger|data_mult[6]                                                                                                     ; out              ;
; |trigger|data_mult[7]                                                                                                ; |trigger|data_mult[7]                                                                                                     ; out              ;
; |trigger|data_mult[8]                                                                                                ; |trigger|data_mult[8]                                                                                                     ; out              ;
; |trigger|data_mult[9]                                                                                                ; |trigger|data_mult[9]                                                                                                     ; out              ;
; |trigger|data_mult[10]                                                                                               ; |trigger|data_mult[10]                                                                                                    ; out              ;
; |trigger|data_mult[11]                                                                                               ; |trigger|data_mult[11]                                                                                                    ; out              ;
; |trigger|data_mult[12]                                                                                               ; |trigger|data_mult[12]                                                                                                    ; out              ;
; |trigger|data_mult[13]                                                                                               ; |trigger|data_mult[13]                                                                                                    ; out              ;
; |trigger|data_mult[14]                                                                                               ; |trigger|data_mult[14]                                                                                                    ; out              ;
; |trigger|data_mult[15]                                                                                               ; |trigger|data_mult[15]                                                                                                    ; out              ;
; |trigger|q$latch                                                                                                     ; |trigger|q$latch                                                                                                          ; out              ;
; |trigger|data_summ[0]                                                                                                ; |trigger|data_summ[0]                                                                                                     ; out              ;
; |trigger|a                                                                                                           ; |trigger|a                                                                                                                ; out              ;
; |trigger|b                                                                                                           ; |trigger|b                                                                                                                ; out              ;
; |trigger|c                                                                                                           ; |trigger|c                                                                                                                ; pin_out          ;
; |trigger|clc                                                                                                         ; |trigger|clc                                                                                                              ; out              ;
; |trigger|A[0]                                                                                                        ; |trigger|A[0]                                                                                                             ; out              ;
; |trigger|A[1]                                                                                                        ; |trigger|A[1]                                                                                                             ; out              ;
; |trigger|A[2]                                                                                                        ; |trigger|A[2]                                                                                                             ; out              ;
; |trigger|A[3]                                                                                                        ; |trigger|A[3]                                                                                                             ; out              ;
; |trigger|A[4]                                                                                                        ; |trigger|A[4]                                                                                                             ; out              ;
; |trigger|A[5]                                                                                                        ; |trigger|A[5]                                                                                                             ; out              ;
; |trigger|A[6]                                                                                                        ; |trigger|A[6]                                                                                                             ; out              ;
; |trigger|A[7]                                                                                                        ; |trigger|A[7]                                                                                                             ; out              ;
; |trigger|B[0]                                                                                                        ; |trigger|B[0]                                                                                                             ; out              ;
; |trigger|B[1]                                                                                                        ; |trigger|B[1]                                                                                                             ; out              ;
; |trigger|B[2]                                                                                                        ; |trigger|B[2]                                                                                                             ; out              ;
; |trigger|B[3]                                                                                                        ; |trigger|B[3]                                                                                                             ; out              ;
; |trigger|B[4]                                                                                                        ; |trigger|B[4]                                                                                                             ; out              ;
; |trigger|B[5]                                                                                                        ; |trigger|B[5]                                                                                                             ; out              ;
; |trigger|B[6]                                                                                                        ; |trigger|B[6]                                                                                                             ; out              ;
; |trigger|B[7]                                                                                                        ; |trigger|B[7]                                                                                                             ; out              ;
; |trigger|C[0]                                                                                                        ; |trigger|C[0]                                                                                                             ; out              ;
; |trigger|C[1]                                                                                                        ; |trigger|C[1]                                                                                                             ; out              ;
; |trigger|C[2]                                                                                                        ; |trigger|C[2]                                                                                                             ; out              ;
; |trigger|C[3]                                                                                                        ; |trigger|C[3]                                                                                                             ; out              ;
; |trigger|C[4]                                                                                                        ; |trigger|C[4]                                                                                                             ; out              ;
; |trigger|C[5]                                                                                                        ; |trigger|C[5]                                                                                                             ; out              ;
; |trigger|C[6]                                                                                                        ; |trigger|C[6]                                                                                                             ; out              ;
; |trigger|C[7]                                                                                                        ; |trigger|C[7]                                                                                                             ; out              ;
; |trigger|data_out[0]                                                                                                 ; |trigger|data_out[0]                                                                                                      ; pin_out          ;
; |trigger|data_out[1]                                                                                                 ; |trigger|data_out[1]                                                                                                      ; pin_out          ;
; |trigger|data_out[2]                                                                                                 ; |trigger|data_out[2]                                                                                                      ; pin_out          ;
; |trigger|data_out[3]                                                                                                 ; |trigger|data_out[3]                                                                                                      ; pin_out          ;
; |trigger|data_out[4]                                                                                                 ; |trigger|data_out[4]                                                                                                      ; pin_out          ;
; |trigger|data_out[5]                                                                                                 ; |trigger|data_out[5]                                                                                                      ; pin_out          ;
; |trigger|data_out[6]                                                                                                 ; |trigger|data_out[6]                                                                                                      ; pin_out          ;
; |trigger|data_out[7]                                                                                                 ; |trigger|data_out[7]                                                                                                      ; pin_out          ;
; |trigger|data_out[8]                                                                                                 ; |trigger|data_out[8]                                                                                                      ; pin_out          ;
; |trigger|data_out[9]                                                                                                 ; |trigger|data_out[9]                                                                                                      ; pin_out          ;
; |trigger|data_out[10]                                                                                                ; |trigger|data_out[10]                                                                                                     ; pin_out          ;
; |trigger|data_out[11]                                                                                                ; |trigger|data_out[11]                                                                                                     ; pin_out          ;
; |trigger|data_out[12]                                                                                                ; |trigger|data_out[12]                                                                                                     ; pin_out          ;
; |trigger|data_out[13]                                                                                                ; |trigger|data_out[13]                                                                                                     ; pin_out          ;
; |trigger|data_out[14]                                                                                                ; |trigger|data_out[14]                                                                                                     ; pin_out          ;
; |trigger|data_out[15]                                                                                                ; |trigger|data_out[15]                                                                                                     ; pin_out          ;
; |trigger|clcd                                                                                                        ; |trigger|clcd                                                                                                             ; out              ;
; |trigger|d                                                                                                           ; |trigger|d                                                                                                                ; out              ;
; |trigger|q                                                                                                           ; |trigger|q                                                                                                                ; pin_out          ;
; |trigger|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                                                          ; |trigger|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                                                               ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|_~0                                                                          ; |trigger|lpm_add_sub:Add0|addcore:adder|_~0                                                                               ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]~9                                                          ; |trigger|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]~9                                                               ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]~10                                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]~10                                                              ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]~11                                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]~11                                                              ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]~12                                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]~12                                                              ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~13                                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~13                                                              ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~14                                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~14                                                              ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~15                                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~15                                                              ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|unreg_res_node[15]                                                           ; |trigger|lpm_add_sub:Add0|addcore:adder|unreg_res_node[15]                                                                ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|unreg_res_node[14]                                                           ; |trigger|lpm_add_sub:Add0|addcore:adder|unreg_res_node[14]                                                                ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|unreg_res_node[13]                                                           ; |trigger|lpm_add_sub:Add0|addcore:adder|unreg_res_node[13]                                                                ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|unreg_res_node[12]                                                           ; |trigger|lpm_add_sub:Add0|addcore:adder|unreg_res_node[12]                                                                ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|unreg_res_node[11]                                                           ; |trigger|lpm_add_sub:Add0|addcore:adder|unreg_res_node[11]                                                                ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|unreg_res_node[10]                                                           ; |trigger|lpm_add_sub:Add0|addcore:adder|unreg_res_node[10]                                                                ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|unreg_res_node[9]                                                            ; |trigger|lpm_add_sub:Add0|addcore:adder|unreg_res_node[9]                                                                 ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|unreg_res_node[8]                                                            ; |trigger|lpm_add_sub:Add0|addcore:adder|unreg_res_node[8]                                                                 ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                                                            ; |trigger|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                                                                 ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]                                                            ; |trigger|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]                                                                 ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]                                                            ; |trigger|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]                                                                 ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]                                                            ; |trigger|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]                                                                 ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                                                            ; |trigger|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                                                                 ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                                                            ; |trigger|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                                                                 ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                                                            ; |trigger|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                                                                 ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|_~12                                                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|_~12                                                                              ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|_~13                                                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|_~13                                                                              ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|_~14                                                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|_~14                                                                              ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|_~15                                                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|_~15                                                                              ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|_~16                                                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|_~16                                                                              ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|_~17                                                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|_~17                                                                              ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|_~18                                                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|_~18                                                                              ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|_~27                                                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|_~27                                                                              ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|_~28                                                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|_~28                                                                              ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|_~29                                                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|_~29                                                                              ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|_~30                                                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|_~30                                                                              ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|_~31                                                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|_~31                                                                              ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|_~32                                                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|_~32                                                                              ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|_~33                                                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|_~33                                                                              ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|_~36                                                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|_~36                                                                              ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|_~37                                                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|_~37                                                                              ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|_~38                                                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|_~38                                                                              ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|_~39                                                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|_~39                                                                              ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|_~40                                                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|_~40                                                                              ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|_~41                                                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|_~41                                                                              ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|_~42                                                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|_~42                                                                              ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|_~43                                                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|_~43                                                                              ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|_~44                                                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|_~44                                                                              ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|_~45                                                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|_~45                                                                              ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|_~46                                                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|_~46                                                                              ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|_~47                                                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|_~47                                                                              ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|_~48                                                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|_~48                                                                              ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|_~57                                                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|_~57                                                                              ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|_~58                                                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|_~58                                                                              ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|_~59                                                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|_~59                                                                              ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|_~60                                                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|_~60                                                                              ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|_~61                                                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|_~61                                                                              ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|_~62                                                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|_~62                                                                              ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|_~63                                                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|_~63                                                                              ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]                                        ; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]                                             ; sout             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]                                        ; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]                                             ; sout             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]                                        ; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT                                        ; cout             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]                                        ; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]                                             ; sout             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]                                        ; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT                                        ; cout             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]                                        ; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]                                             ; sout             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]                                        ; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT                                        ; cout             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]                                        ; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]                                             ; sout             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]                                        ; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT                                        ; cout             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]                                        ; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]                                             ; sout             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT                                         ; cout             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]                                              ; sout             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT                                         ; cout             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]                                              ; sout             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT                                         ; cout             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]                                              ; sout             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT                                         ; cout             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]                                              ; sout             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT                                         ; cout             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]                                              ; sout             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT                                         ; cout             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]                                              ; sout             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT                                         ; cout             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]                                              ; sout             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT                                         ; cout             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]                                              ; sout             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT                                         ; cout             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]                                              ; sout             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT                                         ; cout             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]                                         ; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]                                              ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs1a[3]~1                                                            ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs1a[3]~1                                                                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~1                                                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~1                                                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs1a[2]~2                                                            ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs1a[2]~2                                                                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~2                                                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~2                                                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs1a[1]~3                                                            ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs1a[1]~3                                                                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs1a[3]~5                                                            ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs1a[3]~5                                                                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~19                                                                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~19                                                                      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~20                                                                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~20                                                                      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~21                                                                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~21                                                                      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~23                                                                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~23                                                                      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~24                                                                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~24                                                                      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~26                                                                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~26                                                                      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~27                                                                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~27                                                                      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~28                                                                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~28                                                                      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~30                                                                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~30                                                                      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~32                                                                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~32                                                                      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs1a[2]~6                                                            ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs1a[2]~6                                                                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~34                                                                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~34                                                                      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~35                                                                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~35                                                                      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~36                                                                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~36                                                                      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~38                                                                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~38                                                                      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~39                                                                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~39                                                                      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~41                                                                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~41                                                                      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~42                                                                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~42                                                                      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~43                                                                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~43                                                                      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~45                                                                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~45                                                                      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~47                                                                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~47                                                                      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs1a[1]~7                                                            ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs1a[1]~7                                                                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs2a[3]~1                                                            ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs2a[3]~1                                                                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~49                                                                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~49                                                                      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs2a[2]~2                                                            ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs2a[2]~2                                                                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~50                                                                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~50                                                                      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs2a[1]~3                                                            ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs2a[1]~3                                                                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs2a[3]~5                                                            ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs2a[3]~5                                                                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~69                                                                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~69                                                                      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~70                                                                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~70                                                                      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~72                                                                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~72                                                                      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~74                                                                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~74                                                                      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~75                                                                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~75                                                                      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~76                                                                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~76                                                                      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~78                                                                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~78                                                                      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~79                                                                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~79                                                                      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~81                                                                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~81                                                                      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~82                                                                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~82                                                                      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs2a[2]~6                                                            ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs2a[2]~6                                                                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~85                                                                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~85                                                                      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~86                                                                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~86                                                                      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~88                                                                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~88                                                                      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~90                                                                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~90                                                                      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~91                                                                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~91                                                                      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~92                                                                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~92                                                                      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~94                                                                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~94                                                                      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~95                                                                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~95                                                                      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~97                                                                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~97                                                                      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~98                                                                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~98                                                                      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs2a[1]~7                                                            ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs2a[1]~7                                                                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~108                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~108                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~109                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~109                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~110                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~110                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~111                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~111                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~112                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~112                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~113                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~113                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~114                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~114                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~115                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~115                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~117                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~117                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~118                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~118                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~119                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~119                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~120                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~120                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~121                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~121                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~122                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~122                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~123                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~123                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~124                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~124                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~125                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~125                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~126                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~126                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~145                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~145                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~146                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~146                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~147                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~147                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~148                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~148                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~149                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~149                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~150                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~150                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~151                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~151                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~152                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~152                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~153                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~153                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~154                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~154                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~155                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~155                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~156                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~156                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~157                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~157                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~158                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~158                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~159                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~159                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~160                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~160                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~161                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~161                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~162                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~162                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~164                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~164                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~165                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~165                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~166                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~166                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~167                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~167                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~168                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~168                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~169                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~169                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~170                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~170                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~171                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~171                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~172                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~172                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~173                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~173                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~174                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~174                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~175                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~175                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~176                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~176                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~177                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~177                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~178                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~178                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~179                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~179                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~180                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~180                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~181                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~181                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~182                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~182                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~183                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~183                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~184                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~184                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~185                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~185                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~186                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~186                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~187                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~187                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~198                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~198                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~199                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~199                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~200                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~200                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~201                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~201                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~202                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~202                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~203                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~203                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~204                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~204                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~205                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~205                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~206                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~206                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~207                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~207                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~216                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~216                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~217                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~217                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~218                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~218                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~219                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~219                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~220                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~220                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~221                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~221                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~222                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~222                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~223                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~223                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~225                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~225                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~226                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~226                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~227                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~227                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~228                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~228                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~229                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~229                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~230                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~230                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~231                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~231                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~232                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~232                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~233                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~233                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~234                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~234                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~253                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~253                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~254                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~254                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~255                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~255                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~256                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~256                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~257                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~257                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~258                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~258                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~259                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~259                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~260                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~260                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~261                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~261                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~262                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~262                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~263                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~263                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~264                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~264                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~265                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~265                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~266                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~266                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~267                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~267                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~268                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~268                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~269                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~269                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~270                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~270                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~272                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~272                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~273                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~273                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~274                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~274                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~275                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~275                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~276                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~276                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~277                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~277                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~278                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~278                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~279                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~279                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~280                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~280                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~281                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~281                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~282                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~282                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~283                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~283                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~284                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~284                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~285                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~285                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~286                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~286                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~287                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~287                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~288                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~288                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~289                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~289                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~290                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~290                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~291                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~291                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~292                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~292                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~293                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~293                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~294                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~294                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~295                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~295                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~306                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~306                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~307                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~307                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~308                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~308                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~309                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~309                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~310                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~310                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~311                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~311                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~312                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~312                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~313                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~313                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~314                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~314                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~315                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~315                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~324                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~324                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~325                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~325                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~326                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~326                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~327                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~327                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~328                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~328                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~329                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~329                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~330                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~330                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~331                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~331                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~333                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~333                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~334                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~334                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~335                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~335                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~336                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~336                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~337                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~337                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~338                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~338                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~339                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~339                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~340                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~340                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~341                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~341                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~342                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~342                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~361                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~361                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~362                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~362                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~363                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~363                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~364                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~364                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~365                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~365                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~366                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~366                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~367                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~367                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~368                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~368                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~369                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~369                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~370                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~370                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~371                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~371                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~372                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~372                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~373                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~373                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~374                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~374                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~375                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~375                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~376                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~376                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~377                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~377                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~378                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~378                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~380                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~380                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~381                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~381                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~382                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~382                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~383                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~383                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~384                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~384                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~385                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~385                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~386                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~386                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~387                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~387                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~388                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~388                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~389                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~389                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~390                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~390                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~391                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~391                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~392                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~392                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~393                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~393                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~394                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~394                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~395                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~395                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~396                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~396                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~397                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~397                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~398                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~398                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~399                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~399                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~400                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~400                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~401                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~401                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~402                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~402                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~403                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~403                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~414                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~414                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~415                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~415                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~416                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~416                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~417                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~417                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~418                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~418                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~419                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~419                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~420                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~420                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~421                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~421                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~422                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~422                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~423                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~423                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|le6a[8]~0                                                            ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|le6a[8]~0                                                                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~424                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~424                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~425                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~425                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~426                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~426                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~427                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~427                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~428                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~428                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~429                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~429                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~430                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~430                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~431                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~431                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~432                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~432                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~433                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~433                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~434                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~434                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~435                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~435                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~436                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~436                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~437                                                                ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|_~437                                                                     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|le6a[0]~1                                                            ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|le6a[0]~1                                                                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|le6a[7]~2                                                            ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|le6a[7]~2                                                                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|le6a[6]~3                                                            ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|le6a[6]~3                                                                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|le6a[5]~4                                                            ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|le6a[5]~4                                                                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|le6a[4]~5                                                            ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|le6a[4]~5                                                                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|le6a[3]~6                                                            ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|le6a[3]~6                                                                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|le6a[2]~7                                                            ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|le6a[2]~7                                                                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|le6a[1]~8                                                            ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|le6a[1]~8                                                                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|le7a[7]~0                                                            ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|le7a[7]~0                                                                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|le7a[6]~1                                                            ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|le7a[6]~1                                                                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|le7a[5]~2                                                            ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|le7a[5]~2                                                                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|le7a[4]~3                                                            ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|le7a[4]~3                                                                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|le7a[3]~4                                                            ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|le7a[3]~4                                                                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|le7a[2]~5                                                            ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|le7a[2]~5                                                                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|le7a[1]~6                                                            ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|le7a[1]~6                                                                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|le7a[0]~7                                                            ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|le7a[0]~7                                                                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs1a[3]                                                              ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs1a[3]                                                                   ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs1a[2]                                                              ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs1a[2]~COUT                                                              ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs1a[2]                                                              ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs1a[2]                                                                   ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs1a[1]                                                              ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs1a[1]~COUT                                                              ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs1a[1]                                                              ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs1a[1]                                                                   ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs1a[0]                                                              ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs1a[0]~COUT                                                              ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs1a[0]                                                              ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs1a[0]                                                                   ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs2a[3]                                                              ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs2a[3]                                                                   ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs2a[2]                                                              ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs2a[2]~COUT                                                              ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs2a[2]                                                              ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs2a[2]                                                                   ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs2a[1]                                                              ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs2a[1]~COUT                                                              ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs2a[1]                                                              ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs2a[1]                                                                   ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs2a[0]                                                              ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs2a[0]~COUT                                                              ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs2a[0]                                                              ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|cs2a[0]                                                                   ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|sft10a[0]                                                            ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|sft10a[0]                                                                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|sft14a[0]                                                            ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|sft14a[0]                                                                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|sft17a[0]                                                            ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|sft17a[0]                                                                 ; out0             ;
; |trigger|lpm_mult:Mult0|multcore:mult_core|result[0]~0                                                               ; |trigger|lpm_mult:Mult0|multcore:mult_core|result[0]~0                                                                    ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|result_node[0]                                      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|result_node[0]                                           ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|result_node[1]                                      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|result_node[1]                                           ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|result_node[2]                                      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|result_node[2]                                           ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|result_node[3]                                      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|result_node[3]                                           ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|result_node[4]                                      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|result_node[4]                                           ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|result_node[5]                                      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|result_node[5]                                           ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|result_node[6]                                      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|result_node[6]                                           ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|result_node[7]                                      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|result_node[7]                                           ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|result_node[8]                                      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|result_node[8]                                           ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|result_node[9]                                      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|result_node[9]                                           ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|result_node[10]                                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|result_node[10]                                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|result_node[11]                                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|result_node[11]                                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|result_node[12]                                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|result_node[12]                                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|result_node[13]                                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|result_node[13]                                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|result_node[14]                                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|result_node[14]                                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|result_node[15]                                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|result_node[15]                                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|datab_node[0]                         ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|datab_node[0]                              ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[0]~0                   ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[0]~0                        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[0]                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[0]                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~0                                   ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~0                                        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~1                                   ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~1                                        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~3                                   ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~3                                        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|datab_node[15]                        ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|datab_node[15]                             ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|datab_node[14]                        ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|datab_node[14]                             ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|datab_node[13]                        ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|datab_node[13]                             ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|datab_node[12]                        ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|datab_node[12]                             ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|datab_node[11]                        ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|datab_node[11]                             ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|datab_node[10]                        ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|datab_node[10]                             ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|datab_node[9]                         ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|datab_node[9]                              ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|datab_node[8]                         ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|datab_node[8]                              ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|datab_node[7]                         ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|datab_node[7]                              ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|datab_node[6]                         ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|datab_node[6]                              ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|datab_node[5]                         ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|datab_node[5]                              ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|datab_node[4]                         ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|datab_node[4]                              ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|datab_node[3]                         ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|datab_node[3]                              ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|datab_node[2]                         ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|datab_node[2]                              ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[15]~4                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[15]~4                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[14]~5                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[14]~5                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[13]~6                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[13]~6                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[12]~7                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[12]~7                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[11]~8                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[11]~8                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[10]~9                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[10]~9                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[9]~10                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[9]~10                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[8]~11                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[8]~11                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[7]~12                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[7]~12                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[6]~13                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[6]~13                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[5]~14                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[5]~14                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[4]~15                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[4]~15                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[3]~16                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[3]~16                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[2]~17                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[2]~17                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[1]~18                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[1]~18                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[15]                    ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[15]                         ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[14]                    ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[14]                         ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[13]                    ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[13]                         ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[12]                    ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[12]                         ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[11]                    ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[11]                         ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[10]                    ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[10]                         ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[9]                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[9]                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[8]                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[8]                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[7]                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[7]                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[6]                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[6]                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[5]                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[5]                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[4]                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[4]                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[3]                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[3]                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[2]                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[2]                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[1]                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|unreg_res_node[1]                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~7                                   ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~7                                        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~8                                   ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~8                                        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~9                                   ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~9                                        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~10                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~10                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~11                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~11                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~12                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~12                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~13                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~13                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~14                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~14                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~15                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~15                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~16                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~16                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~17                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~17                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~18                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~18                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~19                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~19                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~20                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~20                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~25                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~25                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~26                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~26                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~27                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~27                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~28                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~28                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~29                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~29                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~30                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~30                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~31                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~31                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~32                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~32                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~33                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~33                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~34                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~34                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~35                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~35                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~36                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~36                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~37                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~37                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~38                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~38                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~39                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~39                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~43                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~43                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~44                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~44                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~45                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~45                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~46                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~46                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~47                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~47                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~48                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~48                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~49                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~49                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~50                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~50                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~51                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~51                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~52                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~52                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~53                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~53                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~54                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~54                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~55                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~55                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~56                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~56                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~57                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~57                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~61                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~61                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~62                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~62                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~63                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~63                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~64                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~64                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~65                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~65                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~66                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~66                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~67                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~67                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~68                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~68                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~69                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~69                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~70                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~70                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~71                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~71                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~72                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~72                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~73                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~73                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~74                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~74                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~75                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~75                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[15] ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]      ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[14] ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[14] ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]      ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[13] ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[13] ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]      ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[12] ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[12] ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]      ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[11] ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[11] ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]      ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[10] ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[10] ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]      ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT  ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]       ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT  ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]       ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT  ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]       ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT  ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]       ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT  ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]       ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT  ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]       ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT  ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]       ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT  ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]       ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT  ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]       ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT  ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]       ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|result_node[0]                                      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|result_node[0]                                           ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|result_node[1]                                      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|result_node[1]                                           ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|result_node[2]                                      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|result_node[2]                                           ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|datab_node[0]                         ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|datab_node[0]                              ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|unreg_res_node[0]~0                   ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|unreg_res_node[0]~0                        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|unreg_res_node[0]                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|unreg_res_node[0]                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|_~0                                   ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|_~0                                        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|_~3                                   ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|_~3                                        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|unreg_res_node[2]                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|unreg_res_node[2]                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|unreg_res_node[1]                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|unreg_res_node[1]                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|_~9                                   ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|_~9                                        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|_~11                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|_~11                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]       ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT  ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]       ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT  ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]       ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|result_node[0]                                      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|result_node[0]                                           ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|result_node[1]                                      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|result_node[1]                                           ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|result_node[2]                                      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|result_node[2]                                           ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|result_node[3]                                      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|result_node[3]                                           ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|result_node[4]                                      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|result_node[4]                                           ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|result_node[5]                                      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|result_node[5]                                           ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|result_node[6]                                      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|result_node[6]                                           ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|datab_node[0]                         ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|datab_node[0]                              ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|unreg_res_node[0]~0                   ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|unreg_res_node[0]~0                        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|unreg_res_node[0]                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|unreg_res_node[0]                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~0                                   ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~0                                        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~1                                   ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~1                                        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~3                                   ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~3                                        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|datab_node[4]                         ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|datab_node[4]                              ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|datab_node[3]                         ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|datab_node[3]                              ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|datab_node[2]                         ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|datab_node[2]                              ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|datab_node[1]                         ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|datab_node[1]                              ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|unreg_res_node[4]~3                   ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|unreg_res_node[4]~3                        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|unreg_res_node[3]~4                   ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|unreg_res_node[3]~4                        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|unreg_res_node[2]~5                   ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|unreg_res_node[2]~5                        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|unreg_res_node[1]~6                   ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|unreg_res_node[1]~6                        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|unreg_res_node[6]                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|unreg_res_node[6]                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|unreg_res_node[5]                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|unreg_res_node[5]                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|unreg_res_node[4]                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|unreg_res_node[4]                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|unreg_res_node[3]                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|unreg_res_node[3]                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|unreg_res_node[2]                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|unreg_res_node[2]                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|unreg_res_node[1]                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|unreg_res_node[1]                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~6                                   ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~6                                        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~7                                   ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~7                                        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~8                                   ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~8                                        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~9                                   ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~9                                        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~12                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~12                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~13                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~13                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~14                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~14                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~15                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~15                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~17                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~17                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~18                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~18                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~19                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~19                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~20                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~20                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~21                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~21                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~23                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~23                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~24                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~24                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~25                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~25                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~26                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~26                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~27                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~27                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]       ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT  ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]       ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT  ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]       ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT  ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]       ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT  ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]       ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT  ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]       ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT  ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]       ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|result_node[0]                                      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|result_node[0]                                           ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|result_node[1]                                      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|result_node[1]                                           ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|result_node[2]                                      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|result_node[2]                                           ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|result_node[3]                                      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|result_node[3]                                           ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|result_node[4]                                      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|result_node[4]                                           ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|result_node[5]                                      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|result_node[5]                                           ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|result_node[6]                                      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|result_node[6]                                           ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|result_node[7]                                      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|result_node[7]                                           ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|result_node[8]                                      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|result_node[8]                                           ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|result_node[9]                                      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|result_node[9]                                           ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|result_node[10]                                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|result_node[10]                                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|result_node[11]                                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|result_node[11]                                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|datab_node[0]                         ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|datab_node[0]                              ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[0]~0                   ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[0]~0                        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[0]                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[0]                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~0                                   ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~0                                        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~1                                   ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~1                                        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~3                                   ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~3                                        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|datab_node[9]                         ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|datab_node[9]                              ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|datab_node[8]                         ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|datab_node[8]                              ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|datab_node[7]                         ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|datab_node[7]                              ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|datab_node[6]                         ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|datab_node[6]                              ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|datab_node[5]                         ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|datab_node[5]                              ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|datab_node[4]                         ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|datab_node[4]                              ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|datab_node[3]                         ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|datab_node[3]                              ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|datab_node[2]                         ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|datab_node[2]                              ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[9]~4                   ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[9]~4                        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[8]~5                   ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[8]~5                        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[7]~6                   ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[7]~6                        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[6]~7                   ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[6]~7                        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[5]~8                   ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[5]~8                        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[4]~9                   ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[4]~9                        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[3]~10                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[3]~10                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[2]~11                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[2]~11                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[1]~12                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[1]~12                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[11]                    ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[11]                         ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[10]                    ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[10]                         ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[9]                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[9]                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[8]                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[8]                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[7]                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[7]                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[6]                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[6]                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[5]                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[5]                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[4]                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[4]                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[3]                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[3]                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[2]                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[2]                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[1]                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[1]                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~7                                   ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~7                                        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~8                                   ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~8                                        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~9                                   ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~9                                        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~10                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~10                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~11                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~11                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~12                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~12                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~13                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~13                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~14                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~14                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~19                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~19                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~20                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~20                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~21                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~21                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~22                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~22                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~23                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~23                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~24                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~24                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~25                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~25                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~26                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~26                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~27                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~27                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~29                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~29                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~30                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~30                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~31                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~31                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~32                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~32                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~33                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~33                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~34                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~34                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~35                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~35                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~36                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~36                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~37                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~37                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~38                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~38                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~39                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~39                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~41                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~41                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~42                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~42                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~43                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~43                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~44                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~44                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~45                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~45                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~46                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~46                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~47                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~47                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~48                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~48                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~49                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~49                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~50                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~50                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~51                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~51                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[11] ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]      ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[10] ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[10] ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]      ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT  ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]       ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT  ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]       ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT  ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]       ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT  ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]       ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT  ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]       ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT  ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]       ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT  ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]       ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT  ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]       ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT  ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]       ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT  ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]       ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|result_node[0]                                      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|result_node[0]                                           ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|result_node[1]                                      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|result_node[1]                                           ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|result_node[2]                                      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|result_node[2]                                           ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|result_node[3]                                      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|result_node[3]                                           ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|result_node[4]                                      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|result_node[4]                                           ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|result_node[5]                                      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|result_node[5]                                           ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|result_node[6]                                      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|result_node[6]                                           ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|result_node[7]                                      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|result_node[7]                                           ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|result_node[8]                                      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|result_node[8]                                           ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|result_node[9]                                      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|result_node[9]                                           ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|result_node[10]                                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|result_node[10]                                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|result_node[11]                                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|result_node[11]                                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|result_node[12]                                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|result_node[12]                                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|result_node[13]                                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|result_node[13]                                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|datab_node[0]                         ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|datab_node[0]                              ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[0]~0                   ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[0]~0                        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[0]                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[0]                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~0                                   ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~0                                        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~1                                   ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~1                                        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~3                                   ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~3                                        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|datab_node[12]                        ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|datab_node[12]                             ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|datab_node[11]                        ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|datab_node[11]                             ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|datab_node[10]                        ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|datab_node[10]                             ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|datab_node[9]                         ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|datab_node[9]                              ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|datab_node[8]                         ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|datab_node[8]                              ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|datab_node[7]                         ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|datab_node[7]                              ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|datab_node[6]                         ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|datab_node[6]                              ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|datab_node[5]                         ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|datab_node[5]                              ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|datab_node[4]                         ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|datab_node[4]                              ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|datab_node[3]                         ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|datab_node[3]                              ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|datab_node[2]                         ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|datab_node[2]                              ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[12]~4                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[12]~4                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[11]~5                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[11]~5                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[10]~6                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[10]~6                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[9]~7                   ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[9]~7                        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[8]~8                   ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[8]~8                        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[7]~9                   ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[7]~9                        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[6]~10                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[6]~10                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[5]~11                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[5]~11                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[4]~12                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[4]~12                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[3]~13                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[3]~13                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[2]~14                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[2]~14                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[1]~15                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[1]~15                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[13]                    ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[13]                         ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[12]                    ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[12]                         ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[11]                    ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[11]                         ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[10]                    ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[10]                         ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[9]                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[9]                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[8]                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[8]                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[7]                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[7]                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[6]                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[6]                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[5]                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[5]                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[4]                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[4]                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[3]                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[3]                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[2]                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[2]                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[1]                     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[1]                          ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~7                                   ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~7                                        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~8                                   ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~8                                        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~9                                   ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~9                                        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~10                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~10                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~11                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~11                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~12                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~12                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~13                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~13                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~14                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~14                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~15                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~15                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~16                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~16                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~17                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~17                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~22                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~22                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~23                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~23                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~24                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~24                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~25                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~25                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~26                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~26                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~27                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~27                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~28                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~28                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~29                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~29                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~30                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~30                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~31                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~31                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~32                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~32                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~33                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~33                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~37                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~37                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~38                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~38                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~39                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~39                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~40                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~40                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~41                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~41                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~42                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~42                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~43                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~43                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~44                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~44                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~45                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~45                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~46                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~46                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~47                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~47                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~48                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~48                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~52                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~52                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~53                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~53                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~54                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~54                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~55                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~55                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~56                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~56                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~57                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~57                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~58                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~58                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~59                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~59                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~60                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~60                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~61                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~61                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~62                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~62                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~63                                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~63                                       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[13] ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]      ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[12] ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[12] ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]      ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[11] ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[11] ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]      ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[10] ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[10] ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]      ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT  ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]       ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT  ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]       ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT  ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]       ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT  ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]       ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT  ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]       ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT  ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]       ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT  ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]       ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT  ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]       ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT  ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]       ; sout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT  ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]       ; sout             ;
+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                           ; Output Port Name                                                                                    ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+
; |trigger|lpm_add_sub:Add0|addcore:adder|_~34                                                        ; |trigger|lpm_add_sub:Add0|addcore:adder|_~34                                                        ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|_~35                                                        ; |trigger|lpm_add_sub:Add0|addcore:adder|_~35                                                        ; out0             ;
; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]                       ; |trigger|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT                  ; cout             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|cin_node             ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|cin_node             ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|datab_node[0]~0      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|datab_node[0]~0      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~2                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~2                  ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|datab_node[18]~1     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|datab_node[18]~1     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|datab_node[1]        ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|datab_node[1]        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~21                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~21                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|cin_node             ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|cin_node             ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|datab_node[0]~0      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|datab_node[0]~0      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|_~1                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|_~1                  ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|_~2                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|_~2                  ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|datab_node[2]~1      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|datab_node[2]~1      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|datab_node[2]        ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|datab_node[2]        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|datab_node[1]        ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|datab_node[1]        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|unreg_res_node[2]~1  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|unreg_res_node[2]~1  ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|unreg_res_node[1]~2  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|unreg_res_node[1]~2  ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|_~4                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|_~4                  ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|_~5                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|_~5                  ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|_~6                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|_~6                  ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|_~7                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|_~7                  ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|_~8                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|_~8                  ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|_~10                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|_~10                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|cin_node             ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|cin_node             ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|datab_node[0]~0      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|datab_node[0]~0      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~2                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~2                  ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|datab_node[6]~1      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|datab_node[6]~1      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|datab_node[6]        ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|datab_node[6]        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|datab_node[5]        ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|datab_node[5]        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|unreg_res_node[6]~1  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|unreg_res_node[6]~1  ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|unreg_res_node[5]~2  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|unreg_res_node[5]~2  ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~4                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~4                  ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~5                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~5                  ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~10                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~10                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~11                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~11                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~16                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~16                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~22                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~22                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|cin_node             ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|cin_node             ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|datab_node[0]~0      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|datab_node[0]~0      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~2                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~2                  ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|datab_node[12]~1     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|datab_node[12]~1     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|datab_node[11]       ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|datab_node[11]       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|datab_node[10]       ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|datab_node[10]       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|datab_node[1]        ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|datab_node[1]        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[11]~2 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[11]~2 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[10]~3 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[10]~3 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~5                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~5                  ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~6                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~6                  ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~15                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~15                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~17                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~17                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~18                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~18                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|cin_node             ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|cin_node             ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|datab_node[0]~0      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|datab_node[0]~0      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~2                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~2                  ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|datab_node[15]~1     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|datab_node[15]~1     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|datab_node[13]       ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|datab_node[13]       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|datab_node[1]        ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|datab_node[1]        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[13]~3 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[13]~3 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~6                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~6                  ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~18                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~18                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~21                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~21                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~36                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~36                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~51                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~51                 ; out0             ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                           ; Output Port Name                                                                                    ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|cin_node             ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|cin_node             ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|datab_node[0]~0      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|datab_node[0]~0      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~2                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~2                  ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|datab_node[18]~1     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|datab_node[18]~1     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|datab_node[1]        ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|datab_node[1]        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~21                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_5|addcore:adder|_~21                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|cin_node             ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|cin_node             ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|datab_node[0]~0      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|datab_node[0]~0      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|_~1                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|_~1                  ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|_~2                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|_~2                  ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|datab_node[2]~1      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|datab_node[2]~1      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|datab_node[2]        ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|datab_node[2]        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|datab_node[1]        ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|datab_node[1]        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|unreg_res_node[2]~1  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|unreg_res_node[2]~1  ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|unreg_res_node[1]~2  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|unreg_res_node[1]~2  ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|_~4                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|_~4                  ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|_~5                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|_~5                  ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|_~6                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|_~6                  ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|_~7                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|_~7                  ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|_~8                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|_~8                  ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|_~10                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_4|addcore:adder|_~10                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|cin_node             ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|cin_node             ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|datab_node[0]~0      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|datab_node[0]~0      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~2                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~2                  ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|datab_node[6]~1      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|datab_node[6]~1      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|datab_node[6]        ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|datab_node[6]        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|datab_node[5]        ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|datab_node[5]        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|unreg_res_node[6]~1  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|unreg_res_node[6]~1  ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|unreg_res_node[5]~2  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|unreg_res_node[5]~2  ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~4                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~4                  ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~5                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~5                  ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~10                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~10                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~11                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~11                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~16                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~16                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~22                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_3|addcore:adder|_~22                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|cin_node             ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|cin_node             ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|datab_node[0]~0      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|datab_node[0]~0      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~2                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~2                  ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|datab_node[12]~1     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|datab_node[12]~1     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|datab_node[11]       ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|datab_node[11]       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|datab_node[10]       ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|datab_node[10]       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|datab_node[1]        ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|datab_node[1]        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[11]~2 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[11]~2 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[10]~3 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|unreg_res_node[10]~3 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~5                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~5                  ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~6                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~6                  ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~15                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~15                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~17                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~17                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~18                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_2|addcore:adder|_~18                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|cin_node             ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|cin_node             ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|datab_node[0]~0      ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|datab_node[0]~0      ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~2                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~2                  ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|datab_node[15]~1     ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|datab_node[15]~1     ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|datab_node[13]       ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|datab_node[13]       ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|datab_node[1]        ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|datab_node[1]        ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[13]~3 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|unreg_res_node[13]~3 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~6                  ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~6                  ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~18                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~18                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~21                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~21                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~36                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~36                 ; out0             ;
; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~51                 ; |trigger|lpm_mult:Mult1|mult_6us:auto_generated|lpm_add_sub:op_1|addcore:adder|_~51                 ; out0             ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Sun Nov 04 17:28:41 2018
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off trigger -c trigger
Info: Using vector source file "C:/Users//Desktop/PakQuartus/3/trigger.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      93.75 %
Info: Number of transitions in simulation is 240492
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 178 megabytes
    Info: Processing ended: Sun Nov 04 17:28:44 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


