5 18 1fd81 6 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (casex1.2.vcd) 2 -o (casex1.2.cdd) 2 -v (casex1.2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 casex1.2.v 1 28 1 
2 1 5 5 5 a000a 3 1 1004 0 0 1 1 a
2 2 5 5 5 a000a 7 29 100a 1 0 1 18 0 1 0 0 0 0
2 3 7 7 7 40007 1 0 21004 0 0 1 16 0 0
2 4 6 6 6 90009 3 1 1006 0 0 1 1 a
2 5 7 7 7 0 3 2e 100a 3 4 1 18 0 1 0 1 0 0
2 6 8 8 8 40007 0 0 21010 0 0 1 16 1 0
2 7 8 8 8 0 0 2e 1022 6 4 1 18 0 1 0 0 0 0
2 8 9 9 9 40007 0 0 21010 0 0 1 16 0 1
2 9 9 9 9 0 0 2e 1022 8 4 1 18 0 1 0 0 0 0
2 10 10 10 10 40007 0 0 21010 0 0 1 16 1 1
2 11 10 10 10 0 0 2e 1022 10 4 1 18 0 1 0 0 0 0
2 12 10 10 10 100013 0 0 21010 0 0 1 16 0 0
2 13 10 10 10 c000c 0 1 1410 0 0 1 1 b
2 14 10 10 10 c0013 0 37 32 12 13
2 15 9 9 9 100013 0 0 21010 0 0 1 16 1 0
2 16 9 9 9 c000c 0 1 1410 0 0 1 1 b
2 17 9 9 9 c0013 0 37 32 15 16
2 18 8 8 8 100013 0 0 21010 0 0 1 16 0 0
2 19 8 8 8 c000c 0 1 1410 0 0 1 1 b
2 20 8 8 8 c0013 0 37 32 18 19
2 21 7 7 7 100013 1 0 21008 0 0 1 16 1 0
2 22 7 7 7 c000c 0 1 1410 0 0 1 1 b
2 23 7 7 7 c0013 3 37 a 21 22
1 a 1 3 70004 1 0 0 0 1 17 0 1 0 0 0 0
1 b 2 3 1070007 1 0 0 0 1 17 0 1 0 0 0 0
4 2 1 5 0 2
4 5 0 23 7 2
4 23 6 2 2 2
4 7 0 20 9 2
4 20 6 2 2 2
4 9 0 17 11 2
4 17 6 2 2 2
4 11 4 14 2 2
4 14 6 2 2 2
3 1 main.u$0 "main.u$0" 0 casex1.2.v 13 26 1 
