<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="file:////opt/lscc/radiant/2.0/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:////opt/lscc/radiant/2.0/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
tapath {
  display: none;
}
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2.0.0.64.1

Wed Sep 23 23:43:27 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 60 -u 10 -endpoints 60 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt fft_adc_impl_1.twr fft_adc_impl_1.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Clk_1>2.1  Clock ADC_REF_CLK_c</A></LI>
<LI>        <A href=#Timing_rpt_Clk_2>2.2  Clock pll_adc_inst/lscc_pll_inst/clk</A></LI>
<LI>        <A href=#Timing_rpt_Clk_3>2.3  Clock clk</A></LI>
<LI>        <A href=#Timing_rpt_Clk_4>2.4  Clock adc_clk</A></LI>
<LI>        <A href=#Timing_rpt_Clk_5>2.5  Clock i2s_clk</A></LI>
<LI>        <A href=#Timing_rpt_Clk_6>2.6  Clock spi_clk</A></LI>
<LI>    <A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI>            <A href=#Timing_rpt_ConstraintCoverage>3.1.1  Constraint Coverage</A></LI>
<LI>            <A href=#Timing_rpt_Errors>3.1.2  Timing Errors</A></LI>
<LI>            <A href=#Timing_rpt_TotalScore>3.1.3  Total Timing Score</A></LI>
<LI>        <A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI>        <A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
<LI>            <A href=#Timing_rpt_UnconstrainedEndpoints>3.4.1  Unconstrained Start/End Points</A></LI>
<LI>            <A href=#Timing_rpt_StartEndPointsWithoutTimingConstraints>3.4.2  Start/End Points Without Timing Constraints</A></LI>
<LI>    <A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<LI>        <A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI>        <A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  DESIGN CHECKING</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

create_generated_clock -name {ADC_REF_CLK_c} -source [get_pins {pll_adc_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 64 -divide_by 48 [get_pins {pll_adc_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] 
create_clock -name {pll_adc_inst/lscc_pll_inst/clk} -period 20.83333333 [get_nets clk]
create_clock -name {clk} -period 20.83333333 [get_nets clk]
create_clock -name {adc_clk} -period 15.38461538 [get_ports ADC_DCLK]
create_clock -name {i2s_clk} -period 100 [get_ports i2s_clk]
create_clock -name {spi_clk} -period 400 [get_ports RPI_SCLK]
set_false_path -from [get_clocks adc_clk] -to [get_clocks clk]
set_false_path -from [get_clocks clk] -to [get_clocks adc_clk]
set_false_path -from [get_clocks adc_clk] -to [get_clocks i2s_clk]
set_false_path -from [get_clocks i2s_clk] -to [get_clocks adc_clk]
set_false_path -from [get_clocks adc_clk] -to [get_clocks spi_clk]
set_false_path -from [get_clocks spi_clk] -to [get_clocks adc_clk]
set_false_path -from [get_clocks i2s_clk] -to [get_clocks spi_clk]
set_false_path -from [get_clocks spi_clk] -to [get_clocks i2s_clk]
set_false_path -from [get_clocks clk] -to [get_clocks spi_clk]
set_false_path -from [get_clocks spi_clk] -to [get_clocks clk]

<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.2  Combinational Loop</big></U></B>


<A name="Timing_rpt_ClockSummary"></A><B><U><big>2  CLOCK SUMMARY</big></U></B>

<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1 Clock "ADC_REF_CLK_c"</big></U></B>

create_generated_clock -name {ADC_REF_CLK_c} -source [get_pins {pll_adc_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 64 -divide_by 48 [get_pins {pll_adc_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
          Clock ADC_REF_CLK_c           |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From ADC_REF_CLK_c                     |             Target |          15.384 ns |         65.003 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
          Clock ADC_REF_CLK_c           |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll_adc_inst/lscc_pll_inst/clk    |                         ---- |                      No path 
 From clk                               |                         ---- |                      No path 
 From adc_clk                           |                         ---- |                      No path 
 From i2s_clk                           |                         ---- |                      No path 
 From spi_clk                           |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_2"></A><B><U><big>2.2 Clock "pll_adc_inst/lscc_pll_inst/clk"</big></U></B>

create_clock -name {pll_adc_inst/lscc_pll_inst/clk} -period 20.83333333 [get_nets clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
  Clock pll_adc_inst/lscc_pll_inst/clk  |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll_adc_inst/lscc_pll_inst/clk    |             Target |          20.833 ns |         48.001 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
  Clock pll_adc_inst/lscc_pll_inst/clk  |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From ADC_REF_CLK_c                     |                         ---- |                      No path 
 From clk                               |                         ---- |                      No path 
 From adc_clk                           |                         ---- |                      No path 
 From i2s_clk                           |                         ---- |                      No path 
 From spi_clk                           |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_3"></A><B><U><big>2.3 Clock "clk"</big></U></B>

create_clock -name {clk} -period 20.83333333 [get_nets clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          20.833 ns |         48.001 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From ADC_REF_CLK_c                     |                         ---- |                      No path 
 From pll_adc_inst/lscc_pll_inst/clk    |                         ---- |                      No path 
 From adc_clk                           |                         ---- |                   False path 
 From i2s_clk                           |                         ---- |                      No path 
 From spi_clk                           |                         ---- |                   False path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_4"></A><B><U><big>2.4 Clock "adc_clk"</big></U></B>

create_clock -name {adc_clk} -period 15.38461538 [get_ports ADC_DCLK]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock adc_clk              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From adc_clk                           |             Target |          15.384 ns |         65.003 MHz 
                                        | Actual (all paths) |          21.774 ns |         45.926 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock adc_clk              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From ADC_REF_CLK_c                     |                         ---- |                      No path 
 From pll_adc_inst/lscc_pll_inst/clk    |                         ---- |                      No path 
 From clk                               |                         ---- |                   False path 
 From i2s_clk                           |                         ---- |                   False path 
 From spi_clk                           |                         ---- |                   False path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_5"></A><B><U><big>2.5 Clock "i2s_clk"</big></U></B>

create_clock -name {i2s_clk} -period 100 [get_ports i2s_clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock i2s_clk              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From i2s_clk                           |             Target |         100.000 ns |         10.000 MHz 
                                        | Actual (all paths) |          14.701 ns |         68.023 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock i2s_clk              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From ADC_REF_CLK_c                     |                         ---- |                      No path 
 From pll_adc_inst/lscc_pll_inst/clk    |                         ---- |                      No path 
 From clk                               |                         ---- |                      No path 
 From adc_clk                           |                         ---- |                   False path 
 From spi_clk                           |                         ---- |                   False path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_6"></A><B><U><big>2.6 Clock "spi_clk"</big></U></B>

create_clock -name {spi_clk} -period 400 [get_ports RPI_SCLK]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock spi_clk              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From spi_clk                           |             Target |         400.000 ns |          2.500 MHz 
                                        | Actual (all paths) |          17.059 ns |         58.620 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock spi_clk              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From ADC_REF_CLK_c                     |                         ---- |                      No path 
 From pll_adc_inst/lscc_pll_inst/clk    |                         ---- |                      No path 
 From clk                               |                         ---- |                   False path 
 From adc_clk                           |                         ---- |                   False path 
 From i2s_clk                           |                         ---- |                   False path 
------------------------------------------------------------------------------------------------------


<A name="Timing_rpt_AnalysisSummary"></A><B><U><big>3  TIMING ANALYSIS SUMMARY</big></U></B>

<A name="Timing_rpt_Overall"></A><B><U><big>3.1  Overall (Setup and Hold)</big></U></B>

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>3.1.1  Constraint Coverage</big></U></B>

Constraint Coverage: 99.3845%

<A name="Timing_rpt_Errors"></A><B><U><big>3.1.2  Timing Errors</big></U></B>

Timing Errors: 311 endpoints (setup), 0 endpoints (hold)

<A name="Timing_rpt_TotalScore"></A><B><U><big>3.1.3  Total Timing Score</big></U></B>

Total Negative Slack: 679.313 ns (setup), 0.000 ns (hold)

<A name="Timing_rpt_SetupSummary"></A><B><U><big>3.2  Setup Summary Report</big></U></B>

-------------------------------------------------------
          Listing 60 End Points          |    Slack    
-------------------------------------------------------
fifo_i2s/lscc_fifo_inst/MISC.AEmpty.almost_empty_ext_r/D              
                                         |   -6.390 ns 
{regs[2][7]/SP   regs[2][6]/SP}          |   -5.235 ns 
{regs[2][13]/SP   regs[2][12]/SP}        |   -5.235 ns 
{regs[2][15]/SP   regs[2][14]/SP}        |   -5.235 ns 
{regs[2][23]/SP   regs[2][22]/SP}        |   -5.235 ns 
{regs[2][25]/SP   regs[2][24]/SP}        |   -5.235 ns 
{regs[3][24]/SP   regs[3][23]/SP}        |   -4.904 ns 
{regs[0][24]/SP   regs[0][23]/SP}        |   -4.718 ns 
{regs[0][26]/SP   regs[0][25]/SP}        |   -4.718 ns 
{regs[2][21]/SP   regs[2][20]/SP}        |   -4.718 ns 
{regs[2][27]/SP   regs[2][26]/SP}        |   -4.718 ns 
{regs[0][22]/SP   regs[0][21]/SP}        |   -4.639 ns 
signal_memory/SP256K_inst/ADDRESS10      |   -4.446 ns 
{regs[2][11]/SP   regs[2][10]/SP}        |   -4.440 ns 
{regs[3][20]/SP   regs[3][19]/SP}        |   -4.388 ns 
{regs[3][22]/SP   regs[3][21]/SP}        |   -4.388 ns 
{regs[3][26]/SP   regs[3][25]/SP}        |   -4.388 ns 
{regs[3][28]/SP   regs[3][27]/SP}        |   -4.388 ns 
regs[3][31]/SP                           |   -4.308 ns 
{regs[3][2]/SP   regs[3][1]/SP}          |   -4.308 ns 
{regs[3][4]/SP   regs[3][3]/SP}          |   -4.308 ns 
{regs[3][10]/SP   regs[3][9]/SP}         |   -4.308 ns 
{regs[3][12]/SP   regs[3][11]/SP}        |   -4.308 ns 
{regs[3][14]/SP   regs[3][13]/SP}        |   -4.308 ns 
{regs[3][16]/SP   regs[3][15]/SP}        |   -4.308 ns 
{regs[3][30]/SP   regs[3][29]/SP}        |   -4.308 ns 
signal_filter_int/dft_inst/preproc/avg_i13/D              
                                         |   -4.248 ns 
{regs[3][6]/SP   regs[3][5]/SP}          |   -4.229 ns 
signal_memory/SP256K_inst/ADDRESS7       |   -4.181 ns 
signal_memory/SP256K_inst/ADDRESS9       |   -4.180 ns 
main_fsm_inst/PnHV/D                     |   -4.164 ns 
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RADDR7              
                                         |   -4.124 ns 
{regs[0][20]/SP   regs[0][19]/SP}        |   -4.122 ns 
{regs[0][28]/SP   regs[0][27]/SP}        |   -4.122 ns 
regs[2][2]/SP                            |   -4.122 ns 
{regs[2][5]/SP   regs[2][4]/SP}          |   -4.122 ns 
{regs[2][17]/SP   regs[2][16]/SP}        |   -4.122 ns 
{regs[2][19]/SP   regs[2][18]/SP}        |   -4.122 ns 
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RADDR5              
                                         |   -4.045 ns 
{regs[0][16]/SP   regs[0][15]/SP}        |   -4.043 ns 
{PnHV_time_i0_i4/SP   PnHV_time_i0_i3/SP}|   -4.003 ns 
{PnHV_time_i0_i8/SP   PnHV_time_i0_i7/SP}|   -4.003 ns 
{PDamp_time_i0_i2/SP   PDamp_time_i0_i1/SP}              
                                         |   -4.003 ns 
{PDamp_time_i0_i12/SP   PDamp_time_i0_i11/SP}              
                                         |   -4.003 ns 
{PDamp_time_i0_i14/SP   PDamp_time_i0_i13/SP}              
                                         |   -4.003 ns 
signal_filter_int/dft_inst/preproc/avg_i12/D              
                                         |   -3.983 ns 
signal_memory/SP256K_inst/ADDRESS11      |   -3.968 ns 
signal_memory/SP256K_inst/ADDRESS13      |   -3.968 ns 
regs[2][3]/D                             |   -3.964 ns 
main_fsm_inst/state_i0/D                 |   -3.964 ns 
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/MISC.rd_flag_addr_p1_r_i6/D              
                                         |   -3.937 ns 
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_p1cmp_r_i6/D              
                                         |   -3.937 ns 
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_p1_r_i6/D              
                                         |   -3.937 ns 
main_fsm_inst/PDamp/D                    |   -3.912 ns 
PDamp_time_i0_i0/D                       |   -3.845 ns 
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/MISC.rd_flag_addr_p1_r_i7/D              
                                         |   -3.831 ns 
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_p1cmp_r_i7/D              
                                         |   -3.831 ns 
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_p1_r_i7/D              
                                         |   -3.831 ns 
main_fsm_inst/pnhv_end_i14/D             |   -3.799 ns 
main_fsm_inst/pnhv_end_i15/D             |   -3.799 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|         311 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_HoldSummary"></A><B><U><big>3.3  Hold Summary Report</big></U></B>

-------------------------------------------------------
          Listing 60 End Points          |    Slack    
-------------------------------------------------------
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR0              
                                         |    2.596 ns 
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR1              
                                         |    2.596 ns 
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR2              
                                         |    2.596 ns 
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR3              
                                         |    2.596 ns 
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR4              
                                         |    2.596 ns 
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR6              
                                         |    2.596 ns 
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR7              
                                         |    2.596 ns 
dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WDATA4              
                                         |    2.596 ns 
dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WDATA5              
                                         |    2.596 ns 
dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WDATA8              
                                         |    2.596 ns 
dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WDATA12              
                                         |    2.596 ns 
dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR4              
                                         |    2.596 ns 
signal_filter_int/dft_inst/core/fram/mem_re_mem_im_merged1/WDATA10              
                                         |    2.596 ns 
signal_filter_int/dft_inst/core/fram/mem_re_mem_im_merged1/WDATA12              
                                         |    2.596 ns 
signal_filter_int/dft_inst/fifo/lscc_fifo_ip/mem_EBR.mem0/WADDR1              
                                         |    2.596 ns 
dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.genblk6.rd_buff_r_i7/D              
                                         |    2.900 ns 
dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.genblk6.rd_buff_r_i4/D              
                                         |    2.900 ns 
dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.genblk6.rd_buff_r_i5/D              
                                         |    2.900 ns 
signal_filter_int/dft_inst/core/add/lscc_adder/U_PIPELINES_GT_0.B_Re_pipe[0]_i8/D              
                                         |    2.900 ns 
signal_filter_int/dft_inst/core/add/lscc_adder/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i1/D              
                                         |    2.900 ns 
signal_filter_int/dft_inst/postproc/abs/sqrt/radicand_504_i18/D              
                                         |    2.900 ns 
signal_filter_int/dft_inst/core/cmul/mul_re0/lscc_multiplier/genblk1.u_lscc_multiplier_dsp/result_o_res5/A4              
                                         |    3.059 ns 
signal_filter_int/dft_inst/postproc/add/lscc_adder/U_PIPELINES_GT_0.A_Re_pipe[0]_i12/D              
                                         |    3.112 ns 
signal_filter_int/dft_inst/postproc/add/lscc_adder/U_PIPELINES_GT_0.A_Re_pipe[0]_i8/D              
                                         |    3.112 ns 
signal_filter_int/dft_inst/postproc/add/lscc_adder/U_PIPELINES_GT_0.A_Re_pipe[0]_i5/D              
                                         |    3.112 ns 
signal_filter_int/dft_inst/postproc/add/lscc_adder/U_PIPELINES_GT_0.A_Re_pipe[0]_i6/D              
                                         |    3.112 ns 
signal_filter_int/dft_inst/postproc/add/lscc_adder/B_Re_i13/D              
                                         |    3.112 ns 
signal_filter_int/dft_inst/postproc/add/lscc_adder/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i1/D              
                                         |    3.112 ns 
signal_filter_int/dft_inst/preproc/avg_i4/D              
                                         |    3.112 ns 
signal_filter_int/dft_inst/preproc/avg_i5/D              
                                         |    3.112 ns 
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_cmpaddr_r_i7/D              
                                         |    3.112 ns 
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_i8/D              
                                         |    3.112 ns 
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_cmpaddr_r_i3/D              
                                         |    3.112 ns 
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/MISC.wr_flag_addr_r_i8/D              
                                         |    3.112 ns 
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_i1/D              
                                         |    3.112 ns 
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_cmpaddr_p1_r_i0/D              
                                         |    3.112 ns 
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_cmpaddr_r_i1/D              
                                         |    3.112 ns 
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_r_i1/D              
                                         |    3.112 ns 
signal_filter_int/in_data_cnt__i6/D      |    3.112 ns 
signal_filter_int/in_data_cnt__i8/D      |    3.112 ns 
signal_filter_int/data_in_cnt__i4/D      |    3.112 ns 
signal_filter_int/data_in_cnt__i2/D      |    3.112 ns 
signal_filter_int/data_in_cnt__i3/D      |    3.112 ns 
signal_filter_int/data_in_cnt__i1/D      |    3.112 ns 
signal_filter_int/out_data_cnt__i7/D     |    3.112 ns 
signal_filter_int/out_data_cnt__i8/D     |    3.112 ns 
signal_filter_int/out_data_cnt__i6/D     |    3.112 ns 
signal_filter_int/out_data_cnt__i4/D     |    3.112 ns 
signal_filter_int/out_data_cnt__i2/D     |    3.112 ns 
dac_cnt_zz_i2/D                          |    3.112 ns 
i2c_slave_axil_master_inst/m_axil_arvalid_reg/D              
                                         |    3.112 ns 
regs[3][13]/D                            |    3.112 ns 
fifo_i2s/lscc_fifo_inst/raddr_r_i2/D     |    3.112 ns 
fifo_i2s/lscc_fifo_inst/rd_cmpaddr_r_i2/D|    3.112 ns 
fifo_i2s/lscc_fifo_inst/MISC.rd_flag_addr_r_i8/D              
                                         |    3.112 ns 
fifo_i2s/lscc_fifo_inst/rd_addr_p1cmp_r_i0/D              
                                         |    3.112 ns 
fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_i0/D|    3.112 ns 
fifo_i2s/lscc_fifo_inst/waddr_r_i0/D     |    3.112 ns 
fifo_i2s/lscc_fifo_inst/waddr_r_i1/D     |    3.112 ns 
fifo_i2s/lscc_fifo_inst/wr_addr_r_i0/D   |    3.112 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>3.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>3.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 6 Start Points         |           Type           
-------------------------------------------------------------------
main_fsm_inst/PnHV/Q                    |          No required time
main_fsm_inst/PDamp/Q                   |          No required time
mcp4812_inst/shift_reg__i16/Q           |          No required time
i2s_tx_inst/sdata/Q                     |          No required time
spi_slave_inst/treg_i0_i7/Q             |          No required time
main_fsm_inst/PHV/Q                     |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         6
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
signal_filter_int/dft_inst/postproc/abs/sqrsum/add/lscc_adder/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i4/D                           
                                        |    No arrival or required
signal_filter_int/dft_inst/postproc/abs/sqrsum/add/lscc_adder/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i3/D                           
                                        |    No arrival or required
signal_filter_int/dft_inst/postproc/abs/sqrsum/add/lscc_adder/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i6/D                           
                                        |    No arrival or required
signal_filter_int/dft_inst/postproc/abs/sqrsum/add/lscc_adder/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i5/D                           
                                        |    No arrival or required
signal_filter_int/dft_inst/postproc/abs/sqrsum/add/lscc_adder/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i8/D                           
                                        |    No arrival or required
signal_filter_int/dft_inst/postproc/abs/sqrsum/add/lscc_adder/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i7/D                           
                                        |    No arrival or required
signal_filter_int/dft_inst/postproc/abs/sqrsum/add/lscc_adder/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i10/D                           
                                        |    No arrival or required
signal_filter_int/dft_inst/postproc/abs/sqrsum/add/lscc_adder/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i9/D                           
                                        |    No arrival or required
adc_receiver_inst/tmp_i0_i0/D           |           No arrival time
adc_receiver_inst/tmp_i0_i1/D           |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        41
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>3.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
BUT_USER                                |                     input
BUT_TRIG                                |                     input
i2c_scl                                 |                    output
i2c_sda                                 |                    output
LED_R                                   |                    output
LED_G                                   |                    output
LED_B                                   |                    output
RPI_MISO                                |                    output
ADC_REF_CLK                             |                    output
HV_EN                                   |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        19
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


<A name="Timing_rpt_DetailedReport"></A><B><U><big>4  DETAILED REPORT</big></U></B>
<A name="Timing_rpt_SetupDetailedReport"></A><B><U><big>4.1  Setup Detailed Report</big></U></B>


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fifo_i2s/lscc_fifo_inst/MISC.full_flag_r_c/Q  (SLICE_R18C22A)
Path End         : fifo_i2s/lscc_fifo_inst/MISC.AEmpty.almost_empty_ext_r/D  (SLICE_R16C23B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 10
Delay Ratio      : 74.3% (route), 25.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -6.390 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fifo_i2s/lscc_fifo_inst/MISC.full_flag_r_c/CK",
        "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_27/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"fifo_i2s/lscc_fifo_inst/MISC.full_flag_r_c/Q",
        "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_27/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fifo_i2s/lscc_fifo_inst/MISC.AEmpty.almost_empty_ext_r/D",
        "phy_name":"main_fsm_inst.SLICE_3501/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/MISC.full_flag_r_c/CK",
            "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_27/CLK"
        },
        "pin1":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/MISC.full_flag_r_c/Q",
            "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_27/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/MISC.full_flag_r",
            "phy_name":"MISC.full_flag_r"
        },
        "arrive":10.550,
        "delay":3.139
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"wr_en_i_I_0_325_2_lut_rep_1334_4_lut/D",
            "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_2208/C0"
        },
        "pin1":
        {
            "log_name":"wr_en_i_I_0_325_2_lut_rep_1334_4_lut/Z",
            "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_2208/F0"
        },
        "arrive":11.000,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/n44651",
            "phy_name":"n44651"
        },
        "arrive":14.285,
        "delay":3.285
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/MISC.diff_rd_w_8__I_0_i2_4_lut/C",
            "phy_name":"fifo_i2s.lscc_fifo_inst.MISC.SLICE_2375/D1"
        },
        "pin1":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/MISC.diff_rd_w_8__I_0_i2_4_lut/Z",
            "phy_name":"fifo_i2s.lscc_fifo_inst.MISC.SLICE_2375/F1"
        },
        "arrive":14.735,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/n40269",
            "phy_name":"fifo_i2s.lscc_fifo_inst.n40269"
        },
        "arrive":16.907,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/i1_4_lut_adj_38383/C",
            "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_2213/D1"
        },
        "pin1":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/i1_4_lut_adj_38383/Z",
            "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_2213/F1"
        },
        "arrive":17.384,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/n41447",
            "phy_name":"fifo_i2s.lscc_fifo_inst.n41447"
        },
        "arrive":17.689,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/i1_4_lut_adj_38381/A",
            "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_2211/C0"
        },
        "pin1":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/i1_4_lut_adj_38381/Z",
            "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_2211/F0"
        },
        "arrive":18.166,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/n40978",
            "phy_name":"fifo_i2s.lscc_fifo_inst.n40978"
        },
        "arrive":18.471,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/i1_4_lut_adj_38379/A",
            "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_2211/C1"
        },
        "pin1":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/i1_4_lut_adj_38379/Z",
            "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_2211/F1"
        },
        "arrive":18.948,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/n1_adj_5481",
            "phy_name":"fifo_i2s.lscc_fifo_inst.n1_adj_5481"
        },
        "arrive":19.253,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/i1_4_lut_adj_38378/A",
            "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_2210/C0"
        },
        "pin1":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/i1_4_lut_adj_38378/Z",
            "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_2210/F0"
        },
        "arrive":19.703,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/n160",
            "phy_name":"fifo_i2s.lscc_fifo_inst.n160"
        },
        "arrive":21.875,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/i1_4_lut_adj_38368/A",
            "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_2209/D1"
        },
        "pin1":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/i1_4_lut_adj_38368/Z",
            "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_2209/F1"
        },
        "arrive":22.325,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/n156",
            "phy_name":"fifo_i2s.lscc_fifo_inst.n156"
        },
        "arrive":24.497,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/i1_4_lut_adj_38365/B",
            "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_2208/D1"
        },
        "pin1":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/i1_4_lut_adj_38365/Z",
            "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_2208/F1"
        },
        "arrive":24.947,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/n41235",
            "phy_name":"fifo_i2s.lscc_fifo_inst.n41235"
        },
        "arrive":27.119,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/i29_4_lut/B",
            "phy_name":"main_fsm_inst.SLICE_3501/D1"
        },
        "pin1":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/i29_4_lut/Z",
            "phy_name":"main_fsm_inst.SLICE_3501/F1"
        },
        "arrive":27.596,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/MISC.AEmpty.almost_empty_nxt_w",
            "phy_name":"fifo_i2s.lscc_fifo_inst.MISC.AEmpty.almost_empty_nxt_w"
        },
        "arrive":27.596,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

fifo_i2s/lscc_fifo_inst/MISC.full_flag_r_c/CK->fifo_i2s/lscc_fifo_inst/MISC.full_flag_r_c/Q
                                          SLICE_R18C22A   CLK_TO_Q0_DELAY  1.391         7.411  2       
fifo_i2s/lscc_fifo_inst/MISC.full_flag_r                  NET DELAY        3.139        10.550  1       
wr_en_i_I_0_325_2_lut_rep_1334_4_lut/D->wr_en_i_I_0_325_2_lut_rep_1334_4_lut/Z
                                          SLICE_R15C22A   C0_TO_F0_DELAY   0.450        11.000  8       
fifo_i2s/lscc_fifo_inst/n44651                            NET DELAY        3.285        14.285  1       
fifo_i2s/lscc_fifo_inst/MISC.diff_rd_w_8__I_0_i2_4_lut/C->fifo_i2s/lscc_fifo_inst/MISC.diff_rd_w_8__I_0_i2_4_lut/Z
                                          SLICE_R17C23C   D1_TO_F1_DELAY   0.450        14.735  1       
fifo_i2s/lscc_fifo_inst/n40269                            NET DELAY        2.172        16.907  1       
fifo_i2s/lscc_fifo_inst/i1_4_lut_adj_38383/C->fifo_i2s/lscc_fifo_inst/i1_4_lut_adj_38383/Z
                                          SLICE_R17C22B   D1_TO_F1_DELAY   0.477        17.384  1       
fifo_i2s/lscc_fifo_inst/n41447                            NET DELAY        0.305        17.689  1       
fifo_i2s/lscc_fifo_inst/i1_4_lut_adj_38381/A->fifo_i2s/lscc_fifo_inst/i1_4_lut_adj_38381/Z
                                          SLICE_R17C22C   C0_TO_F0_DELAY   0.477        18.166  1       
fifo_i2s/lscc_fifo_inst/n40978                            NET DELAY        0.305        18.471  1       
fifo_i2s/lscc_fifo_inst/i1_4_lut_adj_38379/A->fifo_i2s/lscc_fifo_inst/i1_4_lut_adj_38379/Z
                                          SLICE_R17C22C   C1_TO_F1_DELAY   0.477        18.948  1       
fifo_i2s/lscc_fifo_inst/n1_adj_5481                       NET DELAY        0.305        19.253  1       
fifo_i2s/lscc_fifo_inst/i1_4_lut_adj_38378/A->fifo_i2s/lscc_fifo_inst/i1_4_lut_adj_38378/Z
                                          SLICE_R17C22D   C0_TO_F0_DELAY   0.450        19.703  2       
fifo_i2s/lscc_fifo_inst/n160                              NET DELAY        2.172        21.875  1       
fifo_i2s/lscc_fifo_inst/i1_4_lut_adj_38368/A->fifo_i2s/lscc_fifo_inst/i1_4_lut_adj_38368/Z
                                          SLICE_R16C23A   D1_TO_F1_DELAY   0.450        22.325  1       
fifo_i2s/lscc_fifo_inst/n156                              NET DELAY        2.172        24.497  1       
fifo_i2s/lscc_fifo_inst/i1_4_lut_adj_38365/B->fifo_i2s/lscc_fifo_inst/i1_4_lut_adj_38365/Z
                                          SLICE_R15C22A   D1_TO_F1_DELAY   0.450        24.947  1       
fifo_i2s/lscc_fifo_inst/n41235                            NET DELAY        2.172        27.119  1       
fifo_i2s/lscc_fifo_inst/i29_4_lut/B->fifo_i2s/lscc_fifo_inst/i29_4_lut/Z
                                          SLICE_R16C23B   D1_TO_F1_DELAY   0.477        27.596  1       
fifo_i2s/lscc_fifo_inst/MISC.AEmpty.almost_empty_nxt_w ( DI1 )
                                                          NET DELAY        0.000        27.596  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fifo_i2s/lscc_fifo_inst/MISC.AEmpty.almost_empty_ext_r/CK",
        "phy_name":"main_fsm_inst.SLICE_3501/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -27.595  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -6.390  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[2][7]/SP   regs[2][6]/SP}  (SLICE_R3C16C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 82.2% (route), 17.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -5.235 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{regs[2][7]/SP   regs[2][6]/SP}",
        "phy_name":"SLICE_193/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/m_axil_awaddr[12]",
            "phy_name":"m_axil_awaddr[12]"
        },
        "arrive":9.490,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_38409/B",
            "phy_name":"SLICE_4124/B0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_38409/Z",
            "phy_name":"SLICE_4124/F0"
        },
        "arrive":9.940,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n41543",
            "phy_name":"n41543"
        },
        "arrive":12.112,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38404/C",
            "phy_name":"SLICE_2801/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38404/Z",
            "phy_name":"SLICE_2801/F1"
        },
        "arrive":12.562,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n26",
            "phy_name":"n26"
        },
        "arrive":14.734,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38416/C",
            "phy_name":"SLICE_2259/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38416/Z",
            "phy_name":"SLICE_2259/F1"
        },
        "arrive":15.184,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n20150",
            "phy_name":"n20150"
        },
        "arrive":17.740,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38415/C",
            "phy_name":"SLICE_2260/A0"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38415/Z",
            "phy_name":"SLICE_2260/F0"
        },
        "arrive":18.190,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n35713",
            "phy_name":"n35713"
        },
        "arrive":20.958,
        "delay":2.768
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_4_lut_adj_38006/B",
            "phy_name":"SLICE_2806/D1"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_4_lut_adj_38006/Z",
            "phy_name":"SLICE_2806/F1"
        },
        "arrive":21.408,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n19081",
            "phy_name":"n19081"
        },
        "arrive":26.441,
        "delay":5.033
    }
    ]
}
</xmp>
</tapath>

i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.450        18.190  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        2.768        20.958  1       
i2c_slave_axil_master_inst/i1_4_lut_adj_38006/B->i2c_slave_axil_master_inst/i1_4_lut_adj_38006/Z
                                          SLICE_R11C19C   D1_TO_F1_DELAY   0.450        21.408  17      
i2c_slave_axil_master_inst/n19081 ( CE )                  NET DELAY        5.033        26.441  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"regs[2][7]/CK",
        "phy_name":"SLICE_193/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -26.440  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -5.235  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[2][13]/SP   regs[2][12]/SP}  (SLICE_R3C16B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 82.2% (route), 17.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -5.235 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{regs[2][13]/SP   regs[2][12]/SP}",
        "phy_name":"SLICE_187/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/m_axil_awaddr[12]",
            "phy_name":"m_axil_awaddr[12]"
        },
        "arrive":9.490,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_38409/B",
            "phy_name":"SLICE_4124/B0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_38409/Z",
            "phy_name":"SLICE_4124/F0"
        },
        "arrive":9.940,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n41543",
            "phy_name":"n41543"
        },
        "arrive":12.112,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38404/C",
            "phy_name":"SLICE_2801/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38404/Z",
            "phy_name":"SLICE_2801/F1"
        },
        "arrive":12.562,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n26",
            "phy_name":"n26"
        },
        "arrive":14.734,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38416/C",
            "phy_name":"SLICE_2259/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38416/Z",
            "phy_name":"SLICE_2259/F1"
        },
        "arrive":15.184,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n20150",
            "phy_name":"n20150"
        },
        "arrive":17.740,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38415/C",
            "phy_name":"SLICE_2260/A0"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38415/Z",
            "phy_name":"SLICE_2260/F0"
        },
        "arrive":18.190,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n35713",
            "phy_name":"n35713"
        },
        "arrive":20.958,
        "delay":2.768
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_4_lut_adj_38006/B",
            "phy_name":"SLICE_2806/D1"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_4_lut_adj_38006/Z",
            "phy_name":"SLICE_2806/F1"
        },
        "arrive":21.408,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n19081",
            "phy_name":"n19081"
        },
        "arrive":26.441,
        "delay":5.033
    }
    ]
}
</xmp>
</tapath>

i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.450        18.190  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        2.768        20.958  1       
i2c_slave_axil_master_inst/i1_4_lut_adj_38006/B->i2c_slave_axil_master_inst/i1_4_lut_adj_38006/Z
                                          SLICE_R11C19C   D1_TO_F1_DELAY   0.450        21.408  17      
i2c_slave_axil_master_inst/n19081 ( CE )                  NET DELAY        5.033        26.441  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"regs[2][13]/CK",
        "phy_name":"SLICE_187/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -26.440  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -5.235  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[2][15]/SP   regs[2][14]/SP}  (SLICE_R4C27C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 82.2% (route), 17.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -5.235 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{regs[2][15]/SP   regs[2][14]/SP}",
        "phy_name":"SLICE_185/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/m_axil_awaddr[12]",
            "phy_name":"m_axil_awaddr[12]"
        },
        "arrive":9.490,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_38409/B",
            "phy_name":"SLICE_4124/B0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_38409/Z",
            "phy_name":"SLICE_4124/F0"
        },
        "arrive":9.940,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n41543",
            "phy_name":"n41543"
        },
        "arrive":12.112,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38404/C",
            "phy_name":"SLICE_2801/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38404/Z",
            "phy_name":"SLICE_2801/F1"
        },
        "arrive":12.562,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n26",
            "phy_name":"n26"
        },
        "arrive":14.734,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38416/C",
            "phy_name":"SLICE_2259/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38416/Z",
            "phy_name":"SLICE_2259/F1"
        },
        "arrive":15.184,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n20150",
            "phy_name":"n20150"
        },
        "arrive":17.740,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38415/C",
            "phy_name":"SLICE_2260/A0"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38415/Z",
            "phy_name":"SLICE_2260/F0"
        },
        "arrive":18.190,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n35713",
            "phy_name":"n35713"
        },
        "arrive":20.958,
        "delay":2.768
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_4_lut_adj_38006/B",
            "phy_name":"SLICE_2806/D1"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_4_lut_adj_38006/Z",
            "phy_name":"SLICE_2806/F1"
        },
        "arrive":21.408,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n19081",
            "phy_name":"n19081"
        },
        "arrive":26.441,
        "delay":5.033
    }
    ]
}
</xmp>
</tapath>

i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.450        18.190  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        2.768        20.958  1       
i2c_slave_axil_master_inst/i1_4_lut_adj_38006/B->i2c_slave_axil_master_inst/i1_4_lut_adj_38006/Z
                                          SLICE_R11C19C   D1_TO_F1_DELAY   0.450        21.408  17      
i2c_slave_axil_master_inst/n19081 ( CE )                  NET DELAY        5.033        26.441  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"regs[2][15]/CK",
        "phy_name":"SLICE_185/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -26.440  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -5.235  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[2][23]/SP   regs[2][22]/SP}  (SLICE_R4C27B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 82.2% (route), 17.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -5.235 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{regs[2][23]/SP   regs[2][22]/SP}",
        "phy_name":"SLICE_177/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/m_axil_awaddr[12]",
            "phy_name":"m_axil_awaddr[12]"
        },
        "arrive":9.490,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_38409/B",
            "phy_name":"SLICE_4124/B0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_38409/Z",
            "phy_name":"SLICE_4124/F0"
        },
        "arrive":9.940,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n41543",
            "phy_name":"n41543"
        },
        "arrive":12.112,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38404/C",
            "phy_name":"SLICE_2801/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38404/Z",
            "phy_name":"SLICE_2801/F1"
        },
        "arrive":12.562,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n26",
            "phy_name":"n26"
        },
        "arrive":14.734,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38416/C",
            "phy_name":"SLICE_2259/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38416/Z",
            "phy_name":"SLICE_2259/F1"
        },
        "arrive":15.184,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n20150",
            "phy_name":"n20150"
        },
        "arrive":17.740,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38415/C",
            "phy_name":"SLICE_2260/A0"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38415/Z",
            "phy_name":"SLICE_2260/F0"
        },
        "arrive":18.190,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n35713",
            "phy_name":"n35713"
        },
        "arrive":20.958,
        "delay":2.768
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_4_lut_adj_38006/B",
            "phy_name":"SLICE_2806/D1"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_4_lut_adj_38006/Z",
            "phy_name":"SLICE_2806/F1"
        },
        "arrive":21.408,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n19081",
            "phy_name":"n19081"
        },
        "arrive":26.441,
        "delay":5.033
    }
    ]
}
</xmp>
</tapath>

i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.450        18.190  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        2.768        20.958  1       
i2c_slave_axil_master_inst/i1_4_lut_adj_38006/B->i2c_slave_axil_master_inst/i1_4_lut_adj_38006/Z
                                          SLICE_R11C19C   D1_TO_F1_DELAY   0.450        21.408  17      
i2c_slave_axil_master_inst/n19081 ( CE )                  NET DELAY        5.033        26.441  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"regs[2][23]/CK",
        "phy_name":"SLICE_177/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -26.440  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -5.235  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[2][25]/SP   regs[2][24]/SP}  (SLICE_R4C27A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 82.2% (route), 17.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -5.235 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{regs[2][25]/SP   regs[2][24]/SP}",
        "phy_name":"SLICE_175/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/m_axil_awaddr[12]",
            "phy_name":"m_axil_awaddr[12]"
        },
        "arrive":9.490,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_38409/B",
            "phy_name":"SLICE_4124/B0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_38409/Z",
            "phy_name":"SLICE_4124/F0"
        },
        "arrive":9.940,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n41543",
            "phy_name":"n41543"
        },
        "arrive":12.112,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38404/C",
            "phy_name":"SLICE_2801/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38404/Z",
            "phy_name":"SLICE_2801/F1"
        },
        "arrive":12.562,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n26",
            "phy_name":"n26"
        },
        "arrive":14.734,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38416/C",
            "phy_name":"SLICE_2259/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38416/Z",
            "phy_name":"SLICE_2259/F1"
        },
        "arrive":15.184,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n20150",
            "phy_name":"n20150"
        },
        "arrive":17.740,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38415/C",
            "phy_name":"SLICE_2260/A0"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38415/Z",
            "phy_name":"SLICE_2260/F0"
        },
        "arrive":18.190,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n35713",
            "phy_name":"n35713"
        },
        "arrive":20.958,
        "delay":2.768
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_4_lut_adj_38006/B",
            "phy_name":"SLICE_2806/D1"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_4_lut_adj_38006/Z",
            "phy_name":"SLICE_2806/F1"
        },
        "arrive":21.408,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n19081",
            "phy_name":"n19081"
        },
        "arrive":26.441,
        "delay":5.033
    }
    ]
}
</xmp>
</tapath>

i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.450        18.190  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        2.768        20.958  1       
i2c_slave_axil_master_inst/i1_4_lut_adj_38006/B->i2c_slave_axil_master_inst/i1_4_lut_adj_38006/Z
                                          SLICE_R11C19C   D1_TO_F1_DELAY   0.450        21.408  17      
i2c_slave_axil_master_inst/n19081 ( CE )                  NET DELAY        5.033        26.441  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"regs[2][25]/CK",
        "phy_name":"SLICE_175/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -26.440  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -5.235  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[3][24]/SP   regs[3][23]/SP}  (SLICE_R6C25C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 7
Delay Ratio      : 79.5% (route), 20.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.904 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{regs[3][24]/SP   regs[3][23]/SP}",
        "phy_name":"SLICE_144/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/m_axil_awaddr[12]",
            "phy_name":"m_axil_awaddr[12]"
        },
        "arrive":9.490,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_38409/B",
            "phy_name":"SLICE_4124/B0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_38409/Z",
            "phy_name":"SLICE_4124/F0"
        },
        "arrive":9.940,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n41543",
            "phy_name":"n41543"
        },
        "arrive":12.112,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38404/C",
            "phy_name":"SLICE_2801/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38404/Z",
            "phy_name":"SLICE_2801/F1"
        },
        "arrive":12.562,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n26",
            "phy_name":"n26"
        },
        "arrive":14.734,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38416/C",
            "phy_name":"SLICE_2259/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38416/Z",
            "phy_name":"SLICE_2259/F1"
        },
        "arrive":15.184,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n20150",
            "phy_name":"n20150"
        },
        "arrive":17.740,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38415/C",
            "phy_name":"SLICE_2260/A0"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38415/Z",
            "phy_name":"SLICE_2260/F0"
        },
        "arrive":18.217,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n35713",
            "phy_name":"n35713"
        },
        "arrive":18.522,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/i2_4_lut/D",
            "phy_name":"SLICE_2260/C1"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/i2_4_lut/Z",
            "phy_name":"SLICE_2260/F1"
        },
        "arrive":18.972,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n40013",
            "phy_name":"i2c_slave_axil_master_inst.n40013"
        },
        "arrive":21.144,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_2_lut_rep_1104/B",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_3648/D1"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_2_lut_rep_1104/Z",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_3648/F1"
        },
        "arrive":21.594,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n44421",
            "phy_name":"n44421"
        },
        "arrive":26.110,
        "delay":4.516
    }
    ]
}
</xmp>
</tapath>

i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.477        18.217  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        0.305        18.522  1       
i2c_slave_axil_master_inst/i2_4_lut/D->i2c_slave_axil_master_inst/i2_4_lut/Z
                                          SLICE_R10C17C   C1_TO_F1_DELAY   0.450        18.972  3       
i2c_slave_axil_master_inst/n40013                         NET DELAY        2.172        21.144  1       
i2c_slave_axil_master_inst/i1_2_lut_rep_1104/B->i2c_slave_axil_master_inst/i1_2_lut_rep_1104/Z
                                          SLICE_R10C17D   D1_TO_F1_DELAY   0.450        21.594  16      
i2c_slave_axil_master_inst/n44421 ( CE )                  NET DELAY        4.516        26.110  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"regs[3][24]/CK",
        "phy_name":"SLICE_144/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -26.109  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.904  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[0][24]/SP   regs[0][23]/SP}  (SLICE_R5C27C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 81.7% (route), 18.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.718 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{regs[0][24]/SP   regs[0][23]/SP}",
        "phy_name":"SLICE_240/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/m_axil_awaddr[12]",
            "phy_name":"m_axil_awaddr[12]"
        },
        "arrive":9.490,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_38409/B",
            "phy_name":"SLICE_4124/B0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_38409/Z",
            "phy_name":"SLICE_4124/F0"
        },
        "arrive":9.940,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n41543",
            "phy_name":"n41543"
        },
        "arrive":12.112,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38404/C",
            "phy_name":"SLICE_2801/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38404/Z",
            "phy_name":"SLICE_2801/F1"
        },
        "arrive":12.562,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n26",
            "phy_name":"n26"
        },
        "arrive":14.734,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38416/C",
            "phy_name":"SLICE_2259/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38416/Z",
            "phy_name":"SLICE_2259/F1"
        },
        "arrive":15.184,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n20150",
            "phy_name":"n20150"
        },
        "arrive":17.740,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38415/C",
            "phy_name":"SLICE_2260/A0"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38415/Z",
            "phy_name":"SLICE_2260/F0"
        },
        "arrive":18.190,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n35713",
            "phy_name":"n35713"
        },
        "arrive":20.362,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_2_lut_4_lut/D",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_3272/D1"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_2_lut_4_lut/Z",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_3272/F1"
        },
        "arrive":20.812,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n19145",
            "phy_name":"n19145"
        },
        "arrive":25.924,
        "delay":5.112
    }
    ]
}
</xmp>
</tapath>

i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.450        18.190  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        2.172        20.362  1       
i2c_slave_axil_master_inst/i1_2_lut_4_lut/D->i2c_slave_axil_master_inst/i1_2_lut_4_lut/Z
                                          SLICE_R9C18C    D1_TO_F1_DELAY   0.450        20.812  16      
i2c_slave_axil_master_inst/n19145 ( CE )                  NET DELAY        5.112        25.924  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"regs[0][24]/CK",
        "phy_name":"SLICE_240/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.923  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.718  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[0][26]/SP   regs[0][25]/SP}  (SLICE_R5C27D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 81.7% (route), 18.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.718 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{regs[0][26]/SP   regs[0][25]/SP}",
        "phy_name":"SLICE_238/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/m_axil_awaddr[12]",
            "phy_name":"m_axil_awaddr[12]"
        },
        "arrive":9.490,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_38409/B",
            "phy_name":"SLICE_4124/B0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_38409/Z",
            "phy_name":"SLICE_4124/F0"
        },
        "arrive":9.940,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n41543",
            "phy_name":"n41543"
        },
        "arrive":12.112,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38404/C",
            "phy_name":"SLICE_2801/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38404/Z",
            "phy_name":"SLICE_2801/F1"
        },
        "arrive":12.562,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n26",
            "phy_name":"n26"
        },
        "arrive":14.734,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38416/C",
            "phy_name":"SLICE_2259/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38416/Z",
            "phy_name":"SLICE_2259/F1"
        },
        "arrive":15.184,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n20150",
            "phy_name":"n20150"
        },
        "arrive":17.740,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38415/C",
            "phy_name":"SLICE_2260/A0"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38415/Z",
            "phy_name":"SLICE_2260/F0"
        },
        "arrive":18.190,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n35713",
            "phy_name":"n35713"
        },
        "arrive":20.362,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_2_lut_4_lut/D",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_3272/D1"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_2_lut_4_lut/Z",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_3272/F1"
        },
        "arrive":20.812,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n19145",
            "phy_name":"n19145"
        },
        "arrive":25.924,
        "delay":5.112
    }
    ]
}
</xmp>
</tapath>

i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.450        18.190  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        2.172        20.362  1       
i2c_slave_axil_master_inst/i1_2_lut_4_lut/D->i2c_slave_axil_master_inst/i1_2_lut_4_lut/Z
                                          SLICE_R9C18C    D1_TO_F1_DELAY   0.450        20.812  16      
i2c_slave_axil_master_inst/n19145 ( CE )                  NET DELAY        5.112        25.924  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"regs[0][26]/CK",
        "phy_name":"SLICE_238/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.923  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.718  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[2][21]/SP   regs[2][20]/SP}  (SLICE_R3C27D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 81.7% (route), 18.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.718 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{regs[2][21]/SP   regs[2][20]/SP}",
        "phy_name":"SLICE_179/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/m_axil_awaddr[12]",
            "phy_name":"m_axil_awaddr[12]"
        },
        "arrive":9.490,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_38409/B",
            "phy_name":"SLICE_4124/B0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_38409/Z",
            "phy_name":"SLICE_4124/F0"
        },
        "arrive":9.940,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n41543",
            "phy_name":"n41543"
        },
        "arrive":12.112,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38404/C",
            "phy_name":"SLICE_2801/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38404/Z",
            "phy_name":"SLICE_2801/F1"
        },
        "arrive":12.562,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n26",
            "phy_name":"n26"
        },
        "arrive":14.734,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38416/C",
            "phy_name":"SLICE_2259/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38416/Z",
            "phy_name":"SLICE_2259/F1"
        },
        "arrive":15.184,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n20150",
            "phy_name":"n20150"
        },
        "arrive":17.740,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38415/C",
            "phy_name":"SLICE_2260/A0"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38415/Z",
            "phy_name":"SLICE_2260/F0"
        },
        "arrive":18.190,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n35713",
            "phy_name":"n35713"
        },
        "arrive":20.958,
        "delay":2.768
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_4_lut_adj_38006/B",
            "phy_name":"SLICE_2806/D1"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_4_lut_adj_38006/Z",
            "phy_name":"SLICE_2806/F1"
        },
        "arrive":21.408,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n19081",
            "phy_name":"n19081"
        },
        "arrive":25.924,
        "delay":4.516
    }
    ]
}
</xmp>
</tapath>

i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.450        18.190  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        2.768        20.958  1       
i2c_slave_axil_master_inst/i1_4_lut_adj_38006/B->i2c_slave_axil_master_inst/i1_4_lut_adj_38006/Z
                                          SLICE_R11C19C   D1_TO_F1_DELAY   0.450        21.408  17      
i2c_slave_axil_master_inst/n19081 ( CE )                  NET DELAY        4.516        25.924  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"regs[2][21]/CK",
        "phy_name":"SLICE_179/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.923  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.718  




++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[2][27]/SP   regs[2][26]/SP}  (SLICE_R9C29B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 81.7% (route), 18.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.718 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{regs[2][27]/SP   regs[2][26]/SP}",
        "phy_name":"SLICE_173/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/m_axil_awaddr[12]",
            "phy_name":"m_axil_awaddr[12]"
        },
        "arrive":9.490,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_38409/B",
            "phy_name":"SLICE_4124/B0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_38409/Z",
            "phy_name":"SLICE_4124/F0"
        },
        "arrive":9.940,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n41543",
            "phy_name":"n41543"
        },
        "arrive":12.112,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38404/C",
            "phy_name":"SLICE_2801/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38404/Z",
            "phy_name":"SLICE_2801/F1"
        },
        "arrive":12.562,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n26",
            "phy_name":"n26"
        },
        "arrive":14.734,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38416/C",
            "phy_name":"SLICE_2259/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38416/Z",
            "phy_name":"SLICE_2259/F1"
        },
        "arrive":15.184,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n20150",
            "phy_name":"n20150"
        },
        "arrive":17.740,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38415/C",
            "phy_name":"SLICE_2260/A0"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38415/Z",
            "phy_name":"SLICE_2260/F0"
        },
        "arrive":18.190,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n35713",
            "phy_name":"n35713"
        },
        "arrive":20.958,
        "delay":2.768
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_4_lut_adj_38006/B",
            "phy_name":"SLICE_2806/D1"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_4_lut_adj_38006/Z",
            "phy_name":"SLICE_2806/F1"
        },
        "arrive":21.408,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n19081",
            "phy_name":"n19081"
        },
        "arrive":25.924,
        "delay":4.516
    }
    ]
}
</xmp>
</tapath>

i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.450        18.190  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        2.768        20.958  1       
i2c_slave_axil_master_inst/i1_4_lut_adj_38006/B->i2c_slave_axil_master_inst/i1_4_lut_adj_38006/Z
                                          SLICE_R11C19C   D1_TO_F1_DELAY   0.450        21.408  17      
i2c_slave_axil_master_inst/n19081 ( CE )                  NET DELAY        4.516        25.924  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"regs[2][27]/CK",
        "phy_name":"SLICE_173/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.923  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.718  




++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[0][22]/SP   regs[0][21]/SP}  (SLICE_R4C28D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 81.6% (route), 18.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.639 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{regs[0][22]/SP   regs[0][21]/SP}",
        "phy_name":"SLICE_242/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/m_axil_awaddr[12]",
            "phy_name":"m_axil_awaddr[12]"
        },
        "arrive":9.490,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_38409/B",
            "phy_name":"SLICE_4124/B0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_38409/Z",
            "phy_name":"SLICE_4124/F0"
        },
        "arrive":9.940,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n41543",
            "phy_name":"n41543"
        },
        "arrive":12.112,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38404/C",
            "phy_name":"SLICE_2801/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38404/Z",
            "phy_name":"SLICE_2801/F1"
        },
        "arrive":12.562,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n26",
            "phy_name":"n26"
        },
        "arrive":14.734,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38416/C",
            "phy_name":"SLICE_2259/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38416/Z",
            "phy_name":"SLICE_2259/F1"
        },
        "arrive":15.184,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n20150",
            "phy_name":"n20150"
        },
        "arrive":17.740,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38415/C",
            "phy_name":"SLICE_2260/A0"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38415/Z",
            "phy_name":"SLICE_2260/F0"
        },
        "arrive":18.190,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n35713",
            "phy_name":"n35713"
        },
        "arrive":20.362,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_2_lut_4_lut/D",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_3272/D1"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_2_lut_4_lut/Z",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_3272/F1"
        },
        "arrive":20.812,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n19145",
            "phy_name":"n19145"
        },
        "arrive":25.845,
        "delay":5.033
    }
    ]
}
</xmp>
</tapath>

i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.450        18.190  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        2.172        20.362  1       
i2c_slave_axil_master_inst/i1_2_lut_4_lut/D->i2c_slave_axil_master_inst/i1_2_lut_4_lut/Z
                                          SLICE_R9C18C    D1_TO_F1_DELAY   0.450        20.812  16      
i2c_slave_axil_master_inst/n19145 ( CE )                  NET DELAY        5.033        25.845  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"regs[0][22]/CK",
        "phy_name":"SLICE_242/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.844  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.639  




++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2s_control_inst/data_cnt__i1/Q  (SLICE_R5C22B)
Path End         : signal_memory/SP256K_inst/ADDRESS10  (SRAM_SRAM_R1C1B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 8
Delay Ratio      : 76.4% (route), 23.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.446 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"i2s_control_inst/data_cnt__i2/CK",
        "phy_name":"i2s_control_inst.SLICE_1938/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"i2s_control_inst/data_cnt__i1/Q",
        "phy_name":"i2s_control_inst.SLICE_1938/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_memory/SP256K_inst/ADDRESS10",
        "phy_name":"signal_memory.SP256K_inst/ADDRESS10"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2s_control_inst/data_cnt__i1/CK",
            "phy_name":"i2s_control_inst.SLICE_1938/CLK"
        },
        "pin1":
        {
            "log_name":"i2s_control_inst/data_cnt__i1/Q",
            "phy_name":"i2s_control_inst.SLICE_1938/Q1"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2s_control_inst/data_cnt[1]",
            "phy_name":"i2s_control_inst.data_cnt[1]"
        },
        "arrive":9.769,
        "delay":2.358
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2s_control_inst/i24028_3_lut_4_lut/A",
            "phy_name":"i2s_control_inst.SLICE_3206/D0"
        },
        "pin1":
        {
            "log_name":"i2s_control_inst/i24028_3_lut_4_lut/Z",
            "phy_name":"i2s_control_inst.SLICE_3206/F0"
        },
        "arrive":10.246,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2s_control_inst/n4_adj_5217",
            "phy_name":"i2s_control_inst.n4_adj_5217"
        },
        "arrive":10.551,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2s_control_inst/i24036_3_lut_rep_1298/C",
            "phy_name":"i2s_control_inst.SLICE_3206/C1"
        },
        "pin1":
        {
            "log_name":"i2s_control_inst/i24036_3_lut_rep_1298/Z",
            "phy_name":"i2s_control_inst.SLICE_3206/F1"
        },
        "arrive":11.001,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2s_control_inst/n44615",
            "phy_name":"i2s_control_inst.n44615"
        },
        "arrive":13.769,
        "delay":2.768
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2s_control_inst/i24055_2_lut_rep_1153_3_lut_4_lut/B",
            "phy_name":"i2s_control_inst.SLICE_3168/D0"
        },
        "pin1":
        {
            "log_name":"i2s_control_inst/i24055_2_lut_rep_1153_3_lut_4_lut/Z",
            "phy_name":"i2s_control_inst.SLICE_3168/F0"
        },
        "arrive":14.246,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2s_control_inst/n44470",
            "phy_name":"i2s_control_inst.n44470"
        },
        "arrive":14.551,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2s_control_inst/i24076_2_lut_rep_1091_3_lut_4_lut/B",
            "phy_name":"i2s_control_inst.SLICE_3168/C1"
        },
        "pin1":
        {
            "log_name":"i2s_control_inst/i24076_2_lut_rep_1091_3_lut_4_lut/Z",
            "phy_name":"i2s_control_inst.SLICE_3168/F1"
        },
        "arrive":15.001,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"memory_mux_signal_ram/n44408",
            "phy_name":"n44408"
        },
        "arrive":17.173,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"memory_mux_signal_ram/mux_8_i11_4_lut/D",
            "phy_name":"memory_mux_signal_ram.SLICE_3169/D0"
        },
        "pin1":
        {
            "log_name":"memory_mux_signal_ram/mux_8_i11_4_lut/Z",
            "phy_name":"memory_mux_signal_ram.SLICE_3169/F0"
        },
        "arrive":17.650,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"memory_mux_signal_ram/addr_mem_13__N_2549[10]",
            "phy_name":"memory_mux_signal_ram.addr_mem_13__N_2549[10]"
        },
        "arrive":17.955,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"memory_mux_signal_ram/addr_mem_13__I_37623_i11_3_lut/A",
            "phy_name":"memory_mux_signal_ram.SLICE_3169/C1"
        },
        "pin1":
        {
            "log_name":"memory_mux_signal_ram/addr_mem_13__I_37623_i11_3_lut/Z",
            "phy_name":"memory_mux_signal_ram.SLICE_3169/F1"
        },
        "arrive":18.405,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"memory_mux_signal_ram/addr_mem_13__N_2518[10]",
            "phy_name":"memory_mux_signal_ram.addr_mem_13__N_2518[10]"
        },
        "arrive":20.577,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"memory_mux_signal_ram/addr_mem_13__I_0_i11_3_lut/B",
            "phy_name":"memory_mux_signal_ram.SLICE_3226/D1"
        },
        "pin1":
        {
            "log_name":"memory_mux_signal_ram/addr_mem_13__I_0_i11_3_lut/Z",
            "phy_name":"memory_mux_signal_ram.SLICE_3226/F1"
        },
        "arrive":21.027,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"memory_mux_signal_ram/signal_ram_addr[10]",
            "phy_name":"signal_ram_addr[10]"
        },
        "arrive":25.583,
        "delay":4.556
    }
    ]
}
</xmp>
</tapath>

i2s_control_inst/data_cnt__i1/CK->i2s_control_inst/data_cnt__i1/Q
                                          SLICE_R5C22B    CLK_TO_Q1_DELAY  1.391         7.411  10      
i2s_control_inst/data_cnt[1]                              NET DELAY        2.358         9.769  1       
i2s_control_inst/i24028_3_lut_4_lut/A->i2s_control_inst/i24028_3_lut_4_lut/Z
                                          SLICE_R5C21A    D0_TO_F0_DELAY   0.477        10.246  3       
i2s_control_inst/n4_adj_5217                              NET DELAY        0.305        10.551  1       
i2s_control_inst/i24036_3_lut_rep_1298/C->i2s_control_inst/i24036_3_lut_rep_1298/Z
                                          SLICE_R5C21A    C1_TO_F1_DELAY   0.450        11.001  4       
i2s_control_inst/n44615                                   NET DELAY        2.768        13.769  1       
i2s_control_inst/i24055_2_lut_rep_1153_3_lut_4_lut/B->i2s_control_inst/i24055_2_lut_rep_1153_3_lut_4_lut/Z
                                          SLICE_R4C19A    D0_TO_F0_DELAY   0.477        14.246  3       
i2s_control_inst/n44470                                   NET DELAY        0.305        14.551  1       
i2s_control_inst/i24076_2_lut_rep_1091_3_lut_4_lut/B->i2s_control_inst/i24076_2_lut_rep_1091_3_lut_4_lut/Z
                                          SLICE_R4C19A    C1_TO_F1_DELAY   0.450        15.001  2       
memory_mux_signal_ram/n44408                              NET DELAY        2.172        17.173  1       
memory_mux_signal_ram/mux_8_i11_4_lut/D->memory_mux_signal_ram/mux_8_i11_4_lut/Z
                                          SLICE_R3C18D    D0_TO_F0_DELAY   0.477        17.650  1       
memory_mux_signal_ram/addr_mem_13__N_2549[10]
                                                          NET DELAY        0.305        17.955  1       
memory_mux_signal_ram/addr_mem_13__I_37623_i11_3_lut/A->memory_mux_signal_ram/addr_mem_13__I_37623_i11_3_lut/Z
                                          SLICE_R3C18D    C1_TO_F1_DELAY   0.450        18.405  1       
memory_mux_signal_ram/addr_mem_13__N_2518[10]
                                                          NET DELAY        2.172        20.577  1       
memory_mux_signal_ram/addr_mem_13__I_0_i11_3_lut/B->memory_mux_signal_ram/addr_mem_13__I_0_i11_3_lut/Z
                                          SLICE_R2C17D    D1_TO_F1_DELAY   0.450        21.027  1       
memory_mux_signal_ram/signal_ram_addr[10] ( ADDRESS10 )
                                                          NET DELAY        4.556        25.583  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_memory/SP256K_inst/CLOCK",
        "phy_name":"signal_memory.SP256K_inst/CLOCK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLOCK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.268        21.136  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.136  
Arrival Time                                                                                -25.582  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.446  




++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[2][11]/SP   regs[2][10]/SP}  (SLICE_R2C18C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 81.4% (route), 18.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.440 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{regs[2][11]/SP   regs[2][10]/SP}",
        "phy_name":"SLICE_189/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/m_axil_awaddr[12]",
            "phy_name":"m_axil_awaddr[12]"
        },
        "arrive":9.490,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_38409/B",
            "phy_name":"SLICE_4124/B0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_38409/Z",
            "phy_name":"SLICE_4124/F0"
        },
        "arrive":9.940,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n41543",
            "phy_name":"n41543"
        },
        "arrive":12.112,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38404/C",
            "phy_name":"SLICE_2801/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38404/Z",
            "phy_name":"SLICE_2801/F1"
        },
        "arrive":12.562,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n26",
            "phy_name":"n26"
        },
        "arrive":14.734,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38416/C",
            "phy_name":"SLICE_2259/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38416/Z",
            "phy_name":"SLICE_2259/F1"
        },
        "arrive":15.184,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n20150",
            "phy_name":"n20150"
        },
        "arrive":17.740,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38415/C",
            "phy_name":"SLICE_2260/A0"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38415/Z",
            "phy_name":"SLICE_2260/F0"
        },
        "arrive":18.190,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n35713",
            "phy_name":"n35713"
        },
        "arrive":20.958,
        "delay":2.768
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_4_lut_adj_38006/B",
            "phy_name":"SLICE_2806/D1"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_4_lut_adj_38006/Z",
            "phy_name":"SLICE_2806/F1"
        },
        "arrive":21.408,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n19081",
            "phy_name":"n19081"
        },
        "arrive":25.646,
        "delay":4.238
    }
    ]
}
</xmp>
</tapath>

i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.450        18.190  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        2.768        20.958  1       
i2c_slave_axil_master_inst/i1_4_lut_adj_38006/B->i2c_slave_axil_master_inst/i1_4_lut_adj_38006/Z
                                          SLICE_R11C19C   D1_TO_F1_DELAY   0.450        21.408  17      
i2c_slave_axil_master_inst/n19081 ( CE )                  NET DELAY        4.238        25.646  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"regs[2][11]/CK",
        "phy_name":"SLICE_189/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.645  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.440  




++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[3][20]/SP   regs[3][19]/SP}  (SLICE_R11C24C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 7
Delay Ratio      : 79.0% (route), 21.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.388 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{regs[3][20]/SP   regs[3][19]/SP}",
        "phy_name":"SLICE_148/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/m_axil_awaddr[12]",
            "phy_name":"m_axil_awaddr[12]"
        },
        "arrive":9.490,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_38409/B",
            "phy_name":"SLICE_4124/B0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_38409/Z",
            "phy_name":"SLICE_4124/F0"
        },
        "arrive":9.940,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n41543",
            "phy_name":"n41543"
        },
        "arrive":12.112,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38404/C",
            "phy_name":"SLICE_2801/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38404/Z",
            "phy_name":"SLICE_2801/F1"
        },
        "arrive":12.562,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n26",
            "phy_name":"n26"
        },
        "arrive":14.734,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38416/C",
            "phy_name":"SLICE_2259/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38416/Z",
            "phy_name":"SLICE_2259/F1"
        },
        "arrive":15.184,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n20150",
            "phy_name":"n20150"
        },
        "arrive":17.740,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38415/C",
            "phy_name":"SLICE_2260/A0"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38415/Z",
            "phy_name":"SLICE_2260/F0"
        },
        "arrive":18.217,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n35713",
            "phy_name":"n35713"
        },
        "arrive":18.522,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/i2_4_lut/D",
            "phy_name":"SLICE_2260/C1"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/i2_4_lut/Z",
            "phy_name":"SLICE_2260/F1"
        },
        "arrive":18.972,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n40013",
            "phy_name":"i2c_slave_axil_master_inst.n40013"
        },
        "arrive":21.144,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_2_lut_rep_1104/B",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_3648/D1"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_2_lut_rep_1104/Z",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_3648/F1"
        },
        "arrive":21.594,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n44421",
            "phy_name":"n44421"
        },
        "arrive":25.594,
        "delay":4.000
    }
    ]
}
</xmp>
</tapath>

i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.477        18.217  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        0.305        18.522  1       
i2c_slave_axil_master_inst/i2_4_lut/D->i2c_slave_axil_master_inst/i2_4_lut/Z
                                          SLICE_R10C17C   C1_TO_F1_DELAY   0.450        18.972  3       
i2c_slave_axil_master_inst/n40013                         NET DELAY        2.172        21.144  1       
i2c_slave_axil_master_inst/i1_2_lut_rep_1104/B->i2c_slave_axil_master_inst/i1_2_lut_rep_1104/Z
                                          SLICE_R10C17D   D1_TO_F1_DELAY   0.450        21.594  16      
i2c_slave_axil_master_inst/n44421 ( CE )                  NET DELAY        4.000        25.594  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"regs[3][20]/CK",
        "phy_name":"SLICE_148/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.593  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.388  




++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[3][22]/SP   regs[3][21]/SP}  (SLICE_R9C28A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 7
Delay Ratio      : 79.0% (route), 21.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.388 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{regs[3][22]/SP   regs[3][21]/SP}",
        "phy_name":"SLICE_146/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/m_axil_awaddr[12]",
            "phy_name":"m_axil_awaddr[12]"
        },
        "arrive":9.490,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_38409/B",
            "phy_name":"SLICE_4124/B0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_38409/Z",
            "phy_name":"SLICE_4124/F0"
        },
        "arrive":9.940,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n41543",
            "phy_name":"n41543"
        },
        "arrive":12.112,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38404/C",
            "phy_name":"SLICE_2801/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38404/Z",
            "phy_name":"SLICE_2801/F1"
        },
        "arrive":12.562,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n26",
            "phy_name":"n26"
        },
        "arrive":14.734,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38416/C",
            "phy_name":"SLICE_2259/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38416/Z",
            "phy_name":"SLICE_2259/F1"
        },
        "arrive":15.184,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n20150",
            "phy_name":"n20150"
        },
        "arrive":17.740,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38415/C",
            "phy_name":"SLICE_2260/A0"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38415/Z",
            "phy_name":"SLICE_2260/F0"
        },
        "arrive":18.217,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n35713",
            "phy_name":"n35713"
        },
        "arrive":18.522,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/i2_4_lut/D",
            "phy_name":"SLICE_2260/C1"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/i2_4_lut/Z",
            "phy_name":"SLICE_2260/F1"
        },
        "arrive":18.972,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n40013",
            "phy_name":"i2c_slave_axil_master_inst.n40013"
        },
        "arrive":21.144,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_2_lut_rep_1104/B",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_3648/D1"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_2_lut_rep_1104/Z",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_3648/F1"
        },
        "arrive":21.594,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n44421",
            "phy_name":"n44421"
        },
        "arrive":25.594,
        "delay":4.000
    }
    ]
}
</xmp>
</tapath>

i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.477        18.217  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        0.305        18.522  1       
i2c_slave_axil_master_inst/i2_4_lut/D->i2c_slave_axil_master_inst/i2_4_lut/Z
                                          SLICE_R10C17C   C1_TO_F1_DELAY   0.450        18.972  3       
i2c_slave_axil_master_inst/n40013                         NET DELAY        2.172        21.144  1       
i2c_slave_axil_master_inst/i1_2_lut_rep_1104/B->i2c_slave_axil_master_inst/i1_2_lut_rep_1104/Z
                                          SLICE_R10C17D   D1_TO_F1_DELAY   0.450        21.594  16      
i2c_slave_axil_master_inst/n44421 ( CE )                  NET DELAY        4.000        25.594  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"regs[3][22]/CK",
        "phy_name":"SLICE_146/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.593  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.388  




++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[3][26]/SP   regs[3][25]/SP}  (SLICE_R9C28B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 7
Delay Ratio      : 79.0% (route), 21.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.388 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{regs[3][26]/SP   regs[3][25]/SP}",
        "phy_name":"SLICE_142/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/m_axil_awaddr[12]",
            "phy_name":"m_axil_awaddr[12]"
        },
        "arrive":9.490,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_38409/B",
            "phy_name":"SLICE_4124/B0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_38409/Z",
            "phy_name":"SLICE_4124/F0"
        },
        "arrive":9.940,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n41543",
            "phy_name":"n41543"
        },
        "arrive":12.112,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38404/C",
            "phy_name":"SLICE_2801/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38404/Z",
            "phy_name":"SLICE_2801/F1"
        },
        "arrive":12.562,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n26",
            "phy_name":"n26"
        },
        "arrive":14.734,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38416/C",
            "phy_name":"SLICE_2259/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38416/Z",
            "phy_name":"SLICE_2259/F1"
        },
        "arrive":15.184,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n20150",
            "phy_name":"n20150"
        },
        "arrive":17.740,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38415/C",
            "phy_name":"SLICE_2260/A0"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38415/Z",
            "phy_name":"SLICE_2260/F0"
        },
        "arrive":18.217,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n35713",
            "phy_name":"n35713"
        },
        "arrive":18.522,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/i2_4_lut/D",
            "phy_name":"SLICE_2260/C1"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/i2_4_lut/Z",
            "phy_name":"SLICE_2260/F1"
        },
        "arrive":18.972,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n40013",
            "phy_name":"i2c_slave_axil_master_inst.n40013"
        },
        "arrive":21.144,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_2_lut_rep_1104/B",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_3648/D1"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_2_lut_rep_1104/Z",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_3648/F1"
        },
        "arrive":21.594,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n44421",
            "phy_name":"n44421"
        },
        "arrive":25.594,
        "delay":4.000
    }
    ]
}
</xmp>
</tapath>

i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.477        18.217  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        0.305        18.522  1       
i2c_slave_axil_master_inst/i2_4_lut/D->i2c_slave_axil_master_inst/i2_4_lut/Z
                                          SLICE_R10C17C   C1_TO_F1_DELAY   0.450        18.972  3       
i2c_slave_axil_master_inst/n40013                         NET DELAY        2.172        21.144  1       
i2c_slave_axil_master_inst/i1_2_lut_rep_1104/B->i2c_slave_axil_master_inst/i1_2_lut_rep_1104/Z
                                          SLICE_R10C17D   D1_TO_F1_DELAY   0.450        21.594  16      
i2c_slave_axil_master_inst/n44421 ( CE )                  NET DELAY        4.000        25.594  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"regs[3][26]/CK",
        "phy_name":"SLICE_142/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.593  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.388  




++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[3][28]/SP   regs[3][27]/SP}  (SLICE_R10C28A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 7
Delay Ratio      : 79.0% (route), 21.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.388 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{regs[3][28]/SP   regs[3][27]/SP}",
        "phy_name":"SLICE_140/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/m_axil_awaddr[12]",
            "phy_name":"m_axil_awaddr[12]"
        },
        "arrive":9.490,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_38409/B",
            "phy_name":"SLICE_4124/B0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_38409/Z",
            "phy_name":"SLICE_4124/F0"
        },
        "arrive":9.940,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n41543",
            "phy_name":"n41543"
        },
        "arrive":12.112,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38404/C",
            "phy_name":"SLICE_2801/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38404/Z",
            "phy_name":"SLICE_2801/F1"
        },
        "arrive":12.562,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n26",
            "phy_name":"n26"
        },
        "arrive":14.734,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38416/C",
            "phy_name":"SLICE_2259/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38416/Z",
            "phy_name":"SLICE_2259/F1"
        },
        "arrive":15.184,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n20150",
            "phy_name":"n20150"
        },
        "arrive":17.740,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38415/C",
            "phy_name":"SLICE_2260/A0"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38415/Z",
            "phy_name":"SLICE_2260/F0"
        },
        "arrive":18.217,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n35713",
            "phy_name":"n35713"
        },
        "arrive":18.522,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/i2_4_lut/D",
            "phy_name":"SLICE_2260/C1"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/i2_4_lut/Z",
            "phy_name":"SLICE_2260/F1"
        },
        "arrive":18.972,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n40013",
            "phy_name":"i2c_slave_axil_master_inst.n40013"
        },
        "arrive":21.144,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_2_lut_rep_1104/B",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_3648/D1"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_2_lut_rep_1104/Z",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_3648/F1"
        },
        "arrive":21.594,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n44421",
            "phy_name":"n44421"
        },
        "arrive":25.594,
        "delay":4.000
    }
    ]
}
</xmp>
</tapath>

i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.477        18.217  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        0.305        18.522  1       
i2c_slave_axil_master_inst/i2_4_lut/D->i2c_slave_axil_master_inst/i2_4_lut/Z
                                          SLICE_R10C17C   C1_TO_F1_DELAY   0.450        18.972  3       
i2c_slave_axil_master_inst/n40013                         NET DELAY        2.172        21.144  1       
i2c_slave_axil_master_inst/i1_2_lut_rep_1104/B->i2c_slave_axil_master_inst/i1_2_lut_rep_1104/Z
                                          SLICE_R10C17D   D1_TO_F1_DELAY   0.450        21.594  16      
i2c_slave_axil_master_inst/n44421 ( CE )                  NET DELAY        4.000        25.594  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"regs[3][28]/CK",
        "phy_name":"SLICE_140/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.593  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.388  




++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : regs[3][31]/SP  (SLICE_R13C12C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 7
Delay Ratio      : 78.9% (route), 21.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.308 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"regs[3][31]/SP",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_3933/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/m_axil_awaddr[12]",
            "phy_name":"m_axil_awaddr[12]"
        },
        "arrive":9.490,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_38409/B",
            "phy_name":"SLICE_4124/B0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_38409/Z",
            "phy_name":"SLICE_4124/F0"
        },
        "arrive":9.940,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n41543",
            "phy_name":"n41543"
        },
        "arrive":12.112,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38404/C",
            "phy_name":"SLICE_2801/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38404/Z",
            "phy_name":"SLICE_2801/F1"
        },
        "arrive":12.562,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n26",
            "phy_name":"n26"
        },
        "arrive":14.734,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38416/C",
            "phy_name":"SLICE_2259/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38416/Z",
            "phy_name":"SLICE_2259/F1"
        },
        "arrive":15.184,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n20150",
            "phy_name":"n20150"
        },
        "arrive":17.740,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38415/C",
            "phy_name":"SLICE_2260/A0"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38415/Z",
            "phy_name":"SLICE_2260/F0"
        },
        "arrive":18.217,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n35713",
            "phy_name":"n35713"
        },
        "arrive":18.522,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/i2_4_lut/D",
            "phy_name":"SLICE_2260/C1"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/i2_4_lut/Z",
            "phy_name":"SLICE_2260/F1"
        },
        "arrive":18.972,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n40013",
            "phy_name":"i2c_slave_axil_master_inst.n40013"
        },
        "arrive":21.144,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_2_lut_rep_1104/B",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_3648/D1"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_2_lut_rep_1104/Z",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_3648/F1"
        },
        "arrive":21.594,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n44421",
            "phy_name":"n44421"
        },
        "arrive":25.514,
        "delay":3.920
    }
    ]
}
</xmp>
</tapath>

i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.477        18.217  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        0.305        18.522  1       
i2c_slave_axil_master_inst/i2_4_lut/D->i2c_slave_axil_master_inst/i2_4_lut/Z
                                          SLICE_R10C17C   C1_TO_F1_DELAY   0.450        18.972  3       
i2c_slave_axil_master_inst/n40013                         NET DELAY        2.172        21.144  1       
i2c_slave_axil_master_inst/i1_2_lut_rep_1104/B->i2c_slave_axil_master_inst/i1_2_lut_rep_1104/Z
                                          SLICE_R10C17D   D1_TO_F1_DELAY   0.450        21.594  16      
i2c_slave_axil_master_inst/n44421 ( CE )                  NET DELAY        3.920        25.514  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"regs[3][31]/CK",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_3933/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.513  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.308  




++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[3][2]/SP   regs[3][1]/SP}  (SLICE_R5C18C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 7
Delay Ratio      : 78.9% (route), 21.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.308 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{regs[3][2]/SP   regs[3][1]/SP}",
        "phy_name":"SLICE_166/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/m_axil_awaddr[12]",
            "phy_name":"m_axil_awaddr[12]"
        },
        "arrive":9.490,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_38409/B",
            "phy_name":"SLICE_4124/B0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_38409/Z",
            "phy_name":"SLICE_4124/F0"
        },
        "arrive":9.940,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n41543",
            "phy_name":"n41543"
        },
        "arrive":12.112,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38404/C",
            "phy_name":"SLICE_2801/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38404/Z",
            "phy_name":"SLICE_2801/F1"
        },
        "arrive":12.562,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n26",
            "phy_name":"n26"
        },
        "arrive":14.734,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38416/C",
            "phy_name":"SLICE_2259/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38416/Z",
            "phy_name":"SLICE_2259/F1"
        },
        "arrive":15.184,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n20150",
            "phy_name":"n20150"
        },
        "arrive":17.740,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38415/C",
            "phy_name":"SLICE_2260/A0"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38415/Z",
            "phy_name":"SLICE_2260/F0"
        },
        "arrive":18.217,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n35713",
            "phy_name":"n35713"
        },
        "arrive":18.522,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/i2_4_lut/D",
            "phy_name":"SLICE_2260/C1"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/i2_4_lut/Z",
            "phy_name":"SLICE_2260/F1"
        },
        "arrive":18.972,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n40013",
            "phy_name":"i2c_slave_axil_master_inst.n40013"
        },
        "arrive":21.144,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_2_lut_rep_1104/B",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_3648/D1"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_2_lut_rep_1104/Z",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_3648/F1"
        },
        "arrive":21.594,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n44421",
            "phy_name":"n44421"
        },
        "arrive":25.514,
        "delay":3.920
    }
    ]
}
</xmp>
</tapath>

i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.477        18.217  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        0.305        18.522  1       
i2c_slave_axil_master_inst/i2_4_lut/D->i2c_slave_axil_master_inst/i2_4_lut/Z
                                          SLICE_R10C17C   C1_TO_F1_DELAY   0.450        18.972  3       
i2c_slave_axil_master_inst/n40013                         NET DELAY        2.172        21.144  1       
i2c_slave_axil_master_inst/i1_2_lut_rep_1104/B->i2c_slave_axil_master_inst/i1_2_lut_rep_1104/Z
                                          SLICE_R10C17D   D1_TO_F1_DELAY   0.450        21.594  16      
i2c_slave_axil_master_inst/n44421 ( CE )                  NET DELAY        3.920        25.514  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"regs[3][2]/CK",
        "phy_name":"SLICE_166/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.513  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.308  




++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[3][4]/SP   regs[3][3]/SP}  (SLICE_R13C21D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 7
Delay Ratio      : 78.9% (route), 21.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.308 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{regs[3][4]/SP   regs[3][3]/SP}",
        "phy_name":"SLICE_164/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/m_axil_awaddr[12]",
            "phy_name":"m_axil_awaddr[12]"
        },
        "arrive":9.490,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_38409/B",
            "phy_name":"SLICE_4124/B0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_38409/Z",
            "phy_name":"SLICE_4124/F0"
        },
        "arrive":9.940,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n41543",
            "phy_name":"n41543"
        },
        "arrive":12.112,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38404/C",
            "phy_name":"SLICE_2801/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38404/Z",
            "phy_name":"SLICE_2801/F1"
        },
        "arrive":12.562,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n26",
            "phy_name":"n26"
        },
        "arrive":14.734,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38416/C",
            "phy_name":"SLICE_2259/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38416/Z",
            "phy_name":"SLICE_2259/F1"
        },
        "arrive":15.184,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n20150",
            "phy_name":"n20150"
        },
        "arrive":17.740,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38415/C",
            "phy_name":"SLICE_2260/A0"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38415/Z",
            "phy_name":"SLICE_2260/F0"
        },
        "arrive":18.217,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n35713",
            "phy_name":"n35713"
        },
        "arrive":18.522,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/i2_4_lut/D",
            "phy_name":"SLICE_2260/C1"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/i2_4_lut/Z",
            "phy_name":"SLICE_2260/F1"
        },
        "arrive":18.972,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n40013",
            "phy_name":"i2c_slave_axil_master_inst.n40013"
        },
        "arrive":21.144,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_2_lut_rep_1104/B",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_3648/D1"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_2_lut_rep_1104/Z",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_3648/F1"
        },
        "arrive":21.594,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n44421",
            "phy_name":"n44421"
        },
        "arrive":25.514,
        "delay":3.920
    }
    ]
}
</xmp>
</tapath>

i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.477        18.217  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        0.305        18.522  1       
i2c_slave_axil_master_inst/i2_4_lut/D->i2c_slave_axil_master_inst/i2_4_lut/Z
                                          SLICE_R10C17C   C1_TO_F1_DELAY   0.450        18.972  3       
i2c_slave_axil_master_inst/n40013                         NET DELAY        2.172        21.144  1       
i2c_slave_axil_master_inst/i1_2_lut_rep_1104/B->i2c_slave_axil_master_inst/i1_2_lut_rep_1104/Z
                                          SLICE_R10C17D   D1_TO_F1_DELAY   0.450        21.594  16      
i2c_slave_axil_master_inst/n44421 ( CE )                  NET DELAY        3.920        25.514  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"regs[3][4]/CK",
        "phy_name":"SLICE_164/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.513  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.308  




++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[3][10]/SP   regs[3][9]/SP}  (SLICE_R5C18D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 7
Delay Ratio      : 78.9% (route), 21.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.308 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{regs[3][10]/SP   regs[3][9]/SP}",
        "phy_name":"SLICE_158/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/m_axil_awaddr[12]",
            "phy_name":"m_axil_awaddr[12]"
        },
        "arrive":9.490,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_38409/B",
            "phy_name":"SLICE_4124/B0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_38409/Z",
            "phy_name":"SLICE_4124/F0"
        },
        "arrive":9.940,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n41543",
            "phy_name":"n41543"
        },
        "arrive":12.112,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38404/C",
            "phy_name":"SLICE_2801/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38404/Z",
            "phy_name":"SLICE_2801/F1"
        },
        "arrive":12.562,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n26",
            "phy_name":"n26"
        },
        "arrive":14.734,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38416/C",
            "phy_name":"SLICE_2259/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38416/Z",
            "phy_name":"SLICE_2259/F1"
        },
        "arrive":15.184,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n20150",
            "phy_name":"n20150"
        },
        "arrive":17.740,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38415/C",
            "phy_name":"SLICE_2260/A0"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38415/Z",
            "phy_name":"SLICE_2260/F0"
        },
        "arrive":18.217,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n35713",
            "phy_name":"n35713"
        },
        "arrive":18.522,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/i2_4_lut/D",
            "phy_name":"SLICE_2260/C1"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/i2_4_lut/Z",
            "phy_name":"SLICE_2260/F1"
        },
        "arrive":18.972,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n40013",
            "phy_name":"i2c_slave_axil_master_inst.n40013"
        },
        "arrive":21.144,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_2_lut_rep_1104/B",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_3648/D1"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_2_lut_rep_1104/Z",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_3648/F1"
        },
        "arrive":21.594,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n44421",
            "phy_name":"n44421"
        },
        "arrive":25.514,
        "delay":3.920
    }
    ]
}
</xmp>
</tapath>

i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.477        18.217  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        0.305        18.522  1       
i2c_slave_axil_master_inst/i2_4_lut/D->i2c_slave_axil_master_inst/i2_4_lut/Z
                                          SLICE_R10C17C   C1_TO_F1_DELAY   0.450        18.972  3       
i2c_slave_axil_master_inst/n40013                         NET DELAY        2.172        21.144  1       
i2c_slave_axil_master_inst/i1_2_lut_rep_1104/B->i2c_slave_axil_master_inst/i1_2_lut_rep_1104/Z
                                          SLICE_R10C17D   D1_TO_F1_DELAY   0.450        21.594  16      
i2c_slave_axil_master_inst/n44421 ( CE )                  NET DELAY        3.920        25.514  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"regs[3][10]/CK",
        "phy_name":"SLICE_158/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.513  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.308  




++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[3][12]/SP   regs[3][11]/SP}  (SLICE_R5C12D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 7
Delay Ratio      : 78.9% (route), 21.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.308 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{regs[3][12]/SP   regs[3][11]/SP}",
        "phy_name":"SLICE_156/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/m_axil_awaddr[12]",
            "phy_name":"m_axil_awaddr[12]"
        },
        "arrive":9.490,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_38409/B",
            "phy_name":"SLICE_4124/B0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_38409/Z",
            "phy_name":"SLICE_4124/F0"
        },
        "arrive":9.940,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n41543",
            "phy_name":"n41543"
        },
        "arrive":12.112,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38404/C",
            "phy_name":"SLICE_2801/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38404/Z",
            "phy_name":"SLICE_2801/F1"
        },
        "arrive":12.562,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n26",
            "phy_name":"n26"
        },
        "arrive":14.734,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38416/C",
            "phy_name":"SLICE_2259/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38416/Z",
            "phy_name":"SLICE_2259/F1"
        },
        "arrive":15.184,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n20150",
            "phy_name":"n20150"
        },
        "arrive":17.740,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38415/C",
            "phy_name":"SLICE_2260/A0"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38415/Z",
            "phy_name":"SLICE_2260/F0"
        },
        "arrive":18.217,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n35713",
            "phy_name":"n35713"
        },
        "arrive":18.522,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/i2_4_lut/D",
            "phy_name":"SLICE_2260/C1"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/i2_4_lut/Z",
            "phy_name":"SLICE_2260/F1"
        },
        "arrive":18.972,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n40013",
            "phy_name":"i2c_slave_axil_master_inst.n40013"
        },
        "arrive":21.144,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_2_lut_rep_1104/B",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_3648/D1"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_2_lut_rep_1104/Z",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_3648/F1"
        },
        "arrive":21.594,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n44421",
            "phy_name":"n44421"
        },
        "arrive":25.514,
        "delay":3.920
    }
    ]
}
</xmp>
</tapath>

i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.477        18.217  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        0.305        18.522  1       
i2c_slave_axil_master_inst/i2_4_lut/D->i2c_slave_axil_master_inst/i2_4_lut/Z
                                          SLICE_R10C17C   C1_TO_F1_DELAY   0.450        18.972  3       
i2c_slave_axil_master_inst/n40013                         NET DELAY        2.172        21.144  1       
i2c_slave_axil_master_inst/i1_2_lut_rep_1104/B->i2c_slave_axil_master_inst/i1_2_lut_rep_1104/Z
                                          SLICE_R10C17D   D1_TO_F1_DELAY   0.450        21.594  16      
i2c_slave_axil_master_inst/n44421 ( CE )                  NET DELAY        3.920        25.514  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"regs[3][12]/CK",
        "phy_name":"SLICE_156/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.513  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.308  




++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[3][14]/SP   regs[3][13]/SP}  (SLICE_R5C12C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 7
Delay Ratio      : 78.9% (route), 21.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.308 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{regs[3][14]/SP   regs[3][13]/SP}",
        "phy_name":"SLICE_154/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/m_axil_awaddr[12]",
            "phy_name":"m_axil_awaddr[12]"
        },
        "arrive":9.490,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_38409/B",
            "phy_name":"SLICE_4124/B0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_38409/Z",
            "phy_name":"SLICE_4124/F0"
        },
        "arrive":9.940,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n41543",
            "phy_name":"n41543"
        },
        "arrive":12.112,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38404/C",
            "phy_name":"SLICE_2801/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38404/Z",
            "phy_name":"SLICE_2801/F1"
        },
        "arrive":12.562,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n26",
            "phy_name":"n26"
        },
        "arrive":14.734,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38416/C",
            "phy_name":"SLICE_2259/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38416/Z",
            "phy_name":"SLICE_2259/F1"
        },
        "arrive":15.184,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n20150",
            "phy_name":"n20150"
        },
        "arrive":17.740,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38415/C",
            "phy_name":"SLICE_2260/A0"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38415/Z",
            "phy_name":"SLICE_2260/F0"
        },
        "arrive":18.217,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n35713",
            "phy_name":"n35713"
        },
        "arrive":18.522,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/i2_4_lut/D",
            "phy_name":"SLICE_2260/C1"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/i2_4_lut/Z",
            "phy_name":"SLICE_2260/F1"
        },
        "arrive":18.972,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n40013",
            "phy_name":"i2c_slave_axil_master_inst.n40013"
        },
        "arrive":21.144,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_2_lut_rep_1104/B",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_3648/D1"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_2_lut_rep_1104/Z",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_3648/F1"
        },
        "arrive":21.594,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n44421",
            "phy_name":"n44421"
        },
        "arrive":25.514,
        "delay":3.920
    }
    ]
}
</xmp>
</tapath>

i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.477        18.217  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        0.305        18.522  1       
i2c_slave_axil_master_inst/i2_4_lut/D->i2c_slave_axil_master_inst/i2_4_lut/Z
                                          SLICE_R10C17C   C1_TO_F1_DELAY   0.450        18.972  3       
i2c_slave_axil_master_inst/n40013                         NET DELAY        2.172        21.144  1       
i2c_slave_axil_master_inst/i1_2_lut_rep_1104/B->i2c_slave_axil_master_inst/i1_2_lut_rep_1104/Z
                                          SLICE_R10C17D   D1_TO_F1_DELAY   0.450        21.594  16      
i2c_slave_axil_master_inst/n44421 ( CE )                  NET DELAY        3.920        25.514  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"regs[3][14]/CK",
        "phy_name":"SLICE_154/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.513  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.308  




++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[3][16]/SP   regs[3][15]/SP}  (SLICE_R13C21C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 7
Delay Ratio      : 78.9% (route), 21.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.308 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{regs[3][16]/SP   regs[3][15]/SP}",
        "phy_name":"SLICE_152/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/m_axil_awaddr[12]",
            "phy_name":"m_axil_awaddr[12]"
        },
        "arrive":9.490,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_38409/B",
            "phy_name":"SLICE_4124/B0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_38409/Z",
            "phy_name":"SLICE_4124/F0"
        },
        "arrive":9.940,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n41543",
            "phy_name":"n41543"
        },
        "arrive":12.112,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38404/C",
            "phy_name":"SLICE_2801/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38404/Z",
            "phy_name":"SLICE_2801/F1"
        },
        "arrive":12.562,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n26",
            "phy_name":"n26"
        },
        "arrive":14.734,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38416/C",
            "phy_name":"SLICE_2259/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38416/Z",
            "phy_name":"SLICE_2259/F1"
        },
        "arrive":15.184,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n20150",
            "phy_name":"n20150"
        },
        "arrive":17.740,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38415/C",
            "phy_name":"SLICE_2260/A0"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38415/Z",
            "phy_name":"SLICE_2260/F0"
        },
        "arrive":18.217,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n35713",
            "phy_name":"n35713"
        },
        "arrive":18.522,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/i2_4_lut/D",
            "phy_name":"SLICE_2260/C1"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/i2_4_lut/Z",
            "phy_name":"SLICE_2260/F1"
        },
        "arrive":18.972,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n40013",
            "phy_name":"i2c_slave_axil_master_inst.n40013"
        },
        "arrive":21.144,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_2_lut_rep_1104/B",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_3648/D1"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_2_lut_rep_1104/Z",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_3648/F1"
        },
        "arrive":21.594,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n44421",
            "phy_name":"n44421"
        },
        "arrive":25.514,
        "delay":3.920
    }
    ]
}
</xmp>
</tapath>

i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.477        18.217  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        0.305        18.522  1       
i2c_slave_axil_master_inst/i2_4_lut/D->i2c_slave_axil_master_inst/i2_4_lut/Z
                                          SLICE_R10C17C   C1_TO_F1_DELAY   0.450        18.972  3       
i2c_slave_axil_master_inst/n40013                         NET DELAY        2.172        21.144  1       
i2c_slave_axil_master_inst/i1_2_lut_rep_1104/B->i2c_slave_axil_master_inst/i1_2_lut_rep_1104/Z
                                          SLICE_R10C17D   D1_TO_F1_DELAY   0.450        21.594  16      
i2c_slave_axil_master_inst/n44421 ( CE )                  NET DELAY        3.920        25.514  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"regs[3][16]/CK",
        "phy_name":"SLICE_152/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.513  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.308  




++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[3][30]/SP   regs[3][29]/SP}  (SLICE_R13C21A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 7
Delay Ratio      : 78.9% (route), 21.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.308 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{regs[3][30]/SP   regs[3][29]/SP}",
        "phy_name":"SLICE_7/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/m_axil_awaddr[12]",
            "phy_name":"m_axil_awaddr[12]"
        },
        "arrive":9.490,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_38409/B",
            "phy_name":"SLICE_4124/B0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_38409/Z",
            "phy_name":"SLICE_4124/F0"
        },
        "arrive":9.940,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n41543",
            "phy_name":"n41543"
        },
        "arrive":12.112,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38404/C",
            "phy_name":"SLICE_2801/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38404/Z",
            "phy_name":"SLICE_2801/F1"
        },
        "arrive":12.562,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n26",
            "phy_name":"n26"
        },
        "arrive":14.734,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38416/C",
            "phy_name":"SLICE_2259/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38416/Z",
            "phy_name":"SLICE_2259/F1"
        },
        "arrive":15.184,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n20150",
            "phy_name":"n20150"
        },
        "arrive":17.740,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38415/C",
            "phy_name":"SLICE_2260/A0"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38415/Z",
            "phy_name":"SLICE_2260/F0"
        },
        "arrive":18.217,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n35713",
            "phy_name":"n35713"
        },
        "arrive":18.522,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/i2_4_lut/D",
            "phy_name":"SLICE_2260/C1"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/i2_4_lut/Z",
            "phy_name":"SLICE_2260/F1"
        },
        "arrive":18.972,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n40013",
            "phy_name":"i2c_slave_axil_master_inst.n40013"
        },
        "arrive":21.144,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_2_lut_rep_1104/B",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_3648/D1"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_2_lut_rep_1104/Z",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_3648/F1"
        },
        "arrive":21.594,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n44421",
            "phy_name":"n44421"
        },
        "arrive":25.514,
        "delay":3.920
    }
    ]
}
</xmp>
</tapath>

i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.477        18.217  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        0.305        18.522  1       
i2c_slave_axil_master_inst/i2_4_lut/D->i2c_slave_axil_master_inst/i2_4_lut/Z
                                          SLICE_R10C17C   C1_TO_F1_DELAY   0.450        18.972  3       
i2c_slave_axil_master_inst/n40013                         NET DELAY        2.172        21.144  1       
i2c_slave_axil_master_inst/i1_2_lut_rep_1104/B->i2c_slave_axil_master_inst/i1_2_lut_rep_1104/Z
                                          SLICE_R10C17D   D1_TO_F1_DELAY   0.450        21.594  16      
i2c_slave_axil_master_inst/n44421 ( CE )                  NET DELAY        3.920        25.514  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"regs[3][30]/CK",
        "phy_name":"SLICE_7/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.513  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.308  




++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/preproc/fsm_state_i0/Q  (SLICE_R21C11D)
Path End         : signal_filter_int/dft_inst/preproc/avg_i13/D  (SLICE_R22C10B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 14
Delay Ratio      : 61.4% (route), 38.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.248 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/preproc/fsm_state_i0/CK",
        "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_3744/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/preproc/fsm_state_i0/Q",
        "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_3744/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/preproc/avg_i13/D",
        "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_461/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/fsm_state_i0/CK",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_3744/CLK"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/fsm_state_i0/Q",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_3744/Q1"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/fsm_state[0]",
            "phy_name":"signal_filter_int.dft_inst.preproc.fsm_state[0]"
        },
        "arrive":9.490,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_2_lut_rep_1369_3_lut/B",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_2226/B0"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_2_lut_rep_1369_3_lut/Z",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_2226/F0"
        },
        "arrive":9.967,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/n44686",
            "phy_name":"signal_filter_int.dft_inst.preproc.n44686"
        },
        "arrive":10.272,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_4_lut_4_lut/C",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_2226/C1"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_4_lut_4_lut/Z",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_2226/F1"
        },
        "arrive":10.749,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/n4",
            "phy_name":"signal_filter_int.dft_inst.preproc.n4"
        },
        "arrive":11.054,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38279/C",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_2228/C0"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38279/Z",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_2228/F0"
        },
        "arrive":11.531,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/n6",
            "phy_name":"signal_filter_int.dft_inst.preproc.n6"
        },
        "arrive":11.836,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38281/C",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_2228/C1"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38281/Z",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_2228/F1"
        },
        "arrive":12.313,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/n8",
            "phy_name":"signal_filter_int.dft_inst.preproc.n8"
        },
        "arrive":12.618,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38283/C",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_2230/C0"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38283/Z",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_2230/F0"
        },
        "arrive":13.095,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/n10",
            "phy_name":"signal_filter_int.dft_inst.preproc.n10"
        },
        "arrive":13.400,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38285/C",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_2230/C1"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38285/Z",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_2230/F1"
        },
        "arrive":13.877,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/n12",
            "phy_name":"signal_filter_int.dft_inst.preproc.n12"
        },
        "arrive":14.182,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38287/C",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_2232/C0"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38287/Z",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_2232/F0"
        },
        "arrive":14.659,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/n14",
            "phy_name":"signal_filter_int.dft_inst.preproc.n14"
        },
        "arrive":14.964,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38289/C",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_2232/C1"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38289/Z",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_2232/F1"
        },
        "arrive":15.441,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/n16",
            "phy_name":"signal_filter_int.dft_inst.preproc.n16"
        },
        "arrive":15.746,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38290/C",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_2234/C0"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38290/Z",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_2234/F0"
        },
        "arrive":16.196,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/n18",
            "phy_name":"signal_filter_int.dft_inst.preproc.n18"
        },
        "arrive":18.368,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38294/A",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_2235/D0"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38294/Z",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_2235/F0"
        },
        "arrive":18.845,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/n3",
            "phy_name":"signal_filter_int.dft_inst.preproc.n3"
        },
        "arrive":19.150,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_2_lut/A",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_2235/C1"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_2_lut/Z",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_2235/F1"
        },
        "arrive":19.600,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/n41203",
            "phy_name":"signal_filter_int.dft_inst.preproc.n41203"
        },
        "arrive":22.090,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38292/C",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_2236/B1"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38292/Z",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_2236/F1"
        },
        "arrive":22.540,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/n22",
            "phy_name":"signal_filter_int.dft_inst.preproc.n22"
        },
        "arrive":24.977,
        "delay":2.437
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38295/B",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_461/C1"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38295/Z",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_461/F1"
        },
        "arrive":25.454,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/n40970",
            "phy_name":"signal_filter_int.dft_inst.preproc.n40970"
        },
        "arrive":25.454,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

signal_filter_int/dft_inst/preproc/fsm_state_i0/CK->signal_filter_int/dft_inst/preproc/fsm_state_i0/Q
                                          SLICE_R21C11D   CLK_TO_Q1_DELAY  1.391         7.411  31      
signal_filter_int/dft_inst/preproc/fsm_state[0]
                                                          NET DELAY        2.079         9.490  1       
signal_filter_int/dft_inst/preproc/i1_2_lut_rep_1369_3_lut/B->signal_filter_int/dft_inst/preproc/i1_2_lut_rep_1369_3_lut/Z
                                          SLICE_R21C10A   B0_TO_F0_DELAY   0.477         9.967  1       
signal_filter_int/dft_inst/preproc/n44686
                                                          NET DELAY        0.305        10.272  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_4_lut/C->signal_filter_int/dft_inst/preproc/i1_4_lut_4_lut/Z
                                          SLICE_R21C10A   C1_TO_F1_DELAY   0.477        10.749  2       
signal_filter_int/dft_inst/preproc/n4                     NET DELAY        0.305        11.054  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38279/C->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38279/Z
                                          SLICE_R21C10B   C0_TO_F0_DELAY   0.477        11.531  2       
signal_filter_int/dft_inst/preproc/n6                     NET DELAY        0.305        11.836  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38281/C->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38281/Z
                                          SLICE_R21C10B   C1_TO_F1_DELAY   0.477        12.313  2       
signal_filter_int/dft_inst/preproc/n8                     NET DELAY        0.305        12.618  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38283/C->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38283/Z
                                          SLICE_R21C10C   C0_TO_F0_DELAY   0.477        13.095  2       
signal_filter_int/dft_inst/preproc/n10                    NET DELAY        0.305        13.400  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38285/C->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38285/Z
                                          SLICE_R21C10C   C1_TO_F1_DELAY   0.477        13.877  2       
signal_filter_int/dft_inst/preproc/n12                    NET DELAY        0.305        14.182  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38287/C->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38287/Z
                                          SLICE_R21C10D   C0_TO_F0_DELAY   0.477        14.659  2       
signal_filter_int/dft_inst/preproc/n14                    NET DELAY        0.305        14.964  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38289/C->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38289/Z
                                          SLICE_R21C10D   C1_TO_F1_DELAY   0.477        15.441  2       
signal_filter_int/dft_inst/preproc/n16                    NET DELAY        0.305        15.746  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38290/C->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38290/Z
                                          SLICE_R21C11A   C0_TO_F0_DELAY   0.450        16.196  4       
signal_filter_int/dft_inst/preproc/n18                    NET DELAY        2.172        18.368  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38294/A->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38294/Z
                                          SLICE_R21C11C   D0_TO_F0_DELAY   0.477        18.845  2       
signal_filter_int/dft_inst/preproc/n3                     NET DELAY        0.305        19.150  1       
signal_filter_int/dft_inst/preproc/i1_2_lut/A->signal_filter_int/dft_inst/preproc/i1_2_lut/Z
                                          SLICE_R21C11C   C1_TO_F1_DELAY   0.450        19.600  1       
signal_filter_int/dft_inst/preproc/n41203
                                                          NET DELAY        2.490        22.090  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38292/C->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38292/Z
                                          SLICE_R21C11B   B1_TO_F1_DELAY   0.450        22.540  2       
signal_filter_int/dft_inst/preproc/n22                    NET DELAY        2.437        24.977  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38295/B->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38295/Z
                                          SLICE_R22C10B   C1_TO_F1_DELAY   0.477        25.454  1       
signal_filter_int/dft_inst/preproc/n40970 ( DI1 )
                                                          NET DELAY        0.000        25.454  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/preproc/avg_i12/CK",
        "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_461/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.453  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.248  




++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[3][6]/SP   regs[3][5]/SP}  (SLICE_R4C15C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 7
Delay Ratio      : 78.8% (route), 21.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.229 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{regs[3][6]/SP   regs[3][5]/SP}",
        "phy_name":"SLICE_162/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/m_axil_awaddr[12]",
            "phy_name":"m_axil_awaddr[12]"
        },
        "arrive":9.490,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_38409/B",
            "phy_name":"SLICE_4124/B0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_38409/Z",
            "phy_name":"SLICE_4124/F0"
        },
        "arrive":9.940,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n41543",
            "phy_name":"n41543"
        },
        "arrive":12.112,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38404/C",
            "phy_name":"SLICE_2801/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38404/Z",
            "phy_name":"SLICE_2801/F1"
        },
        "arrive":12.562,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n26",
            "phy_name":"n26"
        },
        "arrive":14.734,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38416/C",
            "phy_name":"SLICE_2259/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38416/Z",
            "phy_name":"SLICE_2259/F1"
        },
        "arrive":15.184,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n20150",
            "phy_name":"n20150"
        },
        "arrive":17.740,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38415/C",
            "phy_name":"SLICE_2260/A0"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38415/Z",
            "phy_name":"SLICE_2260/F0"
        },
        "arrive":18.217,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n35713",
            "phy_name":"n35713"
        },
        "arrive":18.522,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/i2_4_lut/D",
            "phy_name":"SLICE_2260/C1"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/i2_4_lut/Z",
            "phy_name":"SLICE_2260/F1"
        },
        "arrive":18.972,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n40013",
            "phy_name":"i2c_slave_axil_master_inst.n40013"
        },
        "arrive":21.144,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_2_lut_rep_1104/B",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_3648/D1"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_2_lut_rep_1104/Z",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_3648/F1"
        },
        "arrive":21.594,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n44421",
            "phy_name":"n44421"
        },
        "arrive":25.435,
        "delay":3.841
    }
    ]
}
</xmp>
</tapath>

i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.477        18.217  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        0.305        18.522  1       
i2c_slave_axil_master_inst/i2_4_lut/D->i2c_slave_axil_master_inst/i2_4_lut/Z
                                          SLICE_R10C17C   C1_TO_F1_DELAY   0.450        18.972  3       
i2c_slave_axil_master_inst/n40013                         NET DELAY        2.172        21.144  1       
i2c_slave_axil_master_inst/i1_2_lut_rep_1104/B->i2c_slave_axil_master_inst/i1_2_lut_rep_1104/Z
                                          SLICE_R10C17D   D1_TO_F1_DELAY   0.450        21.594  16      
i2c_slave_axil_master_inst/n44421 ( CE )                  NET DELAY        3.841        25.435  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"regs[3][6]/CK",
        "phy_name":"SLICE_162/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.434  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.229  




++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2s_control_inst/data_cnt__i1/Q  (SLICE_R5C22B)
Path End         : signal_memory/SP256K_inst/ADDRESS7  (SRAM_SRAM_R1C1B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 7
Delay Ratio      : 78.5% (route), 21.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.181 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"i2s_control_inst/data_cnt__i2/CK",
        "phy_name":"i2s_control_inst.SLICE_1938/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"i2s_control_inst/data_cnt__i1/Q",
        "phy_name":"i2s_control_inst.SLICE_1938/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_memory/SP256K_inst/ADDRESS7",
        "phy_name":"signal_memory.SP256K_inst/ADDRESS7"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2s_control_inst/data_cnt__i1/CK",
            "phy_name":"i2s_control_inst.SLICE_1938/CLK"
        },
        "pin1":
        {
            "log_name":"i2s_control_inst/data_cnt__i1/Q",
            "phy_name":"i2s_control_inst.SLICE_1938/Q1"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2s_control_inst/data_cnt[1]",
            "phy_name":"i2s_control_inst.data_cnt[1]"
        },
        "arrive":9.769,
        "delay":2.358
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2s_control_inst/i24028_3_lut_4_lut/A",
            "phy_name":"i2s_control_inst.SLICE_3206/D0"
        },
        "pin1":
        {
            "log_name":"i2s_control_inst/i24028_3_lut_4_lut/Z",
            "phy_name":"i2s_control_inst.SLICE_3206/F0"
        },
        "arrive":10.246,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2s_control_inst/n4_adj_5217",
            "phy_name":"i2s_control_inst.n4_adj_5217"
        },
        "arrive":10.551,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2s_control_inst/i24036_3_lut_rep_1298/C",
            "phy_name":"i2s_control_inst.SLICE_3206/C1"
        },
        "pin1":
        {
            "log_name":"i2s_control_inst/i24036_3_lut_rep_1298/Z",
            "phy_name":"i2s_control_inst.SLICE_3206/F1"
        },
        "arrive":11.001,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2s_control_inst/n44615",
            "phy_name":"i2s_control_inst.n44615"
        },
        "arrive":13.769,
        "delay":2.768
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2s_control_inst/i24055_2_lut_rep_1153_3_lut_4_lut/B",
            "phy_name":"i2s_control_inst.SLICE_3168/D0"
        },
        "pin1":
        {
            "log_name":"i2s_control_inst/i24055_2_lut_rep_1153_3_lut_4_lut/Z",
            "phy_name":"i2s_control_inst.SLICE_3168/F0"
        },
        "arrive":14.219,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2s_control_inst/n44470",
            "phy_name":"i2s_control_inst.n44470"
        },
        "arrive":16.391,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2s_control_inst/mux_8_i8_3_lut_4_lut/B",
            "phy_name":"i2s_control_inst.SLICE_3164/D0"
        },
        "pin1":
        {
            "log_name":"i2s_control_inst/mux_8_i8_3_lut_4_lut/Z",
            "phy_name":"i2s_control_inst.SLICE_3164/F0"
        },
        "arrive":16.868,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"memory_mux_signal_ram/addr_mem_13__N_2549[7]",
            "phy_name":"addr_mem_13__N_2549[7]"
        },
        "arrive":17.173,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"memory_mux_signal_ram/addr_mem_13__I_37623_i8_3_lut/A",
            "phy_name":"i2s_control_inst.SLICE_3164/C1"
        },
        "pin1":
        {
            "log_name":"memory_mux_signal_ram/addr_mem_13__I_37623_i8_3_lut/Z",
            "phy_name":"i2s_control_inst.SLICE_3164/F1"
        },
        "arrive":17.623,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"memory_mux_signal_ram/addr_mem_13__N_2518[7]",
            "phy_name":"memory_mux_signal_ram.addr_mem_13__N_2518[7]"
        },
        "arrive":19.795,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"memory_mux_signal_ram/addr_mem_13__I_0_i8_3_lut/B",
            "phy_name":"memory_mux_signal_ram.SLICE_3232/D1"
        },
        "pin1":
        {
            "log_name":"memory_mux_signal_ram/addr_mem_13__I_0_i8_3_lut/Z",
            "phy_name":"memory_mux_signal_ram.SLICE_3232/F1"
        },
        "arrive":20.245,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"memory_mux_signal_ram/signal_ram_addr[7]",
            "phy_name":"signal_ram_addr[7]"
        },
        "arrive":25.318,
        "delay":5.073
    }
    ]
}
</xmp>
</tapath>

i2s_control_inst/data_cnt__i1/CK->i2s_control_inst/data_cnt__i1/Q
                                          SLICE_R5C22B    CLK_TO_Q1_DELAY  1.391         7.411  10      
i2s_control_inst/data_cnt[1]                              NET DELAY        2.358         9.769  1       
i2s_control_inst/i24028_3_lut_4_lut/A->i2s_control_inst/i24028_3_lut_4_lut/Z
                                          SLICE_R5C21A    D0_TO_F0_DELAY   0.477        10.246  3       
i2s_control_inst/n4_adj_5217                              NET DELAY        0.305        10.551  1       
i2s_control_inst/i24036_3_lut_rep_1298/C->i2s_control_inst/i24036_3_lut_rep_1298/Z
                                          SLICE_R5C21A    C1_TO_F1_DELAY   0.450        11.001  4       
i2s_control_inst/n44615                                   NET DELAY        2.768        13.769  1       
i2s_control_inst/i24055_2_lut_rep_1153_3_lut_4_lut/B->i2s_control_inst/i24055_2_lut_rep_1153_3_lut_4_lut/Z
                                          SLICE_R4C19A    D0_TO_F0_DELAY   0.450        14.219  3       
i2s_control_inst/n44470                                   NET DELAY        2.172        16.391  1       
i2s_control_inst/mux_8_i8_3_lut_4_lut/B->i2s_control_inst/mux_8_i8_3_lut_4_lut/Z
                                          SLICE_R5C19A    D0_TO_F0_DELAY   0.477        16.868  1       
memory_mux_signal_ram/addr_mem_13__N_2549[7]
                                                          NET DELAY        0.305        17.173  1       
memory_mux_signal_ram/addr_mem_13__I_37623_i8_3_lut/A->memory_mux_signal_ram/addr_mem_13__I_37623_i8_3_lut/Z
                                          SLICE_R5C19A    C1_TO_F1_DELAY   0.450        17.623  1       
memory_mux_signal_ram/addr_mem_13__N_2518[7]
                                                          NET DELAY        2.172        19.795  1       
memory_mux_signal_ram/addr_mem_13__I_0_i8_3_lut/B->memory_mux_signal_ram/addr_mem_13__I_0_i8_3_lut/Z
                                          SLICE_R5C19B    D1_TO_F1_DELAY   0.450        20.245  1       
memory_mux_signal_ram/signal_ram_addr[7] ( ADDRESS7 )
                                                          NET DELAY        5.073        25.318  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_memory/SP256K_inst/CLOCK",
        "phy_name":"signal_memory.SP256K_inst/CLOCK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLOCK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.268        21.136  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.136  
Arrival Time                                                                                -25.317  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.181  




++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/work/Q  (SLICE_R10C25D)
Path End         : signal_memory/SP256K_inst/ADDRESS9  (SRAM_SRAM_R1C1B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 5
Delay Ratio      : 83.3% (route), 16.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.180 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/work/CK",
        "phy_name":"signal_filter_int.SLICE_3503/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"signal_filter_int/work/Q",
        "phy_name":"signal_filter_int.SLICE_3503/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_memory/SP256K_inst/ADDRESS9",
        "phy_name":"signal_memory.SP256K_inst/ADDRESS9"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/work/CK",
            "phy_name":"signal_filter_int.SLICE_3503/CLK"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/work/Q",
            "phy_name":"signal_filter_int.SLICE_3503/Q1"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/fft_work",
            "phy_name":"fft_work"
        },
        "arrive":11.715,
        "delay":4.304
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_rep_1300_3_lut_4_lut/B",
            "phy_name":"SLICE_2864/B1"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_rep_1300_3_lut_4_lut/Z",
            "phy_name":"SLICE_2864/F1"
        },
        "arrive":12.165,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"memory_mux_signal_ram/n44617",
            "phy_name":"n44617"
        },
        "arrive":15.847,
        "delay":3.682
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"memory_mux_signal_ram/mux_8_i10_4_lut/C",
            "phy_name":"memory_mux_signal_ram.SLICE_3173/B0"
        },
        "pin1":
        {
            "log_name":"memory_mux_signal_ram/mux_8_i10_4_lut/Z",
            "phy_name":"memory_mux_signal_ram.SLICE_3173/F0"
        },
        "arrive":16.324,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"memory_mux_signal_ram/addr_mem_13__N_2549[9]",
            "phy_name":"memory_mux_signal_ram.addr_mem_13__N_2549[9]"
        },
        "arrive":16.629,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"memory_mux_signal_ram/addr_mem_13__I_37623_i10_3_lut/A",
            "phy_name":"memory_mux_signal_ram.SLICE_3173/C1"
        },
        "pin1":
        {
            "log_name":"memory_mux_signal_ram/addr_mem_13__I_37623_i10_3_lut/Z",
            "phy_name":"memory_mux_signal_ram.SLICE_3173/F1"
        },
        "arrive":17.079,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"memory_mux_signal_ram/addr_mem_13__N_2518[9]",
            "phy_name":"memory_mux_signal_ram.addr_mem_13__N_2518[9]"
        },
        "arrive":19.251,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"memory_mux_signal_ram/addr_mem_13__I_0_i10_3_lut/B",
            "phy_name":"memory_mux_signal_ram.SLICE_3228/D1"
        },
        "pin1":
        {
            "log_name":"memory_mux_signal_ram/addr_mem_13__I_0_i10_3_lut/Z",
            "phy_name":"memory_mux_signal_ram.SLICE_3228/F1"
        },
        "arrive":19.701,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"memory_mux_signal_ram/signal_ram_addr[9]",
            "phy_name":"signal_ram_addr[9]"
        },
        "arrive":25.317,
        "delay":5.616
    }
    ]
}
</xmp>
</tapath>

signal_filter_int/work/CK->signal_filter_int/work/Q
                                          SLICE_R10C25D   CLK_TO_Q1_DELAY  1.391         7.411  36      
i2c_slave_axil_master_inst/fft_work                       NET DELAY        4.304        11.715  1       
i1_2_lut_rep_1300_3_lut_4_lut/B->i1_2_lut_rep_1300_3_lut_4_lut/Z
                                          SLICE_R3C19B    B1_TO_F1_DELAY   0.450        12.165  10      
memory_mux_signal_ram/n44617                              NET DELAY        3.682        15.847  1       
memory_mux_signal_ram/mux_8_i10_4_lut/C->memory_mux_signal_ram/mux_8_i10_4_lut/Z
                                          SLICE_R6C21A    B0_TO_F0_DELAY   0.477        16.324  1       
memory_mux_signal_ram/addr_mem_13__N_2549[9]
                                                          NET DELAY        0.305        16.629  1       
memory_mux_signal_ram/addr_mem_13__I_37623_i10_3_lut/A->memory_mux_signal_ram/addr_mem_13__I_37623_i10_3_lut/Z
                                          SLICE_R6C21A    C1_TO_F1_DELAY   0.450        17.079  1       
memory_mux_signal_ram/addr_mem_13__N_2518[9]
                                                          NET DELAY        2.172        19.251  1       
memory_mux_signal_ram/addr_mem_13__I_0_i10_3_lut/B->memory_mux_signal_ram/addr_mem_13__I_0_i10_3_lut/Z
                                          SLICE_R6C21B    D1_TO_F1_DELAY   0.450        19.701  1       
memory_mux_signal_ram/signal_ram_addr[9] ( ADDRESS9 )
                                                          NET DELAY        5.616        25.317  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_memory/SP256K_inst/CLOCK",
        "phy_name":"signal_memory.SP256K_inst/CLOCK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLOCK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.268        21.136  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.136  
Arrival Time                                                                                -25.316  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.180  




++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : main_fsm_inst/timer_i5/Q  (SLICE_R13C14B)
Path End         : main_fsm_inst/PnHV/D  (SLICE_R15C7D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 81.0% (route), 19.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.164 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"main_fsm_inst/timer_i4/CK",
        "phy_name":"main_fsm_inst.SLICE_1911/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"main_fsm_inst/timer_i5/Q",
        "phy_name":"main_fsm_inst.SLICE_1911/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"main_fsm_inst/PnHV/D",
        "phy_name":"main_fsm_inst.SLICE_1798/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"main_fsm_inst/timer_i5/CK",
            "phy_name":"main_fsm_inst.SLICE_1911/CLK"
        },
        "pin1":
        {
            "log_name":"main_fsm_inst/timer_i5/Q",
            "phy_name":"main_fsm_inst.SLICE_1911/Q1"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/timer[5]",
            "phy_name":"main_fsm_inst.timer[5]"
        },
        "arrive":11.398,
        "delay":3.987
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"main_fsm_inst/i35839_2_lut_3_lut_4_lut/B",
            "phy_name":"main_fsm_inst.SLICE_3602/D1"
        },
        "pin1":
        {
            "log_name":"main_fsm_inst/i35839_2_lut_3_lut_4_lut/Z",
            "phy_name":"main_fsm_inst.SLICE_3602/F1"
        },
        "arrive":11.848,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/n42703",
            "phy_name":"main_fsm_inst.n42703"
        },
        "arrive":15.000,
        "delay":3.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"main_fsm_inst/i35886_4_lut/D",
            "phy_name":"main_fsm_inst.SLICE_3069/A1"
        },
        "pin1":
        {
            "log_name":"main_fsm_inst/i35886_4_lut/Z",
            "phy_name":"main_fsm_inst.SLICE_3069/F1"
        },
        "arrive":15.450,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/n42750",
            "phy_name":"main_fsm_inst.n42750"
        },
        "arrive":17.940,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"main_fsm_inst/pnhv_start_15__I_0_i30_4_lut/D",
            "phy_name":"main_fsm_inst.SLICE_2279/B1"
        },
        "pin1":
        {
            "log_name":"main_fsm_inst/pnhv_start_15__I_0_i30_4_lut/Z",
            "phy_name":"main_fsm_inst.SLICE_2279/F1"
        },
        "arrive":18.390,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/n30_adj_5295",
            "phy_name":"main_fsm_inst.n30_adj_5295"
        },
        "arrive":21.675,
        "delay":3.285
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"main_fsm_inst/pnhv_start_15__I_0_i32_4_lut/B",
            "phy_name":"main_fsm_inst.SLICE_2278/D1"
        },
        "pin1":
        {
            "log_name":"main_fsm_inst/pnhv_start_15__I_0_i32_4_lut/Z",
            "phy_name":"main_fsm_inst.SLICE_2278/F1"
        },
        "arrive":22.125,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/PnHV_N_2033",
            "phy_name":"main_fsm_inst.PnHV_N_2033"
        },
        "arrive":24.893,
        "delay":2.768
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"main_fsm_inst/PnHV_I_0_4_lut/A",
            "phy_name":"main_fsm_inst.SLICE_1798/D0"
        },
        "pin1":
        {
            "log_name":"main_fsm_inst/PnHV_I_0_4_lut/Z",
            "phy_name":"main_fsm_inst.SLICE_1798/F0"
        },
        "arrive":25.370,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/PnHV_N_2032",
            "phy_name":"main_fsm_inst.PnHV_N_2032"
        },
        "arrive":25.370,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

main_fsm_inst/timer_i5/CK->main_fsm_inst/timer_i5/Q
                                          SLICE_R13C14B   CLK_TO_Q1_DELAY  1.391         7.411  22      
main_fsm_inst/timer[5]                                    NET DELAY        3.987        11.398  1       
main_fsm_inst/i35839_2_lut_3_lut_4_lut/B->main_fsm_inst/i35839_2_lut_3_lut_4_lut/Z
                                          SLICE_R16C9B    D1_TO_F1_DELAY   0.450        11.848  1       
main_fsm_inst/n42703                                      NET DELAY        3.152        15.000  1       
main_fsm_inst/i35886_4_lut/D->main_fsm_inst/i35886_4_lut/Z
                                          SLICE_R16C8A    A1_TO_F1_DELAY   0.450        15.450  1       
main_fsm_inst/n42750                                      NET DELAY        2.490        17.940  1       
main_fsm_inst/pnhv_start_15__I_0_i30_4_lut/D->main_fsm_inst/pnhv_start_15__I_0_i30_4_lut/Z
                                          SLICE_R16C8B    B1_TO_F1_DELAY   0.450        18.390  1       
main_fsm_inst/n30_adj_5295                                NET DELAY        3.285        21.675  1       
main_fsm_inst/pnhv_start_15__I_0_i32_4_lut/B->main_fsm_inst/pnhv_start_15__I_0_i32_4_lut/Z
                                          SLICE_R14C9C    D1_TO_F1_DELAY   0.450        22.125  1       
main_fsm_inst/PnHV_N_2033                                 NET DELAY        2.768        24.893  1       
main_fsm_inst/PnHV_I_0_4_lut/A->main_fsm_inst/PnHV_I_0_4_lut/Z
                                          SLICE_R15C7D    D0_TO_F0_DELAY   0.477        25.370  1       
main_fsm_inst/PnHV_N_2032 ( DI0 )                         NET DELAY        0.000        25.370  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"main_fsm_inst/PnHV/CK",
        "phy_name":"main_fsm_inst.SLICE_1798/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.369  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.164  




++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/work/Q  (SLICE_R10C25D)
Path End         : fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RADDR7  (EBR_EBR_R7C20)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 4
Delay Ratio      : 85.7% (route), 14.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.124 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/work/CK",
        "phy_name":"signal_filter_int.SLICE_3503/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"signal_filter_int/work/Q",
        "phy_name":"signal_filter_int.SLICE_3503/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RADDR7",
        "phy_name":"fft_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0/RADDR7"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/work/CK",
            "phy_name":"signal_filter_int.SLICE_3503/CLK"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/work/Q",
            "phy_name":"signal_filter_int.SLICE_3503/Q1"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/fft_work",
            "phy_name":"fft_work"
        },
        "arrive":11.557,
        "delay":4.146
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i18247_2_lut_rep_1420/B",
            "phy_name":"memory_mux_fft_ram.SLICE_2765/D0"
        },
        "pin1":
        {
            "log_name":"i18247_2_lut_rep_1420/Z",
            "phy_name":"memory_mux_fft_ram.SLICE_2765/F0"
        },
        "arrive":12.007,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"memory_mux_fft_ram/n44737",
            "phy_name":"n44737"
        },
        "arrive":17.596,
        "delay":5.589
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"memory_mux_fft_ram/mux_765_i8_3_lut_4_lut/A",
            "phy_name":"memory_mux_fft_ram.SLICE_3386/D1"
        },
        "pin1":
        {
            "log_name":"memory_mux_fft_ram/mux_765_i8_3_lut_4_lut/Z",
            "phy_name":"memory_mux_fft_ram.SLICE_3386/F1"
        },
        "arrive":18.046,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"memory_mux_fft_ram/n6[7]",
            "phy_name":"memory_mux_fft_ram.n6[7]"
        },
        "arrive":21.927,
        "delay":3.881
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"memory_mux_fft_ram/i18597_4_lut/A",
            "phy_name":"i2s_control_inst.SLICE_3166/D1"
        },
        "pin1":
        {
            "log_name":"memory_mux_fft_ram/i18597_4_lut/Z",
            "phy_name":"i2s_control_inst.SLICE_3166/F1"
        },
        "arrive":22.377,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"memory_mux_fft_ram/fft_memory_addr[7]",
            "phy_name":"fft_memory_addr[7]"
        },
        "arrive":25.145,
        "delay":2.768
    }
    ]
}
</xmp>
</tapath>

signal_filter_int/work/CK->signal_filter_int/work/Q
                                          SLICE_R10C25D   CLK_TO_Q1_DELAY  1.391         7.411  36      
i2c_slave_axil_master_inst/fft_work                       NET DELAY        4.146        11.557  1       
i18247_2_lut_rep_1420/B->i18247_2_lut_rep_1420/Z
                                          SLICE_R9C13A    D0_TO_F0_DELAY   0.450        12.007  43      
memory_mux_fft_ram/n44737                                 NET DELAY        5.589        17.596  1       
memory_mux_fft_ram/mux_765_i8_3_lut_4_lut/A->memory_mux_fft_ram/mux_765_i8_3_lut_4_lut/Z
                                          SLICE_R10C22A   D1_TO_F1_DELAY   0.450        18.046  2       
memory_mux_fft_ram/n6[7]                                  NET DELAY        3.881        21.927  1       
memory_mux_fft_ram/i18597_4_lut/A->memory_mux_fft_ram/i18597_4_lut/Z
                                          SLICE_R5C20D    D1_TO_F1_DELAY   0.450        22.377  1       
memory_mux_fft_ram/fft_memory_addr[7] ( RADDR7 )
                                                          NET DELAY        2.768        25.145  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RCLK",
        "phy_name":"fft_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0/RCLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( RCLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.384        21.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.020  
Arrival Time                                                                                -25.144  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.124  




++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[0][20]/SP   regs[0][19]/SP}  (SLICE_R12C27D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 81.1% (route), 18.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.122 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{regs[0][20]/SP   regs[0][19]/SP}",
        "phy_name":"SLICE_244/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/m_axil_awaddr[12]",
            "phy_name":"m_axil_awaddr[12]"
        },
        "arrive":9.490,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_38409/B",
            "phy_name":"SLICE_4124/B0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_38409/Z",
            "phy_name":"SLICE_4124/F0"
        },
        "arrive":9.940,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n41543",
            "phy_name":"n41543"
        },
        "arrive":12.112,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38404/C",
            "phy_name":"SLICE_2801/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38404/Z",
            "phy_name":"SLICE_2801/F1"
        },
        "arrive":12.562,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n26",
            "phy_name":"n26"
        },
        "arrive":14.734,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38416/C",
            "phy_name":"SLICE_2259/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38416/Z",
            "phy_name":"SLICE_2259/F1"
        },
        "arrive":15.184,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n20150",
            "phy_name":"n20150"
        },
        "arrive":17.740,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38415/C",
            "phy_name":"SLICE_2260/A0"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38415/Z",
            "phy_name":"SLICE_2260/F0"
        },
        "arrive":18.190,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n35713",
            "phy_name":"n35713"
        },
        "arrive":20.362,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_2_lut_4_lut/D",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_3272/D1"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_2_lut_4_lut/Z",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_3272/F1"
        },
        "arrive":20.812,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n19145",
            "phy_name":"n19145"
        },
        "arrive":25.328,
        "delay":4.516
    }
    ]
}
</xmp>
</tapath>

i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.450        18.190  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        2.172        20.362  1       
i2c_slave_axil_master_inst/i1_2_lut_4_lut/D->i2c_slave_axil_master_inst/i1_2_lut_4_lut/Z
                                          SLICE_R9C18C    D1_TO_F1_DELAY   0.450        20.812  16      
i2c_slave_axil_master_inst/n19145 ( CE )                  NET DELAY        4.516        25.328  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"regs[0][20]/CK",
        "phy_name":"SLICE_244/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.327  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.122  




++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[0][28]/SP   regs[0][27]/SP}  (SLICE_R12C28A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 81.1% (route), 18.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.122 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{regs[0][28]/SP   regs[0][27]/SP}",
        "phy_name":"SLICE_236/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/m_axil_awaddr[12]",
            "phy_name":"m_axil_awaddr[12]"
        },
        "arrive":9.490,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_38409/B",
            "phy_name":"SLICE_4124/B0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_38409/Z",
            "phy_name":"SLICE_4124/F0"
        },
        "arrive":9.940,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n41543",
            "phy_name":"n41543"
        },
        "arrive":12.112,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38404/C",
            "phy_name":"SLICE_2801/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38404/Z",
            "phy_name":"SLICE_2801/F1"
        },
        "arrive":12.562,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n26",
            "phy_name":"n26"
        },
        "arrive":14.734,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38416/C",
            "phy_name":"SLICE_2259/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38416/Z",
            "phy_name":"SLICE_2259/F1"
        },
        "arrive":15.184,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n20150",
            "phy_name":"n20150"
        },
        "arrive":17.740,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38415/C",
            "phy_name":"SLICE_2260/A0"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38415/Z",
            "phy_name":"SLICE_2260/F0"
        },
        "arrive":18.190,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n35713",
            "phy_name":"n35713"
        },
        "arrive":20.362,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_2_lut_4_lut/D",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_3272/D1"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_2_lut_4_lut/Z",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_3272/F1"
        },
        "arrive":20.812,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n19145",
            "phy_name":"n19145"
        },
        "arrive":25.328,
        "delay":4.516
    }
    ]
}
</xmp>
</tapath>

i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.450        18.190  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        2.172        20.362  1       
i2c_slave_axil_master_inst/i1_2_lut_4_lut/D->i2c_slave_axil_master_inst/i1_2_lut_4_lut/Z
                                          SLICE_R9C18C    D1_TO_F1_DELAY   0.450        20.812  16      
i2c_slave_axil_master_inst/n19145 ( CE )                  NET DELAY        4.516        25.328  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"regs[0][28]/CK",
        "phy_name":"SLICE_236/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.327  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.122  




++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : regs[2][2]/SP  (SLICE_R9C25D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 81.1% (route), 18.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.122 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"regs[2][2]/SP",
        "phy_name":"SLICE_198/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/m_axil_awaddr[12]",
            "phy_name":"m_axil_awaddr[12]"
        },
        "arrive":9.490,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_38409/B",
            "phy_name":"SLICE_4124/B0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_38409/Z",
            "phy_name":"SLICE_4124/F0"
        },
        "arrive":9.940,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n41543",
            "phy_name":"n41543"
        },
        "arrive":12.112,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38404/C",
            "phy_name":"SLICE_2801/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38404/Z",
            "phy_name":"SLICE_2801/F1"
        },
        "arrive":12.562,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n26",
            "phy_name":"n26"
        },
        "arrive":14.734,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38416/C",
            "phy_name":"SLICE_2259/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38416/Z",
            "phy_name":"SLICE_2259/F1"
        },
        "arrive":15.184,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n20150",
            "phy_name":"n20150"
        },
        "arrive":17.740,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38415/C",
            "phy_name":"SLICE_2260/A0"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38415/Z",
            "phy_name":"SLICE_2260/F0"
        },
        "arrive":18.190,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n35713",
            "phy_name":"n35713"
        },
        "arrive":20.958,
        "delay":2.768
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_4_lut_adj_38006/B",
            "phy_name":"SLICE_2806/D1"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_4_lut_adj_38006/Z",
            "phy_name":"SLICE_2806/F1"
        },
        "arrive":21.408,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n19081",
            "phy_name":"n19081"
        },
        "arrive":25.328,
        "delay":3.920
    }
    ]
}
</xmp>
</tapath>

i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.450        18.190  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        2.768        20.958  1       
i2c_slave_axil_master_inst/i1_4_lut_adj_38006/B->i2c_slave_axil_master_inst/i1_4_lut_adj_38006/Z
                                          SLICE_R11C19C   D1_TO_F1_DELAY   0.450        21.408  17      
i2c_slave_axil_master_inst/n19081 ( CE )                  NET DELAY        3.920        25.328  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"regs[2][2]/CK",
        "phy_name":"SLICE_198/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.327  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.122  




++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[2][5]/SP   regs[2][4]/SP}  (SLICE_R10C20C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 81.1% (route), 18.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.122 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{regs[2][5]/SP   regs[2][4]/SP}",
        "phy_name":"SLICE_195/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/m_axil_awaddr[12]",
            "phy_name":"m_axil_awaddr[12]"
        },
        "arrive":9.490,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_38409/B",
            "phy_name":"SLICE_4124/B0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_38409/Z",
            "phy_name":"SLICE_4124/F0"
        },
        "arrive":9.940,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n41543",
            "phy_name":"n41543"
        },
        "arrive":12.112,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38404/C",
            "phy_name":"SLICE_2801/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38404/Z",
            "phy_name":"SLICE_2801/F1"
        },
        "arrive":12.562,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n26",
            "phy_name":"n26"
        },
        "arrive":14.734,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38416/C",
            "phy_name":"SLICE_2259/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38416/Z",
            "phy_name":"SLICE_2259/F1"
        },
        "arrive":15.184,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n20150",
            "phy_name":"n20150"
        },
        "arrive":17.740,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38415/C",
            "phy_name":"SLICE_2260/A0"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38415/Z",
            "phy_name":"SLICE_2260/F0"
        },
        "arrive":18.190,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n35713",
            "phy_name":"n35713"
        },
        "arrive":20.958,
        "delay":2.768
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_4_lut_adj_38006/B",
            "phy_name":"SLICE_2806/D1"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_4_lut_adj_38006/Z",
            "phy_name":"SLICE_2806/F1"
        },
        "arrive":21.408,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n19081",
            "phy_name":"n19081"
        },
        "arrive":25.328,
        "delay":3.920
    }
    ]
}
</xmp>
</tapath>

i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.450        18.190  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        2.768        20.958  1       
i2c_slave_axil_master_inst/i1_4_lut_adj_38006/B->i2c_slave_axil_master_inst/i1_4_lut_adj_38006/Z
                                          SLICE_R11C19C   D1_TO_F1_DELAY   0.450        21.408  17      
i2c_slave_axil_master_inst/n19081 ( CE )                  NET DELAY        3.920        25.328  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"regs[2][5]/CK",
        "phy_name":"SLICE_195/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.327  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.122  




++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[2][17]/SP   regs[2][16]/SP}  (SLICE_R10C20B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 81.1% (route), 18.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.122 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{regs[2][17]/SP   regs[2][16]/SP}",
        "phy_name":"SLICE_183/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/m_axil_awaddr[12]",
            "phy_name":"m_axil_awaddr[12]"
        },
        "arrive":9.490,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_38409/B",
            "phy_name":"SLICE_4124/B0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_38409/Z",
            "phy_name":"SLICE_4124/F0"
        },
        "arrive":9.940,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n41543",
            "phy_name":"n41543"
        },
        "arrive":12.112,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38404/C",
            "phy_name":"SLICE_2801/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38404/Z",
            "phy_name":"SLICE_2801/F1"
        },
        "arrive":12.562,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n26",
            "phy_name":"n26"
        },
        "arrive":14.734,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38416/C",
            "phy_name":"SLICE_2259/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38416/Z",
            "phy_name":"SLICE_2259/F1"
        },
        "arrive":15.184,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n20150",
            "phy_name":"n20150"
        },
        "arrive":17.740,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38415/C",
            "phy_name":"SLICE_2260/A0"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38415/Z",
            "phy_name":"SLICE_2260/F0"
        },
        "arrive":18.190,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n35713",
            "phy_name":"n35713"
        },
        "arrive":20.958,
        "delay":2.768
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_4_lut_adj_38006/B",
            "phy_name":"SLICE_2806/D1"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_4_lut_adj_38006/Z",
            "phy_name":"SLICE_2806/F1"
        },
        "arrive":21.408,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n19081",
            "phy_name":"n19081"
        },
        "arrive":25.328,
        "delay":3.920
    }
    ]
}
</xmp>
</tapath>

i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.450        18.190  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        2.768        20.958  1       
i2c_slave_axil_master_inst/i1_4_lut_adj_38006/B->i2c_slave_axil_master_inst/i1_4_lut_adj_38006/Z
                                          SLICE_R11C19C   D1_TO_F1_DELAY   0.450        21.408  17      
i2c_slave_axil_master_inst/n19081 ( CE )                  NET DELAY        3.920        25.328  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"regs[2][17]/CK",
        "phy_name":"SLICE_183/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.327  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.122  




++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[2][19]/SP   regs[2][18]/SP}  (SLICE_R10C20D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 81.1% (route), 18.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.122 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{regs[2][19]/SP   regs[2][18]/SP}",
        "phy_name":"SLICE_181/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/m_axil_awaddr[12]",
            "phy_name":"m_axil_awaddr[12]"
        },
        "arrive":9.490,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_38409/B",
            "phy_name":"SLICE_4124/B0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_38409/Z",
            "phy_name":"SLICE_4124/F0"
        },
        "arrive":9.940,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n41543",
            "phy_name":"n41543"
        },
        "arrive":12.112,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38404/C",
            "phy_name":"SLICE_2801/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38404/Z",
            "phy_name":"SLICE_2801/F1"
        },
        "arrive":12.562,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n26",
            "phy_name":"n26"
        },
        "arrive":14.734,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38416/C",
            "phy_name":"SLICE_2259/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38416/Z",
            "phy_name":"SLICE_2259/F1"
        },
        "arrive":15.184,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n20150",
            "phy_name":"n20150"
        },
        "arrive":17.740,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38415/C",
            "phy_name":"SLICE_2260/A0"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38415/Z",
            "phy_name":"SLICE_2260/F0"
        },
        "arrive":18.190,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n35713",
            "phy_name":"n35713"
        },
        "arrive":20.958,
        "delay":2.768
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_4_lut_adj_38006/B",
            "phy_name":"SLICE_2806/D1"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_4_lut_adj_38006/Z",
            "phy_name":"SLICE_2806/F1"
        },
        "arrive":21.408,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n19081",
            "phy_name":"n19081"
        },
        "arrive":25.328,
        "delay":3.920
    }
    ]
}
</xmp>
</tapath>

i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.450        18.190  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        2.768        20.958  1       
i2c_slave_axil_master_inst/i1_4_lut_adj_38006/B->i2c_slave_axil_master_inst/i1_4_lut_adj_38006/Z
                                          SLICE_R11C19C   D1_TO_F1_DELAY   0.450        21.408  17      
i2c_slave_axil_master_inst/n19081 ( CE )                  NET DELAY        3.920        25.328  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"regs[2][19]/CK",
        "phy_name":"SLICE_181/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.327  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.122  




++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/work/Q  (SLICE_R10C25D)
Path End         : fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RADDR5  (EBR_EBR_R7C20)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 4
Delay Ratio      : 85.6% (route), 14.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.045 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/work/CK",
        "phy_name":"signal_filter_int.SLICE_3503/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"signal_filter_int/work/Q",
        "phy_name":"signal_filter_int.SLICE_3503/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RADDR5",
        "phy_name":"fft_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0/RADDR5"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/work/CK",
            "phy_name":"signal_filter_int.SLICE_3503/CLK"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/work/Q",
            "phy_name":"signal_filter_int.SLICE_3503/Q1"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/fft_work",
            "phy_name":"fft_work"
        },
        "arrive":11.557,
        "delay":4.146
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i18247_2_lut_rep_1420/B",
            "phy_name":"memory_mux_fft_ram.SLICE_2765/D0"
        },
        "pin1":
        {
            "log_name":"i18247_2_lut_rep_1420/Z",
            "phy_name":"memory_mux_fft_ram.SLICE_2765/F0"
        },
        "arrive":12.007,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"memory_mux_fft_ram/n44737",
            "phy_name":"n44737"
        },
        "arrive":17.517,
        "delay":5.510
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"memory_mux_fft_ram/mux_765_i6_3_lut_4_lut/A",
            "phy_name":"memory_mux_fft_ram.SLICE_3384/D1"
        },
        "pin1":
        {
            "log_name":"memory_mux_fft_ram/mux_765_i6_3_lut_4_lut/Z",
            "phy_name":"memory_mux_fft_ram.SLICE_3384/F1"
        },
        "arrive":17.967,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"memory_mux_fft_ram/n6[5]",
            "phy_name":"memory_mux_fft_ram.n6[5]"
        },
        "arrive":21.331,
        "delay":3.364
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"memory_mux_fft_ram/i18595_4_lut/A",
            "phy_name":"i2s_control_inst.SLICE_3196/D1"
        },
        "pin1":
        {
            "log_name":"memory_mux_fft_ram/i18595_4_lut/Z",
            "phy_name":"i2s_control_inst.SLICE_3196/F1"
        },
        "arrive":21.781,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"memory_mux_fft_ram/fft_memory_addr[5]",
            "phy_name":"fft_memory_addr[5]"
        },
        "arrive":25.066,
        "delay":3.285
    }
    ]
}
</xmp>
</tapath>

signal_filter_int/work/CK->signal_filter_int/work/Q
                                          SLICE_R10C25D   CLK_TO_Q1_DELAY  1.391         7.411  36      
i2c_slave_axil_master_inst/fft_work                       NET DELAY        4.146        11.557  1       
i18247_2_lut_rep_1420/B->i18247_2_lut_rep_1420/Z
                                          SLICE_R9C13A    D0_TO_F0_DELAY   0.450        12.007  43      
memory_mux_fft_ram/n44737                                 NET DELAY        5.510        17.517  1       
memory_mux_fft_ram/mux_765_i6_3_lut_4_lut/A->memory_mux_fft_ram/mux_765_i6_3_lut_4_lut/Z
                                          SLICE_R8C21B    D1_TO_F1_DELAY   0.450        17.967  2       
memory_mux_fft_ram/n6[5]                                  NET DELAY        3.364        21.331  1       
memory_mux_fft_ram/i18595_4_lut/A->memory_mux_fft_ram/i18595_4_lut/Z
                                          SLICE_R5C20B    D1_TO_F1_DELAY   0.450        21.781  1       
memory_mux_fft_ram/fft_memory_addr[5] ( RADDR5 )
                                                          NET DELAY        3.285        25.066  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RCLK",
        "phy_name":"fft_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0/RCLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( RCLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.384        21.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.020  
Arrival Time                                                                                -25.065  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.045  




++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[0][16]/SP   regs[0][15]/SP}  (SLICE_R13C19C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 81.1% (route), 18.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.043 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{regs[0][16]/SP   regs[0][15]/SP}",
        "phy_name":"SLICE_248/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/m_axil_awaddr[12]",
            "phy_name":"m_axil_awaddr[12]"
        },
        "arrive":9.490,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_38409/B",
            "phy_name":"SLICE_4124/B0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_38409/Z",
            "phy_name":"SLICE_4124/F0"
        },
        "arrive":9.940,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n41543",
            "phy_name":"n41543"
        },
        "arrive":12.112,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38404/C",
            "phy_name":"SLICE_2801/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38404/Z",
            "phy_name":"SLICE_2801/F1"
        },
        "arrive":12.562,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n26",
            "phy_name":"n26"
        },
        "arrive":14.734,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38416/C",
            "phy_name":"SLICE_2259/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38416/Z",
            "phy_name":"SLICE_2259/F1"
        },
        "arrive":15.184,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n20150",
            "phy_name":"n20150"
        },
        "arrive":17.740,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38415/C",
            "phy_name":"SLICE_2260/A0"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38415/Z",
            "phy_name":"SLICE_2260/F0"
        },
        "arrive":18.190,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n35713",
            "phy_name":"n35713"
        },
        "arrive":20.362,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_2_lut_4_lut/D",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_3272/D1"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_2_lut_4_lut/Z",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_3272/F1"
        },
        "arrive":20.812,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n19145",
            "phy_name":"n19145"
        },
        "arrive":25.249,
        "delay":4.437
    }
    ]
}
</xmp>
</tapath>

i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.450        18.190  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        2.172        20.362  1       
i2c_slave_axil_master_inst/i1_2_lut_4_lut/D->i2c_slave_axil_master_inst/i1_2_lut_4_lut/Z
                                          SLICE_R9C18C    D1_TO_F1_DELAY   0.450        20.812  16      
i2c_slave_axil_master_inst/n19145 ( CE )                  NET DELAY        4.437        25.249  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"regs[0][16]/CK",
        "phy_name":"SLICE_248/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.248  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.043  




++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {PnHV_time_i0_i4/SP   PnHV_time_i0_i3/SP}  (SLICE_R15C9D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 81.0% (route), 19.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.003 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{PnHV_time_i0_i4/SP   PnHV_time_i0_i3/SP}",
        "phy_name":"SLICE_1586/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/m_axil_awaddr[12]",
            "phy_name":"m_axil_awaddr[12]"
        },
        "arrive":9.490,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_38409/B",
            "phy_name":"SLICE_4124/B0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_38409/Z",
            "phy_name":"SLICE_4124/F0"
        },
        "arrive":9.940,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n41543",
            "phy_name":"n41543"
        },
        "arrive":12.112,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38404/C",
            "phy_name":"SLICE_2801/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38404/Z",
            "phy_name":"SLICE_2801/F1"
        },
        "arrive":12.562,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n26",
            "phy_name":"n26"
        },
        "arrive":14.999,
        "delay":2.437
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_rep_1200_3_lut_4_lut/B",
            "phy_name":"SLICE_2840/C0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_rep_1200_3_lut_4_lut/Z",
            "phy_name":"SLICE_2840/F0"
        },
        "arrive":15.449,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n44517",
            "phy_name":"n44517"
        },
        "arrive":17.621,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38402/D",
            "phy_name":"SLICE_2254/D0"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38402/Z",
            "phy_name":"SLICE_2254/F0"
        },
        "arrive":18.071,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n13_2",
            "phy_name":"n13_2"
        },
        "arrive":20.243,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38405/B",
            "phy_name":"SLICE_2859/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38405/Z",
            "phy_name":"SLICE_2859/F1"
        },
        "arrive":20.693,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n19686",
            "phy_name":"n19686"
        },
        "arrive":25.209,
        "delay":4.516
    }
    ]
}
</xmp>
</tapath>

i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.437        14.999  1       
i1_2_lut_rep_1200_3_lut_4_lut/B->i1_2_lut_rep_1200_3_lut_4_lut/Z
                                          SLICE_R11C17B   C0_TO_F0_DELAY   0.450        15.449  2       
n44517                                                    NET DELAY        2.172        17.621  1       
i1_4_lut_adj_38402/D->i1_4_lut_adj_38402/Z
                                          SLICE_R11C17D   D0_TO_F0_DELAY   0.450        18.071  3       
n13_2                                                     NET DELAY        2.172        20.243  1       
i1_4_lut_adj_38405/B->i1_4_lut_adj_38405/Z
                                          SLICE_R11C17C   D1_TO_F1_DELAY   0.450        20.693  9       
n19686 ( CE )                                             NET DELAY        4.516        25.209  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"PnHV_time_i0_i4/CK",
        "phy_name":"SLICE_1586/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.208  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.003  




++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {PnHV_time_i0_i8/SP   PnHV_time_i0_i7/SP}  (SLICE_R15C9A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 81.0% (route), 19.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.003 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{PnHV_time_i0_i8/SP   PnHV_time_i0_i7/SP}",
        "phy_name":"SLICE_1582/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/m_axil_awaddr[12]",
            "phy_name":"m_axil_awaddr[12]"
        },
        "arrive":9.490,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_38409/B",
            "phy_name":"SLICE_4124/B0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_38409/Z",
            "phy_name":"SLICE_4124/F0"
        },
        "arrive":9.940,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n41543",
            "phy_name":"n41543"
        },
        "arrive":12.112,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38404/C",
            "phy_name":"SLICE_2801/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38404/Z",
            "phy_name":"SLICE_2801/F1"
        },
        "arrive":12.562,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n26",
            "phy_name":"n26"
        },
        "arrive":14.999,
        "delay":2.437
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_rep_1200_3_lut_4_lut/B",
            "phy_name":"SLICE_2840/C0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_rep_1200_3_lut_4_lut/Z",
            "phy_name":"SLICE_2840/F0"
        },
        "arrive":15.449,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n44517",
            "phy_name":"n44517"
        },
        "arrive":17.621,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38402/D",
            "phy_name":"SLICE_2254/D0"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38402/Z",
            "phy_name":"SLICE_2254/F0"
        },
        "arrive":18.071,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n13_2",
            "phy_name":"n13_2"
        },
        "arrive":20.243,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38405/B",
            "phy_name":"SLICE_2859/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38405/Z",
            "phy_name":"SLICE_2859/F1"
        },
        "arrive":20.693,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n19686",
            "phy_name":"n19686"
        },
        "arrive":25.209,
        "delay":4.516
    }
    ]
}
</xmp>
</tapath>

i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.437        14.999  1       
i1_2_lut_rep_1200_3_lut_4_lut/B->i1_2_lut_rep_1200_3_lut_4_lut/Z
                                          SLICE_R11C17B   C0_TO_F0_DELAY   0.450        15.449  2       
n44517                                                    NET DELAY        2.172        17.621  1       
i1_4_lut_adj_38402/D->i1_4_lut_adj_38402/Z
                                          SLICE_R11C17D   D0_TO_F0_DELAY   0.450        18.071  3       
n13_2                                                     NET DELAY        2.172        20.243  1       
i1_4_lut_adj_38405/B->i1_4_lut_adj_38405/Z
                                          SLICE_R11C17C   D1_TO_F1_DELAY   0.450        20.693  9       
n19686 ( CE )                                             NET DELAY        4.516        25.209  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"PnHV_time_i0_i8/CK",
        "phy_name":"SLICE_1582/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.208  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.003  




++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {PDamp_time_i0_i2/SP   PDamp_time_i0_i1/SP}  (SLICE_R14C15D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 81.0% (route), 19.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.003 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{PDamp_time_i0_i2/SP   PDamp_time_i0_i1/SP}",
        "phy_name":"SLICE_1573/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/m_axil_awaddr[12]",
            "phy_name":"m_axil_awaddr[12]"
        },
        "arrive":9.490,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_38409/B",
            "phy_name":"SLICE_4124/B0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_38409/Z",
            "phy_name":"SLICE_4124/F0"
        },
        "arrive":9.940,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n41543",
            "phy_name":"n41543"
        },
        "arrive":12.112,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38404/C",
            "phy_name":"SLICE_2801/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38404/Z",
            "phy_name":"SLICE_2801/F1"
        },
        "arrive":12.562,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n26",
            "phy_name":"n26"
        },
        "arrive":14.999,
        "delay":2.437
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_rep_1200_3_lut_4_lut/B",
            "phy_name":"SLICE_2840/C0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_rep_1200_3_lut_4_lut/Z",
            "phy_name":"SLICE_2840/F0"
        },
        "arrive":15.449,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n44517",
            "phy_name":"n44517"
        },
        "arrive":17.621,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38402/D",
            "phy_name":"SLICE_2254/D0"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38402/Z",
            "phy_name":"SLICE_2254/F0"
        },
        "arrive":18.071,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n13_2",
            "phy_name":"n13_2"
        },
        "arrive":20.243,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38408/B",
            "phy_name":"SLICE_2894/D0"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38408/Z",
            "phy_name":"SLICE_2894/F0"
        },
        "arrive":20.693,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n19641",
            "phy_name":"n19641"
        },
        "arrive":25.209,
        "delay":4.516
    }
    ]
}
</xmp>
</tapath>

i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.437        14.999  1       
i1_2_lut_rep_1200_3_lut_4_lut/B->i1_2_lut_rep_1200_3_lut_4_lut/Z
                                          SLICE_R11C17B   C0_TO_F0_DELAY   0.450        15.449  2       
n44517                                                    NET DELAY        2.172        17.621  1       
i1_4_lut_adj_38402/D->i1_4_lut_adj_38402/Z
                                          SLICE_R11C17D   D0_TO_F0_DELAY   0.450        18.071  3       
n13_2                                                     NET DELAY        2.172        20.243  1       
i1_4_lut_adj_38408/B->i1_4_lut_adj_38408/Z
                                          SLICE_R10C16B   D0_TO_F0_DELAY   0.450        20.693  9       
n19641 ( CE )                                             NET DELAY        4.516        25.209  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"PDamp_time_i0_i2/CK",
        "phy_name":"SLICE_1573/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.208  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.003  




++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {PDamp_time_i0_i12/SP   PDamp_time_i0_i11/SP}  (SLICE_R14C17A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 81.0% (route), 19.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.003 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{PDamp_time_i0_i12/SP   PDamp_time_i0_i11/SP}",
        "phy_name":"SLICE_1563/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/m_axil_awaddr[12]",
            "phy_name":"m_axil_awaddr[12]"
        },
        "arrive":9.490,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_38409/B",
            "phy_name":"SLICE_4124/B0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_38409/Z",
            "phy_name":"SLICE_4124/F0"
        },
        "arrive":9.940,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n41543",
            "phy_name":"n41543"
        },
        "arrive":12.112,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38404/C",
            "phy_name":"SLICE_2801/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38404/Z",
            "phy_name":"SLICE_2801/F1"
        },
        "arrive":12.562,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n26",
            "phy_name":"n26"
        },
        "arrive":14.999,
        "delay":2.437
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_rep_1200_3_lut_4_lut/B",
            "phy_name":"SLICE_2840/C0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_rep_1200_3_lut_4_lut/Z",
            "phy_name":"SLICE_2840/F0"
        },
        "arrive":15.449,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n44517",
            "phy_name":"n44517"
        },
        "arrive":17.621,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38402/D",
            "phy_name":"SLICE_2254/D0"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38402/Z",
            "phy_name":"SLICE_2254/F0"
        },
        "arrive":18.071,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n13_2",
            "phy_name":"n13_2"
        },
        "arrive":20.243,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38408/B",
            "phy_name":"SLICE_2894/D0"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38408/Z",
            "phy_name":"SLICE_2894/F0"
        },
        "arrive":20.693,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n19641",
            "phy_name":"n19641"
        },
        "arrive":25.209,
        "delay":4.516
    }
    ]
}
</xmp>
</tapath>

i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.437        14.999  1       
i1_2_lut_rep_1200_3_lut_4_lut/B->i1_2_lut_rep_1200_3_lut_4_lut/Z
                                          SLICE_R11C17B   C0_TO_F0_DELAY   0.450        15.449  2       
n44517                                                    NET DELAY        2.172        17.621  1       
i1_4_lut_adj_38402/D->i1_4_lut_adj_38402/Z
                                          SLICE_R11C17D   D0_TO_F0_DELAY   0.450        18.071  3       
n13_2                                                     NET DELAY        2.172        20.243  1       
i1_4_lut_adj_38408/B->i1_4_lut_adj_38408/Z
                                          SLICE_R10C16B   D0_TO_F0_DELAY   0.450        20.693  9       
n19641 ( CE )                                             NET DELAY        4.516        25.209  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"PDamp_time_i0_i12/CK",
        "phy_name":"SLICE_1563/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.208  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.003  




++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {PDamp_time_i0_i14/SP   PDamp_time_i0_i13/SP}  (SLICE_R14C17C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 81.0% (route), 19.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.003 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{PDamp_time_i0_i14/SP   PDamp_time_i0_i13/SP}",
        "phy_name":"SLICE_1561/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/m_axil_awaddr[12]",
            "phy_name":"m_axil_awaddr[12]"
        },
        "arrive":9.490,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_38409/B",
            "phy_name":"SLICE_4124/B0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_38409/Z",
            "phy_name":"SLICE_4124/F0"
        },
        "arrive":9.940,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n41543",
            "phy_name":"n41543"
        },
        "arrive":12.112,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38404/C",
            "phy_name":"SLICE_2801/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38404/Z",
            "phy_name":"SLICE_2801/F1"
        },
        "arrive":12.562,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n26",
            "phy_name":"n26"
        },
        "arrive":14.999,
        "delay":2.437
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_rep_1200_3_lut_4_lut/B",
            "phy_name":"SLICE_2840/C0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_rep_1200_3_lut_4_lut/Z",
            "phy_name":"SLICE_2840/F0"
        },
        "arrive":15.449,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n44517",
            "phy_name":"n44517"
        },
        "arrive":17.621,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38402/D",
            "phy_name":"SLICE_2254/D0"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38402/Z",
            "phy_name":"SLICE_2254/F0"
        },
        "arrive":18.071,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n13_2",
            "phy_name":"n13_2"
        },
        "arrive":20.243,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38408/B",
            "phy_name":"SLICE_2894/D0"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38408/Z",
            "phy_name":"SLICE_2894/F0"
        },
        "arrive":20.693,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n19641",
            "phy_name":"n19641"
        },
        "arrive":25.209,
        "delay":4.516
    }
    ]
}
</xmp>
</tapath>

i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.437        14.999  1       
i1_2_lut_rep_1200_3_lut_4_lut/B->i1_2_lut_rep_1200_3_lut_4_lut/Z
                                          SLICE_R11C17B   C0_TO_F0_DELAY   0.450        15.449  2       
n44517                                                    NET DELAY        2.172        17.621  1       
i1_4_lut_adj_38402/D->i1_4_lut_adj_38402/Z
                                          SLICE_R11C17D   D0_TO_F0_DELAY   0.450        18.071  3       
n13_2                                                     NET DELAY        2.172        20.243  1       
i1_4_lut_adj_38408/B->i1_4_lut_adj_38408/Z
                                          SLICE_R10C16B   D0_TO_F0_DELAY   0.450        20.693  9       
n19641 ( CE )                                             NET DELAY        4.516        25.209  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"PDamp_time_i0_i14/CK",
        "phy_name":"SLICE_1561/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.208  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.003  




++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/preproc/fsm_state_i0/Q  (SLICE_R21C11D)
Path End         : signal_filter_int/dft_inst/preproc/avg_i12/D  (SLICE_R22C10B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 14
Delay Ratio      : 60.8% (route), 39.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -3.983 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/preproc/fsm_state_i0/CK",
        "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_3744/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/preproc/fsm_state_i0/Q",
        "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_3744/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/preproc/avg_i12/D",
        "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_461/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/fsm_state_i0/CK",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_3744/CLK"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/fsm_state_i0/Q",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_3744/Q1"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/fsm_state[0]",
            "phy_name":"signal_filter_int.dft_inst.preproc.fsm_state[0]"
        },
        "arrive":9.490,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_2_lut_rep_1369_3_lut/B",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_2226/B0"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_2_lut_rep_1369_3_lut/Z",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_2226/F0"
        },
        "arrive":9.967,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/n44686",
            "phy_name":"signal_filter_int.dft_inst.preproc.n44686"
        },
        "arrive":10.272,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_4_lut_4_lut/C",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_2226/C1"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_4_lut_4_lut/Z",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_2226/F1"
        },
        "arrive":10.749,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/n4",
            "phy_name":"signal_filter_int.dft_inst.preproc.n4"
        },
        "arrive":11.054,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38279/C",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_2228/C0"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38279/Z",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_2228/F0"
        },
        "arrive":11.531,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/n6",
            "phy_name":"signal_filter_int.dft_inst.preproc.n6"
        },
        "arrive":11.836,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38281/C",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_2228/C1"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38281/Z",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_2228/F1"
        },
        "arrive":12.313,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/n8",
            "phy_name":"signal_filter_int.dft_inst.preproc.n8"
        },
        "arrive":12.618,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38283/C",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_2230/C0"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38283/Z",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_2230/F0"
        },
        "arrive":13.095,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/n10",
            "phy_name":"signal_filter_int.dft_inst.preproc.n10"
        },
        "arrive":13.400,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38285/C",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_2230/C1"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38285/Z",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_2230/F1"
        },
        "arrive":13.877,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/n12",
            "phy_name":"signal_filter_int.dft_inst.preproc.n12"
        },
        "arrive":14.182,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38287/C",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_2232/C0"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38287/Z",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_2232/F0"
        },
        "arrive":14.659,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/n14",
            "phy_name":"signal_filter_int.dft_inst.preproc.n14"
        },
        "arrive":14.964,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38289/C",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_2232/C1"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38289/Z",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_2232/F1"
        },
        "arrive":15.441,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/n16",
            "phy_name":"signal_filter_int.dft_inst.preproc.n16"
        },
        "arrive":15.746,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38290/C",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_2234/C0"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38290/Z",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_2234/F0"
        },
        "arrive":16.196,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/n18",
            "phy_name":"signal_filter_int.dft_inst.preproc.n18"
        },
        "arrive":18.368,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38294/A",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_2235/D0"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38294/Z",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_2235/F0"
        },
        "arrive":18.845,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/n3",
            "phy_name":"signal_filter_int.dft_inst.preproc.n3"
        },
        "arrive":19.150,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_2_lut/A",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_2235/C1"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_2_lut/Z",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_2235/F1"
        },
        "arrive":19.600,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/n41203",
            "phy_name":"signal_filter_int.dft_inst.preproc.n41203"
        },
        "arrive":22.090,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38292/C",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_2236/B1"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38292/Z",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_2236/F1"
        },
        "arrive":22.540,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/n22",
            "phy_name":"signal_filter_int.dft_inst.preproc.n22"
        },
        "arrive":24.712,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_3_lut_4_lut_adj_38276/D",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_461/D0"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_3_lut_4_lut_adj_38276/Z",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_461/F0"
        },
        "arrive":25.189,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/n40695",
            "phy_name":"signal_filter_int.dft_inst.preproc.n40695"
        },
        "arrive":25.189,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

signal_filter_int/dft_inst/preproc/fsm_state_i0/CK->signal_filter_int/dft_inst/preproc/fsm_state_i0/Q
                                          SLICE_R21C11D   CLK_TO_Q1_DELAY  1.391         7.411  31      
signal_filter_int/dft_inst/preproc/fsm_state[0]
                                                          NET DELAY        2.079         9.490  1       
signal_filter_int/dft_inst/preproc/i1_2_lut_rep_1369_3_lut/B->signal_filter_int/dft_inst/preproc/i1_2_lut_rep_1369_3_lut/Z
                                          SLICE_R21C10A   B0_TO_F0_DELAY   0.477         9.967  1       
signal_filter_int/dft_inst/preproc/n44686
                                                          NET DELAY        0.305        10.272  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_4_lut/C->signal_filter_int/dft_inst/preproc/i1_4_lut_4_lut/Z
                                          SLICE_R21C10A   C1_TO_F1_DELAY   0.477        10.749  2       
signal_filter_int/dft_inst/preproc/n4                     NET DELAY        0.305        11.054  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38279/C->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38279/Z
                                          SLICE_R21C10B   C0_TO_F0_DELAY   0.477        11.531  2       
signal_filter_int/dft_inst/preproc/n6                     NET DELAY        0.305        11.836  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38281/C->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38281/Z
                                          SLICE_R21C10B   C1_TO_F1_DELAY   0.477        12.313  2       
signal_filter_int/dft_inst/preproc/n8                     NET DELAY        0.305        12.618  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38283/C->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38283/Z
                                          SLICE_R21C10C   C0_TO_F0_DELAY   0.477        13.095  2       
signal_filter_int/dft_inst/preproc/n10                    NET DELAY        0.305        13.400  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38285/C->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38285/Z
                                          SLICE_R21C10C   C1_TO_F1_DELAY   0.477        13.877  2       
signal_filter_int/dft_inst/preproc/n12                    NET DELAY        0.305        14.182  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38287/C->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38287/Z
                                          SLICE_R21C10D   C0_TO_F0_DELAY   0.477        14.659  2       
signal_filter_int/dft_inst/preproc/n14                    NET DELAY        0.305        14.964  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38289/C->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38289/Z
                                          SLICE_R21C10D   C1_TO_F1_DELAY   0.477        15.441  2       
signal_filter_int/dft_inst/preproc/n16                    NET DELAY        0.305        15.746  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38290/C->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38290/Z
                                          SLICE_R21C11A   C0_TO_F0_DELAY   0.450        16.196  4       
signal_filter_int/dft_inst/preproc/n18                    NET DELAY        2.172        18.368  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38294/A->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38294/Z
                                          SLICE_R21C11C   D0_TO_F0_DELAY   0.477        18.845  2       
signal_filter_int/dft_inst/preproc/n3                     NET DELAY        0.305        19.150  1       
signal_filter_int/dft_inst/preproc/i1_2_lut/A->signal_filter_int/dft_inst/preproc/i1_2_lut/Z
                                          SLICE_R21C11C   C1_TO_F1_DELAY   0.450        19.600  1       
signal_filter_int/dft_inst/preproc/n41203
                                                          NET DELAY        2.490        22.090  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38292/C->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38292/Z
                                          SLICE_R21C11B   B1_TO_F1_DELAY   0.450        22.540  2       
signal_filter_int/dft_inst/preproc/n22                    NET DELAY        2.172        24.712  1       
signal_filter_int/dft_inst/preproc/i1_3_lut_4_lut_adj_38276/D->signal_filter_int/dft_inst/preproc/i1_3_lut_4_lut_adj_38276/Z
                                          SLICE_R22C10B   D0_TO_F0_DELAY   0.477        25.189  1       
signal_filter_int/dft_inst/preproc/n40695 ( DI0 )
                                                          NET DELAY        0.000        25.189  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/preproc/avg_i12/CK",
        "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_461/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.188  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -3.983  




++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/work/Q  (SLICE_R10C25D)
Path End         : signal_memory/SP256K_inst/ADDRESS11  (SRAM_SRAM_R1C1B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 4
Delay Ratio      : 85.6% (route), 14.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -3.968 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/work/CK",
        "phy_name":"signal_filter_int.SLICE_3503/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"signal_filter_int/work/Q",
        "phy_name":"signal_filter_int.SLICE_3503/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_memory/SP256K_inst/ADDRESS11",
        "phy_name":"signal_memory.SP256K_inst/ADDRESS11"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/work/CK",
            "phy_name":"signal_filter_int.SLICE_3503/CLK"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/work/Q",
            "phy_name":"signal_filter_int.SLICE_3503/Q1"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/fft_work",
            "phy_name":"fft_work"
        },
        "arrive":11.398,
        "delay":3.987
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_rep_1385_3_lut/B",
            "phy_name":"SLICE_2862/D0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_rep_1385_3_lut/Z",
            "phy_name":"SLICE_2862/F0"
        },
        "arrive":11.848,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"memory_mux_signal_ram/n44702",
            "phy_name":"n44702"
        },
        "arrive":15.530,
        "delay":3.682
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"memory_mux_signal_ram/mux_7_i12_3_lut_4_lut/B",
            "phy_name":"memory_mux_signal_ram.SLICE_3225/B0"
        },
        "pin1":
        {
            "log_name":"memory_mux_signal_ram/mux_7_i12_3_lut_4_lut/Z",
            "phy_name":"memory_mux_signal_ram.SLICE_3225/F0"
        },
        "arrive":15.980,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"memory_mux_signal_ram/n6[11]",
            "phy_name":"memory_mux_signal_ram.n6[11]"
        },
        "arrive":19.066,
        "delay":3.086
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"memory_mux_signal_ram/addr_mem_13__I_0_i12_3_lut/A",
            "phy_name":"memory_mux_signal_ram.SLICE_3224/B1"
        },
        "pin1":
        {
            "log_name":"memory_mux_signal_ram/addr_mem_13__I_0_i12_3_lut/Z",
            "phy_name":"memory_mux_signal_ram.SLICE_3224/F1"
        },
        "arrive":19.516,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"memory_mux_signal_ram/signal_ram_addr[11]",
            "phy_name":"signal_ram_addr[11]"
        },
        "arrive":25.105,
        "delay":5.589
    }
    ]
}
</xmp>
</tapath>

signal_filter_int/work/CK->signal_filter_int/work/Q
                                          SLICE_R10C25D   CLK_TO_Q1_DELAY  1.391         7.411  36      
i2c_slave_axil_master_inst/fft_work                       NET DELAY        3.987        11.398  1       
i1_2_lut_rep_1385_3_lut/B->i1_2_lut_rep_1385_3_lut/Z
                                          SLICE_R2C19A    D0_TO_F0_DELAY   0.450        11.848  18      
memory_mux_signal_ram/n44702                              NET DELAY        3.682        15.530  1       
memory_mux_signal_ram/mux_7_i12_3_lut_4_lut/B->memory_mux_signal_ram/mux_7_i12_3_lut_4_lut/Z
                                          SLICE_R5C22A    B0_TO_F0_DELAY   0.450        15.980  1       
memory_mux_signal_ram/n6[11]                              NET DELAY        3.086        19.066  1       
memory_mux_signal_ram/addr_mem_13__I_0_i12_3_lut/A->memory_mux_signal_ram/addr_mem_13__I_0_i12_3_lut/Z
                                          SLICE_R4C20C    B1_TO_F1_DELAY   0.450        19.516  1       
memory_mux_signal_ram/signal_ram_addr[11] ( ADDRESS11 )
                                                          NET DELAY        5.589        25.105  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_memory/SP256K_inst/CLOCK",
        "phy_name":"signal_memory.SP256K_inst/CLOCK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLOCK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.268        21.136  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.136  
Arrival Time                                                                                -25.104  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -3.968  




++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/work/Q  (SLICE_R10C25D)
Path End         : signal_memory/SP256K_inst/ADDRESS13  (SRAM_SRAM_R1C1B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 5
Delay Ratio      : 83.3% (route), 16.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -3.968 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/work/CK",
        "phy_name":"signal_filter_int.SLICE_3503/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"signal_filter_int/work/Q",
        "phy_name":"signal_filter_int.SLICE_3503/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_memory/SP256K_inst/ADDRESS13",
        "phy_name":"signal_memory.SP256K_inst/ADDRESS13"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/work/CK",
            "phy_name":"signal_filter_int.SLICE_3503/CLK"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/work/Q",
            "phy_name":"signal_filter_int.SLICE_3503/Q1"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/fft_work",
            "phy_name":"fft_work"
        },
        "arrive":11.398,
        "delay":3.987
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_rep_1299_3_lut_4_lut/B",
            "phy_name":"SLICE_2864/D0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_rep_1299_3_lut_4_lut/Z",
            "phy_name":"SLICE_2864/F0"
        },
        "arrive":11.848,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"memory_mux_signal_ram/n44616",
            "phy_name":"n44616"
        },
        "arrive":14.020,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"memory_mux_signal_ram/i18590_4_lut/D",
            "phy_name":"memory_mux_signal_ram.SLICE_2865/D1"
        },
        "pin1":
        {
            "log_name":"memory_mux_signal_ram/i18590_4_lut/Z",
            "phy_name":"memory_mux_signal_ram.SLICE_2865/F1"
        },
        "arrive":14.470,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"memory_mux_signal_ram/addr_mem_13__N_2549[13]",
            "phy_name":"memory_mux_signal_ram.addr_mem_13__N_2549[13]"
        },
        "arrive":16.960,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"memory_mux_signal_ram/addr_mem_13__I_37623_i14_4_lut/B",
            "phy_name":"i2s_control_inst.SLICE_3160/B1"
        },
        "pin1":
        {
            "log_name":"memory_mux_signal_ram/addr_mem_13__I_37623_i14_4_lut/Z",
            "phy_name":"i2s_control_inst.SLICE_3160/F1"
        },
        "arrive":17.410,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"memory_mux_signal_ram/addr_mem_13__N_2518[13]",
            "phy_name":"memory_mux_signal_ram.addr_mem_13__N_2518[13]"
        },
        "arrive":19.582,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"memory_mux_signal_ram/addr_mem_13__I_0_i14_3_lut/B",
            "phy_name":"memory_mux_signal_ram.SLICE_3637/D1"
        },
        "pin1":
        {
            "log_name":"memory_mux_signal_ram/addr_mem_13__I_0_i14_3_lut/Z",
            "phy_name":"memory_mux_signal_ram.SLICE_3637/F1"
        },
        "arrive":20.032,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"memory_mux_signal_ram/signal_ram_addr[13]",
            "phy_name":"signal_ram_addr[13]"
        },
        "arrive":25.105,
        "delay":5.073
    }
    ]
}
</xmp>
</tapath>

signal_filter_int/work/CK->signal_filter_int/work/Q
                                          SLICE_R10C25D   CLK_TO_Q1_DELAY  1.391         7.411  36      
i2c_slave_axil_master_inst/fft_work                       NET DELAY        3.987        11.398  1       
i1_2_lut_rep_1299_3_lut_4_lut/B->i1_2_lut_rep_1299_3_lut_4_lut/Z
                                          SLICE_R3C19B    D0_TO_F0_DELAY   0.450        11.848  1       
memory_mux_signal_ram/n44616                              NET DELAY        2.172        14.020  1       
memory_mux_signal_ram/i18590_4_lut/D->memory_mux_signal_ram/i18590_4_lut/Z
                                          SLICE_R3C19A    D1_TO_F1_DELAY   0.450        14.470  1       
memory_mux_signal_ram/addr_mem_13__N_2549[13]
                                                          NET DELAY        2.490        16.960  1       
memory_mux_signal_ram/addr_mem_13__I_37623_i14_4_lut/B->memory_mux_signal_ram/addr_mem_13__I_37623_i14_4_lut/Z
                                          SLICE_R4C19B    B1_TO_F1_DELAY   0.450        17.410  1       
memory_mux_signal_ram/addr_mem_13__N_2518[13]
                                                          NET DELAY        2.172        19.582  1       
memory_mux_signal_ram/addr_mem_13__I_0_i14_3_lut/B->memory_mux_signal_ram/addr_mem_13__I_0_i14_3_lut/Z
                                          SLICE_R4C19C    D1_TO_F1_DELAY   0.450        20.032  1       
memory_mux_signal_ram/signal_ram_addr[13] ( ADDRESS13 )
                                                          NET DELAY        5.073        25.105  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_memory/SP256K_inst/CLOCK",
        "phy_name":"signal_memory.SP256K_inst/CLOCK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLOCK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.268        21.136  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.136  
Arrival Time                                                                                -25.104  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -3.968  




++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : regs[2][3]/D  (SLICE_R13C17D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 7
Delay Ratio      : 78.5% (route), 21.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -3.964 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"regs[2][3]/D",
        "phy_name":"main_fsm_inst.SLICE_3823/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/m_axil_awaddr[12]",
            "phy_name":"m_axil_awaddr[12]"
        },
        "arrive":9.490,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_38409/B",
            "phy_name":"SLICE_4124/B0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_38409/Z",
            "phy_name":"SLICE_4124/F0"
        },
        "arrive":9.940,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n41543",
            "phy_name":"n41543"
        },
        "arrive":12.112,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38404/C",
            "phy_name":"SLICE_2801/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38404/Z",
            "phy_name":"SLICE_2801/F1"
        },
        "arrive":12.562,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n26",
            "phy_name":"n26"
        },
        "arrive":14.734,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38416/C",
            "phy_name":"SLICE_2259/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38416/Z",
            "phy_name":"SLICE_2259/F1"
        },
        "arrive":15.184,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n20150",
            "phy_name":"n20150"
        },
        "arrive":17.740,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38415/C",
            "phy_name":"SLICE_2260/A0"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38415/Z",
            "phy_name":"SLICE_2260/F0"
        },
        "arrive":18.190,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n35713",
            "phy_name":"n35713"
        },
        "arrive":20.958,
        "delay":2.768
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_4_lut_adj_38006/B",
            "phy_name":"SLICE_2806/D1"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_4_lut_adj_38006/Z",
            "phy_name":"SLICE_2806/F1"
        },
        "arrive":21.408,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/n19081",
            "phy_name":"n19081"
        },
        "arrive":24.693,
        "delay":3.285
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i18906_4_lut/C",
            "phy_name":"main_fsm_inst.SLICE_3823/D1"
        },
        "pin1":
        {
            "log_name":"i18906_4_lut/Z",
            "phy_name":"main_fsm_inst.SLICE_3823/F1"
        },
        "arrive":25.170,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n25379",
            "phy_name":"n25379"
        },
        "arrive":25.170,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.450        18.190  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        2.768        20.958  1       
i2c_slave_axil_master_inst/i1_4_lut_adj_38006/B->i2c_slave_axil_master_inst/i1_4_lut_adj_38006/Z
                                          SLICE_R11C19C   D1_TO_F1_DELAY   0.450        21.408  17      
i2c_slave_axil_master_inst/n19081                         NET DELAY        3.285        24.693  1       
i18906_4_lut/C->i18906_4_lut/Z            SLICE_R13C17D   D1_TO_F1_DELAY   0.477        25.170  1       
n25379 ( DI1 )                                            NET DELAY        0.000        25.170  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"regs[2][3]/CK",
        "phy_name":"main_fsm_inst.SLICE_3823/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.169  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -3.964  




++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : main_fsm_inst/timer_i2/Q  (SLICE_R13C14C)
Path End         : main_fsm_inst/state_i0/D  (SLICE_R13C16B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 7
Delay Ratio      : 78.5% (route), 21.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -3.964 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"main_fsm_inst/timer_i2/CK",
        "phy_name":"main_fsm_inst.SLICE_1909/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"main_fsm_inst/timer_i2/Q",
        "phy_name":"main_fsm_inst.SLICE_1909/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"main_fsm_inst/state_i0/D",
        "phy_name":"main_fsm_inst.SLICE_1811/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"main_fsm_inst/timer_i2/CK",
            "phy_name":"main_fsm_inst.SLICE_1909/CLK"
        },
        "pin1":
        {
            "log_name":"main_fsm_inst/timer_i2/Q",
            "phy_name":"main_fsm_inst.SLICE_1909/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/timer[2]",
            "phy_name":"main_fsm_inst.timer[2]"
        },
        "arrive":9.490,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"main_fsm_inst/i1_2_lut_adj_38101/A",
            "phy_name":"main_fsm_inst.SLICE_3855/B1"
        },
        "pin1":
        {
            "log_name":"main_fsm_inst/i1_2_lut_adj_38101/Z",
            "phy_name":"main_fsm_inst.SLICE_3855/F1"
        },
        "arrive":9.940,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/n41587",
            "phy_name":"main_fsm_inst.n41587"
        },
        "arrive":13.026,
        "delay":3.086
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"main_fsm_inst/i1_4_lut_adj_38100/C",
            "phy_name":"main_fsm_inst.SLICE_3035/B1"
        },
        "pin1":
        {
            "log_name":"main_fsm_inst/i1_4_lut_adj_38100/Z",
            "phy_name":"main_fsm_inst.SLICE_3035/F1"
        },
        "arrive":13.476,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/n20152",
            "phy_name":"main_fsm_inst.n20152"
        },
        "arrive":15.966,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"main_fsm_inst/i1_4_lut_adj_38099/B",
            "phy_name":"main_fsm_inst.SLICE_2265/B0"
        },
        "pin1":
        {
            "log_name":"main_fsm_inst/i1_4_lut_adj_38099/Z",
            "phy_name":"main_fsm_inst.SLICE_2265/F0"
        },
        "arrive":16.416,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/n20154",
            "phy_name":"main_fsm_inst.n20154"
        },
        "arrive":18.853,
        "delay":2.437
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"main_fsm_inst/i41_4_lut/D",
            "phy_name":"main_fsm_inst.SLICE_2269/C0"
        },
        "pin1":
        {
            "log_name":"main_fsm_inst/i41_4_lut/Z",
            "phy_name":"main_fsm_inst.SLICE_2269/F0"
        },
        "arrive":19.303,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/n16_adj_5252",
            "phy_name":"main_fsm_inst.n16_adj_5252"
        },
        "arrive":22.071,
        "delay":2.768
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"main_fsm_inst/i42_4_lut_adj_38086/D",
            "phy_name":"main_fsm_inst.SLICE_2268/D0"
        },
        "pin1":
        {
            "log_name":"main_fsm_inst/i42_4_lut_adj_38086/Z",
            "phy_name":"main_fsm_inst.SLICE_2268/F0"
        },
        "arrive":22.521,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/n25_adj_5250",
            "phy_name":"main_fsm_inst.n25_adj_5250"
        },
        "arrive":24.693,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"main_fsm_inst/i1_4_lut_adj_38083/D",
            "phy_name":"main_fsm_inst.SLICE_1811/D0"
        },
        "pin1":
        {
            "log_name":"main_fsm_inst/i1_4_lut_adj_38083/Z",
            "phy_name":"main_fsm_inst.SLICE_1811/F0"
        },
        "arrive":25.170,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/state_5__N_1804[0]",
            "phy_name":"main_fsm_inst.state_5__N_1804[0]"
        },
        "arrive":25.170,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

main_fsm_inst/timer_i2/CK->main_fsm_inst/timer_i2/Q
                                          SLICE_R13C14C   CLK_TO_Q0_DELAY  1.391         7.411  15      
main_fsm_inst/timer[2]                                    NET DELAY        2.079         9.490  1       
main_fsm_inst/i1_2_lut_adj_38101/A->main_fsm_inst/i1_2_lut_adj_38101/Z
                                          SLICE_R12C14B   B1_TO_F1_DELAY   0.450         9.940  1       
main_fsm_inst/n41587                                      NET DELAY        3.086        13.026  1       
main_fsm_inst/i1_4_lut_adj_38100/C->main_fsm_inst/i1_4_lut_adj_38100/Z
                                          SLICE_R12C15A   B1_TO_F1_DELAY   0.450        13.476  2       
main_fsm_inst/n20152                                      NET DELAY        2.490        15.966  1       
main_fsm_inst/i1_4_lut_adj_38099/B->main_fsm_inst/i1_4_lut_adj_38099/Z
                                          SLICE_R12C16A   B0_TO_F0_DELAY   0.450        16.416  4       
main_fsm_inst/n20154                                      NET DELAY        2.437        18.853  1       
main_fsm_inst/i41_4_lut/D->main_fsm_inst/i41_4_lut/Z
                                          SLICE_R13C17B   C0_TO_F0_DELAY   0.450        19.303  1       
main_fsm_inst/n16_adj_5252                                NET DELAY        2.768        22.071  1       
main_fsm_inst/i42_4_lut_adj_38086/D->main_fsm_inst/i42_4_lut_adj_38086/Z
                                          SLICE_R12C15C   D0_TO_F0_DELAY   0.450        22.521  1       
main_fsm_inst/n25_adj_5250                                NET DELAY        2.172        24.693  1       
main_fsm_inst/i1_4_lut_adj_38083/D->main_fsm_inst/i1_4_lut_adj_38083/Z
                                          SLICE_R13C16B   D0_TO_F0_DELAY   0.477        25.170  1       
main_fsm_inst/state_5__N_1804[0] ( DI0 )                  NET DELAY        0.000        25.170  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"main_fsm_inst/state_i0/CK",
        "phy_name":"main_fsm_inst.SLICE_1811/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.169  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -3.964  




++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/Q  (SLICE_R19C16C)
Path End         : signal_filter_int/sc_fifo_inst/lscc_fifo_inst/MISC.rd_flag_addr_p1_r_i6/D  (SLICE_R19C19D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 7
Delay Ratio      : 78.5% (route), 21.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -3.937 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_r_c/CK",
        "phy_name":"signal_filter_int.dft_inst.fifo.lscc_fifo_ip.SLICE_835/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/Q",
        "phy_name":"signal_filter_int.dft_inst.fifo.lscc_fifo_ip.SLICE_835/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/MISC.rd_flag_addr_p1_r_i6/D",
        "phy_name":"SLICE_445/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/CK",
            "phy_name":"signal_filter_int.dft_inst.fifo.lscc_fifo_ip.SLICE_835/CLK"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/Q",
            "phy_name":"signal_filter_int.dft_inst.fifo.lscc_fifo_ip.SLICE_835/Q1"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/fifo/lscc_fifo_ip/fifo_full",
            "phy_name":"signal_filter_int.fifo_full"
        },
        "arrive":9.490,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/i1_3_lut/A",
            "phy_name":"signal_filter_int.SLICE_3716/B0"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/i1_3_lut/Z",
            "phy_name":"signal_filter_int.SLICE_3716/F0"
        },
        "arrive":9.940,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/n41433",
            "phy_name":"signal_filter_int.n41433"
        },
        "arrive":12.496,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/i36211_4_lut/C",
            "phy_name":"signal_filter_int.SLICE_2443/A1"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/i36211_4_lut/Z",
            "phy_name":"signal_filter_int.SLICE_2443/F1"
        },
        "arrive":12.946,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/fifo_rd",
            "phy_name":"signal_filter_int.fifo_rd"
        },
        "arrive":15.714,
        "delay":2.768
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_8__I_0_i2_3_lut_rep_1161_4_lut/A",
            "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_2460/D0"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_8__I_0_i2_3_lut_rep_1161_4_lut/Z",
            "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_2460/F0"
        },
        "arrive":16.164,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44478",
            "phy_name":"n44478"
        },
        "arrive":18.720,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26490_2_lut_rep_1126_4_lut/D",
            "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_2458/A1"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26490_2_lut_rep_1126_4_lut/Z",
            "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_2458/F1"
        },
        "arrive":19.170,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44443",
            "phy_name":"n44443"
        },
        "arrive":21.660,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26511_2_lut_rep_1079_3_lut_4_lut/B",
            "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_2459/B1"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26511_2_lut_rep_1079_3_lut_4_lut/Z",
            "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_2459/F1"
        },
        "arrive":22.110,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44396",
            "phy_name":"n44396"
        },
        "arrive":24.666,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"SLICE_445/A0",
            "phy_name":"SLICE_445/A0"
        },
        "pin1":
        {
            "log_name":"SLICE_445/F0",
            "phy_name":"SLICE_445/F0"
        },
        "arrive":25.143,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"rd_addr_p1_r_8__N_2347_adj_5546[6]$n181",
            "phy_name":"rd_addr_p1_r_8__N_2347_adj_5546[6]$n181"
        },
        "arrive":25.143,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/CK->signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/Q
                                          SLICE_R19C16C   CLK_TO_Q1_DELAY  1.391         7.411  8       
signal_filter_int/dft_inst/fifo/lscc_fifo_ip/fifo_full
                                                          NET DELAY        2.079         9.490  1       
signal_filter_int/i1_3_lut/A->signal_filter_int/i1_3_lut/Z
                                          SLICE_R18C17B   B0_TO_F0_DELAY   0.450         9.940  2       
signal_filter_int/n41433                                  NET DELAY        2.556        12.496  1       
signal_filter_int/i36211_4_lut/C->signal_filter_int/i36211_4_lut/Z
                                          SLICE_R17C18B   A1_TO_F1_DELAY   0.450        12.946  13      
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/fifo_rd
                                                          NET DELAY        2.768        15.714  1       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_8__I_0_i2_3_lut_rep_1161_4_lut/A->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_8__I_0_i2_3_lut_rep_1161_4_lut/Z
                                          SLICE_R18C19A   D0_TO_F0_DELAY   0.450        16.164  9       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44478
                                                          NET DELAY        2.556        18.720  1       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26490_2_lut_rep_1126_4_lut/D->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26490_2_lut_rep_1126_4_lut/Z
                                          SLICE_R18C18A   A1_TO_F1_DELAY   0.450        19.170  4       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44443
                                                          NET DELAY        2.490        21.660  1       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26511_2_lut_rep_1079_3_lut_4_lut/B->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26511_2_lut_rep_1079_3_lut_4_lut/Z
                                          SLICE_R18C18B   B1_TO_F1_DELAY   0.450        22.110  3       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44396
                                                          NET DELAY        2.556        24.666  1       
SLICE_445/A0->SLICE_445/F0                SLICE_R19C19D   A0_TO_F0_DELAY   0.477        25.143  1       
rd_addr_p1_r_8__N_2347_adj_5546[6]$n181 ( DI0 )
                                                          NET DELAY        0.000        25.143  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/MISC.rd_flag_addr_p1_r_i6/CK",
        "phy_name":"SLICE_445/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.142  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -3.937  




++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/Q  (SLICE_R19C16C)
Path End         : signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_p1cmp_r_i6/D  (SLICE_R19C19B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 7
Delay Ratio      : 78.5% (route), 21.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -3.937 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_r_c/CK",
        "phy_name":"signal_filter_int.dft_inst.fifo.lscc_fifo_ip.SLICE_835/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/Q",
        "phy_name":"signal_filter_int.dft_inst.fifo.lscc_fifo_ip.SLICE_835/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_p1cmp_r_i6/D",
        "phy_name":"SLICE_407/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/CK",
            "phy_name":"signal_filter_int.dft_inst.fifo.lscc_fifo_ip.SLICE_835/CLK"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/Q",
            "phy_name":"signal_filter_int.dft_inst.fifo.lscc_fifo_ip.SLICE_835/Q1"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/fifo/lscc_fifo_ip/fifo_full",
            "phy_name":"signal_filter_int.fifo_full"
        },
        "arrive":9.490,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/i1_3_lut/A",
            "phy_name":"signal_filter_int.SLICE_3716/B0"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/i1_3_lut/Z",
            "phy_name":"signal_filter_int.SLICE_3716/F0"
        },
        "arrive":9.940,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/n41433",
            "phy_name":"signal_filter_int.n41433"
        },
        "arrive":12.496,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/i36211_4_lut/C",
            "phy_name":"signal_filter_int.SLICE_2443/A1"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/i36211_4_lut/Z",
            "phy_name":"signal_filter_int.SLICE_2443/F1"
        },
        "arrive":12.946,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/fifo_rd",
            "phy_name":"signal_filter_int.fifo_rd"
        },
        "arrive":15.714,
        "delay":2.768
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_8__I_0_i2_3_lut_rep_1161_4_lut/A",
            "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_2460/D0"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_8__I_0_i2_3_lut_rep_1161_4_lut/Z",
            "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_2460/F0"
        },
        "arrive":16.164,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44478",
            "phy_name":"n44478"
        },
        "arrive":18.720,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26490_2_lut_rep_1126_4_lut/D",
            "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_2458/A1"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26490_2_lut_rep_1126_4_lut/Z",
            "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_2458/F1"
        },
        "arrive":19.170,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44443",
            "phy_name":"n44443"
        },
        "arrive":21.660,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26511_2_lut_rep_1079_3_lut_4_lut/B",
            "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_2459/B1"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26511_2_lut_rep_1079_3_lut_4_lut/Z",
            "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_2459/F1"
        },
        "arrive":22.110,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44396",
            "phy_name":"n44396"
        },
        "arrive":24.666,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"SLICE_407/A0",
            "phy_name":"SLICE_407/A0"
        },
        "pin1":
        {
            "log_name":"SLICE_407/F0",
            "phy_name":"SLICE_407/F0"
        },
        "arrive":25.143,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"rd_addr_p1_r_8__N_2347_adj_5546[6]$n180",
            "phy_name":"rd_addr_p1_r_8__N_2347_adj_5546[6]$n180"
        },
        "arrive":25.143,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/CK->signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/Q
                                          SLICE_R19C16C   CLK_TO_Q1_DELAY  1.391         7.411  8       
signal_filter_int/dft_inst/fifo/lscc_fifo_ip/fifo_full
                                                          NET DELAY        2.079         9.490  1       
signal_filter_int/i1_3_lut/A->signal_filter_int/i1_3_lut/Z
                                          SLICE_R18C17B   B0_TO_F0_DELAY   0.450         9.940  2       
signal_filter_int/n41433                                  NET DELAY        2.556        12.496  1       
signal_filter_int/i36211_4_lut/C->signal_filter_int/i36211_4_lut/Z
                                          SLICE_R17C18B   A1_TO_F1_DELAY   0.450        12.946  13      
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/fifo_rd
                                                          NET DELAY        2.768        15.714  1       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_8__I_0_i2_3_lut_rep_1161_4_lut/A->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_8__I_0_i2_3_lut_rep_1161_4_lut/Z
                                          SLICE_R18C19A   D0_TO_F0_DELAY   0.450        16.164  9       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44478
                                                          NET DELAY        2.556        18.720  1       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26490_2_lut_rep_1126_4_lut/D->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26490_2_lut_rep_1126_4_lut/Z
                                          SLICE_R18C18A   A1_TO_F1_DELAY   0.450        19.170  4       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44443
                                                          NET DELAY        2.490        21.660  1       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26511_2_lut_rep_1079_3_lut_4_lut/B->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26511_2_lut_rep_1079_3_lut_4_lut/Z
                                          SLICE_R18C18B   B1_TO_F1_DELAY   0.450        22.110  3       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44396
                                                          NET DELAY        2.556        24.666  1       
SLICE_407/A0->SLICE_407/F0                SLICE_R19C19B   A0_TO_F0_DELAY   0.477        25.143  1       
rd_addr_p1_r_8__N_2347_adj_5546[6]$n180 ( DI0 )
                                                          NET DELAY        0.000        25.143  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_p1cmp_r_i6/CK",
        "phy_name":"SLICE_407/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.142  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -3.937  




++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/Q  (SLICE_R19C16C)
Path End         : signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_p1_r_i6/D  (SLICE_R19C19A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 7
Delay Ratio      : 78.5% (route), 21.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -3.937 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_r_c/CK",
        "phy_name":"signal_filter_int.dft_inst.fifo.lscc_fifo_ip.SLICE_835/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/Q",
        "phy_name":"signal_filter_int.dft_inst.fifo.lscc_fifo_ip.SLICE_835/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_p1_r_i6/D",
        "phy_name":"SLICE_399/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/CK",
            "phy_name":"signal_filter_int.dft_inst.fifo.lscc_fifo_ip.SLICE_835/CLK"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/Q",
            "phy_name":"signal_filter_int.dft_inst.fifo.lscc_fifo_ip.SLICE_835/Q1"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/fifo/lscc_fifo_ip/fifo_full",
            "phy_name":"signal_filter_int.fifo_full"
        },
        "arrive":9.490,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/i1_3_lut/A",
            "phy_name":"signal_filter_int.SLICE_3716/B0"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/i1_3_lut/Z",
            "phy_name":"signal_filter_int.SLICE_3716/F0"
        },
        "arrive":9.940,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/n41433",
            "phy_name":"signal_filter_int.n41433"
        },
        "arrive":12.496,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/i36211_4_lut/C",
            "phy_name":"signal_filter_int.SLICE_2443/A1"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/i36211_4_lut/Z",
            "phy_name":"signal_filter_int.SLICE_2443/F1"
        },
        "arrive":12.946,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/fifo_rd",
            "phy_name":"signal_filter_int.fifo_rd"
        },
        "arrive":15.714,
        "delay":2.768
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_8__I_0_i2_3_lut_rep_1161_4_lut/A",
            "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_2460/D0"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_8__I_0_i2_3_lut_rep_1161_4_lut/Z",
            "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_2460/F0"
        },
        "arrive":16.164,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44478",
            "phy_name":"n44478"
        },
        "arrive":18.720,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26490_2_lut_rep_1126_4_lut/D",
            "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_2458/A1"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26490_2_lut_rep_1126_4_lut/Z",
            "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_2458/F1"
        },
        "arrive":19.170,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44443",
            "phy_name":"n44443"
        },
        "arrive":21.660,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26511_2_lut_rep_1079_3_lut_4_lut/B",
            "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_2459/B1"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26511_2_lut_rep_1079_3_lut_4_lut/Z",
            "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_2459/F1"
        },
        "arrive":22.110,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44396",
            "phy_name":"n44396"
        },
        "arrive":24.666,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i18694_3_lut_4_lut_4_lut/C",
            "phy_name":"SLICE_399/A0"
        },
        "pin1":
        {
            "log_name":"i18694_3_lut_4_lut_4_lut/Z",
            "phy_name":"SLICE_399/F0"
        },
        "arrive":25.143,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"rd_addr_p1_r_8__N_2347_adj_5546[6]",
            "phy_name":"rd_addr_p1_r_8__N_2347_adj_5546[6]"
        },
        "arrive":25.143,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/CK->signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/Q
                                          SLICE_R19C16C   CLK_TO_Q1_DELAY  1.391         7.411  8       
signal_filter_int/dft_inst/fifo/lscc_fifo_ip/fifo_full
                                                          NET DELAY        2.079         9.490  1       
signal_filter_int/i1_3_lut/A->signal_filter_int/i1_3_lut/Z
                                          SLICE_R18C17B   B0_TO_F0_DELAY   0.450         9.940  2       
signal_filter_int/n41433                                  NET DELAY        2.556        12.496  1       
signal_filter_int/i36211_4_lut/C->signal_filter_int/i36211_4_lut/Z
                                          SLICE_R17C18B   A1_TO_F1_DELAY   0.450        12.946  13      
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/fifo_rd
                                                          NET DELAY        2.768        15.714  1       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_8__I_0_i2_3_lut_rep_1161_4_lut/A->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_8__I_0_i2_3_lut_rep_1161_4_lut/Z
                                          SLICE_R18C19A   D0_TO_F0_DELAY   0.450        16.164  9       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44478
                                                          NET DELAY        2.556        18.720  1       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26490_2_lut_rep_1126_4_lut/D->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26490_2_lut_rep_1126_4_lut/Z
                                          SLICE_R18C18A   A1_TO_F1_DELAY   0.450        19.170  4       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44443
                                                          NET DELAY        2.490        21.660  1       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26511_2_lut_rep_1079_3_lut_4_lut/B->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26511_2_lut_rep_1079_3_lut_4_lut/Z
                                          SLICE_R18C18B   B1_TO_F1_DELAY   0.450        22.110  3       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44396
                                                          NET DELAY        2.556        24.666  1       
i18694_3_lut_4_lut_4_lut/C->i18694_3_lut_4_lut_4_lut/Z
                                          SLICE_R19C19A   A0_TO_F0_DELAY   0.477        25.143  1       
rd_addr_p1_r_8__N_2347_adj_5546[6] ( DI0 )
                                                          NET DELAY        0.000        25.143  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_p1_r_i6/CK",
        "phy_name":"SLICE_399/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.142  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -3.937  




++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : main_fsm_inst/timer_i12/Q  (SLICE_R11C15B)
Path End         : main_fsm_inst/PDamp/D  (SLICE_R13C11C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 80.8% (route), 19.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -3.912 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"main_fsm_inst/timer_i12/CK",
        "phy_name":"main_fsm_inst.SLICE_1919/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"main_fsm_inst/timer_i12/Q",
        "phy_name":"main_fsm_inst.SLICE_1919/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"main_fsm_inst/PDamp/D",
        "phy_name":"main_fsm_inst.SLICE_1799/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"main_fsm_inst/timer_i12/CK",
            "phy_name":"main_fsm_inst.SLICE_1919/CLK"
        },
        "pin1":
        {
            "log_name":"main_fsm_inst/timer_i12/Q",
            "phy_name":"main_fsm_inst.SLICE_1919/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/timer[12]",
            "phy_name":"main_fsm_inst.timer[12]"
        },
        "arrive":12.643,
        "delay":5.232
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"main_fsm_inst/pdamp_start_15__I_0_i20_3_lut_3_lut/B",
            "phy_name":"main_fsm_inst.SLICE_3138/D1"
        },
        "pin1":
        {
            "log_name":"main_fsm_inst/pdamp_start_15__I_0_i20_3_lut_3_lut/Z",
            "phy_name":"main_fsm_inst.SLICE_3138/F1"
        },
        "arrive":13.093,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/n20_adj_5318",
            "phy_name":"main_fsm_inst.n20_adj_5318"
        },
        "arrive":15.265,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"main_fsm_inst/pdamp_start_15__I_0_i22_4_lut/B",
            "phy_name":"main_fsm_inst.SLICE_2293/D1"
        },
        "pin1":
        {
            "log_name":"main_fsm_inst/pdamp_start_15__I_0_i22_4_lut/Z",
            "phy_name":"main_fsm_inst.SLICE_2293/F1"
        },
        "arrive":15.715,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/n22_adj_5328",
            "phy_name":"main_fsm_inst.n22_adj_5328"
        },
        "arrive":18.483,
        "delay":2.768
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"main_fsm_inst/pdamp_start_15__I_0_i24_4_lut/B",
            "phy_name":"main_fsm_inst.SLICE_2292/D0"
        },
        "pin1":
        {
            "log_name":"main_fsm_inst/pdamp_start_15__I_0_i24_4_lut/Z",
            "phy_name":"main_fsm_inst.SLICE_2292/F0"
        },
        "arrive":18.933,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/n24_adj_5322",
            "phy_name":"main_fsm_inst.n24_adj_5322"
        },
        "arrive":21.423,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"main_fsm_inst/pdamp_start_15__I_0_i32_4_lut/A",
            "phy_name":"main_fsm_inst.SLICE_2286/B1"
        },
        "pin1":
        {
            "log_name":"main_fsm_inst/pdamp_start_15__I_0_i32_4_lut/Z",
            "phy_name":"main_fsm_inst.SLICE_2286/F1"
        },
        "arrive":21.873,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/PDamp_N_2036",
            "phy_name":"main_fsm_inst.PDamp_N_2036"
        },
        "arrive":24.641,
        "delay":2.768
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"main_fsm_inst/PDamp_I_0_4_lut/A",
            "phy_name":"main_fsm_inst.SLICE_1799/D0"
        },
        "pin1":
        {
            "log_name":"main_fsm_inst/PDamp_I_0_4_lut/Z",
            "phy_name":"main_fsm_inst.SLICE_1799/F0"
        },
        "arrive":25.118,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/PDamp_N_2035",
            "phy_name":"main_fsm_inst.PDamp_N_2035"
        },
        "arrive":25.118,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

main_fsm_inst/timer_i12/CK->main_fsm_inst/timer_i12/Q
                                          SLICE_R11C15B   CLK_TO_Q0_DELAY  1.391         7.411  15      
main_fsm_inst/timer[12]                                   NET DELAY        5.232        12.643  1       
main_fsm_inst/pdamp_start_15__I_0_i20_3_lut_3_lut/B->main_fsm_inst/pdamp_start_15__I_0_i20_3_lut_3_lut/Z
                                          SLICE_R13C6A    D1_TO_F1_DELAY   0.450        13.093  1       
main_fsm_inst/n20_adj_5318                                NET DELAY        2.172        15.265  1       
main_fsm_inst/pdamp_start_15__I_0_i22_4_lut/B->main_fsm_inst/pdamp_start_15__I_0_i22_4_lut/Z
                                          SLICE_R13C6B    D1_TO_F1_DELAY   0.450        15.715  1       
main_fsm_inst/n22_adj_5328                                NET DELAY        2.768        18.483  1       
main_fsm_inst/pdamp_start_15__I_0_i24_4_lut/B->main_fsm_inst/pdamp_start_15__I_0_i24_4_lut/Z
                                          SLICE_R13C7B    D0_TO_F0_DELAY   0.450        18.933  1       
main_fsm_inst/n24_adj_5322                                NET DELAY        2.490        21.423  1       
main_fsm_inst/pdamp_start_15__I_0_i32_4_lut/A->main_fsm_inst/pdamp_start_15__I_0_i32_4_lut/Z
                                          SLICE_R13C8C    B1_TO_F1_DELAY   0.450        21.873  1       
main_fsm_inst/PDamp_N_2036                                NET DELAY        2.768        24.641  1       
main_fsm_inst/PDamp_I_0_4_lut/A->main_fsm_inst/PDamp_I_0_4_lut/Z
                                          SLICE_R13C11C   D0_TO_F0_DELAY   0.477        25.118  1       
main_fsm_inst/PDamp_N_2035 ( DI0 )                        NET DELAY        0.000        25.118  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"main_fsm_inst/PDamp/CK",
        "phy_name":"main_fsm_inst.SLICE_1799/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.117  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -3.912  




++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : PDamp_time_i0_i0/D  (SLICE_R15C14C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 7
Delay Ratio      : 78.4% (route), 21.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -3.845 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"PDamp_time_i0_i0/D",
        "phy_name":"SLICE_272/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/CK",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/CLK"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/addr_reg__i13/Q",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2032/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/m_axil_awaddr[12]",
            "phy_name":"m_axil_awaddr[12]"
        },
        "arrive":9.490,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_38409/B",
            "phy_name":"SLICE_4124/B0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_38409/Z",
            "phy_name":"SLICE_4124/F0"
        },
        "arrive":9.940,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n41543",
            "phy_name":"n41543"
        },
        "arrive":12.112,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38404/C",
            "phy_name":"SLICE_2801/D1"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38404/Z",
            "phy_name":"SLICE_2801/F1"
        },
        "arrive":12.562,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n26",
            "phy_name":"n26"
        },
        "arrive":14.999,
        "delay":2.437
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_rep_1200_3_lut_4_lut/B",
            "phy_name":"SLICE_2840/C0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_rep_1200_3_lut_4_lut/Z",
            "phy_name":"SLICE_2840/F0"
        },
        "arrive":15.449,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n44517",
            "phy_name":"n44517"
        },
        "arrive":17.621,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38402/D",
            "phy_name":"SLICE_2254/D0"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38402/Z",
            "phy_name":"SLICE_2254/F0"
        },
        "arrive":18.071,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n13_2",
            "phy_name":"n13_2"
        },
        "arrive":20.243,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_4_lut_adj_38408/B",
            "phy_name":"SLICE_2894/D0"
        },
        "pin1":
        {
            "log_name":"i1_4_lut_adj_38408/Z",
            "phy_name":"SLICE_2894/F0"
        },
        "arrive":20.693,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n19641",
            "phy_name":"n19641"
        },
        "arrive":24.574,
        "delay":3.881
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2480_3_lut/C",
            "phy_name":"SLICE_272/D1"
        },
        "pin1":
        {
            "log_name":"i2480_3_lut/Z",
            "phy_name":"SLICE_272/F1"
        },
        "arrive":25.051,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n32_adj_5498",
            "phy_name":"n32_adj_5498"
        },
        "arrive":25.051,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.437        14.999  1       
i1_2_lut_rep_1200_3_lut_4_lut/B->i1_2_lut_rep_1200_3_lut_4_lut/Z
                                          SLICE_R11C17B   C0_TO_F0_DELAY   0.450        15.449  2       
n44517                                                    NET DELAY        2.172        17.621  1       
i1_4_lut_adj_38402/D->i1_4_lut_adj_38402/Z
                                          SLICE_R11C17D   D0_TO_F0_DELAY   0.450        18.071  3       
n13_2                                                     NET DELAY        2.172        20.243  1       
i1_4_lut_adj_38408/B->i1_4_lut_adj_38408/Z
                                          SLICE_R10C16B   D0_TO_F0_DELAY   0.450        20.693  9       
n19641                                                    NET DELAY        3.881        24.574  1       
i2480_3_lut/C->i2480_3_lut/Z              SLICE_R15C14C   D1_TO_F1_DELAY   0.477        25.051  1       
n32_adj_5498 ( DI1 )                                      NET DELAY        0.000        25.051  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"PnHV_time_i0_i0/CK",
        "phy_name":"SLICE_272/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.050  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -3.845  




++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/Q  (SLICE_R19C16C)
Path End         : signal_filter_int/sc_fifo_inst/lscc_fifo_inst/MISC.rd_flag_addr_p1_r_i7/D  (SLICE_R19C19D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 7
Delay Ratio      : 78.3% (route), 21.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -3.831 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_r_c/CK",
        "phy_name":"signal_filter_int.dft_inst.fifo.lscc_fifo_ip.SLICE_835/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/Q",
        "phy_name":"signal_filter_int.dft_inst.fifo.lscc_fifo_ip.SLICE_835/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/MISC.rd_flag_addr_p1_r_i7/D",
        "phy_name":"SLICE_445/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/CK",
            "phy_name":"signal_filter_int.dft_inst.fifo.lscc_fifo_ip.SLICE_835/CLK"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/Q",
            "phy_name":"signal_filter_int.dft_inst.fifo.lscc_fifo_ip.SLICE_835/Q1"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/fifo/lscc_fifo_ip/fifo_full",
            "phy_name":"signal_filter_int.fifo_full"
        },
        "arrive":9.490,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/i1_3_lut/A",
            "phy_name":"signal_filter_int.SLICE_3716/B0"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/i1_3_lut/Z",
            "phy_name":"signal_filter_int.SLICE_3716/F0"
        },
        "arrive":9.940,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/n41433",
            "phy_name":"signal_filter_int.n41433"
        },
        "arrive":12.496,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/i36211_4_lut/C",
            "phy_name":"signal_filter_int.SLICE_2443/A1"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/i36211_4_lut/Z",
            "phy_name":"signal_filter_int.SLICE_2443/F1"
        },
        "arrive":12.946,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/fifo_rd",
            "phy_name":"signal_filter_int.fifo_rd"
        },
        "arrive":15.714,
        "delay":2.768
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_8__I_0_i1_3_lut_rep_1147_4_lut/A",
            "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_3510/D1"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_8__I_0_i1_3_lut_rep_1147_4_lut/Z",
            "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_3510/F1"
        },
        "arrive":16.164,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44464",
            "phy_name":"n44464"
        },
        "arrive":19.316,
        "delay":3.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26497_2_lut_rep_1108_3_lut/B",
            "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_2460/A1"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26497_2_lut_rep_1108_3_lut/Z",
            "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_2460/F1"
        },
        "arrive":19.766,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44425",
            "phy_name":"n44425"
        },
        "arrive":21.938,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26518_2_lut_rep_1066_3_lut_4_lut/B",
            "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_2461/D1"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26518_2_lut_rep_1066_3_lut_4_lut/Z",
            "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_2461/F1"
        },
        "arrive":22.388,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44383",
            "phy_name":"n44383"
        },
        "arrive":24.560,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"SLICE_445/D1",
            "phy_name":"SLICE_445/D1"
        },
        "pin1":
        {
            "log_name":"SLICE_445/F1",
            "phy_name":"SLICE_445/F1"
        },
        "arrive":25.037,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"rd_addr_p1_r_8__N_2347_adj_5546[7]$n183",
            "phy_name":"rd_addr_p1_r_8__N_2347_adj_5546[7]$n183"
        },
        "arrive":25.037,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/CK->signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/Q
                                          SLICE_R19C16C   CLK_TO_Q1_DELAY  1.391         7.411  8       
signal_filter_int/dft_inst/fifo/lscc_fifo_ip/fifo_full
                                                          NET DELAY        2.079         9.490  1       
signal_filter_int/i1_3_lut/A->signal_filter_int/i1_3_lut/Z
                                          SLICE_R18C17B   B0_TO_F0_DELAY   0.450         9.940  2       
signal_filter_int/n41433                                  NET DELAY        2.556        12.496  1       
signal_filter_int/i36211_4_lut/C->signal_filter_int/i36211_4_lut/Z
                                          SLICE_R17C18B   A1_TO_F1_DELAY   0.450        12.946  13      
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/fifo_rd
                                                          NET DELAY        2.768        15.714  1       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_8__I_0_i1_3_lut_rep_1147_4_lut/A->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_8__I_0_i1_3_lut_rep_1147_4_lut/Z
                                          SLICE_R18C21C   D1_TO_F1_DELAY   0.450        16.164  8       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44464
                                                          NET DELAY        3.152        19.316  1       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26497_2_lut_rep_1108_3_lut/B->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26497_2_lut_rep_1108_3_lut/Z
                                          SLICE_R18C19A   A1_TO_F1_DELAY   0.450        19.766  4       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44425
                                                          NET DELAY        2.172        21.938  1       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26518_2_lut_rep_1066_3_lut_4_lut/B->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26518_2_lut_rep_1066_3_lut_4_lut/Z
                                          SLICE_R18C19B   D1_TO_F1_DELAY   0.450        22.388  3       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44383
                                                          NET DELAY        2.172        24.560  1       
SLICE_445/D1->SLICE_445/F1                SLICE_R19C19D   D1_TO_F1_DELAY   0.477        25.037  1       
rd_addr_p1_r_8__N_2347_adj_5546[7]$n183 ( DI1 )
                                                          NET DELAY        0.000        25.037  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/MISC.rd_flag_addr_p1_r_i6/CK",
        "phy_name":"SLICE_445/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.036  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -3.831  




++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/Q  (SLICE_R19C16C)
Path End         : signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_p1cmp_r_i7/D  (SLICE_R19C19B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 7
Delay Ratio      : 78.3% (route), 21.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -3.831 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_r_c/CK",
        "phy_name":"signal_filter_int.dft_inst.fifo.lscc_fifo_ip.SLICE_835/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/Q",
        "phy_name":"signal_filter_int.dft_inst.fifo.lscc_fifo_ip.SLICE_835/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_p1cmp_r_i7/D",
        "phy_name":"SLICE_407/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/CK",
            "phy_name":"signal_filter_int.dft_inst.fifo.lscc_fifo_ip.SLICE_835/CLK"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/Q",
            "phy_name":"signal_filter_int.dft_inst.fifo.lscc_fifo_ip.SLICE_835/Q1"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/fifo/lscc_fifo_ip/fifo_full",
            "phy_name":"signal_filter_int.fifo_full"
        },
        "arrive":9.490,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/i1_3_lut/A",
            "phy_name":"signal_filter_int.SLICE_3716/B0"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/i1_3_lut/Z",
            "phy_name":"signal_filter_int.SLICE_3716/F0"
        },
        "arrive":9.940,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/n41433",
            "phy_name":"signal_filter_int.n41433"
        },
        "arrive":12.496,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/i36211_4_lut/C",
            "phy_name":"signal_filter_int.SLICE_2443/A1"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/i36211_4_lut/Z",
            "phy_name":"signal_filter_int.SLICE_2443/F1"
        },
        "arrive":12.946,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/fifo_rd",
            "phy_name":"signal_filter_int.fifo_rd"
        },
        "arrive":15.714,
        "delay":2.768
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_8__I_0_i1_3_lut_rep_1147_4_lut/A",
            "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_3510/D1"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_8__I_0_i1_3_lut_rep_1147_4_lut/Z",
            "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_3510/F1"
        },
        "arrive":16.164,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44464",
            "phy_name":"n44464"
        },
        "arrive":19.316,
        "delay":3.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26497_2_lut_rep_1108_3_lut/B",
            "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_2460/A1"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26497_2_lut_rep_1108_3_lut/Z",
            "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_2460/F1"
        },
        "arrive":19.766,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44425",
            "phy_name":"n44425"
        },
        "arrive":21.938,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26518_2_lut_rep_1066_3_lut_4_lut/B",
            "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_2461/D1"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26518_2_lut_rep_1066_3_lut_4_lut/Z",
            "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_2461/F1"
        },
        "arrive":22.388,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44383",
            "phy_name":"n44383"
        },
        "arrive":24.560,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"SLICE_407/D1",
            "phy_name":"SLICE_407/D1"
        },
        "pin1":
        {
            "log_name":"SLICE_407/F1",
            "phy_name":"SLICE_407/F1"
        },
        "arrive":25.037,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"rd_addr_p1_r_8__N_2347_adj_5546[7]$n182",
            "phy_name":"rd_addr_p1_r_8__N_2347_adj_5546[7]$n182"
        },
        "arrive":25.037,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/CK->signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/Q
                                          SLICE_R19C16C   CLK_TO_Q1_DELAY  1.391         7.411  8       
signal_filter_int/dft_inst/fifo/lscc_fifo_ip/fifo_full
                                                          NET DELAY        2.079         9.490  1       
signal_filter_int/i1_3_lut/A->signal_filter_int/i1_3_lut/Z
                                          SLICE_R18C17B   B0_TO_F0_DELAY   0.450         9.940  2       
signal_filter_int/n41433                                  NET DELAY        2.556        12.496  1       
signal_filter_int/i36211_4_lut/C->signal_filter_int/i36211_4_lut/Z
                                          SLICE_R17C18B   A1_TO_F1_DELAY   0.450        12.946  13      
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/fifo_rd
                                                          NET DELAY        2.768        15.714  1       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_8__I_0_i1_3_lut_rep_1147_4_lut/A->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_8__I_0_i1_3_lut_rep_1147_4_lut/Z
                                          SLICE_R18C21C   D1_TO_F1_DELAY   0.450        16.164  8       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44464
                                                          NET DELAY        3.152        19.316  1       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26497_2_lut_rep_1108_3_lut/B->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26497_2_lut_rep_1108_3_lut/Z
                                          SLICE_R18C19A   A1_TO_F1_DELAY   0.450        19.766  4       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44425
                                                          NET DELAY        2.172        21.938  1       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26518_2_lut_rep_1066_3_lut_4_lut/B->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26518_2_lut_rep_1066_3_lut_4_lut/Z
                                          SLICE_R18C19B   D1_TO_F1_DELAY   0.450        22.388  3       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44383
                                                          NET DELAY        2.172        24.560  1       
SLICE_407/D1->SLICE_407/F1                SLICE_R19C19B   D1_TO_F1_DELAY   0.477        25.037  1       
rd_addr_p1_r_8__N_2347_adj_5546[7]$n182 ( DI1 )
                                                          NET DELAY        0.000        25.037  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_p1cmp_r_i6/CK",
        "phy_name":"SLICE_407/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.036  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -3.831  




++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/Q  (SLICE_R19C16C)
Path End         : signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_p1_r_i7/D  (SLICE_R19C19A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 7
Delay Ratio      : 78.3% (route), 21.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -3.831 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_r_c/CK",
        "phy_name":"signal_filter_int.dft_inst.fifo.lscc_fifo_ip.SLICE_835/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/Q",
        "phy_name":"signal_filter_int.dft_inst.fifo.lscc_fifo_ip.SLICE_835/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_p1_r_i7/D",
        "phy_name":"SLICE_399/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/CK",
            "phy_name":"signal_filter_int.dft_inst.fifo.lscc_fifo_ip.SLICE_835/CLK"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/Q",
            "phy_name":"signal_filter_int.dft_inst.fifo.lscc_fifo_ip.SLICE_835/Q1"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/fifo/lscc_fifo_ip/fifo_full",
            "phy_name":"signal_filter_int.fifo_full"
        },
        "arrive":9.490,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/i1_3_lut/A",
            "phy_name":"signal_filter_int.SLICE_3716/B0"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/i1_3_lut/Z",
            "phy_name":"signal_filter_int.SLICE_3716/F0"
        },
        "arrive":9.940,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/n41433",
            "phy_name":"signal_filter_int.n41433"
        },
        "arrive":12.496,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/i36211_4_lut/C",
            "phy_name":"signal_filter_int.SLICE_2443/A1"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/i36211_4_lut/Z",
            "phy_name":"signal_filter_int.SLICE_2443/F1"
        },
        "arrive":12.946,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/fifo_rd",
            "phy_name":"signal_filter_int.fifo_rd"
        },
        "arrive":15.714,
        "delay":2.768
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_8__I_0_i1_3_lut_rep_1147_4_lut/A",
            "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_3510/D1"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_8__I_0_i1_3_lut_rep_1147_4_lut/Z",
            "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_3510/F1"
        },
        "arrive":16.164,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44464",
            "phy_name":"n44464"
        },
        "arrive":19.316,
        "delay":3.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26497_2_lut_rep_1108_3_lut/B",
            "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_2460/A1"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26497_2_lut_rep_1108_3_lut/Z",
            "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_2460/F1"
        },
        "arrive":19.766,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44425",
            "phy_name":"n44425"
        },
        "arrive":21.938,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26518_2_lut_rep_1066_3_lut_4_lut/B",
            "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_2461/D1"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26518_2_lut_rep_1066_3_lut_4_lut/Z",
            "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_2461/F1"
        },
        "arrive":22.388,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44383",
            "phy_name":"n44383"
        },
        "arrive":24.560,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i18695_3_lut_4_lut_4_lut/C",
            "phy_name":"SLICE_399/D1"
        },
        "pin1":
        {
            "log_name":"i18695_3_lut_4_lut_4_lut/Z",
            "phy_name":"SLICE_399/F1"
        },
        "arrive":25.037,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"rd_addr_p1_r_8__N_2347_adj_5546[7]",
            "phy_name":"rd_addr_p1_r_8__N_2347_adj_5546[7]"
        },
        "arrive":25.037,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/CK->signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/Q
                                          SLICE_R19C16C   CLK_TO_Q1_DELAY  1.391         7.411  8       
signal_filter_int/dft_inst/fifo/lscc_fifo_ip/fifo_full
                                                          NET DELAY        2.079         9.490  1       
signal_filter_int/i1_3_lut/A->signal_filter_int/i1_3_lut/Z
                                          SLICE_R18C17B   B0_TO_F0_DELAY   0.450         9.940  2       
signal_filter_int/n41433                                  NET DELAY        2.556        12.496  1       
signal_filter_int/i36211_4_lut/C->signal_filter_int/i36211_4_lut/Z
                                          SLICE_R17C18B   A1_TO_F1_DELAY   0.450        12.946  13      
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/fifo_rd
                                                          NET DELAY        2.768        15.714  1       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_8__I_0_i1_3_lut_rep_1147_4_lut/A->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_8__I_0_i1_3_lut_rep_1147_4_lut/Z
                                          SLICE_R18C21C   D1_TO_F1_DELAY   0.450        16.164  8       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44464
                                                          NET DELAY        3.152        19.316  1       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26497_2_lut_rep_1108_3_lut/B->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26497_2_lut_rep_1108_3_lut/Z
                                          SLICE_R18C19A   A1_TO_F1_DELAY   0.450        19.766  4       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44425
                                                          NET DELAY        2.172        21.938  1       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26518_2_lut_rep_1066_3_lut_4_lut/B->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26518_2_lut_rep_1066_3_lut_4_lut/Z
                                          SLICE_R18C19B   D1_TO_F1_DELAY   0.450        22.388  3       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44383
                                                          NET DELAY        2.172        24.560  1       
i18695_3_lut_4_lut_4_lut/C->i18695_3_lut_4_lut_4_lut/Z
                                          SLICE_R19C19A   D1_TO_F1_DELAY   0.477        25.037  1       
rd_addr_p1_r_8__N_2347_adj_5546[7] ( DI1 )
                                                          NET DELAY        0.000        25.037  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_p1_r_i6/CK",
        "phy_name":"SLICE_399/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.036  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -3.831  




++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PnHV_time_i0_i0/Q  (SLICE_R15C14C)
Path End         : main_fsm_inst/pnhv_end_i14/D  (SLICE_R17C10D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 15
Delay Ratio      : 57.8% (route), 42.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -3.799 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"PnHV_time_i0_i0/CK",
        "phy_name":"SLICE_272/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"PnHV_time_i0_i0/Q",
        "phy_name":"SLICE_272/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"main_fsm_inst/pnhv_end_i14/D",
        "phy_name":"main_fsm_inst.SLICE_1871/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PnHV_time_i0_i0/CK",
            "phy_name":"SLICE_272/CLK"
        },
        "pin1":
        {
            "log_name":"PnHV_time_i0_i0/Q",
            "phy_name":"SLICE_272/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/PnHV_time[0]",
            "phy_name":"PnHV_time[0]"
        },
        "arrive":10.682,
        "delay":3.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"main_fsm_inst/i24249_3_lut_4_lut/B",
            "phy_name":"main_fsm_inst.SLICE_2960/B0"
        },
        "pin1":
        {
            "log_name":"main_fsm_inst/i24249_3_lut_4_lut/Z",
            "phy_name":"main_fsm_inst.SLICE_2960/F0"
        },
        "arrive":11.159,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/n4_adj_5220",
            "phy_name":"main_fsm_inst.n4_adj_5220"
        },
        "arrive":11.464,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"main_fsm_inst/i24257_3_lut/C",
            "phy_name":"main_fsm_inst.SLICE_2960/C1"
        },
        "pin1":
        {
            "log_name":"main_fsm_inst/i24257_3_lut/Z",
            "phy_name":"main_fsm_inst.SLICE_2960/F1"
        },
        "arrive":11.941,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/n6_adj_5221",
            "phy_name":"main_fsm_inst.n6_adj_5221"
        },
        "arrive":12.246,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"main_fsm_inst/i24265_3_lut/C",
            "phy_name":"main_fsm_inst.SLICE_2962/C0"
        },
        "pin1":
        {
            "log_name":"main_fsm_inst/i24265_3_lut/Z",
            "phy_name":"main_fsm_inst.SLICE_2962/F0"
        },
        "arrive":12.723,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/n8_adj_5222",
            "phy_name":"main_fsm_inst.n8_adj_5222"
        },
        "arrive":13.028,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"main_fsm_inst/i24273_3_lut/C",
            "phy_name":"main_fsm_inst.SLICE_2962/C1"
        },
        "pin1":
        {
            "log_name":"main_fsm_inst/i24273_3_lut/Z",
            "phy_name":"main_fsm_inst.SLICE_2962/F1"
        },
        "arrive":13.505,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/n10_adj_5223",
            "phy_name":"main_fsm_inst.n10_adj_5223"
        },
        "arrive":13.810,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"main_fsm_inst/i24281_3_lut/C",
            "phy_name":"main_fsm_inst.SLICE_2964/C0"
        },
        "pin1":
        {
            "log_name":"main_fsm_inst/i24281_3_lut/Z",
            "phy_name":"main_fsm_inst.SLICE_2964/F0"
        },
        "arrive":14.287,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/n12_adj_5224",
            "phy_name":"main_fsm_inst.n12_adj_5224"
        },
        "arrive":14.592,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"main_fsm_inst/i24289_3_lut/C",
            "phy_name":"main_fsm_inst.SLICE_2964/C1"
        },
        "pin1":
        {
            "log_name":"main_fsm_inst/i24289_3_lut/Z",
            "phy_name":"main_fsm_inst.SLICE_2964/F1"
        },
        "arrive":15.069,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/n14_adj_5225",
            "phy_name":"main_fsm_inst.n14_adj_5225"
        },
        "arrive":15.374,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"main_fsm_inst/i24297_3_lut/C",
            "phy_name":"main_fsm_inst.SLICE_2966/C0"
        },
        "pin1":
        {
            "log_name":"main_fsm_inst/i24297_3_lut/Z",
            "phy_name":"main_fsm_inst.SLICE_2966/F0"
        },
        "arrive":15.851,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/n16_adj_5226",
            "phy_name":"main_fsm_inst.n16_adj_5226"
        },
        "arrive":16.156,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"main_fsm_inst/i24305_3_lut/C",
            "phy_name":"main_fsm_inst.SLICE_2966/C1"
        },
        "pin1":
        {
            "log_name":"main_fsm_inst/i24305_3_lut/Z",
            "phy_name":"main_fsm_inst.SLICE_2966/F1"
        },
        "arrive":16.633,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/n18_adj_5227",
            "phy_name":"main_fsm_inst.n18_adj_5227"
        },
        "arrive":16.938,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"main_fsm_inst/i24313_3_lut/C",
            "phy_name":"main_fsm_inst.SLICE_2968/C0"
        },
        "pin1":
        {
            "log_name":"main_fsm_inst/i24313_3_lut/Z",
            "phy_name":"main_fsm_inst.SLICE_2968/F0"
        },
        "arrive":17.415,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/n20_adj_5228",
            "phy_name":"main_fsm_inst.n20_adj_5228"
        },
        "arrive":17.720,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"main_fsm_inst/i24321_3_lut/C",
            "phy_name":"main_fsm_inst.SLICE_2968/C1"
        },
        "pin1":
        {
            "log_name":"main_fsm_inst/i24321_3_lut/Z",
            "phy_name":"main_fsm_inst.SLICE_2968/F1"
        },
        "arrive":18.197,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/n22_adj_5229",
            "phy_name":"main_fsm_inst.n22_adj_5229"
        },
        "arrive":18.502,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"main_fsm_inst/i24329_3_lut/C",
            "phy_name":"main_fsm_inst.SLICE_2970/C0"
        },
        "pin1":
        {
            "log_name":"main_fsm_inst/i24329_3_lut/Z",
            "phy_name":"main_fsm_inst.SLICE_2970/F0"
        },
        "arrive":18.979,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/n24_adj_5230",
            "phy_name":"main_fsm_inst.n24_adj_5230"
        },
        "arrive":19.284,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"main_fsm_inst/i24337_3_lut/C",
            "phy_name":"main_fsm_inst.SLICE_2970/C1"
        },
        "pin1":
        {
            "log_name":"main_fsm_inst/i24337_3_lut/Z",
            "phy_name":"main_fsm_inst.SLICE_2970/F1"
        },
        "arrive":19.734,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/n26_adj_5231",
            "phy_name":"main_fsm_inst.n26_adj_5231"
        },
        "arrive":21.906,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"main_fsm_inst/i24345_3_lut/C",
            "phy_name":"main_fsm_inst.SLICE_3068/D1"
        },
        "pin1":
        {
            "log_name":"main_fsm_inst/i24345_3_lut/Z",
            "phy_name":"main_fsm_inst.SLICE_3068/F1"
        },
        "arrive":22.356,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/n28_adj_5232",
            "phy_name":"main_fsm_inst.n28_adj_5232"
        },
        "arrive":24.528,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"main_fsm_inst/i1_3_lut_adj_38051/B",
            "phy_name":"main_fsm_inst.SLICE_1871/D0"
        },
        "pin1":
        {
            "log_name":"main_fsm_inst/i1_3_lut_adj_38051/Z",
            "phy_name":"main_fsm_inst.SLICE_1871/F0"
        },
        "arrive":25.005,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/pnhv_end_15__N_1875[14]",
            "phy_name":"main_fsm_inst.pnhv_end_15__N_1875[14]"
        },
        "arrive":25.005,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

PnHV_time_i0_i0/CK->PnHV_time_i0_i0/Q     SLICE_R15C14C   CLK_TO_Q0_DELAY  1.391         7.411  4       
main_fsm_inst/PnHV_time[0]                                NET DELAY        3.271        10.682  1       
main_fsm_inst/i24249_3_lut_4_lut/B->main_fsm_inst/i24249_3_lut_4_lut/Z
                                          SLICE_R16C10A   B0_TO_F0_DELAY   0.477        11.159  2       
main_fsm_inst/n4_adj_5220                                 NET DELAY        0.305        11.464  1       
main_fsm_inst/i24257_3_lut/C->main_fsm_inst/i24257_3_lut/Z
                                          SLICE_R16C10A   C1_TO_F1_DELAY   0.477        11.941  2       
main_fsm_inst/n6_adj_5221                                 NET DELAY        0.305        12.246  1       
main_fsm_inst/i24265_3_lut/C->main_fsm_inst/i24265_3_lut/Z
                                          SLICE_R16C10B   C0_TO_F0_DELAY   0.477        12.723  2       
main_fsm_inst/n8_adj_5222                                 NET DELAY        0.305        13.028  1       
main_fsm_inst/i24273_3_lut/C->main_fsm_inst/i24273_3_lut/Z
                                          SLICE_R16C10B   C1_TO_F1_DELAY   0.477        13.505  2       
main_fsm_inst/n10_adj_5223                                NET DELAY        0.305        13.810  1       
main_fsm_inst/i24281_3_lut/C->main_fsm_inst/i24281_3_lut/Z
                                          SLICE_R16C10C   C0_TO_F0_DELAY   0.477        14.287  2       
main_fsm_inst/n12_adj_5224                                NET DELAY        0.305        14.592  1       
main_fsm_inst/i24289_3_lut/C->main_fsm_inst/i24289_3_lut/Z
                                          SLICE_R16C10C   C1_TO_F1_DELAY   0.477        15.069  2       
main_fsm_inst/n14_adj_5225                                NET DELAY        0.305        15.374  1       
main_fsm_inst/i24297_3_lut/C->main_fsm_inst/i24297_3_lut/Z
                                          SLICE_R16C10D   C0_TO_F0_DELAY   0.477        15.851  2       
main_fsm_inst/n16_adj_5226                                NET DELAY        0.305        16.156  1       
main_fsm_inst/i24305_3_lut/C->main_fsm_inst/i24305_3_lut/Z
                                          SLICE_R16C10D   C1_TO_F1_DELAY   0.477        16.633  2       
main_fsm_inst/n18_adj_5227                                NET DELAY        0.305        16.938  1       
main_fsm_inst/i24313_3_lut/C->main_fsm_inst/i24313_3_lut/Z
                                          SLICE_R16C11A   C0_TO_F0_DELAY   0.477        17.415  2       
main_fsm_inst/n20_adj_5228                                NET DELAY        0.305        17.720  1       
main_fsm_inst/i24321_3_lut/C->main_fsm_inst/i24321_3_lut/Z
                                          SLICE_R16C11A   C1_TO_F1_DELAY   0.477        18.197  2       
main_fsm_inst/n22_adj_5229                                NET DELAY        0.305        18.502  1       
main_fsm_inst/i24329_3_lut/C->main_fsm_inst/i24329_3_lut/Z
                                          SLICE_R16C11B   C0_TO_F0_DELAY   0.477        18.979  2       
main_fsm_inst/n24_adj_5230                                NET DELAY        0.305        19.284  1       
main_fsm_inst/i24337_3_lut/C->main_fsm_inst/i24337_3_lut/Z
                                          SLICE_R16C11B   C1_TO_F1_DELAY   0.450        19.734  2       
main_fsm_inst/n26_adj_5231                                NET DELAY        2.172        21.906  1       
main_fsm_inst/i24345_3_lut/C->main_fsm_inst/i24345_3_lut/Z
                                          SLICE_R16C11C   D1_TO_F1_DELAY   0.450        22.356  2       
main_fsm_inst/n28_adj_5232                                NET DELAY        2.172        24.528  1       
main_fsm_inst/i1_3_lut_adj_38051/B->main_fsm_inst/i1_3_lut_adj_38051/Z
                                          SLICE_R17C10D   D0_TO_F0_DELAY   0.477        25.005  1       
main_fsm_inst/pnhv_end_15__N_1875[14] ( DI0 )
                                                          NET DELAY        0.000        25.005  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"main_fsm_inst/pnhv_end_i14/CK",
        "phy_name":"main_fsm_inst.SLICE_1871/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.004  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -3.799  




++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PnHV_time_i0_i0/Q  (SLICE_R15C14C)
Path End         : main_fsm_inst/pnhv_end_i15/D  (SLICE_R17C10D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 15
Delay Ratio      : 57.8% (route), 42.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -3.799 ns  (Failed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"PnHV_time_i0_i0/CK",
        "phy_name":"SLICE_272/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"PnHV_time_i0_i0/Q",
        "phy_name":"SLICE_272/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"main_fsm_inst/pnhv_end_i15/D",
        "phy_name":"main_fsm_inst.SLICE_1871/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PnHV_time_i0_i0/CK",
            "phy_name":"SLICE_272/CLK"
        },
        "pin1":
        {
            "log_name":"PnHV_time_i0_i0/Q",
            "phy_name":"SLICE_272/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/PnHV_time[0]",
            "phy_name":"PnHV_time[0]"
        },
        "arrive":10.682,
        "delay":3.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"main_fsm_inst/i24249_3_lut_4_lut/B",
            "phy_name":"main_fsm_inst.SLICE_2960/B0"
        },
        "pin1":
        {
            "log_name":"main_fsm_inst/i24249_3_lut_4_lut/Z",
            "phy_name":"main_fsm_inst.SLICE_2960/F0"
        },
        "arrive":11.159,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/n4_adj_5220",
            "phy_name":"main_fsm_inst.n4_adj_5220"
        },
        "arrive":11.464,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"main_fsm_inst/i24257_3_lut/C",
            "phy_name":"main_fsm_inst.SLICE_2960/C1"
        },
        "pin1":
        {
            "log_name":"main_fsm_inst/i24257_3_lut/Z",
            "phy_name":"main_fsm_inst.SLICE_2960/F1"
        },
        "arrive":11.941,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/n6_adj_5221",
            "phy_name":"main_fsm_inst.n6_adj_5221"
        },
        "arrive":12.246,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"main_fsm_inst/i24265_3_lut/C",
            "phy_name":"main_fsm_inst.SLICE_2962/C0"
        },
        "pin1":
        {
            "log_name":"main_fsm_inst/i24265_3_lut/Z",
            "phy_name":"main_fsm_inst.SLICE_2962/F0"
        },
        "arrive":12.723,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/n8_adj_5222",
            "phy_name":"main_fsm_inst.n8_adj_5222"
        },
        "arrive":13.028,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"main_fsm_inst/i24273_3_lut/C",
            "phy_name":"main_fsm_inst.SLICE_2962/C1"
        },
        "pin1":
        {
            "log_name":"main_fsm_inst/i24273_3_lut/Z",
            "phy_name":"main_fsm_inst.SLICE_2962/F1"
        },
        "arrive":13.505,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/n10_adj_5223",
            "phy_name":"main_fsm_inst.n10_adj_5223"
        },
        "arrive":13.810,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"main_fsm_inst/i24281_3_lut/C",
            "phy_name":"main_fsm_inst.SLICE_2964/C0"
        },
        "pin1":
        {
            "log_name":"main_fsm_inst/i24281_3_lut/Z",
            "phy_name":"main_fsm_inst.SLICE_2964/F0"
        },
        "arrive":14.287,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/n12_adj_5224",
            "phy_name":"main_fsm_inst.n12_adj_5224"
        },
        "arrive":14.592,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"main_fsm_inst/i24289_3_lut/C",
            "phy_name":"main_fsm_inst.SLICE_2964/C1"
        },
        "pin1":
        {
            "log_name":"main_fsm_inst/i24289_3_lut/Z",
            "phy_name":"main_fsm_inst.SLICE_2964/F1"
        },
        "arrive":15.069,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/n14_adj_5225",
            "phy_name":"main_fsm_inst.n14_adj_5225"
        },
        "arrive":15.374,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"main_fsm_inst/i24297_3_lut/C",
            "phy_name":"main_fsm_inst.SLICE_2966/C0"
        },
        "pin1":
        {
            "log_name":"main_fsm_inst/i24297_3_lut/Z",
            "phy_name":"main_fsm_inst.SLICE_2966/F0"
        },
        "arrive":15.851,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/n16_adj_5226",
            "phy_name":"main_fsm_inst.n16_adj_5226"
        },
        "arrive":16.156,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"main_fsm_inst/i24305_3_lut/C",
            "phy_name":"main_fsm_inst.SLICE_2966/C1"
        },
        "pin1":
        {
            "log_name":"main_fsm_inst/i24305_3_lut/Z",
            "phy_name":"main_fsm_inst.SLICE_2966/F1"
        },
        "arrive":16.633,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/n18_adj_5227",
            "phy_name":"main_fsm_inst.n18_adj_5227"
        },
        "arrive":16.938,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"main_fsm_inst/i24313_3_lut/C",
            "phy_name":"main_fsm_inst.SLICE_2968/C0"
        },
        "pin1":
        {
            "log_name":"main_fsm_inst/i24313_3_lut/Z",
            "phy_name":"main_fsm_inst.SLICE_2968/F0"
        },
        "arrive":17.415,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/n20_adj_5228",
            "phy_name":"main_fsm_inst.n20_adj_5228"
        },
        "arrive":17.720,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"main_fsm_inst/i24321_3_lut/C",
            "phy_name":"main_fsm_inst.SLICE_2968/C1"
        },
        "pin1":
        {
            "log_name":"main_fsm_inst/i24321_3_lut/Z",
            "phy_name":"main_fsm_inst.SLICE_2968/F1"
        },
        "arrive":18.197,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/n22_adj_5229",
            "phy_name":"main_fsm_inst.n22_adj_5229"
        },
        "arrive":18.502,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"main_fsm_inst/i24329_3_lut/C",
            "phy_name":"main_fsm_inst.SLICE_2970/C0"
        },
        "pin1":
        {
            "log_name":"main_fsm_inst/i24329_3_lut/Z",
            "phy_name":"main_fsm_inst.SLICE_2970/F0"
        },
        "arrive":18.979,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/n24_adj_5230",
            "phy_name":"main_fsm_inst.n24_adj_5230"
        },
        "arrive":19.284,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"main_fsm_inst/i24337_3_lut/C",
            "phy_name":"main_fsm_inst.SLICE_2970/C1"
        },
        "pin1":
        {
            "log_name":"main_fsm_inst/i24337_3_lut/Z",
            "phy_name":"main_fsm_inst.SLICE_2970/F1"
        },
        "arrive":19.734,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/n26_adj_5231",
            "phy_name":"main_fsm_inst.n26_adj_5231"
        },
        "arrive":21.906,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"main_fsm_inst/i24345_3_lut/C",
            "phy_name":"main_fsm_inst.SLICE_3068/D1"
        },
        "pin1":
        {
            "log_name":"main_fsm_inst/i24345_3_lut/Z",
            "phy_name":"main_fsm_inst.SLICE_3068/F1"
        },
        "arrive":22.356,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/n28_adj_5232",
            "phy_name":"main_fsm_inst.n28_adj_5232"
        },
        "arrive":24.528,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"main_fsm_inst/i1_4_lut_adj_38052/D",
            "phy_name":"main_fsm_inst.SLICE_1871/D1"
        },
        "pin1":
        {
            "log_name":"main_fsm_inst/i1_4_lut_adj_38052/Z",
            "phy_name":"main_fsm_inst.SLICE_1871/F1"
        },
        "arrive":25.005,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"main_fsm_inst/pnhv_end_15__N_1875[15]",
            "phy_name":"main_fsm_inst.pnhv_end_15__N_1875[15]"
        },
        "arrive":25.005,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

PnHV_time_i0_i0/CK->PnHV_time_i0_i0/Q     SLICE_R15C14C   CLK_TO_Q0_DELAY  1.391         7.411  4       
main_fsm_inst/PnHV_time[0]                                NET DELAY        3.271        10.682  1       
main_fsm_inst/i24249_3_lut_4_lut/B->main_fsm_inst/i24249_3_lut_4_lut/Z
                                          SLICE_R16C10A   B0_TO_F0_DELAY   0.477        11.159  2       
main_fsm_inst/n4_adj_5220                                 NET DELAY        0.305        11.464  1       
main_fsm_inst/i24257_3_lut/C->main_fsm_inst/i24257_3_lut/Z
                                          SLICE_R16C10A   C1_TO_F1_DELAY   0.477        11.941  2       
main_fsm_inst/n6_adj_5221                                 NET DELAY        0.305        12.246  1       
main_fsm_inst/i24265_3_lut/C->main_fsm_inst/i24265_3_lut/Z
                                          SLICE_R16C10B   C0_TO_F0_DELAY   0.477        12.723  2       
main_fsm_inst/n8_adj_5222                                 NET DELAY        0.305        13.028  1       
main_fsm_inst/i24273_3_lut/C->main_fsm_inst/i24273_3_lut/Z
                                          SLICE_R16C10B   C1_TO_F1_DELAY   0.477        13.505  2       
main_fsm_inst/n10_adj_5223                                NET DELAY        0.305        13.810  1       
main_fsm_inst/i24281_3_lut/C->main_fsm_inst/i24281_3_lut/Z
                                          SLICE_R16C10C   C0_TO_F0_DELAY   0.477        14.287  2       
main_fsm_inst/n12_adj_5224                                NET DELAY        0.305        14.592  1       
main_fsm_inst/i24289_3_lut/C->main_fsm_inst/i24289_3_lut/Z
                                          SLICE_R16C10C   C1_TO_F1_DELAY   0.477        15.069  2       
main_fsm_inst/n14_adj_5225                                NET DELAY        0.305        15.374  1       
main_fsm_inst/i24297_3_lut/C->main_fsm_inst/i24297_3_lut/Z
                                          SLICE_R16C10D   C0_TO_F0_DELAY   0.477        15.851  2       
main_fsm_inst/n16_adj_5226                                NET DELAY        0.305        16.156  1       
main_fsm_inst/i24305_3_lut/C->main_fsm_inst/i24305_3_lut/Z
                                          SLICE_R16C10D   C1_TO_F1_DELAY   0.477        16.633  2       
main_fsm_inst/n18_adj_5227                                NET DELAY        0.305        16.938  1       
main_fsm_inst/i24313_3_lut/C->main_fsm_inst/i24313_3_lut/Z
                                          SLICE_R16C11A   C0_TO_F0_DELAY   0.477        17.415  2       
main_fsm_inst/n20_adj_5228                                NET DELAY        0.305        17.720  1       
main_fsm_inst/i24321_3_lut/C->main_fsm_inst/i24321_3_lut/Z
                                          SLICE_R16C11A   C1_TO_F1_DELAY   0.477        18.197  2       
main_fsm_inst/n22_adj_5229                                NET DELAY        0.305        18.502  1       
main_fsm_inst/i24329_3_lut/C->main_fsm_inst/i24329_3_lut/Z
                                          SLICE_R16C11B   C0_TO_F0_DELAY   0.477        18.979  2       
main_fsm_inst/n24_adj_5230                                NET DELAY        0.305        19.284  1       
main_fsm_inst/i24337_3_lut/C->main_fsm_inst/i24337_3_lut/Z
                                          SLICE_R16C11B   C1_TO_F1_DELAY   0.450        19.734  2       
main_fsm_inst/n26_adj_5231                                NET DELAY        2.172        21.906  1       
main_fsm_inst/i24345_3_lut/C->main_fsm_inst/i24345_3_lut/Z
                                          SLICE_R16C11C   D1_TO_F1_DELAY   0.450        22.356  2       
main_fsm_inst/n28_adj_5232                                NET DELAY        2.172        24.528  1       
main_fsm_inst/i1_4_lut_adj_38052/D->main_fsm_inst/i1_4_lut_adj_38052/Z
                                          SLICE_R17C10D   D1_TO_F1_DELAY   0.477        25.005  1       
main_fsm_inst/pnhv_end_15__N_1875[15] ( DI1 )
                                                          NET DELAY        0.000        25.005  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"main_fsm_inst/pnhv_end_i14/CK",
        "phy_name":"main_fsm_inst.SLICE_1871/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":15.384,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":15.894,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":21.404,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.004  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -3.799  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

<A name="Timing_rpt_HoldDetailedReport"></A><B><U><big>4.2  Hold Detailed Report</big></U></B>


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fft_mem_addr_wr_z_i0/Q  (SLICE_R8C20A)
Path End         : fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR0  (EBR_EBR_R7C20)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fft_mem_addr_wr_z_i0/CK",
        "phy_name":"SLICE_279/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"fft_mem_addr_wr_z_i0/Q",
        "phy_name":"SLICE_279/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR0",
        "phy_name":"fft_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0/WADDR0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"fft_mem_addr_wr_z_i0/CK",
            "phy_name":"SLICE_279/CLK"
        },
        "pin1":
        {
            "log_name":"fft_mem_addr_wr_z_i0/Q",
            "phy_name":"SLICE_279/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/fft_mem_addr_wr_z[0]",
            "phy_name":"fft_mem_addr_wr_z[0]"
        },
        "arrive":8.682,
        "delay":1.271
    }
    ]
}
</xmp>
</tapath>

fft_mem_addr_wr_z_i0/CK->fft_mem_addr_wr_z_i0/Q
                                          SLICE_R8C20A    CLK_TO_Q0_DELAY  1.391         7.411  1       
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/fft_mem_addr_wr_z[0] ( WADDR0 )
                                                          NET DELAY        1.271         8.682  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WCLK",
        "phy_name":"fft_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0/WCLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( WCLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.066         6.086  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.086  
Arrival Time                                                                                  8.682  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          2.596  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fft_mem_addr_wr_z_i1/Q  (SLICE_R8C20A)
Path End         : fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR1  (EBR_EBR_R7C20)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fft_mem_addr_wr_z_i0/CK",
        "phy_name":"SLICE_279/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"fft_mem_addr_wr_z_i1/Q",
        "phy_name":"SLICE_279/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR1",
        "phy_name":"fft_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0/WADDR1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"fft_mem_addr_wr_z_i1/CK",
            "phy_name":"SLICE_279/CLK"
        },
        "pin1":
        {
            "log_name":"fft_mem_addr_wr_z_i1/Q",
            "phy_name":"SLICE_279/Q1"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/fft_mem_addr_wr_z[1]",
            "phy_name":"fft_mem_addr_wr_z[1]"
        },
        "arrive":8.682,
        "delay":1.271
    }
    ]
}
</xmp>
</tapath>

fft_mem_addr_wr_z_i1/CK->fft_mem_addr_wr_z_i1/Q
                                          SLICE_R8C20A    CLK_TO_Q1_DELAY  1.391         7.411  1       
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/fft_mem_addr_wr_z[1] ( WADDR1 )
                                                          NET DELAY        1.271         8.682  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WCLK",
        "phy_name":"fft_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0/WCLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( WCLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.066         6.086  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.086  
Arrival Time                                                                                  8.682  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          2.596  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fft_mem_addr_wr_z_i2/Q  (SLICE_R8C20B)
Path End         : fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR2  (EBR_EBR_R7C20)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fft_mem_addr_wr_z_i3/CK",
        "phy_name":"SLICE_1502/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"fft_mem_addr_wr_z_i2/Q",
        "phy_name":"SLICE_1502/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR2",
        "phy_name":"fft_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0/WADDR2"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"fft_mem_addr_wr_z_i2/CK",
            "phy_name":"SLICE_1502/CLK"
        },
        "pin1":
        {
            "log_name":"fft_mem_addr_wr_z_i2/Q",
            "phy_name":"SLICE_1502/Q1"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/fft_mem_addr_wr_z[2]",
            "phy_name":"fft_mem_addr_wr_z[2]"
        },
        "arrive":8.682,
        "delay":1.271
    }
    ]
}
</xmp>
</tapath>

fft_mem_addr_wr_z_i2/CK->fft_mem_addr_wr_z_i2/Q
                                          SLICE_R8C20B    CLK_TO_Q1_DELAY  1.391         7.411  1       
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/fft_mem_addr_wr_z[2] ( WADDR2 )
                                                          NET DELAY        1.271         8.682  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WCLK",
        "phy_name":"fft_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0/WCLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( WCLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.066         6.086  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.086  
Arrival Time                                                                                  8.682  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          2.596  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fft_mem_addr_wr_z_i3/Q  (SLICE_R8C20B)
Path End         : fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR3  (EBR_EBR_R7C20)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fft_mem_addr_wr_z_i3/CK",
        "phy_name":"SLICE_1502/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"fft_mem_addr_wr_z_i3/Q",
        "phy_name":"SLICE_1502/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR3",
        "phy_name":"fft_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0/WADDR3"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"fft_mem_addr_wr_z_i3/CK",
            "phy_name":"SLICE_1502/CLK"
        },
        "pin1":
        {
            "log_name":"fft_mem_addr_wr_z_i3/Q",
            "phy_name":"SLICE_1502/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/fft_mem_addr_wr_z[3]",
            "phy_name":"fft_mem_addr_wr_z[3]"
        },
        "arrive":8.682,
        "delay":1.271
    }
    ]
}
</xmp>
</tapath>

fft_mem_addr_wr_z_i3/CK->fft_mem_addr_wr_z_i3/Q
                                          SLICE_R8C20B    CLK_TO_Q0_DELAY  1.391         7.411  1       
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/fft_mem_addr_wr_z[3] ( WADDR3 )
                                                          NET DELAY        1.271         8.682  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WCLK",
        "phy_name":"fft_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0/WCLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( WCLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.066         6.086  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.086  
Arrival Time                                                                                  8.682  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          2.596  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fft_mem_addr_wr_z_i4/Q  (SLICE_R6C20C)
Path End         : fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR4  (EBR_EBR_R7C20)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fft_mem_addr_wr_z_i5/CK",
        "phy_name":"SLICE_1500/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"fft_mem_addr_wr_z_i4/Q",
        "phy_name":"SLICE_1500/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR4",
        "phy_name":"fft_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0/WADDR4"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"fft_mem_addr_wr_z_i4/CK",
            "phy_name":"SLICE_1500/CLK"
        },
        "pin1":
        {
            "log_name":"fft_mem_addr_wr_z_i4/Q",
            "phy_name":"SLICE_1500/Q1"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/fft_mem_addr_wr_z[4]",
            "phy_name":"fft_mem_addr_wr_z[4]"
        },
        "arrive":8.682,
        "delay":1.271
    }
    ]
}
</xmp>
</tapath>

fft_mem_addr_wr_z_i4/CK->fft_mem_addr_wr_z_i4/Q
                                          SLICE_R6C20C    CLK_TO_Q1_DELAY  1.391         7.411  1       
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/fft_mem_addr_wr_z[4] ( WADDR4 )
                                                          NET DELAY        1.271         8.682  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WCLK",
        "phy_name":"fft_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0/WCLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( WCLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.066         6.086  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.086  
Arrival Time                                                                                  8.682  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          2.596  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fft_mem_addr_wr_z_i6/Q  (SLICE_R6C20D)
Path End         : fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR6  (EBR_EBR_R7C20)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fft_mem_addr_wr_z_i7/CK",
        "phy_name":"SLICE_1498/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"fft_mem_addr_wr_z_i6/Q",
        "phy_name":"SLICE_1498/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR6",
        "phy_name":"fft_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0/WADDR6"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"fft_mem_addr_wr_z_i6/CK",
            "phy_name":"SLICE_1498/CLK"
        },
        "pin1":
        {
            "log_name":"fft_mem_addr_wr_z_i6/Q",
            "phy_name":"SLICE_1498/Q1"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/fft_mem_addr_wr_z[6]",
            "phy_name":"fft_mem_addr_wr_z[6]"
        },
        "arrive":8.682,
        "delay":1.271
    }
    ]
}
</xmp>
</tapath>

fft_mem_addr_wr_z_i6/CK->fft_mem_addr_wr_z_i6/Q
                                          SLICE_R6C20D    CLK_TO_Q1_DELAY  1.391         7.411  1       
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/fft_mem_addr_wr_z[6] ( WADDR6 )
                                                          NET DELAY        1.271         8.682  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WCLK",
        "phy_name":"fft_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0/WCLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( WCLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.066         6.086  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.086  
Arrival Time                                                                                  8.682  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          2.596  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fft_mem_addr_wr_z_i7/Q  (SLICE_R6C20D)
Path End         : fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR7  (EBR_EBR_R7C20)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fft_mem_addr_wr_z_i7/CK",
        "phy_name":"SLICE_1498/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"fft_mem_addr_wr_z_i7/Q",
        "phy_name":"SLICE_1498/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR7",
        "phy_name":"fft_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0/WADDR7"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"fft_mem_addr_wr_z_i7/CK",
            "phy_name":"SLICE_1498/CLK"
        },
        "pin1":
        {
            "log_name":"fft_mem_addr_wr_z_i7/Q",
            "phy_name":"SLICE_1498/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/fft_mem_addr_wr_z[7]",
            "phy_name":"fft_mem_addr_wr_z[7]"
        },
        "arrive":8.682,
        "delay":1.271
    }
    ]
}
</xmp>
</tapath>

fft_mem_addr_wr_z_i7/CK->fft_mem_addr_wr_z_i7/Q
                                          SLICE_R6C20D    CLK_TO_Q0_DELAY  1.391         7.411  1       
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/fft_mem_addr_wr_z[7] ( WADDR7 )
                                                          NET DELAY        1.271         8.682  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WCLK",
        "phy_name":"fft_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0/WCLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( WCLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.066         6.086  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.086  
Arrival Time                                                                                  8.682  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          2.596  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_mem_data_wr_i0_i4/Q  (SLICE_R6C18B)
Path End         : dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WDATA4  (EBR_EBR_R7C18)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dac_mem_data_wr_i0_i5/CK",
        "phy_name":"SLICE_1630/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dac_mem_data_wr_i0_i4/Q",
        "phy_name":"SLICE_1630/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WDATA4",
        "phy_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0/WDATA4"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dac_mem_data_wr_i0_i4/CK",
            "phy_name":"SLICE_1630/CLK"
        },
        "pin1":
        {
            "log_name":"dac_mem_data_wr_i0_i4/Q",
            "phy_name":"SLICE_1630/Q1"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/dac_mem_data_wr[4]",
            "phy_name":"dac_mem_data_wr[4]"
        },
        "arrive":8.682,
        "delay":1.271
    }
    ]
}
</xmp>
</tapath>

dac_mem_data_wr_i0_i4/CK->dac_mem_data_wr_i0_i4/Q
                                          SLICE_R6C18B    CLK_TO_Q1_DELAY  1.391         7.411  1       
dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/dac_mem_data_wr[4] ( WDATA4 )
                                                          NET DELAY        1.271         8.682  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WCLK",
        "phy_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0/WCLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( WCLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.066         6.086  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.086  
Arrival Time                                                                                  8.682  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          2.596  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_mem_data_wr_i0_i5/Q  (SLICE_R6C18B)
Path End         : dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WDATA5  (EBR_EBR_R7C18)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dac_mem_data_wr_i0_i5/CK",
        "phy_name":"SLICE_1630/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dac_mem_data_wr_i0_i5/Q",
        "phy_name":"SLICE_1630/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WDATA5",
        "phy_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0/WDATA5"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dac_mem_data_wr_i0_i5/CK",
            "phy_name":"SLICE_1630/CLK"
        },
        "pin1":
        {
            "log_name":"dac_mem_data_wr_i0_i5/Q",
            "phy_name":"SLICE_1630/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/dac_mem_data_wr[5]",
            "phy_name":"dac_mem_data_wr[5]"
        },
        "arrive":8.682,
        "delay":1.271
    }
    ]
}
</xmp>
</tapath>

dac_mem_data_wr_i0_i5/CK->dac_mem_data_wr_i0_i5/Q
                                          SLICE_R6C18B    CLK_TO_Q0_DELAY  1.391         7.411  1       
dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/dac_mem_data_wr[5] ( WDATA5 )
                                                          NET DELAY        1.271         8.682  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WCLK",
        "phy_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0/WCLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( WCLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.066         6.086  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.086  
Arrival Time                                                                                  8.682  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          2.596  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_mem_data_wr_i0_i8/Q  (SLICE_R6C18C)
Path End         : dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WDATA8  (EBR_EBR_R7C18)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dac_mem_data_wr_i0_i9/CK",
        "phy_name":"SLICE_1626/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dac_mem_data_wr_i0_i8/Q",
        "phy_name":"SLICE_1626/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WDATA8",
        "phy_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0/WDATA8"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dac_mem_data_wr_i0_i8/CK",
            "phy_name":"SLICE_1626/CLK"
        },
        "pin1":
        {
            "log_name":"dac_mem_data_wr_i0_i8/Q",
            "phy_name":"SLICE_1626/Q1"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/dac_mem_data_wr[8]",
            "phy_name":"dac_mem_data_wr[8]"
        },
        "arrive":8.682,
        "delay":1.271
    }
    ]
}
</xmp>
</tapath>

dac_mem_data_wr_i0_i8/CK->dac_mem_data_wr_i0_i8/Q
                                          SLICE_R6C18C    CLK_TO_Q1_DELAY  1.391         7.411  1       
dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/dac_mem_data_wr[8] ( WDATA8 )
                                                          NET DELAY        1.271         8.682  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WCLK",
        "phy_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0/WCLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( WCLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.066         6.086  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.086  
Arrival Time                                                                                  8.682  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          2.596  




++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_mem_data_wr_i0_i12/Q  (SLICE_R6C17D)
Path End         : dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WDATA12  (EBR_EBR_R7C18)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dac_mem_data_wr_i0_i13/CK",
        "phy_name":"SLICE_1622/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dac_mem_data_wr_i0_i12/Q",
        "phy_name":"SLICE_1622/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WDATA12",
        "phy_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0/WDATA12"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dac_mem_data_wr_i0_i12/CK",
            "phy_name":"SLICE_1622/CLK"
        },
        "pin1":
        {
            "log_name":"dac_mem_data_wr_i0_i12/Q",
            "phy_name":"SLICE_1622/Q1"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/dac_mem_data_wr[12]",
            "phy_name":"dac_mem_data_wr[12]"
        },
        "arrive":8.682,
        "delay":1.271
    }
    ]
}
</xmp>
</tapath>

dac_mem_data_wr_i0_i12/CK->dac_mem_data_wr_i0_i12/Q
                                          SLICE_R6C17D    CLK_TO_Q1_DELAY  1.391         7.411  1       
dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/dac_mem_data_wr[12] ( WDATA12 )
                                                          NET DELAY        1.271         8.682  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WCLK",
        "phy_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0/WCLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( WCLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.066         6.086  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.086  
Arrival Time                                                                                  8.682  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          2.596  




++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_mem_addr_wr_i0_i4/Q  (SLICE_R6C18D)
Path End         : dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR4  (EBR_EBR_R7C18)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dac_mem_addr_wr_i0_i4/CK",
        "phy_name":"SLICE_1487/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dac_mem_addr_wr_i0_i4/Q",
        "phy_name":"SLICE_1487/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR4",
        "phy_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0/WADDR4"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dac_mem_addr_wr_i0_i4/CK",
            "phy_name":"SLICE_1487/CLK"
        },
        "pin1":
        {
            "log_name":"dac_mem_addr_wr_i0_i4/Q",
            "phy_name":"SLICE_1487/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/dac_mem_addr_wr[4]",
            "phy_name":"dac_mem_addr_wr[4]"
        },
        "arrive":8.682,
        "delay":1.271
    }
    ]
}
</xmp>
</tapath>

dac_mem_addr_wr_i0_i4/CK->dac_mem_addr_wr_i0_i4/Q
                                          SLICE_R6C18D    CLK_TO_Q0_DELAY  1.391         7.411  1       
dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/dac_mem_addr_wr[4] ( WADDR4 )
                                                          NET DELAY        1.271         8.682  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WCLK",
        "phy_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0/WCLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( WCLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.066         6.086  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.086  
Arrival Time                                                                                  8.682  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          2.596  




++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/core/cmul/result_im_i13/Q  (SLICE_R19C14C)
Path End         : signal_filter_int/dft_inst/core/fram/mem_re_mem_im_merged1/WDATA10  (EBR_EBR_R20C14)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/core/cmul/result_im_i13/CK",
        "phy_name":"signal_filter_int.dft_inst.core.cmul.SLICE_954/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/core/cmul/result_im_i13/Q",
        "phy_name":"signal_filter_int.dft_inst.core.cmul.SLICE_954/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/core/fram/mem_re_mem_im_merged1/WDATA10",
        "phy_name":"signal_filter_int.dft_inst.core.fram.mem_re_mem_im_merged1/WDATA10"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/core/cmul/result_im_i13/CK",
            "phy_name":"signal_filter_int.dft_inst.core.cmul.SLICE_954/CLK"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/core/cmul/result_im_i13/Q",
            "phy_name":"signal_filter_int.dft_inst.core.cmul.SLICE_954/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/core/cmul/fram_wdata_im[13]",
            "phy_name":"signal_filter_int.dft_inst.fram_wdata_im[13]"
        },
        "arrive":8.682,
        "delay":1.271
    }
    ]
}
</xmp>
</tapath>

signal_filter_int/dft_inst/core/cmul/result_im_i13/CK->signal_filter_int/dft_inst/core/cmul/result_im_i13/Q
                                          SLICE_R19C14C   CLK_TO_Q0_DELAY  1.391         7.411  2       
signal_filter_int/dft_inst/core/cmul/fram_wdata_im[13] ( WDATA10 )
                                                          NET DELAY        1.271         8.682  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/core/fram/mem_re_mem_im_merged1/WCLK",
        "phy_name":"signal_filter_int.dft_inst.core.fram.mem_re_mem_im_merged1/WCLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( WCLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.066         6.086  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.086  
Arrival Time                                                                                  8.682  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          2.596  




++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/core/cmul/result_im_i14/Q  (SLICE_R19C14C)
Path End         : signal_filter_int/dft_inst/core/fram/mem_re_mem_im_merged1/WDATA12  (EBR_EBR_R20C14)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/core/cmul/result_im_i13/CK",
        "phy_name":"signal_filter_int.dft_inst.core.cmul.SLICE_954/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/core/cmul/result_im_i14/Q",
        "phy_name":"signal_filter_int.dft_inst.core.cmul.SLICE_954/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/core/fram/mem_re_mem_im_merged1/WDATA12",
        "phy_name":"signal_filter_int.dft_inst.core.fram.mem_re_mem_im_merged1/WDATA12"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/core/cmul/result_im_i14/CK",
            "phy_name":"signal_filter_int.dft_inst.core.cmul.SLICE_954/CLK"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/core/cmul/result_im_i14/Q",
            "phy_name":"signal_filter_int.dft_inst.core.cmul.SLICE_954/Q1"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/core/cmul/fram_wdata_im[14]",
            "phy_name":"signal_filter_int.dft_inst.fram_wdata_im[14]"
        },
        "arrive":8.682,
        "delay":1.271
    }
    ]
}
</xmp>
</tapath>

signal_filter_int/dft_inst/core/cmul/result_im_i14/CK->signal_filter_int/dft_inst/core/cmul/result_im_i14/Q
                                          SLICE_R19C14C   CLK_TO_Q1_DELAY  1.391         7.411  2       
signal_filter_int/dft_inst/core/cmul/fram_wdata_im[14] ( WDATA12 )
                                                          NET DELAY        1.271         8.682  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/core/fram/mem_re_mem_im_merged1/WCLK",
        "phy_name":"signal_filter_int.dft_inst.core.fram.mem_re_mem_im_merged1/WCLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( WCLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.066         6.086  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.086  
Arrival Time                                                                                  8.682  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          2.596  




++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/fifo/lscc_fifo_ip/waddr_r_i1/Q  (SLICE_R21C18D)
Path End         : signal_filter_int/dft_inst/fifo/lscc_fifo_ip/mem_EBR.mem0/WADDR1  (EBR_EBR_R20C16)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/fifo/lscc_fifo_ip/waddr_r_i0/CK",
        "phy_name":"signal_filter_int.dft_inst.SLICE_842/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/fifo/lscc_fifo_ip/waddr_r_i1/Q",
        "phy_name":"signal_filter_int.dft_inst.SLICE_842/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/fifo/lscc_fifo_ip/mem_EBR.mem0/WADDR1",
        "phy_name":"signal_filter_int.dft_inst.fifo.lscc_fifo_ip.mem_EBR.mem0/WADDR1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/fifo/lscc_fifo_ip/waddr_r_i1/CK",
            "phy_name":"signal_filter_int.dft_inst.SLICE_842/CLK"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/fifo/lscc_fifo_ip/waddr_r_i1/Q",
            "phy_name":"signal_filter_int.dft_inst.SLICE_842/Q1"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/fifo/lscc_fifo_ip/waddr_r[1]",
            "phy_name":"signal_filter_int.dft_inst.fifo.lscc_fifo_ip.waddr_r[1]"
        },
        "arrive":8.682,
        "delay":1.271
    }
    ]
}
</xmp>
</tapath>

signal_filter_int/dft_inst/fifo/lscc_fifo_ip/waddr_r_i1/CK->signal_filter_int/dft_inst/fifo/lscc_fifo_ip/waddr_r_i1/Q
                                          SLICE_R21C18D   CLK_TO_Q1_DELAY  1.391         7.411  1       
signal_filter_int/dft_inst/fifo/lscc_fifo_ip/waddr_r[1] ( WADDR1 )
                                                          NET DELAY        1.271         8.682  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/fifo/lscc_fifo_ip/mem_EBR.mem0/WCLK",
        "phy_name":"signal_filter_int.dft_inst.fifo.lscc_fifo_ip.mem_EBR.mem0/WCLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( WCLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.066         6.086  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.086  
Arrival Time                                                                                  8.682  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          2.596  




++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RDATA7  (EBR_EBR_R7C18)
Path End         : dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.genblk6.rd_buff_r_i7/D  (SLICE_R8C18C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 43.8% (route), 56.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.900 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RCLK",
        "phy_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0/RCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RDATA7",
        "phy_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0/RDATA7"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.genblk6.rd_buff_r_i7/D",
        "phy_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.SLICE_2127/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RCLK",
            "phy_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0/RCLK"
        },
        "pin1":
        {
            "log_name":"dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RDATA7",
            "phy_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0/RDATA7"
        },
        "arrive":7.199,
        "delay":1.179
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.rd_data_w[7]",
            "phy_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[7]"
        },
        "arrive":8.470,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.SLICE_2127/D1",
            "phy_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.SLICE_2127/D1"
        },
        "pin1":
        {
            "log_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.SLICE_2127/F1",
            "phy_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.SLICE_2127/F1"
        },
        "arrive":8.920,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[7].sig_994.FeedThruLUT",
            "phy_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[7].sig_994.FeedThruLUT"
        },
        "arrive":8.920,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RCLK->dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RDATA7
                                          EBR_EBR_R7C18   RCLK_TO_RDATA_DELAY  1.179         7.199  1       
dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.rd_data_w[7]
                                                          NET DELAY            1.271         8.470  1       
dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.SLICE_2127/D1->dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.SLICE_2127/F1
                                          SLICE_R8C18C    D1_TO_F1_DELAY       0.450         8.920  1       
dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[7].sig_994.FeedThruLUT ( DI1 )
                                                          NET DELAY            0.000         8.920  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.genblk6.rd_buff_r_i6/CK",
        "phy_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.SLICE_2127/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  8.920  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          2.900  




++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RDATA4  (EBR_EBR_R7C18)
Path End         : dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.genblk6.rd_buff_r_i4/D  (SLICE_R8C19A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 43.8% (route), 56.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.900 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RCLK",
        "phy_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0/RCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RDATA4",
        "phy_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0/RDATA4"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.genblk6.rd_buff_r_i4/D",
        "phy_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.SLICE_2125/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RCLK",
            "phy_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0/RCLK"
        },
        "pin1":
        {
            "log_name":"dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RDATA4",
            "phy_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0/RDATA4"
        },
        "arrive":7.199,
        "delay":1.179
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.rd_data_w[4]",
            "phy_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[4]"
        },
        "arrive":8.470,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.SLICE_2125/D0",
            "phy_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.SLICE_2125/D0"
        },
        "pin1":
        {
            "log_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.SLICE_2125/F0",
            "phy_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.SLICE_2125/F0"
        },
        "arrive":8.920,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[4].sig_991.FeedThruLUT",
            "phy_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[4].sig_991.FeedThruLUT"
        },
        "arrive":8.920,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RCLK->dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RDATA4
                                          EBR_EBR_R7C18   RCLK_TO_RDATA_DELAY  1.179         7.199  1       
dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.rd_data_w[4]
                                                          NET DELAY            1.271         8.470  1       
dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.SLICE_2125/D0->dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.SLICE_2125/F0
                                          SLICE_R8C19A    D0_TO_F0_DELAY       0.450         8.920  1       
dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[4].sig_991.FeedThruLUT ( DI0 )
                                                          NET DELAY            0.000         8.920  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.genblk6.rd_buff_r_i4/CK",
        "phy_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.SLICE_2125/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  8.920  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          2.900  




++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RDATA5  (EBR_EBR_R7C18)
Path End         : dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.genblk6.rd_buff_r_i5/D  (SLICE_R8C19A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 43.8% (route), 56.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.900 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RCLK",
        "phy_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0/RCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RDATA5",
        "phy_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0/RDATA5"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.genblk6.rd_buff_r_i5/D",
        "phy_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.SLICE_2125/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RCLK",
            "phy_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0/RCLK"
        },
        "pin1":
        {
            "log_name":"dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RDATA5",
            "phy_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0/RDATA5"
        },
        "arrive":7.199,
        "delay":1.179
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.rd_data_w[5]",
            "phy_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[5]"
        },
        "arrive":8.470,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.SLICE_2125/D1",
            "phy_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.SLICE_2125/D1"
        },
        "pin1":
        {
            "log_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.SLICE_2125/F1",
            "phy_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.SLICE_2125/F1"
        },
        "arrive":8.920,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[5].sig_992.FeedThruLUT",
            "phy_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[5].sig_992.FeedThruLUT"
        },
        "arrive":8.920,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RCLK->dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RDATA5
                                          EBR_EBR_R7C18   RCLK_TO_RDATA_DELAY  1.179         7.199  1       
dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.rd_data_w[5]
                                                          NET DELAY            1.271         8.470  1       
dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.SLICE_2125/D1->dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.SLICE_2125/F1
                                          SLICE_R8C19A    D1_TO_F1_DELAY       0.450         8.920  1       
dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[5].sig_992.FeedThruLUT ( DI1 )
                                                          NET DELAY            0.000         8.920  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.genblk6.rd_buff_r_i4/CK",
        "phy_name":"dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.SLICE_2125/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  8.920  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          2.900  




++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/core/fram/mem_re_mem_im_merged1/RDATA11  (EBR_EBR_R20C14)
Path End         : signal_filter_int/dft_inst/core/add/lscc_adder/U_PIPELINES_GT_0.B_Re_pipe[0]_i8/D  (SLICE_R21C14A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 43.8% (route), 56.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.900 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/core/fram/mem_re_mem_im_merged1/RCLK",
        "phy_name":"signal_filter_int.dft_inst.core.fram.mem_re_mem_im_merged1/RCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/core/fram/mem_re_mem_im_merged1/RDATA11",
        "phy_name":"signal_filter_int.dft_inst.core.fram.mem_re_mem_im_merged1/RDATA11"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/core/add/lscc_adder/U_PIPELINES_GT_0.B_Re_pipe[0]_i8/D",
        "phy_name":"signal_filter_int.dft_inst.core.SLICE_1289/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/core/fram/mem_re_mem_im_merged1/RCLK",
            "phy_name":"signal_filter_int.dft_inst.core.fram.mem_re_mem_im_merged1/RCLK"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/core/fram/mem_re_mem_im_merged1/RDATA11",
            "phy_name":"signal_filter_int.dft_inst.core.fram.mem_re_mem_im_merged1/RDATA11"
        },
        "arrive":7.199,
        "delay":1.179
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/core/fram/n5140",
            "phy_name":"signal_filter_int.dft_inst.core.n5394[11]"
        },
        "arrive":8.470,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/core/i1_2_lut_3_lut_adj_38195/C",
            "phy_name":"signal_filter_int.dft_inst.core.SLICE_1289/D1"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/core/i1_2_lut_3_lut_adj_38195/Z",
            "phy_name":"signal_filter_int.dft_inst.core.SLICE_1289/F1"
        },
        "arrive":8.920,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/core/add/lscc_adder/add_data_b[13]",
            "phy_name":"signal_filter_int.dft_inst.core.add_data_b[13]"
        },
        "arrive":8.920,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

signal_filter_int/dft_inst/core/fram/mem_re_mem_im_merged1/RCLK->signal_filter_int/dft_inst/core/fram/mem_re_mem_im_merged1/RDATA11
                                          EBR_EBR_R20C14  RCLK_TO_RDATA_DELAY  1.179         7.199  1       
signal_filter_int/dft_inst/core/fram/n5140
                                                          NET DELAY            1.271         8.470  1       
signal_filter_int/dft_inst/core/i1_2_lut_3_lut_adj_38195/C->signal_filter_int/dft_inst/core/i1_2_lut_3_lut_adj_38195/Z
                                          SLICE_R21C14A   D1_TO_F1_DELAY       0.450         8.920  1       
signal_filter_int/dft_inst/core/add/lscc_adder/add_data_b[13] ( DI1 )
                                                          NET DELAY            0.000         8.920  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/core/add/lscc_adder/U_PIPELINES_GT_0.B_Re_pipe[0]_i7/CK",
        "phy_name":"signal_filter_int.dft_inst.core.SLICE_1289/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  8.920  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          2.900  




++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/core/fram/mem_re_mem_im_merged0/RDATA1  (EBR_EBR_R20C12)
Path End         : signal_filter_int/dft_inst/core/add/lscc_adder/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i1/D  (SLICE_R21C14D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 43.8% (route), 56.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.900 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/core/fram/mem_re_mem_im_merged0/RCLK",
        "phy_name":"signal_filter_int.dft_inst.core.fram.mem_re_mem_im_merged0/RCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/core/fram/mem_re_mem_im_merged0/RDATA1",
        "phy_name":"signal_filter_int.dft_inst.core.fram.mem_re_mem_im_merged0/RDATA1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/core/add/lscc_adder/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i1/D",
        "phy_name":"signal_filter_int.dft_inst.core.SLICE_1275/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/core/fram/mem_re_mem_im_merged0/RCLK",
            "phy_name":"signal_filter_int.dft_inst.core.fram.mem_re_mem_im_merged0/RCLK"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/core/fram/mem_re_mem_im_merged0/RDATA1",
            "phy_name":"signal_filter_int.dft_inst.core.fram.mem_re_mem_im_merged0/RDATA1"
        },
        "arrive":7.199,
        "delay":1.179
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/core/fram/n5192",
            "phy_name":"signal_filter_int.dft_inst.core.n5345[1]"
        },
        "arrive":8.470,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/core/i26432_2_lut_3_lut_4_lut/D",
            "phy_name":"signal_filter_int.dft_inst.core.SLICE_1275/D0"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/core/i26432_2_lut_3_lut_4_lut/Z",
            "phy_name":"signal_filter_int.dft_inst.core.SLICE_1275/F0"
        },
        "arrive":8.920,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/core/add/lscc_adder/U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947[0]",
            "phy_name":"signal_filter_int.dft_inst.core.U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947[0]"
        },
        "arrive":8.920,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

signal_filter_int/dft_inst/core/fram/mem_re_mem_im_merged0/RCLK->signal_filter_int/dft_inst/core/fram/mem_re_mem_im_merged0/RDATA1
                                          EBR_EBR_R20C12  RCLK_TO_RDATA_DELAY  1.179         7.199  2       
signal_filter_int/dft_inst/core/fram/n5192
                                                          NET DELAY            1.271         8.470  1       
signal_filter_int/dft_inst/core/i26432_2_lut_3_lut_4_lut/D->signal_filter_int/dft_inst/core/i26432_2_lut_3_lut_4_lut/Z
                                          SLICE_R21C14D   D0_TO_F0_DELAY       0.450         8.920  1       
signal_filter_int/dft_inst/core/add/lscc_adder/U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947[0] ( DI0 )
                                                          NET DELAY            0.000         8.920  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/core/add/lscc_adder/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i1/CK",
        "phy_name":"signal_filter_int.dft_inst.core.SLICE_1275/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  8.920  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          2.900  




++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/postproc/abs/fifo/lscc_fifo_ip/mem_EBR.mem1/RDATA2  (EBR_EBR_R20C24)
Path End         : signal_filter_int/dft_inst/postproc/abs/sqrt/radicand_504_i18/D  (SLICE_R21C25A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 43.8% (route), 56.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.900 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/postproc/abs/fifo/lscc_fifo_ip/mem_EBR.mem1/RCLK",
        "phy_name":"signal_filter_int.dft_inst.postproc.abs.fifo.lscc_fifo_ip.mem_EBR.mem1/RCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/postproc/abs/fifo/lscc_fifo_ip/mem_EBR.mem1/RDATA2",
        "phy_name":"signal_filter_int.dft_inst.postproc.abs.fifo.lscc_fifo_ip.mem_EBR.mem1/RDATA2"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/postproc/abs/sqrt/radicand_504_i18/D",
        "phy_name":"signal_filter_int.dft_inst.postproc.abs.sqrt.SLICE_608/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/postproc/abs/fifo/lscc_fifo_ip/mem_EBR.mem1/RCLK",
            "phy_name":"signal_filter_int.dft_inst.postproc.abs.fifo.lscc_fifo_ip.mem_EBR.mem1/RCLK"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/postproc/abs/fifo/lscc_fifo_ip/mem_EBR.mem1/RDATA2",
            "phy_name":"signal_filter_int.dft_inst.postproc.abs.fifo.lscc_fifo_ip.mem_EBR.mem1/RDATA2"
        },
        "arrive":7.199,
        "delay":1.179
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/postproc/abs/fifo/lscc_fifo_ip/sqrt_data[18]",
            "phy_name":"signal_filter_int.dft_inst.postproc.abs.sqrt_data[18]"
        },
        "arrive":8.470,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/postproc/abs/sqrt/radicand_31__I_0_i19_3_lut_4_lut/D",
            "phy_name":"signal_filter_int.dft_inst.postproc.abs.sqrt.SLICE_608/D1"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/postproc/abs/sqrt/radicand_31__I_0_i19_3_lut_4_lut/Z",
            "phy_name":"signal_filter_int.dft_inst.postproc.abs.sqrt.SLICE_608/F1"
        },
        "arrive":8.920,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/postproc/abs/sqrt/radicand_31__N_4510[18]",
            "phy_name":"signal_filter_int.dft_inst.postproc.abs.sqrt.radicand_31__N_4510[18]"
        },
        "arrive":8.920,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

signal_filter_int/dft_inst/postproc/abs/fifo/lscc_fifo_ip/mem_EBR.mem1/RCLK->signal_filter_int/dft_inst/postproc/abs/fifo/lscc_fifo_ip/mem_EBR.mem1/RDATA2
                                          EBR_EBR_R20C24  RCLK_TO_RDATA_DELAY  1.179         7.199  1       
signal_filter_int/dft_inst/postproc/abs/fifo/lscc_fifo_ip/sqrt_data[18]
                                                          NET DELAY            1.271         8.470  1       
signal_filter_int/dft_inst/postproc/abs/sqrt/radicand_31__I_0_i19_3_lut_4_lut/D->signal_filter_int/dft_inst/postproc/abs/sqrt/radicand_31__I_0_i19_3_lut_4_lut/Z
                                          SLICE_R21C25A   D1_TO_F1_DELAY       0.450         8.920  1       
signal_filter_int/dft_inst/postproc/abs/sqrt/radicand_31__N_4510[18] ( DI1 )
                                                          NET DELAY            0.000         8.920  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/postproc/abs/sqrt/radicand_504_i17/CK",
        "phy_name":"signal_filter_int.dft_inst.postproc.abs.sqrt.SLICE_608/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  8.920  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          2.900  




++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/core/add/lscc_adder/result_re_o_i4/Q  (SLICE_R25C11D)
Path End         : signal_filter_int/dft_inst/core/cmul/mul_re0/lscc_multiplier/genblk1.u_lscc_multiplier_dsp/result_o_res5/A4  (DSP_DSP_R26C6)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 1
Delay Ratio      : 60.8% (route), 39.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.059 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/core/add/lscc_adder/result_re_o_i4/CK",
        "phy_name":"signal_filter_int.dft_inst.core.add.lscc_adder.SLICE_1319/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/core/add/lscc_adder/result_re_o_i4/Q",
        "phy_name":"signal_filter_int.dft_inst.core.add.lscc_adder.SLICE_1319/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/core/cmul/mul_re0/lscc_multiplier/genblk1.u_lscc_multiplier_dsp/result_o_res5/A4",
        "phy_name":"signal_filter_int.dft_inst.core.cmul.mul_re0.lscc_multiplier.genblk1.u_lscc_multiplier_dsp.result_o_res5/A4"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/core/add/lscc_adder/result_re_o_i4/CK",
            "phy_name":"signal_filter_int.dft_inst.core.add.lscc_adder.SLICE_1319/CLK"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/core/add/lscc_adder/result_re_o_i4/Q",
            "phy_name":"signal_filter_int.dft_inst.core.add.lscc_adder.SLICE_1319/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/core/add/lscc_adder/cmul_data_re[4]",
            "phy_name":"signal_filter_int.dft_inst.core.cmul_data_re[4]"
        },
        "arrive":9.570,
        "delay":2.159
    }
    ]
}
</xmp>
</tapath>

signal_filter_int/dft_inst/core/add/lscc_adder/result_re_o_i4/CK->signal_filter_int/dft_inst/core/add/lscc_adder/result_re_o_i4/Q
                                          SLICE_R25C11D   CLK_TO_Q0_DELAY  1.391         7.411  2       
signal_filter_int/dft_inst/core/add/lscc_adder/cmul_data_re[4] ( A4 )
                                                          NET DELAY        2.159         9.570  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/core/cmul/mul_re0/lscc_multiplier/genblk1.u_lscc_multiplier_dsp/result_o_res5/CLK",
        "phy_name":"signal_filter_int.dft_inst.core.cmul.mul_re0.lscc_multiplier.genblk1.u_lscc_multiplier_dsp.result_o_res5/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.491         6.511  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.511  
Arrival Time                                                                                  9.570  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.059  




++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i17/Q  (SLICE_R16C18D)
Path End         : signal_filter_int/dft_inst/postproc/add/lscc_adder/U_PIPELINES_GT_0.A_Re_pipe[0]_i12/D  (SLICE_R16C18B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i16/CK",
        "phy_name":"signal_filter_int.SLICE_561/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i17/Q",
        "phy_name":"signal_filter_int.SLICE_561/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/postproc/add/lscc_adder/U_PIPELINES_GT_0.A_Re_pipe[0]_i12/D",
        "phy_name":"signal_filter_int.dft_inst.postproc.add.lscc_adder.SLICE_518/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i17/CK",
            "phy_name":"signal_filter_int.SLICE_561/CLK"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i17/Q",
            "phy_name":"signal_filter_int.SLICE_561/Q1"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re[17]",
            "phy_name":"signal_filter_int.dft_inst.postproc.add.lscc_adder.A_Re[17]"
        },
        "arrive":8.682,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int.dft_inst.postproc.add.lscc_adder.SLICE_518/D1",
            "phy_name":"signal_filter_int.dft_inst.postproc.add.lscc_adder.SLICE_518/D1"
        },
        "pin1":
        {
            "log_name":"signal_filter_int.dft_inst.postproc.add.lscc_adder.SLICE_518/F1",
            "phy_name":"signal_filter_int.dft_inst.postproc.add.lscc_adder.SLICE_518/F1"
        },
        "arrive":9.132,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int.dft_inst.postproc.add.lscc_adder.A_Re[17].sig_174.FeedThruLUT",
            "phy_name":"signal_filter_int.dft_inst.postproc.add.lscc_adder.A_Re[17].sig_174.FeedThruLUT"
        },
        "arrive":9.132,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i17/CK->signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i17/Q
                                          SLICE_R16C18D   CLK_TO_Q1_DELAY  1.391         7.411  1       
signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re[17]
                                                          NET DELAY        1.271         8.682  1       
signal_filter_int.dft_inst.postproc.add.lscc_adder.SLICE_518/D1->signal_filter_int.dft_inst.postproc.add.lscc_adder.SLICE_518/F1
                                          SLICE_R16C18B   D1_TO_F1_DELAY   0.450         9.132  1       
signal_filter_int.dft_inst.postproc.add.lscc_adder.A_Re[17].sig_174.FeedThruLUT ( DI1 )
                                                          NET DELAY        0.000         9.132  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/postproc/add/lscc_adder/U_PIPELINES_GT_0.A_Re_pipe[0]_i11/CK",
        "phy_name":"signal_filter_int.dft_inst.postproc.add.lscc_adder.SLICE_518/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i13/Q  (SLICE_R22C22B)
Path End         : signal_filter_int/dft_inst/postproc/add/lscc_adder/U_PIPELINES_GT_0.A_Re_pipe[0]_i8/D  (SLICE_R22C22C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i12/CK",
        "phy_name":"signal_filter_int.SLICE_557/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i13/Q",
        "phy_name":"signal_filter_int.SLICE_557/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/postproc/add/lscc_adder/U_PIPELINES_GT_0.A_Re_pipe[0]_i8/D",
        "phy_name":"signal_filter_int.dft_inst.postproc.add.lscc_adder.SLICE_514/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i13/CK",
            "phy_name":"signal_filter_int.SLICE_557/CLK"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i13/Q",
            "phy_name":"signal_filter_int.SLICE_557/Q1"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re[13]",
            "phy_name":"signal_filter_int.dft_inst.postproc.add.lscc_adder.A_Re[13]"
        },
        "arrive":8.682,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int.dft_inst.postproc.add.lscc_adder.SLICE_514/D1",
            "phy_name":"signal_filter_int.dft_inst.postproc.add.lscc_adder.SLICE_514/D1"
        },
        "pin1":
        {
            "log_name":"signal_filter_int.dft_inst.postproc.add.lscc_adder.SLICE_514/F1",
            "phy_name":"signal_filter_int.dft_inst.postproc.add.lscc_adder.SLICE_514/F1"
        },
        "arrive":9.132,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int.dft_inst.postproc.add.lscc_adder.A_Re[13].sig_170.FeedThruLUT",
            "phy_name":"signal_filter_int.dft_inst.postproc.add.lscc_adder.A_Re[13].sig_170.FeedThruLUT"
        },
        "arrive":9.132,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i13/CK->signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i13/Q
                                          SLICE_R22C22B   CLK_TO_Q1_DELAY  1.391         7.411  1       
signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re[13]
                                                          NET DELAY        1.271         8.682  1       
signal_filter_int.dft_inst.postproc.add.lscc_adder.SLICE_514/D1->signal_filter_int.dft_inst.postproc.add.lscc_adder.SLICE_514/F1
                                          SLICE_R22C22C   D1_TO_F1_DELAY   0.450         9.132  1       
signal_filter_int.dft_inst.postproc.add.lscc_adder.A_Re[13].sig_170.FeedThruLUT ( DI1 )
                                                          NET DELAY        0.000         9.132  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/postproc/add/lscc_adder/U_PIPELINES_GT_0.A_Re_pipe[0]_i7/CK",
        "phy_name":"signal_filter_int.dft_inst.postproc.add.lscc_adder.SLICE_514/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i10/Q  (SLICE_R19C15D)
Path End         : signal_filter_int/dft_inst/postproc/add/lscc_adder/U_PIPELINES_GT_0.A_Re_pipe[0]_i5/D  (SLICE_R19C15B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i10/CK",
        "phy_name":"signal_filter_int.SLICE_555/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i10/Q",
        "phy_name":"signal_filter_int.SLICE_555/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/postproc/add/lscc_adder/U_PIPELINES_GT_0.A_Re_pipe[0]_i5/D",
        "phy_name":"signal_filter_int.dft_inst.postproc.add.lscc_adder.SLICE_512/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i10/CK",
            "phy_name":"signal_filter_int.SLICE_555/CLK"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i10/Q",
            "phy_name":"signal_filter_int.SLICE_555/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re[10]",
            "phy_name":"signal_filter_int.dft_inst.postproc.add.lscc_adder.A_Re[10]"
        },
        "arrive":8.682,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int.dft_inst.postproc.add.lscc_adder.SLICE_512/D0",
            "phy_name":"signal_filter_int.dft_inst.postproc.add.lscc_adder.SLICE_512/D0"
        },
        "pin1":
        {
            "log_name":"signal_filter_int.dft_inst.postproc.add.lscc_adder.SLICE_512/F0",
            "phy_name":"signal_filter_int.dft_inst.postproc.add.lscc_adder.SLICE_512/F0"
        },
        "arrive":9.132,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int.dft_inst.postproc.add.lscc_adder.A_Re[10].sig_167.FeedThruLUT",
            "phy_name":"signal_filter_int.dft_inst.postproc.add.lscc_adder.A_Re[10].sig_167.FeedThruLUT"
        },
        "arrive":9.132,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i10/CK->signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i10/Q
                                          SLICE_R19C15D   CLK_TO_Q0_DELAY  1.391         7.411  1       
signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re[10]
                                                          NET DELAY        1.271         8.682  1       
signal_filter_int.dft_inst.postproc.add.lscc_adder.SLICE_512/D0->signal_filter_int.dft_inst.postproc.add.lscc_adder.SLICE_512/F0
                                          SLICE_R19C15B   D0_TO_F0_DELAY   0.450         9.132  1       
signal_filter_int.dft_inst.postproc.add.lscc_adder.A_Re[10].sig_167.FeedThruLUT ( DI0 )
                                                          NET DELAY        0.000         9.132  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/postproc/add/lscc_adder/U_PIPELINES_GT_0.A_Re_pipe[0]_i5/CK",
        "phy_name":"signal_filter_int.dft_inst.postproc.add.lscc_adder.SLICE_512/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i11/Q  (SLICE_R19C15D)
Path End         : signal_filter_int/dft_inst/postproc/add/lscc_adder/U_PIPELINES_GT_0.A_Re_pipe[0]_i6/D  (SLICE_R19C15B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i10/CK",
        "phy_name":"signal_filter_int.SLICE_555/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i11/Q",
        "phy_name":"signal_filter_int.SLICE_555/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/postproc/add/lscc_adder/U_PIPELINES_GT_0.A_Re_pipe[0]_i6/D",
        "phy_name":"signal_filter_int.dft_inst.postproc.add.lscc_adder.SLICE_512/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i11/CK",
            "phy_name":"signal_filter_int.SLICE_555/CLK"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i11/Q",
            "phy_name":"signal_filter_int.SLICE_555/Q1"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re[11]",
            "phy_name":"signal_filter_int.dft_inst.postproc.add.lscc_adder.A_Re[11]"
        },
        "arrive":8.682,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int.dft_inst.postproc.add.lscc_adder.SLICE_512/D1",
            "phy_name":"signal_filter_int.dft_inst.postproc.add.lscc_adder.SLICE_512/D1"
        },
        "pin1":
        {
            "log_name":"signal_filter_int.dft_inst.postproc.add.lscc_adder.SLICE_512/F1",
            "phy_name":"signal_filter_int.dft_inst.postproc.add.lscc_adder.SLICE_512/F1"
        },
        "arrive":9.132,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int.dft_inst.postproc.add.lscc_adder.A_Re[11].sig_168.FeedThruLUT",
            "phy_name":"signal_filter_int.dft_inst.postproc.add.lscc_adder.A_Re[11].sig_168.FeedThruLUT"
        },
        "arrive":9.132,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i11/CK->signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i11/Q
                                          SLICE_R19C15D   CLK_TO_Q1_DELAY  1.391         7.411  1       
signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re[11]
                                                          NET DELAY        1.271         8.682  1       
signal_filter_int.dft_inst.postproc.add.lscc_adder.SLICE_512/D1->signal_filter_int.dft_inst.postproc.add.lscc_adder.SLICE_512/F1
                                          SLICE_R19C15B   D1_TO_F1_DELAY   0.450         9.132  1       
signal_filter_int.dft_inst.postproc.add.lscc_adder.A_Re[11].sig_168.FeedThruLUT ( DI1 )
                                                          NET DELAY        0.000         9.132  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/postproc/add/lscc_adder/U_PIPELINES_GT_0.A_Re_pipe[0]_i5/CK",
        "phy_name":"signal_filter_int.dft_inst.postproc.add.lscc_adder.SLICE_512/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/postproc/abs/sqrt/solution_i13/Q  (SLICE_R25C26A)
Path End         : signal_filter_int/dft_inst/postproc/add/lscc_adder/B_Re_i13/D  (SLICE_R24C26B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/postproc/abs/sqrt/solution_i12/CK",
        "phy_name":"signal_filter_int.dft_inst.postproc.abs.sqrt.SLICE_588/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/postproc/abs/sqrt/solution_i13/Q",
        "phy_name":"signal_filter_int.dft_inst.postproc.abs.sqrt.SLICE_588/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/postproc/add/lscc_adder/B_Re_i13/D",
        "phy_name":"signal_filter_int.dft_inst.postproc.SLICE_505/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/postproc/abs/sqrt/solution_i13/CK",
            "phy_name":"signal_filter_int.dft_inst.postproc.abs.sqrt.SLICE_588/CLK"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/postproc/abs/sqrt/solution_i13/Q",
            "phy_name":"signal_filter_int.dft_inst.postproc.abs.sqrt.SLICE_588/Q1"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/postproc/abs/sqrt/add_data_b[12]",
            "phy_name":"signal_filter_int.dft_inst.postproc.add_data_b[12]"
        },
        "arrive":8.682,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int.dft_inst.postproc.SLICE_505/D0",
            "phy_name":"signal_filter_int.dft_inst.postproc.SLICE_505/D0"
        },
        "pin1":
        {
            "log_name":"signal_filter_int.dft_inst.postproc.SLICE_505/F0",
            "phy_name":"signal_filter_int.dft_inst.postproc.SLICE_505/F0"
        },
        "arrive":9.132,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int.dft_inst.postproc.add_data_b[12].sig_160.FeedThruLUT",
            "phy_name":"signal_filter_int.dft_inst.postproc.add_data_b[12].sig_160.FeedThruLUT"
        },
        "arrive":9.132,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

signal_filter_int/dft_inst/postproc/abs/sqrt/solution_i13/CK->signal_filter_int/dft_inst/postproc/abs/sqrt/solution_i13/Q
                                          SLICE_R25C26A   CLK_TO_Q1_DELAY  1.391         7.411  2       
signal_filter_int/dft_inst/postproc/abs/sqrt/add_data_b[12]
                                                          NET DELAY        1.271         8.682  1       
signal_filter_int.dft_inst.postproc.SLICE_505/D0->signal_filter_int.dft_inst.postproc.SLICE_505/F0
                                          SLICE_R24C26B   D0_TO_F0_DELAY   0.450         9.132  1       
signal_filter_int.dft_inst.postproc.add_data_b[12].sig_160.FeedThruLUT ( DI0 )
                                                          NET DELAY        0.000         9.132  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/postproc/add/lscc_adder/B_Re_i13/CK",
        "phy_name":"signal_filter_int.dft_inst.postproc.SLICE_505/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i0/Q  (SLICE_R21C8A)
Path End         : signal_filter_int/dft_inst/postproc/add/lscc_adder/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i1/D  (SLICE_R21C8C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i0/CK",
        "phy_name":"signal_filter_int.dft_inst.postproc.SLICE_491/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i0/Q",
        "phy_name":"signal_filter_int.dft_inst.postproc.SLICE_491/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/postproc/add/lscc_adder/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i1/D",
        "phy_name":"signal_filter_int.dft_inst.postproc.add.lscc_adder.SLICE_490/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i0/CK",
            "phy_name":"signal_filter_int.dft_inst.postproc.SLICE_491/CLK"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i0/Q",
            "phy_name":"signal_filter_int.dft_inst.postproc.SLICE_491/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re[0]",
            "phy_name":"signal_filter_int.dft_inst.postproc.add.lscc_adder.A_Re[0]"
        },
        "arrive":8.682,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/postproc/add/lscc_adder/i2_3_lut_4_lut_adj_38272/A",
            "phy_name":"signal_filter_int.dft_inst.postproc.add.lscc_adder.SLICE_490/D1"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/postproc/add/lscc_adder/i2_3_lut_4_lut_adj_38272/Z",
            "phy_name":"signal_filter_int.dft_inst.postproc.add.lscc_adder.SLICE_490/F1"
        },
        "arrive":9.132,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/postproc/add/lscc_adder/U_PIPELINES_GT_0.ApB_Re_pipe_1__17__N_4926[1]",
            "phy_name":"signal_filter_int.dft_inst.postproc.add.lscc_adder.U_PIPELINES_GT_0.ApB_Re_pipe_1__17__N_4926[1]"
        },
        "arrive":9.132,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i0/CK->signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i0/Q
                                          SLICE_R21C8A    CLK_TO_Q0_DELAY  1.391         7.411  3       
signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re[0]
                                                          NET DELAY        1.271         8.682  1       
signal_filter_int/dft_inst/postproc/add/lscc_adder/i2_3_lut_4_lut_adj_38272/A->signal_filter_int/dft_inst/postproc/add/lscc_adder/i2_3_lut_4_lut_adj_38272/Z
                                          SLICE_R21C8C    D1_TO_F1_DELAY   0.450         9.132  1       
signal_filter_int/dft_inst/postproc/add/lscc_adder/U_PIPELINES_GT_0.ApB_Re_pipe_1__17__N_4926[1] ( DI1 )
                                                          NET DELAY        0.000         9.132  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/postproc/add/lscc_adder/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i0/CK",
        "phy_name":"signal_filter_int.dft_inst.postproc.add.lscc_adder.SLICE_490/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/preproc/avg_i4/Q  (SLICE_R22C10A)
Path End         : signal_filter_int/dft_inst/preproc/avg_i4/D  (SLICE_R22C10A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/preproc/avg_i4/CK",
        "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_453/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/preproc/avg_i4/Q",
        "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_453/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/preproc/avg_i4/D",
        "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_453/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/avg_i4/CK",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_453/CLK"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/avg_i4/Q",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_453/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/fifo/lscc_fifo_ip/preproc_data_out[2]",
            "phy_name":"signal_filter_int.dft_inst.preproc_data_out[2]"
        },
        "arrive":8.682,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38278/A",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_453/D0"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38278/Z",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_453/F0"
        },
        "arrive":9.132,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/n40982",
            "phy_name":"signal_filter_int.dft_inst.preproc.n40982"
        },
        "arrive":9.132,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

signal_filter_int/dft_inst/preproc/avg_i4/CK->signal_filter_int/dft_inst/preproc/avg_i4/Q
                                          SLICE_R22C10A   CLK_TO_Q0_DELAY  1.391         7.411  3       
signal_filter_int/dft_inst/fifo/lscc_fifo_ip/preproc_data_out[2]
                                                          NET DELAY        1.271         8.682  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38278/A->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38278/Z
                                          SLICE_R22C10A   D0_TO_F0_DELAY   0.450         9.132  1       
signal_filter_int/dft_inst/preproc/n40982 ( DI0 )
                                                          NET DELAY        0.000         9.132  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/preproc/avg_i4/CK",
        "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_453/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/preproc/avg_i5/Q  (SLICE_R22C10A)
Path End         : signal_filter_int/dft_inst/preproc/avg_i5/D  (SLICE_R22C10A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/preproc/avg_i4/CK",
        "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_453/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/preproc/avg_i5/Q",
        "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_453/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/preproc/avg_i5/D",
        "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_453/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/avg_i5/CK",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_453/CLK"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/avg_i5/Q",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_453/Q1"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/fifo/lscc_fifo_ip/preproc_data_out[3]",
            "phy_name":"signal_filter_int.dft_inst.preproc_data_out[3]"
        },
        "arrive":8.682,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38280/A",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_453/D1"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38280/Z",
            "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_453/F1"
        },
        "arrive":9.132,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/dft_inst/preproc/n40721",
            "phy_name":"signal_filter_int.dft_inst.preproc.n40721"
        },
        "arrive":9.132,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

signal_filter_int/dft_inst/preproc/avg_i5/CK->signal_filter_int/dft_inst/preproc/avg_i5/Q
                                          SLICE_R22C10A   CLK_TO_Q1_DELAY  1.391         7.411  3       
signal_filter_int/dft_inst/fifo/lscc_fifo_ip/preproc_data_out[3]
                                                          NET DELAY        1.271         8.682  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38280/A->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38280/Z
                                          SLICE_R22C10A   D1_TO_F1_DELAY   0.450         9.132  1       
signal_filter_int/dft_inst/preproc/n40721 ( DI1 )
                                                          NET DELAY        0.000         9.132  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/dft_inst/preproc/avg_i4/CK",
        "phy_name":"signal_filter_int.dft_inst.preproc.SLICE_453/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_i7/Q  (SLICE_R19C23B)
Path End         : signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_cmpaddr_r_i7/D  (SLICE_R19C23C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_i6/CK",
        "phy_name":"SLICE_391/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_i7/Q",
        "phy_name":"SLICE_391/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_cmpaddr_r_i7/D",
        "phy_name":"SLICE_415/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_i7/CK",
            "phy_name":"SLICE_391/CLK"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_i7/Q",
            "phy_name":"SLICE_391/Q1"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r[7]",
            "phy_name":"rd_addr_r_adj_5535[7]"
        },
        "arrive":8.682,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"SLICE_415/D1",
            "phy_name":"SLICE_415/D1"
        },
        "pin1":
        {
            "log_name":"SLICE_415/F1",
            "phy_name":"SLICE_415/F1"
        },
        "arrive":9.132,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"rd_addr_r_8__N_2338_adj_5545[7]$n166",
            "phy_name":"rd_addr_r_8__N_2338_adj_5545[7]$n166"
        },
        "arrive":9.132,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_i7/CK->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_i7/Q
                                          SLICE_R19C23B   CLK_TO_Q1_DELAY  1.391         7.411  5       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r[7]
                                                          NET DELAY        1.271         8.682  1       
SLICE_415/D1->SLICE_415/F1                SLICE_R19C23C   D1_TO_F1_DELAY   0.450         9.132  1       
rd_addr_r_8__N_2338_adj_5545[7]$n166 ( DI1 )
                                                          NET DELAY        0.000         9.132  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_cmpaddr_r_i6/CK",
        "phy_name":"SLICE_415/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_i8/Q  (SLICE_R18C28B)
Path End         : signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_i8/D  (SLICE_R18C28B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_i8/CK",
        "phy_name":"SLICE_393/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_i8/Q",
        "phy_name":"SLICE_393/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_i8/D",
        "phy_name":"SLICE_393/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_i8/CK",
            "phy_name":"SLICE_393/CLK"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_i8/Q",
            "phy_name":"SLICE_393/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r[8]",
            "phy_name":"rd_addr_r_adj_5535[8]"
        },
        "arrive":8.682,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i18688_2_lut_4_lut_4_lut/D",
            "phy_name":"SLICE_393/D0"
        },
        "pin1":
        {
            "log_name":"i18688_2_lut_4_lut_4_lut/Z",
            "phy_name":"SLICE_393/F0"
        },
        "arrive":9.132,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"rd_addr_r_8__N_2338_adj_5545[8]",
            "phy_name":"rd_addr_r_8__N_2338_adj_5545[8]"
        },
        "arrive":9.132,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_i8/CK->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_i8/Q
                                          SLICE_R18C28B   CLK_TO_Q0_DELAY  1.391         7.411  4       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r[8]
                                                          NET DELAY        1.271         8.682  1       
i18688_2_lut_4_lut_4_lut/D->i18688_2_lut_4_lut_4_lut/Z
                                          SLICE_R18C28B   D0_TO_F0_DELAY   0.450         9.132  1       
rd_addr_r_8__N_2338_adj_5545[8] ( DI0 )                   NET DELAY        0.000         9.132  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_i8/CK",
        "phy_name":"SLICE_393/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_p1_r_i3/Q  (SLICE_R17C30C)
Path End         : signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_cmpaddr_r_i3/D  (SLICE_R18C30C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_p1_r_i2/CK",
        "phy_name":"SLICE_358/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_p1_r_i3/Q",
        "phy_name":"SLICE_358/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_cmpaddr_r_i3/D",
        "phy_name":"SLICE_366/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_p1_r_i3/CK",
            "phy_name":"SLICE_358/CLK"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_p1_r_i3/Q",
            "phy_name":"SLICE_358/Q1"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_p1_r[3]",
            "phy_name":"wr_addr_p1_r_adj_5530[3]"
        },
        "arrive":8.682,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"SLICE_366/D1",
            "phy_name":"SLICE_366/D1"
        },
        "pin1":
        {
            "log_name":"SLICE_366/F1",
            "phy_name":"SLICE_366/F1"
        },
        "arrive":9.132,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"wr_addr_r_8__N_2295_adj_5543[3]$n132",
            "phy_name":"wr_addr_r_8__N_2295_adj_5543[3]$n132"
        },
        "arrive":9.132,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_p1_r_i3/CK->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_p1_r_i3/Q
                                          SLICE_R17C30C   CLK_TO_Q1_DELAY  1.391         7.411  5       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_p1_r[3]
                                                          NET DELAY        1.271         8.682  1       
SLICE_366/D1->SLICE_366/F1                SLICE_R18C30C   D1_TO_F1_DELAY   0.450         9.132  1       
wr_addr_r_8__N_2295_adj_5543[3]$n132 ( DI1 )
                                                          NET DELAY        0.000         9.132  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_cmpaddr_r_i2/CK",
        "phy_name":"SLICE_366/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_r_i8/Q  (SLICE_R19C29B)
Path End         : signal_filter_int/sc_fifo_inst/lscc_fifo_inst/MISC.wr_flag_addr_r_i8/D  (SLICE_R19C29B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_r_i8/CK",
        "phy_name":"SLICE_356/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_r_i8/Q",
        "phy_name":"SLICE_356/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/MISC.wr_flag_addr_r_i8/D",
        "phy_name":"SLICE_356/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_r_i8/CK",
            "phy_name":"SLICE_356/CLK"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_r_i8/Q",
            "phy_name":"SLICE_356/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_r[8]",
            "phy_name":"wr_addr_r_adj_5529[8]"
        },
        "arrive":8.682,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"SLICE_356/D1",
            "phy_name":"SLICE_356/D1"
        },
        "pin1":
        {
            "log_name":"SLICE_356/F1",
            "phy_name":"SLICE_356/F1"
        },
        "arrive":9.132,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"wr_addr_r_8__N_2295_adj_5543[8]$n147",
            "phy_name":"wr_addr_r_8__N_2295_adj_5543[8]$n147"
        },
        "arrive":9.132,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_r_i8/CK->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_r_i8/Q
                                          SLICE_R19C29B   CLK_TO_Q0_DELAY  1.391         7.411  4       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_r[8]
                                                          NET DELAY        1.271         8.682  1       
SLICE_356/D1->SLICE_356/F1                SLICE_R19C29B   D1_TO_F1_DELAY   0.450         9.132  1       
wr_addr_r_8__N_2295_adj_5543[8]$n147 ( DI1 )
                                                          NET DELAY        0.000         9.132  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_r_i8/CK",
        "phy_name":"SLICE_356/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_i1/Q  (SLICE_R19C21A)
Path End         : signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_i1/D  (SLICE_R19C21A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_i0/CK",
        "phy_name":"SLICE_330/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_i1/Q",
        "phy_name":"SLICE_330/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_i1/D",
        "phy_name":"SLICE_330/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_i1/CK",
            "phy_name":"SLICE_330/CLK"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_i1/Q",
            "phy_name":"SLICE_330/Q1"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r[1]",
            "phy_name":"rd_addr_r_adj_5535[1]"
        },
        "arrive":8.682,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i18681_2_lut_4_lut_4_lut/D",
            "phy_name":"SLICE_330/D1"
        },
        "pin1":
        {
            "log_name":"i18681_2_lut_4_lut_4_lut/Z",
            "phy_name":"SLICE_330/F1"
        },
        "arrive":9.132,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"rd_addr_r_8__N_2338_adj_5545[1]",
            "phy_name":"rd_addr_r_8__N_2338_adj_5545[1]"
        },
        "arrive":9.132,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_i1/CK->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_i1/Q
                                          SLICE_R19C21A   CLK_TO_Q1_DELAY  1.391         7.411  5       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r[1]
                                                          NET DELAY        1.271         8.682  1       
i18681_2_lut_4_lut_4_lut/D->i18681_2_lut_4_lut_4_lut/Z
                                          SLICE_R19C21A   D1_TO_F1_DELAY   0.450         9.132  1       
rd_addr_r_8__N_2338_adj_5545[1] ( DI1 )                   NET DELAY        0.000         9.132  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_i0/CK",
        "phy_name":"SLICE_330/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_p1_r_i0/Q  (SLICE_R19C31C)
Path End         : signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_cmpaddr_p1_r_i0/D  (SLICE_R18C30D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_p1_r_i0/CK",
        "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_325/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_p1_r_i0/Q",
        "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_325/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_cmpaddr_p1_r_i0/D",
        "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_329/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_p1_r_i0/CK",
            "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_325/CLK"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_p1_r_i0/Q",
            "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_325/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_p1_r[0]",
            "phy_name":"wr_addr_p1_r_adj_5530[0]"
        },
        "arrive":8.682,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_329/D0",
            "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_329/D0"
        },
        "pin1":
        {
            "log_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_329/F0",
            "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_329/F0"
        },
        "arrive":9.132,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.wr_addr_p1_r_8__N_2304[0]$n103",
            "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.wr_addr_p1_r_8__N_2304[0]$n103"
        },
        "arrive":9.132,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_p1_r_i0/CK->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_p1_r_i0/Q
                                          SLICE_R19C31C   CLK_TO_Q0_DELAY  1.391         7.411  8       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_p1_r[0]
                                                          NET DELAY        1.271         8.682  1       
signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_329/D0->signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_329/F0
                                          SLICE_R18C30D   D0_TO_F0_DELAY   0.450         9.132  1       
signal_filter_int.sc_fifo_inst.lscc_fifo_inst.wr_addr_p1_r_8__N_2304[0]$n103 ( DI0 )
                                                          NET DELAY        0.000         9.132  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_cmpaddr_p1_r_i0/CK",
        "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_329/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_p1_r_i1/Q  (SLICE_R19C31C)
Path End         : signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_cmpaddr_r_i1/D  (SLICE_R19C31B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_p1_r_i0/CK",
        "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_325/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_p1_r_i1/Q",
        "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_325/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_cmpaddr_r_i1/D",
        "phy_name":"SLICE_326/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_p1_r_i1/CK",
            "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_325/CLK"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_p1_r_i1/Q",
            "phy_name":"signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_325/Q1"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_p1_r[1]",
            "phy_name":"wr_addr_p1_r_adj_5530[1]"
        },
        "arrive":8.682,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"SLICE_326/D1",
            "phy_name":"SLICE_326/D1"
        },
        "pin1":
        {
            "log_name":"SLICE_326/F1",
            "phy_name":"SLICE_326/F1"
        },
        "arrive":9.132,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"wr_addr_r_8__N_2295_adj_5543[1]$n126",
            "phy_name":"wr_addr_r_8__N_2295_adj_5543[1]$n126"
        },
        "arrive":9.132,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_p1_r_i1/CK->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_p1_r_i1/Q
                                          SLICE_R19C31C   CLK_TO_Q1_DELAY  1.391         7.411  6       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_p1_r[1]
                                                          NET DELAY        1.271         8.682  1       
SLICE_326/D1->SLICE_326/F1                SLICE_R19C31B   D1_TO_F1_DELAY   0.450         9.132  1       
wr_addr_r_8__N_2295_adj_5543[1]$n126 ( DI1 )
                                                          NET DELAY        0.000         9.132  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_cmpaddr_r_i0/CK",
        "phy_name":"SLICE_326/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_r_i1/Q  (SLICE_R19C31A)
Path End         : signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_r_i1/D  (SLICE_R19C31A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_r_i0/CK",
        "phy_name":"SLICE_319/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_r_i1/Q",
        "phy_name":"SLICE_319/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_r_i1/D",
        "phy_name":"SLICE_319/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_r_i1/CK",
            "phy_name":"SLICE_319/CLK"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_r_i1/Q",
            "phy_name":"SLICE_319/Q1"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_r[1]",
            "phy_name":"wr_addr_r_adj_5529[1]"
        },
        "arrive":8.682,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i18666_2_lut_4_lut_4_lut/D",
            "phy_name":"SLICE_319/D1"
        },
        "pin1":
        {
            "log_name":"i18666_2_lut_4_lut_4_lut/Z",
            "phy_name":"SLICE_319/F1"
        },
        "arrive":9.132,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"wr_addr_r_8__N_2295_adj_5543[1]",
            "phy_name":"wr_addr_r_8__N_2295_adj_5543[1]"
        },
        "arrive":9.132,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_r_i1/CK->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_r_i1/Q
                                          SLICE_R19C31A   CLK_TO_Q1_DELAY  1.391         7.411  7       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_r[1]
                                                          NET DELAY        1.271         8.682  1       
i18666_2_lut_4_lut_4_lut/D->i18666_2_lut_4_lut_4_lut/Z
                                          SLICE_R19C31A   D1_TO_F1_DELAY   0.450         9.132  1       
wr_addr_r_8__N_2295_adj_5543[1] ( DI1 )                   NET DELAY        0.000         9.132  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_r_i0/CK",
        "phy_name":"SLICE_319/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/in_data_cnt__i5/Q  (SLICE_R8C26C)
Path End         : signal_filter_int/in_data_cnt__i6/D  (SLICE_R8C26C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/in_data_cnt__i6/CK",
        "phy_name":"signal_filter_int.SLICE_313/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"signal_filter_int/in_data_cnt__i5/Q",
        "phy_name":"signal_filter_int.SLICE_313/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/in_data_cnt__i6/D",
        "phy_name":"signal_filter_int.SLICE_313/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/in_data_cnt__i5/CK",
            "phy_name":"signal_filter_int.SLICE_313/CLK"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/in_data_cnt__i5/Q",
            "phy_name":"signal_filter_int.SLICE_313/Q1"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"memory_mux_signal_ram/fft_addr_rd[5]",
            "phy_name":"fft_addr_rd[5]"
        },
        "arrive":8.682,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/i18702_3_lut_4_lut/A",
            "phy_name":"signal_filter_int.SLICE_313/D0"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/i18702_3_lut_4_lut/Z",
            "phy_name":"signal_filter_int.SLICE_313/F0"
        },
        "arrive":9.132,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/n21284",
            "phy_name":"signal_filter_int.n21284"
        },
        "arrive":9.132,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

signal_filter_int/in_data_cnt__i5/CK->signal_filter_int/in_data_cnt__i5/Q
                                          SLICE_R8C26C    CLK_TO_Q1_DELAY  1.391         7.411  7       
memory_mux_signal_ram/fft_addr_rd[5]                      NET DELAY        1.271         8.682  1       
signal_filter_int/i18702_3_lut_4_lut/A->signal_filter_int/i18702_3_lut_4_lut/Z
                                          SLICE_R8C26C    D0_TO_F0_DELAY   0.450         9.132  1       
signal_filter_int/n21284 ( DI0 )                          NET DELAY        0.000         9.132  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/in_data_cnt__i6/CK",
        "phy_name":"signal_filter_int.SLICE_313/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/in_data_cnt__i8/Q  (SLICE_R6C26D)
Path End         : signal_filter_int/in_data_cnt__i8/D  (SLICE_R6C26D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/in_data_cnt__i8/CK",
        "phy_name":"signal_filter_int.SLICE_311/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"signal_filter_int/in_data_cnt__i8/Q",
        "phy_name":"signal_filter_int.SLICE_311/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/in_data_cnt__i8/D",
        "phy_name":"signal_filter_int.SLICE_311/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/in_data_cnt__i8/CK",
            "phy_name":"signal_filter_int.SLICE_311/CLK"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/in_data_cnt__i8/Q",
            "phy_name":"signal_filter_int.SLICE_311/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"memory_mux_signal_ram/fft_addr_rd[8]",
            "phy_name":"fft_addr_rd[8]"
        },
        "arrive":8.682,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/i18704_3_lut_4_lut/D",
            "phy_name":"signal_filter_int.SLICE_311/D0"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/i18704_3_lut_4_lut/Z",
            "phy_name":"signal_filter_int.SLICE_311/F0"
        },
        "arrive":9.132,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/n21288",
            "phy_name":"signal_filter_int.n21288"
        },
        "arrive":9.132,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

signal_filter_int/in_data_cnt__i8/CK->signal_filter_int/in_data_cnt__i8/Q
                                          SLICE_R6C26D    CLK_TO_Q0_DELAY  1.391         7.411  7       
memory_mux_signal_ram/fft_addr_rd[8]                      NET DELAY        1.271         8.682  1       
signal_filter_int/i18704_3_lut_4_lut/D->signal_filter_int/i18704_3_lut_4_lut/Z
                                          SLICE_R6C26D    D0_TO_F0_DELAY   0.450         9.132  1       
signal_filter_int/n21288 ( DI0 )                          NET DELAY        0.000         9.132  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/in_data_cnt__i8/CK",
        "phy_name":"signal_filter_int.SLICE_311/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/data_in_cnt__i4/Q  (SLICE_R17C17D)
Path End         : signal_filter_int/data_in_cnt__i4/D  (SLICE_R17C17D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/data_in_cnt__i4/CK",
        "phy_name":"signal_filter_int.SLICE_304/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"signal_filter_int/data_in_cnt__i4/Q",
        "phy_name":"signal_filter_int.SLICE_304/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/data_in_cnt__i4/D",
        "phy_name":"signal_filter_int.SLICE_304/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/data_in_cnt__i4/CK",
            "phy_name":"signal_filter_int.SLICE_304/CLK"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/data_in_cnt__i4/Q",
            "phy_name":"signal_filter_int.SLICE_304/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/data_in_cnt[4]",
            "phy_name":"signal_filter_int.data_in_cnt[4]"
        },
        "arrive":8.682,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/i28759_2_lut_3_lut_4_lut/C",
            "phy_name":"signal_filter_int.SLICE_304/D0"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/i28759_2_lut_3_lut_4_lut/Z",
            "phy_name":"signal_filter_int.SLICE_304/F0"
        },
        "arrive":9.132,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/data_in_cnt_7__N_2647[4]",
            "phy_name":"signal_filter_int.data_in_cnt_7__N_2647[4]"
        },
        "arrive":9.132,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

signal_filter_int/data_in_cnt__i4/CK->signal_filter_int/data_in_cnt__i4/Q
                                          SLICE_R17C17D   CLK_TO_Q0_DELAY  1.391         7.411  4       
signal_filter_int/data_in_cnt[4]                          NET DELAY        1.271         8.682  1       
signal_filter_int/i28759_2_lut_3_lut_4_lut/C->signal_filter_int/i28759_2_lut_3_lut_4_lut/Z
                                          SLICE_R17C17D   D0_TO_F0_DELAY   0.450         9.132  1       
signal_filter_int/data_in_cnt_7__N_2647[4] ( DI0 )
                                                          NET DELAY        0.000         9.132  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/data_in_cnt__i4/CK",
        "phy_name":"signal_filter_int.SLICE_304/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/data_in_cnt__i0/Q  (SLICE_R17C17B)
Path End         : signal_filter_int/data_in_cnt__i2/D  (SLICE_R17C17A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/data_in_cnt__i1/CK",
        "phy_name":"signal_filter_int.SLICE_301/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"signal_filter_int/data_in_cnt__i0/Q",
        "phy_name":"signal_filter_int.SLICE_301/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/data_in_cnt__i2/D",
        "phy_name":"signal_filter_int.SLICE_302/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/data_in_cnt__i0/CK",
            "phy_name":"signal_filter_int.SLICE_301/CLK"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/data_in_cnt__i0/Q",
            "phy_name":"signal_filter_int.SLICE_301/Q1"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/data_in_cnt[0]",
            "phy_name":"signal_filter_int.data_in_cnt[0]"
        },
        "arrive":8.682,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/i28757_2_lut_3_lut/B",
            "phy_name":"signal_filter_int.SLICE_302/D0"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/i28757_2_lut_3_lut/Z",
            "phy_name":"signal_filter_int.SLICE_302/F0"
        },
        "arrive":9.132,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/data_in_cnt_7__N_2647[2]",
            "phy_name":"signal_filter_int.data_in_cnt_7__N_2647[2]"
        },
        "arrive":9.132,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

signal_filter_int/data_in_cnt__i0/CK->signal_filter_int/data_in_cnt__i0/Q
                                          SLICE_R17C17B   CLK_TO_Q1_DELAY  1.391         7.411  6       
signal_filter_int/data_in_cnt[0]                          NET DELAY        1.271         8.682  1       
signal_filter_int/i28757_2_lut_3_lut/B->signal_filter_int/i28757_2_lut_3_lut/Z
                                          SLICE_R17C17A   D0_TO_F0_DELAY   0.450         9.132  1       
signal_filter_int/data_in_cnt_7__N_2647[2] ( DI0 )
                                                          NET DELAY        0.000         9.132  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/data_in_cnt__i2/CK",
        "phy_name":"signal_filter_int.SLICE_302/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/data_in_cnt__i2/Q  (SLICE_R17C17A)
Path End         : signal_filter_int/data_in_cnt__i3/D  (SLICE_R17C17A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/data_in_cnt__i2/CK",
        "phy_name":"signal_filter_int.SLICE_302/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"signal_filter_int/data_in_cnt__i2/Q",
        "phy_name":"signal_filter_int.SLICE_302/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/data_in_cnt__i3/D",
        "phy_name":"signal_filter_int.SLICE_302/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/data_in_cnt__i2/CK",
            "phy_name":"signal_filter_int.SLICE_302/CLK"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/data_in_cnt__i2/Q",
            "phy_name":"signal_filter_int.SLICE_302/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/data_in_cnt[2]",
            "phy_name":"signal_filter_int.data_in_cnt[2]"
        },
        "arrive":8.682,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/i28758_3_lut_4_lut/C",
            "phy_name":"signal_filter_int.SLICE_302/D1"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/i28758_3_lut_4_lut/Z",
            "phy_name":"signal_filter_int.SLICE_302/F1"
        },
        "arrive":9.132,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/data_in_cnt_7__N_2647[3]",
            "phy_name":"signal_filter_int.data_in_cnt_7__N_2647[3]"
        },
        "arrive":9.132,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

signal_filter_int/data_in_cnt__i2/CK->signal_filter_int/data_in_cnt__i2/Q
                                          SLICE_R17C17A   CLK_TO_Q0_DELAY  1.391         7.411  5       
signal_filter_int/data_in_cnt[2]                          NET DELAY        1.271         8.682  1       
signal_filter_int/i28758_3_lut_4_lut/C->signal_filter_int/i28758_3_lut_4_lut/Z
                                          SLICE_R17C17A   D1_TO_F1_DELAY   0.450         9.132  1       
signal_filter_int/data_in_cnt_7__N_2647[3] ( DI1 )
                                                          NET DELAY        0.000         9.132  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/data_in_cnt__i2/CK",
        "phy_name":"signal_filter_int.SLICE_302/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/data_in_cnt__i0/Q  (SLICE_R17C17B)
Path End         : signal_filter_int/data_in_cnt__i1/D  (SLICE_R17C17B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/data_in_cnt__i1/CK",
        "phy_name":"signal_filter_int.SLICE_301/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"signal_filter_int/data_in_cnt__i0/Q",
        "phy_name":"signal_filter_int.SLICE_301/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/data_in_cnt__i1/D",
        "phy_name":"signal_filter_int.SLICE_301/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/data_in_cnt__i0/CK",
            "phy_name":"signal_filter_int.SLICE_301/CLK"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/data_in_cnt__i0/Q",
            "phy_name":"signal_filter_int.SLICE_301/Q1"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/data_in_cnt[0]",
            "phy_name":"signal_filter_int.data_in_cnt[0]"
        },
        "arrive":8.682,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/i25283_2_lut/B",
            "phy_name":"signal_filter_int.SLICE_301/D0"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/i25283_2_lut/Z",
            "phy_name":"signal_filter_int.SLICE_301/F0"
        },
        "arrive":9.132,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/data_in_cnt_7__N_2647[1]",
            "phy_name":"signal_filter_int.data_in_cnt_7__N_2647[1]"
        },
        "arrive":9.132,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

signal_filter_int/data_in_cnt__i0/CK->signal_filter_int/data_in_cnt__i0/Q
                                          SLICE_R17C17B   CLK_TO_Q1_DELAY  1.391         7.411  6       
signal_filter_int/data_in_cnt[0]                          NET DELAY        1.271         8.682  1       
signal_filter_int/i25283_2_lut/B->signal_filter_int/i25283_2_lut/Z
                                          SLICE_R17C17B   D0_TO_F0_DELAY   0.450         9.132  1       
signal_filter_int/data_in_cnt_7__N_2647[1] ( DI0 )
                                                          NET DELAY        0.000         9.132  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/data_in_cnt__i1/CK",
        "phy_name":"signal_filter_int.SLICE_301/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/out_data_cnt__i7/Q  (SLICE_R11C23D)
Path End         : signal_filter_int/out_data_cnt__i7/D  (SLICE_R11C23D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/out_data_cnt__i7/CK",
        "phy_name":"signal_filter_int.SLICE_299/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"signal_filter_int/out_data_cnt__i7/Q",
        "phy_name":"signal_filter_int.SLICE_299/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/out_data_cnt__i7/D",
        "phy_name":"signal_filter_int.SLICE_299/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/out_data_cnt__i7/CK",
            "phy_name":"signal_filter_int.SLICE_299/CLK"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/out_data_cnt__i7/Q",
            "phy_name":"signal_filter_int.SLICE_299/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"memory_mux_fft_ram/from_fft_to_mem_addr[6]",
            "phy_name":"from_fft_to_mem_addr[6]"
        },
        "arrive":8.682,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/i25433_2_lut_3_lut_4_lut/C",
            "phy_name":"signal_filter_int.SLICE_299/D0"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/i25433_2_lut_3_lut_4_lut/Z",
            "phy_name":"signal_filter_int.SLICE_299/F0"
        },
        "arrive":9.132,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/n47[6]",
            "phy_name":"signal_filter_int.n47[6]"
        },
        "arrive":9.132,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

signal_filter_int/out_data_cnt__i7/CK->signal_filter_int/out_data_cnt__i7/Q
                                          SLICE_R11C23D   CLK_TO_Q0_DELAY  1.391         7.411  4       
memory_mux_fft_ram/from_fft_to_mem_addr[6]
                                                          NET DELAY        1.271         8.682  1       
signal_filter_int/i25433_2_lut_3_lut_4_lut/C->signal_filter_int/i25433_2_lut_3_lut_4_lut/Z
                                          SLICE_R11C23D   D0_TO_F0_DELAY   0.450         9.132  1       
signal_filter_int/n47[6] ( DI0 )                          NET DELAY        0.000         9.132  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/out_data_cnt__i7/CK",
        "phy_name":"signal_filter_int.SLICE_299/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/out_data_cnt__i6/Q  (SLICE_R11C23B)
Path End         : signal_filter_int/out_data_cnt__i8/D  (SLICE_R11C23D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/out_data_cnt__i5/CK",
        "phy_name":"signal_filter_int.SLICE_297/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"signal_filter_int/out_data_cnt__i6/Q",
        "phy_name":"signal_filter_int.SLICE_297/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/out_data_cnt__i8/D",
        "phy_name":"signal_filter_int.SLICE_299/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/out_data_cnt__i6/CK",
            "phy_name":"signal_filter_int.SLICE_297/CLK"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/out_data_cnt__i6/Q",
            "phy_name":"signal_filter_int.SLICE_297/Q1"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"memory_mux_fft_ram/from_fft_to_mem_addr[5]",
            "phy_name":"from_fft_to_mem_addr[5]"
        },
        "arrive":8.682,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/i25440_3_lut_4_lut/A",
            "phy_name":"signal_filter_int.SLICE_299/D1"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/i25440_3_lut_4_lut/Z",
            "phy_name":"signal_filter_int.SLICE_299/F1"
        },
        "arrive":9.132,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/n47[7]",
            "phy_name":"signal_filter_int.n47[7]"
        },
        "arrive":9.132,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

signal_filter_int/out_data_cnt__i6/CK->signal_filter_int/out_data_cnt__i6/Q
                                          SLICE_R11C23B   CLK_TO_Q1_DELAY  1.391         7.411  5       
memory_mux_fft_ram/from_fft_to_mem_addr[5]
                                                          NET DELAY        1.271         8.682  1       
signal_filter_int/i25440_3_lut_4_lut/A->signal_filter_int/i25440_3_lut_4_lut/Z
                                          SLICE_R11C23D   D1_TO_F1_DELAY   0.450         9.132  1       
signal_filter_int/n47[7] ( DI1 )                          NET DELAY        0.000         9.132  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/out_data_cnt__i7/CK",
        "phy_name":"signal_filter_int.SLICE_299/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/out_data_cnt__i5/Q  (SLICE_R11C23B)
Path End         : signal_filter_int/out_data_cnt__i6/D  (SLICE_R11C23B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/out_data_cnt__i5/CK",
        "phy_name":"signal_filter_int.SLICE_297/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"signal_filter_int/out_data_cnt__i5/Q",
        "phy_name":"signal_filter_int.SLICE_297/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/out_data_cnt__i6/D",
        "phy_name":"signal_filter_int.SLICE_297/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/out_data_cnt__i5/CK",
            "phy_name":"signal_filter_int.SLICE_297/CLK"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/out_data_cnt__i5/Q",
            "phy_name":"signal_filter_int.SLICE_297/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"memory_mux_fft_ram/from_fft_to_mem_addr[4]",
            "phy_name":"from_fft_to_mem_addr[4]"
        },
        "arrive":8.682,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/i25426_2_lut_3_lut_4_lut/D",
            "phy_name":"signal_filter_int.SLICE_297/D1"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/i25426_2_lut_3_lut_4_lut/Z",
            "phy_name":"signal_filter_int.SLICE_297/F1"
        },
        "arrive":9.132,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/n47[5]",
            "phy_name":"signal_filter_int.n47[5]"
        },
        "arrive":9.132,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

signal_filter_int/out_data_cnt__i5/CK->signal_filter_int/out_data_cnt__i5/Q
                                          SLICE_R11C23B   CLK_TO_Q0_DELAY  1.391         7.411  6       
memory_mux_fft_ram/from_fft_to_mem_addr[4]
                                                          NET DELAY        1.271         8.682  1       
signal_filter_int/i25426_2_lut_3_lut_4_lut/D->signal_filter_int/i25426_2_lut_3_lut_4_lut/Z
                                          SLICE_R11C23B   D1_TO_F1_DELAY   0.450         9.132  1       
signal_filter_int/n47[5] ( DI1 )                          NET DELAY        0.000         9.132  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/out_data_cnt__i5/CK",
        "phy_name":"signal_filter_int.SLICE_297/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/out_data_cnt__i2/Q  (SLICE_R11C23A)
Path End         : signal_filter_int/out_data_cnt__i4/D  (SLICE_R11C23C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/out_data_cnt__i1/CK",
        "phy_name":"signal_filter_int.SLICE_288/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"signal_filter_int/out_data_cnt__i2/Q",
        "phy_name":"signal_filter_int.SLICE_288/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/out_data_cnt__i4/D",
        "phy_name":"signal_filter_int.SLICE_295/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/out_data_cnt__i2/CK",
            "phy_name":"signal_filter_int.SLICE_288/CLK"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/out_data_cnt__i2/Q",
            "phy_name":"signal_filter_int.SLICE_288/Q1"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"memory_mux_fft_ram/from_fft_to_mem_addr[1]",
            "phy_name":"from_fft_to_mem_addr[1]"
        },
        "arrive":8.682,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/i25412_2_lut_3_lut_4_lut/A",
            "phy_name":"signal_filter_int.SLICE_295/D1"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/i25412_2_lut_3_lut_4_lut/Z",
            "phy_name":"signal_filter_int.SLICE_295/F1"
        },
        "arrive":9.132,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/n47[3]",
            "phy_name":"signal_filter_int.n47[3]"
        },
        "arrive":9.132,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

signal_filter_int/out_data_cnt__i2/CK->signal_filter_int/out_data_cnt__i2/Q
                                          SLICE_R11C23A   CLK_TO_Q1_DELAY  1.391         7.411  8       
memory_mux_fft_ram/from_fft_to_mem_addr[1]
                                                          NET DELAY        1.271         8.682  1       
signal_filter_int/i25412_2_lut_3_lut_4_lut/A->signal_filter_int/i25412_2_lut_3_lut_4_lut/Z
                                          SLICE_R11C23C   D1_TO_F1_DELAY   0.450         9.132  1       
signal_filter_int/n47[3] ( DI1 )                          NET DELAY        0.000         9.132  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/out_data_cnt__i3/CK",
        "phy_name":"signal_filter_int.SLICE_295/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/out_data_cnt__i2/Q  (SLICE_R11C23A)
Path End         : signal_filter_int/out_data_cnt__i2/D  (SLICE_R11C23A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/out_data_cnt__i1/CK",
        "phy_name":"signal_filter_int.SLICE_288/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"signal_filter_int/out_data_cnt__i2/Q",
        "phy_name":"signal_filter_int.SLICE_288/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/out_data_cnt__i2/D",
        "phy_name":"signal_filter_int.SLICE_288/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/out_data_cnt__i2/CK",
            "phy_name":"signal_filter_int.SLICE_288/CLK"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/out_data_cnt__i2/Q",
            "phy_name":"signal_filter_int.SLICE_288/Q1"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"memory_mux_fft_ram/from_fft_to_mem_addr[1]",
            "phy_name":"from_fft_to_mem_addr[1]"
        },
        "arrive":8.682,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"signal_filter_int/i25398_2_lut/A",
            "phy_name":"signal_filter_int.SLICE_288/D1"
        },
        "pin1":
        {
            "log_name":"signal_filter_int/i25398_2_lut/Z",
            "phy_name":"signal_filter_int.SLICE_288/F1"
        },
        "arrive":9.132,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"signal_filter_int/n47[1]",
            "phy_name":"signal_filter_int.n47[1]"
        },
        "arrive":9.132,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

signal_filter_int/out_data_cnt__i2/CK->signal_filter_int/out_data_cnt__i2/Q
                                          SLICE_R11C23A   CLK_TO_Q1_DELAY  1.391         7.411  8       
memory_mux_fft_ram/from_fft_to_mem_addr[1]
                                                          NET DELAY        1.271         8.682  1       
signal_filter_int/i25398_2_lut/A->signal_filter_int/i25398_2_lut/Z
                                          SLICE_R11C23A   D1_TO_F1_DELAY   0.450         9.132  1       
signal_filter_int/n47[1] ( DI1 )                          NET DELAY        0.000         9.132  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"signal_filter_int/out_data_cnt__i1/CK",
        "phy_name":"signal_filter_int.SLICE_288/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_cnt_z_i2/Q  (SLICE_R6C27C)
Path End         : dac_cnt_zz_i2/D  (SLICE_R6C27A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dac_cnt_z_i1/CK",
        "phy_name":"SLICE_276/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"dac_cnt_z_i2/Q",
        "phy_name":"SLICE_276/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dac_cnt_zz_i2/D",
        "phy_name":"SLICE_277/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"dac_cnt_z_i2/CK",
            "phy_name":"SLICE_276/CLK"
        },
        "pin1":
        {
            "log_name":"dac_cnt_z_i2/Q",
            "phy_name":"SLICE_276/Q1"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dac_cnt_z[10]",
            "phy_name":"dac_cnt_z[10]"
        },
        "arrive":8.682,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"SLICE_277/D1",
            "phy_name":"SLICE_277/D1"
        },
        "pin1":
        {
            "log_name":"SLICE_277/F1",
            "phy_name":"SLICE_277/F1"
        },
        "arrive":9.132,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"dac_cnt_z[10].sig_784.FeedThruLUT",
            "phy_name":"dac_cnt_z[10].sig_784.FeedThruLUT"
        },
        "arrive":9.132,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

dac_cnt_z_i2/CK->dac_cnt_z_i2/Q           SLICE_R6C27C    CLK_TO_Q1_DELAY  1.391         7.411  1       
dac_cnt_z[10]                                             NET DELAY        1.271         8.682  1       
SLICE_277/D1->SLICE_277/F1                SLICE_R6C27A    D1_TO_F1_DELAY   0.450         9.132  1       
dac_cnt_z[10].sig_784.FeedThruLUT ( DI1 )
                                                          NET DELAY        0.000         9.132  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"dac_cnt_zz_i1/CK",
        "phy_name":"SLICE_277/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : m_axil_arvalid_z_c/Q  (SLICE_R9C9D)
Path End         : i2c_slave_axil_master_inst/m_axil_arvalid_reg/D  (SLICE_R9C9D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"m_axil_arvalid_z_c/CK",
        "phy_name":"m_axil_arvalid.SLICE_267/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"m_axil_arvalid_z_c/Q",
        "phy_name":"m_axil_arvalid.SLICE_267/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/m_axil_arvalid_reg/D",
        "phy_name":"m_axil_arvalid.SLICE_267/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"m_axil_arvalid_z_c/CK",
            "phy_name":"m_axil_arvalid.SLICE_267/CLK"
        },
        "pin1":
        {
            "log_name":"m_axil_arvalid_z_c/Q",
            "phy_name":"m_axil_arvalid.SLICE_267/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/m_axil_arvalid_z",
            "phy_name":"m_axil_arvalid_z"
        },
        "arrive":8.682,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_4_lut_adj_37939/D",
            "phy_name":"m_axil_arvalid.SLICE_267/D1"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/i1_4_lut_adj_37939/Z",
            "phy_name":"m_axil_arvalid.SLICE_267/F1"
        },
        "arrive":9.132,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/m_axil_arvalid_next",
            "phy_name":"i2c_slave_axil_master_inst.m_axil_arvalid_next"
        },
        "arrive":9.132,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

m_axil_arvalid_z_c/CK->m_axil_arvalid_z_c/Q
                                          SLICE_R9C9D     CLK_TO_Q0_DELAY  1.391         7.411  2       
i2c_slave_axil_master_inst/m_axil_arvalid_z
                                                          NET DELAY        1.271         8.682  1       
i2c_slave_axil_master_inst/i1_4_lut_adj_37939/D->i2c_slave_axil_master_inst/i1_4_lut_adj_37939/Z
                                          SLICE_R9C9D     D1_TO_F1_DELAY   0.450         9.132  1       
i2c_slave_axil_master_inst/m_axil_arvalid_next ( DI1 )
                                                          NET DELAY        0.000         9.132  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"m_axil_arvalid_z_c/CK",
        "phy_name":"m_axil_arvalid.SLICE_267/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/data_reg_i0_i13/Q  (SLICE_R6C12B)
Path End         : regs[3][13]/D  (SLICE_R5C12C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/data_reg_i0_i12/CK",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2047/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"i2c_slave_axil_master_inst/data_reg_i0_i13/Q",
        "phy_name":"i2c_slave_axil_master_inst.SLICE_2047/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"regs[3][13]/D",
        "phy_name":"SLICE_154/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2c_slave_axil_master_inst/data_reg_i0_i13/CK",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2047/CLK"
        },
        "pin1":
        {
            "log_name":"i2c_slave_axil_master_inst/data_reg_i0_i13/Q",
            "phy_name":"i2c_slave_axil_master_inst.SLICE_2047/Q1"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"i2c_slave_axil_master_inst/m_axil_wdata[13]",
            "phy_name":"m_axil_wdata[13]"
        },
        "arrive":8.682,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"SLICE_154/D1",
            "phy_name":"SLICE_154/D1"
        },
        "pin1":
        {
            "log_name":"SLICE_154/F1",
            "phy_name":"SLICE_154/F1"
        },
        "arrive":9.132,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"m_axil_wdata[13].sig_023.FeedThruLUT",
            "phy_name":"m_axil_wdata[13].sig_023.FeedThruLUT"
        },
        "arrive":9.132,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

i2c_slave_axil_master_inst/data_reg_i0_i13/CK->i2c_slave_axil_master_inst/data_reg_i0_i13/Q
                                          SLICE_R6C12B    CLK_TO_Q1_DELAY  1.391         7.411  15      
i2c_slave_axil_master_inst/m_axil_wdata[13]
                                                          NET DELAY        1.271         8.682  1       
SLICE_154/D1->SLICE_154/F1                SLICE_R5C12C    D1_TO_F1_DELAY   0.450         9.132  1       
m_axil_wdata[13].sig_023.FeedThruLUT ( DI1 )
                                                          NET DELAY        0.000         9.132  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"regs[3][14]/CK",
        "phy_name":"SLICE_154/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_i2/Q  (SLICE_R16C29C)
Path End         : fifo_i2s/lscc_fifo_inst/raddr_r_i2/D  (SLICE_R15C29C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_i2/CK",
        "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_78/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_i2/Q",
        "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_78/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fifo_i2s/lscc_fifo_inst/raddr_r_i2/D",
        "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_101/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_i2/CK",
            "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_78/CLK"
        },
        "pin1":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_i2/Q",
            "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_78/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/rd_addr_p1_r[2]",
            "phy_name":"fifo_i2s.lscc_fifo_inst.rd_addr_p1_r[2]"
        },
        "arrive":8.682,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"fifo_i2s.lscc_fifo_inst.SLICE_101/D0",
            "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_101/D0"
        },
        "pin1":
        {
            "log_name":"fifo_i2s.lscc_fifo_inst.SLICE_101/F0",
            "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_101/F0"
        },
        "arrive":9.132,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fifo_i2s.lscc_fifo_inst.rd_addr_r_8__N_2338[2]$n58",
            "phy_name":"fifo_i2s.lscc_fifo_inst.rd_addr_r_8__N_2338[2]$n58"
        },
        "arrive":9.132,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_i2/CK->fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_i2/Q
                                          SLICE_R16C29C   CLK_TO_Q0_DELAY  1.391         7.411  5       
fifo_i2s/lscc_fifo_inst/rd_addr_p1_r[2]                   NET DELAY        1.271         8.682  1       
fifo_i2s.lscc_fifo_inst.SLICE_101/D0->fifo_i2s.lscc_fifo_inst.SLICE_101/F0
                                          SLICE_R15C29C   D0_TO_F0_DELAY   0.450         9.132  1       
fifo_i2s.lscc_fifo_inst.rd_addr_r_8__N_2338[2]$n58 ( DI0 )
                                                          NET DELAY        0.000         9.132  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fifo_i2s/lscc_fifo_inst/raddr_r_i2/CK",
        "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_101/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_i2/Q  (SLICE_R16C29C)
Path End         : fifo_i2s/lscc_fifo_inst/rd_cmpaddr_r_i2/D  (SLICE_R15C29B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_i2/CK",
        "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_78/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_i2/Q",
        "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_78/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fifo_i2s/lscc_fifo_inst/rd_cmpaddr_r_i2/D",
        "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_94/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_i2/CK",
            "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_78/CLK"
        },
        "pin1":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_i2/Q",
            "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_78/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/rd_addr_p1_r[2]",
            "phy_name":"fifo_i2s.lscc_fifo_inst.rd_addr_p1_r[2]"
        },
        "arrive":8.682,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"fifo_i2s.lscc_fifo_inst.SLICE_94/D0",
            "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_94/D0"
        },
        "pin1":
        {
            "log_name":"fifo_i2s.lscc_fifo_inst.SLICE_94/F0",
            "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_94/F0"
        },
        "arrive":9.132,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fifo_i2s.lscc_fifo_inst.rd_addr_r_8__N_2338[2]$n57",
            "phy_name":"fifo_i2s.lscc_fifo_inst.rd_addr_r_8__N_2338[2]$n57"
        },
        "arrive":9.132,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_i2/CK->fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_i2/Q
                                          SLICE_R16C29C   CLK_TO_Q0_DELAY  1.391         7.411  5       
fifo_i2s/lscc_fifo_inst/rd_addr_p1_r[2]                   NET DELAY        1.271         8.682  1       
fifo_i2s.lscc_fifo_inst.SLICE_94/D0->fifo_i2s.lscc_fifo_inst.SLICE_94/F0
                                          SLICE_R15C29B   D0_TO_F0_DELAY   0.450         9.132  1       
fifo_i2s.lscc_fifo_inst.rd_addr_r_8__N_2338[2]$n57 ( DI0 )
                                                          NET DELAY        0.000         9.132  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fifo_i2s/lscc_fifo_inst/rd_cmpaddr_r_i2/CK",
        "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_94/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fifo_i2s/lscc_fifo_inst/rd_addr_r_i8/Q  (SLICE_R16C27A)
Path End         : fifo_i2s/lscc_fifo_inst/MISC.rd_flag_addr_r_i8/D  (SLICE_R16C27A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fifo_i2s/lscc_fifo_inst/rd_addr_r_i8/CK",
        "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_76/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"fifo_i2s/lscc_fifo_inst/rd_addr_r_i8/Q",
        "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_76/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fifo_i2s/lscc_fifo_inst/MISC.rd_flag_addr_r_i8/D",
        "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_76/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/rd_addr_r_i8/CK",
            "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_76/CLK"
        },
        "pin1":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/rd_addr_r_i8/Q",
            "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_76/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/rd_addr_r[8]",
            "phy_name":"fifo_i2s.lscc_fifo_inst.rd_addr_r[8]"
        },
        "arrive":8.682,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"fifo_i2s.lscc_fifo_inst.SLICE_76/D1",
            "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_76/D1"
        },
        "pin1":
        {
            "log_name":"fifo_i2s.lscc_fifo_inst.SLICE_76/F1",
            "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_76/F1"
        },
        "arrive":9.132,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fifo_i2s.lscc_fifo_inst.rd_addr_r_8__N_2338[8]$n75",
            "phy_name":"fifo_i2s.lscc_fifo_inst.rd_addr_r_8__N_2338[8]$n75"
        },
        "arrive":9.132,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

fifo_i2s/lscc_fifo_inst/rd_addr_r_i8/CK->fifo_i2s/lscc_fifo_inst/rd_addr_r_i8/Q
                                          SLICE_R16C27A   CLK_TO_Q0_DELAY  1.391         7.411  4       
fifo_i2s/lscc_fifo_inst/rd_addr_r[8]                      NET DELAY        1.271         8.682  1       
fifo_i2s.lscc_fifo_inst.SLICE_76/D1->fifo_i2s.lscc_fifo_inst.SLICE_76/F1
                                          SLICE_R16C27A   D1_TO_F1_DELAY   0.450         9.132  1       
fifo_i2s.lscc_fifo_inst.rd_addr_r_8__N_2338[8]$n75 ( DI1 )
                                                          NET DELAY        0.000         9.132  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fifo_i2s/lscc_fifo_inst/rd_addr_r_i8/CK",
        "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_76/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_i0/Q  (SLICE_R18C28A)
Path End         : fifo_i2s/lscc_fifo_inst/rd_addr_p1cmp_r_i0/D  (SLICE_R18C28C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_i0/CK",
        "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_20/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_i0/Q",
        "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_20/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fifo_i2s/lscc_fifo_inst/rd_addr_p1cmp_r_i0/D",
        "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_21/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_i0/CK",
            "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_20/CLK"
        },
        "pin1":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_i0/Q",
            "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_20/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/rd_addr_p1_r[0]",
            "phy_name":"fifo_i2s.lscc_fifo_inst.rd_addr_p1_r[0]"
        },
        "arrive":8.682,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"fifo_i2s.lscc_fifo_inst.SLICE_21/D0",
            "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_21/D0"
        },
        "pin1":
        {
            "log_name":"fifo_i2s.lscc_fifo_inst.SLICE_21/F0",
            "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_21/F0"
        },
        "arrive":9.132,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fifo_i2s.lscc_fifo_inst.rd_addr_p1_r_8__N_2347[0]$n16",
            "phy_name":"fifo_i2s.lscc_fifo_inst.rd_addr_p1_r_8__N_2347[0]$n16"
        },
        "arrive":9.132,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_i0/CK->fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_i0/Q
                                          SLICE_R18C28A   CLK_TO_Q0_DELAY  1.391         7.411  9       
fifo_i2s/lscc_fifo_inst/rd_addr_p1_r[0]                   NET DELAY        1.271         8.682  1       
fifo_i2s.lscc_fifo_inst.SLICE_21/D0->fifo_i2s.lscc_fifo_inst.SLICE_21/F0
                                          SLICE_R18C28C   D0_TO_F0_DELAY   0.450         9.132  1       
fifo_i2s.lscc_fifo_inst.rd_addr_p1_r_8__N_2347[0]$n16 ( DI0 )
                                                          NET DELAY        0.000         9.132  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fifo_i2s/lscc_fifo_inst/rd_addr_p1cmp_r_i0/CK",
        "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_21/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_i0/Q  (SLICE_R18C28A)
Path End         : fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_i0/D  (SLICE_R18C28A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_i0/CK",
        "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_20/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_i0/Q",
        "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_20/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_i0/D",
        "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_20/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_i0/CK",
            "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_20/CLK"
        },
        "pin1":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_i0/Q",
            "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_20/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/rd_addr_p1_r[0]",
            "phy_name":"fifo_i2s.lscc_fifo_inst.rd_addr_p1_r[0]"
        },
        "arrive":8.682,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/i18322_2_lut_4_lut/B",
            "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_20/D0"
        },
        "pin1":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/i18322_2_lut_4_lut/Z",
            "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_20/F0"
        },
        "arrive":9.132,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_8__N_2347[0]",
            "phy_name":"fifo_i2s.lscc_fifo_inst.rd_addr_p1_r_8__N_2347[0]"
        },
        "arrive":9.132,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_i0/CK->fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_i0/Q
                                          SLICE_R18C28A   CLK_TO_Q0_DELAY  1.391         7.411  9       
fifo_i2s/lscc_fifo_inst/rd_addr_p1_r[0]                   NET DELAY        1.271         8.682  1       
fifo_i2s/lscc_fifo_inst/i18322_2_lut_4_lut/B->fifo_i2s/lscc_fifo_inst/i18322_2_lut_4_lut/Z
                                          SLICE_R18C28A   D0_TO_F0_DELAY   0.450         9.132  1       
fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_8__N_2347[0] ( DI0 )
                                                          NET DELAY        0.000         9.132  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_i0/CK",
        "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_20/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fifo_i2s/lscc_fifo_inst/wr_addr_p1_r_i0/Q  (SLICE_R14C27C)
Path End         : fifo_i2s/lscc_fifo_inst/waddr_r_i0/D  (SLICE_R14C28A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fifo_i2s/lscc_fifo_inst/wr_addr_p1_r_i0/CK",
        "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_14/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"fifo_i2s/lscc_fifo_inst/wr_addr_p1_r_i0/Q",
        "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_14/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fifo_i2s/lscc_fifo_inst/waddr_r_i0/D",
        "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_17/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/wr_addr_p1_r_i0/CK",
            "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_14/CLK"
        },
        "pin1":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/wr_addr_p1_r_i0/Q",
            "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_14/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/wr_addr_p1_r[0]",
            "phy_name":"fifo_i2s.lscc_fifo_inst.wr_addr_p1_r[0]"
        },
        "arrive":8.682,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"fifo_i2s.lscc_fifo_inst.SLICE_17/D0",
            "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_17/D0"
        },
        "pin1":
        {
            "log_name":"fifo_i2s.lscc_fifo_inst.SLICE_17/F0",
            "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_17/F0"
        },
        "arrive":9.132,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fifo_i2s.lscc_fifo_inst.wr_addr_r_8__N_2295[0]$n1",
            "phy_name":"fifo_i2s.lscc_fifo_inst.wr_addr_r_8__N_2295[0]$n1"
        },
        "arrive":9.132,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

fifo_i2s/lscc_fifo_inst/wr_addr_p1_r_i0/CK->fifo_i2s/lscc_fifo_inst/wr_addr_p1_r_i0/Q
                                          SLICE_R14C27C   CLK_TO_Q0_DELAY  1.391         7.411  8       
fifo_i2s/lscc_fifo_inst/wr_addr_p1_r[0]                   NET DELAY        1.271         8.682  1       
fifo_i2s.lscc_fifo_inst.SLICE_17/D0->fifo_i2s.lscc_fifo_inst.SLICE_17/F0
                                          SLICE_R14C28A   D0_TO_F0_DELAY   0.450         9.132  1       
fifo_i2s.lscc_fifo_inst.wr_addr_r_8__N_2295[0]$n1 ( DI0 )
                                                          NET DELAY        0.000         9.132  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fifo_i2s/lscc_fifo_inst/waddr_r_i0/CK",
        "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_17/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fifo_i2s/lscc_fifo_inst/wr_addr_p1_r_i1/Q  (SLICE_R14C27C)
Path End         : fifo_i2s/lscc_fifo_inst/waddr_r_i1/D  (SLICE_R14C28A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fifo_i2s/lscc_fifo_inst/wr_addr_p1_r_i0/CK",
        "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_14/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"fifo_i2s/lscc_fifo_inst/wr_addr_p1_r_i1/Q",
        "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_14/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fifo_i2s/lscc_fifo_inst/waddr_r_i1/D",
        "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_17/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/wr_addr_p1_r_i1/CK",
            "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_14/CLK"
        },
        "pin1":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/wr_addr_p1_r_i1/Q",
            "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_14/Q1"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/wr_addr_p1_r[1]",
            "phy_name":"fifo_i2s.lscc_fifo_inst.wr_addr_p1_r[1]"
        },
        "arrive":8.682,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"fifo_i2s.lscc_fifo_inst.SLICE_17/D1",
            "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_17/D1"
        },
        "pin1":
        {
            "log_name":"fifo_i2s.lscc_fifo_inst.SLICE_17/F1",
            "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_17/F1"
        },
        "arrive":9.132,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fifo_i2s.lscc_fifo_inst.wr_addr_r_8__N_2295[1]$n19",
            "phy_name":"fifo_i2s.lscc_fifo_inst.wr_addr_r_8__N_2295[1]$n19"
        },
        "arrive":9.132,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

fifo_i2s/lscc_fifo_inst/wr_addr_p1_r_i1/CK->fifo_i2s/lscc_fifo_inst/wr_addr_p1_r_i1/Q
                                          SLICE_R14C27C   CLK_TO_Q1_DELAY  1.391         7.411  6       
fifo_i2s/lscc_fifo_inst/wr_addr_p1_r[1]                   NET DELAY        1.271         8.682  1       
fifo_i2s.lscc_fifo_inst.SLICE_17/D1->fifo_i2s.lscc_fifo_inst.SLICE_17/F1
                                          SLICE_R14C28A   D1_TO_F1_DELAY   0.450         9.132  1       
fifo_i2s.lscc_fifo_inst.wr_addr_r_8__N_2295[1]$n19 ( DI1 )
                                                          NET DELAY        0.000         9.132  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fifo_i2s/lscc_fifo_inst/waddr_r_i0/CK",
        "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_17/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fifo_i2s/lscc_fifo_inst/wr_addr_p1_r_i0/Q  (SLICE_R14C27C)
Path End         : fifo_i2s/lscc_fifo_inst/wr_addr_r_i0/D  (SLICE_R14C28D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fifo_i2s/lscc_fifo_inst/wr_addr_p1_r_i0/CK",
        "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_14/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"fifo_i2s/lscc_fifo_inst/wr_addr_p1_r_i0/Q",
        "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_14/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fifo_i2s/lscc_fifo_inst/wr_addr_r_i0/D",
        "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_8/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/wr_addr_p1_r_i0/CK",
            "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_14/CLK"
        },
        "pin1":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/wr_addr_p1_r_i0/Q",
            "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_14/Q0"
        },
        "arrive":7.411,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/wr_addr_p1_r[0]",
            "phy_name":"fifo_i2s.lscc_fifo_inst.wr_addr_p1_r[0]"
        },
        "arrive":8.682,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/i18316_2_lut_4_lut/B",
            "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_8/D0"
        },
        "pin1":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/i18316_2_lut_4_lut/Z",
            "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_8/F0"
        },
        "arrive":9.132,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fifo_i2s/lscc_fifo_inst/wr_addr_r_8__N_2295[0]",
            "phy_name":"fifo_i2s.lscc_fifo_inst.wr_addr_r_8__N_2295[0]"
        },
        "arrive":9.132,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

fifo_i2s/lscc_fifo_inst/wr_addr_p1_r_i0/CK->fifo_i2s/lscc_fifo_inst/wr_addr_p1_r_i0/Q
                                          SLICE_R14C27C   CLK_TO_Q0_DELAY  1.391         7.411  8       
fifo_i2s/lscc_fifo_inst/wr_addr_p1_r[0]                   NET DELAY        1.271         8.682  1       
fifo_i2s/lscc_fifo_inst/i18316_2_lut_4_lut/B->fifo_i2s/lscc_fifo_inst/i18316_2_lut_4_lut/Z
                                          SLICE_R14C28D   D0_TO_F0_DELAY   0.450         9.132  1       
fifo_i2s/lscc_fifo_inst/wr_addr_r_8__N_2295[0] ( DI0 )
                                                          NET DELAY        0.000         9.132  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ADC_DCLK",
        "phy_name":"ADC_DCLK"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"fifo_i2s/lscc_fifo_inst/wr_addr_r_i0/CK",
        "phy_name":"fifo_i2s.lscc_fifo_inst.SLICE_8/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ADC_DCLK",
            "phy_name":"ADC_DCLK"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/B",
            "phy_name":"ADC_DCLK_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ADC_DCLK_pad.bb_inst/O",
            "phy_name":"ADC_DCLK_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c",
            "phy_name":"ADC_DCLK_c"
        },
        "arrive":6.020,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################






<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI><A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<UL>
<LI><A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI><A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI><A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<UL>
<LI><A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI><A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

<style type='text/css'>
pre {
  margin-left: 2em;
}
tapath {
  display: none;
}
.tools {
  font-family: arial;
  font-size: 0.8em;
  text-align: center;
  display: inline-block;
}
.tools:before{
  content: "Shown in: ";
  color: #1c79ec;
  text-align: center;
  padding-left: 0.5em;
}
.tools a {
  color: rgb(192, 192, 192);
  cursor: pointer;
}
.tools a:link {
  text-decoration: none;
}
.tools a:hover {
  color: #1c79ec;
}
.tools a:before {
  content: " ";
  width: 20px;
  display: inline-block;
  text-align: center;
  padding-right: 5px;
  padding-left: 2px;
}
.tools a:after {
  text-align: center;
  padding-right: 5px;
}
.na:before {
  background: url("qrc:///report-view-html/images/netlist_analyzer_16.png") no-repeat center;
}
.na:after {
  content: "Netlist Analyzer";
}
.fp:before {
  background: url("qrc:///report-view-html/images/floorplanview_16.png") no-repeat center;
}
.fp:after {
  content: "Floor Planner";
}
.phv:before {
  background: url("qrc:///report-view-html/images/epic_16.png") no-repeat center;
}
.phv:after {
  content: "Physical View";
}
</style>
<script type='text/javascript'>
<!--
var show_log = 1; var show_phy = 1;
function createTool(cls, path_obj) {
  var tool = document.createElement('a');
  tool.className = cls;
  tool.onclick = (function(tool, path) {
    return function() {
      var tool_name;
      var logical = false;
      if (typeof path !== 'string' || path === null || path.length == 0)
        return;
      switch (cls) {
        case 'na':
          tool_name = 'SCHEMATIC_VIEW';
          logical = true;
          break;
        case 'fp':
          tool_name = 'FLOORPLANNER';
          break;
        case 'phv':
          tool_name = 'PHYSICAL_VIEW';
          break;
      }
      var url = 'NGView://' + tool_name + '/tapath?' + (logical?'view_type=tech&':'') + 'path=' +
                encodeURIComponent(path);
      this.href = url;
    }
  })(cls, path_obj).bind(tool);
  return tool;
}
function createTools(path_element) {
  var tools = document.createElement('span');
  tools.className = 'tools';
  var path = path_element.textContent;
  if (show_log) 
    tools.appendChild(createTool('na', path));
  if (show_phy) {
    tools.appendChild(createTool('fp', path));
    tools.appendChild(createTool('phv', path));
  }
  var p = path_element.parentNode;
  p.insertBefore(tools, path_element);
}
function handleLeftpaths(left_paths, index) {
    if (left_paths.length > index) {
      setTimeout(function(paths, i) {
        return function() {
          var path = paths[i];
          createTools(path);
          handleLeftpaths(paths, i+1);
        }
      }(left_paths, index));
    }
}
window.onload = function() {
  if (!show_log && !show_phy) return; 
  if (typeof window._$radiant !== 'undefined') {
    var all_paths = document.getElementsByTagName('tapath');
    handleLeftpaths(all_paths, 0);
  }
}
//-->
</script>
</BODY>

