INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sources_1/new/mux2_4b..sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_4b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sources_1/new/sseg1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sources_1/new/sseg_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg1_test
