

================================================================
== Vitis HLS Report for 'TrellisBuilder'
================================================================
* Date:           Sun Jun 26 16:58:09 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Decoder
* Solution:       Size128 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  11.00 ns|  7.766 ns|     2.97 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      100|      100|  1.100 us|  1.100 us|  101|  101|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                      |                                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                       Instance                       |                   Module                  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_TrellisBuilder_Pipeline_TrellisLoop_fu_609        |TrellisBuilder_Pipeline_TrellisLoop        |       10|       10|  0.110 us|  0.110 us|   10|   10|       no|
        |grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_711  |TrellisBuilder_Pipeline_VITIS_LOOP_1452_1  |       86|       86|  0.946 us|  0.946 us|   86|   86|       no|
        +------------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|    1544|    8625|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      58|    -|
|Register         |        -|     -|      98|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    1642|    8683|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+-------------------------------------------+---------+----+------+------+-----+
    |                       Instance                       |                   Module                  | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------+-------------------------------------------+---------+----+------+------+-----+
    |grp_TrellisBuilder_Pipeline_TrellisLoop_fu_609        |TrellisBuilder_Pipeline_TrellisLoop        |        0|   0|   279|  6664|    0|
    |grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_711  |TrellisBuilder_Pipeline_VITIS_LOOP_1452_1  |        0|   0|  1265|  1961|    0|
    +------------------------------------------------------+-------------------------------------------+---------+----+------+------+-----+
    |Total                                                 |                                           |        0|   0|  1544|  8625|    0|
    +------------------------------------------------------+-------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |Bucket_V_reg_579  |  33|          8|    3|         24|
    |ap_NS_fsm         |  25|          6|    1|          6|
    +------------------+----+-----------+-----+-----------+
    |Total             |  58|         14|    4|         30|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                               | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |Bucket_V_reg_579                                                   |   3|   0|    3|          0|
    |ap_CS_fsm                                                          |   5|   0|    5|          0|
    |grp_TrellisBuilder_Pipeline_TrellisLoop_fu_609_ap_start_reg        |   1|   0|    1|          0|
    |grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_711_ap_start_reg  |   1|   0|    1|          0|
    |p_Result_s_reg_2091                                                |  88|   0|   88|          0|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                              |  98|   0|   98|          0|
    +-------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+--------------+-----------------+--------------+
|      RTL Ports     | Dir | Bits|   Protocol   |  Source Object  |    C Type    |
+--------------------+-----+-----+--------------+-----------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_none|   TrellisBuilder|  return value|
|ap_rst              |   in|    1|  ap_ctrl_none|   TrellisBuilder|  return value|
|In_EncodeStream     |   in|  264|       ap_none|  In_EncodeStream|        scalar|
|Outdecode_i         |   in|   88|       ap_ovld|        Outdecode|       pointer|
|Outdecode_o         |  out|   88|       ap_ovld|        Outdecode|       pointer|
|Outdecode_o_ap_vld  |  out|    1|       ap_ovld|        Outdecode|       pointer|
+--------------------+-----+-----+--------------+-----------------+--------------+

