// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

module Queue32_fetch_packet(
  input         clock,
                reset,
  output        io_enq_ready,
  input         io_enq_valid,
  input  [31:0] io_enq_bits_fetch_PC,
  input         io_enq_bits_valid_bits_0,
                io_enq_bits_valid_bits_1,
                io_enq_bits_valid_bits_2,
                io_enq_bits_valid_bits_3,
  input  [31:0] io_enq_bits_instructions_0_instruction,
                io_enq_bits_instructions_1_instruction,
                io_enq_bits_instructions_2_instruction,
                io_enq_bits_instructions_3_instruction,
  input         io_deq_ready,
  output        io_deq_valid,
  output [31:0] io_deq_bits_fetch_PC,
  output        io_deq_bits_valid_bits_0,
                io_deq_bits_valid_bits_1,
                io_deq_bits_valid_bits_2,
                io_deq_bits_valid_bits_3,
  output [31:0] io_deq_bits_instructions_0_instruction,
  output [3:0]  io_deq_bits_instructions_0_packet_index,
  output [5:0]  io_deq_bits_instructions_0_ROB_index,
  output [31:0] io_deq_bits_instructions_1_instruction,
  output [3:0]  io_deq_bits_instructions_1_packet_index,
  output [5:0]  io_deq_bits_instructions_1_ROB_index,
  output [31:0] io_deq_bits_instructions_2_instruction,
  output [3:0]  io_deq_bits_instructions_2_packet_index,
  output [5:0]  io_deq_bits_instructions_2_ROB_index,
  output [31:0] io_deq_bits_instructions_3_instruction,
  output [3:0]  io_deq_bits_instructions_3_packet_index,
  output [5:0]  io_deq_bits_instructions_3_ROB_index,
  output        io_deq_bits_prediction_hit,
  output [31:0] io_deq_bits_prediction_target,
  output [2:0]  io_deq_bits_prediction_br_type,
  output        io_deq_bits_prediction_br_mask_0,
                io_deq_bits_prediction_br_mask_1,
                io_deq_bits_prediction_br_mask_2,
                io_deq_bits_prediction_br_mask_3,
  output [15:0] io_deq_bits_GHR,
  output [6:0]  io_deq_bits_NEXT,
                io_deq_bits_TOS,
  input         io_flush
);

  wire         do_deq;
  wire [273:0] _ram_ext_R0_data;
  reg  [4:0]   enq_ptr_value;
  reg  [4:0]   deq_ptr_value;
  reg          maybe_full;
  wire         ptr_match = enq_ptr_value == deq_ptr_value;
  wire         empty = ptr_match & ~maybe_full;
  wire         full = ptr_match & maybe_full;
  wire         io_deq_valid_0 = io_enq_valid | ~empty;
  assign do_deq = ~empty & io_deq_ready & io_deq_valid_0;
  wire         do_enq = ~(empty & io_deq_ready) & ~full & io_enq_valid;
  always @(posedge clock) begin
    if (reset) begin
      enq_ptr_value <= 5'h0;
      deq_ptr_value <= 5'h0;
      maybe_full <= 1'h0;
    end
    else begin
      if (io_flush) begin
        enq_ptr_value <= 5'h0;
        deq_ptr_value <= 5'h0;
      end
      else begin
        if (do_enq)
          enq_ptr_value <= enq_ptr_value + 5'h1;
        if (do_deq)
          deq_ptr_value <= deq_ptr_value + 5'h1;
      end
      maybe_full <= ~io_flush & (do_enq == do_deq ? maybe_full : do_enq);
    end
  end // always @(posedge)
  ram_32x274 ram_ext (
    .R0_addr (do_deq ? ((&deq_ptr_value) ? 5'h0 : deq_ptr_value + 5'h1) : deq_ptr_value),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),
    .W0_en   (do_enq),
    .W0_clk  (clock),
    .W0_data
      ({80'h3,
        io_enq_bits_instructions_3_instruction,
        10'h2,
        io_enq_bits_instructions_2_instruction,
        10'h1,
        io_enq_bits_instructions_1_instruction,
        10'h0,
        io_enq_bits_instructions_0_instruction,
        io_enq_bits_valid_bits_3,
        io_enq_bits_valid_bits_2,
        io_enq_bits_valid_bits_1,
        io_enq_bits_valid_bits_0,
        io_enq_bits_fetch_PC})
  );
  assign io_enq_ready = ~full;
  assign io_deq_valid = io_deq_valid_0;
  assign io_deq_bits_fetch_PC = empty ? io_enq_bits_fetch_PC : _ram_ext_R0_data[31:0];
  assign io_deq_bits_valid_bits_0 =
    empty ? io_enq_bits_valid_bits_0 : _ram_ext_R0_data[32];
  assign io_deq_bits_valid_bits_1 =
    empty ? io_enq_bits_valid_bits_1 : _ram_ext_R0_data[33];
  assign io_deq_bits_valid_bits_2 =
    empty ? io_enq_bits_valid_bits_2 : _ram_ext_R0_data[34];
  assign io_deq_bits_valid_bits_3 =
    empty ? io_enq_bits_valid_bits_3 : _ram_ext_R0_data[35];
  assign io_deq_bits_instructions_0_instruction =
    empty ? io_enq_bits_instructions_0_instruction : _ram_ext_R0_data[67:36];
  assign io_deq_bits_instructions_0_packet_index = empty ? 4'h0 : _ram_ext_R0_data[71:68];
  assign io_deq_bits_instructions_0_ROB_index = empty ? 6'h0 : _ram_ext_R0_data[77:72];
  assign io_deq_bits_instructions_1_instruction =
    empty ? io_enq_bits_instructions_1_instruction : _ram_ext_R0_data[109:78];
  assign io_deq_bits_instructions_1_packet_index =
    empty ? 4'h1 : _ram_ext_R0_data[113:110];
  assign io_deq_bits_instructions_1_ROB_index = empty ? 6'h0 : _ram_ext_R0_data[119:114];
  assign io_deq_bits_instructions_2_instruction =
    empty ? io_enq_bits_instructions_2_instruction : _ram_ext_R0_data[151:120];
  assign io_deq_bits_instructions_2_packet_index =
    empty ? 4'h2 : _ram_ext_R0_data[155:152];
  assign io_deq_bits_instructions_2_ROB_index = empty ? 6'h0 : _ram_ext_R0_data[161:156];
  assign io_deq_bits_instructions_3_instruction =
    empty ? io_enq_bits_instructions_3_instruction : _ram_ext_R0_data[193:162];
  assign io_deq_bits_instructions_3_packet_index =
    empty ? 4'h3 : _ram_ext_R0_data[197:194];
  assign io_deq_bits_instructions_3_ROB_index = empty ? 6'h0 : _ram_ext_R0_data[203:198];
  assign io_deq_bits_prediction_hit = ~empty & _ram_ext_R0_data[204];
  assign io_deq_bits_prediction_target = empty ? 32'h0 : _ram_ext_R0_data[236:205];
  assign io_deq_bits_prediction_br_type = empty ? 3'h0 : _ram_ext_R0_data[239:237];
  assign io_deq_bits_prediction_br_mask_0 = ~empty & _ram_ext_R0_data[240];
  assign io_deq_bits_prediction_br_mask_1 = ~empty & _ram_ext_R0_data[241];
  assign io_deq_bits_prediction_br_mask_2 = ~empty & _ram_ext_R0_data[242];
  assign io_deq_bits_prediction_br_mask_3 = ~empty & _ram_ext_R0_data[243];
  assign io_deq_bits_GHR = empty ? 16'h0 : _ram_ext_R0_data[259:244];
  assign io_deq_bits_NEXT = empty ? 7'h0 : _ram_ext_R0_data[266:260];
  assign io_deq_bits_TOS = empty ? 7'h0 : _ram_ext_R0_data[273:267];
endmodule

