# Pipelined-MIPS-Processor-on-FPGA-in-Verilog
Designed a 5-stage pipelined 16-bit MIPS processor supporting ALU, branching, and memory instructions; tested with FPGA kit.
