// Seed: 4014989377
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    input reg id_3,
    input logic id_4,
    input logic id_5,
    input id_6
);
  reg id_7 = id_1;
  initial begin
    id_2 = 'b0;
    id_2 <= "";
    id_2 <= 1;
  end
  always @(negedge 1) begin
    SystemTFIdentifier(1'b0, 1, id_3, id_1, 1);
    if (1) id_2#(.id_3(1'b0)) <= 1;
    else id_7 <= 1'b0;
  end
  assign id_2 = "" - 1;
  logic id_8;
endmodule
