\hypertarget{stm32f7xx__hal__adc_8c_source}{}\doxysection{stm32f7xx\+\_\+hal\+\_\+adc.\+c}
\label{stm32f7xx__hal__adc_8c_source}\index{Autodrone32/Libraries/STM32F7xx\_HAL\_Driver/Src/stm32f7xx\_hal\_adc.c@{Autodrone32/Libraries/STM32F7xx\_HAL\_Driver/Src/stm32f7xx\_hal\_adc.c}}
\mbox{\hyperlink{stm32f7xx__hal__adc_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00001}00001 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00257}00257 \textcolor{comment}{/* Includes -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00258}00258 \textcolor{preprocessor}{\#include "{}../../../Libraries/STM32F7xx\_HAL\_Driver/Inc/stm32f7xx\_hal.h"{}}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00259}00259 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00269}00269 \textcolor{preprocessor}{\#ifdef HAL\_ADC\_MODULE\_ENABLED}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00270}00270     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00271}00271 \textcolor{comment}{/* Private typedef -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00272}00272 \textcolor{comment}{/* Private define -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00273}00273 \textcolor{comment}{/* Private macro -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00274}00274 \textcolor{comment}{/* Private variables -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00278}00278 \textcolor{comment}{/* Private function prototypes -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00279}00279 \textcolor{keyword}{static} \textcolor{keywordtype}{void} ADC\_Init(\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\_HandleTypeDef}}* hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00280}00280 \textcolor{keyword}{static} \textcolor{keywordtype}{void} ADC\_DMAConvCplt(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00281}00281 \textcolor{keyword}{static} \textcolor{keywordtype}{void} ADC\_DMAError(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00282}00282 \textcolor{keyword}{static} \textcolor{keywordtype}{void} ADC\_DMAHalfConvCplt(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00287}00287 \textcolor{comment}{/* Exported functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00322}00322 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___a_d_c___exported___functions___group1_ga33ddb73d4880bd425aaa43c5c52bb13a}{HAL\_ADC\_Init}}(\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\_HandleTypeDef}}* hadc)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00323}00323 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00324}00324   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} tmp\_hal\_status = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00325}00325   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00326}00326   \textcolor{comment}{/* Check ADC handle */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00327}00327   \textcolor{keywordflow}{if}(hadc == NULL)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00328}00328   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00329}00329     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00330}00330   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00331}00331   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00332}00332   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00333}00333   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaeac7a787d73a78a847467ce6b867bd7f}{IS\_ADC\_ALL\_INSTANCE}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00334}00334   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___a_d_c___private___macros_ga7118e43c49043f69e1f5a9c0cb9838ba}{IS\_ADC\_CLOCKPRESCALER}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a95dcd2e98a4cfc17b0939e9ca985113a}{Init}}.\mbox{\hyperlink{struct_a_d_c___init_type_def_ab791f8fac403d508e1c53b6f27cf1f24}{ClockPrescaler}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00335}00335   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___a_d_c___private___macros_gaf59f31238af51285241d76a0ff60b61e}{IS\_ADC\_RESOLUTION}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a95dcd2e98a4cfc17b0939e9ca985113a}{Init}}.\mbox{\hyperlink{struct_a_d_c___init_type_def_a6613985e603e784c30fb3689f2c6fa5f}{Resolution}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00336}00336   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___a_d_c___private___macros_gab91c46d2f017e319598f47c1f0cf52aa}{IS\_ADC\_SCAN\_MODE}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a95dcd2e98a4cfc17b0939e9ca985113a}{Init}}.\mbox{\hyperlink{struct_a_d_c___init_type_def_a67902b5cdd3d1aa4af49654409412a08}{ScanConvMode}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00337}00337   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__types_gaffaf7c3f537d7a3370b1bbdda67a2bf6}{IS\_FUNCTIONAL\_STATE}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a95dcd2e98a4cfc17b0939e9ca985113a}{Init}}.\mbox{\hyperlink{struct_a_d_c___init_type_def_a768ec42e36553ad0acb7ad029462a59d}{ContinuousConvMode}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00338}00338   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___a_d_c___private___macros_ga47bd5902c26471ab0c066d5e53eb898a}{IS\_ADC\_EXT\_TRIG}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a95dcd2e98a4cfc17b0939e9ca985113a}{Init}}.\mbox{\hyperlink{struct_a_d_c___init_type_def_a3f4a71424165638d6621d75a351cb5e0}{ExternalTrigConv}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00339}00339   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___a_d_c___private___macros_ga54970a6455876984379854bf0cab8ddf}{IS\_ADC\_DATA\_ALIGN}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a95dcd2e98a4cfc17b0939e9ca985113a}{Init}}.\mbox{\hyperlink{struct_a_d_c___init_type_def_afe646b2571044212378bf5f722544359}{DataAlign}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00340}00340   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___a_d_c___private___macros_ga8c104fb685008a368026ba7008ed6dc8}{IS\_ADC\_REGULAR\_LENGTH}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a95dcd2e98a4cfc17b0939e9ca985113a}{Init}}.\mbox{\hyperlink{struct_a_d_c___init_type_def_acc137bdcf502c586925ad8e99628b03f}{NbrOfConversion}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00341}00341   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__types_gaffaf7c3f537d7a3370b1bbdda67a2bf6}{IS\_FUNCTIONAL\_STATE}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a95dcd2e98a4cfc17b0939e9ca985113a}{Init}}.\mbox{\hyperlink{struct_a_d_c___init_type_def_a535b571cac727283b16e159fe6acdcd8}{DMAContinuousRequests}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00342}00342   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___a_d_c___private___macros_gaf9cdf5b03c3c7a4cb0a1bdc26eb85c37}{IS\_ADC\_EOCSelection}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a95dcd2e98a4cfc17b0939e9ca985113a}{Init}}.\mbox{\hyperlink{struct_a_d_c___init_type_def_a92de48abe9cbd958145ce5bc090ea383}{EOCSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00343}00343   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__types_gaffaf7c3f537d7a3370b1bbdda67a2bf6}{IS\_FUNCTIONAL\_STATE}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a95dcd2e98a4cfc17b0939e9ca985113a}{Init}}.\mbox{\hyperlink{struct_a_d_c___init_type_def_aa314a1478944f8457d9c9e423719d893}{DiscontinuousConvMode}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00344}00344 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00345}00345   \textcolor{keywordflow}{if}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a95dcd2e98a4cfc17b0939e9ca985113a}{Init}}.\mbox{\hyperlink{struct_a_d_c___init_type_def_a3f4a71424165638d6621d75a351cb5e0}{ExternalTrigConv}} != \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_ga349ec6a1c2a362fba718cbfd068e50dc}{ADC\_SOFTWARE\_START}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00346}00346   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00347}00347     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___a_d_c___private___macros_ga101bf364bcfd48f8f023fa43c4d252b7}{IS\_ADC\_EXT\_TRIG\_EDGE}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a95dcd2e98a4cfc17b0939e9ca985113a}{Init}}.\mbox{\hyperlink{struct_a_d_c___init_type_def_ace2c616b80bb7f1982e8a52131a2732c}{ExternalTrigConvEdge}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00348}00348   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00349}00349 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00350}00350   \textcolor{keywordflow}{if}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}} == \mbox{\hyperlink{group___a_d_c___exported___types_ga3f995b6dedd7366d0663f852511b9104}{HAL\_ADC\_STATE\_RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00351}00351   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00352}00352 \textcolor{preprocessor}{\#if (USE\_HAL\_ADC\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00353}00353     \textcolor{comment}{/* Init the ADC Callback settings */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00354}00354     hadc-\/>ConvCpltCallback              = \mbox{\hyperlink{group___a_d_c___exported___functions___group2_gaf20a88180db1113be1e89266917d148b}{HAL\_ADC\_ConvCpltCallback}};                 \textcolor{comment}{/* Legacy weak callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00355}00355     hadc-\/>ConvHalfCpltCallback          = \mbox{\hyperlink{group___a_d_c___exported___functions___group2_gad7e3dafc08886b97b9c9e23267645b9e}{HAL\_ADC\_ConvHalfCpltCallback}};             \textcolor{comment}{/* Legacy weak callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00356}00356     hadc-\/>LevelOutOfWindowCallback      = \mbox{\hyperlink{group___a_d_c___exported___functions___group2_ga8cf5c59c6355fe7cf3c10816c761b9c2}{HAL\_ADC\_LevelOutOfWindowCallback}};         \textcolor{comment}{/* Legacy weak callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00357}00357     hadc-\/>ErrorCallback                 = \mbox{\hyperlink{group___a_d_c___exported___functions___group2_gadea1a55c5199d5cb4cfc1fdcd32be1b2}{HAL\_ADC\_ErrorCallback}};                    \textcolor{comment}{/* Legacy weak callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00358}00358     hadc-\/>InjectedConvCpltCallback      = \mbox{\hyperlink{group___a_d_c_ex___exported___functions___group1_gaed7815e8b636ff1c1f456ecbaffe1942}{HAL\_ADCEx\_InjectedConvCpltCallback}};       \textcolor{comment}{/* Legacy weak callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00359}00359     \textcolor{keywordflow}{if} (hadc-\/>MspInitCallback == NULL)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00360}00360     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00361}00361       hadc-\/>MspInitCallback = \mbox{\hyperlink{group___a_d_c___exported___functions___group1_gaa30863492d5c3103e3e8ce8a63dadd07}{HAL\_ADC\_MspInit}}; \textcolor{comment}{/* Legacy weak MspInit  */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00362}00362     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00363}00363 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00364}00364     \textcolor{comment}{/* Init the low level hardware */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00365}00365     hadc-\/>MspInitCallback(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00366}00366 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00367}00367     \textcolor{comment}{/* Init the low level hardware */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00368}00368     \mbox{\hyperlink{group___a_d_c___exported___functions___group1_gaa30863492d5c3103e3e8ce8a63dadd07}{HAL\_ADC\_MspInit}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00369}00369 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_ADC\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00370}00370 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00371}00371     \textcolor{comment}{/* Initialize ADC error code */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00372}00372     \mbox{\hyperlink{group___a_d_c___private___macros_gac7ab87a3ab932eed1b3ac5faad4e3aa9}{ADC\_CLEAR\_ERRORCODE}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00373}00373     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00374}00374     \textcolor{comment}{/* Allocate lock resource and initialize it */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00375}00375     hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}{Lock}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_ab367482e943333a1299294eadaad284ba9bd487430440139444e6e7ff226005c0}{HAL\_UNLOCKED}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00376}00376   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00377}00377   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00378}00378   \textcolor{comment}{/* Configuration of ADC parameters if previous preliminary actions are      */} }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00379}00379   \textcolor{comment}{/* correctly completed.                                                     */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00380}00380   \textcolor{keywordflow}{if} (\mbox{\hyperlink{stm32f7xx__hal__def_8h_a82637a84fbdca0e2a25496089b549924}{HAL\_IS\_BIT\_CLR}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}}, \mbox{\hyperlink{group___a_d_c___exported___types_ga65b592627f1f9277f4b89bfc33a9e641}{HAL\_ADC\_STATE\_ERROR\_INTERNAL}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00381}00381   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00382}00382     \textcolor{comment}{/* Set ADC state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00383}00383     \mbox{\hyperlink{group___a_d_c___private___macros_gaaf93e91b164d4a220aae475eff82665f}{ADC\_STATE\_CLR\_SET}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00384}00384                       \mbox{\hyperlink{group___a_d_c___exported___types_ga516d4b4ebc261c241c69d96aae19acc3}{HAL\_ADC\_STATE\_REG\_BUSY}} | \mbox{\hyperlink{group___a_d_c___exported___types_ga0044d240de80a70923b5c970d19ba24b}{HAL\_ADC\_STATE\_INJ\_BUSY}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00385}00385                       \mbox{\hyperlink{group___a_d_c___exported___types_ga7055248355e179ee208d23bd2ce8ba69}{HAL\_ADC\_STATE\_BUSY\_INTERNAL}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00386}00386     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00387}00387     \textcolor{comment}{/* Set ADC parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00388}00388     ADC\_Init(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00389}00389     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00390}00390     \textcolor{comment}{/* Set ADC error code to none */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00391}00391     \mbox{\hyperlink{group___a_d_c___private___macros_gac7ab87a3ab932eed1b3ac5faad4e3aa9}{ADC\_CLEAR\_ERRORCODE}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00392}00392     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00393}00393     \textcolor{comment}{/* Set the ADC state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00394}00394     \mbox{\hyperlink{group___a_d_c___private___macros_gaaf93e91b164d4a220aae475eff82665f}{ADC\_STATE\_CLR\_SET}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00395}00395                       \mbox{\hyperlink{group___a_d_c___exported___types_ga7055248355e179ee208d23bd2ce8ba69}{HAL\_ADC\_STATE\_BUSY\_INTERNAL}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00396}00396                       \mbox{\hyperlink{group___a_d_c___exported___types_gadccf2475d321f82bc5b18b4c0031794b}{HAL\_ADC\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00397}00397   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00398}00398   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00399}00399   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00400}00400     tmp\_hal\_status = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00401}00401   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00402}00402   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00403}00403   \textcolor{comment}{/* Release Lock */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00404}00404   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00405}00405 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00406}00406   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00407}00407   \textcolor{keywordflow}{return} tmp\_hal\_status;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00408}00408 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00409}00409 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00416}00416 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___a_d_c___exported___functions___group1_ga165940b437c6a8843c6032199adbf0a8}{HAL\_ADC\_DeInit}}(\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\_HandleTypeDef}}* hadc)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00417}00417 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00418}00418   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} tmp\_hal\_status = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00419}00419   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00420}00420   \textcolor{comment}{/* Check ADC handle */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00421}00421   \textcolor{keywordflow}{if}(hadc == NULL)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00422}00422   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00423}00423     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00424}00424   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00425}00425   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00426}00426   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00427}00427   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaeac7a787d73a78a847467ce6b867bd7f}{IS\_ADC\_ALL\_INSTANCE}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00428}00428   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00429}00429   \textcolor{comment}{/* Set ADC state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00430}00430   \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}}, \mbox{\hyperlink{group___a_d_c___exported___types_ga7055248355e179ee208d23bd2ce8ba69}{HAL\_ADC\_STATE\_BUSY\_INTERNAL}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00431}00431   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00432}00432   \textcolor{comment}{/* Stop potential conversion on going, on regular and injected groups */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00433}00433   \textcolor{comment}{/* Disable ADC peripheral */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00434}00434   \mbox{\hyperlink{group___a_d_c___exported___macros_ga8afd5963c41c0a30c5cf1fec5c5710b3}{\_\_HAL\_ADC\_DISABLE}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00435}00435   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00436}00436   \textcolor{comment}{/* Configuration of ADC parameters if previous preliminary actions are      */} }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00437}00437   \textcolor{comment}{/* correctly completed.                                                     */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00438}00438   \textcolor{keywordflow}{if}(\mbox{\hyperlink{stm32f7xx__hal__def_8h_a82637a84fbdca0e2a25496089b549924}{HAL\_IS\_BIT\_CLR}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}{ADC\_CR2\_ADON}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00439}00439   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00440}00440 \textcolor{preprocessor}{\#if (USE\_HAL\_ADC\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00441}00441   \textcolor{keywordflow}{if} (hadc-\/>MspDeInitCallback == NULL)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00442}00442   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00443}00443     hadc-\/>MspDeInitCallback = \mbox{\hyperlink{group___a_d_c___exported___functions___group1_ga39b0f8e80268ab3e660ead921ad4b22f}{HAL\_ADC\_MspDeInit}}; \textcolor{comment}{/* Legacy weak MspDeInit  */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00444}00444   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00445}00445 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00446}00446   \textcolor{comment}{/* DeInit the low level hardware: RCC clock, NVIC */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00447}00447   hadc-\/>MspDeInitCallback(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00448}00448 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00449}00449   \textcolor{comment}{/* DeInit the low level hardware: RCC clock, NVIC */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00450}00450   \mbox{\hyperlink{group___a_d_c___exported___functions___group1_ga39b0f8e80268ab3e660ead921ad4b22f}{HAL\_ADC\_MspDeInit}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00451}00451 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_ADC\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00452}00452     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00453}00453     \textcolor{comment}{/* Set ADC error code to none */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00454}00454     \mbox{\hyperlink{group___a_d_c___private___macros_gac7ab87a3ab932eed1b3ac5faad4e3aa9}{ADC\_CLEAR\_ERRORCODE}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00455}00455     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00456}00456     \textcolor{comment}{/* Set ADC state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00457}00457     hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}} = \mbox{\hyperlink{group___a_d_c___exported___types_ga3f995b6dedd7366d0663f852511b9104}{HAL\_ADC\_STATE\_RESET}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00458}00458   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00459}00459   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00460}00460   \textcolor{comment}{/* Process unlocked */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00461}00461   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00462}00462   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00463}00463   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00464}00464   \textcolor{keywordflow}{return} tmp\_hal\_status;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00465}00465 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00466}00466 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00473}00473 \_\_weak \textcolor{keywordtype}{void} \mbox{\hyperlink{group___a_d_c___exported___functions___group1_gaa30863492d5c3103e3e8ce8a63dadd07}{HAL\_ADC\_MspInit}}(\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\_HandleTypeDef}}* hadc)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00474}00474 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00475}00475   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00476}00476   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00477}00477   \textcolor{comment}{/* NOTE : This function Should not be modified, when the callback is needed,}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00478}00478 \textcolor{comment}{            the HAL\_ADC\_MspInit could be implemented in the user file}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00479}00479 \textcolor{comment}{   */} }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00480}00480 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00481}00481 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00488}00488 \_\_weak \textcolor{keywordtype}{void} \mbox{\hyperlink{group___a_d_c___exported___functions___group1_ga39b0f8e80268ab3e660ead921ad4b22f}{HAL\_ADC\_MspDeInit}}(\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\_HandleTypeDef}}* hadc)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00489}00489 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00490}00490   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00491}00491   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00492}00492   \textcolor{comment}{/* NOTE : This function Should not be modified, when the callback is needed,}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00493}00493 \textcolor{comment}{            the HAL\_ADC\_MspDeInit could be implemented in the user file}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00494}00494 \textcolor{comment}{   */} }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00495}00495 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00496}00496 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00497}00497 \textcolor{preprocessor}{\#if (USE\_HAL\_ADC\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00516}00516 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_ADC\_RegisterCallback(\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\_HandleTypeDef}} *hadc, HAL\_ADC\_CallbackIDTypeDef CallbackID, pADC\_CallbackTypeDef pCallback)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00517}00517 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00518}00518   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00519}00519 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00520}00520   \textcolor{keywordflow}{if} (pCallback == NULL)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00521}00521   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00522}00522     \textcolor{comment}{/* Update the error code */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00523}00523     hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}} |= HAL\_ADC\_ERROR\_INVALID\_CALLBACK;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00524}00524 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00525}00525     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00526}00526   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00527}00527 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00528}00528   \textcolor{keywordflow}{if} ((hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}} \& \mbox{\hyperlink{group___a_d_c___exported___types_gadccf2475d321f82bc5b18b4c0031794b}{HAL\_ADC\_STATE\_READY}}) != 0UL)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00529}00529   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00530}00530     \textcolor{keywordflow}{switch} (CallbackID)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00531}00531     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00532}00532       \textcolor{keywordflow}{case} HAL\_ADC\_CONVERSION\_COMPLETE\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00533}00533         hadc-\/>ConvCpltCallback = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00534}00534         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00535}00535 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00536}00536       \textcolor{keywordflow}{case} HAL\_ADC\_CONVERSION\_HALF\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00537}00537         hadc-\/>ConvHalfCpltCallback = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00538}00538         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00539}00539 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00540}00540       \textcolor{keywordflow}{case} HAL\_ADC\_LEVEL\_OUT\_OF\_WINDOW\_1\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00541}00541         hadc-\/>LevelOutOfWindowCallback = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00542}00542         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00543}00543 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00544}00544       \textcolor{keywordflow}{case} HAL\_ADC\_ERROR\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00545}00545         hadc-\/>ErrorCallback = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00546}00546         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00547}00547 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00548}00548       \textcolor{keywordflow}{case} HAL\_ADC\_INJ\_CONVERSION\_COMPLETE\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00549}00549         hadc-\/>InjectedConvCpltCallback = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00550}00550         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00551}00551 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00552}00552       \textcolor{keywordflow}{case} HAL\_ADC\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00553}00553         hadc-\/>MspInitCallback = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00554}00554         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00555}00555 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00556}00556       \textcolor{keywordflow}{case} HAL\_ADC\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00557}00557         hadc-\/>MspDeInitCallback = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00558}00558         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00559}00559 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00560}00560       default :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00561}00561         \textcolor{comment}{/* Update the error code */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00562}00562         hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}} |= HAL\_ADC\_ERROR\_INVALID\_CALLBACK;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00563}00563 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00564}00564         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00565}00565         \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00566}00566         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00567}00567     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00568}00568   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00569}00569   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___a_d_c___exported___types_ga3f995b6dedd7366d0663f852511b9104}{HAL\_ADC\_STATE\_RESET}} == hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00570}00570   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00571}00571     \textcolor{keywordflow}{switch} (CallbackID)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00572}00572     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00573}00573       \textcolor{keywordflow}{case} HAL\_ADC\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00574}00574         hadc-\/>MspInitCallback = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00575}00575         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00576}00576 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00577}00577       \textcolor{keywordflow}{case} HAL\_ADC\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00578}00578         hadc-\/>MspDeInitCallback = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00579}00579         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00580}00580 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00581}00581       default :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00582}00582         \textcolor{comment}{/* Update the error code */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00583}00583         hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}} |= HAL\_ADC\_ERROR\_INVALID\_CALLBACK;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00584}00584 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00585}00585         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00586}00586         \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00587}00587         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00588}00588     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00589}00589   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00590}00590   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00591}00591   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00592}00592     \textcolor{comment}{/* Update the error code */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00593}00593     hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}} |= HAL\_ADC\_ERROR\_INVALID\_CALLBACK;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00594}00594 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00595}00595     \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00596}00596     \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} =  \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00597}00597   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00598}00598 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00599}00599   \textcolor{keywordflow}{return} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00600}00600 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00601}00601 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00619}00619 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_ADC\_UnRegisterCallback(\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\_HandleTypeDef}} *hadc, HAL\_ADC\_CallbackIDTypeDef CallbackID)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00620}00620 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00621}00621   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00622}00622 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00623}00623   \textcolor{keywordflow}{if} ((hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}} \& \mbox{\hyperlink{group___a_d_c___exported___types_gadccf2475d321f82bc5b18b4c0031794b}{HAL\_ADC\_STATE\_READY}}) != 0UL)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00624}00624   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00625}00625     \textcolor{keywordflow}{switch} (CallbackID)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00626}00626     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00627}00627       \textcolor{keywordflow}{case} HAL\_ADC\_CONVERSION\_COMPLETE\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00628}00628         hadc-\/>ConvCpltCallback = \mbox{\hyperlink{group___a_d_c___exported___functions___group2_gaf20a88180db1113be1e89266917d148b}{HAL\_ADC\_ConvCpltCallback}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00629}00629         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00630}00630 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00631}00631       \textcolor{keywordflow}{case} HAL\_ADC\_CONVERSION\_HALF\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00632}00632         hadc-\/>ConvHalfCpltCallback = \mbox{\hyperlink{group___a_d_c___exported___functions___group2_gad7e3dafc08886b97b9c9e23267645b9e}{HAL\_ADC\_ConvHalfCpltCallback}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00633}00633         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00634}00634 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00635}00635       \textcolor{keywordflow}{case} HAL\_ADC\_LEVEL\_OUT\_OF\_WINDOW\_1\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00636}00636         hadc-\/>LevelOutOfWindowCallback = \mbox{\hyperlink{group___a_d_c___exported___functions___group2_ga8cf5c59c6355fe7cf3c10816c761b9c2}{HAL\_ADC\_LevelOutOfWindowCallback}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00637}00637         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00638}00638 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00639}00639       \textcolor{keywordflow}{case} HAL\_ADC\_ERROR\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00640}00640         hadc-\/>ErrorCallback = \mbox{\hyperlink{group___a_d_c___exported___functions___group2_gadea1a55c5199d5cb4cfc1fdcd32be1b2}{HAL\_ADC\_ErrorCallback}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00641}00641         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00642}00642 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00643}00643       \textcolor{keywordflow}{case} HAL\_ADC\_INJ\_CONVERSION\_COMPLETE\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00644}00644         hadc-\/>InjectedConvCpltCallback = \mbox{\hyperlink{group___a_d_c_ex___exported___functions___group1_gaed7815e8b636ff1c1f456ecbaffe1942}{HAL\_ADCEx\_InjectedConvCpltCallback}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00645}00645         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00646}00646 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00647}00647       \textcolor{keywordflow}{case} HAL\_ADC\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00648}00648         hadc-\/>MspInitCallback = \mbox{\hyperlink{group___a_d_c___exported___functions___group1_gaa30863492d5c3103e3e8ce8a63dadd07}{HAL\_ADC\_MspInit}}; \textcolor{comment}{/* Legacy weak MspInit              */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00649}00649         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00650}00650 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00651}00651       \textcolor{keywordflow}{case} HAL\_ADC\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00652}00652         hadc-\/>MspDeInitCallback = \mbox{\hyperlink{group___a_d_c___exported___functions___group1_ga39b0f8e80268ab3e660ead921ad4b22f}{HAL\_ADC\_MspDeInit}}; \textcolor{comment}{/* Legacy weak MspDeInit            */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00653}00653         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00654}00654 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00655}00655       default :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00656}00656         \textcolor{comment}{/* Update the error code */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00657}00657         hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}} |= HAL\_ADC\_ERROR\_INVALID\_CALLBACK;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00658}00658 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00659}00659         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00660}00660         \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} =  \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00661}00661         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00662}00662     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00663}00663   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00664}00664   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___a_d_c___exported___types_ga3f995b6dedd7366d0663f852511b9104}{HAL\_ADC\_STATE\_RESET}} == hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00665}00665   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00666}00666     \textcolor{keywordflow}{switch} (CallbackID)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00667}00667     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00668}00668       \textcolor{keywordflow}{case} HAL\_ADC\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00669}00669         hadc-\/>MspInitCallback = \mbox{\hyperlink{group___a_d_c___exported___functions___group1_gaa30863492d5c3103e3e8ce8a63dadd07}{HAL\_ADC\_MspInit}};                   \textcolor{comment}{/* Legacy weak MspInit              */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00670}00670         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00671}00671 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00672}00672       \textcolor{keywordflow}{case} HAL\_ADC\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00673}00673         hadc-\/>MspDeInitCallback = \mbox{\hyperlink{group___a_d_c___exported___functions___group1_ga39b0f8e80268ab3e660ead921ad4b22f}{HAL\_ADC\_MspDeInit}};               \textcolor{comment}{/* Legacy weak MspDeInit            */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00674}00674         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00675}00675 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00676}00676       default :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00677}00677         \textcolor{comment}{/* Update the error code */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00678}00678         hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}} |= HAL\_ADC\_ERROR\_INVALID\_CALLBACK;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00679}00679 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00680}00680         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00681}00681         \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} =  \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00682}00682         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00683}00683     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00684}00684   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00685}00685   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00686}00686   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00687}00687     \textcolor{comment}{/* Update the error code */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00688}00688     hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}} |= HAL\_ADC\_ERROR\_INVALID\_CALLBACK;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00689}00689 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00690}00690     \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00691}00691     \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} =  \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00692}00692   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00693}00693 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00694}00694   \textcolor{keywordflow}{return} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00695}00695 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00696}00696 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00697}00697 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_ADC\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00698}00698 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00699}00699 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00730}00730 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___a_d_c___exported___functions___group2_ga193666e3bde978627c9ee1e2073c69c0}{HAL\_ADC\_Start}}(\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\_HandleTypeDef}}* hadc)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00731}00731 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00732}00732   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t counter = 0;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00733}00733   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00734}00734   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00735}00735   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__types_gaffaf7c3f537d7a3370b1bbdda67a2bf6}{IS\_FUNCTIONAL\_STATE}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a95dcd2e98a4cfc17b0939e9ca985113a}{Init}}.\mbox{\hyperlink{struct_a_d_c___init_type_def_a768ec42e36553ad0acb7ad029462a59d}{ContinuousConvMode}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00736}00736   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___a_d_c___private___macros_ga101bf364bcfd48f8f023fa43c4d252b7}{IS\_ADC\_EXT\_TRIG\_EDGE}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a95dcd2e98a4cfc17b0939e9ca985113a}{Init}}.\mbox{\hyperlink{struct_a_d_c___init_type_def_ace2c616b80bb7f1982e8a52131a2732c}{ExternalTrigConvEdge}})); }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00737}00737   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00738}00738   \textcolor{comment}{/* Process locked */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00739}00739   \mbox{\hyperlink{stm32f7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00740}00740   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00741}00741   \textcolor{comment}{/* Enable the ADC peripheral */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00742}00742   \textcolor{comment}{/* Check if ADC peripheral is disabled in order to enable it and wait during }}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00743}00743 \textcolor{comment}{  Tstab time the ADC's stabilization */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00744}00744   \textcolor{keywordflow}{if}((hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}{ADC\_CR2\_ADON}}) != \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}{ADC\_CR2\_ADON}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00745}00745   \{  }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00746}00746     \textcolor{comment}{/* Enable the Peripheral */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00747}00747     \mbox{\hyperlink{group___a_d_c___exported___macros_gaadf16862da7593def189559423c287f4}{\_\_HAL\_ADC\_ENABLE}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00748}00748     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00749}00749     \textcolor{comment}{/* Delay for ADC stabilization time */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00750}00750     \textcolor{comment}{/* Compute number of CPU cycles to wait for */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00751}00751     counter = (\mbox{\hyperlink{group___a_d_c___private___constants_gad0d1562099d9e378dd1d33b3519cd0c2}{ADC\_STAB\_DELAY\_US}} * (\mbox{\hyperlink{group___s_t_m32_f7xx___system___exported___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}} / 1000000));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00752}00752     \textcolor{keywordflow}{while}(counter != 0)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00753}00753     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00754}00754       counter-\/-\/;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00755}00755     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00756}00756   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00757}00757   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00758}00758   \textcolor{comment}{/* Start conversion if ADC is effectively enabled */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00759}00759   \textcolor{keywordflow}{if}(\mbox{\hyperlink{stm32f7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}{ADC\_CR2\_ADON}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00760}00760   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00761}00761     \textcolor{comment}{/* Set ADC state                                                          */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00762}00762     \textcolor{comment}{/* -\/ Clear state bitfield related to regular group conversion results     */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00763}00763     \textcolor{comment}{/* -\/ Set state bitfield related to regular group operation                */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00764}00764     \mbox{\hyperlink{group___a_d_c___private___macros_gaaf93e91b164d4a220aae475eff82665f}{ADC\_STATE\_CLR\_SET}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00765}00765                       \mbox{\hyperlink{group___a_d_c___exported___types_gadccf2475d321f82bc5b18b4c0031794b}{HAL\_ADC\_STATE\_READY}} | \mbox{\hyperlink{group___a_d_c___exported___types_gae2da191bffb720a553a1e39c10929711}{HAL\_ADC\_STATE\_REG\_EOC}} | \mbox{\hyperlink{group___a_d_c___exported___types_ga1f99cd51b6636d9f60bc68dacb01eb10}{HAL\_ADC\_STATE\_REG\_OVR}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00766}00766                       \mbox{\hyperlink{group___a_d_c___exported___types_ga516d4b4ebc261c241c69d96aae19acc3}{HAL\_ADC\_STATE\_REG\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00767}00767     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00768}00768     \textcolor{comment}{/* If conversions on group regular are also triggering group injected,    */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00769}00769     \textcolor{comment}{/* update ADC state.                                                      */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00770}00770     \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6353cb0d564410358b3a086dd0241f8c}{ADC\_CR1\_JAUTO}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00771}00771     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00772}00772       \mbox{\hyperlink{group___a_d_c___private___macros_gaaf93e91b164d4a220aae475eff82665f}{ADC\_STATE\_CLR\_SET}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}}, \mbox{\hyperlink{group___a_d_c___exported___types_gafcfffd11ab8b84d3b0a1ce50ccf821d5}{HAL\_ADC\_STATE\_INJ\_EOC}}, \mbox{\hyperlink{group___a_d_c___exported___types_ga0044d240de80a70923b5c970d19ba24b}{HAL\_ADC\_STATE\_INJ\_BUSY}});  }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00773}00773     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00774}00774     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00775}00775     \textcolor{comment}{/* State machine update: Check if an injected conversion is ongoing */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00776}00776     \textcolor{keywordflow}{if} (\mbox{\hyperlink{stm32f7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}}, \mbox{\hyperlink{group___a_d_c___exported___types_ga0044d240de80a70923b5c970d19ba24b}{HAL\_ADC\_STATE\_INJ\_BUSY}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00777}00777     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00778}00778       \textcolor{comment}{/* Reset ADC error code fields related to conversions on group regular */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00779}00779       \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}}, (\mbox{\hyperlink{group___a_d_c___error___code_ga30ce24556ebd3c0341558c700a3b9add}{HAL\_ADC\_ERROR\_OVR}} | \mbox{\hyperlink{group___a_d_c___error___code_gaea82628f53a8e30db3f3426922acf60f}{HAL\_ADC\_ERROR\_DMA}}));         }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00780}00780     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00781}00781     \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00782}00782     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00783}00783       \textcolor{comment}{/* Reset ADC all error code fields */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00784}00784       \mbox{\hyperlink{group___a_d_c___private___macros_gac7ab87a3ab932eed1b3ac5faad4e3aa9}{ADC\_CLEAR\_ERRORCODE}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00785}00785     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00786}00786     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00787}00787     \textcolor{comment}{/* Process unlocked */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00788}00788     \textcolor{comment}{/* Unlock before starting ADC conversions: in case of potential           */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00789}00789     \textcolor{comment}{/* interruption, to let the process to ADC IRQ Handler.                   */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00790}00790     \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00791}00791     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00792}00792     \textcolor{comment}{/* Clear regular group conversion flag and overrun flag */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00793}00793     \textcolor{comment}{/* (To ensure of no unknown state from potential previous ADC operations) */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00794}00794     \mbox{\hyperlink{group___a_d_c___exported___macros_gafe44e1e66141bca3665bb82981a81a17}{\_\_HAL\_ADC\_CLEAR\_FLAG}}(hadc, \mbox{\hyperlink{group___a_d_c__flags__definition_gaf2c6fdf7e9ab63b778149e5fb56413d4}{ADC\_FLAG\_EOC}} | \mbox{\hyperlink{group___a_d_c__flags__definition_ga6e8f399d2af342bd18b9f5803cb986e7}{ADC\_FLAG\_OVR}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00795}00795     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00796}00796     \textcolor{comment}{/* Check if Multimode enabled */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00797}00797     \textcolor{keywordflow}{if}(\mbox{\hyperlink{stm32f7xx__hal__def_8h_a82637a84fbdca0e2a25496089b549924}{HAL\_IS\_BIT\_CLR}}(\mbox{\hyperlink{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}}-\/>CCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf70ab04667c7c7da0f29c0e5a6c48e68}{ADC\_CCR\_MULTI}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00798}00798     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00799}00799       \textcolor{comment}{/* if no external trigger present enable software conversion of regular channels */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00800}00800       \textcolor{keywordflow}{if}((hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}{ADC\_CR2\_EXTEN}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}}) }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00801}00801       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00802}00802         \textcolor{comment}{/* Enable the selected ADC software conversion for regular group */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00803}00803         hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} |= (uint32\_t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eae65bad1a6c975e1911eb5ba117468}{ADC\_CR2\_SWSTART}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00804}00804       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00805}00805     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00806}00806     \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00807}00807     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00808}00808       \textcolor{comment}{/* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00809}00809       \textcolor{keywordflow}{if}((hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}} == \mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{ADC1}}) \&\& ((hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}{ADC\_CR2\_EXTEN}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00810}00810       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00811}00811         \textcolor{comment}{/* Enable the selected ADC software conversion for regular group */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00812}00812           hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} |= (uint32\_t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eae65bad1a6c975e1911eb5ba117468}{ADC\_CR2\_SWSTART}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00813}00813       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00814}00814 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00815}00815       \textcolor{comment}{/* if dual mode is selected, ADC3 works independently. */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00816}00816       \textcolor{comment}{/* check if the mode selected is not triple */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00817}00817       \textcolor{keywordflow}{if}( \mbox{\hyperlink{stm32f7xx__hal__def_8h_a82637a84fbdca0e2a25496089b549924}{HAL\_IS\_BIT\_CLR}}(\mbox{\hyperlink{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}}-\/>CCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5087b3cb0d4570b80b3138c277bcbf6c}{ADC\_CCR\_MULTI\_4}}) )}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00818}00818       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00819}00819         \textcolor{comment}{/* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00820}00820         \textcolor{keywordflow}{if}((hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}} == \mbox{\hyperlink{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}{ADC3}}) \&\& ((hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}{ADC\_CR2\_EXTEN}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00821}00821         \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00822}00822           \textcolor{comment}{/* Enable the selected ADC software conversion for regular group */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00823}00823           hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} |= (uint32\_t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eae65bad1a6c975e1911eb5ba117468}{ADC\_CR2\_SWSTART}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00824}00824         \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00825}00825       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00826}00826     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00827}00827   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00828}00828   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00829}00829   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00830}00830     \textcolor{comment}{/* Update ADC state machine to error */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00831}00831     \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}}, \mbox{\hyperlink{group___a_d_c___exported___types_ga65b592627f1f9277f4b89bfc33a9e641}{HAL\_ADC\_STATE\_ERROR\_INTERNAL}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00832}00832     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00833}00833     \textcolor{comment}{/* Set ADC error code to ADC IP internal error */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00834}00834     \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}}, \mbox{\hyperlink{group___a_d_c___error___code_ga7182f9ffc028f217db8724c7bc348f2f}{HAL\_ADC\_ERROR\_INTERNAL}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00835}00835   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00836}00836   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00837}00837   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00838}00838   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00839}00839 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00840}00840 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00851}00851 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___a_d_c___exported___functions___group2_ga1b00cb85fc6c0f40fabd02701528711d}{HAL\_ADC\_Stop}}(\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\_HandleTypeDef}}* hadc)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00852}00852 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00853}00853   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00854}00854   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaeac7a787d73a78a847467ce6b867bd7f}{IS\_ADC\_ALL\_INSTANCE}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00855}00855   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00856}00856   \textcolor{comment}{/* Process locked */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00857}00857   \mbox{\hyperlink{stm32f7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00858}00858   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00859}00859   \textcolor{comment}{/* Stop potential conversion on going, on regular and injected groups */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00860}00860   \textcolor{comment}{/* Disable ADC peripheral */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00861}00861   \mbox{\hyperlink{group___a_d_c___exported___macros_ga8afd5963c41c0a30c5cf1fec5c5710b3}{\_\_HAL\_ADC\_DISABLE}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00862}00862   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00863}00863   \textcolor{comment}{/* Check if ADC is effectively disabled */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00864}00864   \textcolor{keywordflow}{if}(\mbox{\hyperlink{stm32f7xx__hal__def_8h_a82637a84fbdca0e2a25496089b549924}{HAL\_IS\_BIT\_CLR}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}{ADC\_CR2\_ADON}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00865}00865   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00866}00866     \textcolor{comment}{/* Set ADC state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00867}00867     \mbox{\hyperlink{group___a_d_c___private___macros_gaaf93e91b164d4a220aae475eff82665f}{ADC\_STATE\_CLR\_SET}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00868}00868                       \mbox{\hyperlink{group___a_d_c___exported___types_ga516d4b4ebc261c241c69d96aae19acc3}{HAL\_ADC\_STATE\_REG\_BUSY}} | \mbox{\hyperlink{group___a_d_c___exported___types_ga0044d240de80a70923b5c970d19ba24b}{HAL\_ADC\_STATE\_INJ\_BUSY}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00869}00869                       \mbox{\hyperlink{group___a_d_c___exported___types_gadccf2475d321f82bc5b18b4c0031794b}{HAL\_ADC\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00870}00870   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00871}00871   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00872}00872   \textcolor{comment}{/* Process unlocked */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00873}00873   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00874}00874   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00875}00875   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00876}00876   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00877}00877 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00878}00878 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00894}00894 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___a_d_c___exported___functions___group2_gad9c0b5763ab75357407e22d310befc30}{HAL\_ADC\_PollForConversion}}(\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\_HandleTypeDef}}* hadc, uint32\_t Timeout)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00895}00895 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00896}00896   uint32\_t tickstart = 0;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00897}00897   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00898}00898   \textcolor{comment}{/* Verification that ADC configuration is compliant with polling for      */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00899}00899   \textcolor{comment}{/* each conversion:                                                       */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00900}00900   \textcolor{comment}{/* Particular case is ADC configured in DMA mode and ADC sequencer with   */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00901}00901   \textcolor{comment}{/* several ranks and polling for end of each conversion.                  */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00902}00902   \textcolor{comment}{/* For code simplicity sake, this particular case is generalized to       */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00903}00903   \textcolor{comment}{/* ADC configured in DMA mode and polling for end of each conversion.     */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00904}00904   \textcolor{keywordflow}{if} (\mbox{\hyperlink{stm32f7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9dac2004ab20295e04012060ab24aeb}{ADC\_CR2\_EOCS}}) \&\&}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00905}00905       \mbox{\hyperlink{stm32f7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga017309ac4b532bc8c607388f4e2cbbec}{ADC\_CR2\_DMA}})    )}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00906}00906   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00907}00907     \textcolor{comment}{/* Update ADC state machine to error */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00908}00908     \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}}, \mbox{\hyperlink{group___a_d_c___exported___types_ga22d43a637ce63e13e33f5a0f1d4564fd}{HAL\_ADC\_STATE\_ERROR\_CONFIG}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00909}00909     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00910}00910     \textcolor{comment}{/* Process unlocked */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00911}00911     \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00912}00912     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00913}00913     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00914}00914   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00915}00915  }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00916}00916   \textcolor{comment}{/* Get tick */} }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00917}00917   tickstart = \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00918}00918 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00919}00919   \textcolor{comment}{/* Check End of conversion flag */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00920}00920   \textcolor{keywordflow}{while}(!(\mbox{\hyperlink{group___a_d_c___exported___macros_gaff951862689bb92173f803577cf2d447}{\_\_HAL\_ADC\_GET\_FLAG}}(hadc, \mbox{\hyperlink{group___a_d_c__flags__definition_gaf2c6fdf7e9ab63b778149e5fb56413d4}{ADC\_FLAG\_EOC}})))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00921}00921   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00922}00922     \textcolor{comment}{/* Check if timeout is disabled (set to infinite wait) */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00923}00923     \textcolor{keywordflow}{if}(Timeout != \mbox{\hyperlink{stm32f7xx__hal__def_8h_aad28bc64749c50dcedd6bf819fdc6974}{HAL\_MAX\_DELAY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00924}00924     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00925}00925       \textcolor{keywordflow}{if}((Timeout == 0) || ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}() -\/ tickstart ) > Timeout))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00926}00926       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00927}00927         \textcolor{comment}{/* New check to avoid false timeout detection in case of preemption */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00928}00928         \textcolor{keywordflow}{if}(!(\mbox{\hyperlink{group___a_d_c___exported___macros_gaff951862689bb92173f803577cf2d447}{\_\_HAL\_ADC\_GET\_FLAG}}(hadc, \mbox{\hyperlink{group___a_d_c__flags__definition_gaf2c6fdf7e9ab63b778149e5fb56413d4}{ADC\_FLAG\_EOC}})))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00929}00929         \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00930}00930           \textcolor{comment}{/* Update ADC state machine to timeout */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00931}00931           \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}}, \mbox{\hyperlink{group___a_d_c___exported___types_gaaa31ad8c2f5337eac601534cb581dd15}{HAL\_ADC\_STATE\_TIMEOUT}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00932}00932           }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00933}00933           \textcolor{comment}{/* Process unlocked */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00934}00934           \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00935}00935           }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00936}00936           \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00937}00937         \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00938}00938       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00939}00939     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00940}00940   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00941}00941   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00942}00942   \textcolor{comment}{/* Clear regular group conversion flag */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00943}00943   \mbox{\hyperlink{group___a_d_c___exported___macros_gafe44e1e66141bca3665bb82981a81a17}{\_\_HAL\_ADC\_CLEAR\_FLAG}}(hadc, \mbox{\hyperlink{group___a_d_c__flags__definition_gad0c59ae7749c69b5b91f2c533db1b619}{ADC\_FLAG\_STRT}} | \mbox{\hyperlink{group___a_d_c__flags__definition_gaf2c6fdf7e9ab63b778149e5fb56413d4}{ADC\_FLAG\_EOC}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00944}00944   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00945}00945   \textcolor{comment}{/* Update ADC state machine */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00946}00946   \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}}, \mbox{\hyperlink{group___a_d_c___exported___types_gae2da191bffb720a553a1e39c10929711}{HAL\_ADC\_STATE\_REG\_EOC}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00947}00947   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00948}00948   \textcolor{comment}{/* Determine whether any further conversion upcoming on group regular       */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00949}00949   \textcolor{comment}{/* by external trigger, continuous mode or scan sequence on going.          */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00950}00950   \textcolor{comment}{/* Note: On STM32F7, there is no independent flag of end of sequence.       */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00951}00951   \textcolor{comment}{/*       The test of scan sequence on going is done either with scan        */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00952}00952   \textcolor{comment}{/*       sequence disabled or with end of conversion flag set to            */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00953}00953   \textcolor{comment}{/*       of end of sequence.                                                */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00954}00954   \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___a_d_c___private___macros_ga2ccb82ecf85d6c6d1ff2cdf9b6a82d2b}{ADC\_IS\_SOFTWARE\_START\_REGULAR}}(hadc)                   \&\&}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00955}00955      (hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a95dcd2e98a4cfc17b0939e9ca985113a}{Init}}.\mbox{\hyperlink{struct_a_d_c___init_type_def_a768ec42e36553ad0acb7ad029462a59d}{ContinuousConvMode}} == \mbox{\hyperlink{group___exported__types_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d}{DISABLE}})            \&\&}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00956}00956      (\mbox{\hyperlink{stm32f7xx__hal__def_8h_a82637a84fbdca0e2a25496089b549924}{HAL\_IS\_BIT\_CLR}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3302e1bcfdfbbfeb58779d0761fb377c}{SQR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae68a19a18d72f6d87c6f2b8cc8bfc6dc}{ADC\_SQR1\_L}}) ||}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00957}00957       \mbox{\hyperlink{stm32f7xx__hal__def_8h_a82637a84fbdca0e2a25496089b549924}{HAL\_IS\_BIT\_CLR}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9dac2004ab20295e04012060ab24aeb}{ADC\_CR2\_EOCS}})  )   )}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00958}00958   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00959}00959     \textcolor{comment}{/* Set ADC state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00960}00960     \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}}, \mbox{\hyperlink{group___a_d_c___exported___types_ga516d4b4ebc261c241c69d96aae19acc3}{HAL\_ADC\_STATE\_REG\_BUSY}});   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00961}00961     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00962}00962     \textcolor{keywordflow}{if} (\mbox{\hyperlink{stm32f7xx__hal__def_8h_a82637a84fbdca0e2a25496089b549924}{HAL\_IS\_BIT\_CLR}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}}, \mbox{\hyperlink{group___a_d_c___exported___types_ga0044d240de80a70923b5c970d19ba24b}{HAL\_ADC\_STATE\_INJ\_BUSY}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00963}00963     \{ }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00964}00964       \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}}, \mbox{\hyperlink{group___a_d_c___exported___types_gadccf2475d321f82bc5b18b4c0031794b}{HAL\_ADC\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00965}00965     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00966}00966   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00967}00967   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00968}00968   \textcolor{comment}{/* Return ADC state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00969}00969   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00970}00970 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00971}00971 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00983}00983 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___a_d_c___exported___functions___group2_ga139d1a4ab69bea84cb39918840e1a64e}{HAL\_ADC\_PollForEvent}}(\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\_HandleTypeDef}}* hadc, uint32\_t EventType, uint32\_t Timeout)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00984}00984 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00985}00985   uint32\_t tickstart = 0;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00986}00986   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00987}00987   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00988}00988   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaeac7a787d73a78a847467ce6b867bd7f}{IS\_ADC\_ALL\_INSTANCE}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00989}00989   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___a_d_c___private___macros_ga5f5330843ec6a814e7b5fc1a7d1d39ba}{IS\_ADC\_EVENT\_TYPE}}(EventType));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00990}00990 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00991}00991   \textcolor{comment}{/* Get tick */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00992}00992   tickstart = \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00993}00993 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00994}00994   \textcolor{comment}{/* Check selected event flag */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00995}00995   \textcolor{keywordflow}{while}(!(\mbox{\hyperlink{group___a_d_c___exported___macros_gaff951862689bb92173f803577cf2d447}{\_\_HAL\_ADC\_GET\_FLAG}}(hadc,EventType)))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00996}00996   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00997}00997     \textcolor{comment}{/* Check for the Timeout */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00998}00998     \textcolor{keywordflow}{if}(Timeout != \mbox{\hyperlink{stm32f7xx__hal__def_8h_aad28bc64749c50dcedd6bf819fdc6974}{HAL\_MAX\_DELAY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l00999}00999     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01000}01000       \textcolor{keywordflow}{if}((Timeout == 0) || ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}() -\/ tickstart ) > Timeout))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01001}01001       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01002}01002         \textcolor{comment}{/* New check to avoid false timeout detection in case of preemption */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01003}01003         \textcolor{keywordflow}{if}(!(\mbox{\hyperlink{group___a_d_c___exported___macros_gaff951862689bb92173f803577cf2d447}{\_\_HAL\_ADC\_GET\_FLAG}}(hadc,EventType)))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01004}01004         \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01005}01005           \textcolor{comment}{/* Update ADC state machine to timeout */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01006}01006           \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}}, \mbox{\hyperlink{group___a_d_c___exported___types_gaaa31ad8c2f5337eac601534cb581dd15}{HAL\_ADC\_STATE\_TIMEOUT}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01007}01007           }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01008}01008           \textcolor{comment}{/* Process unlocked */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01009}01009           \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01010}01010           }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01011}01011           \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01012}01012         \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01013}01013       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01014}01014     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01015}01015   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01016}01016   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01017}01017   \textcolor{comment}{/* Analog watchdog (level out of window) event */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01018}01018   \textcolor{keywordflow}{if}(EventType == \mbox{\hyperlink{group___a_d_c___event__type_ga2d1d545ea1bfecba7a7081be6ef2cb93}{ADC\_AWD\_EVENT}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01019}01019   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01020}01020     \textcolor{comment}{/* Set ADC state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01021}01021     \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}}, \mbox{\hyperlink{group___a_d_c___exported___types_ga39ce295171a5e608097017fda4cfd7d5}{HAL\_ADC\_STATE\_AWD1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01022}01022       }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01023}01023     \textcolor{comment}{/* Clear ADC analog watchdog flag */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01024}01024     \mbox{\hyperlink{group___a_d_c___exported___macros_gafe44e1e66141bca3665bb82981a81a17}{\_\_HAL\_ADC\_CLEAR\_FLAG}}(hadc, \mbox{\hyperlink{group___a_d_c__flags__definition_gadb75a4b430fb84950232b7a8f3a6a877}{ADC\_FLAG\_AWD}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01025}01025   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01026}01026   \textcolor{comment}{/* Overrun event */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01027}01027   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01028}01028   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01029}01029     \textcolor{comment}{/* Set ADC state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01030}01030     \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}}, \mbox{\hyperlink{group___a_d_c___exported___types_ga1f99cd51b6636d9f60bc68dacb01eb10}{HAL\_ADC\_STATE\_REG\_OVR}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01031}01031     \textcolor{comment}{/* Set ADC error code to overrun */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01032}01032     \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}}, \mbox{\hyperlink{group___a_d_c___error___code_ga30ce24556ebd3c0341558c700a3b9add}{HAL\_ADC\_ERROR\_OVR}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01033}01033     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01034}01034     \textcolor{comment}{/* Clear ADC overrun flag */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01035}01035     \mbox{\hyperlink{group___a_d_c___exported___macros_gafe44e1e66141bca3665bb82981a81a17}{\_\_HAL\_ADC\_CLEAR\_FLAG}}(hadc, \mbox{\hyperlink{group___a_d_c__flags__definition_ga6e8f399d2af342bd18b9f5803cb986e7}{ADC\_FLAG\_OVR}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01036}01036   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01037}01037   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01038}01038   \textcolor{comment}{/* Return ADC state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01039}01039   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01040}01040 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01041}01041 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01042}01042 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01049}01049 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___a_d_c___exported___functions___group2_gaeb53035f47a937d54de2164d6c939a04}{HAL\_ADC\_Start\_IT}}(\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\_HandleTypeDef}}* hadc)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01050}01050 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01051}01051   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t counter = 0;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01052}01052   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01053}01053   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01054}01054   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__types_gaffaf7c3f537d7a3370b1bbdda67a2bf6}{IS\_FUNCTIONAL\_STATE}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a95dcd2e98a4cfc17b0939e9ca985113a}{Init}}.\mbox{\hyperlink{struct_a_d_c___init_type_def_a768ec42e36553ad0acb7ad029462a59d}{ContinuousConvMode}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01055}01055   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___a_d_c___private___macros_ga101bf364bcfd48f8f023fa43c4d252b7}{IS\_ADC\_EXT\_TRIG\_EDGE}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a95dcd2e98a4cfc17b0939e9ca985113a}{Init}}.\mbox{\hyperlink{struct_a_d_c___init_type_def_ace2c616b80bb7f1982e8a52131a2732c}{ExternalTrigConvEdge}})); }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01056}01056   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01057}01057   \textcolor{comment}{/* Process locked */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01058}01058   \mbox{\hyperlink{stm32f7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01059}01059   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01060}01060   \textcolor{comment}{/* Enable the ADC peripheral */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01061}01061   \textcolor{comment}{/* Check if ADC peripheral is disabled in order to enable it and wait during }}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01062}01062 \textcolor{comment}{     Tstab time the ADC's stabilization */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01063}01063   \textcolor{keywordflow}{if}((hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}{ADC\_CR2\_ADON}}) != \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}{ADC\_CR2\_ADON}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01064}01064   \{  }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01065}01065     \textcolor{comment}{/* Enable the Peripheral */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01066}01066     \mbox{\hyperlink{group___a_d_c___exported___macros_gaadf16862da7593def189559423c287f4}{\_\_HAL\_ADC\_ENABLE}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01067}01067     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01068}01068     \textcolor{comment}{/* Delay for ADC stabilization time */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01069}01069     \textcolor{comment}{/* Compute number of CPU cycles to wait for */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01070}01070     counter = (\mbox{\hyperlink{group___a_d_c___private___constants_gad0d1562099d9e378dd1d33b3519cd0c2}{ADC\_STAB\_DELAY\_US}} * (\mbox{\hyperlink{group___s_t_m32_f7xx___system___exported___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}} / 1000000));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01071}01071     \textcolor{keywordflow}{while}(counter != 0)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01072}01072     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01073}01073       counter-\/-\/;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01074}01074     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01075}01075   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01076}01076   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01077}01077   \textcolor{comment}{/* Start conversion if ADC is effectively enabled */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01078}01078   \textcolor{keywordflow}{if}(\mbox{\hyperlink{stm32f7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}{ADC\_CR2\_ADON}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01079}01079   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01080}01080     \textcolor{comment}{/* Set ADC state                                                          */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01081}01081     \textcolor{comment}{/* -\/ Clear state bitfield related to regular group conversion results     */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01082}01082     \textcolor{comment}{/* -\/ Set state bitfield related to regular group operation                */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01083}01083     \mbox{\hyperlink{group___a_d_c___private___macros_gaaf93e91b164d4a220aae475eff82665f}{ADC\_STATE\_CLR\_SET}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01084}01084                       \mbox{\hyperlink{group___a_d_c___exported___types_gadccf2475d321f82bc5b18b4c0031794b}{HAL\_ADC\_STATE\_READY}} | \mbox{\hyperlink{group___a_d_c___exported___types_gae2da191bffb720a553a1e39c10929711}{HAL\_ADC\_STATE\_REG\_EOC}} | \mbox{\hyperlink{group___a_d_c___exported___types_ga1f99cd51b6636d9f60bc68dacb01eb10}{HAL\_ADC\_STATE\_REG\_OVR}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01085}01085                       \mbox{\hyperlink{group___a_d_c___exported___types_ga516d4b4ebc261c241c69d96aae19acc3}{HAL\_ADC\_STATE\_REG\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01086}01086     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01087}01087     \textcolor{comment}{/* If conversions on group regular are also triggering group injected,    */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01088}01088     \textcolor{comment}{/* update ADC state.                                                      */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01089}01089     \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6353cb0d564410358b3a086dd0241f8c}{ADC\_CR1\_JAUTO}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01090}01090     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01091}01091       \mbox{\hyperlink{group___a_d_c___private___macros_gaaf93e91b164d4a220aae475eff82665f}{ADC\_STATE\_CLR\_SET}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}}, \mbox{\hyperlink{group___a_d_c___exported___types_gafcfffd11ab8b84d3b0a1ce50ccf821d5}{HAL\_ADC\_STATE\_INJ\_EOC}}, \mbox{\hyperlink{group___a_d_c___exported___types_ga0044d240de80a70923b5c970d19ba24b}{HAL\_ADC\_STATE\_INJ\_BUSY}});  }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01092}01092     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01093}01093     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01094}01094     \textcolor{comment}{/* State machine update: Check if an injected conversion is ongoing */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01095}01095     \textcolor{keywordflow}{if} (\mbox{\hyperlink{stm32f7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}}, \mbox{\hyperlink{group___a_d_c___exported___types_ga0044d240de80a70923b5c970d19ba24b}{HAL\_ADC\_STATE\_INJ\_BUSY}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01096}01096     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01097}01097       \textcolor{comment}{/* Reset ADC error code fields related to conversions on group regular */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01098}01098       \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}}, (\mbox{\hyperlink{group___a_d_c___error___code_ga30ce24556ebd3c0341558c700a3b9add}{HAL\_ADC\_ERROR\_OVR}} | \mbox{\hyperlink{group___a_d_c___error___code_gaea82628f53a8e30db3f3426922acf60f}{HAL\_ADC\_ERROR\_DMA}}));         }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01099}01099     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01100}01100     \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01101}01101     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01102}01102       \textcolor{comment}{/* Reset ADC all error code fields */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01103}01103       \mbox{\hyperlink{group___a_d_c___private___macros_gac7ab87a3ab932eed1b3ac5faad4e3aa9}{ADC\_CLEAR\_ERRORCODE}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01104}01104     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01105}01105     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01106}01106     \textcolor{comment}{/* Process unlocked */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01107}01107     \textcolor{comment}{/* Unlock before starting ADC conversions: in case of potential           */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01108}01108     \textcolor{comment}{/* interruption, to let the process to ADC IRQ Handler.                   */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01109}01109     \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01110}01110     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01111}01111     \textcolor{comment}{/* Clear regular group conversion flag and overrun flag */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01112}01112     \textcolor{comment}{/* (To ensure of no unknown state from potential previous ADC operations) */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01113}01113     \mbox{\hyperlink{group___a_d_c___exported___macros_gafe44e1e66141bca3665bb82981a81a17}{\_\_HAL\_ADC\_CLEAR\_FLAG}}(hadc, \mbox{\hyperlink{group___a_d_c__flags__definition_gaf2c6fdf7e9ab63b778149e5fb56413d4}{ADC\_FLAG\_EOC}} | \mbox{\hyperlink{group___a_d_c__flags__definition_ga6e8f399d2af342bd18b9f5803cb986e7}{ADC\_FLAG\_OVR}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01114}01114     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01115}01115     \textcolor{comment}{/* Enable end of conversion interrupt for regular group */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01116}01116     \mbox{\hyperlink{group___a_d_c___exported___macros_ga650073de508d335d0a1c7bf9b4d07afe}{\_\_HAL\_ADC\_ENABLE\_IT}}(hadc, (\mbox{\hyperlink{group___a_d_c__interrupts__definition_ga0ad335d835f54415194d448019569e00}{ADC\_IT\_EOC}} | \mbox{\hyperlink{group___a_d_c__interrupts__definition_gac3852b7789860e0ea79b82115ab877a0}{ADC\_IT\_OVR}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01117}01117     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01118}01118     \textcolor{comment}{/* Check if Multimode enabled */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01119}01119     \textcolor{keywordflow}{if}(\mbox{\hyperlink{stm32f7xx__hal__def_8h_a82637a84fbdca0e2a25496089b549924}{HAL\_IS\_BIT\_CLR}}(\mbox{\hyperlink{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}}-\/>CCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf70ab04667c7c7da0f29c0e5a6c48e68}{ADC\_CCR\_MULTI}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01120}01120     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01121}01121       \textcolor{comment}{/* if no external trigger present enable software conversion of regular channels */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01122}01122       \textcolor{keywordflow}{if}((hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}{ADC\_CR2\_EXTEN}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}}) }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01123}01123       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01124}01124         \textcolor{comment}{/* Enable the selected ADC software conversion for regular group */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01125}01125         hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} |= (uint32\_t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eae65bad1a6c975e1911eb5ba117468}{ADC\_CR2\_SWSTART}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01126}01126       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01127}01127     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01128}01128     \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01129}01129     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01130}01130       \textcolor{comment}{/* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01131}01131       \textcolor{keywordflow}{if}((hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}} == \mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{ADC1}}) \&\& ((hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}{ADC\_CR2\_EXTEN}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01132}01132       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01133}01133         \textcolor{comment}{/* Enable the selected ADC software conversion for regular group */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01134}01134           hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} |= (uint32\_t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eae65bad1a6c975e1911eb5ba117468}{ADC\_CR2\_SWSTART}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01135}01135       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01136}01136 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01137}01137       \textcolor{comment}{/* if dual mode is selected, ADC3 works independently. */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01138}01138       \textcolor{comment}{/* check if the mode selected is not triple */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01139}01139       \textcolor{keywordflow}{if}( \mbox{\hyperlink{stm32f7xx__hal__def_8h_a82637a84fbdca0e2a25496089b549924}{HAL\_IS\_BIT\_CLR}}(\mbox{\hyperlink{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}}-\/>CCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5087b3cb0d4570b80b3138c277bcbf6c}{ADC\_CCR\_MULTI\_4}}) )}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01140}01140       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01141}01141         \textcolor{comment}{/* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01142}01142         \textcolor{keywordflow}{if}((hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}} == \mbox{\hyperlink{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}{ADC3}}) \&\& ((hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}{ADC\_CR2\_EXTEN}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01143}01143         \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01144}01144           \textcolor{comment}{/* Enable the selected ADC software conversion for regular group */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01145}01145           hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} |= (uint32\_t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eae65bad1a6c975e1911eb5ba117468}{ADC\_CR2\_SWSTART}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01146}01146         \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01147}01147       \} }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01148}01148     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01149}01149   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01150}01150   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01151}01151   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01152}01152     \textcolor{comment}{/* Update ADC state machine to error */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01153}01153     \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}}, \mbox{\hyperlink{group___a_d_c___exported___types_ga65b592627f1f9277f4b89bfc33a9e641}{HAL\_ADC\_STATE\_ERROR\_INTERNAL}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01154}01154     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01155}01155     \textcolor{comment}{/* Set ADC error code to ADC IP internal error */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01156}01156     \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}}, \mbox{\hyperlink{group___a_d_c___error___code_ga7182f9ffc028f217db8724c7bc348f2f}{HAL\_ADC\_ERROR\_INTERNAL}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01157}01157   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01158}01158   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01159}01159   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01160}01160   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01161}01161 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01162}01162 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01172}01172 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___a_d_c___exported___functions___group2_gae44e6d3d0d9c60897daa7ccfd368952c}{HAL\_ADC\_Stop\_IT}}(\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\_HandleTypeDef}}* hadc)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01173}01173 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01174}01174   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01175}01175   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaeac7a787d73a78a847467ce6b867bd7f}{IS\_ADC\_ALL\_INSTANCE}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01176}01176   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01177}01177   \textcolor{comment}{/* Process locked */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01178}01178   \mbox{\hyperlink{stm32f7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01179}01179   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01180}01180   \textcolor{comment}{/* Stop potential conversion on going, on regular and injected groups */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01181}01181   \textcolor{comment}{/* Disable ADC peripheral */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01182}01182   \mbox{\hyperlink{group___a_d_c___exported___macros_ga8afd5963c41c0a30c5cf1fec5c5710b3}{\_\_HAL\_ADC\_DISABLE}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01183}01183   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01184}01184   \textcolor{comment}{/* Check if ADC is effectively disabled */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01185}01185   \textcolor{keywordflow}{if}(\mbox{\hyperlink{stm32f7xx__hal__def_8h_a82637a84fbdca0e2a25496089b549924}{HAL\_IS\_BIT\_CLR}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}{ADC\_CR2\_ADON}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01186}01186   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01187}01187     \textcolor{comment}{/* Disable ADC end of conversion interrupt for regular group */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01188}01188     \mbox{\hyperlink{group___a_d_c___exported___macros_gadcec48b44a2133effd20f41ab227edb9}{\_\_HAL\_ADC\_DISABLE\_IT}}(hadc, (\mbox{\hyperlink{group___a_d_c__interrupts__definition_ga0ad335d835f54415194d448019569e00}{ADC\_IT\_EOC}} | \mbox{\hyperlink{group___a_d_c__interrupts__definition_gac3852b7789860e0ea79b82115ab877a0}{ADC\_IT\_OVR}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01189}01189 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01190}01190     \textcolor{comment}{/* Set ADC state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01191}01191     \mbox{\hyperlink{group___a_d_c___private___macros_gaaf93e91b164d4a220aae475eff82665f}{ADC\_STATE\_CLR\_SET}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01192}01192                       \mbox{\hyperlink{group___a_d_c___exported___types_ga516d4b4ebc261c241c69d96aae19acc3}{HAL\_ADC\_STATE\_REG\_BUSY}} | \mbox{\hyperlink{group___a_d_c___exported___types_ga0044d240de80a70923b5c970d19ba24b}{HAL\_ADC\_STATE\_INJ\_BUSY}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01193}01193                       \mbox{\hyperlink{group___a_d_c___exported___types_gadccf2475d321f82bc5b18b4c0031794b}{HAL\_ADC\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01194}01194   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01195}01195   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01196}01196   \textcolor{comment}{/* Process unlocked */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01197}01197   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01198}01198   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01199}01199   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01200}01200   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01201}01201 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01202}01202 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01209}01209 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___a_d_c___exported___functions___group2_ga28aaa5662eced92c5a4d23d8bd6b29ca}{HAL\_ADC\_IRQHandler}}(\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\_HandleTypeDef}}* hadc)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01210}01210 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01211}01211   uint32\_t tmp1 = 0, tmp2 = 0;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01212}01212 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01213}01213   uint32\_t tmp\_sr = hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01214}01214   uint32\_t tmp\_cr1 = hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01215}01215 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01216}01216   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01217}01217   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__types_gaffaf7c3f537d7a3370b1bbdda67a2bf6}{IS\_FUNCTIONAL\_STATE}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a95dcd2e98a4cfc17b0939e9ca985113a}{Init}}.\mbox{\hyperlink{struct_a_d_c___init_type_def_a768ec42e36553ad0acb7ad029462a59d}{ContinuousConvMode}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01218}01218   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___a_d_c___private___macros_ga8c104fb685008a368026ba7008ed6dc8}{IS\_ADC\_REGULAR\_LENGTH}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a95dcd2e98a4cfc17b0939e9ca985113a}{Init}}.\mbox{\hyperlink{struct_a_d_c___init_type_def_acc137bdcf502c586925ad8e99628b03f}{NbrOfConversion}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01219}01219   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___a_d_c___private___macros_gaf9cdf5b03c3c7a4cb0a1bdc26eb85c37}{IS\_ADC\_EOCSelection}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a95dcd2e98a4cfc17b0939e9ca985113a}{Init}}.\mbox{\hyperlink{struct_a_d_c___init_type_def_a92de48abe9cbd958145ce5bc090ea383}{EOCSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01220}01220 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01221}01221   tmp1 = tmp\_sr \& \mbox{\hyperlink{group___a_d_c__flags__definition_gaf2c6fdf7e9ab63b778149e5fb56413d4}{ADC\_FLAG\_EOC}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01222}01222   tmp2 = tmp\_cr1 \& \mbox{\hyperlink{group___a_d_c__interrupts__definition_ga0ad335d835f54415194d448019569e00}{ADC\_IT\_EOC}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01223}01223 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01224}01224   \textcolor{comment}{/* Check End of conversion flag for regular channels */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01225}01225   \textcolor{keywordflow}{if}(tmp1 \&\& tmp2)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01226}01226   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01227}01227     \textcolor{comment}{/* Update state machine on conversion status if not in error state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01228}01228     \textcolor{keywordflow}{if} (\mbox{\hyperlink{stm32f7xx__hal__def_8h_a82637a84fbdca0e2a25496089b549924}{HAL\_IS\_BIT\_CLR}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}}, \mbox{\hyperlink{group___a_d_c___exported___types_ga65b592627f1f9277f4b89bfc33a9e641}{HAL\_ADC\_STATE\_ERROR\_INTERNAL}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01229}01229     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01230}01230       \textcolor{comment}{/* Set ADC state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01231}01231       \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}}, \mbox{\hyperlink{group___a_d_c___exported___types_gae2da191bffb720a553a1e39c10929711}{HAL\_ADC\_STATE\_REG\_EOC}}); }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01232}01232     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01233}01233     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01234}01234     \textcolor{comment}{/* Determine whether any further conversion upcoming on group regular   */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01235}01235     \textcolor{comment}{/* by external trigger, continuous mode or scan sequence on going.      */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01236}01236     \textcolor{comment}{/* Note: On STM32F7, there is no independent flag of end of sequence.   */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01237}01237     \textcolor{comment}{/*       The test of scan sequence on going is done either with scan    */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01238}01238     \textcolor{comment}{/*       sequence disabled or with end of conversion flag set to        */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01239}01239     \textcolor{comment}{/*       of end of sequence.                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01240}01240     \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___a_d_c___private___macros_ga2ccb82ecf85d6c6d1ff2cdf9b6a82d2b}{ADC\_IS\_SOFTWARE\_START\_REGULAR}}(hadc)                   \&\&}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01241}01241        (hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a95dcd2e98a4cfc17b0939e9ca985113a}{Init}}.\mbox{\hyperlink{struct_a_d_c___init_type_def_a768ec42e36553ad0acb7ad029462a59d}{ContinuousConvMode}} == \mbox{\hyperlink{group___exported__types_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d}{DISABLE}})            \&\&}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01242}01242        (\mbox{\hyperlink{stm32f7xx__hal__def_8h_a82637a84fbdca0e2a25496089b549924}{HAL\_IS\_BIT\_CLR}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3302e1bcfdfbbfeb58779d0761fb377c}{SQR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae68a19a18d72f6d87c6f2b8cc8bfc6dc}{ADC\_SQR1\_L}}) || }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01243}01243         \mbox{\hyperlink{stm32f7xx__hal__def_8h_a82637a84fbdca0e2a25496089b549924}{HAL\_IS\_BIT\_CLR}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9dac2004ab20295e04012060ab24aeb}{ADC\_CR2\_EOCS}})  )   )}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01244}01244     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01245}01245       \textcolor{comment}{/* Disable ADC end of single conversion interrupt on group regular */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01246}01246       \textcolor{comment}{/* Note: Overrun interrupt was enabled with EOC interrupt in          */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01247}01247       \textcolor{comment}{/* HAL\_ADC\_Start\_IT(), but is not disabled here because can be used   */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01248}01248       \textcolor{comment}{/* by overrun IRQ process below.                                      */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01249}01249       \mbox{\hyperlink{group___a_d_c___exported___macros_gadcec48b44a2133effd20f41ab227edb9}{\_\_HAL\_ADC\_DISABLE\_IT}}(hadc, \mbox{\hyperlink{group___a_d_c__interrupts__definition_ga0ad335d835f54415194d448019569e00}{ADC\_IT\_EOC}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01250}01250       }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01251}01251       \textcolor{comment}{/* Set ADC state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01252}01252       \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}}, \mbox{\hyperlink{group___a_d_c___exported___types_ga516d4b4ebc261c241c69d96aae19acc3}{HAL\_ADC\_STATE\_REG\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01253}01253       }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01254}01254       \textcolor{keywordflow}{if} (\mbox{\hyperlink{stm32f7xx__hal__def_8h_a82637a84fbdca0e2a25496089b549924}{HAL\_IS\_BIT\_CLR}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}}, \mbox{\hyperlink{group___a_d_c___exported___types_ga0044d240de80a70923b5c970d19ba24b}{HAL\_ADC\_STATE\_INJ\_BUSY}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01255}01255       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01256}01256         \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}}, \mbox{\hyperlink{group___a_d_c___exported___types_gadccf2475d321f82bc5b18b4c0031794b}{HAL\_ADC\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01257}01257       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01258}01258     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01259}01259     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01260}01260     \textcolor{comment}{/* Conversion complete callback */} }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01261}01261 \textcolor{preprocessor}{\#if (USE\_HAL\_ADC\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01262}01262     hadc-\/>ConvCpltCallback(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01263}01263 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01264}01264     \mbox{\hyperlink{group___a_d_c___exported___functions___group2_gaf20a88180db1113be1e89266917d148b}{HAL\_ADC\_ConvCpltCallback}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01265}01265 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_ADC\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01266}01266     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01267}01267     \textcolor{comment}{/* Clear regular group conversion flag */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01268}01268     \mbox{\hyperlink{group___a_d_c___exported___macros_gafe44e1e66141bca3665bb82981a81a17}{\_\_HAL\_ADC\_CLEAR\_FLAG}}(hadc, \mbox{\hyperlink{group___a_d_c__flags__definition_gad0c59ae7749c69b5b91f2c533db1b619}{ADC\_FLAG\_STRT}} | \mbox{\hyperlink{group___a_d_c__flags__definition_gaf2c6fdf7e9ab63b778149e5fb56413d4}{ADC\_FLAG\_EOC}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01269}01269   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01270}01270   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01271}01271   tmp1 = tmp\_sr \& \mbox{\hyperlink{group___a_d_c__flags__definition_ga4df8eea8ab83d98104ee15a339743a4e}{ADC\_FLAG\_JEOC}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01272}01272   tmp2 = tmp\_cr1 \& \mbox{\hyperlink{group___a_d_c__interrupts__definition_gad439fc0cd69706704d47aeabfeddb631}{ADC\_IT\_JEOC}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01273}01273   \textcolor{comment}{/* Check End of conversion flag for injected channels */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01274}01274   \textcolor{keywordflow}{if}(tmp1 \&\& tmp2)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01275}01275   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01276}01276     \textcolor{comment}{/* Update state machine on conversion status if not in error state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01277}01277     \textcolor{keywordflow}{if} (\mbox{\hyperlink{stm32f7xx__hal__def_8h_a82637a84fbdca0e2a25496089b549924}{HAL\_IS\_BIT\_CLR}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}}, \mbox{\hyperlink{group___a_d_c___exported___types_ga65b592627f1f9277f4b89bfc33a9e641}{HAL\_ADC\_STATE\_ERROR\_INTERNAL}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01278}01278     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01279}01279       \textcolor{comment}{/* Set ADC state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01280}01280       \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}}, \mbox{\hyperlink{group___a_d_c___exported___types_gafcfffd11ab8b84d3b0a1ce50ccf821d5}{HAL\_ADC\_STATE\_INJ\_EOC}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01281}01281     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01282}01282 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01283}01283     \textcolor{comment}{/* Determine whether any further conversion upcoming on group injected  */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01284}01284     \textcolor{comment}{/* by external trigger, scan sequence on going or by automatic injected */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01285}01285     \textcolor{comment}{/* conversion from group regular (same conditions as group regular      */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01286}01286     \textcolor{comment}{/* interruption disabling above).                                       */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01287}01287     \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___a_d_c___private___macros_gaa3a1c2197a097b9bb8159b6eb1ac8941}{ADC\_IS\_SOFTWARE\_START\_INJECTED}}(hadc)                    \&\&}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01288}01288        (\mbox{\hyperlink{stm32f7xx__hal__def_8h_a82637a84fbdca0e2a25496089b549924}{HAL\_IS\_BIT\_CLR}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}{JSQR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232}{ADC\_JSQR\_JL}}) ||}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01289}01289         \mbox{\hyperlink{stm32f7xx__hal__def_8h_a82637a84fbdca0e2a25496089b549924}{HAL\_IS\_BIT\_CLR}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9dac2004ab20295e04012060ab24aeb}{ADC\_CR2\_EOCS}})) \&\&}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01290}01290        (\mbox{\hyperlink{stm32f7xx__hal__def_8h_a82637a84fbdca0e2a25496089b549924}{HAL\_IS\_BIT\_CLR}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6353cb0d564410358b3a086dd0241f8c}{ADC\_CR1\_JAUTO}}) \&\&}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01291}01291        (\mbox{\hyperlink{group___a_d_c___private___macros_ga2ccb82ecf85d6c6d1ff2cdf9b6a82d2b}{ADC\_IS\_SOFTWARE\_START\_REGULAR}}(hadc) \&\&}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01292}01292        (hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a95dcd2e98a4cfc17b0939e9ca985113a}{Init}}.\mbox{\hyperlink{struct_a_d_c___init_type_def_a768ec42e36553ad0acb7ad029462a59d}{ContinuousConvMode}} == \mbox{\hyperlink{group___exported__types_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d}{DISABLE}}))))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01293}01293     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01294}01294       \textcolor{comment}{/* Disable ADC end of single conversion interrupt on group injected */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01295}01295       \mbox{\hyperlink{group___a_d_c___exported___macros_gadcec48b44a2133effd20f41ab227edb9}{\_\_HAL\_ADC\_DISABLE\_IT}}(hadc, \mbox{\hyperlink{group___a_d_c__interrupts__definition_gad439fc0cd69706704d47aeabfeddb631}{ADC\_IT\_JEOC}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01296}01296       }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01297}01297       \textcolor{comment}{/* Set ADC state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01298}01298       \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}}, \mbox{\hyperlink{group___a_d_c___exported___types_ga0044d240de80a70923b5c970d19ba24b}{HAL\_ADC\_STATE\_INJ\_BUSY}});   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01299}01299 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01300}01300       \textcolor{keywordflow}{if} (\mbox{\hyperlink{stm32f7xx__hal__def_8h_a82637a84fbdca0e2a25496089b549924}{HAL\_IS\_BIT\_CLR}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}}, \mbox{\hyperlink{group___a_d_c___exported___types_ga516d4b4ebc261c241c69d96aae19acc3}{HAL\_ADC\_STATE\_REG\_BUSY}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01301}01301       \{ }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01302}01302         \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}}, \mbox{\hyperlink{group___a_d_c___exported___types_gadccf2475d321f82bc5b18b4c0031794b}{HAL\_ADC\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01303}01303       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01304}01304     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01305}01305 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01306}01306     \textcolor{comment}{/* Conversion complete callback */} }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01307}01307 \textcolor{preprocessor}{\#if (USE\_HAL\_ADC\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01308}01308       hadc-\/>InjectedConvCpltCallback(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01309}01309 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01310}01310       \mbox{\hyperlink{group___a_d_c_ex___exported___functions___group1_gaed7815e8b636ff1c1f456ecbaffe1942}{HAL\_ADCEx\_InjectedConvCpltCallback}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01311}01311 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_ADC\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01312}01312     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01313}01313     \textcolor{comment}{/* Clear injected group conversion flag */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01314}01314     \mbox{\hyperlink{group___a_d_c___exported___macros_gafe44e1e66141bca3665bb82981a81a17}{\_\_HAL\_ADC\_CLEAR\_FLAG}}(hadc, (\mbox{\hyperlink{group___a_d_c__flags__definition_ga278f4e866f4322c1120bf0db5301c432}{ADC\_FLAG\_JSTRT}} | \mbox{\hyperlink{group___a_d_c__flags__definition_ga4df8eea8ab83d98104ee15a339743a4e}{ADC\_FLAG\_JEOC}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01315}01315   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01316}01316   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01317}01317   tmp1 = tmp\_sr \& \mbox{\hyperlink{group___a_d_c__flags__definition_gadb75a4b430fb84950232b7a8f3a6a877}{ADC\_FLAG\_AWD}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01318}01318   tmp2 = tmp\_cr1 \& \mbox{\hyperlink{group___a_d_c__interrupts__definition_ga2f5c7f9900c24250a0c6ccaa7cbca946}{ADC\_IT\_AWD}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01319}01319   \textcolor{comment}{/* Check Analog watchdog flag */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01320}01320   \textcolor{keywordflow}{if}(tmp1 \&\& tmp2)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01321}01321   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01322}01322     \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___a_d_c___exported___macros_gaff951862689bb92173f803577cf2d447}{\_\_HAL\_ADC\_GET\_FLAG}}(hadc, \mbox{\hyperlink{group___a_d_c__flags__definition_gadb75a4b430fb84950232b7a8f3a6a877}{ADC\_FLAG\_AWD}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01323}01323     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01324}01324       \textcolor{comment}{/* Set ADC state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01325}01325       \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}}, \mbox{\hyperlink{group___a_d_c___exported___types_ga39ce295171a5e608097017fda4cfd7d5}{HAL\_ADC\_STATE\_AWD1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01326}01326       }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01327}01327       \textcolor{comment}{/* Level out of window callback */} }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01328}01328 \textcolor{preprocessor}{\#if (USE\_HAL\_ADC\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01329}01329       hadc-\/>LevelOutOfWindowCallback(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01330}01330 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01331}01331       \mbox{\hyperlink{group___a_d_c___exported___functions___group2_ga8cf5c59c6355fe7cf3c10816c761b9c2}{HAL\_ADC\_LevelOutOfWindowCallback}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01332}01332 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_ADC\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01333}01333 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01334}01334       }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01335}01335       \textcolor{comment}{/* Clear the ADC analog watchdog flag */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01336}01336       \mbox{\hyperlink{group___a_d_c___exported___macros_gafe44e1e66141bca3665bb82981a81a17}{\_\_HAL\_ADC\_CLEAR\_FLAG}}(hadc, \mbox{\hyperlink{group___a_d_c__flags__definition_gadb75a4b430fb84950232b7a8f3a6a877}{ADC\_FLAG\_AWD}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01337}01337     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01338}01338   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01339}01339   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01340}01340   tmp1 = tmp\_sr \& \mbox{\hyperlink{group___a_d_c__flags__definition_ga6e8f399d2af342bd18b9f5803cb986e7}{ADC\_FLAG\_OVR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01341}01341   tmp2 = tmp\_cr1 \& \mbox{\hyperlink{group___a_d_c__interrupts__definition_gac3852b7789860e0ea79b82115ab877a0}{ADC\_IT\_OVR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01342}01342   \textcolor{comment}{/* Check Overrun flag */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01343}01343   \textcolor{keywordflow}{if}(tmp1 \&\& tmp2)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01344}01344   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01345}01345     \textcolor{comment}{/* Note: On STM32F7, ADC overrun can be set through other parameters    */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01346}01346     \textcolor{comment}{/*       refer to description of parameter "{}EOCSelection"{} for more      */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01347}01347     \textcolor{comment}{/*       details.                                                       */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01348}01348     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01349}01349     \textcolor{comment}{/* Set ADC error code to overrun */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01350}01350     \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}}, \mbox{\hyperlink{group___a_d_c___error___code_ga30ce24556ebd3c0341558c700a3b9add}{HAL\_ADC\_ERROR\_OVR}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01351}01351     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01352}01352     \textcolor{comment}{/* Clear ADC overrun flag */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01353}01353     \mbox{\hyperlink{group___a_d_c___exported___macros_gafe44e1e66141bca3665bb82981a81a17}{\_\_HAL\_ADC\_CLEAR\_FLAG}}(hadc, \mbox{\hyperlink{group___a_d_c__flags__definition_ga6e8f399d2af342bd18b9f5803cb986e7}{ADC\_FLAG\_OVR}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01354}01354     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01355}01355     \textcolor{comment}{/* Error callback */} }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01356}01356 \textcolor{preprocessor}{\#if (USE\_HAL\_ADC\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01357}01357       hadc-\/>ErrorCallback(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01358}01358 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01359}01359       \mbox{\hyperlink{group___a_d_c___exported___functions___group2_gadea1a55c5199d5cb4cfc1fdcd32be1b2}{HAL\_ADC\_ErrorCallback}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01360}01360 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_ADC\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01361}01361     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01362}01362     \textcolor{comment}{/* Clear the Overrun flag */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01363}01363     \mbox{\hyperlink{group___a_d_c___exported___macros_gafe44e1e66141bca3665bb82981a81a17}{\_\_HAL\_ADC\_CLEAR\_FLAG}}(hadc, \mbox{\hyperlink{group___a_d_c__flags__definition_ga6e8f399d2af342bd18b9f5803cb986e7}{ADC\_FLAG\_OVR}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01364}01364   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01365}01365 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01366}01366 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01375}01375 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___a_d_c___exported___functions___group2_ga7c3ef5532dddebe7fd76bb8f589d11fd}{HAL\_ADC\_Start\_DMA}}(\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\_HandleTypeDef}}* hadc, uint32\_t* pData, uint32\_t Length)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01376}01376 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01377}01377   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t counter = 0;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01378}01378   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01379}01379   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01380}01380   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__types_gaffaf7c3f537d7a3370b1bbdda67a2bf6}{IS\_FUNCTIONAL\_STATE}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a95dcd2e98a4cfc17b0939e9ca985113a}{Init}}.\mbox{\hyperlink{struct_a_d_c___init_type_def_a768ec42e36553ad0acb7ad029462a59d}{ContinuousConvMode}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01381}01381   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___a_d_c___private___macros_ga101bf364bcfd48f8f023fa43c4d252b7}{IS\_ADC\_EXT\_TRIG\_EDGE}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a95dcd2e98a4cfc17b0939e9ca985113a}{Init}}.\mbox{\hyperlink{struct_a_d_c___init_type_def_ace2c616b80bb7f1982e8a52131a2732c}{ExternalTrigConvEdge}})); }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01382}01382   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01383}01383   \textcolor{comment}{/* Process locked */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01384}01384   \mbox{\hyperlink{stm32f7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01385}01385   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01386}01386   \textcolor{comment}{/* Enable the ADC peripheral */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01387}01387   \textcolor{comment}{/* Check if ADC peripheral is disabled in order to enable it and wait during }}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01388}01388 \textcolor{comment}{     Tstab time the ADC's stabilization */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01389}01389   \textcolor{keywordflow}{if}((hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}{ADC\_CR2\_ADON}}) != \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}{ADC\_CR2\_ADON}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01390}01390   \{  }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01391}01391     \textcolor{comment}{/* Enable the Peripheral */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01392}01392     \mbox{\hyperlink{group___a_d_c___exported___macros_gaadf16862da7593def189559423c287f4}{\_\_HAL\_ADC\_ENABLE}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01393}01393     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01394}01394     \textcolor{comment}{/* Delay for ADC stabilization time */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01395}01395     \textcolor{comment}{/* Compute number of CPU cycles to wait for */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01396}01396     counter = (\mbox{\hyperlink{group___a_d_c___private___constants_gad0d1562099d9e378dd1d33b3519cd0c2}{ADC\_STAB\_DELAY\_US}} * (\mbox{\hyperlink{group___s_t_m32_f7xx___system___exported___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}} / 1000000));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01397}01397     \textcolor{keywordflow}{while}(counter != 0)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01398}01398     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01399}01399       counter-\/-\/;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01400}01400     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01401}01401   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01402}01402   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01403}01403   \textcolor{comment}{/* Start conversion if ADC is effectively enabled */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01404}01404   \textcolor{keywordflow}{if}(\mbox{\hyperlink{stm32f7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}{ADC\_CR2\_ADON}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01405}01405   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01406}01406     \textcolor{comment}{/* Set ADC state                                                          */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01407}01407     \textcolor{comment}{/* -\/ Clear state bitfield related to regular group conversion results     */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01408}01408     \textcolor{comment}{/* -\/ Set state bitfield related to regular group operation                */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01409}01409     \mbox{\hyperlink{group___a_d_c___private___macros_gaaf93e91b164d4a220aae475eff82665f}{ADC\_STATE\_CLR\_SET}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01410}01410                       \mbox{\hyperlink{group___a_d_c___exported___types_gadccf2475d321f82bc5b18b4c0031794b}{HAL\_ADC\_STATE\_READY}} | \mbox{\hyperlink{group___a_d_c___exported___types_gae2da191bffb720a553a1e39c10929711}{HAL\_ADC\_STATE\_REG\_EOC}} | \mbox{\hyperlink{group___a_d_c___exported___types_ga1f99cd51b6636d9f60bc68dacb01eb10}{HAL\_ADC\_STATE\_REG\_OVR}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01411}01411                       \mbox{\hyperlink{group___a_d_c___exported___types_ga516d4b4ebc261c241c69d96aae19acc3}{HAL\_ADC\_STATE\_REG\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01412}01412     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01413}01413     \textcolor{comment}{/* If conversions on group regular are also triggering group injected,    */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01414}01414     \textcolor{comment}{/* update ADC state.                                                      */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01415}01415     \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6353cb0d564410358b3a086dd0241f8c}{ADC\_CR1\_JAUTO}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01416}01416     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01417}01417       \mbox{\hyperlink{group___a_d_c___private___macros_gaaf93e91b164d4a220aae475eff82665f}{ADC\_STATE\_CLR\_SET}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}}, \mbox{\hyperlink{group___a_d_c___exported___types_gafcfffd11ab8b84d3b0a1ce50ccf821d5}{HAL\_ADC\_STATE\_INJ\_EOC}}, \mbox{\hyperlink{group___a_d_c___exported___types_ga0044d240de80a70923b5c970d19ba24b}{HAL\_ADC\_STATE\_INJ\_BUSY}});  }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01418}01418     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01419}01419     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01420}01420     \textcolor{comment}{/* State machine update: Check if an injected conversion is ongoing */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01421}01421     \textcolor{keywordflow}{if} (\mbox{\hyperlink{stm32f7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}}, \mbox{\hyperlink{group___a_d_c___exported___types_ga0044d240de80a70923b5c970d19ba24b}{HAL\_ADC\_STATE\_INJ\_BUSY}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01422}01422     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01423}01423       \textcolor{comment}{/* Reset ADC error code fields related to conversions on group regular */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01424}01424       \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}}, (\mbox{\hyperlink{group___a_d_c___error___code_ga30ce24556ebd3c0341558c700a3b9add}{HAL\_ADC\_ERROR\_OVR}} | \mbox{\hyperlink{group___a_d_c___error___code_gaea82628f53a8e30db3f3426922acf60f}{HAL\_ADC\_ERROR\_DMA}}));         }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01425}01425     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01426}01426     \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01427}01427     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01428}01428       \textcolor{comment}{/* Reset ADC all error code fields */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01429}01429       \mbox{\hyperlink{group___a_d_c___private___macros_gac7ab87a3ab932eed1b3ac5faad4e3aa9}{ADC\_CLEAR\_ERRORCODE}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01430}01430     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01431}01431     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01432}01432     \textcolor{comment}{/* Process unlocked */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01433}01433     \textcolor{comment}{/* Unlock before starting ADC conversions: in case of potential           */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01434}01434     \textcolor{comment}{/* interruption, to let the process to ADC IRQ Handler.                   */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01435}01435     \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hadc);   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01436}01436 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01437}01437     \textcolor{comment}{/* Set the DMA transfer complete callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01438}01438     hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a26dce701f4dd78176b421b5d6ddee0ba}{DMA\_Handle}}-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}} = ADC\_DMAConvCplt;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01439}01439 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01440}01440     \textcolor{comment}{/* Set the DMA half transfer complete callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01441}01441     hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a26dce701f4dd78176b421b5d6ddee0ba}{DMA\_Handle}}-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} = ADC\_DMAHalfConvCplt;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01442}01442     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01443}01443     \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01444}01444     hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a26dce701f4dd78176b421b5d6ddee0ba}{DMA\_Handle}}-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}} = ADC\_DMAError;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01445}01445 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01446}01446     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01447}01447     \textcolor{comment}{/* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01448}01448     \textcolor{comment}{/* start (in case of SW start):                                           */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01449}01449     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01450}01450     \textcolor{comment}{/* Clear regular group conversion flag and overrun flag */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01451}01451     \textcolor{comment}{/* (To ensure of no unknown state from potential previous ADC operations) */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01452}01452     \mbox{\hyperlink{group___a_d_c___exported___macros_gafe44e1e66141bca3665bb82981a81a17}{\_\_HAL\_ADC\_CLEAR\_FLAG}}(hadc, \mbox{\hyperlink{group___a_d_c__flags__definition_gaf2c6fdf7e9ab63b778149e5fb56413d4}{ADC\_FLAG\_EOC}} | \mbox{\hyperlink{group___a_d_c__flags__definition_ga6e8f399d2af342bd18b9f5803cb986e7}{ADC\_FLAG\_OVR}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01453}01453 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01454}01454     \textcolor{comment}{/* Enable ADC overrun interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01455}01455     \mbox{\hyperlink{group___a_d_c___exported___macros_ga650073de508d335d0a1c7bf9b4d07afe}{\_\_HAL\_ADC\_ENABLE\_IT}}(hadc, \mbox{\hyperlink{group___a_d_c__interrupts__definition_gac3852b7789860e0ea79b82115ab877a0}{ADC\_IT\_OVR}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01456}01456     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01457}01457     \textcolor{comment}{/* Enable ADC DMA mode */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01458}01458     hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} |= \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga017309ac4b532bc8c607388f4e2cbbec}{ADC\_CR2\_DMA}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01459}01459     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01460}01460     \textcolor{comment}{/* Start the DMA channel */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01461}01461     \mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a26dce701f4dd78176b421b5d6ddee0ba}{DMA\_Handle}}, (uint32\_t)\&hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}}, (uint32\_t)pData, Length);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01462}01462     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01463}01463     \textcolor{comment}{/* Check if Multimode enabled */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01464}01464     \textcolor{keywordflow}{if}(\mbox{\hyperlink{stm32f7xx__hal__def_8h_a82637a84fbdca0e2a25496089b549924}{HAL\_IS\_BIT\_CLR}}(\mbox{\hyperlink{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}}-\/>CCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf70ab04667c7c7da0f29c0e5a6c48e68}{ADC\_CCR\_MULTI}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01465}01465     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01466}01466       \textcolor{comment}{/* if no external trigger present enable software conversion of regular channels */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01467}01467       \textcolor{keywordflow}{if}((hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}{ADC\_CR2\_EXTEN}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}}) }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01468}01468       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01469}01469         \textcolor{comment}{/* Enable the selected ADC software conversion for regular group */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01470}01470         hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} |= (uint32\_t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eae65bad1a6c975e1911eb5ba117468}{ADC\_CR2\_SWSTART}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01471}01471       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01472}01472     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01473}01473     \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01474}01474     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01475}01475       \textcolor{comment}{/* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01476}01476       \textcolor{keywordflow}{if}((hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}} == \mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{ADC1}}) \&\& ((hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}{ADC\_CR2\_EXTEN}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01477}01477       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01478}01478         \textcolor{comment}{/* Enable the selected ADC software conversion for regular group */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01479}01479           hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} |= (uint32\_t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eae65bad1a6c975e1911eb5ba117468}{ADC\_CR2\_SWSTART}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01480}01480       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01481}01481       \textcolor{comment}{/* if dual mode is selected, ADC3 works independently. */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01482}01482       \textcolor{comment}{/* check if the mode selected is not triple */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01483}01483       \textcolor{keywordflow}{if}( \mbox{\hyperlink{stm32f7xx__hal__def_8h_a82637a84fbdca0e2a25496089b549924}{HAL\_IS\_BIT\_CLR}}(\mbox{\hyperlink{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}}-\/>CCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5087b3cb0d4570b80b3138c277bcbf6c}{ADC\_CCR\_MULTI\_4}}) )}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01484}01484       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01485}01485         \textcolor{comment}{/* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01486}01486         \textcolor{keywordflow}{if}((hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}} == \mbox{\hyperlink{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}{ADC3}}) \&\& ((hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}{ADC\_CR2\_EXTEN}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01487}01487         \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01488}01488           \textcolor{comment}{/* Enable the selected ADC software conversion for regular group */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01489}01489           hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} |= (uint32\_t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eae65bad1a6c975e1911eb5ba117468}{ADC\_CR2\_SWSTART}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01490}01490         \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01491}01491       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01492}01492     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01493}01493   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01494}01494   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01495}01495   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01496}01496     \textcolor{comment}{/* Update ADC state machine to error */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01497}01497     \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}}, \mbox{\hyperlink{group___a_d_c___exported___types_ga65b592627f1f9277f4b89bfc33a9e641}{HAL\_ADC\_STATE\_ERROR\_INTERNAL}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01498}01498     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01499}01499     \textcolor{comment}{/* Set ADC error code to ADC IP internal error */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01500}01500     \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}}, \mbox{\hyperlink{group___a_d_c___error___code_ga7182f9ffc028f217db8724c7bc348f2f}{HAL\_ADC\_ERROR\_INTERNAL}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01501}01501   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01502}01502   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01503}01503   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01504}01504   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01505}01505 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01506}01506 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01513}01513 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___a_d_c___exported___functions___group2_gae113bcf7fc3d8ce07d68403bb5a11560}{HAL\_ADC\_Stop\_DMA}}(\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\_HandleTypeDef}}* hadc)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01514}01514 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01515}01515   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} tmp\_hal\_status = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01516}01516   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01517}01517   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01518}01518   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaeac7a787d73a78a847467ce6b867bd7f}{IS\_ADC\_ALL\_INSTANCE}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01519}01519   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01520}01520   \textcolor{comment}{/* Process locked */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01521}01521   \mbox{\hyperlink{stm32f7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01522}01522   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01523}01523   \textcolor{comment}{/* Stop potential conversion on going, on regular and injected groups */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01524}01524   \textcolor{comment}{/* Disable ADC peripheral */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01525}01525   \mbox{\hyperlink{group___a_d_c___exported___macros_ga8afd5963c41c0a30c5cf1fec5c5710b3}{\_\_HAL\_ADC\_DISABLE}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01526}01526   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01527}01527   \textcolor{comment}{/* Check if ADC is effectively disabled */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01528}01528   \textcolor{keywordflow}{if}(\mbox{\hyperlink{stm32f7xx__hal__def_8h_a82637a84fbdca0e2a25496089b549924}{HAL\_IS\_BIT\_CLR}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}{ADC\_CR2\_ADON}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01529}01529   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01530}01530     \textcolor{comment}{/* Disable the selected ADC DMA mode */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01531}01531     hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} \&= \string~ADC\_CR2\_DMA;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01532}01532     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01533}01533     \textcolor{comment}{/* Disable the DMA channel (in case of DMA in circular mode or stop while */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01534}01534     \textcolor{comment}{/* DMA transfer is on going)                                              */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01535}01535     \textcolor{keywordflow}{if} (hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a26dce701f4dd78176b421b5d6ddee0ba}{DMA\_Handle}}-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}} == \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef}{HAL\_DMA\_STATE\_BUSY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01536}01536     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01537}01537       tmp\_hal\_status = \mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga001f9fb04328a7460f9ff16908ff987c}{HAL\_DMA\_Abort}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a26dce701f4dd78176b421b5d6ddee0ba}{DMA\_Handle}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01538}01538       }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01539}01539       \textcolor{comment}{/* Check if DMA channel effectively disabled */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01540}01540       \textcolor{keywordflow}{if} (tmp\_hal\_status != \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01541}01541       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01542}01542         \textcolor{comment}{/* Update ADC state machine to error */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01543}01543         \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}}, \mbox{\hyperlink{group___a_d_c___exported___types_ga5a1b4881d17e72aa0823797958221172}{HAL\_ADC\_STATE\_ERROR\_DMA}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01544}01544       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01545}01545     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01546}01546     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01547}01547     \textcolor{comment}{/* Disable ADC overrun interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01548}01548     \mbox{\hyperlink{group___a_d_c___exported___macros_gadcec48b44a2133effd20f41ab227edb9}{\_\_HAL\_ADC\_DISABLE\_IT}}(hadc, \mbox{\hyperlink{group___a_d_c__interrupts__definition_gac3852b7789860e0ea79b82115ab877a0}{ADC\_IT\_OVR}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01549}01549     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01550}01550     \textcolor{comment}{/* Set ADC state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01551}01551     \mbox{\hyperlink{group___a_d_c___private___macros_gaaf93e91b164d4a220aae475eff82665f}{ADC\_STATE\_CLR\_SET}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01552}01552                       \mbox{\hyperlink{group___a_d_c___exported___types_ga516d4b4ebc261c241c69d96aae19acc3}{HAL\_ADC\_STATE\_REG\_BUSY}} | \mbox{\hyperlink{group___a_d_c___exported___types_ga0044d240de80a70923b5c970d19ba24b}{HAL\_ADC\_STATE\_INJ\_BUSY}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01553}01553                       \mbox{\hyperlink{group___a_d_c___exported___types_gadccf2475d321f82bc5b18b4c0031794b}{HAL\_ADC\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01554}01554   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01555}01555   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01556}01556   \textcolor{comment}{/* Process unlocked */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01557}01557   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01558}01558   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01559}01559   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01560}01560   \textcolor{keywordflow}{return} tmp\_hal\_status;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01561}01561 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01562}01562 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01569}01569 uint32\_t \mbox{\hyperlink{group___a_d_c___exported___functions___group2_ga421008ca3885339acb12f400958ffbe4}{HAL\_ADC\_GetValue}}(\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\_HandleTypeDef}}* hadc)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01570}01570 \{       }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01571}01571   \textcolor{comment}{/* Return the selected ADC converted value */} }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01572}01572   \textcolor{keywordflow}{return} hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01573}01573 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01574}01574 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01581}01581 \_\_weak \textcolor{keywordtype}{void} \mbox{\hyperlink{group___a_d_c___exported___functions___group2_gaf20a88180db1113be1e89266917d148b}{HAL\_ADC\_ConvCpltCallback}}(\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\_HandleTypeDef}}* hadc)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01582}01582 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01583}01583   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01584}01584   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01585}01585   \textcolor{comment}{/* NOTE : This function Should not be modified, when the callback is needed,}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01586}01586 \textcolor{comment}{            the HAL\_ADC\_ConvCpltCallback could be implemented in the user file}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01587}01587 \textcolor{comment}{   */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01588}01588 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01589}01589 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01596}01596 \_\_weak \textcolor{keywordtype}{void} \mbox{\hyperlink{group___a_d_c___exported___functions___group2_gad7e3dafc08886b97b9c9e23267645b9e}{HAL\_ADC\_ConvHalfCpltCallback}}(\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\_HandleTypeDef}}* hadc)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01597}01597 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01598}01598   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01599}01599   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01600}01600   \textcolor{comment}{/* NOTE : This function Should not be modified, when the callback is needed,}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01601}01601 \textcolor{comment}{            the HAL\_ADC\_ConvHalfCpltCallback could be implemented in the user file}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01602}01602 \textcolor{comment}{   */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01603}01603 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01604}01604 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01611}01611 \_\_weak \textcolor{keywordtype}{void} \mbox{\hyperlink{group___a_d_c___exported___functions___group2_ga8cf5c59c6355fe7cf3c10816c761b9c2}{HAL\_ADC\_LevelOutOfWindowCallback}}(\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\_HandleTypeDef}}* hadc)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01612}01612 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01613}01613   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01614}01614   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01615}01615   \textcolor{comment}{/* NOTE : This function Should not be modified, when the callback is needed,}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01616}01616 \textcolor{comment}{            the HAL\_ADC\_LevelOoutOfWindowCallback could be implemented in the user file}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01617}01617 \textcolor{comment}{   */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01618}01618 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01619}01619 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01632}01632 \_\_weak \textcolor{keywordtype}{void} \mbox{\hyperlink{group___a_d_c___exported___functions___group2_gadea1a55c5199d5cb4cfc1fdcd32be1b2}{HAL\_ADC\_ErrorCallback}}(\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\_HandleTypeDef}} *hadc)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01633}01633 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01634}01634   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01635}01635   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01636}01636   \textcolor{comment}{/* NOTE : This function Should not be modified, when the callback is needed,}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01637}01637 \textcolor{comment}{            the HAL\_ADC\_ErrorCallback could be implemented in the user file}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01638}01638 \textcolor{comment}{   */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01639}01639 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01640}01640 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01670}01670 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___a_d_c___exported___functions___group3_gac6f70c4927204d6f50ab44c8e4800106}{HAL\_ADC\_ConfigChannel}}(\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\_HandleTypeDef}}* hadc, \mbox{\hyperlink{struct_a_d_c___channel_conf_type_def}{ADC\_ChannelConfTypeDef}}* sConfig)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01671}01671 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01672}01672   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t counter = 0;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01673}01673 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01674}01674   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01675}01675   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___a_d_c___private___macros_gaba41910dcb2b449c613a5ef638862e77}{IS\_ADC\_CHANNEL}}(sConfig-\/>\mbox{\hyperlink{struct_a_d_c___channel_conf_type_def_ae82bf9242a014164f9f6907f29782c44}{Channel}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01676}01676   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___a_d_c___private___macros_ga2b27a370b4e26337bb0adbb2885228c2}{IS\_ADC\_REGULAR\_RANK}}(sConfig-\/>\mbox{\hyperlink{struct_a_d_c___channel_conf_type_def_ab926cc2abe3d17aeaf637d499aef6b1b}{Rank}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01677}01677   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___a_d_c___private___macros_gac8f170c8a85df2517d8441f4d41c0341}{IS\_ADC\_SAMPLE\_TIME}}(sConfig-\/>\mbox{\hyperlink{struct_a_d_c___channel_conf_type_def_a72e649848c8a14f0adcba783cfb3b2cd}{SamplingTime}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01678}01678   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01679}01679   \textcolor{comment}{/* Process locked */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01680}01680   \mbox{\hyperlink{stm32f7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01681}01681   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01682}01682   \textcolor{comment}{/* if ADC\_Channel\_10 ... ADC\_Channel\_18 is selected */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01683}01683   \textcolor{keywordflow}{if} ((sConfig-\/>\mbox{\hyperlink{struct_a_d_c___channel_conf_type_def_ae82bf9242a014164f9f6907f29782c44}{Channel}} > \mbox{\hyperlink{group___a_d_c__channels_ga95f485ecc05187c3d475238a88beef1c}{ADC\_CHANNEL\_9}}) \&\& (sConfig-\/>\mbox{\hyperlink{struct_a_d_c___channel_conf_type_def_ae82bf9242a014164f9f6907f29782c44}{Channel}} != \mbox{\hyperlink{group___a_d_c__channels_ga3820313152a565b60d4b60496a62bc2b}{ADC\_INTERNAL\_NONE}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01684}01684   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01685}01685     \textcolor{comment}{/* Clear the old sample time */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01686}01686     hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_af9d6c604e365c7d9d7601bf4ef373498}{SMPR1}} \&= \string~ADC\_SMPR1(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32242a2c2156a012a7343bcb43d490d0}{ADC\_SMPR1\_SMP10}}, sConfig-\/>\mbox{\hyperlink{struct_a_d_c___channel_conf_type_def_ae82bf9242a014164f9f6907f29782c44}{Channel}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01687}01687 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01688}01688     \textcolor{keywordflow}{if} (sConfig-\/>\mbox{\hyperlink{struct_a_d_c___channel_conf_type_def_ae82bf9242a014164f9f6907f29782c44}{Channel}} == \mbox{\hyperlink{group___a_d_c__channels_ga8f0da1e8fa8504c92a368f6eb8e229b3}{ADC\_CHANNEL\_TEMPSENSOR}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01689}01689     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01690}01690       \textcolor{comment}{/* Set the new sample time */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01691}01691       hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_af9d6c604e365c7d9d7601bf4ef373498}{SMPR1}} |= \mbox{\hyperlink{group___a_d_c___private___macros_ga29f7414128fbbdb81db6ea6ede449f4b}{ADC\_SMPR1}}(sConfig-\/>\mbox{\hyperlink{struct_a_d_c___channel_conf_type_def_a72e649848c8a14f0adcba783cfb3b2cd}{SamplingTime}}, \mbox{\hyperlink{group___a_d_c__channels_ga30fc8e77b4c89d3ea0609cfbc7fc90fd}{ADC\_CHANNEL\_18}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01692}01692     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01693}01693     \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01694}01694     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01695}01695       \textcolor{comment}{/* Set the new sample time */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01696}01696       hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_af9d6c604e365c7d9d7601bf4ef373498}{SMPR1}} |= \mbox{\hyperlink{group___a_d_c___private___macros_ga29f7414128fbbdb81db6ea6ede449f4b}{ADC\_SMPR1}}(sConfig-\/>\mbox{\hyperlink{struct_a_d_c___channel_conf_type_def_a72e649848c8a14f0adcba783cfb3b2cd}{SamplingTime}}, sConfig-\/>\mbox{\hyperlink{struct_a_d_c___channel_conf_type_def_ae82bf9242a014164f9f6907f29782c44}{Channel}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01697}01697     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01698}01698   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01699}01699   \textcolor{keywordflow}{else} \textcolor{comment}{/* ADC\_Channel include in ADC\_Channel\_[0..9] */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01700}01700   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01701}01701     \textcolor{comment}{/* Clear the old sample time */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01702}01702     hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6ac83fae8377c7b7fcae50fa4211b0e8}{SMPR2}} \&= \string~ADC\_SMPR2(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a13b3c652e5759e2d8bc7e38889bc5e}{ADC\_SMPR2\_SMP0}}, sConfig-\/>\mbox{\hyperlink{struct_a_d_c___channel_conf_type_def_ae82bf9242a014164f9f6907f29782c44}{Channel}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01703}01703     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01704}01704     \textcolor{comment}{/* Set the new sample time */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01705}01705     hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6ac83fae8377c7b7fcae50fa4211b0e8}{SMPR2}} |= \mbox{\hyperlink{group___a_d_c___private___macros_gaeb66714538d978d4d336a4a6ef0d58bc}{ADC\_SMPR2}}(sConfig-\/>\mbox{\hyperlink{struct_a_d_c___channel_conf_type_def_a72e649848c8a14f0adcba783cfb3b2cd}{SamplingTime}}, sConfig-\/>\mbox{\hyperlink{struct_a_d_c___channel_conf_type_def_ae82bf9242a014164f9f6907f29782c44}{Channel}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01706}01706   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01707}01707   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01708}01708   \textcolor{comment}{/* For Rank 1 to 6 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01709}01709   \textcolor{keywordflow}{if} (sConfig-\/>\mbox{\hyperlink{struct_a_d_c___channel_conf_type_def_ab926cc2abe3d17aeaf637d499aef6b1b}{Rank}} < 7)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01710}01710   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01711}01711     \textcolor{comment}{/* Clear the old SQx bits for the selected rank */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01712}01712     hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a97e40d9928fa25a5628d6442f0aa6c0f}{SQR3}} \&= \string~ADC\_SQR3\_RK(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52491114e8394648559004f3bae718d9}{ADC\_SQR3\_SQ1}}, sConfig-\/>\mbox{\hyperlink{struct_a_d_c___channel_conf_type_def_ab926cc2abe3d17aeaf637d499aef6b1b}{Rank}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01713}01713     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01714}01714     \textcolor{comment}{/* Set the SQx bits for the selected rank */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01715}01715     hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a97e40d9928fa25a5628d6442f0aa6c0f}{SQR3}} |= \mbox{\hyperlink{group___a_d_c___private___macros_ga173aa2d3480ddaac12fe6a853bead899}{ADC\_SQR3\_RK}}(sConfig-\/>\mbox{\hyperlink{struct_a_d_c___channel_conf_type_def_ae82bf9242a014164f9f6907f29782c44}{Channel}}, sConfig-\/>\mbox{\hyperlink{struct_a_d_c___channel_conf_type_def_ab926cc2abe3d17aeaf637d499aef6b1b}{Rank}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01716}01716   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01717}01717   \textcolor{comment}{/* For Rank 7 to 12 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01718}01718   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (sConfig-\/>\mbox{\hyperlink{struct_a_d_c___channel_conf_type_def_ab926cc2abe3d17aeaf637d499aef6b1b}{Rank}} < 13)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01719}01719   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01720}01720     \textcolor{comment}{/* Clear the old SQx bits for the selected rank */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01721}01721     hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_aab440b0ad8631f5666dd32768a89cf60}{SQR2}} \&= \string~ADC\_SQR2\_RK(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f66f702fc124040956117f20ef8df4}{ADC\_SQR2\_SQ7}}, sConfig-\/>\mbox{\hyperlink{struct_a_d_c___channel_conf_type_def_ab926cc2abe3d17aeaf637d499aef6b1b}{Rank}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01722}01722     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01723}01723     \textcolor{comment}{/* Set the SQx bits for the selected rank */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01724}01724     hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_aab440b0ad8631f5666dd32768a89cf60}{SQR2}} |= \mbox{\hyperlink{group___a_d_c___private___macros_gad07a38a5b6d28f23ecbe027222f59bd0}{ADC\_SQR2\_RK}}(sConfig-\/>\mbox{\hyperlink{struct_a_d_c___channel_conf_type_def_ae82bf9242a014164f9f6907f29782c44}{Channel}}, sConfig-\/>\mbox{\hyperlink{struct_a_d_c___channel_conf_type_def_ab926cc2abe3d17aeaf637d499aef6b1b}{Rank}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01725}01725   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01726}01726   \textcolor{comment}{/* For Rank 13 to 16 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01727}01727   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01728}01728   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01729}01729     \textcolor{comment}{/* Clear the old SQx bits for the selected rank */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01730}01730     hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3302e1bcfdfbbfeb58779d0761fb377c}{SQR1}} \&= \string~ADC\_SQR1\_RK(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ae1998c0dd11275958e7347a92852fc}{ADC\_SQR1\_SQ13}}, sConfig-\/>\mbox{\hyperlink{struct_a_d_c___channel_conf_type_def_ab926cc2abe3d17aeaf637d499aef6b1b}{Rank}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01731}01731     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01732}01732     \textcolor{comment}{/* Set the SQx bits for the selected rank */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01733}01733     hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3302e1bcfdfbbfeb58779d0761fb377c}{SQR1}} |= \mbox{\hyperlink{group___a_d_c___private___macros_ga89869cd79b14d222a9b235bd150fc512}{ADC\_SQR1\_RK}}(sConfig-\/>\mbox{\hyperlink{struct_a_d_c___channel_conf_type_def_ae82bf9242a014164f9f6907f29782c44}{Channel}}, sConfig-\/>\mbox{\hyperlink{struct_a_d_c___channel_conf_type_def_ab926cc2abe3d17aeaf637d499aef6b1b}{Rank}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01734}01734   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01735}01735   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01736}01736   \textcolor{comment}{/* if no internal channel selected */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01737}01737   \textcolor{keywordflow}{if} ((hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}} == \mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{ADC1}}) \&\& (sConfig-\/>\mbox{\hyperlink{struct_a_d_c___channel_conf_type_def_ae82bf9242a014164f9f6907f29782c44}{Channel}} == \mbox{\hyperlink{group___a_d_c__channels_ga3820313152a565b60d4b60496a62bc2b}{ADC\_INTERNAL\_NONE}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01738}01738   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01739}01739     \textcolor{comment}{/* Disable the VBAT \& TSVREFE channel*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01740}01740     \mbox{\hyperlink{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}}-\/>CCR \&= \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga519645e42dcf6b19af9c05dc40300abb}{ADC\_CCR\_VBATE}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc020d85a8740491ce3f218a0706f1dc}{ADC\_CCR\_TSVREFE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01741}01741   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01742}01742 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01743}01743   \textcolor{comment}{/* if ADC1 Channel\_18 is selected enable VBAT Channel */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01744}01744   \textcolor{keywordflow}{if} ((hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}} == \mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{ADC1}}) \&\& (sConfig-\/>\mbox{\hyperlink{struct_a_d_c___channel_conf_type_def_ae82bf9242a014164f9f6907f29782c44}{Channel}} == \mbox{\hyperlink{group___a_d_c__channels_ga60210f1e9305301dea9e42afedd9093f}{ADC\_CHANNEL\_VBAT}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01745}01745   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01746}01746     \textcolor{comment}{/* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01747}01747     \mbox{\hyperlink{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}}-\/>CCR \&= \string~ADC\_CCR\_TSVREFE;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01748}01748 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01749}01749     \textcolor{comment}{/* Enable the VBAT channel*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01750}01750     \mbox{\hyperlink{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}}-\/>CCR |= \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga519645e42dcf6b19af9c05dc40300abb}{ADC\_CCR\_VBATE}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01751}01751   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01752}01752   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01753}01753   \textcolor{comment}{/* if ADC1 Channel\_18 or Channel\_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01754}01754   \textcolor{keywordflow}{if} ((hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}} == \mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{ADC1}}) \&\& ((sConfig-\/>\mbox{\hyperlink{struct_a_d_c___channel_conf_type_def_ae82bf9242a014164f9f6907f29782c44}{Channel}} == \mbox{\hyperlink{group___a_d_c__channels_ga8f0da1e8fa8504c92a368f6eb8e229b3}{ADC\_CHANNEL\_TEMPSENSOR}}) || (sConfig-\/>\mbox{\hyperlink{struct_a_d_c___channel_conf_type_def_ae82bf9242a014164f9f6907f29782c44}{Channel}} == \mbox{\hyperlink{group___a_d_c__channels_ga2647a044275a295693e8fb01db3172f9}{ADC\_CHANNEL\_VREFINT}})))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01755}01755   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01756}01756     \textcolor{comment}{/* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01757}01757     \mbox{\hyperlink{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}}-\/>CCR \&= \string~ADC\_CCR\_VBATE;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01758}01758 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01759}01759     \textcolor{comment}{/* Enable the TSVREFE channel*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01760}01760     \mbox{\hyperlink{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}}-\/>CCR |= \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc020d85a8740491ce3f218a0706f1dc}{ADC\_CCR\_TSVREFE}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01761}01761 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01762}01762     \textcolor{keywordflow}{if}(sConfig-\/>\mbox{\hyperlink{struct_a_d_c___channel_conf_type_def_ae82bf9242a014164f9f6907f29782c44}{Channel}} == \mbox{\hyperlink{group___a_d_c__channels_ga8f0da1e8fa8504c92a368f6eb8e229b3}{ADC\_CHANNEL\_TEMPSENSOR}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01763}01763     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01764}01764       \textcolor{comment}{/* Delay for temperature sensor stabilization time */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01765}01765       \textcolor{comment}{/* Compute number of CPU cycles to wait for */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01766}01766       counter = (\mbox{\hyperlink{group___a_d_c___private___constants_gab57114ba262a4b64193617b22da005b0}{ADC\_TEMPSENSOR\_DELAY\_US}} * (\mbox{\hyperlink{group___s_t_m32_f7xx___system___exported___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}} / 1000000));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01767}01767       \textcolor{keywordflow}{while}(counter != 0)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01768}01768       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01769}01769         counter-\/-\/;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01770}01770       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01771}01771     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01772}01772   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01773}01773   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01774}01774   \textcolor{comment}{/* Process unlocked */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01775}01775   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01776}01776   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01777}01777   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01778}01778   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01779}01779 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01780}01780 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01797}01797 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___a_d_c___exported___functions___group3_gaebd9d3c15de8c92e92e18ee38d1bd998}{HAL\_ADC\_AnalogWDGConfig}}(\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\_HandleTypeDef}}* hadc, \mbox{\hyperlink{struct_a_d_c___analog_w_d_g_conf_type_def}{ADC\_AnalogWDGConfTypeDef}}* AnalogWDGConfig)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01798}01798 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01799}01799 \textcolor{preprocessor}{\#ifdef USE\_FULL\_ASSERT  }}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01800}01800   uint32\_t tmp = 0;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01801}01801 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_FULL\_ASSERT  */}\textcolor{preprocessor}{  }}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01802}01802   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01803}01803   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01804}01804   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___a_d_c___private___macros_gad7d000095a27641627407ca00496ff4f}{IS\_ADC\_ANALOG\_WATCHDOG}}(AnalogWDGConfig-\/>\mbox{\hyperlink{struct_a_d_c___analog_w_d_g_conf_type_def_a13924e920be2454c955a2139e2c3eb1a}{WatchdogMode}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01805}01805   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___a_d_c___private___macros_gaba41910dcb2b449c613a5ef638862e77}{IS\_ADC\_CHANNEL}}(AnalogWDGConfig-\/>\mbox{\hyperlink{struct_a_d_c___analog_w_d_g_conf_type_def_ae82bf9242a014164f9f6907f29782c44}{Channel}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01806}01806   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__types_gaffaf7c3f537d7a3370b1bbdda67a2bf6}{IS\_FUNCTIONAL\_STATE}}(AnalogWDGConfig-\/>\mbox{\hyperlink{struct_a_d_c___analog_w_d_g_conf_type_def_a8eb71d040cef0d56f25d29aa57ba5d3d}{ITMode}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01807}01807 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01808}01808 \textcolor{preprocessor}{\#ifdef USE\_FULL\_ASSERT  }}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01809}01809   tmp = \mbox{\hyperlink{group___a_d_c___private___macros_gae2da95074db4dd0418c1dd1f13ad7970}{ADC\_GET\_RESOLUTION}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01810}01810   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___a_d_c___private___macros_ga485c12f57d082232da8e219ae6b4f44b}{IS\_ADC\_RANGE}}(tmp, AnalogWDGConfig-\/>\mbox{\hyperlink{struct_a_d_c___analog_w_d_g_conf_type_def_a5c3a76d9a8ac84c537e7df10b0315e5a}{HighThreshold}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01811}01811   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___a_d_c___private___macros_ga485c12f57d082232da8e219ae6b4f44b}{IS\_ADC\_RANGE}}(tmp, AnalogWDGConfig-\/>\mbox{\hyperlink{struct_a_d_c___analog_w_d_g_conf_type_def_a018c772cad96f1f0493ec0019ecc08f9}{LowThreshold}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01812}01812 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_FULL\_ASSERT  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01813}01813   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01814}01814   \textcolor{comment}{/* Process locked */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01815}01815   \mbox{\hyperlink{stm32f7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01816}01816   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01817}01817   \textcolor{keywordflow}{if}(AnalogWDGConfig-\/>\mbox{\hyperlink{struct_a_d_c___analog_w_d_g_conf_type_def_a8eb71d040cef0d56f25d29aa57ba5d3d}{ITMode}} == \mbox{\hyperlink{group___exported__types_ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf}{ENABLE}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01818}01818   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01819}01819     \textcolor{comment}{/* Enable the ADC Analog watchdog interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01820}01820     \mbox{\hyperlink{group___a_d_c___exported___macros_ga650073de508d335d0a1c7bf9b4d07afe}{\_\_HAL\_ADC\_ENABLE\_IT}}(hadc, \mbox{\hyperlink{group___a_d_c__interrupts__definition_ga2f5c7f9900c24250a0c6ccaa7cbca946}{ADC\_IT\_AWD}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01821}01821   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01822}01822   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01823}01823   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01824}01824     \textcolor{comment}{/* Disable the ADC Analog watchdog interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01825}01825     \mbox{\hyperlink{group___a_d_c___exported___macros_gadcec48b44a2133effd20f41ab227edb9}{\_\_HAL\_ADC\_DISABLE\_IT}}(hadc, \mbox{\hyperlink{group___a_d_c__interrupts__definition_ga2f5c7f9900c24250a0c6ccaa7cbca946}{ADC\_IT\_AWD}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01826}01826   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01827}01827   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01828}01828   \textcolor{comment}{/* Clear AWDEN, JAWDEN and AWDSGL bits */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01829}01829   hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}} \&=  \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c9fc31f19c04033dfa98e982519c451}{ADC\_CR1\_AWDSGL}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4886de74bcd3a1e545094089f76fd0b3}{ADC\_CR1\_JAWDEN}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e006d43fcb9fe1306745c95a1bdd651}{ADC\_CR1\_AWDEN}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01830}01830   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01831}01831   \textcolor{comment}{/* Set the analog watchdog enable mode */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01832}01832   hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}} |= AnalogWDGConfig-\/>\mbox{\hyperlink{struct_a_d_c___analog_w_d_g_conf_type_def_a13924e920be2454c955a2139e2c3eb1a}{WatchdogMode}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01833}01833   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01834}01834   \textcolor{comment}{/* Set the high threshold */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01835}01835   hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a24c3512abcc90ef75cf3e9145e5dbe9b}{HTR}} = AnalogWDGConfig-\/>\mbox{\hyperlink{struct_a_d_c___analog_w_d_g_conf_type_def_a5c3a76d9a8ac84c537e7df10b0315e5a}{HighThreshold}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01836}01836   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01837}01837   \textcolor{comment}{/* Set the low threshold */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01838}01838   hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a9f8712dfef7125c0bb39db11f2b7416b}{LTR}} = AnalogWDGConfig-\/>\mbox{\hyperlink{struct_a_d_c___analog_w_d_g_conf_type_def_a018c772cad96f1f0493ec0019ecc08f9}{LowThreshold}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01839}01839   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01840}01840   \textcolor{comment}{/* Clear the Analog watchdog channel select bits */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01841}01841   hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}} \&= \string~ADC\_CR1\_AWDCH;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01842}01842   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01843}01843   \textcolor{comment}{/* Set the Analog watchdog channel */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01844}01844   hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}} |= (uint32\_t)((uint16\_t)(AnalogWDGConfig-\/>\mbox{\hyperlink{struct_a_d_c___analog_w_d_g_conf_type_def_ae82bf9242a014164f9f6907f29782c44}{Channel}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01845}01845   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01846}01846   \textcolor{comment}{/* Process unlocked */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01847}01847   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01848}01848   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01849}01849   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01850}01850   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01851}01851 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01852}01852 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01879}01879 uint32\_t \mbox{\hyperlink{group___a_d_c___exported___functions___group4_ga894143f0fa1502ac0afa6eae8fdaadcc}{HAL\_ADC\_GetState}}(\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\_HandleTypeDef}}* hadc)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01880}01880 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01881}01881   \textcolor{comment}{/* Return ADC state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01882}01882   \textcolor{keywordflow}{return} hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01883}01883 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01884}01884 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01891}01891 uint32\_t \mbox{\hyperlink{group___a_d_c___exported___functions___group4_ga3a546afb96f473f266573783f37ee8af}{HAL\_ADC\_GetError}}(\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\_HandleTypeDef}} *hadc)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01892}01892 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01893}01893   \textcolor{keywordflow}{return} hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01894}01894 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01895}01895 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01904}01904 \textcolor{comment}{/* Private functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01905}01905 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01917}01917 \textcolor{keyword}{static} \textcolor{keywordtype}{void} ADC\_Init(\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\_HandleTypeDef}}* hadc)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01918}01918 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01919}01919   \textcolor{comment}{/* Set ADC parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01920}01920   \textcolor{comment}{/* Set the ADC clock prescaler */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01921}01921   \mbox{\hyperlink{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}}-\/>CCR \&= \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a2ee019aef4c64fffc72141f7aaab2c}{ADC\_CCR\_ADCPRE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01922}01922   \mbox{\hyperlink{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}}-\/>CCR |=  hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a95dcd2e98a4cfc17b0939e9ca985113a}{Init}}.\mbox{\hyperlink{struct_a_d_c___init_type_def_ab791f8fac403d508e1c53b6f27cf1f24}{ClockPrescaler}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01923}01923   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01924}01924   \textcolor{comment}{/* Set ADC scan mode */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01925}01925   hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}} \&= \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeab75ece0c73dd97e8f21911ed22d06}{ADC\_CR1\_SCAN}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01926}01926   hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}} |=  \mbox{\hyperlink{group___a_d_c___private___macros_gad46aba92287da828c570fab3599e38c2}{ADC\_CR1\_SCANCONV}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a95dcd2e98a4cfc17b0939e9ca985113a}{Init}}.\mbox{\hyperlink{struct_a_d_c___init_type_def_a67902b5cdd3d1aa4af49654409412a08}{ScanConvMode}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01927}01927   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01928}01928   \textcolor{comment}{/* Set ADC resolution */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01929}01929   hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}} \&= \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71e4a4c233895a2e7b6dd3ca6ca849e5}{ADC\_CR1\_RES}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01930}01930   hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}} |=  hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a95dcd2e98a4cfc17b0939e9ca985113a}{Init}}.\mbox{\hyperlink{struct_a_d_c___init_type_def_a6613985e603e784c30fb3689f2c6fa5f}{Resolution}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01931}01931   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01932}01932   \textcolor{comment}{/* Set ADC data alignment */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01933}01933   hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} \&= \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5950b5a7438a447584f6dd86c343362}{ADC\_CR2\_ALIGN}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01934}01934   hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} |= hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a95dcd2e98a4cfc17b0939e9ca985113a}{Init}}.\mbox{\hyperlink{struct_a_d_c___init_type_def_afe646b2571044212378bf5f722544359}{DataAlign}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01935}01935   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01936}01936   \textcolor{comment}{/* Enable external trigger if trigger selection is different of software  */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01937}01937   \textcolor{comment}{/* start.                                                                 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01938}01938   \textcolor{comment}{/* Note: This configuration keeps the hardware feature of parameter       */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01939}01939   \textcolor{comment}{/*       ExternalTrigConvEdge "{}trigger edge none"{} equivalent to           */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01940}01940   \textcolor{comment}{/*       software start.                                                  */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01941}01941   \textcolor{keywordflow}{if}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a95dcd2e98a4cfc17b0939e9ca985113a}{Init}}.\mbox{\hyperlink{struct_a_d_c___init_type_def_a3f4a71424165638d6621d75a351cb5e0}{ExternalTrigConv}} != \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_ga349ec6a1c2a362fba718cbfd068e50dc}{ADC\_SOFTWARE\_START}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01942}01942   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01943}01943     \textcolor{comment}{/* Select external trigger to start conversion */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01944}01944     hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} \&= \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}{ADC\_CR2\_EXTSEL}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01945}01945     hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} |= hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a95dcd2e98a4cfc17b0939e9ca985113a}{Init}}.\mbox{\hyperlink{struct_a_d_c___init_type_def_a3f4a71424165638d6621d75a351cb5e0}{ExternalTrigConv}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01946}01946     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01947}01947     \textcolor{comment}{/* Select external trigger polarity */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01948}01948     hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} \&= \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}{ADC\_CR2\_EXTEN}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01949}01949     hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} |= hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a95dcd2e98a4cfc17b0939e9ca985113a}{Init}}.\mbox{\hyperlink{struct_a_d_c___init_type_def_ace2c616b80bb7f1982e8a52131a2732c}{ExternalTrigConvEdge}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01950}01950   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01951}01951   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01952}01952   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01953}01953     \textcolor{comment}{/* Reset the external trigger */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01954}01954     hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} \&= \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}{ADC\_CR2\_EXTSEL}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01955}01955     hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} \&= \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}{ADC\_CR2\_EXTEN}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01956}01956   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01957}01957   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01958}01958   \textcolor{comment}{/* Enable or disable ADC continuous conversion mode */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01959}01959   hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} \&= \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49bb71a868c9d88a0f7bbe48918b2140}{ADC\_CR2\_CONT}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01960}01960   hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} |= \mbox{\hyperlink{group___a_d_c___private___macros_gae92924f248b2fd7693ce648275a8087c}{ADC\_CR2\_CONTINUOUS}}((uint32\_t)hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a95dcd2e98a4cfc17b0939e9ca985113a}{Init}}.\mbox{\hyperlink{struct_a_d_c___init_type_def_a768ec42e36553ad0acb7ad029462a59d}{ContinuousConvMode}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01961}01961   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01962}01962   \textcolor{keywordflow}{if}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a95dcd2e98a4cfc17b0939e9ca985113a}{Init}}.\mbox{\hyperlink{struct_a_d_c___init_type_def_aa314a1478944f8457d9c9e423719d893}{DiscontinuousConvMode}} != \mbox{\hyperlink{group___exported__types_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d}{DISABLE}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01963}01963   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01964}01964     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___a_d_c___private___macros_ga45615cd8538535817c63f199708852d9}{IS\_ADC\_REGULAR\_DISC\_NUMBER}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a95dcd2e98a4cfc17b0939e9ca985113a}{Init}}.\mbox{\hyperlink{struct_a_d_c___init_type_def_a32f3fefba15f525dfc9b9d2cd8a5f9df}{NbrOfDiscConversion}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01965}01965   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01966}01966     \textcolor{comment}{/* Enable the selected ADC regular discontinuous mode */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01967}01967     hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}} |= (uint32\_t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd690297fc73fca40d797f4c90800b9a}{ADC\_CR1\_DISCEN}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01968}01968     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01969}01969     \textcolor{comment}{/* Set the number of channels to be converted in discontinuous mode */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01970}01970     hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}} \&= \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa416a291023449ae82e7ef39844075}{ADC\_CR1\_DISCNUM}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01971}01971     hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}} |=  \mbox{\hyperlink{group___a_d_c___private___macros_ga5b8b6fe1d24684616ccf43b8e5e0ef23}{ADC\_CR1\_DISCONTINUOUS}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a95dcd2e98a4cfc17b0939e9ca985113a}{Init}}.\mbox{\hyperlink{struct_a_d_c___init_type_def_a32f3fefba15f525dfc9b9d2cd8a5f9df}{NbrOfDiscConversion}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01972}01972   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01973}01973   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01974}01974   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01975}01975     \textcolor{comment}{/* Disable the selected ADC regular discontinuous mode */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01976}01976     hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}} \&= \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd690297fc73fca40d797f4c90800b9a}{ADC\_CR1\_DISCEN}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01977}01977   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01978}01978   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01979}01979   \textcolor{comment}{/* Set ADC number of conversion */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01980}01980   hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3302e1bcfdfbbfeb58779d0761fb377c}{SQR1}} \&= \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae68a19a18d72f6d87c6f2b8cc8bfc6dc}{ADC\_SQR1\_L}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01981}01981   hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3302e1bcfdfbbfeb58779d0761fb377c}{SQR1}} |=  \mbox{\hyperlink{group___a_d_c___private___macros_ga1958741688a480069df9ab5e15be93ca}{ADC\_SQR1}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a95dcd2e98a4cfc17b0939e9ca985113a}{Init}}.\mbox{\hyperlink{struct_a_d_c___init_type_def_acc137bdcf502c586925ad8e99628b03f}{NbrOfConversion}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01982}01982   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01983}01983   \textcolor{comment}{/* Enable or disable ADC DMA continuous request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01984}01984   hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} \&= \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8}{ADC\_CR2\_DDS}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01985}01985   hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} |= \mbox{\hyperlink{group___a_d_c___private___macros_ga93bf2d0e4b9f98b83ee48be918e9c940}{ADC\_CR2\_DMAContReq}}((uint32\_t)hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a95dcd2e98a4cfc17b0939e9ca985113a}{Init}}.\mbox{\hyperlink{struct_a_d_c___init_type_def_a535b571cac727283b16e159fe6acdcd8}{DMAContinuousRequests}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01986}01986   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01987}01987   \textcolor{comment}{/* Enable or disable ADC end of conversion selection */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01988}01988   hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} \&= \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9dac2004ab20295e04012060ab24aeb}{ADC\_CR2\_EOCS}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01989}01989   hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} |= \mbox{\hyperlink{group___a_d_c___private___macros_gaa6514c197b4d16b3d08938cdad573ef5}{ADC\_CR2\_EOCSelection}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a95dcd2e98a4cfc17b0939e9ca985113a}{Init}}.\mbox{\hyperlink{struct_a_d_c___init_type_def_a92de48abe9cbd958145ce5bc090ea383}{EOCSelection}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01990}01990 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01991}01991 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01998}01998 \textcolor{keyword}{static} \textcolor{keywordtype}{void} ADC\_DMAConvCplt(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma)   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l01999}01999 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02000}02000   \textcolor{comment}{/* Retrieve ADC handle corresponding to current DMA handle */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02001}02001   \mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\_HandleTypeDef}}* hadc = ( \mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\_HandleTypeDef}}* )((\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}* )hdma)-\/>Parent;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02002}02002   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02003}02003   \textcolor{comment}{/* Update state machine on conversion status if not in error state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02004}02004   \textcolor{keywordflow}{if} (\mbox{\hyperlink{stm32f7xx__hal__def_8h_a82637a84fbdca0e2a25496089b549924}{HAL\_IS\_BIT\_CLR}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}}, \mbox{\hyperlink{group___a_d_c___exported___types_ga65b592627f1f9277f4b89bfc33a9e641}{HAL\_ADC\_STATE\_ERROR\_INTERNAL}} | \mbox{\hyperlink{group___a_d_c___exported___types_ga5a1b4881d17e72aa0823797958221172}{HAL\_ADC\_STATE\_ERROR\_DMA}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02005}02005   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02006}02006     \textcolor{comment}{/* Update ADC state machine */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02007}02007     \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}}, \mbox{\hyperlink{group___a_d_c___exported___types_gae2da191bffb720a553a1e39c10929711}{HAL\_ADC\_STATE\_REG\_EOC}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02008}02008     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02009}02009     \textcolor{comment}{/* Determine whether any further conversion upcoming on group regular   */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02010}02010     \textcolor{comment}{/* by external trigger, continuous mode or scan sequence on going.      */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02011}02011     \textcolor{comment}{/* Note: On STM32F7, there is no independent flag of end of sequence.   */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02012}02012     \textcolor{comment}{/*       The test of scan sequence on going is done either with scan    */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02013}02013     \textcolor{comment}{/*       sequence disabled or with end of conversion flag set to        */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02014}02014     \textcolor{comment}{/*       of end of sequence.                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02015}02015     \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___a_d_c___private___macros_ga2ccb82ecf85d6c6d1ff2cdf9b6a82d2b}{ADC\_IS\_SOFTWARE\_START\_REGULAR}}(hadc)                   \&\&}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02016}02016        (hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a95dcd2e98a4cfc17b0939e9ca985113a}{Init}}.\mbox{\hyperlink{struct_a_d_c___init_type_def_a768ec42e36553ad0acb7ad029462a59d}{ContinuousConvMode}} == \mbox{\hyperlink{group___exported__types_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d}{DISABLE}})            \&\&}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02017}02017        (\mbox{\hyperlink{stm32f7xx__hal__def_8h_a82637a84fbdca0e2a25496089b549924}{HAL\_IS\_BIT\_CLR}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3302e1bcfdfbbfeb58779d0761fb377c}{SQR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae68a19a18d72f6d87c6f2b8cc8bfc6dc}{ADC\_SQR1\_L}}) || }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02018}02018         \mbox{\hyperlink{stm32f7xx__hal__def_8h_a82637a84fbdca0e2a25496089b549924}{HAL\_IS\_BIT\_CLR}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9dac2004ab20295e04012060ab24aeb}{ADC\_CR2\_EOCS}})  )   )}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02019}02019     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02020}02020       \textcolor{comment}{/* Disable ADC end of single conversion interrupt on group regular */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02021}02021       \textcolor{comment}{/* Note: Overrun interrupt was enabled with EOC interrupt in          */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02022}02022       \textcolor{comment}{/* HAL\_ADC\_Start\_IT(), but is not disabled here because can be used   */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02023}02023       \textcolor{comment}{/* by overrun IRQ process below.                                      */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02024}02024       \mbox{\hyperlink{group___a_d_c___exported___macros_gadcec48b44a2133effd20f41ab227edb9}{\_\_HAL\_ADC\_DISABLE\_IT}}(hadc, \mbox{\hyperlink{group___a_d_c__interrupts__definition_ga0ad335d835f54415194d448019569e00}{ADC\_IT\_EOC}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02025}02025       }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02026}02026       \textcolor{comment}{/* Set ADC state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02027}02027       \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}}, \mbox{\hyperlink{group___a_d_c___exported___types_ga516d4b4ebc261c241c69d96aae19acc3}{HAL\_ADC\_STATE\_REG\_BUSY}});   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02028}02028       }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02029}02029       \textcolor{keywordflow}{if} (\mbox{\hyperlink{stm32f7xx__hal__def_8h_a82637a84fbdca0e2a25496089b549924}{HAL\_IS\_BIT\_CLR}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}}, \mbox{\hyperlink{group___a_d_c___exported___types_ga0044d240de80a70923b5c970d19ba24b}{HAL\_ADC\_STATE\_INJ\_BUSY}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02030}02030       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02031}02031         \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}}, \mbox{\hyperlink{group___a_d_c___exported___types_gadccf2475d321f82bc5b18b4c0031794b}{HAL\_ADC\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02032}02032       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02033}02033     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02034}02034     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02035}02035     \textcolor{comment}{/* Conversion complete callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02036}02036 \textcolor{preprocessor}{\#if (USE\_HAL\_ADC\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02037}02037     hadc-\/>ConvCpltCallback(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02038}02038 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02039}02039     \mbox{\hyperlink{group___a_d_c___exported___functions___group2_gaf20a88180db1113be1e89266917d148b}{HAL\_ADC\_ConvCpltCallback}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02040}02040 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_ADC\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02041}02041   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02042}02042   \textcolor{keywordflow}{else} \textcolor{comment}{/* DMA and-\/or internal error occurred */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02043}02043   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02044}02044     \textcolor{keywordflow}{if} ((hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}} \& \mbox{\hyperlink{group___a_d_c___exported___types_ga65b592627f1f9277f4b89bfc33a9e641}{HAL\_ADC\_STATE\_ERROR\_INTERNAL}}) != 0UL)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02045}02045     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02046}02046       \textcolor{comment}{/* Call HAL ADC Error Callback function */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02047}02047 \textcolor{preprocessor}{\#if (USE\_HAL\_ADC\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02048}02048       hadc-\/>ErrorCallback(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02049}02049 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02050}02050       \mbox{\hyperlink{group___a_d_c___exported___functions___group2_gadea1a55c5199d5cb4cfc1fdcd32be1b2}{HAL\_ADC\_ErrorCallback}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02051}02051 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_ADC\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02052}02052     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02053}02053     \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02054}02054     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02055}02055       \textcolor{comment}{/* Call DMA error callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02056}02056       hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a26dce701f4dd78176b421b5d6ddee0ba}{DMA\_Handle}}-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02057}02057     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02058}02058   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02059}02059 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02060}02060 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02067}02067 \textcolor{keyword}{static} \textcolor{keywordtype}{void} ADC\_DMAHalfConvCplt(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma)   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02068}02068 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02069}02069   \mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\_HandleTypeDef}}* hadc = ( \mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\_HandleTypeDef}}* )((\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}* )hdma)-\/>Parent;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02070}02070    \textcolor{comment}{/* Half conversion callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02071}02071 \textcolor{preprocessor}{\#if (USE\_HAL\_ADC\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02072}02072   hadc-\/>ConvHalfCpltCallback(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02073}02073 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02074}02074   \mbox{\hyperlink{group___a_d_c___exported___functions___group2_gad7e3dafc08886b97b9c9e23267645b9e}{HAL\_ADC\_ConvHalfCpltCallback}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02075}02075 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_ADC\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02076}02076 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02077}02077 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02084}02084 \textcolor{keyword}{static} \textcolor{keywordtype}{void} ADC\_DMAError(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma)   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02085}02085 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02086}02086   \mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\_HandleTypeDef}}* hadc = ( \mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\_HandleTypeDef}}* )((\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}* )hdma)-\/>Parent;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02087}02087   hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}}= \mbox{\hyperlink{group___a_d_c___exported___types_ga5a1b4881d17e72aa0823797958221172}{HAL\_ADC\_STATE\_ERROR\_DMA}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02088}02088   \textcolor{comment}{/* Set ADC error code to DMA error */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02089}02089   hadc-\/>\mbox{\hyperlink{struct_a_d_c___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}} |= \mbox{\hyperlink{group___a_d_c___error___code_gaea82628f53a8e30db3f3426922acf60f}{HAL\_ADC\_ERROR\_DMA}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02090}02090   \textcolor{comment}{/* Error callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02091}02091 \textcolor{preprocessor}{\#if (USE\_HAL\_ADC\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02092}02092   hadc-\/>ErrorCallback(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02093}02093 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02094}02094   \mbox{\hyperlink{group___a_d_c___exported___functions___group2_gadea1a55c5199d5cb4cfc1fdcd32be1b2}{HAL\_ADC\_ErrorCallback}}(hadc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02095}02095 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_ADC\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02096}02096 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02097}02097 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__adc_8c_source_l02106}02106 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HAL\_ADC\_MODULE\_ENABLED */}\textcolor{preprocessor}{}}

\end{DoxyCode}
