
---------- Begin Simulation Statistics ----------
final_tick                               1424756403000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  98622                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739560                       # Number of bytes of host memory used
host_op_rate                                    98910                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14610.95                       # Real time elapsed on the host
host_tick_rate                               97512909                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1440958863                       # Number of instructions simulated
sim_ops                                    1445163886                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.424756                       # Number of seconds simulated
sim_ticks                                1424756403000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.016313                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              170698408                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           193939513                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         16566791                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        264127624                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          20705913                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       21524175                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          818262                       # Number of indirect misses.
system.cpu0.branchPred.lookups              333827135                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2149386                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1050480                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10009605                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 313654169                       # Number of branches committed
system.cpu0.commit.bw_lim_events             37826029                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3160698                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       68932052                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1250508636                       # Number of instructions committed
system.cpu0.commit.committedOps            1251562406                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2201025148                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.568627                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.350541                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1605059521     72.92%     72.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    348370732     15.83%     88.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     90641804      4.12%     92.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     84069828      3.82%     96.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     21180521      0.96%     97.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5483938      0.25%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3800849      0.17%     98.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4591926      0.21%     98.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     37826029      1.72%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2201025148                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            24112998                       # Number of function calls committed.
system.cpu0.commit.int_insts               1209808637                       # Number of committed integer instructions.
system.cpu0.commit.loads                    388697596                       # Number of loads committed
system.cpu0.commit.membars                    2104087                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2104093      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       699523049     55.89%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831882      0.95%     57.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.17%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      389748068     31.14%     88.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     146255429     11.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1251562406                       # Class of committed instruction
system.cpu0.commit.refs                     536003525                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1250508636                       # Number of Instructions Simulated
system.cpu0.committedOps                   1251562406                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.273309                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.273309                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            272342286                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6584944                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           169207851                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1348670884                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               995558069                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                934478008                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10020184                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13615078                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4109513                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  333827135                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                248778038                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1227926448                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5237883                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           94                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1379912403                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  85                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          440                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               33154876                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.117429                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         972003555                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         191404321                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.485407                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2216508060                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.624157                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.902213                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1241986722     56.03%     56.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               726025304     32.76%     88.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               128587721      5.80%     94.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                98123314      4.43%     99.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12333026      0.56%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4379525      0.20%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  863231      0.04%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 4204504      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4713      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2216508060                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      626284206                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10074341                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               321268774                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.453673                       # Inst execution rate
system.cpu0.iew.exec_refs                   556786917                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 150046689                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              207387277                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            416017906                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2392472                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5518250                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           153433854                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1320452734                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            406740228                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7270630                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1289699504                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1289549                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             10911467                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10020184                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             13326646                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       161158                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        23860032                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        17365                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9204                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4605250                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     27320310                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6127925                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9204                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       681474                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9392867                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                552252405                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1281063404                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.883588                       # average fanout of values written-back
system.cpu0.iew.wb_producers                487963503                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.450636                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1281124352                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1582780151                       # number of integer regfile reads
system.cpu0.int_regfile_writes              820017348                       # number of integer regfile writes
system.cpu0.ipc                              0.439887                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.439887                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2106220      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            719745674     55.49%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11834371      0.91%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100410      0.16%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.73% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           411809271     31.75%     88.48% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          149374137     11.52%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1296970135                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     54                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2243778                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001730                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 402824     17.95%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1597636     71.20%     89.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               243316     10.84%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1297107639                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4812814861                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1281063353                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1389351896                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1313277853                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1296970135                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            7174881                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       68890324                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           122860                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       4014183                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     40531334                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2216508060                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.585141                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.815037                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1270325948     57.31%     57.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          675367528     30.47%     87.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          213209312      9.62%     97.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           43595442      1.97%     99.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9680295      0.44%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1659211      0.07%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1603467      0.07%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             775236      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             291621      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2216508060                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.456231                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         23758598                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3440561                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           416017906                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          153433854                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2084                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2842792266                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     6720997                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              226866349                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            800535921                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5070910                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1009961411                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              22053404                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                13190                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1634633212                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1334906232                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          863077705                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                923225956                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              18783942                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10020184                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             46266187                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                62541779                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1634633168                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        167973                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6328                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14253270                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6281                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3483667135                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2656491503                       # The number of ROB writes
system.cpu0.timesIdled                       33313979                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2051                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            83.485102                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14751300                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            17669380                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          3058647                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         24104939                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            668041                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         748191                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           80150                       # Number of indirect misses.
system.cpu1.branchPred.lookups               27493213                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        42914                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1050202                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1971247                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  16230525                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2311787                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3151349                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       31975065                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            67688529                       # Number of instructions committed
system.cpu1.commit.committedOps              68738936                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    306819183                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.224037                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.949580                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    278507741     90.77%     90.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14045999      4.58%     95.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5320327      1.73%     97.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4071846      1.33%     98.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       891010      0.29%     98.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       457793      0.15%     98.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       999316      0.33%     99.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       213364      0.07%     99.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2311787      0.75%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    306819183                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1075089                       # Number of function calls committed.
system.cpu1.commit.int_insts                 65723401                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16753470                       # Number of loads committed
system.cpu1.commit.membars                    2100496                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2100496      3.06%      3.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        43608147     63.44%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17803672     25.90%     92.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5226477      7.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         68738936                       # Class of committed instruction
system.cpu1.commit.refs                      23030161                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   67688529                       # Number of Instructions Simulated
system.cpu1.committedOps                     68738936                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.618397                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.618397                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            232357215                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1121818                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13484128                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             109257725                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                22413931                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 52453204                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1972751                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2577419                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2972460                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   27493213                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 19401187                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    287887741                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               667043                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     124524470                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                6120302                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.087947                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          21221668                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          15419341                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.398335                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         312169561                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.410093                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.885578                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               235932339     75.58%     75.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                45520058     14.58%     90.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                17515148      5.61%     95.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 8817474      2.82%     98.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1369544      0.44%     99.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2553497      0.82%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  460419      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     942      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     140      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           312169561                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         442914                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2043592                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                20006737                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.257220                       # Inst execution rate
system.cpu1.iew.exec_refs                    25917518                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6607765                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              197282776                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             26275739                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2264063                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1383998                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             9262856                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          100685631                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19309753                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1353143                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             80410289                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                955874                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4878132                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1972751                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              7046198                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        75949                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          713691                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        17523                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2115                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        10493                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      9522269                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2986165                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2115                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       490976                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1552616                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 44521485                       # num instructions consuming a value
system.cpu1.iew.wb_count                     79369813                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.826228                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 36784881                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.253892                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      79419609                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               102981301                       # number of integer regfile reads
system.cpu1.int_regfile_writes               52378458                       # number of integer regfile writes
system.cpu1.ipc                              0.216525                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.216525                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2100717      2.57%      2.57% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             53329562     65.22%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  55      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20717612     25.34%     93.13% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5615386      6.87%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              81763432                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1543942                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.018883                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 349139     22.61%     22.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     22.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     22.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     22.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     22.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     22.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     22.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     22.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     22.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     22.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                951284     61.61%     84.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               243517     15.77%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              81206643                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         477394547                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     79369801                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        132633799                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  93895300                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 81763432                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6790331                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       31946694                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           154206                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3638982                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     21300329                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    312169561                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.261920                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.735166                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          261373455     83.73%     83.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           32671792     10.47%     94.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11175275      3.58%     97.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3650512      1.17%     98.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2017177      0.65%     99.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             425382      0.14%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             510983      0.16%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             231842      0.07%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             113143      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      312169561                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.261549                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13650139                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1889801                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            26275739                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            9262856                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    221                       # number of misc regfile reads
system.cpu1.numCycles                       312612475                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2536893777                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              211308600                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             45694219                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5944657                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                25716768                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3449028                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                28044                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            131354498                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             104360816                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           69648029                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 50818254                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              12058181                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1972751                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             22321435                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                23953810                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       131354486                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         31753                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               868                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13685784                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           864                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   405220162                       # The number of ROB reads
system.cpu1.rob.rob_writes                  206785723                       # The number of ROB writes
system.cpu1.timesIdled                          16736                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            83.877758                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               11533898                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            13750842                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1658114                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         16995349                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            620390                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         632898                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           12508                       # Number of indirect misses.
system.cpu2.branchPred.lookups               19775347                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        31119                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1050207                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1217354                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  15106258                       # Number of branches committed
system.cpu2.commit.bw_lim_events              2168718                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3151348                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       10946681                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64207395                       # Number of instructions committed
system.cpu2.commit.committedOps              65257814                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    292524866                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.223085                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.950652                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    265937245     90.91%     90.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13010541      4.45%     95.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5030602      1.72%     97.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3839199      1.31%     98.39% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       841520      0.29%     98.68% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       433771      0.15%     98.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1059097      0.36%     99.19% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       204173      0.07%     99.26% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      2168718      0.74%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    292524866                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1014126                       # Number of function calls committed.
system.cpu2.commit.int_insts                 62357175                       # Number of committed integer instructions.
system.cpu2.commit.loads                     15864536                       # Number of loads committed
system.cpu2.commit.membars                    2100506                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2100506      3.22%      3.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        41209190     63.15%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       16914743     25.92%     92.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       5033231      7.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         65257814                       # Class of committed instruction
system.cpu2.commit.refs                      21947986                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64207395                       # Number of Instructions Simulated
system.cpu2.committedOps                     65257814                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.595587                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.595587                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            238040067                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               468789                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            10955637                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              80336485                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                15675171                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 37061774                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1218714                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1149517                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2709323                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   19775347                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 13263988                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    278501291                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               144212                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      83776834                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                3318948                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.067019                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          14544248                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          12154288                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.283921                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         294705049                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.287840                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.716288                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               240826380     81.72%     81.72% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                34320758     11.65%     93.36% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                10608432      3.60%     96.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 7068572      2.40%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1371706      0.47%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  458588      0.16%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   49600      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     877      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     136      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           294705049                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         365637                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1283942                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                16713965                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.246686                       # Inst execution rate
system.cpu2.iew.exec_refs                    24665381                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6392023                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              200742048                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             18718615                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1051033                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1057283                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6681610                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           76179675                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             18273358                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1226512                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             72789874                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                812938                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              4715783                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1218714                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              6793012                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        77327                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          629484                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        17578                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1983                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads        12267                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2854079                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       598160                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1983                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       365295                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        918647                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 40506688                       # num instructions consuming a value
system.cpu2.iew.wb_count                     71810666                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.840529                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 34047055                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.243368                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      71857711                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                92665115                       # number of integer regfile reads
system.cpu2.int_regfile_writes               48297640                       # number of integer regfile writes
system.cpu2.ipc                              0.217600                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.217600                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2100718      2.84%      2.84% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             46875472     63.33%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  49      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   88      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19636957     26.53%     92.70% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5403090      7.30%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              74016386                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1508925                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.020386                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 341186     22.61%     22.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     22.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     22.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     22.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     22.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     22.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     22.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     22.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     22.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     22.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     22.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     22.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     22.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     22.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     22.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     22.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     22.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     22.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     22.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     22.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     22.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     22.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     22.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     22.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     22.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     22.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     22.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     22.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     22.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     22.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     22.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     22.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     22.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     22.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     22.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     22.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     22.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     22.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     22.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     22.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     22.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     22.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     22.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                930600     61.67%     84.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               237137     15.72%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              73424579                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         444387574                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     71810654                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         87102876                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  73028037                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 74016386                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3151638                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       10921860                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           140854                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           290                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      4688361                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    294705049                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.251154                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.731076                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          249768610     84.75%     84.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           27944146      9.48%     94.23% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           10542716      3.58%     97.81% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3253622      1.10%     98.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            2011596      0.68%     99.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             359932      0.12%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             494515      0.17%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             226488      0.08%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             103424      0.04%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      294705049                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.250843                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          7017208                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          711709                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            18718615                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6681610                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    212                       # number of misc regfile reads
system.cpu2.numCycles                       295070686                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  2554436617                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              216155084                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             43504824                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               7275907                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                17725226                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               3333181                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                27764                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            100304206                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              78640773                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           52854523                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 36926334                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              11720869                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1218714                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             22646565                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 9349699                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       100304194                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         33126                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               802                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 15250228                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           802                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   366559525                       # The number of ROB reads
system.cpu2.rob.rob_writes                  154595037                       # The number of ROB writes
system.cpu2.timesIdled                          15077                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            82.522129                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10156175                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            12307214                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1329911                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15073230                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            516700                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         528870                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           12170                       # Number of indirect misses.
system.cpu3.branchPred.lookups               17340567                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        19032                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1050220                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           944047                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13570996                       # Number of branches committed
system.cpu3.commit.bw_lim_events              2103105                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3151389                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        8800221                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58554303                       # Number of instructions committed
system.cpu3.commit.committedOps              59604730                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    262125275                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.227390                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.974068                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    238425663     90.96%     90.96% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     11554998      4.41%     95.37% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4333630      1.65%     97.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3331946      1.27%     98.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       750816      0.29%     98.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       382702      0.15%     98.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1051885      0.40%     99.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       190530      0.07%     99.20% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      2103105      0.80%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    262125275                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              865761                       # Number of function calls committed.
system.cpu3.commit.int_insts                 56853233                       # Number of committed integer instructions.
system.cpu3.commit.loads                     14733446                       # Number of loads committed
system.cpu3.commit.membars                    2100505                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2100505      3.52%      3.52% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        37255384     62.50%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       15783666     26.48%     92.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4465031      7.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59604730                       # Class of committed instruction
system.cpu3.commit.refs                      20248709                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58554303                       # Number of Instructions Simulated
system.cpu3.committedOps                     59604730                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.510646                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.510646                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            215470384                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               408066                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9664430                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              71602498                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                13136902                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 31635257                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                945142                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1019654                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2669985                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   17340567                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 11412502                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    250160262                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                92747                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      74370134                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2662012                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.065655                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          12366389                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10672875                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.281579                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         263857670                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.285841                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.717218                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               216024449     81.87%     81.87% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                30580669     11.59%     93.46% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 9330422      3.54%     97.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 6072936      2.30%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1315743      0.50%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  503264      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   29695      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     356      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     136      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           263857670                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         260046                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              997544                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                14888325                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.248861                       # Inst execution rate
system.cpu3.iew.exec_refs                    22487168                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5713230                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              177277125                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             17062536                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1051068                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           818145                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5901675                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           68384232                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16773938                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           955654                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             65728717                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                739765                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              4707050                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                945142                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              6706669                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        71147                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          530508                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        14687                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1336                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads        10792                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2329090                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       386412                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1336                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       257002                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        740542                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 37051992                       # num instructions consuming a value
system.cpu3.iew.wb_count                     64920516                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.846151                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 31351586                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.245801                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      64959741                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                83422303                       # number of integer regfile reads
system.cpu3.int_regfile_writes               43812037                       # number of integer regfile writes
system.cpu3.ipc                              0.221698                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.221698                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2100736      3.15%      3.15% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             41823483     62.72%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  48      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            18059604     27.08%     92.95% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4700400      7.05%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              66684371                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1489647                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.022339                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 332888     22.35%     22.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     22.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     22.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     22.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     22.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     22.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     22.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     22.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     22.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     22.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     22.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     22.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     22.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     22.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     22.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     22.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     22.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     22.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     22.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     22.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     22.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     22.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     22.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     22.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     22.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     22.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     22.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     22.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     22.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     22.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     22.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     22.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     22.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     22.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     22.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     22.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     22.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     22.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     22.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     22.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     22.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     22.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     22.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                917231     61.57%     83.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               239526     16.08%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              66073268                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         398843579                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     64920504                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         77164683                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  65232552                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 66684371                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            3151680                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        8779501                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           127546                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           291                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3666935                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    263857670                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.252729                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.740033                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          223680966     84.77%     84.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           25012602      9.48%     94.25% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            9260197      3.51%     97.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2821064      1.07%     98.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1919416      0.73%     99.56% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             372616      0.14%     99.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             479504      0.18%     99.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             220025      0.08%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              91280      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      263857670                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.252480                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          6751849                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          630412                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            17062536                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5901675                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    231                       # number of misc regfile reads
system.cpu3.numCycles                       264117716                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  2585388895                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              193272944                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39887120                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               7055425                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                14779220                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               3223090                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                21197                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             89338961                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              70295260                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           47432765                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 31790327                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              12281332                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                945142                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             23040625                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 7545645                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        89338949                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         29412                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               829                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 15511770                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           827                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   328425834                       # The number of ROB reads
system.cpu3.rob.rob_writes                  138546327                       # The number of ROB writes
system.cpu3.timesIdled                           9802                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         19302009                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               235115                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            19845004                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                275524                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     23063492                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      46058444                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       856930                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       116363                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     69249523                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     10516018                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    139311999                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       10632381                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1424756403000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           19939712                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3930226                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict         19064629                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1052                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            608                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3121613                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3121583                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      19939712                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           575                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     69119711                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               69119711                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1727457408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1727457408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1397                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          23063560                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                23063560    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            23063560                       # Request fanout histogram
system.membus.respLayer1.occupancy       119374937289                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         67921950577                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                251                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          126                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    10134019888.888889                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   68789416856.762939                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          122     96.83%     96.83% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     97.62% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     98.41% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::7e+11-7.5e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        64500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 716027633000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            126                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   147869897000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 1276886506000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1424756403000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     13232123                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13232123                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     13232123                       # number of overall hits
system.cpu2.icache.overall_hits::total       13232123                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        31865                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         31865                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        31865                       # number of overall misses
system.cpu2.icache.overall_misses::total        31865                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    647429498                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    647429498                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    647429498                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    647429498                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     13263988                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13263988                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     13263988                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13263988                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002402                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002402                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002402                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002402                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 20317.887902                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 20317.887902                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 20317.887902                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 20317.887902                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          870                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    79.090909                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        27116                       # number of writebacks
system.cpu2.icache.writebacks::total            27116                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         4717                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         4717                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         4717                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         4717                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        27148                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        27148                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        27148                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        27148                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    563411998                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    563411998                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    563411998                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    563411998                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002047                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002047                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002047                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002047                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 20753.351923                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 20753.351923                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 20753.351923                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 20753.351923                       # average overall mshr miss latency
system.cpu2.icache.replacements                 27116                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     13232123                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13232123                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        31865                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        31865                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    647429498                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    647429498                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     13263988                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13263988                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002402                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002402                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 20317.887902                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 20317.887902                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         4717                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         4717                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        27148                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        27148                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    563411998                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    563411998                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002047                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002047                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 20753.351923                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 20753.351923                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1424756403000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.113027                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           12865650                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            27116                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           474.467104                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        334631000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.113027                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.972282                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.972282                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         26555124                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        26555124                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1424756403000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     17668492                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17668492                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     17668492                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17668492                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4677917                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4677917                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4677917                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4677917                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 502906002182                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 502906002182                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 502906002182                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 502906002182                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     22346409                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22346409                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     22346409                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22346409                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.209336                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.209336                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.209336                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.209336                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 107506.397010                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 107506.397010                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 107506.397010                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 107506.397010                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      6461587                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       287676                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            83213                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3091                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    77.651172                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    93.068910                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1463157                       # number of writebacks
system.cpu2.dcache.writebacks::total          1463157                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3628288                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3628288                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3628288                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3628288                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1049629                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1049629                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1049629                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1049629                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 104908003125                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 104908003125                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 104908003125                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 104908003125                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.046971                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.046971                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.046971                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.046971                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 99947.698782                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 99947.698782                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 99947.698782                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 99947.698782                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1463157                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     14559742                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14559742                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2753847                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2753847                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 259360892500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 259360892500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17313589                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17313589                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.159057                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.159057                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 94181.300740                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 94181.300740                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2165009                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2165009                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       588838                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       588838                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  50496866000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  50496866000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.034010                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.034010                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 85756.805777                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 85756.805777                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      3108750                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3108750                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1924070                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1924070                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 243545109682                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 243545109682                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5032820                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5032820                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.382305                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.382305                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 126578.092108                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 126578.092108                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1463279                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1463279                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       460791                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       460791                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  54411137125                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  54411137125                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.091557                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.091557                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 118082.030953                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 118082.030953                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          330                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          330                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          217                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          217                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      6937500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      6937500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          547                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          547                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.396709                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.396709                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 31970.046083                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 31970.046083                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          113                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          113                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          104                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          104                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      4316500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      4316500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.190128                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.190128                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 41504.807692                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41504.807692                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          204                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          204                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          187                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          187                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1757500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1757500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          391                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          391                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.478261                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.478261                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  9398.395722                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  9398.395722                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          182                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          182                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1607500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1607500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.465473                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.465473                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  8832.417582                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  8832.417582                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       673000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       673000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       641000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       641000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       634855                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         634855                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       415352                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       415352                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  49525556000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  49525556000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1050207                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1050207                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.395495                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.395495                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 119237.552726                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 119237.552726                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       415352                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       415352                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  49110204000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  49110204000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.395495                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.395495                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 118237.552726                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 118237.552726                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1424756403000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           27.569178                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           19768067                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1464846                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            13.494980                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        334642500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    27.569178                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.861537                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.861537                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         48259986                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        48259986                       # Number of data accesses
system.cpu3.numPwrStateTransitions                263                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          132                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    9790587053.030304                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   67226212075.352013                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          128     96.97%     96.97% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.76%     97.73% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.76%     98.48% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.76%     99.24% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::7e+11-7.5e+11            1      0.76%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        19500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 716027233500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            132                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   132398912000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 1292357491000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1424756403000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     11393293                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11393293                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     11393293                       # number of overall hits
system.cpu3.icache.overall_hits::total       11393293                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        19209                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         19209                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        19209                       # number of overall misses
system.cpu3.icache.overall_misses::total        19209                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    413393999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    413393999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    413393999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    413393999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     11412502                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11412502                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     11412502                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11412502                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001683                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001683                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001683                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001683                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 21520.849550                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 21520.849550                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 21520.849550                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 21520.849550                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          328                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    54.666667                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        16540                       # number of writebacks
system.cpu3.icache.writebacks::total            16540                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         2637                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         2637                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         2637                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         2637                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        16572                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        16572                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        16572                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        16572                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    363023499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    363023499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    363023499                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    363023499                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001452                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001452                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001452                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001452                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 21905.835083                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 21905.835083                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 21905.835083                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 21905.835083                       # average overall mshr miss latency
system.cpu3.icache.replacements                 16540                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     11393293                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11393293                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        19209                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        19209                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    413393999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    413393999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     11412502                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11412502                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001683                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001683                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 21520.849550                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 21520.849550                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         2637                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         2637                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        16572                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        16572                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    363023499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    363023499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001452                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001452                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 21905.835083                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 21905.835083                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1424756403000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.992319                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           11077827                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            16540                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           669.759794                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        340134000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.992319                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999760                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999760                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         22841576                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        22841576                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1424756403000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     15908410                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15908410                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     15908410                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15908410                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4497409                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4497409                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4497409                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4497409                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 504179958701                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 504179958701                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 504179958701                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 504179958701                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     20405819                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20405819                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     20405819                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20405819                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.220398                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.220398                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.220398                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.220398                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 112104.538124                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 112104.538124                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 112104.538124                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 112104.538124                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      6299850                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       283629                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            77360                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3084                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    81.435496                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    91.967899                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1331745                       # number of writebacks
system.cpu3.dcache.writebacks::total          1331745                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3522844                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3522844                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3522844                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3522844                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       974565                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       974565                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       974565                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       974565                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  99383303795                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  99383303795                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  99383303795                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  99383303795                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.047759                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.047759                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.047759                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.047759                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 101977.091107                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 101977.091107                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 101977.091107                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 101977.091107                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1331745                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     13273151                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13273151                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2668058                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2668058                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 259374003000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 259374003000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     15941209                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15941209                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.167369                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.167369                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 97214.529444                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 97214.529444                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2111293                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2111293                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       556765                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       556765                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  48961512500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  48961512500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.034926                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.034926                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 87939.278690                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 87939.278690                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2635259                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2635259                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1829351                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1829351                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 244805955701                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 244805955701                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      4464610                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4464610                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.409745                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.409745                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 133821.205280                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 133821.205280                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1411551                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1411551                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       417800                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       417800                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  50421791295                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  50421791295                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.093580                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.093580                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 120684.038523                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 120684.038523                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          359                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          359                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          197                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          197                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      6028500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      6028500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          556                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          556                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.354317                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.354317                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 30601.522843                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 30601.522843                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          105                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          105                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           92                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           92                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3517000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3517000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.165468                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.165468                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 38228.260870                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38228.260870                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          220                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          220                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          189                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          189                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1187000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1187000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          409                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          409                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.462103                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.462103                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6280.423280                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6280.423280                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          182                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          182                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1051000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1051000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.444988                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.444988                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5774.725275                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5774.725275                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       889000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       889000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       843000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       843000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       691377                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         691377                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       358843                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       358843                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  41451414500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  41451414500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1050220                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1050220                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.341684                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.341684                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 115514.067433                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 115514.067433                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       358843                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       358843                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  41092571500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  41092571500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.341684                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.341684                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 114514.067433                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 114514.067433                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1424756403000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.312287                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           17932148                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1333246                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.449992                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        340145500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.312287                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.884759                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.884759                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         44247278                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        44247278                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 36                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           18                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    186694861.111111                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   355244228.996293                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           18    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        22000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1215444500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             18                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1421395895500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3360507500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1424756403000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    212075128                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       212075128                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    212075128                       # number of overall hits
system.cpu0.icache.overall_hits::total      212075128                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36702910                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36702910                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36702910                       # number of overall misses
system.cpu0.icache.overall_misses::total     36702910                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 804277613996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 804277613996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 804277613996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 804277613996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    248778038                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    248778038                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    248778038                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    248778038                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.147533                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.147533                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.147533                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.147533                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 21913.183832                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 21913.183832                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 21913.183832                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 21913.183832                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1509                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          112                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               52                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    29.019231                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          112                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34598618                       # number of writebacks
system.cpu0.icache.writebacks::total         34598618                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2104258                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2104258                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2104258                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2104258                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34598652                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34598652                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34598652                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34598652                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 675546661999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 675546661999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 675546661999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 675546661999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.139074                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.139074                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.139074                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.139074                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 19525.230694                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 19525.230694                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 19525.230694                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 19525.230694                       # average overall mshr miss latency
system.cpu0.icache.replacements              34598618                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    212075128                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      212075128                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36702910                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36702910                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 804277613996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 804277613996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    248778038                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    248778038                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.147533                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.147533                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 21913.183832                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 21913.183832                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2104258                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2104258                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34598652                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34598652                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 675546661999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 675546661999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.139074                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.139074                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 19525.230694                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 19525.230694                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1424756403000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999970                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          246673545                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34598618                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.129578                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999970                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        532154726                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       532154726                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1424756403000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    476050761                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       476050761                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    476050761                       # number of overall hits
system.cpu0.dcache.overall_hits::total      476050761                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     47891289                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      47891289                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     47891289                       # number of overall misses
system.cpu0.dcache.overall_misses::total     47891289                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1363546253330                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1363546253330                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1363546253330                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1363546253330                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    523942050                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    523942050                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    523942050                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    523942050                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.091406                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.091406                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.091406                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.091406                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 28471.696666                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28471.696666                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 28471.696666                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28471.696666                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     12113944                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       261525                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           188250                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2716                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    64.350300                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    96.290501                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     30634063                       # number of writebacks
system.cpu0.dcache.writebacks::total         30634063                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17722173                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17722173                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17722173                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17722173                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     30169116                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     30169116                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     30169116                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     30169116                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 584284548320                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 584284548320                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 584284548320                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 584284548320                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057581                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057581                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057581                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057581                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19366.976093                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19366.976093                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19366.976093                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19366.976093                       # average overall mshr miss latency
system.cpu0.dcache.replacements              30634063                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    338555120                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      338555120                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     39135555                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     39135555                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 927388675500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 927388675500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    377690675                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    377690675                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.103618                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.103618                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 23696.832088                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23696.832088                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     12210069                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     12210069                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     26925486                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     26925486                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 469719549000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 469719549000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.071290                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.071290                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17445.165112                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17445.165112                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    137495641                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     137495641                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8755734                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8755734                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 436157577830                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 436157577830                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    146251375                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    146251375                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.059868                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.059868                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 49813.936539                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 49813.936539                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5512104                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5512104                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3243630                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3243630                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 114564999320                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 114564999320                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.022178                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.022178                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 35319.996214                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 35319.996214                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2378                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2378                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1834                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1834                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     13072000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     13072000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4212                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4212                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.435423                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.435423                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7127.589967                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7127.589967                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1792                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1792                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           42                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           42                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      2089000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2089000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009972                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009972                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 49738.095238                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 49738.095238                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3867                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3867                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          205                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          205                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1754000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1754000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4072                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4072                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050344                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.050344                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8556.097561                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8556.097561                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          204                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          204                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1552000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1552000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.050098                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.050098                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7607.843137                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7607.843137                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        11500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        11500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         9500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         9500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       584140                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         584140                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       466340                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       466340                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  55511934000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  55511934000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1050480                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1050480                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.443930                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.443930                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 119037.470515                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 119037.470515                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       466340                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       466340                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  55045594000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  55045594000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.443930                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.443930                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 118037.470515                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 118037.470515                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1424756403000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.998048                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          507275331                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         30635183                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.558587                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.998048                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999939                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1080636843                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1080636843                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1424756403000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            30864059                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            27773710                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               25528                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              304651                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               24815                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              292049                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               14833                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              282339                       # number of demand (read+write) hits
system.l2.demand_hits::total                 59581984                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           30864059                       # number of overall hits
system.l2.overall_hits::.cpu0.data           27773710                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              25528                       # number of overall hits
system.l2.overall_hits::.cpu1.data             304651                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              24815                       # number of overall hits
system.l2.overall_hits::.cpu2.data             292049                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              14833                       # number of overall hits
system.l2.overall_hits::.cpu3.data             282339                       # number of overall hits
system.l2.overall_hits::total                59581984                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           3734592                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2859357                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2927                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1238946                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              2333                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1171086                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1739                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1049283                       # number of demand (read+write) misses
system.l2.demand_misses::total               10060263                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          3734592                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2859357                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2927                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1238946                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             2333                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1171086                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1739                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1049283                       # number of overall misses
system.l2.overall_misses::total              10060263                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 296265679980                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 283745222215                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    291688996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 155790664384                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    241203492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 147527801282                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    168972999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 134356404372                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1018387637720                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 296265679980                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 283745222215                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    291688996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 155790664384                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    241203492                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 147527801282                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    168972999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 134356404372                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1018387637720                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34598651                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        30633067                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           28455                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1543597                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           27148                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1463135                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           16572                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1331622                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69642247                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34598651                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       30633067                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          28455                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1543597                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          27148                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1463135                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          16572                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1331622                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69642247                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.107940                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.093342                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.102864                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.802636                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.085936                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.800395                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.104936                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.787974                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.144456                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.107940                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.093342                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.102864                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.802636                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.085936                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.800395                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.104936                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.787974                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.144456                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 79330.132978                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 99233.926444                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99654.593782                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 125744.515406                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 103387.694814                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 125975.207015                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 97166.761932                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 128045.917424                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101228.729082                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 79330.132978                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 99233.926444                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99654.593782                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 125744.515406                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 103387.694814                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 125975.207015                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 97166.761932                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 128045.917424                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101228.729082                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1352345                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     34292                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      39.436166                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  13088271                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3930226                       # number of writebacks
system.l2.writebacks::total                   3930226                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             99                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         333323                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            330                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         148024                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            350                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         147072                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            305                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         144006                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              773509                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            99                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        333323                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           330                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        148024                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           350                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        147072                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           305                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        144006                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             773509                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      3734493                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2526034                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2597                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1090922                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1983                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1024014                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1434                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       905277                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           9286754                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      3734493                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2526034                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2597                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1090922                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1983                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1024014                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1434                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       905277                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     14023727                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         23310481                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 258914500482                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 229193214641                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    241203497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 127365700752                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    194465492                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 120205884242                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    131921500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 107973736712                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 844220627318                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 258914500482                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 229193214641                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    241203497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 127365700752                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    194465492                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 120205884242                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    131921500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 107973736712                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1212356123461                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2056576750779                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.107938                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.082461                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.091267                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.706740                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.073044                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.699877                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.086531                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.679830                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.133349                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.107938                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.082461                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.091267                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.706740                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.073044                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.699877                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.086531                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.679830                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.334718                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 69330.562537                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90732.434576                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 92877.742395                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 116750.510808                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 98066.309632                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 117386.953930                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 91995.467225                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 119271.490065                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90905.888895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 69330.562537                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90732.434576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 92877.742395                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 116750.510808                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 98066.309632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 117386.953930                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 91995.467225                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 119271.490065                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 86450.351141                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88225.410311                       # average overall mshr miss latency
system.l2.replacements                       33337696                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8204476                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8204476                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8204476                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8204476                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     60997675                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         60997675                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     60997676                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     60997676                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     14023727                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       14023727                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1212356123461                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1212356123461                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 86450.351141                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 86450.351141                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   43                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            57                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            42                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            44                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            36                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                179                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       150000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       221000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       430000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           64                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           49                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           62                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              222                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.890625                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.857143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.709677                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.765957                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.806306                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2631.578947                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data   702.380952                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  5022.727273                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data   819.444444                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2402.234637                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu2.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           57                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           42                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           42                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           36                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           177                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1145500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       845000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      1016500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       726000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3733000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.890625                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.857143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.677419                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.765957                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.797297                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20096.491228                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20119.047619                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 24202.380952                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21090.395480                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           32                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           30                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           31                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              113                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       269000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       269000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           40                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           39                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            138                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.794872                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.740741                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.818841                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  8677.419355                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2380.530973                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           32                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           30                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           28                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          110                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       655499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       614500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       680000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       399000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2348999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.717949                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.740741                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.797101                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20484.343750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20483.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 24285.714286                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        19950                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21354.536364                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2491822                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            91347                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            91137                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            95729                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2770035                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1221819                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         838260                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         783673                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         679812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3523564                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 136002313614                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 107217754178                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 100611527643                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  88737334184                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  432568929619                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3713641                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       929607                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       874810                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       775541                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6293599                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.329008                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.901736                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.895821                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.876565                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.559865                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 111311.342854                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 127905.129886                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 128384.578316                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 130532.167988                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 122764.601301                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       195645                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        78514                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        78269                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        76834                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           429262                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1026174                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       759746                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       705404                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       602978                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3094302                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 107289645951                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  89810321012                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  84006654510                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  72877358497                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 353983979970                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.276326                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.817277                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.806351                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.777493                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.491659                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 104553.073797                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 118210.982370                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 119090.130634                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 120862.383863                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 114398.652740                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      30864059                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         25528                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         24815                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         14833                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           30929235                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      3734592                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2927                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         2333                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1739                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          3741591                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 296265679980                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    291688996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    241203492                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    168972999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 296967545467                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34598651                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        28455                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        27148                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        16572                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34670826                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.107940                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.102864                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.085936                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.104936                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.107918                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 79330.132978                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99654.593782                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 103387.694814                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 97166.761932                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79369.323228                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           99                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          330                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          350                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          305                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1084                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      3734493                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2597                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1983                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1434                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      3740507                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 258914500482                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    241203497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    194465492                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    131921500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 259482090971                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.107938                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.091267                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.073044                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.086531                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.107886                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 69330.562537                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 92877.742395                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 98066.309632                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 91995.467225                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69370.834213                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25281888                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       213304                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       200912                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       186610                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          25882714                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1637538                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       400686                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       387413                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       369471                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2795108                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 147742908601                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  48572910206                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  46916273639                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  45619070188                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 288851162634                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     26919426                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       613990                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       588325                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       556081                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28677822                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.060831                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.652594                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.658502                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.664419                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.097466                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 90222.583293                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 121224.375711                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 121101.443780                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 123471.314902                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103341.682194                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       137678                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        69510                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        68803                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        67172                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       343163                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1499860                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       331176                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       318610                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       302299                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2451945                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 121903568690                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  37555379740                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  36199229732                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  35096378215                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 230754556377                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.055717                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.539383                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.541554                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.543624                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.085500                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 81276.631612                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 113400.064437                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 113616.112903                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 116098.227963                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94110.820747                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          121                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           34                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           19                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           31                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               205                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          456                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          205                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          173                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          168                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1002                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      9102451                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      9089441                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      9823440                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      8016948                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     36032280                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          577                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          239                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          192                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          199                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1207                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.790295                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.857741                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.901042                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.844221                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.830157                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 19961.515351                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 44338.736585                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 56782.890173                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 47719.928571                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 35960.359281                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          116                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          110                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          111                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           94                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          431                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          340                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           95                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           62                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           74                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          571                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      6801978                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1961481                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      1259991                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      1539733                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     11563183                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.589255                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.397490                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.322917                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.371859                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.473074                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20005.817647                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20647.168421                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20322.435484                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20807.202703                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20250.758319                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1424756403000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1424756403000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999960                       # Cycle average of tags in use
system.l2.tags.total_refs                   151845518                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  33338328                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.554683                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.669094                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.604575                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.070934                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.009397                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.126433                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.011657                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.120525                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.010458                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.113026                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    24.263860                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.416705                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.056321                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.141733                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000147                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.001976                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.001883                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000163                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.001766                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.379123                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            37                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.578125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.421875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1144106136                       # Number of tag accesses
system.l2.tags.data_accesses               1144106136                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1424756403000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     239007616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     162182080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        166208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      70281088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        126912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      65995968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         91776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      58421568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    879649664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1475922880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    239007616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       166208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       126912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        91776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     239392512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    251534464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       251534464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        3734494                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2534095                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2597                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1098142                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1983                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1031187                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1434                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         912837                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     13744526                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            23061295                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3930226                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3930226                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        167753319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        113831445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           116657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         49328494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst            89076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         46320878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            64415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         41004601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    617403552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1035912439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    167753319                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       116657                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst        89076                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        64415                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        168023468                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      176545593                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            176545593                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      176545593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       167753319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       113831445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          116657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        49328494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst           89076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        46320878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           64415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        41004601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    617403552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1212458032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3750498.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   3734494.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2349642.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2597.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1089850.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1983.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1020901.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1434.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    900792.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  13740208.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003464801750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       232359                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       232359                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            39647884                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3540578                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    23061295                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3930227                       # Number of write requests accepted
system.mem_ctrls.readBursts                  23061295                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3930227                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 219394                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                179729                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            824768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            826110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            835036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            918387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3828019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2726214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           4247498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            844891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            824579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1013575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           831297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           838357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           809151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           807219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           800786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1866014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            234737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            235337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            233980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            234563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            238575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            235111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            236171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            231460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            249602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           233928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           236259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           230314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           228289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           227544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           231958                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.82                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.23                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 811463550629                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               114209505000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1239749194379                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35525.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54275.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        28                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 17965007                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1644699                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              23061295                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3930227                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5511738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4611397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2791283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1522481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1478455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1451076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1203031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1028279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  812988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  560522                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 505511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 516277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 340377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 211102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 126720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  71620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  47400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  33989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  12170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   5485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  35980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  74266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 126850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 177025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 211573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 232019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 240592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 244105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 244537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 247682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 241811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 240122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 235261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 228878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 223964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 225509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  33832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  16363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   9788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   7962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  10538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  13693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  17211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  21132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  24978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  28390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  30840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  32515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  33649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  34120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  34473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  36209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  41119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  27774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   3134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     45                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6982649                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    243.733902                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   169.089980                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   251.305524                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2091379     29.95%     29.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3280488     46.98%     76.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       457997      6.56%     83.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       325991      4.67%     88.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       124645      1.79%     89.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       115063      1.65%     91.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       111211      1.59%     93.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        34948      0.50%     93.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       440927      6.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6982649                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       232359                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      98.303324                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     55.810918                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    394.582994                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       232353    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-24575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::139264-147455            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        232359                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       232359                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.140838                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.131089                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.591327                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           218161     93.89%     93.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1134      0.49%     94.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9423      4.06%     98.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2328      1.00%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              975      0.42%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              223      0.10%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               72      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               34      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        232359                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1461881664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                14041216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               240030016                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1475922880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            251534528                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1026.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       168.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1035.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    176.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1424756308500                       # Total gap between requests
system.mem_ctrls.avgGap                      52785.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    239007616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    150377088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       166208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     69750400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       126912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     65337664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        91776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     57650688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    879373312                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    240030016                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 167753319.442355245352                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 105545823.611224025488                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 116657.134967092337                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 48956017.922173887491                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 89076.279799670432                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 45858831.630742989480                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 64415.222003392533                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 40463540.208423964679                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 617209587.651875972748                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 168470915.796263307333                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      3734494                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2534095                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2597                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1098142                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1983                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1031187                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1434                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       912837                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     13744526                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3930227                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 105283933461                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 125996807735                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    131089386                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  81533482901                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    110445198                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  77189833827                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     71217648                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  69950577044                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 779481807179                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 34679182819223                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28192.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49720.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     50477.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     74246.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     55696.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     74855.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     49663.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     76629.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     56712.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8823709.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          21145638360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          11239146765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         55627582920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9758027880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     112468671120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     451377032100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     166999484640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       828615583785                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        581.584039                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 429759930439                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  47575580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 947420892561                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          28710582600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          15260006190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        107463590220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9819420300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     112468671120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     584266100220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      55092900960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       913081271610                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        640.868341                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 136965284861                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  47575580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1240215538139                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                251                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          126                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10064455797.619047                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   68794969222.157394                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          122     96.83%     96.83% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     97.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     98.41% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7e+11-7.5e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        33000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 716028145500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            126                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   156634972500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1268121430500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1424756403000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     19368303                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        19368303                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     19368303                       # number of overall hits
system.cpu1.icache.overall_hits::total       19368303                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        32884                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         32884                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        32884                       # number of overall misses
system.cpu1.icache.overall_misses::total        32884                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    712873000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    712873000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    712873000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    712873000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     19401187                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19401187                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     19401187                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19401187                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001695                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001695                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001695                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001695                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 21678.415035                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 21678.415035                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 21678.415035                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 21678.415035                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          959                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    95.900000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        28423                       # number of writebacks
system.cpu1.icache.writebacks::total            28423                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4429                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4429                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4429                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4429                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        28455                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        28455                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        28455                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        28455                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    623586000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    623586000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    623586000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    623586000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001467                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001467                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001467                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001467                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 21914.812862                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21914.812862                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 21914.812862                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21914.812862                       # average overall mshr miss latency
system.cpu1.icache.replacements                 28423                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     19368303                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       19368303                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        32884                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        32884                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    712873000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    712873000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     19401187                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19401187                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001695                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001695                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 21678.415035                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 21678.415035                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4429                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4429                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        28455                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        28455                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    623586000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    623586000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001467                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001467                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 21914.812862                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21914.812862                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1424756403000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.992502                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18459730                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            28423                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           649.464518                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        328899500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.992502                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999766                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999766                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         38830829                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        38830829                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1424756403000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     18667581                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18667581                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     18667581                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18667581                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4825385                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4825385                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4825385                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4825385                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 521421609404                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 521421609404                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 521421609404                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 521421609404                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23492966                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23492966                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23492966                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23492966                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.205397                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.205397                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.205397                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.205397                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 108058.032552                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 108058.032552                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 108058.032552                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 108058.032552                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6496928                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       263090                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            83031                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2859                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    78.247016                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    92.021686                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1543726                       # number of writebacks
system.cpu1.dcache.writebacks::total          1543726                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3726260                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3726260                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3726260                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3726260                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1099125                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1099125                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1099125                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1099125                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 109560307255                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 109560307255                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 109560307255                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 109560307255                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046785                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046785                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046785                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046785                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 99679.569890                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 99679.569890                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 99679.569890                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 99679.569890                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1543726                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15437048                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15437048                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2829859                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2829859                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 267879438500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 267879438500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18266907                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18266907                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.154917                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.154917                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 94661.761770                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 94661.761770                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2215346                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2215346                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       614513                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       614513                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  52343890000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  52343890000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.033641                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033641                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 85179.467318                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85179.467318                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3230533                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3230533                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1995526                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1995526                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 253542170904                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 253542170904                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5226059                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5226059                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.381841                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.381841                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 127055.308176                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 127055.308176                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1510914                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1510914                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       484612                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       484612                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  57216417255                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  57216417255                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.092730                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.092730                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 118066.447498                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 118066.447498                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          354                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          354                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          201                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          201                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6623000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6623000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          555                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          555                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.362162                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.362162                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 32950.248756                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 32950.248756                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          106                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          106                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           95                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           95                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3550500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3550500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.171171                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.171171                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 37373.684211                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37373.684211                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          217                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          217                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          182                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          182                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1567000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1567000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          399                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          399                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.456140                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.456140                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8609.890110                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8609.890110                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          176                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          176                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1420000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1420000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.441103                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.441103                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8068.181818                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8068.181818                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       452500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       452500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       423500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       423500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       603668                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         603668                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       446534                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       446534                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  53439843000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  53439843000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1050202                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1050202                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425189                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425189                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 119676.985403                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 119676.985403                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       446534                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       446534                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  52993309000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  52993309000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425189                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425189                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 118676.985403                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 118676.985403                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1424756403000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.784823                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20816850                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1545527                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.469095                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        328911000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.784823                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.899526                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.899526                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         50633799                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        50633799                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1424756403000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          63351320                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12134702                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     61438911                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        29407470                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         20826557                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1092                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           635                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1727                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          109                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          109                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6297106                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6297106                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34670826                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28680496                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1207                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1207                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    103795919                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     91903505                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        85333                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4633606                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        81412                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4391878                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        49684                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3997340                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             208938677                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4428625152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3921096320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3640192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    197588736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3472896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    187282816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2119168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    170455616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8914280896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        54171916                       # Total snoops (count)
system.tol2bus.snoopTraffic                 251937408                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        123822994                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.098146                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.340684                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              112737568     91.05%     91.05% # Request fanout histogram
system.tol2bus.snoop_fanout::1               10558708      8.53%     99.57% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  84172      0.07%     99.64% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 344632      0.28%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  97846      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     68      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          123822994                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139307669635                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2199786530                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          40937008                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        2002187413                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          25027600                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       45965534341                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       51900236959                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2320787458                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          42881019                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             9002                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2113170681500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 120711                       # Simulator instruction rate (inst/s)
host_mem_usage                                 783592                       # Number of bytes of host memory used
host_op_rate                                   121416                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20404.88                       # Real time elapsed on the host
host_tick_rate                               33737719                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2463099983                       # Number of instructions simulated
sim_ops                                    2477471190                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.688414                       # Number of seconds simulated
sim_ticks                                688414278500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.102497                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               91547673                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           101603924                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         10709093                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        125931935                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           9194880                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        9426748                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          231868                       # Number of indirect misses.
system.cpu0.branchPred.lookups              171066776                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       141785                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         24246                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10224845                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  67470177                       # Number of branches committed
system.cpu0.commit.bw_lim_events              9536207                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5838560                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      276855845                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           275379951                       # Number of instructions committed
system.cpu0.commit.committedOps             278274887                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1318174922                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.211106                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.906297                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1197465427     90.84%     90.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     63124981      4.79%     95.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     23635394      1.79%     97.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     14463646      1.10%     98.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4719529      0.36%     98.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3138145      0.24%     99.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1011468      0.08%     99.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1080125      0.08%     99.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      9536207      0.72%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1318174922                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2183                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             7542951                       # Number of function calls committed.
system.cpu0.commit.int_insts                264190809                       # Number of committed integer instructions.
system.cpu0.commit.loads                     63928781                       # Number of loads committed
system.cpu0.commit.membars                    4348361                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4349196      1.56%      1.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       203982789     73.30%     74.87% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          29171      0.01%     74.88% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           74894      0.03%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            80      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           322      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           855      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          339      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       63952555     22.98%     97.89% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5884099      2.11%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          472      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        278274887                       # Class of committed instruction
system.cpu0.commit.refs                      69837192                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  275379951                       # Number of Instructions Simulated
system.cpu0.committedOps                    278274887                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.982697                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.982697                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            941671811                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               492586                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            76605614                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             599402936                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                99527075                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                301607974                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10226511                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               431710                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9293471                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  171066776                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                103541804                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1233721333                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1646264                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          169                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     700101201                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                4033                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        24752                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               21429532                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.124672                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         117861789                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         100742553                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.510228                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1362326842                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.521447                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.930891                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               914547759     67.13%     67.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               265604977     19.50%     86.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               144670603     10.62%     97.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                17472609      1.28%     98.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5230682      0.38%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                10032555      0.74%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1464098      0.11%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3281308      0.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   22251      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1362326842                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2198                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1429                       # number of floating regfile writes
system.cpu0.idleCycles                        9807925                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10843790                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               108665362                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.341603                       # Inst execution rate
system.cpu0.iew.exec_refs                   117792836                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   7045607                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              168179874                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            126501012                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3015411                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6617662                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             9497988                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          554218558                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            110747229                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9601057                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            468725758                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1133119                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             55295290                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10226511                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             56996873                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1034136                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          198333                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          751                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1359                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        11349                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     62572231                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3589577                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1359                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      4901316                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5942474                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                342878409                       # num instructions consuming a value
system.cpu0.iew.wb_count                    454460636                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.754624                       # average fanout of values written-back
system.cpu0.iew.wb_producers                258744132                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.331207                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     455724135                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               608868684                       # number of integer regfile reads
system.cpu0.int_regfile_writes              344456761                       # number of integer regfile writes
system.cpu0.ipc                              0.200695                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.200695                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4354011      0.91%      0.91% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            352663567     73.73%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               32697      0.01%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                83469      0.02%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 80      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                322      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                880      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                53      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               339      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           114129766     23.86%     98.52% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            7060873      1.48%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            662      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            78      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             478326814                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2564                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4996                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2326                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2823                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1485860                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003106                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 673270     45.31%     45.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    64      0.00%     45.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    148      0.01%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                787198     52.98%     98.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                25047      1.69%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead              117      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             475456099                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2321304993                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    454458310                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        830160554                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 543842674                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                478326814                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           10375884                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      275943674                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           843658                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       4537324                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    130031670                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1362326842                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.351110                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.846784                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1086047966     79.72%     79.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          149481089     10.97%     90.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           85314171      6.26%     96.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           22604557      1.66%     98.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9343171      0.69%     99.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5707965      0.42%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2709927      0.20%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             712327      0.05%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             405669      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1362326842                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.348600                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          6187452                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          987031                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           126501012                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            9497988                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3425                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1645                       # number of misc regfile writes
system.cpu0.numCycles                      1372134767                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4693870                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              304418812                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            205819891                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5772232                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               107818605                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              59738434                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1313661                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            765881512                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             577500245                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          434362227                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                299607871                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4818347                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10226511                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             73765554                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               228542341                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2424                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       765879088                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     566489489                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           3173109                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 30534280                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       3173111                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1863761049                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1154720831                       # The number of ROB writes
system.cpu0.timesIdled                         354889                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  712                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            89.680954                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               90627344                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           101055285                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         11099628                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        115614733                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           9836550                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups       10136691                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          300141                       # Number of indirect misses.
system.cpu1.branchPred.lookups              160498520                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       130537                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1680                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          9957735                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  64114536                       # Number of branches committed
system.cpu1.commit.bw_lim_events              9172166                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5805719                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      238064085                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           259104311                       # Number of instructions committed
system.cpu1.commit.committedOps             262005928                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1187409364                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.220653                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.920665                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1071312162     90.22%     90.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     62336802      5.25%     95.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     22680850      1.91%     97.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     13450209      1.13%     98.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      4265131      0.36%     98.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2617838      0.22%     99.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       589685      0.05%     99.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       984521      0.08%     99.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      9172166      0.77%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1187409364                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             7074051                       # Number of function calls committed.
system.cpu1.commit.int_insts                248003731                       # Number of committed integer instructions.
system.cpu1.commit.loads                     60480834                       # Number of loads committed
system.cpu1.commit.membars                    4352729                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4352729      1.66%      1.66% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       192709197     73.55%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             56      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       60482514     23.08%     98.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4461336      1.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        262005928                       # Class of committed instruction
system.cpu1.commit.refs                      64943850                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  259104311                       # Number of Instructions Simulated
system.cpu1.committedOps                    262005928                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.734084                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.734084                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            828554087                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1147661                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            75185136                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             551738377                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                89860690                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                290411638                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               9958309                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               377148                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              7214097                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  160498520                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 99232859                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1108937885                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1521720                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     650630149                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               22200404                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.130846                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         105960734                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         100463894                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.530425                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1225998821                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.539427                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.930146                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               804385347     65.61%     65.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               250687458     20.45%     86.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               139628281     11.39%     97.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                14898724      1.22%     98.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3168931      0.26%     98.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 8417050      0.69%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1763045      0.14%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 3043039      0.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    6946      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1225998821                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         622696                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            10473101                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               101543876                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.353248                       # Inst execution rate
system.cpu1.iew.exec_refs                   107694818                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5258507                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              112364989                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            114718245                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2666453                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         12234576                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7259657                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          499146448                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            102436311                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          8915118                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            433301413                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                776783                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             58250271                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               9958309                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             59303343                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       985802                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           11936                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           47                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          210                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     54237411                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2796641                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           210                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4291624                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       6181477                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                310879698                       # num instructions consuming a value
system.cpu1.iew.wb_count                    419492421                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.766263                       # average fanout of values written-back
system.cpu1.iew.wb_producers                238215598                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.341990                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     420550201                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               562134655                       # number of integer regfile reads
system.cpu1.int_regfile_writes              317432743                       # number of integer regfile writes
system.cpu1.ipc                              0.211234                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.211234                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4353233      0.98%      0.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            327194038     73.99%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 100      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           105399030     23.83%     98.81% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5270034      1.19%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             442216531                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1483004                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.003354                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 725214     48.90%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                757761     51.10%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   29      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             439346302                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        2112819416                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    419492421                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        736287061                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 489509743                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                442216531                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            9636705                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      237140520                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           904529                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3830986                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    100964935                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1225998821                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.360699                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.846261                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          967565445     78.92%     78.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          140088864     11.43%     90.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           82015879      6.69%     97.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           20075037      1.64%     98.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            7994936      0.65%     99.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            5128527      0.42%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2058775      0.17%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             675095      0.06%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             396263      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1225998821                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.360516                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5853490                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          845658                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           114718245                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7259657                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    504                       # number of misc regfile reads
system.cpu1.numCycles                      1226621517                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   149994184                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              249500288                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            194065631                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3729639                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                98499918                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              56132884                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1057862                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            693464538                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             525945537                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          393906420                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                286644853                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4497091                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               9958309                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             67587517                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               199840789                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       693464538                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     513807936                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           2857530                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 26043152                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       2859432                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1678304325                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1038880641                       # The number of ROB writes
system.cpu1.timesIdled                           5485                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            89.801370                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               86400004                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            96212345                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect         10237646                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted        106431213                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits           8868754                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups        9591036                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          722282                       # Number of indirect misses.
system.cpu2.branchPred.lookups              149179577                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted       133105                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1708                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          9162743                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  61412682                       # Number of branches committed
system.cpu2.commit.bw_lim_events              9604197                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        4958419                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts      222582375                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           249140053                       # Number of instructions committed
system.cpu2.commit.committedOps             251618042                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples   1034578191                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.243208                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.981095                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    925788559     89.48%     89.48% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     58068079      5.61%     95.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2     20739794      2.00%     97.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3     12445370      1.20%     98.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      4212381      0.41%     98.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      2245728      0.22%     98.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       496056      0.05%     98.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       978027      0.09%     99.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      9604197      0.93%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total   1034578191                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             6555937                       # Number of function calls committed.
system.cpu2.commit.int_insts                238258440                       # Number of committed integer instructions.
system.cpu2.commit.loads                     58228435                       # Number of loads committed
system.cpu2.commit.membars                    3717304                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      3717304      1.48%      1.48% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       185423502     73.69%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             54      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       58230143     23.14%     98.31% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       4246943      1.69%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        251618042                       # Class of committed instruction
system.cpu2.commit.refs                      62477086                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  249140053                       # Number of Instructions Simulated
system.cpu2.committedOps                    251618042                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.299917                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.299917                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            689780718                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              1078952                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            72886715                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             522537606                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                84874114                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                280121232                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               9163269                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               509817                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              6658038                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                  149179577                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 92859831                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    961319505                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes              1453750                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     609535940                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles               20476344                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.139253                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          99039694                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          95268758                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.568978                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples        1070597371                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.577654                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.933855                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               671081738     62.68%     62.68% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               238865372     22.31%     84.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2               134076962     12.52%     97.52% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                12733643      1.19%     98.71% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2757185      0.26%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 7015371      0.66%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1369115      0.13%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                 2689432      0.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    8553      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total          1070597371                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         684280                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             9674542                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                97355303                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.388178                       # Inst execution rate
system.cpu2.iew.exec_refs                   103352973                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5063408                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               90623786                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts            108954712                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2134317                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts         11704258                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6727610                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          473277246                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             98289565                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          8401706                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            415848390                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                724139                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents             60506842                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               9163269                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             61431313                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       972195                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           11587                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           57                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          171                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     50726277                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2478959                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           171                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect      3823635                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       5850907                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                295304479                       # num instructions consuming a value
system.cpu2.iew.wb_count                    402543528                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.773087                       # average fanout of values written-back
system.cpu2.iew.wb_producers                228296037                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.375759                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     403549849                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               539592456                       # number of integer regfile reads
system.cpu2.int_regfile_writes              304647033                       # number of integer regfile writes
system.cpu2.ipc                              0.232563                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.232563                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          3717774      0.88%      0.88% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            314380123     74.10%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  86      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           101075667     23.82%     98.80% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5076350      1.20%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             424250096                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1657105                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.003906                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 901192     54.38%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                755895     45.62%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   18      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             422189427                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        1921720749                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    402543528                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        694936531                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 465453418                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                424250096                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            7823828                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined      221659204                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           966081                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       2865409                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     89540361                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples   1070597371                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.396274                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.883073                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          823790246     76.95%     76.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1          132846197     12.41%     89.36% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           79296078      7.41%     96.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           18921985      1.77%     98.53% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            7345447      0.69%     99.22% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            5203592      0.49%     99.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            2103882      0.20%     99.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             696804      0.07%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             393140      0.04%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total     1070597371                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.396021                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          5213976                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          802599                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads           108954712                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6727610                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    470                       # number of misc regfile reads
system.cpu2.numCycles                      1071281651                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   305333690                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              235624481                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            186758486                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3024046                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                92987481                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              55774388                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents              1018012                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            657298714                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             498927012                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          374235867                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                276468713                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               4576956                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               9163269                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             66441168                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps               187477381                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       657298714                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles     389912259                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts           2276762                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 23586770                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts       2278725                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  1499172240                       # The number of ROB reads
system.cpu2.rob.rob_writes                  984539114                       # The number of ROB writes
system.cpu2.timesIdled                           5670                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            91.896499                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               76303869                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            83032400                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          7664237                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         96424776                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits           6606012                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups        6618505                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           12493                       # Number of indirect misses.
system.cpu3.branchPred.lookups              133560150                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted       128911                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1674                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          7446495                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  58347030                       # Number of branches committed
system.cpu3.commit.bw_lim_events             11044457                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3785795                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts      212761109                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           238516805                       # Number of instructions committed
system.cpu3.commit.committedOps             240408447                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    881823823                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.272626                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.089002                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    787322479     89.28%     89.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     47667945      5.41%     94.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2     17186124      1.95%     96.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3     11039892      1.25%     97.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      3773378      0.43%     98.32% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      2048205      0.23%     98.55% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       631016      0.07%     98.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1110327      0.13%     98.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8     11044457      1.25%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    881823823                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls             5789247                       # Number of function calls committed.
system.cpu3.commit.int_insts                227931309                       # Number of committed integer instructions.
system.cpu3.commit.loads                     55623623                       # Number of loads committed
system.cpu3.commit.membars                    2837780                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2837780      1.18%      1.18% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       177977490     74.03%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             66      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       55625297     23.14%     98.35% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3967718      1.65%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        240408447                       # Class of committed instruction
system.cpu3.commit.refs                      59593015                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  238516805                       # Number of Instructions Simulated
system.cpu3.committedOps                    240408447                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.840346                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.840346                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            576731993                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               219737                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            66355939                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             485602560                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                71756040                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                252097233                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               7447065                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               198419                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              7338361                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                  133560150                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 80340939                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    823348255                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes              1342418                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     551177598                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles               15329614                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.145810                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          84357630                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          82909881                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.601731                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         915370692                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.609417                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.939211                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               555542006     60.69%     60.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               210650855     23.01%     83.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2               126895605     13.86%     97.57% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                10247029      1.12%     98.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 2567489      0.28%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 6235406      0.68%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1415577      0.15%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                 1815373      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1352      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           915370692                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         616247                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             7965508                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                92097927                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.433809                       # Inst execution rate
system.cpu3.iew.exec_refs                    98722573                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   4778871                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               90458780                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts            103842599                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1758025                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          4484679                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6391455                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          452358312                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             93943702                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          7500929                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            397363041                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                839947                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents             59019201                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               7447065                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             60097932                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       941992                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           11856                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          113                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     48218976                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2422063                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           113                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect      3346463                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       4619045                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                285673321                       # num instructions consuming a value
system.cpu3.iew.wb_count                    384947486                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.771734                       # average fanout of values written-back
system.cpu3.iew.wb_producers                220463877                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.420254                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     386110720                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               516562219                       # number of integer regfile reads
system.cpu3.int_regfile_writes              292603298                       # number of integer regfile writes
system.cpu3.ipc                              0.260393                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.260393                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2838288      0.70%      0.70% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            300565214     74.24%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 114      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            96668852     23.88%     98.82% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4791406      1.18%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             404863970                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1955198                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.004829                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                1203769     61.57%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                751403     38.43%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   26      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             403980880                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        1728024934                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    384947486                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        664308265                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 446204882                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                404863970                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            6153430                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined      211949865                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           971104                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2367635                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     87233989                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    915370692                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.442295                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.949036                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          686816134     75.03%     75.03% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1          120169599     13.13%     88.16% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           72703225      7.94%     96.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           18600880      2.03%     98.13% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            7666268      0.84%     98.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            5217490      0.57%     99.54% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            3036932      0.33%     99.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             770145      0.08%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             390019      0.04%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      915370692                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.441998                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          4690994                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          851256                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads           103842599                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6391455                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    508                       # number of misc regfile reads
system.cpu3.numCycles                       915986939                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   460629207                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              239644843                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            179096851                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3134415                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                78153169                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              55136761                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               979314                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            621238394                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             469663077                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          355236154                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                250689930                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               4672744                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               7447065                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             65915023                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps               176139303                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       621238394                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles     273520662                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts           1893703                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 23500875                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts       1895809                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  1323945945                       # The number of ROB reads
system.cpu3.rob.rob_writes                  940094123                       # The number of ROB writes
system.cpu3.timesIdled                           5407                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         49883528                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               247073                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            53587453                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull            3252748                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1304031                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     74976884                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     149377312                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2413332                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       675466                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     31083382                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     27749457                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     64453239                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       28424923                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 688414278500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           74841012                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5185451                       # Transaction distribution
system.membus.trans_dist::WritebackClean          273                       # Transaction distribution
system.membus.trans_dist::CleanEvict         69228569                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            22226                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5952                       # Transaction distribution
system.membus.trans_dist::ReadExReq             93583                       # Transaction distribution
system.membus.trans_dist::ReadExResp            93507                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      74841014                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           105                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    224311692                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              224311692                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   5127695552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              5127695552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             4515                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          74962880                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                74962880    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            74962880                       # Request fanout histogram
system.membus.respLayer1.occupancy       385625189254                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             56.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        190695969227                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              27.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                608                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          305                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    500897065.573770                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   1416440752.560291                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          305    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        52000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   6087705500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            305                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   535640673500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 152773605000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 688414278500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     92853240                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        92853240                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     92853240                       # number of overall hits
system.cpu2.icache.overall_hits::total       92853240                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         6591                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          6591                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         6591                       # number of overall misses
system.cpu2.icache.overall_misses::total         6591                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    606021500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    606021500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    606021500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    606021500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     92859831                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     92859831                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     92859831                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     92859831                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000071                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000071                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000071                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000071                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 91946.821423                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 91946.821423                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 91946.821423                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 91946.821423                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1846                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               22                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    83.909091                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         6028                       # number of writebacks
system.cpu2.icache.writebacks::total             6028                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          563                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          563                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          563                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          563                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         6028                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         6028                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         6028                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         6028                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    560046000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    560046000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    560046000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    560046000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000065                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000065                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000065                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000065                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 92907.431984                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 92907.431984                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 92907.431984                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 92907.431984                       # average overall mshr miss latency
system.cpu2.icache.replacements                  6028                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     92853240                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       92853240                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         6591                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         6591                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    606021500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    606021500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     92859831                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     92859831                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000071                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000071                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 91946.821423                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 91946.821423                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          563                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          563                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         6028                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         6028                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    560046000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    560046000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000065                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000065                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 92907.431984                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 92907.431984                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 688414278500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           93252889                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             6060                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         15388.265512                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        185725690                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       185725690                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 688414278500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     78558585                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        78558585                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     78558585                       # number of overall hits
system.cpu2.dcache.overall_hits::total       78558585                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     16774861                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      16774861                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     16774861                       # number of overall misses
system.cpu2.dcache.overall_misses::total     16774861                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 1668761177025                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1668761177025                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 1668761177025                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1668761177025                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     95333446                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     95333446                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     95333446                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     95333446                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.175960                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.175960                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.175960                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.175960                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 99479.881057                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 99479.881057                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 99479.881057                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 99479.881057                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     99118202                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       440700                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          1100806                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           5334                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    90.041481                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    82.620922                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      6920480                       # number of writebacks
system.cpu2.dcache.writebacks::total          6920480                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      9845583                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      9845583                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      9845583                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      9845583                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      6929278                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      6929278                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      6929278                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      6929278                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 831021418164                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 831021418164                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 831021418164                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 831021418164                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.072685                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.072685                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.072685                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.072685                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 119929.005326                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 119929.005326                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 119929.005326                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 119929.005326                       # average overall mshr miss latency
system.cpu2.dcache.replacements               6920477                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     76762678                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       76762678                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     15562762                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     15562762                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 1566669254000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1566669254000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     92325440                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     92325440                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.168564                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.168564                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 100667.815520                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 100667.815520                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      8747915                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      8747915                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      6814847                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      6814847                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 821350254500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 821350254500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.073813                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.073813                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 120523.652915                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 120523.652915                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1795907                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1795907                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1212099                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1212099                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 102091923025                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 102091923025                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3008006                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3008006                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.402958                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.402958                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 84227.379962                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 84227.379962                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1097668                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1097668                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       114431                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       114431                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   9671163664                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   9671163664                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.038042                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.038042                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 84515.242059                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 84515.242059                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data      1235481                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1235481                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         3833                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         3833                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data    135142500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    135142500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data      1239314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1239314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.003093                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.003093                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 35257.631098                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 35257.631098                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          303                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          303                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         3530                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         3530                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data    124351000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    124351000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.002848                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.002848                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 35226.912181                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35226.912181                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data      1237146                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      1237146                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1729                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1729                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     34910500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     34910500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data      1238875                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      1238875                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.001396                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.001396                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 20191.150954                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 20191.150954                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1712                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1712                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     33265500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     33265500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.001382                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.001382                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 19430.782710                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 19430.782710                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1757500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1757500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1690500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1690500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          356                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            356                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1352                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1352                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     47441998                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     47441998                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1708                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1708                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.791569                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.791569                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 35090.235207                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 35090.235207                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1352                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1352                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     46089998                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     46089998                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.791569                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.791569                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 34090.235207                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 34090.235207                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 688414278500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.470184                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           87986393                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          6929092                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            12.698113                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.470184                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.983443                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.983443                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        202555746                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       202555746                       # Number of data accesses
system.cpu3.numPwrStateTransitions                564                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          283                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    814208303.886926                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   2162972445.268180                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          283    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        25000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   8400651000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            283                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   457993328500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 230420950000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 688414278500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     80334632                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        80334632                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     80334632                       # number of overall hits
system.cpu3.icache.overall_hits::total       80334632                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         6307                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          6307                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         6307                       # number of overall misses
system.cpu3.icache.overall_misses::total         6307                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    535239000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    535239000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    535239000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    535239000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     80340939                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     80340939                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     80340939                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     80340939                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000079                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000079                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000079                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000079                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 84864.277787                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 84864.277787                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 84864.277787                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 84864.277787                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1281                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    71.166667                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5785                       # number of writebacks
system.cpu3.icache.writebacks::total             5785                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          522                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          522                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          522                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          522                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5785                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5785                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5785                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5785                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    499325000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    499325000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    499325000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    499325000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 86313.742437                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 86313.742437                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 86313.742437                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 86313.742437                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5785                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     80334632                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       80334632                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         6307                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         6307                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    535239000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    535239000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     80340939                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     80340939                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000079                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000079                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 84864.277787                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 84864.277787                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          522                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          522                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5785                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5785                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    499325000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    499325000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 86313.742437                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 86313.742437                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 688414278500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           80672455                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5817                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         13868.395221                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        160687663                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       160687663                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 688414278500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     74899582                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        74899582                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     74899582                       # number of overall hits
system.cpu3.dcache.overall_hits::total       74899582                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     16454035                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      16454035                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     16454035                       # number of overall misses
system.cpu3.dcache.overall_misses::total     16454035                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 1621000015037                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1621000015037                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 1621000015037                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1621000015037                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     91353617                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     91353617                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     91353617                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     91353617                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.180114                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.180114                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.180114                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.180114                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 98516.869269                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 98516.869269                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 98516.869269                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 98516.869269                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     95445253                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       433062                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          1061950                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           5492                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    89.877351                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    78.853241                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      6187676                       # number of writebacks
system.cpu3.dcache.writebacks::total          6187676                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data     10257840                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     10257840                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data     10257840                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     10257840                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      6196195                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      6196195                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      6196195                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      6196195                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 745909118144                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 745909118144                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 745909118144                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 745909118144                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.067826                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.067826                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.067826                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.067826                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 120381.801758                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 120381.801758                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 120381.801758                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 120381.801758                       # average overall mshr miss latency
system.cpu3.dcache.replacements               6187675                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     73086091                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       73086091                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     15245641                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     15245641                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 1517308844000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1517308844000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     88331732                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     88331732                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.172595                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.172595                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 99524.109482                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 99524.109482                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      9163500                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      9163500                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      6082141                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      6082141                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 736110395000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 736110395000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.068856                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.068856                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 121028.170014                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 121028.170014                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1813491                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1813491                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1208394                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1208394                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 103691171037                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 103691171037                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3021885                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3021885                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.399881                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.399881                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 85809.074720                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 85809.074720                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1094340                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1094340                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       114054                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       114054                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   9798723144                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   9798723144                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.037743                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.037743                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 85913.016150                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 85913.016150                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       942414                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       942414                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         3774                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         3774                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data    137875000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    137875000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       946188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       946188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.003989                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.003989                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 36532.856386                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 36532.856386                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          308                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          308                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         3466                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         3466                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data    124028500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    124028500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.003663                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.003663                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 35784.333526                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35784.333526                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       944309                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       944309                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1475                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1475                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     30046000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     30046000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       945784                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       945784                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.001560                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001560                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 20370.169492                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 20370.169492                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1453                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1453                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     28642000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     28642000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.001536                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001536                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data 19712.319339                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 19712.319339                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1122000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1122000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1073000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1073000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          358                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            358                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1316                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1316                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     49818998                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     49818998                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1674                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1674                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.786141                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.786141                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 37856.381459                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 37856.381459                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1316                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1316                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     48502998                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     48502998                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.786141                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.786141                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 36856.381459                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 36856.381459                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 688414278500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.451808                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           83005862                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          6196407                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.395805                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.451808                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.982869                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.982869                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        192690909                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       192690909                       # Number of data accesses
system.cpu0.numPwrStateTransitions                140                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           70                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    33528142.857143                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   26803970.035569                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           70    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       230000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    165689000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             70                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   686067308500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2346970000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 688414278500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    103093833                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       103093833                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    103093833                       # number of overall hits
system.cpu0.icache.overall_hits::total      103093833                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       447971                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        447971                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       447971                       # number of overall misses
system.cpu0.icache.overall_misses::total       447971                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  11407774991                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  11407774991                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  11407774991                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  11407774991                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    103541804                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    103541804                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    103541804                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    103541804                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004326                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004326                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004326                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004326                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 25465.431894                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 25465.431894                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 25465.431894                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 25465.431894                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         5035                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              128                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    39.335938                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       404323                       # number of writebacks
system.cpu0.icache.writebacks::total           404323                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        43600                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        43600                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        43600                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        43600                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       404371                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       404371                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       404371                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       404371                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  10219528493                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  10219528493                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  10219528493                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  10219528493                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003905                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003905                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003905                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003905                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 25272.654303                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 25272.654303                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 25272.654303                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 25272.654303                       # average overall mshr miss latency
system.cpu0.icache.replacements                404323                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    103093833                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      103093833                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       447971                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       447971                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  11407774991                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  11407774991                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    103541804                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    103541804                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004326                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004326                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 25465.431894                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 25465.431894                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        43600                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        43600                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       404371                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       404371                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  10219528493                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  10219528493                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003905                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003905                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 25272.654303                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 25272.654303                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 688414278500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999490                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          103498438                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           404404                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           255.928324                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999490                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999984                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        207487980                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       207487980                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 688414278500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     89661762                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        89661762                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     89661762                       # number of overall hits
system.cpu0.dcache.overall_hits::total       89661762                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     19127128                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      19127128                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     19127128                       # number of overall misses
system.cpu0.dcache.overall_misses::total     19127128                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1841737926957                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1841737926957                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1841737926957                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1841737926957                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    108788890                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    108788890                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    108788890                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    108788890                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.175819                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.175819                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.175819                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.175819                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 96289.308408                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 96289.308408                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 96289.308408                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 96289.308408                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    107029414                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       371552                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1266803                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4627                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    84.487812                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    80.300843                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      9558002                       # number of writebacks
system.cpu0.dcache.writebacks::total          9558002                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9562709                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9562709                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9562709                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9562709                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      9564419                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      9564419                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      9564419                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      9564419                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1056888614915                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1056888614915                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1056888614915                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1056888614915                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.087917                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.087917                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.087917                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.087917                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 110502.124062                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 110502.124062                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 110502.124062                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 110502.124062                       # average overall mshr miss latency
system.cpu0.dcache.replacements               9558001                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     86605846                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       86605846                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     17763285                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     17763285                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1731374078500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1731374078500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    104369131                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    104369131                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.170197                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.170197                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 97469.250676                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 97469.250676                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8366105                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8366105                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9397180                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9397180                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1045083800500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1045083800500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090038                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090038                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 111212.491460                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 111212.491460                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3055916                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3055916                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1363843                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1363843                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 110363848457                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 110363848457                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4419759                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4419759                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.308579                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.308579                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 80921.226605                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 80921.226605                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1196604                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1196604                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       167239                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       167239                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  11804814415                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  11804814415                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.037839                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037839                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 70586.492475                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 70586.492475                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1471960                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1471960                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         8835                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         8835                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    196099500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    196099500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1480795                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1480795                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.005966                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.005966                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 22195.755518                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 22195.755518                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5283                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5283                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         3552                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3552                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    129902000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    129902000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002399                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002399                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 36571.509009                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36571.509009                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1462880                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1462880                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1517                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1517                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     33960000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     33960000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1464397                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1464397                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.001036                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.001036                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 22386.288728                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 22386.288728                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1503                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1503                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     32463000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     32463000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.001026                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.001026                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 21598.802395                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 21598.802395                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       148000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       148000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       142000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       142000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        21234                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          21234                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3012                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3012                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     80670994                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     80670994                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        24246                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        24246                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.124227                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.124227                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 26783.198539                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 26783.198539                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3011                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3011                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     77658994                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     77658994                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.124185                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.124185                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 25791.761541                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 25791.761541                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 688414278500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.986485                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          102210870                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          9565464                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.685406                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.986485                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999578                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999578                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        233082088                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       233082088                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 688414278500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              343099                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1184843                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 990                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              761839                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1013                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              642100                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1113                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              627005                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3562002                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             343099                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1184843                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                990                       # number of overall hits
system.l2.overall_hits::.cpu1.data             761839                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1013                       # number of overall hits
system.l2.overall_hits::.cpu2.data             642100                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1113                       # number of overall hits
system.l2.overall_hits::.cpu3.data             627005                       # number of overall hits
system.l2.overall_hits::total                 3562002                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             61245                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           8367913                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4876                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           7171314                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              5015                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           6273919                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4672                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           5556466                       # number of demand (read+write) misses
system.l2.demand_misses::total               27445420                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            61245                       # number of overall misses
system.l2.overall_misses::.cpu0.data          8367913                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4876                       # number of overall misses
system.l2.overall_misses::.cpu1.data          7171314                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             5015                       # number of overall misses
system.l2.overall_misses::.cpu2.data          6273919                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4672                       # number of overall misses
system.l2.overall_misses::.cpu3.data          5556466                       # number of overall misses
system.l2.overall_misses::total              27445420                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5454642870                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1017982517151                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    492535978                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 899704184068                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    536820951                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 802701275131                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    475478455                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 719203753812                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3446551208416                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5454642870                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1017982517151                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    492535978                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 899704184068                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    536820951                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 802701275131                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    475478455                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 719203753812                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3446551208416                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          404344                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         9552756                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5866                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7933153                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            6028                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         6916019                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5785                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         6183471                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31007422                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         404344                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        9552756                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5866                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7933153                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           6028                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        6916019                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5785                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        6183471                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31007422                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.151468                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.875968                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.831231                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.903968                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.831951                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.907158                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.807606                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.898600                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.885124                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.151468                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.875968                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.831231                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.903968                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.831951                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.907158                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.807606                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.898600                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.885124                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89062.664217                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 121653.095240                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 101012.300656                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 125458.763076                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 107043.061017                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 127942.562716                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 101771.929580                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 129435.463802                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 125578.373675                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89062.664217                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 121653.095240                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 101012.300656                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 125458.763076                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 107043.061017                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 127942.562716                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 101771.929580                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 129435.463802                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 125578.373675                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           59851858                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   4345883                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      13.772082                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  47483066                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5185402                       # number of writebacks
system.l2.writebacks::total                   5185402                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            312                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         160607                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            758                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         152319                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            748                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         140122                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            700                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         136818                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              592384                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           312                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        160607                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           758                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        152319                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           748                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        140122                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           700                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        136818                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             592384                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        60933                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      8207306                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4118                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      7018995                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         4267                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      6133797                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3972                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      5419648                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          26853036                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        60933                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      8207306                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4118                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      7018995                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         4267                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      6133797                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3972                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      5419648                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     48666842                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         75519878                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4823649375                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 923416202669                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    394947980                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 817665465125                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    436101959                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 730392033428                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    379741462                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 654126260897                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 3131634402895                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4823649375                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 923416202669                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    394947980                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 817665465125                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    436101959                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 730392033428                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    379741462                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 654126260897                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 4976172194843                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 8107806597738                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.150696                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.859156                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.702012                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.884767                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.707863                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.886897                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.686603                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.876473                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.866020                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.150696                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.859156                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.702012                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.884767                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.707863                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.886897                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.686603                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.876473                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.435542                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79163.168972                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 112511.487042                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 95907.717339                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 116493.239435                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 102203.411999                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 119076.655688                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 95604.597684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 120695.340527                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 116621.241743                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79163.168972                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 112511.487042                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 95907.717339                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 116493.239435                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 102203.411999                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 119076.655688                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 95604.597684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 120695.340527                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 102249.745213                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 107359.900631                       # average overall mshr miss latency
system.l2.replacements                      101798406                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5512308                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5512308                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           49                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             49                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5512357                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5512357                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000009                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000009                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           49                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           49                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000009                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000009                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     24136521                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24136521                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          273                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            273                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     24136794                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24136794                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000011                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000011                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          273                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          273                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000011                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000011                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     48666842                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       48666842                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 4976172194843                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 4976172194843                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 102249.745213                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 102249.745213                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             498                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             490                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             312                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             262                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1562                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          4539                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          7295                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          4515                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          3945                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              20294                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     20573979                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     27682967                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     18959487                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     14646986                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     81863419                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         5037                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         7785                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         4827                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         4207                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            21856                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.901132                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.937058                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.935364                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.937723                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.928532                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4532.711831                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3794.786429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  4199.221927                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  3712.797465                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4033.873017                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          182                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          268                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data          198                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data          167                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             815                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         4357                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         7027                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         4317                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         3778                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         19479                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     99244929                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    158979874                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     99716445                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     86762931                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    444704179                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.864999                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.902633                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.894344                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.898027                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.891243                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 22778.271517                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 22624.146008                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 23098.551077                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 22965.307305                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 22829.928590                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            56                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            46                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            59                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            56                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                217                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          884                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          914                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          890                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          798                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3486                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      4237499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      3410996                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      3045500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      2436499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     13130494                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          940                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          960                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          949                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          854                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3703                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.940426                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.952083                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.937829                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.934426                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.941399                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4793.550905                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3731.943107                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  3421.910112                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  3053.256892                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3766.636259                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           36                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           27                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           30                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data           23                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total           116                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          848                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          887                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          860                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          775                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         3370                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     19145997                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     19206990                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     18785000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     16669491                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     73807478                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.902128                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.923958                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.906217                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.907494                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.910073                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 22577.826651                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21653.878241                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 21843.023256                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21509.020645                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21901.328783                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            59531                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            23816                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            24721                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            25196                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                133264                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         105179                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          87044                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          86380                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          85884                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              364487                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  10713460382                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   9068475933                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   9110620413                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   9254274933                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   38146831661                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       164710                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       110860                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       111101                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       111080                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            497751                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.638571                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.785170                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.777491                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.773172                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.732268                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101859.310147                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 104182.665468                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 105471.410199                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 107753.189570                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104658.963587                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        70633                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        68203                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        66302                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        66383                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           271521                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        34546                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        18841                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        20078                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        19501                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          92966                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3943506384                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2785045936                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2987345419                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2909591938                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12625489677                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.209738                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.169953                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.180718                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.175558                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.186772                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 114152.329763                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 147818.371424                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 148787.001644                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 149202.191580                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 135807.603608                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        343099                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           990                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1013                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1113                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             346215                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        61245                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4876                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         5015                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4672                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            75808                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5454642870                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    492535978                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    536820951                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    475478455                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6959478254                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       404344                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5866                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         6028                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5785                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         422023                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.151468                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.831231                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.831951                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.807606                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.179630                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89062.664217                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 101012.300656                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 107043.061017                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 101771.929580                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91804.008205                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          312                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          758                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          748                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          700                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2518                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        60933                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4118                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         4267                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3972                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        73290                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4823649375                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    394947980                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    436101959                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    379741462                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6034440776                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.150696                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.702012                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.707863                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.686603                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.173664                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79163.168972                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 95907.717339                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 102203.411999                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 95604.597684                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82336.482139                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1125312                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       738023                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       617379                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       601809                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3082523                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      8262734                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      7084270                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      6187539                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      5470582                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        27005125                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1007269056769                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 890635708135                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 793590654718                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 709949478879                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 3401444898501                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9388046                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      7822293                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      6804918                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      6072391                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30087648                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.880134                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.905651                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.909275                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.900894                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.897549                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 121905.056700                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 125720.181209                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 128256.267107                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 129775.859110                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 125955.532459                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        89974                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        84116                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        73820                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        70435                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       318345                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      8172760                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      7000154                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      6113719                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      5400147                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     26686780                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 919472696285                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 814880419189                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 727404688009                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 651216668959                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 3112974472442                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.870550                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.894898                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.898427                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.889295                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.886968                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 112504.551251                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 116408.927459                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 118979.084254                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 120592.396644                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 116648.560540                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          125                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               126                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          200                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            6                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            5                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             218                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      5657249                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       417249                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      6074498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          325                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            6                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            5                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           344                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.615385                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.875000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.633721                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 28286.245000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data        59607                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 27864.669725                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          112                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          114                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           88                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          104                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1708248                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       104500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       121247                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       106500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2040495                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.270769                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.625000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.302326                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19411.909091                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        20900                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20207.833333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        21300                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19620.144231                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 688414278500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 688414278500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999981                       # Cycle average of tags in use
system.l2.tags.total_refs                   108148026                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 101798709                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.062371                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.335410                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.109496                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        1.863362                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005025                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.109458                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.003847                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.868161                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.004971                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.782938                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    29.917313                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.458366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001711                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.029115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.017335                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.013565                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.012233                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.467458                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            45                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.703125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.296875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 587260269                       # Number of tag accesses
system.l2.tags.data_accesses                587260269                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 688414278500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3900288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     525336448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        263616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     449266688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        273088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     392596160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        254208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     346893632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   3077025088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         4795809216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3900288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       263616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       273088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       254208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4691200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    331868864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       331868864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          60942                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        8208382                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4119                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        7019792                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           4267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        6134315                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3972                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        5420213                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     48078517                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            74934519                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5185451                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5185451                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5665612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        763110912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           382932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        652610938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           396691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        570290554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           369266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        503902436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4469728743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            6966458085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5665612                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       382932                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       396691                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       369266                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6814501                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      482077253                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            482077253                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      482077253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5665612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       763110912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          382932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       652610938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          396691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       570290554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          369266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       503902436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4469728743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7448535337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5162088.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     60926.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   8141772.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4119.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   6989672.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      4267.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   6101478.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3972.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   5389897.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  47936330.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000447613250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       321176                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       321176                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            88710079                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4880681                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    74934521                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5185724                       # Number of write requests accepted
system.mem_ctrls.readBursts                  74934521                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5185724                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 302088                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 23636                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           4522788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           4487172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           4404292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           4304876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           4414553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           5197469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           5284262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           5113233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           5110984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           5142101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          5146100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          4937279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          4184057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          4189666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          4071041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          4122560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            318286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            322565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            321480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            320850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            326955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            335190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            339495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            334702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            331369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            338526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           354489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           340649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           295246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           294984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           292984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           294320                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       9.72                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      29.41                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 4066735912340                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               373162165000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            5466094031090                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     54490.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                73240.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       139                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 48996332                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3241202                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              74934521                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5185724                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2195360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2623433                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3326591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3317489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3619370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 3680377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 3267841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 3260026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 3123625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2971456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                4995371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               12592473                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               16299245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                4231805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                2435007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                1365242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 736723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 366748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 140756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  83495                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  94015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 174227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 225790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 250160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 260322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 265038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 267075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 269210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 270522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 273890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 270761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 269846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 268818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 268281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 267837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 269715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  61233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  37506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  27159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  21922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  19102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  17632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  32305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  45784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  52832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  56215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  58989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  60933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  62468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  63459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  64411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  65907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  67455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  68652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  68709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  67718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  65151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  62080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  21765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   6599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    258                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     27556992                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    185.319489                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   151.600643                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   142.561742                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      6931113     25.15%     25.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     16718069     60.67%     85.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1335593      4.85%     90.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1533761      5.57%     96.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       440121      1.60%     97.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       131093      0.48%     98.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       133146      0.48%     98.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        74913      0.27%     99.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       259183      0.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     27556992                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       321176                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     232.372609                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    142.058308                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    270.033887                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        170965     53.23%     53.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255        47101     14.67%     67.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383        49825     15.51%     83.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511        22631      7.05%     90.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639        11046      3.44%     93.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767         6138      1.91%     95.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895         3580      1.11%     96.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023         2386      0.74%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151         1799      0.56%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279         1391      0.43%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407         1079      0.34%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535          824      0.26%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663          637      0.20%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791          457      0.14%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919          349      0.11%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047          263      0.08%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          193      0.06%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303          155      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431          108      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559           78      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687           62      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815           47      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943           26      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           15      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        321176                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       321176                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.072465                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.067432                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.425283                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           310051     96.54%     96.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3262      1.02%     97.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4898      1.53%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2011      0.63%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              682      0.21%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              201      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               54      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               12      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        321176                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             4776475712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                19333632                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               330373760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              4795809344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            331886336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      6938.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       479.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   6966.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    482.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        57.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    54.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  688414369000                       # Total gap between requests
system.mem_ctrls.avgGap                       8592.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3899264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    521073408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       263616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    447339008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       273088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    390494592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       254208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    344953408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   3067925120                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    330373760                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5664124.237074492499                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 756918361.913378000259                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 382932.208457962726                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 649810763.621457934380                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 396691.365256160905                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 567237787.180789828300                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 369266.018935428001                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 501084040.196879744530                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4456510005.406577110291                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 479905444.029804468155                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        60942                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      8208382                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4119                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      7019792                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         4267                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      6134315                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3972                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      5420213                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     48078519                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5185724                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2298766686                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 581644207498                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    220583006                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 524832847336                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    255387057                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 474385815247                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    212043048                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 427799841773                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 3454444539439                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 19620268288623                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37720.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     70859.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     53552.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     74764.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     59851.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     77333.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     53384.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     78926.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     71850.06                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3783515.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          97491337860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          51817886340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        263493046320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13272199740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     54342780960.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     312059363760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1564250400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       794040865380                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1153.434625                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1540018303                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  22987640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 663886620197                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          99265563600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          52760898300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        269382518160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13673910060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     54342780960.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     311034027810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2427691200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       802887390090                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1166.285208                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3799570541                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  22987640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 661627067959                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                568                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          285                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    263521622.807018                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   693923929.257731                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          285    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   2989117000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            285                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   613310616000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  75103662500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 688414278500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     99226431                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        99226431                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     99226431                       # number of overall hits
system.cpu1.icache.overall_hits::total       99226431                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6428                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6428                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6428                       # number of overall misses
system.cpu1.icache.overall_misses::total         6428                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    556155000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    556155000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    556155000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    556155000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     99232859                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     99232859                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     99232859                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     99232859                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000065                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000065                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000065                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000065                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 86520.690728                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 86520.690728                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 86520.690728                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 86520.690728                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1282                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    85.466667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5866                       # number of writebacks
system.cpu1.icache.writebacks::total             5866                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          562                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          562                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          562                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          562                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5866                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5866                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5866                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5866                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    514831500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    514831500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    514831500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    514831500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000059                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000059                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000059                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000059                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 87765.342653                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 87765.342653                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 87765.342653                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 87765.342653                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5866                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     99226431                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       99226431                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6428                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6428                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    556155000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    556155000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     99232859                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     99232859                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000065                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000065                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 86520.690728                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 86520.690728                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          562                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          562                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5866                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5866                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    514831500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    514831500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000059                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000059                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 87765.342653                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 87765.342653                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 688414278500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          100169325                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5898                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         16983.608850                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        198471584                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       198471584                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 688414278500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     81860845                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        81860845                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     81860845                       # number of overall hits
system.cpu1.dcache.overall_hits::total       81860845                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     17388039                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      17388039                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     17388039                       # number of overall misses
system.cpu1.dcache.overall_misses::total     17388039                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1723409332968                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1723409332968                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1723409332968                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1723409332968                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     99248884                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     99248884                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     99248884                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     99248884                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.175196                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.175196                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.175196                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.175196                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 99114.646164                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 99114.646164                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 99114.646164                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 99114.646164                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    101238122                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       364756                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1137299                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4510                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    89.016276                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    80.877162                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7936947                       # number of writebacks
system.cpu1.dcache.writebacks::total          7936947                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9442342                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9442342                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9442342                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9442342                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      7945697                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      7945697                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      7945697                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      7945697                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 931220277630                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 931220277630                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 931220277630                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 931220277630                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.080058                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.080058                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.080058                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.080058                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 117198.060489                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 117198.060489                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 117198.060489                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 117198.060489                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7936945                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     80073496                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       80073496                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     16164858                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     16164858                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1621847948500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1621847948500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     96238354                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     96238354                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.167967                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.167967                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 100331.716400                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 100331.716400                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      8336454                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      8336454                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      7828404                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      7828404                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 921503215000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 921503215000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.081344                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.081344                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 117712.782197                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 117712.782197                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1787349                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1787349                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1223181                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1223181                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 101561384468                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 101561384468                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3010530                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3010530                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.406301                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.406301                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 83030.544513                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 83030.544513                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1105888                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1105888                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       117293                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       117293                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   9717062630                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   9717062630                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.038961                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.038961                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 82844.352434                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 82844.352434                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1447249                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1447249                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         3985                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         3985                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    145169500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    145169500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1451234                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1451234                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.002746                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.002746                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 36428.983689                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 36428.983689                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          312                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          312                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         3673                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         3673                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    132819000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    132819000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002531                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002531                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 36160.903893                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36160.903893                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1449020                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1449020                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1714                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1714                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     34958000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     34958000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1450734                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1450734                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.001181                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.001181                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 20395.565928                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 20395.565928                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1688                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1688                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     33322000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     33322000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.001164                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.001164                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 19740.521327                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 19740.521327                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1241000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1241000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1189000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1189000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          342                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            342                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1338                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1338                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     48453497                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     48453497                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1680                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1680                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.796429                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.796429                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 36213.375934                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 36213.375934                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1338                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1338                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     47115497                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     47115497                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.796429                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.796429                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 35213.375934                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 35213.375934                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 688414278500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.971568                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           92739114                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7942645                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.676100                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.971568                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999111                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999111                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        212247681                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       212247681                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 688414278500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30555940                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10697759                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     25512727                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        96613131                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         76209314                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              21                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           23816                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          6182                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          29998                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          174                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          174                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           499092                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          499092                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        422051                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30133889                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          344                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          344                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1213039                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     28689597                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        17598                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     23831324                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        18084                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     20778237                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        17355                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     18578744                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              93143978                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     51754688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1223088640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       750848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1015686656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       771584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    885535616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       740480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    791753216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3970081728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       178060091                       # Total snoops (count)
system.tol2bus.snoopTraffic                 334925248                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        210517291                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.156297                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.418387                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              180562540     85.77%     85.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1               28338168     13.46%     99.23% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 549552      0.26%     99.49% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 802233      0.38%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 264798      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          210517291                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        64373994003                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       10406888734                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           9403661                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        9306615518                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           9008182                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14362094037                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         606712187                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11929669772                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           9166089                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            31521                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
