Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Jun  9 20:02:42 2025
| Host         : LOREFARM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file trq_adc_top_control_sets_placed.rpt
| Design       : trq_adc_top
| Device       : xc7z010
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            4 |
|      4 |            2 |
|      7 |            1 |
|     10 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |               5 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              22 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------+-----------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal          |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+---------------------------------+-----------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                 |                       |                1 |              1 |
|  clk_IBUF_BUFG |                                 | adc_inst/done_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG |                                 | rst_IBUF              |                1 |              1 |
|  clk_IBUF_BUFG | adc_inst/digital_out[7]_i_1_n_0 | adc_inst/done1        |                1 |              1 |
|  clk_IBUF_BUFG |                                 | adc_inst/phase_0      |                1 |              4 |
|  clk_IBUF_BUFG | adc_inst/bit_count[3]_i_1_n_0   | adc_inst/done1        |                1 |              4 |
|  clk_IBUF_BUFG | adc_inst/digital_out[6]_i_1_n_0 | adc_inst/done1        |                1 |              7 |
|  clk_IBUF_BUFG | adc_inst/dac_value[9]_i_2_n_0   | adc_inst/done1        |                6 |             10 |
+----------------+---------------------------------+-----------------------+------------------+----------------+


