###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Fri Nov 25 23:44:22 2022
#  Design:            Integrator
#  Command:           optDesign -preCTS
###############################################################
Path 1: MET Setup Check with Pin Delay2_reg_reg[0][21]/CN 
Endpoint:   Delay2_reg_reg[0][21]/SD (v) checked with trailing edge of 'clk'
Beginpoint: In[0]                    (^) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.011
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                22.989
- Arrival Time                 20.896
= Slack Time                    2.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |             |       |   0.000 |    2.094 | 
     | csa_tree_add_125_31_groupi/g7524/A |   ^   | In[0]                            | IN_5VX1     | 0.003 |   0.003 |    2.096 | 
     | csa_tree_add_125_31_groupi/g7524/Q |   v   | csa_tree_add_125_31_groupi/n_0   | IN_5VX1     | 0.527 |   0.530 |    2.623 | 
     | csa_tree_add_125_31_groupi/g506/B  |   v   | csa_tree_add_125_31_groupi/n_0   | HA_5VX1     | 0.001 |   0.530 |    2.624 | 
     | csa_tree_add_125_31_groupi/g506/CO |   v   | csa_tree_add_125_31_groupi/n_474 | HA_5VX1     | 0.703 |   1.233 |    3.327 | 
     | csa_tree_add_125_31_groupi/g505/A  |   v   | csa_tree_add_125_31_groupi/n_474 | FA_5VX1     | 0.000 |   1.234 |    3.327 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.981 |   2.215 |    4.309 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |   2.215 |    4.309 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.888 |   3.103 |    5.197 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |   3.103 |    5.197 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |   3.992 |    6.086 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |   3.993 |    6.086 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |   4.895 |    6.989 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.001 |   4.896 |    6.989 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.897 |   5.793 |    7.886 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.001 |   5.793 |    7.887 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.935 |   6.729 |    8.822 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |   6.729 |    8.823 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.887 |   7.616 |    9.710 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |   7.617 |    9.710 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.909 |   8.526 |   10.619 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.001 |   8.526 |   10.620 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.969 |   9.495 |   11.589 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |   9.496 |   11.590 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.149 |  10.645 |   12.739 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  10.647 |   12.741 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.944 |  11.591 |   13.684 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  11.591 |   13.685 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.887 |  12.479 |   14.572 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  12.479 |   14.573 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.881 |  13.360 |   15.454 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  13.361 |   15.454 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.894 |  14.255 |   16.348 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.000 |  14.255 |   16.349 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.891 |  15.146 |   17.240 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.001 |  15.147 |   17.240 | 
     | add_151_40/g516/CO                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.886 |  16.032 |   18.126 | 
     | add_151_40/g515/CI                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.001 |  16.033 |   18.127 | 
     | add_151_40/g515/CO                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.840 |  16.873 |   18.966 | 
     | add_151_40/g514/CI                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.000 |  16.873 |   18.967 | 
     | add_151_40/g514/CO                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.878 |  17.752 |   19.845 | 
     | add_151_40/g513/CI                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.001 |  17.752 |   19.846 | 
     | add_151_40/g513/CO                 |   v   | add_151_40/n_36                  | FA_5VX1     | 0.889 |  18.641 |   20.735 | 
     | add_151_40/g512/CI                 |   v   | add_151_40/n_36                  | FA_5VX1     | 0.001 |  18.642 |   20.736 | 
     | add_151_40/g512/CO                 |   v   | add_151_40/n_38                  | FA_5VX1     | 0.850 |  19.492 |   21.585 | 
     | add_151_40/g511/CI                 |   v   | add_151_40/n_38                  | FA_5VX1     | 0.000 |  19.492 |   21.586 | 
     | add_151_40/g511/CO                 |   v   | add_151_40/n_40                  | FA_5VX1     | 0.799 |  20.291 |   22.384 | 
     | add_151_40/g510/A                  |   v   | add_151_40/n_40                  | EO3_5VX1    | 0.000 |  20.291 |   22.385 | 
     | add_151_40/g510/Q                  |   v   | Out[21]                          | EO3_5VX1    | 0.604 |  20.895 |   22.989 | 
     | Delay2_reg_reg[0][21]/SD           |   v   | Out[21]                          | SDFFRQ_5VX1 | 0.000 |  20.896 |   22.989 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   22.906 | 
     | Delay2_reg_reg[0][21]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   22.906 | 
     +-------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin Delay2_reg_reg[0][20]/CN 
Endpoint:   Delay2_reg_reg[0][20]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[0]                    (^) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.815
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.185
- Arrival Time                 20.602
= Slack Time                    2.583
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |             |       |   0.000 |    2.584 | 
     | csa_tree_add_125_31_groupi/g7524/A |   ^   | In[0]                            | IN_5VX1     | 0.003 |   0.003 |    2.586 | 
     | csa_tree_add_125_31_groupi/g7524/Q |   v   | csa_tree_add_125_31_groupi/n_0   | IN_5VX1     | 0.527 |   0.530 |    3.113 | 
     | csa_tree_add_125_31_groupi/g506/B  |   v   | csa_tree_add_125_31_groupi/n_0   | HA_5VX1     | 0.001 |   0.531 |    3.114 | 
     | csa_tree_add_125_31_groupi/g506/CO |   v   | csa_tree_add_125_31_groupi/n_474 | HA_5VX1     | 0.703 |   1.233 |    3.817 | 
     | csa_tree_add_125_31_groupi/g505/A  |   v   | csa_tree_add_125_31_groupi/n_474 | FA_5VX1     | 0.000 |   1.234 |    3.817 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.981 |   2.215 |    4.799 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |   2.216 |    4.799 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.888 |   3.103 |    5.687 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |   3.104 |    5.687 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |   3.992 |    6.576 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |   3.993 |    6.576 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |   4.895 |    7.479 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.001 |   4.896 |    7.479 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.897 |   5.793 |    8.376 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.001 |   5.793 |    8.377 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.935 |   6.729 |    9.312 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |   6.729 |    9.313 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.887 |   7.616 |   10.200 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |   7.617 |   10.200 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.909 |   8.526 |   11.109 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.001 |   8.526 |   11.110 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.969 |   9.495 |   12.079 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |   9.496 |   12.080 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.149 |  10.645 |   13.229 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  10.647 |   13.231 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.944 |  11.591 |   14.174 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  11.591 |   14.175 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.887 |  12.479 |   15.062 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  12.479 |   15.062 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.881 |  13.360 |   15.944 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  13.361 |   15.944 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.894 |  14.255 |   16.838 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.000 |  14.255 |   16.839 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.891 |  15.146 |   17.729 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.001 |  15.147 |   17.730 | 
     | add_151_40/g516/CO                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.886 |  16.032 |   18.616 | 
     | add_151_40/g515/CI                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.001 |  16.033 |   18.616 | 
     | add_151_40/g515/CO                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.840 |  16.873 |   19.456 | 
     | add_151_40/g514/CI                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.000 |  16.873 |   19.457 | 
     | add_151_40/g514/CO                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.878 |  17.752 |   20.335 | 
     | add_151_40/g513/CI                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.001 |  17.752 |   20.336 | 
     | add_151_40/g513/CO                 |   v   | add_151_40/n_36                  | FA_5VX1     | 0.889 |  18.641 |   21.225 | 
     | add_151_40/g512/CI                 |   v   | add_151_40/n_36                  | FA_5VX1     | 0.001 |  18.642 |   21.226 | 
     | add_151_40/g512/CO                 |   v   | add_151_40/n_38                  | FA_5VX1     | 0.850 |  19.492 |   22.075 | 
     | add_151_40/g511/CI                 |   v   | add_151_40/n_38                  | FA_5VX1     | 0.000 |  19.492 |   22.076 | 
     | add_151_40/g511/S                  |   ^   | Out[20]                          | FA_5VX1     | 1.110 |  20.602 |   23.185 | 
     | Delay2_reg_reg[0][20]/SD           |   ^   | Out[20]                          | SDFFRQ_5VX1 | 0.000 |  20.602 |   23.185 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   22.417 | 
     | Delay2_reg_reg[0][20]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   22.417 | 
     +-------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin Delay2_reg_reg[0][19]/CN 
Endpoint:   Delay2_reg_reg[0][19]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[0]                    (^) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.815
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.185
- Arrival Time                 19.770
= Slack Time                    3.416
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |             |       |   0.000 |    3.416 | 
     | csa_tree_add_125_31_groupi/g7524/A |   ^   | In[0]                            | IN_5VX1     | 0.003 |   0.003 |    3.419 | 
     | csa_tree_add_125_31_groupi/g7524/Q |   v   | csa_tree_add_125_31_groupi/n_0   | IN_5VX1     | 0.527 |   0.530 |    3.946 | 
     | csa_tree_add_125_31_groupi/g506/B  |   v   | csa_tree_add_125_31_groupi/n_0   | HA_5VX1     | 0.001 |   0.531 |    3.946 | 
     | csa_tree_add_125_31_groupi/g506/CO |   v   | csa_tree_add_125_31_groupi/n_474 | HA_5VX1     | 0.703 |   1.233 |    4.649 | 
     | csa_tree_add_125_31_groupi/g505/A  |   v   | csa_tree_add_125_31_groupi/n_474 | FA_5VX1     | 0.000 |   1.234 |    4.650 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.981 |   2.215 |    5.631 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |   2.216 |    5.631 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.888 |   3.103 |    6.519 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |   3.104 |    6.519 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |   3.992 |    7.408 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |   3.993 |    7.409 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |   4.895 |    8.311 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.001 |   4.896 |    8.312 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.897 |   5.793 |    9.209 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.001 |   5.793 |    9.209 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.935 |   6.729 |   10.145 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |   6.729 |   10.145 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.887 |   7.616 |   11.032 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |   7.617 |   11.032 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.909 |   8.526 |   11.942 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.001 |   8.526 |   11.942 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.969 |   9.495 |   12.911 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |   9.496 |   12.912 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.149 |  10.645 |   14.061 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  10.647 |   14.063 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.944 |  11.591 |   15.007 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  11.591 |   15.007 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.887 |  12.479 |   15.894 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  12.479 |   15.895 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.881 |  13.360 |   16.776 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  13.361 |   16.777 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.894 |  14.255 |   17.671 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.000 |  14.255 |   17.671 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.891 |  15.146 |   18.562 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.001 |  15.147 |   18.562 | 
     | add_151_40/g516/CO                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.886 |  16.032 |   19.448 | 
     | add_151_40/g515/CI                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.001 |  16.033 |   19.449 | 
     | add_151_40/g515/CO                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.840 |  16.873 |   20.289 | 
     | add_151_40/g514/CI                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.000 |  16.873 |   20.289 | 
     | add_151_40/g514/CO                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.878 |  17.752 |   21.167 | 
     | add_151_40/g513/CI                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.001 |  17.752 |   21.168 | 
     | add_151_40/g513/CO                 |   v   | add_151_40/n_36                  | FA_5VX1     | 0.889 |  18.641 |   22.057 | 
     | add_151_40/g512/CI                 |   v   | add_151_40/n_36                  | FA_5VX1     | 0.001 |  18.642 |   22.058 | 
     | add_151_40/g512/S                  |   ^   | Out[19]                          | FA_5VX1     | 1.128 |  19.770 |   23.185 | 
     | Delay2_reg_reg[0][19]/SD           |   ^   | Out[19]                          | SDFFRQ_5VX1 | 0.000 |  19.770 |   23.185 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   21.584 | 
     | Delay2_reg_reg[0][19]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   21.584 | 
     +-------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin Delay2_reg_reg[0][18]/CN 
Endpoint:   Delay2_reg_reg[0][18]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[0]                    (^) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.821
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.179
- Arrival Time                 18.927
= Slack Time                    4.252
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |             |       |   0.000 |    4.252 | 
     | csa_tree_add_125_31_groupi/g7524/A |   ^   | In[0]                            | IN_5VX1     | 0.003 |   0.003 |    4.255 | 
     | csa_tree_add_125_31_groupi/g7524/Q |   v   | csa_tree_add_125_31_groupi/n_0   | IN_5VX1     | 0.527 |   0.530 |    4.782 | 
     | csa_tree_add_125_31_groupi/g506/B  |   v   | csa_tree_add_125_31_groupi/n_0   | HA_5VX1     | 0.001 |   0.531 |    4.783 | 
     | csa_tree_add_125_31_groupi/g506/CO |   v   | csa_tree_add_125_31_groupi/n_474 | HA_5VX1     | 0.703 |   1.233 |    5.485 | 
     | csa_tree_add_125_31_groupi/g505/A  |   v   | csa_tree_add_125_31_groupi/n_474 | FA_5VX1     | 0.000 |   1.234 |    5.486 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.981 |   2.215 |    6.467 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |   2.216 |    6.468 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.888 |   3.103 |    7.355 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |   3.104 |    7.356 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |   3.992 |    8.244 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |   3.993 |    8.245 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |   4.895 |    9.147 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.001 |   4.896 |    9.148 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.897 |   5.793 |   10.045 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.001 |   5.793 |   10.045 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.935 |   6.729 |   10.981 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |   6.729 |   10.981 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.887 |   7.616 |   11.868 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |   7.617 |   11.869 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.909 |   8.526 |   12.778 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.001 |   8.526 |   12.778 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.969 |   9.495 |   13.747 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |   9.496 |   13.748 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.149 |  10.645 |   14.897 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  10.647 |   14.899 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.944 |  11.591 |   15.843 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  11.591 |   15.843 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.887 |  12.479 |   16.731 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  12.479 |   16.731 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.881 |  13.360 |   17.612 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  13.361 |   17.613 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.894 |  14.255 |   18.507 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.000 |  14.255 |   18.507 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.891 |  15.146 |   19.398 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.001 |  15.147 |   19.399 | 
     | add_151_40/g516/CO                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.886 |  16.032 |   20.284 | 
     | add_151_40/g515/CI                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.001 |  16.033 |   20.285 | 
     | add_151_40/g515/CO                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.840 |  16.873 |   21.125 | 
     | add_151_40/g514/CI                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.000 |  16.873 |   21.125 | 
     | add_151_40/g514/CO                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.878 |  17.752 |   22.004 | 
     | add_151_40/g513/CI                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.001 |  17.752 |   22.004 | 
     | add_151_40/g513/S                  |   ^   | Out[18]                          | FA_5VX1     | 1.175 |  18.927 |   23.179 | 
     | Delay2_reg_reg[0][18]/SD           |   ^   | Out[18]                          | SDFFRQ_5VX1 | 0.000 |  18.927 |   23.179 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   20.748 | 
     | Delay2_reg_reg[0][18]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   20.748 | 
     +-------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin Delay2_reg_reg[0][17]/CN 
Endpoint:   Delay2_reg_reg[0][17]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[0]                    (^) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.816
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.184
- Arrival Time                 18.001
= Slack Time                    5.182
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |             |       |   0.000 |    5.182 | 
     | csa_tree_add_125_31_groupi/g7524/A |   ^   | In[0]                            | IN_5VX1     | 0.003 |   0.003 |    5.185 | 
     | csa_tree_add_125_31_groupi/g7524/Q |   v   | csa_tree_add_125_31_groupi/n_0   | IN_5VX1     | 0.527 |   0.530 |    5.712 | 
     | csa_tree_add_125_31_groupi/g506/B  |   v   | csa_tree_add_125_31_groupi/n_0   | HA_5VX1     | 0.001 |   0.531 |    5.713 | 
     | csa_tree_add_125_31_groupi/g506/CO |   v   | csa_tree_add_125_31_groupi/n_474 | HA_5VX1     | 0.703 |   1.233 |    6.415 | 
     | csa_tree_add_125_31_groupi/g505/A  |   v   | csa_tree_add_125_31_groupi/n_474 | FA_5VX1     | 0.000 |   1.234 |    6.416 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.981 |   2.215 |    7.397 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |   2.216 |    7.398 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.888 |   3.103 |    8.285 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |   3.104 |    8.286 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |   3.992 |    9.174 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |   3.993 |    9.175 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |   4.895 |   10.077 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.001 |   4.896 |   10.078 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.897 |   5.793 |   10.975 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.001 |   5.793 |   10.975 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.935 |   6.729 |   11.911 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |   6.729 |   11.911 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.887 |   7.616 |   12.798 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |   7.617 |   12.799 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.909 |   8.526 |   13.708 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.001 |   8.526 |   13.708 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.969 |   9.495 |   14.677 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |   9.496 |   14.678 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.149 |  10.645 |   15.827 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  10.647 |   15.829 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.944 |  11.591 |   16.773 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  11.591 |   16.773 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.887 |  12.479 |   17.661 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  12.479 |   17.661 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.881 |  13.360 |   18.542 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  13.361 |   18.543 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.894 |  14.255 |   19.437 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.000 |  14.255 |   19.437 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.891 |  15.146 |   20.328 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.001 |  15.147 |   20.329 | 
     | add_151_40/g516/CO                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.886 |  16.032 |   21.214 | 
     | add_151_40/g515/CI                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.001 |  16.033 |   21.215 | 
     | add_151_40/g515/CO                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.840 |  16.873 |   22.055 | 
     | add_151_40/g514/CI                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.000 |  16.873 |   22.055 | 
     | add_151_40/g514/S                  |   ^   | Out[17]                          | FA_5VX1     | 1.128 |  18.001 |   23.183 | 
     | Delay2_reg_reg[0][17]/SD           |   ^   | Out[17]                          | SDFFRQ_5VX1 | 0.000 |  18.001 |   23.184 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   19.818 | 
     | Delay2_reg_reg[0][17]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   19.818 | 
     +-------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin Delay2_reg_reg[0][16]/CN 
Endpoint:   Delay2_reg_reg[0][16]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[0]                    (^) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.816
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.184
- Arrival Time                 17.166
= Slack Time                    6.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |             |       |   0.000 |    6.018 | 
     | csa_tree_add_125_31_groupi/g7524/A |   ^   | In[0]                            | IN_5VX1     | 0.003 |   0.003 |    6.021 | 
     | csa_tree_add_125_31_groupi/g7524/Q |   v   | csa_tree_add_125_31_groupi/n_0   | IN_5VX1     | 0.527 |   0.530 |    6.548 | 
     | csa_tree_add_125_31_groupi/g506/B  |   v   | csa_tree_add_125_31_groupi/n_0   | HA_5VX1     | 0.001 |   0.531 |    6.549 | 
     | csa_tree_add_125_31_groupi/g506/CO |   v   | csa_tree_add_125_31_groupi/n_474 | HA_5VX1     | 0.703 |   1.233 |    7.252 | 
     | csa_tree_add_125_31_groupi/g505/A  |   v   | csa_tree_add_125_31_groupi/n_474 | FA_5VX1     | 0.000 |   1.234 |    7.252 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.981 |   2.215 |    8.233 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |   2.216 |    8.234 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.888 |   3.103 |    9.121 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |   3.104 |    9.122 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |   3.992 |   10.010 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |   3.993 |   10.011 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |   4.895 |   10.914 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.001 |   4.896 |   10.914 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.897 |   5.793 |   11.811 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.001 |   5.793 |   11.811 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.935 |   6.729 |   12.747 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |   6.729 |   12.748 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.887 |   7.616 |   13.634 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |   7.617 |   13.635 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.909 |   8.526 |   14.544 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.001 |   8.526 |   14.544 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.969 |   9.495 |   15.513 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |   9.496 |   15.514 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.149 |  10.645 |   16.664 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  10.647 |   16.665 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.944 |  11.591 |   17.609 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  11.591 |   17.609 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.887 |  12.479 |   18.497 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  12.479 |   18.497 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.881 |  13.360 |   19.379 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  13.361 |   19.379 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.894 |  14.255 |   20.273 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.000 |  14.255 |   20.273 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.891 |  15.146 |   21.164 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.001 |  15.147 |   21.165 | 
     | add_151_40/g516/CO                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.886 |  16.032 |   22.050 | 
     | add_151_40/g515/CI                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.001 |  16.033 |   22.051 | 
     | add_151_40/g515/S                  |   ^   | Out[16]                          | FA_5VX1     | 1.133 |  17.166 |   23.184 | 
     | Delay2_reg_reg[0][16]/SD           |   ^   | Out[16]                          | SDFFRQ_5VX1 | 0.000 |  17.166 |   23.184 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   18.982 | 
     | Delay2_reg_reg[0][16]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   18.982 | 
     +-------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin Delay2_reg_reg[0][15]/CN 
Endpoint:   Delay2_reg_reg[0][15]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[0]                    (^) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.813
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.187
- Arrival Time                 16.266
= Slack Time                    6.921
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |             |       |   0.000 |    6.921 | 
     | csa_tree_add_125_31_groupi/g7524/A |   ^   | In[0]                            | IN_5VX1     | 0.003 |   0.003 |    6.923 | 
     | csa_tree_add_125_31_groupi/g7524/Q |   v   | csa_tree_add_125_31_groupi/n_0   | IN_5VX1     | 0.527 |   0.530 |    7.450 | 
     | csa_tree_add_125_31_groupi/g506/B  |   v   | csa_tree_add_125_31_groupi/n_0   | HA_5VX1     | 0.001 |   0.531 |    7.451 | 
     | csa_tree_add_125_31_groupi/g506/CO |   v   | csa_tree_add_125_31_groupi/n_474 | HA_5VX1     | 0.703 |   1.233 |    8.154 | 
     | csa_tree_add_125_31_groupi/g505/A  |   v   | csa_tree_add_125_31_groupi/n_474 | FA_5VX1     | 0.000 |   1.234 |    8.154 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.981 |   2.215 |    9.136 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |   2.216 |    9.136 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.888 |   3.103 |   10.024 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |   3.104 |   10.024 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |   3.992 |   10.913 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |   3.993 |   10.913 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |   4.895 |   11.816 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.001 |   4.896 |   11.816 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.897 |   5.793 |   12.713 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.001 |   5.793 |   12.714 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.935 |   6.729 |   13.649 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |   6.729 |   13.650 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.887 |   7.616 |   14.537 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |   7.617 |   14.537 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.909 |   8.526 |   15.446 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.001 |   8.526 |   15.447 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.969 |   9.495 |   16.416 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |   9.496 |   16.417 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.149 |  10.645 |   17.566 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  10.647 |   17.568 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.944 |  11.591 |   18.511 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  11.591 |   18.512 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.887 |  12.479 |   19.399 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  12.479 |   19.400 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.881 |  13.360 |   20.281 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  13.361 |   20.281 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.894 |  14.255 |   21.175 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.000 |  14.255 |   21.176 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.891 |  15.146 |   22.067 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.001 |  15.147 |   22.067 | 
     | add_151_40/g516/S                  |   ^   | Out[15]                          | FA_5VX1     | 1.120 |  16.266 |   23.187 | 
     | Delay2_reg_reg[0][15]/SD           |   ^   | Out[15]                          | SDFFRQ_5VX1 | 0.000 |  16.266 |   23.187 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   18.079 | 
     | Delay2_reg_reg[0][15]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   18.079 | 
     +-------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin Delay2_reg_reg[0][14]/CN 
Endpoint:   Delay2_reg_reg[0][14]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[0]                    (^) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.816
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.184
- Arrival Time                 15.386
= Slack Time                    7.798
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |             |       |   0.000 |    7.798 | 
     | csa_tree_add_125_31_groupi/g7524/A |   ^   | In[0]                            | IN_5VX1     | 0.003 |   0.003 |    7.801 | 
     | csa_tree_add_125_31_groupi/g7524/Q |   v   | csa_tree_add_125_31_groupi/n_0   | IN_5VX1     | 0.527 |   0.530 |    8.328 | 
     | csa_tree_add_125_31_groupi/g506/B  |   v   | csa_tree_add_125_31_groupi/n_0   | HA_5VX1     | 0.001 |   0.531 |    8.329 | 
     | csa_tree_add_125_31_groupi/g506/CO |   v   | csa_tree_add_125_31_groupi/n_474 | HA_5VX1     | 0.703 |   1.233 |    9.032 | 
     | csa_tree_add_125_31_groupi/g505/A  |   v   | csa_tree_add_125_31_groupi/n_474 | FA_5VX1     | 0.000 |   1.234 |    9.032 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.981 |   2.215 |   10.014 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |   2.216 |   10.014 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.888 |   3.103 |   10.902 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |   3.104 |   10.902 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |   3.992 |   11.791 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |   3.993 |   11.791 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |   4.895 |   12.694 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.001 |   4.896 |   12.694 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.897 |   5.793 |   13.591 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.001 |   5.793 |   13.592 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.935 |   6.729 |   14.527 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |   6.729 |   14.528 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.887 |   7.616 |   15.414 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |   7.617 |   15.415 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.909 |   8.526 |   16.324 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.001 |   8.526 |   16.325 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.969 |   9.495 |   17.294 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |   9.496 |   17.294 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.149 |  10.645 |   18.444 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  10.647 |   18.445 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.944 |  11.591 |   19.389 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  11.591 |   19.390 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.887 |  12.479 |   20.277 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  12.479 |   20.277 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.881 |  13.360 |   21.159 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  13.361 |   21.159 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.894 |  14.255 |   22.053 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.000 |  14.255 |   22.054 | 
     | add_151_40/g517/S                  |   ^   | Out[14]                          | FA_5VX1     | 1.130 |  15.386 |   23.184 | 
     | Delay2_reg_reg[0][14]/SD           |   ^   | Out[14]                          | SDFFRQ_5VX1 | 0.000 |  15.386 |   23.184 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   17.202 | 
     | Delay2_reg_reg[0][14]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   17.202 | 
     +-------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin Delay2_reg_reg[0][13]/CN 
Endpoint:   Delay2_reg_reg[0][13]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[0]                    (^) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.814
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.186
- Arrival Time                 14.509
= Slack Time                    8.677
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |             |       |   0.000 |    8.677 | 
     | csa_tree_add_125_31_groupi/g7524/A |   ^   | In[0]                            | IN_5VX1     | 0.003 |   0.003 |    8.680 | 
     | csa_tree_add_125_31_groupi/g7524/Q |   v   | csa_tree_add_125_31_groupi/n_0   | IN_5VX1     | 0.527 |   0.530 |    9.207 | 
     | csa_tree_add_125_31_groupi/g506/B  |   v   | csa_tree_add_125_31_groupi/n_0   | HA_5VX1     | 0.001 |   0.530 |    9.207 | 
     | csa_tree_add_125_31_groupi/g506/CO |   v   | csa_tree_add_125_31_groupi/n_474 | HA_5VX1     | 0.703 |   1.233 |    9.910 | 
     | csa_tree_add_125_31_groupi/g505/A  |   v   | csa_tree_add_125_31_groupi/n_474 | FA_5VX1     | 0.000 |   1.234 |    9.910 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.981 |   2.215 |   10.892 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |   2.215 |   10.892 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.888 |   3.103 |   11.780 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |   3.103 |   11.780 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |   3.992 |   12.669 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |   3.993 |   12.669 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |   4.895 |   13.572 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.001 |   4.896 |   13.573 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.897 |   5.793 |   14.469 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.001 |   5.793 |   14.470 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.935 |   6.729 |   15.405 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |   6.729 |   15.406 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.887 |   7.616 |   16.293 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |   7.616 |   16.293 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.909 |   8.526 |   17.202 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.001 |   8.526 |   17.203 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.969 |   9.495 |   18.172 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |   9.496 |   18.173 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.149 |  10.645 |   19.322 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  10.647 |   19.324 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.944 |  11.591 |   20.268 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  11.591 |   20.268 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.887 |  12.479 |   21.155 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  12.479 |   21.156 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.881 |  13.360 |   22.037 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  13.361 |   22.037 | 
     | add_151_40/g518/S                  |   ^   | Out[13]                          | FA_5VX1     | 1.148 |  14.509 |   23.186 | 
     | Delay2_reg_reg[0][13]/SD           |   ^   | Out[13]                          | SDFFRQ_5VX1 | 0.000 |  14.509 |   23.186 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   16.323 | 
     | Delay2_reg_reg[0][13]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   16.323 | 
     +-------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin Delay2_reg_reg[0][12]/CN 
Endpoint:   Delay2_reg_reg[0][12]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[0]                    (^) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.814
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.186
- Arrival Time                 13.626
= Slack Time                    9.560
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |             |       |   0.000 |    9.560 | 
     | csa_tree_add_125_31_groupi/g7524/A |   ^   | In[0]                            | IN_5VX1     | 0.003 |   0.003 |    9.563 | 
     | csa_tree_add_125_31_groupi/g7524/Q |   v   | csa_tree_add_125_31_groupi/n_0   | IN_5VX1     | 0.527 |   0.530 |   10.090 | 
     | csa_tree_add_125_31_groupi/g506/B  |   v   | csa_tree_add_125_31_groupi/n_0   | HA_5VX1     | 0.001 |   0.531 |   10.091 | 
     | csa_tree_add_125_31_groupi/g506/CO |   v   | csa_tree_add_125_31_groupi/n_474 | HA_5VX1     | 0.703 |   1.233 |   10.794 | 
     | csa_tree_add_125_31_groupi/g505/A  |   v   | csa_tree_add_125_31_groupi/n_474 | FA_5VX1     | 0.000 |   1.234 |   10.794 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.981 |   2.215 |   11.776 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |   2.215 |   11.776 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.888 |   3.103 |   12.664 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |   3.103 |   12.664 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |   3.992 |   13.553 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |   3.993 |   13.553 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |   4.895 |   14.456 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.001 |   4.896 |   14.456 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.897 |   5.793 |   15.353 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.001 |   5.793 |   15.354 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.935 |   6.729 |   16.289 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |   6.729 |   16.290 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.887 |   7.616 |   17.177 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |   7.616 |   17.177 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.909 |   8.526 |   18.086 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.001 |   8.526 |   18.087 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.969 |   9.495 |   19.056 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |   9.496 |   19.057 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.149 |  10.645 |   20.206 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  10.647 |   20.208 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.944 |  11.591 |   21.151 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  11.591 |   21.152 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.887 |  12.479 |   22.039 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  12.479 |   22.039 | 
     | add_151_40/g519/S                  |   ^   | Out[12]                          | FA_5VX1     | 1.147 |  13.626 |   23.186 | 
     | Delay2_reg_reg[0][12]/SD           |   ^   | Out[12]                          | SDFFRQ_5VX1 | 0.000 |  13.626 |   23.186 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   15.440 | 
     | Delay2_reg_reg[0][12]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   15.440 | 
     +-------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin Delay2_reg_reg[0][11]/CN 
Endpoint:   Delay2_reg_reg[0][11]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[0]                    (^) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.817
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.183
- Arrival Time                 12.759
= Slack Time                   10.424
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |             |       |   0.000 |   10.424 | 
     | csa_tree_add_125_31_groupi/g7524/A |   ^   | In[0]                            | IN_5VX1     | 0.003 |   0.003 |   10.427 | 
     | csa_tree_add_125_31_groupi/g7524/Q |   v   | csa_tree_add_125_31_groupi/n_0   | IN_5VX1     | 0.527 |   0.530 |   10.954 | 
     | csa_tree_add_125_31_groupi/g506/B  |   v   | csa_tree_add_125_31_groupi/n_0   | HA_5VX1     | 0.001 |   0.530 |   10.955 | 
     | csa_tree_add_125_31_groupi/g506/CO |   v   | csa_tree_add_125_31_groupi/n_474 | HA_5VX1     | 0.703 |   1.233 |   11.658 | 
     | csa_tree_add_125_31_groupi/g505/A  |   v   | csa_tree_add_125_31_groupi/n_474 | FA_5VX1     | 0.000 |   1.234 |   11.658 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.981 |   2.215 |   12.640 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |   2.215 |   12.640 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.888 |   3.103 |   13.528 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |   3.103 |   13.528 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |   3.992 |   14.417 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |   3.993 |   14.417 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |   4.895 |   15.320 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.001 |   4.896 |   15.320 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.897 |   5.793 |   16.217 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.001 |   5.793 |   16.218 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.935 |   6.729 |   17.153 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |   6.729 |   17.154 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.887 |   7.616 |   18.040 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |   7.616 |   18.041 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.909 |   8.526 |   18.950 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.001 |   8.526 |   18.951 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.969 |   9.495 |   19.920 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |   9.496 |   19.920 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.149 |  10.645 |   21.070 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  10.647 |   21.071 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.944 |  11.591 |   22.015 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  11.591 |   22.016 | 
     | add_151_40/g520/S                  |   ^   | Out[11]                          | FA_5VX1     | 1.168 |  12.759 |   23.183 | 
     | Delay2_reg_reg[0][11]/SD           |   ^   | Out[11]                          | SDFFRQ_5VX1 | 0.000 |  12.759 |   23.183 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   14.576 | 
     | Delay2_reg_reg[0][11]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   14.576 | 
     +-------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin Delay2_reg_reg[0][10]/CN 
Endpoint:   Delay2_reg_reg[0][10]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[0]                    (^) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.823
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.177
- Arrival Time                 11.916
= Slack Time                   11.261
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |             |       |   0.000 |   11.261 | 
     | csa_tree_add_125_31_groupi/g7524/A |   ^   | In[0]                            | IN_5VX1     | 0.003 |   0.003 |   11.264 | 
     | csa_tree_add_125_31_groupi/g7524/Q |   v   | csa_tree_add_125_31_groupi/n_0   | IN_5VX1     | 0.527 |   0.530 |   11.791 | 
     | csa_tree_add_125_31_groupi/g506/B  |   v   | csa_tree_add_125_31_groupi/n_0   | HA_5VX1     | 0.001 |   0.530 |   11.791 | 
     | csa_tree_add_125_31_groupi/g506/CO |   v   | csa_tree_add_125_31_groupi/n_474 | HA_5VX1     | 0.703 |   1.233 |   12.494 | 
     | csa_tree_add_125_31_groupi/g505/A  |   v   | csa_tree_add_125_31_groupi/n_474 | FA_5VX1     | 0.000 |   1.234 |   12.494 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.981 |   2.215 |   13.476 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |   2.215 |   13.476 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.888 |   3.103 |   14.364 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |   3.103 |   14.364 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |   3.992 |   15.253 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |   3.993 |   15.253 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |   4.895 |   16.156 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.001 |   4.896 |   16.157 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.897 |   5.793 |   17.053 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.001 |   5.793 |   17.054 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.935 |   6.729 |   17.989 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |   6.729 |   17.990 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.887 |   7.616 |   18.877 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |   7.616 |   18.877 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.909 |   8.526 |   19.786 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.001 |   8.526 |   19.787 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.969 |   9.495 |   20.756 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |   9.496 |   20.757 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.149 |  10.645 |   21.906 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  10.647 |   21.908 | 
     | add_151_40/g521/S                  |   ^   | Out[10]                          | FA_5VX1     | 1.268 |  11.916 |   23.176 | 
     | Delay2_reg_reg[0][10]/SD           |   ^   | Out[10]                          | SDFFRQ_5VX1 | 0.000 |  11.916 |   23.177 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   13.739 | 
     | Delay2_reg_reg[0][10]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   13.739 | 
     +-------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin Delay2_reg_reg[0][9]/CN 
Endpoint:   Delay2_reg_reg[0][9]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.840
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.160
- Arrival Time                 10.850
= Slack Time                   12.310
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |             |       |   0.000 |   12.310 | 
     | csa_tree_add_125_31_groupi/g7524/A |   ^   | In[0]                            | IN_5VX1     | 0.003 |   0.003 |   12.313 | 
     | csa_tree_add_125_31_groupi/g7524/Q |   v   | csa_tree_add_125_31_groupi/n_0   | IN_5VX1     | 0.527 |   0.530 |   12.840 | 
     | csa_tree_add_125_31_groupi/g506/B  |   v   | csa_tree_add_125_31_groupi/n_0   | HA_5VX1     | 0.001 |   0.531 |   12.840 | 
     | csa_tree_add_125_31_groupi/g506/CO |   v   | csa_tree_add_125_31_groupi/n_474 | HA_5VX1     | 0.703 |   1.233 |   13.543 | 
     | csa_tree_add_125_31_groupi/g505/A  |   v   | csa_tree_add_125_31_groupi/n_474 | FA_5VX1     | 0.000 |   1.234 |   13.544 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.981 |   2.215 |   14.525 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |   2.215 |   14.525 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.888 |   3.103 |   15.413 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |   3.103 |   15.413 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |   3.992 |   16.302 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |   3.993 |   16.302 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |   4.895 |   17.205 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.001 |   4.896 |   17.206 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.897 |   5.793 |   18.103 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.001 |   5.793 |   18.103 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.935 |   6.729 |   19.038 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |   6.729 |   19.039 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.887 |   7.616 |   19.926 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |   7.616 |   19.926 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.909 |   8.526 |   20.835 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.001 |   8.526 |   20.836 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.969 |   9.495 |   21.805 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |   9.496 |   21.806 | 
     | add_151_40/g522/S                  |   ^   | Out[9]                           | FA_5VX1     | 1.353 |  10.849 |   23.159 | 
     | Delay2_reg_reg[0][9]/SD            |   ^   | Out[9]                           | SDFFRQ_5VX1 | 0.000 |  10.850 |   23.160 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |   12.690 | 
     | Delay2_reg_reg[0][9]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   12.690 | 
     +------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin Delay2_reg_reg[0][8]/CN 
Endpoint:   Delay2_reg_reg[0][8]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.825
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.175
- Arrival Time                  9.762
= Slack Time                   13.413
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |             |       |   0.000 |   13.413 | 
     | csa_tree_add_125_31_groupi/g7524/A |   ^   | In[0]                            | IN_5VX1     | 0.003 |   0.003 |   13.416 | 
     | csa_tree_add_125_31_groupi/g7524/Q |   v   | csa_tree_add_125_31_groupi/n_0   | IN_5VX1     | 0.527 |   0.530 |   13.943 | 
     | csa_tree_add_125_31_groupi/g506/B  |   v   | csa_tree_add_125_31_groupi/n_0   | HA_5VX1     | 0.001 |   0.530 |   13.943 | 
     | csa_tree_add_125_31_groupi/g506/CO |   v   | csa_tree_add_125_31_groupi/n_474 | HA_5VX1     | 0.703 |   1.233 |   14.646 | 
     | csa_tree_add_125_31_groupi/g505/A  |   v   | csa_tree_add_125_31_groupi/n_474 | FA_5VX1     | 0.000 |   1.234 |   14.647 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.981 |   2.215 |   15.628 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |   2.215 |   15.628 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.888 |   3.103 |   16.516 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |   3.103 |   16.516 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |   3.992 |   17.405 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |   3.993 |   17.405 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |   4.895 |   18.308 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.001 |   4.896 |   18.309 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.897 |   5.793 |   19.206 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.001 |   5.793 |   19.206 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.935 |   6.729 |   20.141 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |   6.729 |   20.142 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.887 |   7.616 |   21.029 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |   7.616 |   21.029 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.909 |   8.526 |   21.938 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.001 |   8.526 |   21.939 | 
     | add_151_40/g523/S                  |   ^   | Out[8]                           | FA_5VX1     | 1.235 |   9.762 |   23.174 | 
     | Delay2_reg_reg[0][8]/SD            |   ^   | Out[8]                           | SDFFRQ_5VX1 | 0.000 |   9.762 |   23.175 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |   11.587 | 
     | Delay2_reg_reg[0][8]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   11.587 | 
     +------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin Delay2_reg_reg[0][7]/CN 
Endpoint:   Delay2_reg_reg[0][7]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.817
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.183
- Arrival Time                  8.788
= Slack Time                   14.395
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |             |       |   0.000 |   14.395 | 
     | csa_tree_add_125_31_groupi/g7524/A |   ^   | In[0]                            | IN_5VX1     | 0.003 |   0.003 |   14.398 | 
     | csa_tree_add_125_31_groupi/g7524/Q |   v   | csa_tree_add_125_31_groupi/n_0   | IN_5VX1     | 0.527 |   0.530 |   14.925 | 
     | csa_tree_add_125_31_groupi/g506/B  |   v   | csa_tree_add_125_31_groupi/n_0   | HA_5VX1     | 0.001 |   0.531 |   14.925 | 
     | csa_tree_add_125_31_groupi/g506/CO |   v   | csa_tree_add_125_31_groupi/n_474 | HA_5VX1     | 0.703 |   1.233 |   15.628 | 
     | csa_tree_add_125_31_groupi/g505/A  |   v   | csa_tree_add_125_31_groupi/n_474 | FA_5VX1     | 0.000 |   1.234 |   15.628 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.981 |   2.215 |   16.610 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |   2.216 |   16.610 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.888 |   3.103 |   17.498 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |   3.103 |   17.498 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |   3.992 |   18.387 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |   3.993 |   18.387 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |   4.895 |   19.290 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.001 |   4.896 |   19.290 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.897 |   5.793 |   20.187 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.001 |   5.793 |   20.188 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.935 |   6.729 |   21.123 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |   6.729 |   21.124 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.887 |   7.616 |   22.011 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |   7.616 |   22.011 | 
     | add_151_40/g524/S                  |   ^   | Out[7]                           | FA_5VX1     | 1.171 |   8.788 |   23.182 | 
     | Delay2_reg_reg[0][7]/SD            |   ^   | Out[7]                           | SDFFRQ_5VX1 | 0.000 |   8.788 |   23.183 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |   10.605 | 
     | Delay2_reg_reg[0][7]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   10.605 | 
     +------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin Delay2_reg_reg[0][6]/CN 
Endpoint:   Delay2_reg_reg[0][6]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.813
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.187
- Arrival Time                  7.923
= Slack Time                   15.264
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |             |       |   0.000 |   15.264 | 
     | csa_tree_add_125_31_groupi/g7524/A |   ^   | In[0]                            | IN_5VX1     | 0.003 |   0.003 |   15.267 | 
     | csa_tree_add_125_31_groupi/g7524/Q |   v   | csa_tree_add_125_31_groupi/n_0   | IN_5VX1     | 0.527 |   0.530 |   15.794 | 
     | csa_tree_add_125_31_groupi/g506/B  |   v   | csa_tree_add_125_31_groupi/n_0   | HA_5VX1     | 0.001 |   0.530 |   15.795 | 
     | csa_tree_add_125_31_groupi/g506/CO |   v   | csa_tree_add_125_31_groupi/n_474 | HA_5VX1     | 0.703 |   1.233 |   16.498 | 
     | csa_tree_add_125_31_groupi/g505/A  |   v   | csa_tree_add_125_31_groupi/n_474 | FA_5VX1     | 0.000 |   1.234 |   16.498 | 
     | csa_tree_add_125_31_groupi/g505/CO |   v   | csa_tree_add_125_31_groupi/n_475 | FA_5VX1     | 0.863 |   2.097 |   17.361 | 
     | csa_tree_add_125_31_groupi/g504/A  |   v   | csa_tree_add_125_31_groupi/n_475 | FA_5VX1     | 0.000 |   2.097 |   17.362 | 
     | csa_tree_add_125_31_groupi/g504/CO |   v   | csa_tree_add_125_31_groupi/n_476 | FA_5VX1     | 0.871 |   2.968 |   18.232 | 
     | csa_tree_add_125_31_groupi/g503/CI |   v   | csa_tree_add_125_31_groupi/n_476 | FA_5VX1     | 0.000 |   2.969 |   18.233 | 
     | csa_tree_add_125_31_groupi/g503/CO |   v   | csa_tree_add_125_31_groupi/n_477 | FA_5VX1     | 0.841 |   3.809 |   19.073 | 
     | csa_tree_add_125_31_groupi/g502/CI |   v   | csa_tree_add_125_31_groupi/n_477 | FA_5VX1     | 0.000 |   3.809 |   19.074 | 
     | csa_tree_add_125_31_groupi/g502/CO |   v   | csa_tree_add_125_31_groupi/n_478 | FA_5VX1     | 0.844 |   4.654 |   19.918 | 
     | csa_tree_add_125_31_groupi/g501/CI |   v   | csa_tree_add_125_31_groupi/n_478 | FA_5VX1     | 0.000 |   4.654 |   19.918 | 
     | csa_tree_add_125_31_groupi/g501/CO |   v   | csa_tree_add_125_31_groupi/n_479 | FA_5VX1     | 0.848 |   5.502 |   20.766 | 
     | csa_tree_add_125_31_groupi/g500/CI |   v   | csa_tree_add_125_31_groupi/n_479 | FA_5VX1     | 0.000 |   5.502 |   20.766 | 
     | csa_tree_add_125_31_groupi/g500/S  |   ^   | Sum1_add_cast[6]                 | FA_5VX1     | 1.251 |   6.753 |   22.017 | 
     | add_151_40/g525/B                  |   ^   | Sum1_add_cast[6]                 | FA_5VX1     | 0.001 |   6.754 |   22.018 | 
     | add_151_40/g525/S                  |   ^   | Out[6]                           | FA_5VX1     | 1.169 |   7.923 |   23.187 | 
     | Delay2_reg_reg[0][6]/SD            |   ^   | Out[6]                           | SDFFRQ_5VX1 | 0.000 |   7.923 |   23.187 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |    9.736 | 
     | Delay2_reg_reg[0][6]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |    9.736 | 
     +------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin Delay2_reg_reg[0][5]/CN 
Endpoint:   Delay2_reg_reg[0][5]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.816
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.184
- Arrival Time                  7.046
= Slack Time                   16.139
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |             |       |   0.000 |   16.139 | 
     | csa_tree_add_125_31_groupi/g7524/A |   ^   | In[0]                            | IN_5VX1     | 0.003 |   0.003 |   16.142 | 
     | csa_tree_add_125_31_groupi/g7524/Q |   v   | csa_tree_add_125_31_groupi/n_0   | IN_5VX1     | 0.527 |   0.530 |   16.669 | 
     | csa_tree_add_125_31_groupi/g506/B  |   v   | csa_tree_add_125_31_groupi/n_0   | HA_5VX1     | 0.001 |   0.530 |   16.669 | 
     | csa_tree_add_125_31_groupi/g506/CO |   v   | csa_tree_add_125_31_groupi/n_474 | HA_5VX1     | 0.703 |   1.233 |   17.372 | 
     | csa_tree_add_125_31_groupi/g505/A  |   v   | csa_tree_add_125_31_groupi/n_474 | FA_5VX1     | 0.000 |   1.234 |   17.373 | 
     | csa_tree_add_125_31_groupi/g505/CO |   v   | csa_tree_add_125_31_groupi/n_475 | FA_5VX1     | 0.863 |   2.097 |   18.236 | 
     | csa_tree_add_125_31_groupi/g504/A  |   v   | csa_tree_add_125_31_groupi/n_475 | FA_5VX1     | 0.000 |   2.097 |   18.236 | 
     | csa_tree_add_125_31_groupi/g504/CO |   v   | csa_tree_add_125_31_groupi/n_476 | FA_5VX1     | 0.871 |   2.968 |   19.107 | 
     | csa_tree_add_125_31_groupi/g503/CI |   v   | csa_tree_add_125_31_groupi/n_476 | FA_5VX1     | 0.000 |   2.969 |   19.107 | 
     | csa_tree_add_125_31_groupi/g503/CO |   v   | csa_tree_add_125_31_groupi/n_477 | FA_5VX1     | 0.841 |   3.809 |   19.948 | 
     | csa_tree_add_125_31_groupi/g502/CI |   v   | csa_tree_add_125_31_groupi/n_477 | FA_5VX1     | 0.000 |   3.809 |   19.948 | 
     | csa_tree_add_125_31_groupi/g502/CO |   v   | csa_tree_add_125_31_groupi/n_478 | FA_5VX1     | 0.844 |   4.653 |   20.792 | 
     | csa_tree_add_125_31_groupi/g501/CI |   v   | csa_tree_add_125_31_groupi/n_478 | FA_5VX1     | 0.000 |   4.654 |   20.793 | 
     | csa_tree_add_125_31_groupi/g501/S  |   ^   | Sum1_add_cast[5]                 | FA_5VX1     | 1.217 |   5.871 |   22.009 | 
     | add_151_40/g526/B                  |   ^   | Sum1_add_cast[5]                 | FA_5VX1     | 0.001 |   5.871 |   22.010 | 
     | add_151_40/g526/S                  |   ^   | Out[5]                           | FA_5VX1     | 1.174 |   7.046 |   23.184 | 
     | Delay2_reg_reg[0][5]/SD            |   ^   | Out[5]                           | SDFFRQ_5VX1 | 0.000 |   7.046 |   23.184 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |    8.861 | 
     | Delay2_reg_reg[0][5]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |    8.861 | 
     +------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin Delay2_reg_reg[0][4]/CN 
Endpoint:   Delay2_reg_reg[0][4]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.813
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.187
- Arrival Time                  6.196
= Slack Time                   16.990
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |             |       |   0.000 |   16.990 | 
     | csa_tree_add_125_31_groupi/g7524/A |   ^   | In[0]                            | IN_5VX1     | 0.003 |   0.003 |   16.993 | 
     | csa_tree_add_125_31_groupi/g7524/Q |   v   | csa_tree_add_125_31_groupi/n_0   | IN_5VX1     | 0.527 |   0.530 |   17.520 | 
     | csa_tree_add_125_31_groupi/g506/B  |   v   | csa_tree_add_125_31_groupi/n_0   | HA_5VX1     | 0.001 |   0.530 |   17.521 | 
     | csa_tree_add_125_31_groupi/g506/CO |   v   | csa_tree_add_125_31_groupi/n_474 | HA_5VX1     | 0.703 |   1.233 |   18.224 | 
     | csa_tree_add_125_31_groupi/g505/A  |   v   | csa_tree_add_125_31_groupi/n_474 | FA_5VX1     | 0.000 |   1.234 |   18.224 | 
     | csa_tree_add_125_31_groupi/g505/CO |   v   | csa_tree_add_125_31_groupi/n_475 | FA_5VX1     | 0.863 |   2.097 |   19.087 | 
     | csa_tree_add_125_31_groupi/g504/A  |   v   | csa_tree_add_125_31_groupi/n_475 | FA_5VX1     | 0.000 |   2.097 |   19.088 | 
     | csa_tree_add_125_31_groupi/g504/CO |   v   | csa_tree_add_125_31_groupi/n_476 | FA_5VX1     | 0.871 |   2.968 |   19.958 | 
     | csa_tree_add_125_31_groupi/g503/CI |   v   | csa_tree_add_125_31_groupi/n_476 | FA_5VX1     | 0.000 |   2.968 |   19.959 | 
     | csa_tree_add_125_31_groupi/g503/CO |   v   | csa_tree_add_125_31_groupi/n_477 | FA_5VX1     | 0.841 |   3.809 |   20.799 | 
     | csa_tree_add_125_31_groupi/g502/CI |   v   | csa_tree_add_125_31_groupi/n_477 | FA_5VX1     | 0.000 |   3.809 |   20.799 | 
     | csa_tree_add_125_31_groupi/g502/S  |   ^   | Sum1_add_cast[4]                 | FA_5VX1     | 1.225 |   5.034 |   22.024 | 
     | add_151_40/g527/B                  |   ^   | Sum1_add_cast[4]                 | FA_5VX1     | 0.001 |   5.035 |   22.025 | 
     | add_151_40/g527/S                  |   ^   | Out[4]                           | FA_5VX1     | 1.162 |   6.196 |   23.187 | 
     | Delay2_reg_reg[0][4]/SD            |   ^   | Out[4]                           | SDFFRQ_5VX1 | 0.000 |   6.196 |   23.187 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |    8.010 | 
     | Delay2_reg_reg[0][4]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |    8.010 | 
     +------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin Delay2_reg_reg[0][3]/CN 
Endpoint:   Delay2_reg_reg[0][3]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.813
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.187
- Arrival Time                  5.327
= Slack Time                   17.860
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |             |       |   0.000 |   17.860 | 
     | csa_tree_add_125_31_groupi/g7524/A |   ^   | In[0]                            | IN_5VX1     | 0.003 |   0.003 |   17.863 | 
     | csa_tree_add_125_31_groupi/g7524/Q |   v   | csa_tree_add_125_31_groupi/n_0   | IN_5VX1     | 0.527 |   0.530 |   18.390 | 
     | csa_tree_add_125_31_groupi/g506/B  |   v   | csa_tree_add_125_31_groupi/n_0   | HA_5VX1     | 0.001 |   0.530 |   18.391 | 
     | csa_tree_add_125_31_groupi/g506/CO |   v   | csa_tree_add_125_31_groupi/n_474 | HA_5VX1     | 0.703 |   1.233 |   19.093 | 
     | csa_tree_add_125_31_groupi/g505/A  |   v   | csa_tree_add_125_31_groupi/n_474 | FA_5VX1     | 0.000 |   1.234 |   19.094 | 
     | csa_tree_add_125_31_groupi/g505/CO |   v   | csa_tree_add_125_31_groupi/n_475 | FA_5VX1     | 0.863 |   2.097 |   19.957 | 
     | csa_tree_add_125_31_groupi/g504/A  |   v   | csa_tree_add_125_31_groupi/n_475 | FA_5VX1     | 0.000 |   2.097 |   19.957 | 
     | csa_tree_add_125_31_groupi/g504/CO |   v   | csa_tree_add_125_31_groupi/n_476 | FA_5VX1     | 0.871 |   2.968 |   20.828 | 
     | csa_tree_add_125_31_groupi/g503/CI |   v   | csa_tree_add_125_31_groupi/n_476 | FA_5VX1     | 0.000 |   2.968 |   20.829 | 
     | csa_tree_add_125_31_groupi/g503/S  |   ^   | Sum1_add_cast[3]                 | FA_5VX1     | 1.208 |   4.176 |   22.036 | 
     | add_151_40/g528/B                  |   ^   | Sum1_add_cast[3]                 | FA_5VX1     | 0.000 |   4.177 |   22.037 | 
     | add_151_40/g528/S                  |   ^   | Out[3]                           | FA_5VX1     | 1.151 |   5.327 |   23.187 | 
     | Delay2_reg_reg[0][3]/SD            |   ^   | Out[3]                           | SDFFRQ_5VX1 | 0.000 |   5.327 |   23.187 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |    7.140 | 
     | Delay2_reg_reg[0][3]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |    7.140 | 
     +------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin Delay2_reg_reg[0][2]/CN 
Endpoint:   Delay2_reg_reg[0][2]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.812
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.188
- Arrival Time                  4.475
= Slack Time                   18.713
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |             |       |   0.000 |   18.713 | 
     | csa_tree_add_125_31_groupi/g7524/A |   ^   | In[0]                            | IN_5VX1     | 0.003 |   0.003 |   18.716 | 
     | csa_tree_add_125_31_groupi/g7524/Q |   v   | csa_tree_add_125_31_groupi/n_0   | IN_5VX1     | 0.527 |   0.530 |   19.243 | 
     | csa_tree_add_125_31_groupi/g506/B  |   v   | csa_tree_add_125_31_groupi/n_0   | HA_5VX1     | 0.001 |   0.531 |   19.244 | 
     | csa_tree_add_125_31_groupi/g506/CO |   v   | csa_tree_add_125_31_groupi/n_474 | HA_5VX1     | 0.703 |   1.233 |   19.947 | 
     | csa_tree_add_125_31_groupi/g505/A  |   v   | csa_tree_add_125_31_groupi/n_474 | FA_5VX1     | 0.000 |   1.234 |   19.947 | 
     | csa_tree_add_125_31_groupi/g505/CO |   v   | csa_tree_add_125_31_groupi/n_475 | FA_5VX1     | 0.863 |   2.097 |   20.811 | 
     | csa_tree_add_125_31_groupi/g504/A  |   v   | csa_tree_add_125_31_groupi/n_475 | FA_5VX1     | 0.000 |   2.097 |   20.811 | 
     | csa_tree_add_125_31_groupi/g504/S  |   ^   | Sum1_add_cast[2]                 | FA_5VX1     | 1.234 |   3.331 |   22.044 | 
     | add_151_40/g529/B                  |   ^   | Sum1_add_cast[2]                 | FA_5VX1     | 0.000 |   3.331 |   22.045 | 
     | add_151_40/g529/S                  |   ^   | Out[2]                           | FA_5VX1     | 1.143 |   4.475 |   23.188 | 
     | Delay2_reg_reg[0][2]/SD            |   ^   | Out[2]                           | SDFFRQ_5VX1 | 0.000 |   4.475 |   23.188 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |    6.287 | 
     | Delay2_reg_reg[0][2]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |    6.287 | 
     +------------------------------------------------------------------------------------+ 
Path 21: MET Recovery Check with Pin Delay_out1_reg[14]/CN 
Endpoint:   Delay_out1_reg[14]/RN (^) checked with trailing edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Recovery                      0.961
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.039
- Arrival Time                  3.785
= Slack Time                   19.254
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |             |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+-------------+-------+---------+----------| 
     | reset                 |   v   | reset       |             |       |   0.000 |   19.254 | 
     | g98/A                 |   v   | reset       | IN_5VX4     | 0.001 |   0.001 |   19.254 | 
     | g98/Q                 |   ^   | n_0         | IN_5VX4     | 1.580 |   1.581 |   20.835 | 
     | FE_OFC1_n_0/A         |   ^   | n_0         | BU_5VX2     | 0.024 |   1.605 |   20.859 | 
     | FE_OFC1_n_0/Q         |   ^   | FE_OFN1_n_0 | BU_5VX2     | 2.164 |   3.769 |   23.022 | 
     | Delay_out1_reg[14]/RN |   ^   | FE_OFN1_n_0 | SDFFRQ_5VX1 | 0.016 |   3.785 |   23.039 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |    5.746 | 
     | Delay_out1_reg[14]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |    5.746 | 
     +----------------------------------------------------------------------------------+ 
Path 22: MET Recovery Check with Pin Delay_out1_reg[13]/CN 
Endpoint:   Delay_out1_reg[13]/RN (^) checked with trailing edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Recovery                      0.961
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.039
- Arrival Time                  3.785
= Slack Time                   19.254
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |             |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+-------------+-------+---------+----------| 
     | reset                 |   v   | reset       |             |       |   0.000 |   19.254 | 
     | g98/A                 |   v   | reset       | IN_5VX4     | 0.001 |   0.001 |   19.254 | 
     | g98/Q                 |   ^   | n_0         | IN_5VX4     | 1.580 |   1.581 |   20.835 | 
     | FE_OFC1_n_0/A         |   ^   | n_0         | BU_5VX2     | 0.024 |   1.605 |   20.859 | 
     | FE_OFC1_n_0/Q         |   ^   | FE_OFN1_n_0 | BU_5VX2     | 2.164 |   3.769 |   23.022 | 
     | Delay_out1_reg[13]/RN |   ^   | FE_OFN1_n_0 | SDFFRQ_5VX1 | 0.016 |   3.785 |   23.039 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |    5.746 | 
     | Delay_out1_reg[13]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |    5.746 | 
     +----------------------------------------------------------------------------------+ 
Path 23: MET Recovery Check with Pin Delay_out1_reg[11]/CN 
Endpoint:   Delay_out1_reg[11]/RN (^) checked with trailing edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Recovery                      0.961
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.039
- Arrival Time                  3.785
= Slack Time                   19.254
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |             |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+-------------+-------+---------+----------| 
     | reset                 |   v   | reset       |             |       |   0.000 |   19.254 | 
     | g98/A                 |   v   | reset       | IN_5VX4     | 0.001 |   0.001 |   19.254 | 
     | g98/Q                 |   ^   | n_0         | IN_5VX4     | 1.580 |   1.581 |   20.835 | 
     | FE_OFC1_n_0/A         |   ^   | n_0         | BU_5VX2     | 0.024 |   1.605 |   20.859 | 
     | FE_OFC1_n_0/Q         |   ^   | FE_OFN1_n_0 | BU_5VX2     | 2.164 |   3.769 |   23.022 | 
     | Delay_out1_reg[11]/RN |   ^   | FE_OFN1_n_0 | SDFFRQ_5VX1 | 0.016 |   3.785 |   23.039 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |    5.746 | 
     | Delay_out1_reg[11]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |    5.746 | 
     +----------------------------------------------------------------------------------+ 
Path 24: MET Recovery Check with Pin Delay1_out1_reg[14]/CN 
Endpoint:   Delay1_out1_reg[14]/RN (^) checked with trailing edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Recovery                      0.961
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.039
- Arrival Time                  3.785
= Slack Time                   19.254
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |     Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |             |             |       |  Time   |   Time   | 
     |------------------------+-------+-------------+-------------+-------+---------+----------| 
     | reset                  |   v   | reset       |             |       |   0.000 |   19.254 | 
     | g98/A                  |   v   | reset       | IN_5VX4     | 0.001 |   0.001 |   19.254 | 
     | g98/Q                  |   ^   | n_0         | IN_5VX4     | 1.580 |   1.581 |   20.835 | 
     | FE_OFC1_n_0/A          |   ^   | n_0         | BU_5VX2     | 0.024 |   1.605 |   20.859 | 
     | FE_OFC1_n_0/Q          |   ^   | FE_OFN1_n_0 | BU_5VX2     | 2.164 |   3.769 |   23.022 | 
     | Delay1_out1_reg[14]/RN |   ^   | FE_OFN1_n_0 | SDFFRQ_5VX1 | 0.016 |   3.785 |   23.039 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                        |       |       |             |       |  Time   |   Time   | 
     |------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk   |             |       |  25.000 |    5.746 | 
     | Delay1_out1_reg[14]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |    5.746 | 
     +-----------------------------------------------------------------------------------+ 
Path 25: MET Recovery Check with Pin Delay1_out1_reg[8]/CN 
Endpoint:   Delay1_out1_reg[8]/RN (^) checked with trailing edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Recovery                      0.961
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.039
- Arrival Time                  3.785
= Slack Time                   19.254
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |             |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+-------------+-------+---------+----------| 
     | reset                 |   v   | reset       |             |       |   0.000 |   19.254 | 
     | g98/A                 |   v   | reset       | IN_5VX4     | 0.001 |   0.001 |   19.254 | 
     | g98/Q                 |   ^   | n_0         | IN_5VX4     | 1.580 |   1.581 |   20.835 | 
     | FE_OFC1_n_0/A         |   ^   | n_0         | BU_5VX2     | 0.024 |   1.605 |   20.859 | 
     | FE_OFC1_n_0/Q         |   ^   | FE_OFN1_n_0 | BU_5VX2     | 2.164 |   3.769 |   23.023 | 
     | Delay1_out1_reg[8]/RN |   ^   | FE_OFN1_n_0 | SDFFRQ_5VX1 | 0.016 |   3.785 |   23.039 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |    5.746 | 
     | Delay1_out1_reg[8]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |    5.746 | 
     +----------------------------------------------------------------------------------+ 
Path 26: MET Recovery Check with Pin Delay_out1_reg[9]/CN 
Endpoint:   Delay_out1_reg[9]/RN (^) checked with trailing edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Recovery                      0.961
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.039
- Arrival Time                  3.785
= Slack Time                   19.254
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |             |             |       |  Time   |   Time   | 
     |----------------------+-------+-------------+-------------+-------+---------+----------| 
     | reset                |   v   | reset       |             |       |   0.000 |   19.254 | 
     | g98/A                |   v   | reset       | IN_5VX4     | 0.001 |   0.001 |   19.255 | 
     | g98/Q                |   ^   | n_0         | IN_5VX4     | 1.580 |   1.581 |   20.835 | 
     | FE_OFC1_n_0/A        |   ^   | n_0         | BU_5VX2     | 0.024 |   1.605 |   20.859 | 
     | FE_OFC1_n_0/Q        |   ^   | FE_OFN1_n_0 | BU_5VX2     | 2.164 |   3.769 |   23.023 | 
     | Delay_out1_reg[9]/RN |   ^   | FE_OFN1_n_0 | SDFFRQ_5VX1 | 0.016 |   3.785 |   23.039 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                      |       |       |             |       |  Time   |   Time   | 
     |----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk   |             |       |  25.000 |    5.746 | 
     | Delay_out1_reg[9]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |    5.746 | 
     +---------------------------------------------------------------------------------+ 
Path 27: MET Recovery Check with Pin Delay_out1_reg[8]/CN 
Endpoint:   Delay_out1_reg[8]/RN (^) checked with trailing edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Recovery                      0.961
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.039
- Arrival Time                  3.785
= Slack Time                   19.254
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |             |             |       |  Time   |   Time   | 
     |----------------------+-------+-------------+-------------+-------+---------+----------| 
     | reset                |   v   | reset       |             |       |   0.000 |   19.254 | 
     | g98/A                |   v   | reset       | IN_5VX4     | 0.001 |   0.001 |   19.255 | 
     | g98/Q                |   ^   | n_0         | IN_5VX4     | 1.580 |   1.581 |   20.835 | 
     | FE_OFC1_n_0/A        |   ^   | n_0         | BU_5VX2     | 0.024 |   1.605 |   20.859 | 
     | FE_OFC1_n_0/Q        |   ^   | FE_OFN1_n_0 | BU_5VX2     | 2.164 |   3.769 |   23.023 | 
     | Delay_out1_reg[8]/RN |   ^   | FE_OFN1_n_0 | SDFFRQ_5VX1 | 0.016 |   3.785 |   23.039 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                      |       |       |             |       |  Time   |   Time   | 
     |----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk   |             |       |  25.000 |    5.746 | 
     | Delay_out1_reg[8]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |    5.746 | 
     +---------------------------------------------------------------------------------+ 
Path 28: MET Recovery Check with Pin Delay1_out1_reg[15]/CN 
Endpoint:   Delay1_out1_reg[15]/RN (^) checked with trailing edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Recovery                      0.961
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.039
- Arrival Time                  3.785
= Slack Time                   19.254
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |     Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |             |             |       |  Time   |   Time   | 
     |------------------------+-------+-------------+-------------+-------+---------+----------| 
     | reset                  |   v   | reset       |             |       |   0.000 |   19.254 | 
     | g98/A                  |   v   | reset       | IN_5VX4     | 0.001 |   0.001 |   19.255 | 
     | g98/Q                  |   ^   | n_0         | IN_5VX4     | 1.580 |   1.581 |   20.835 | 
     | FE_OFC1_n_0/A          |   ^   | n_0         | BU_5VX2     | 0.024 |   1.605 |   20.859 | 
     | FE_OFC1_n_0/Q          |   ^   | FE_OFN1_n_0 | BU_5VX2     | 2.164 |   3.769 |   23.023 | 
     | Delay1_out1_reg[15]/RN |   ^   | FE_OFN1_n_0 | SDFFRQ_5VX1 | 0.016 |   3.785 |   23.039 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                        |       |       |             |       |  Time   |   Time   | 
     |------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk   |             |       |  25.000 |    5.746 | 
     | Delay1_out1_reg[15]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |    5.746 | 
     +-----------------------------------------------------------------------------------+ 
Path 29: MET Recovery Check with Pin Delay1_out1_reg[9]/CN 
Endpoint:   Delay1_out1_reg[9]/RN (^) checked with trailing edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Recovery                      0.961
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.039
- Arrival Time                  3.785
= Slack Time                   19.254
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |             |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+-------------+-------+---------+----------| 
     | reset                 |   v   | reset       |             |       |   0.000 |   19.254 | 
     | g98/A                 |   v   | reset       | IN_5VX4     | 0.001 |   0.001 |   19.255 | 
     | g98/Q                 |   ^   | n_0         | IN_5VX4     | 1.580 |   1.581 |   20.835 | 
     | FE_OFC1_n_0/A         |   ^   | n_0         | BU_5VX2     | 0.024 |   1.605 |   20.859 | 
     | FE_OFC1_n_0/Q         |   ^   | FE_OFN1_n_0 | BU_5VX2     | 2.164 |   3.769 |   23.023 | 
     | Delay1_out1_reg[9]/RN |   ^   | FE_OFN1_n_0 | SDFFRQ_5VX1 | 0.016 |   3.785 |   23.039 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |    5.746 | 
     | Delay1_out1_reg[9]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |    5.746 | 
     +----------------------------------------------------------------------------------+ 
Path 30: MET Recovery Check with Pin Delay_out1_reg[16]/CN 
Endpoint:   Delay_out1_reg[16]/RN (^) checked with trailing edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Recovery                      0.961
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.039
- Arrival Time                  3.784
= Slack Time                   19.254
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |             |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+-------------+-------+---------+----------| 
     | reset                 |   v   | reset       |             |       |   0.000 |   19.254 | 
     | g98/A                 |   v   | reset       | IN_5VX4     | 0.001 |   0.001 |   19.255 | 
     | g98/Q                 |   ^   | n_0         | IN_5VX4     | 1.580 |   1.581 |   20.836 | 
     | FE_OFC1_n_0/A         |   ^   | n_0         | BU_5VX2     | 0.024 |   1.605 |   20.860 | 
     | FE_OFC1_n_0/Q         |   ^   | FE_OFN1_n_0 | BU_5VX2     | 2.164 |   3.769 |   23.023 | 
     | Delay_out1_reg[16]/RN |   ^   | FE_OFN1_n_0 | SDFFRQ_5VX1 | 0.015 |   3.784 |   23.039 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |    5.746 | 
     | Delay_out1_reg[16]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |    5.746 | 
     +----------------------------------------------------------------------------------+ 
Path 31: MET Recovery Check with Pin Delay_out1_reg[15]/CN 
Endpoint:   Delay_out1_reg[15]/RN (^) checked with trailing edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Recovery                      0.961
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.039
- Arrival Time                  3.784
= Slack Time                   19.254
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |             |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+-------------+-------+---------+----------| 
     | reset                 |   v   | reset       |             |       |   0.000 |   19.254 | 
     | g98/A                 |   v   | reset       | IN_5VX4     | 0.001 |   0.001 |   19.255 | 
     | g98/Q                 |   ^   | n_0         | IN_5VX4     | 1.580 |   1.581 |   20.836 | 
     | FE_OFC1_n_0/A         |   ^   | n_0         | BU_5VX2     | 0.024 |   1.605 |   20.860 | 
     | FE_OFC1_n_0/Q         |   ^   | FE_OFN1_n_0 | BU_5VX2     | 2.164 |   3.769 |   23.023 | 
     | Delay_out1_reg[15]/RN |   ^   | FE_OFN1_n_0 | SDFFRQ_5VX1 | 0.015 |   3.784 |   23.039 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |    5.746 | 
     | Delay_out1_reg[15]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |    5.746 | 
     +----------------------------------------------------------------------------------+ 
Path 32: MET Recovery Check with Pin Delay1_out1_reg[10]/CN 
Endpoint:   Delay1_out1_reg[10]/RN (^) checked with trailing edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Recovery                      0.961
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.039
- Arrival Time                  3.784
= Slack Time                   19.255
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |     Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |             |             |       |  Time   |   Time   | 
     |------------------------+-------+-------------+-------------+-------+---------+----------| 
     | reset                  |   v   | reset       |             |       |   0.000 |   19.255 | 
     | g98/A                  |   v   | reset       | IN_5VX4     | 0.001 |   0.001 |   19.256 | 
     | g98/Q                  |   ^   | n_0         | IN_5VX4     | 1.580 |   1.581 |   20.836 | 
     | FE_OFC1_n_0/A          |   ^   | n_0         | BU_5VX2     | 0.024 |   1.605 |   20.860 | 
     | FE_OFC1_n_0/Q          |   ^   | FE_OFN1_n_0 | BU_5VX2     | 2.164 |   3.769 |   23.024 | 
     | Delay1_out1_reg[10]/RN |   ^   | FE_OFN1_n_0 | SDFFRQ_5VX1 | 0.015 |   3.784 |   23.039 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                        |       |       |             |       |  Time   |   Time   | 
     |------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk   |             |       |  25.000 |    5.745 | 
     | Delay1_out1_reg[10]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |    5.745 | 
     +-----------------------------------------------------------------------------------+ 
Path 33: MET Recovery Check with Pin Delay1_out1_reg[16]/CN 
Endpoint:   Delay1_out1_reg[16]/RN (^) checked with trailing edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Recovery                      0.961
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.039
- Arrival Time                  3.784
= Slack Time                   19.255
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |     Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |             |             |       |  Time   |   Time   | 
     |------------------------+-------+-------------+-------------+-------+---------+----------| 
     | reset                  |   v   | reset       |             |       |   0.000 |   19.255 | 
     | g98/A                  |   v   | reset       | IN_5VX4     | 0.001 |   0.001 |   19.256 | 
     | g98/Q                  |   ^   | n_0         | IN_5VX4     | 1.580 |   1.581 |   20.836 | 
     | FE_OFC1_n_0/A          |   ^   | n_0         | BU_5VX2     | 0.024 |   1.605 |   20.860 | 
     | FE_OFC1_n_0/Q          |   ^   | FE_OFN1_n_0 | BU_5VX2     | 2.164 |   3.769 |   23.024 | 
     | Delay1_out1_reg[16]/RN |   ^   | FE_OFN1_n_0 | SDFFRQ_5VX1 | 0.015 |   3.784 |   23.039 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                        |       |       |             |       |  Time   |   Time   | 
     |------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk   |             |       |  25.000 |    5.745 | 
     | Delay1_out1_reg[16]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |    5.745 | 
     +-----------------------------------------------------------------------------------+ 
Path 34: MET Recovery Check with Pin Delay1_out1_reg[17]/CN 
Endpoint:   Delay1_out1_reg[17]/RN (^) checked with trailing edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Recovery                      0.961
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.039
- Arrival Time                  3.783
= Slack Time                   19.256
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |     Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |             |             |       |  Time   |   Time   | 
     |------------------------+-------+-------------+-------------+-------+---------+----------| 
     | reset                  |   v   | reset       |             |       |   0.000 |   19.256 | 
     | g98/A                  |   v   | reset       | IN_5VX4     | 0.001 |   0.001 |   19.257 | 
     | g98/Q                  |   ^   | n_0         | IN_5VX4     | 1.580 |   1.581 |   20.837 | 
     | FE_OFC1_n_0/A          |   ^   | n_0         | BU_5VX2     | 0.024 |   1.605 |   20.861 | 
     | FE_OFC1_n_0/Q          |   ^   | FE_OFN1_n_0 | BU_5VX2     | 2.164 |   3.769 |   23.025 | 
     | Delay1_out1_reg[17]/RN |   ^   | FE_OFN1_n_0 | SDFFRQ_5VX1 | 0.014 |   3.783 |   23.039 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                        |       |       |             |       |  Time   |   Time   | 
     |------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk   |             |       |  25.000 |    5.744 | 
     | Delay1_out1_reg[17]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |    5.744 | 
     +-----------------------------------------------------------------------------------+ 
Path 35: MET Recovery Check with Pin Delay_out1_reg[17]/CN 
Endpoint:   Delay_out1_reg[17]/RN (^) checked with trailing edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Recovery                      0.961
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.039
- Arrival Time                  3.782
= Slack Time                   19.256
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |             |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+-------------+-------+---------+----------| 
     | reset                 |   v   | reset       |             |       |   0.000 |   19.256 | 
     | g98/A                 |   v   | reset       | IN_5VX4     | 0.001 |   0.001 |   19.257 | 
     | g98/Q                 |   ^   | n_0         | IN_5VX4     | 1.580 |   1.581 |   20.837 | 
     | FE_OFC1_n_0/A         |   ^   | n_0         | BU_5VX2     | 0.024 |   1.605 |   20.861 | 
     | FE_OFC1_n_0/Q         |   ^   | FE_OFN1_n_0 | BU_5VX2     | 2.164 |   3.769 |   23.025 | 
     | Delay_out1_reg[17]/RN |   ^   | FE_OFN1_n_0 | SDFFRQ_5VX1 | 0.013 |   3.782 |   23.039 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |    5.744 | 
     | Delay_out1_reg[17]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |    5.744 | 
     +----------------------------------------------------------------------------------+ 
Path 36: MET Recovery Check with Pin Delay_out1_reg[18]/CN 
Endpoint:   Delay_out1_reg[18]/RN (^) checked with trailing edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Recovery                      0.961
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.039
- Arrival Time                  3.781
= Slack Time                   19.258
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |             |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+-------------+-------+---------+----------| 
     | reset                 |   v   | reset       |             |       |   0.000 |   19.258 | 
     | g98/A                 |   v   | reset       | IN_5VX4     | 0.001 |   0.001 |   19.258 | 
     | g98/Q                 |   ^   | n_0         | IN_5VX4     | 1.580 |   1.581 |   20.839 | 
     | FE_OFC1_n_0/A         |   ^   | n_0         | BU_5VX2     | 0.024 |   1.605 |   20.863 | 
     | FE_OFC1_n_0/Q         |   ^   | FE_OFN1_n_0 | BU_5VX2     | 2.164 |   3.769 |   23.027 | 
     | Delay_out1_reg[18]/RN |   ^   | FE_OFN1_n_0 | SDFFRQ_5VX1 | 0.012 |   3.781 |   23.039 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |    5.742 | 
     | Delay_out1_reg[18]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |    5.742 | 
     +----------------------------------------------------------------------------------+ 
Path 37: MET Recovery Check with Pin Delay_out1_reg[20]/CN 
Endpoint:   Delay_out1_reg[20]/RN (^) checked with trailing edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Recovery                      0.961
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.039
- Arrival Time                  3.781
= Slack Time                   19.258
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |             |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+-------------+-------+---------+----------| 
     | reset                 |   v   | reset       |             |       |   0.000 |   19.258 | 
     | g98/A                 |   v   | reset       | IN_5VX4     | 0.001 |   0.001 |   19.258 | 
     | g98/Q                 |   ^   | n_0         | IN_5VX4     | 1.580 |   1.581 |   20.839 | 
     | FE_OFC1_n_0/A         |   ^   | n_0         | BU_5VX2     | 0.024 |   1.605 |   20.863 | 
     | FE_OFC1_n_0/Q         |   ^   | FE_OFN1_n_0 | BU_5VX2     | 2.164 |   3.769 |   23.027 | 
     | Delay_out1_reg[20]/RN |   ^   | FE_OFN1_n_0 | SDFFRQ_5VX1 | 0.012 |   3.781 |   23.039 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |    5.742 | 
     | Delay_out1_reg[20]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |    5.742 | 
     +----------------------------------------------------------------------------------+ 
Path 38: MET Recovery Check with Pin Delay_out1_reg[19]/CN 
Endpoint:   Delay_out1_reg[19]/RN (^) checked with trailing edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Recovery                      0.961
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.039
- Arrival Time                  3.781
= Slack Time                   19.258
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |             |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+-------------+-------+---------+----------| 
     | reset                 |   v   | reset       |             |       |   0.000 |   19.258 | 
     | g98/A                 |   v   | reset       | IN_5VX4     | 0.001 |   0.001 |   19.258 | 
     | g98/Q                 |   ^   | n_0         | IN_5VX4     | 1.580 |   1.581 |   20.839 | 
     | FE_OFC1_n_0/A         |   ^   | n_0         | BU_5VX2     | 0.024 |   1.605 |   20.863 | 
     | FE_OFC1_n_0/Q         |   ^   | FE_OFN1_n_0 | BU_5VX2     | 2.164 |   3.769 |   23.027 | 
     | Delay_out1_reg[19]/RN |   ^   | FE_OFN1_n_0 | SDFFRQ_5VX1 | 0.012 |   3.781 |   23.039 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |    5.742 | 
     | Delay_out1_reg[19]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |    5.742 | 
     +----------------------------------------------------------------------------------+ 
Path 39: MET Recovery Check with Pin Delay1_out1_reg[19]/CN 
Endpoint:   Delay1_out1_reg[19]/RN (^) checked with trailing edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Recovery                      0.961
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.039
- Arrival Time                  3.781
= Slack Time                   19.258
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |     Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |             |             |       |  Time   |   Time   | 
     |------------------------+-------+-------------+-------------+-------+---------+----------| 
     | reset                  |   v   | reset       |             |       |   0.000 |   19.258 | 
     | g98/A                  |   v   | reset       | IN_5VX4     | 0.001 |   0.001 |   19.259 | 
     | g98/Q                  |   ^   | n_0         | IN_5VX4     | 1.580 |   1.581 |   20.839 | 
     | FE_OFC1_n_0/A          |   ^   | n_0         | BU_5VX2     | 0.024 |   1.605 |   20.863 | 
     | FE_OFC1_n_0/Q          |   ^   | FE_OFN1_n_0 | BU_5VX2     | 2.164 |   3.769 |   23.027 | 
     | Delay1_out1_reg[19]/RN |   ^   | FE_OFN1_n_0 | SDFFRQ_5VX1 | 0.012 |   3.781 |   23.039 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                        |       |       |             |       |  Time   |   Time   | 
     |------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk   |             |       |  25.000 |    5.742 | 
     | Delay1_out1_reg[19]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |    5.742 | 
     +-----------------------------------------------------------------------------------+ 
Path 40: MET Recovery Check with Pin Delay1_out1_reg[20]/CN 
Endpoint:   Delay1_out1_reg[20]/RN (^) checked with trailing edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Recovery                      0.961
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.039
- Arrival Time                  3.779
= Slack Time                   19.260
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |     Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |             |             |       |  Time   |   Time   | 
     |------------------------+-------+-------------+-------------+-------+---------+----------| 
     | reset                  |   v   | reset       |             |       |   0.000 |   19.260 | 
     | g98/A                  |   v   | reset       | IN_5VX4     | 0.001 |   0.001 |   19.260 | 
     | g98/Q                  |   ^   | n_0         | IN_5VX4     | 1.580 |   1.581 |   20.841 | 
     | FE_OFC1_n_0/A          |   ^   | n_0         | BU_5VX2     | 0.024 |   1.605 |   20.865 | 
     | FE_OFC1_n_0/Q          |   ^   | FE_OFN1_n_0 | BU_5VX2     | 2.164 |   3.769 |   23.028 | 
     | Delay1_out1_reg[20]/RN |   ^   | FE_OFN1_n_0 | SDFFRQ_5VX1 | 0.010 |   3.779 |   23.039 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                        |       |       |             |       |  Time   |   Time   | 
     |------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk   |             |       |  25.000 |    5.740 | 
     | Delay1_out1_reg[20]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |    5.740 | 
     +-----------------------------------------------------------------------------------+ 
Path 41: MET Recovery Check with Pin Delay1_out1_reg[18]/CN 
Endpoint:   Delay1_out1_reg[18]/RN (^) checked with trailing edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Recovery                      0.961
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.039
- Arrival Time                  3.778
= Slack Time                   19.260
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |     Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |             |             |       |  Time   |   Time   | 
     |------------------------+-------+-------------+-------------+-------+---------+----------| 
     | reset                  |   v   | reset       |             |       |   0.000 |   19.260 | 
     | g98/A                  |   v   | reset       | IN_5VX4     | 0.001 |   0.001 |   19.261 | 
     | g98/Q                  |   ^   | n_0         | IN_5VX4     | 1.580 |   1.581 |   20.841 | 
     | FE_OFC1_n_0/A          |   ^   | n_0         | BU_5VX2     | 0.024 |   1.605 |   20.865 | 
     | FE_OFC1_n_0/Q          |   ^   | FE_OFN1_n_0 | BU_5VX2     | 2.164 |   3.769 |   23.029 | 
     | Delay1_out1_reg[18]/RN |   ^   | FE_OFN1_n_0 | SDFFRQ_5VX1 | 0.010 |   3.778 |   23.039 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                        |       |       |             |       |  Time   |   Time   | 
     |------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk   |             |       |  25.000 |    5.740 | 
     | Delay1_out1_reg[18]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |    5.740 | 
     +-----------------------------------------------------------------------------------+ 
Path 42: MET Recovery Check with Pin Delay2_reg_reg[1][7]/CN 
Endpoint:   Delay2_reg_reg[1][7]/RN (^) checked with trailing edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Recovery                      0.961
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.039
- Arrival Time                  3.778
= Slack Time                   19.260
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |     Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |             |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------------+-------------+-------+---------+----------| 
     | reset                   |   v   | reset       |             |       |   0.000 |   19.260 | 
     | g98/A                   |   v   | reset       | IN_5VX4     | 0.001 |   0.001 |   19.261 | 
     | g98/Q                   |   ^   | n_0         | IN_5VX4     | 1.580 |   1.581 |   20.842 | 
     | FE_OFC1_n_0/A           |   ^   | n_0         | BU_5VX2     | 0.024 |   1.605 |   20.866 | 
     | FE_OFC1_n_0/Q           |   ^   | FE_OFN1_n_0 | BU_5VX2     | 2.164 |   3.769 |   23.029 | 
     | Delay2_reg_reg[1][7]/RN |   ^   | FE_OFN1_n_0 | SDFFRQ_5VX1 | 0.009 |   3.778 |   23.039 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |    5.740 | 
     | Delay2_reg_reg[1][7]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |    5.740 | 
     +------------------------------------------------------------------------------------+ 
Path 43: MET Recovery Check with Pin Delay2_reg_reg[1][6]/CN 
Endpoint:   Delay2_reg_reg[1][6]/RN (^) checked with trailing edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Recovery                      0.961
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.039
- Arrival Time                  3.778
= Slack Time                   19.260
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |     Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |             |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------------+-------------+-------+---------+----------| 
     | reset                   |   v   | reset       |             |       |   0.000 |   19.260 | 
     | g98/A                   |   v   | reset       | IN_5VX4     | 0.001 |   0.001 |   19.261 | 
     | g98/Q                   |   ^   | n_0         | IN_5VX4     | 1.580 |   1.581 |   20.842 | 
     | FE_OFC1_n_0/A           |   ^   | n_0         | BU_5VX2     | 0.024 |   1.605 |   20.866 | 
     | FE_OFC1_n_0/Q           |   ^   | FE_OFN1_n_0 | BU_5VX2     | 2.164 |   3.769 |   23.029 | 
     | Delay2_reg_reg[1][6]/RN |   ^   | FE_OFN1_n_0 | SDFFRQ_5VX1 | 0.009 |   3.778 |   23.039 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |    5.740 | 
     | Delay2_reg_reg[1][6]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |    5.740 | 
     +------------------------------------------------------------------------------------+ 
Path 44: MET Recovery Check with Pin Delay2_reg_reg[0][7]/CN 
Endpoint:   Delay2_reg_reg[0][7]/RN (^) checked with trailing edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Recovery                      0.961
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.039
- Arrival Time                  3.778
= Slack Time                   19.260
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |     Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |             |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------------+-------------+-------+---------+----------| 
     | reset                   |   v   | reset       |             |       |   0.000 |   19.260 | 
     | g98/A                   |   v   | reset       | IN_5VX4     | 0.001 |   0.001 |   19.261 | 
     | g98/Q                   |   ^   | n_0         | IN_5VX4     | 1.580 |   1.581 |   20.842 | 
     | FE_OFC1_n_0/A           |   ^   | n_0         | BU_5VX2     | 0.024 |   1.605 |   20.866 | 
     | FE_OFC1_n_0/Q           |   ^   | FE_OFN1_n_0 | BU_5VX2     | 2.164 |   3.769 |   23.029 | 
     | Delay2_reg_reg[0][7]/RN |   ^   | FE_OFN1_n_0 | SDFFRQ_5VX1 | 0.009 |   3.778 |   23.039 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |    5.740 | 
     | Delay2_reg_reg[0][7]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |    5.740 | 
     +------------------------------------------------------------------------------------+ 
Path 45: MET Recovery Check with Pin Delay2_reg_reg[0][6]/CN 
Endpoint:   Delay2_reg_reg[0][6]/RN (^) checked with trailing edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Recovery                      0.961
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.039
- Arrival Time                  3.778
= Slack Time                   19.261
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |     Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |             |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------------+-------------+-------+---------+----------| 
     | reset                   |   v   | reset       |             |       |   0.000 |   19.261 | 
     | g98/A                   |   v   | reset       | IN_5VX4     | 0.001 |   0.001 |   19.262 | 
     | g98/Q                   |   ^   | n_0         | IN_5VX4     | 1.580 |   1.581 |   20.842 | 
     | FE_OFC1_n_0/A           |   ^   | n_0         | BU_5VX2     | 0.024 |   1.605 |   20.866 | 
     | FE_OFC1_n_0/Q           |   ^   | FE_OFN1_n_0 | BU_5VX2     | 2.164 |   3.769 |   23.030 | 
     | Delay2_reg_reg[0][6]/RN |   ^   | FE_OFN1_n_0 | SDFFRQ_5VX1 | 0.009 |   3.778 |   23.039 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |    5.739 | 
     | Delay2_reg_reg[0][6]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |    5.739 | 
     +------------------------------------------------------------------------------------+ 
Path 46: MET Recovery Check with Pin Delay1_out1_reg[11]/CN 
Endpoint:   Delay1_out1_reg[11]/RN (^) checked with trailing edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Recovery                      0.961
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.039
- Arrival Time                  3.776
= Slack Time                   19.262
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |     Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |             |             |       |  Time   |   Time   | 
     |------------------------+-------+-------------+-------------+-------+---------+----------| 
     | reset                  |   v   | reset       |             |       |   0.000 |   19.262 | 
     | g98/A                  |   v   | reset       | IN_5VX4     | 0.001 |   0.001 |   19.263 | 
     | g98/Q                  |   ^   | n_0         | IN_5VX4     | 1.580 |   1.581 |   20.843 | 
     | FE_OFC1_n_0/A          |   ^   | n_0         | BU_5VX2     | 0.024 |   1.605 |   20.867 | 
     | FE_OFC1_n_0/Q          |   ^   | FE_OFN1_n_0 | BU_5VX2     | 2.164 |   3.769 |   23.031 | 
     | Delay1_out1_reg[11]/RN |   ^   | FE_OFN1_n_0 | SDFFRQ_5VX1 | 0.007 |   3.776 |   23.039 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                        |       |       |             |       |  Time   |   Time   | 
     |------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk   |             |       |  25.000 |    5.738 | 
     | Delay1_out1_reg[11]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |    5.738 | 
     +-----------------------------------------------------------------------------------+ 
Path 47: MET Recovery Check with Pin Delay2_reg_reg[0][8]/CN 
Endpoint:   Delay2_reg_reg[0][8]/RN (^) checked with trailing edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Recovery                      0.961
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.039
- Arrival Time                  3.776
= Slack Time                   19.263
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |     Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |             |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------------+-------------+-------+---------+----------| 
     | reset                   |   v   | reset       |             |       |   0.000 |   19.263 | 
     | g98/A                   |   v   | reset       | IN_5VX4     | 0.001 |   0.001 |   19.263 | 
     | g98/Q                   |   ^   | n_0         | IN_5VX4     | 1.580 |   1.581 |   20.844 | 
     | FE_OFC1_n_0/A           |   ^   | n_0         | BU_5VX2     | 0.024 |   1.605 |   20.868 | 
     | FE_OFC1_n_0/Q           |   ^   | FE_OFN1_n_0 | BU_5VX2     | 2.164 |   3.769 |   23.032 | 
     | Delay2_reg_reg[0][8]/RN |   ^   | FE_OFN1_n_0 | SDFFRQ_5VX1 | 0.007 |   3.776 |   23.039 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |    5.737 | 
     | Delay2_reg_reg[0][8]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |    5.737 | 
     +------------------------------------------------------------------------------------+ 
Path 48: MET Recovery Check with Pin Delay2_reg_reg[1][8]/CN 
Endpoint:   Delay2_reg_reg[1][8]/RN (^) checked with trailing edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Recovery                      0.961
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.039
- Arrival Time                  3.775
= Slack Time                   19.263
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |     Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |             |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------------+-------------+-------+---------+----------| 
     | reset                   |   v   | reset       |             |       |   0.000 |   19.263 | 
     | g98/A                   |   v   | reset       | IN_5VX4     | 0.001 |   0.001 |   19.264 | 
     | g98/Q                   |   ^   | n_0         | IN_5VX4     | 1.580 |   1.581 |   20.844 | 
     | FE_OFC1_n_0/A           |   ^   | n_0         | BU_5VX2     | 0.024 |   1.605 |   20.868 | 
     | FE_OFC1_n_0/Q           |   ^   | FE_OFN1_n_0 | BU_5VX2     | 2.164 |   3.769 |   23.032 | 
     | Delay2_reg_reg[1][8]/RN |   ^   | FE_OFN1_n_0 | SDFFRQ_5VX1 | 0.007 |   3.775 |   23.039 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |    5.737 | 
     | Delay2_reg_reg[1][8]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |    5.737 | 
     +------------------------------------------------------------------------------------+ 
Path 49: MET Recovery Check with Pin Delay2_reg_reg[0][5]/CN 
Endpoint:   Delay2_reg_reg[0][5]/RN (^) checked with trailing edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Recovery                      0.961
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.039
- Arrival Time                  3.775
= Slack Time                   19.264
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |     Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |             |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------------+-------------+-------+---------+----------| 
     | reset                   |   v   | reset       |             |       |   0.000 |   19.264 | 
     | g98/A                   |   v   | reset       | IN_5VX4     | 0.001 |   0.001 |   19.264 | 
     | g98/Q                   |   ^   | n_0         | IN_5VX4     | 1.580 |   1.581 |   20.845 | 
     | FE_OFC1_n_0/A           |   ^   | n_0         | BU_5VX2     | 0.024 |   1.605 |   20.869 | 
     | FE_OFC1_n_0/Q           |   ^   | FE_OFN1_n_0 | BU_5VX2     | 2.164 |   3.769 |   23.032 | 
     | Delay2_reg_reg[0][5]/RN |   ^   | FE_OFN1_n_0 | SDFFRQ_5VX1 | 0.006 |   3.775 |   23.039 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |    5.736 | 
     | Delay2_reg_reg[0][5]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |    5.736 | 
     +------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin Delay2_reg_reg[0][1]/CN 
Endpoint:   Delay2_reg_reg[0][1]/SD (^) checked with trailing edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.812
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time                23.188
- Arrival Time                  3.568
= Slack Time                   19.620
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |             |       |   0.000 |   19.620 | 
     | csa_tree_add_125_31_groupi/g7524/A |   ^   | In[0]                            | IN_5VX1     | 0.003 |   0.003 |   19.623 | 
     | csa_tree_add_125_31_groupi/g7524/Q |   v   | csa_tree_add_125_31_groupi/n_0   | IN_5VX1     | 0.527 |   0.530 |   20.150 | 
     | csa_tree_add_125_31_groupi/g506/B  |   v   | csa_tree_add_125_31_groupi/n_0   | HA_5VX1     | 0.001 |   0.531 |   20.150 | 
     | csa_tree_add_125_31_groupi/g506/CO |   v   | csa_tree_add_125_31_groupi/n_474 | HA_5VX1     | 0.703 |   1.233 |   20.853 | 
     | csa_tree_add_125_31_groupi/g505/A  |   v   | csa_tree_add_125_31_groupi/n_474 | FA_5VX1     | 0.000 |   1.234 |   20.854 | 
     | csa_tree_add_125_31_groupi/g505/S  |   ^   | Sum1_add_cast[1]                 | FA_5VX1     | 1.226 |   2.460 |   22.080 | 
     | add_151_40/g530/A                  |   ^   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |   2.460 |   22.080 | 
     | add_151_40/g530/S                  |   ^   | Out[1]                           | FA_5VX1     | 1.107 |   3.568 |   23.187 | 
     | Delay2_reg_reg[0][1]/SD            |   ^   | Out[1]                           | SDFFRQ_5VX1 | 0.000 |   3.568 |   23.188 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |    5.380 | 
     | Delay2_reg_reg[0][1]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |    5.380 | 
     +------------------------------------------------------------------------------------+ 

