Started by upstream project "[8mha:AAAArR+LCAAAAAAAAP9b85aBtbiIQTGjNKU4P08vOT+vOD8nVc83PyU1x6OyILUoJzMv2y+/JJUBAhiZGBgqihhk0NSjKDWzXb3RdlLBUSYGJk8GtpzUvPSSDB8G5tKinBIGIZ+sxLJE/ZzEvHT94JKizLx0a6BxUmjGOUNodHsLgAyZEgYl/az8JP2M8vjiyrz45Pyc/OLi0uL4tAqjeEMDg/T4TKAkAM+MMGXXAAAA[0mhw_syn_colossus_fx2_100g_iob" build number [8mha:AAAAsB+LCAAAAAAAAP9b85aBtbiIQTGjNKU4P08vOT+vOD8nVc83PyU1x6OyILUoJzMv2y+/JJUBAhiZGBgqihhk0NSjKDWzXb3RdlLBUSYGJk8GtpzUvPSSDB8G5tKinBIGIZ+sxLJE/ZzEvHT94JKizLx0a6BxUmjGOUNodHsLgAzmEgZV/az8JP2M8vjiyrz45Pyc/OLi0uL4tAqjeEMDg/T4TKCkoYkpAA73SYjaAAAA[0m145
originally caused by:
 Started by an SCM change
[EnvInject] - Loading node environment variables.
Building remotely on [8mha:AAAAoR+LCAAAAAAAAP9b85aBtbiIQTGjNKU4P08vOT+vOD8nVc83PyU1x6OyILUoJzMv2y+/JJUBAhiZGBgqihhk0NSjKDWzXb3RdlLBUSYGJk8GtpzUvPSSDB8G5tKinBIGIZ+sxLJE/ZzEvHT94JKizLx0a6BxUmjGOUNodHsLgAzuEgZR/eT83ILSktQi/bSC9ETdzNwCXQNDAHWyaWfKAAAA[0mfpga-imp-01 (x86_64 Linux CentOS6.5 Vivado) in workspace /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA
Using remote perforce client: hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-1022639723
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 workspace -o hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-1022639723
Clear workspace includes .repository ...
Wiping workspace...
Wiped workspace.
Clean complete, took 6 ms
Last build changeset: 704212
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 changes -s submitted -m 1 //hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-1022639723/...
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 -s changes -s submitted //hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-1022639723/...@704213,@704251
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 describe -s 704251
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 -G where //...
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 -s users tableuser
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 user -o tableuser
Sync'ing workspace to changelist 704251 (forcing sync of unchanged files).
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 -s sync -f //hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-1022639723/...@704251
Sync complete, took 28984 ms
Run condition [File exists] enabling prebuild for step [[ArtifactDeployer] - Deploy artifacts from workspace to remote directories]
Run condition [File exists] enabling prebuild for step [BuilderChain]
Run condition [Files match] enabling prebuild for step [BuilderChain]
Run condition [Current build status] enabling prebuild for step [BuilderChain]
Deleting old artifacts from #18
Deleting old artifacts from #17
No emails were triggered.
Copied 1 artifact from "[8mha:AAAAoh+LCAAAAAAAAP9b85aBtbiIQSajNKU4P08vOT+vOD8nVc+jsiC1KCczL9svvyTVzHb1RttJBUeZGJg8GdhyUvPSSzJ8GJhLi3JKGIR8shLLEvVzEvPS9YNLijLz0q0rihik0IxzhtAgwxgggJGJgaGiAMiQKWFQ0s/KT9LPKI8vrsyLT87PyS8uLi2OT6swijc0MEiPzwRKAgCJvCIDpwAAAA==[0mhw_syn_colossus_fx2_100g_iob" build number [8mha:AAAAph+LCAAAAAAAAP9b85aBtbiIQSajNKU4P08vOT+vOD8nVc+jsiC1KCczL9svvyTVzHb1RttJBUeZGJg8GdhyUvPSSzJ8GJhLi3JKGIR8shLLEvVzEvPS9YNLijLz0q0rihik0IxzhtAgwxgggJGJgaGiAMhgLmFQ08/KT9LPKI8vrsyLT87PyS8uLi2OT6swijc0MEiPzwRKGpqY6gMAEPxJC6sAAAA=[0m145
Copied 1 artifact from "[8mha:AAAAoh+LCAAAAAAAAP9b85aBtbiIQSajNKU4P08vOT+vOD8nVc+jsiC1KCczL9svvyTVzHb1RttJBUeZGJg8GdhyUvPSSzJ8GJhLi3JKGIR8shLLEvVzEvPS9YNLijLz0q0rihik0IxzhtAgwxgggJGJgaGiAMiQKWFQ0s/KT9LPKI8vrsyLT87PyS8uLi2OT6swijc0MEiPzwRKAgCJvCIDpwAAAA==[0mhw_syn_colossus_fx2_100g_iob" build number [8mha:AAAAph+LCAAAAAAAAP9b85aBtbiIQSajNKU4P08vOT+vOD8nVc+jsiC1KCczL9svvyTVzHb1RttJBUeZGJg8GdhyUvPSSzJ8GJhLi3JKGIR8shLLEvVzEvPS9YNLijLz0q0rihik0IxzhtAgwxgggJGJgaGiAMhgLmFQ08/KT9LPKI8vrsyLT87PyS8uLi2OT6swijc0MEiPzwRKGpqY6gMAEPxJC6sAAAA=[0m145
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ /bin/sh -xe /tmp/hudson6137324622075311477.sh
+ p4 revert //...
//... - file(s) not opened on this client.
+ export LM_LICENSE_FILE=2100@spcsjcapp01.ad.spirentcom.com:1900@hnlcsv.ad.spirentcom.com
+ LM_LICENSE_FILE=2100@spcsjcapp01.ad.spirentcom.com:1900@hnlcsv.ad.spirentcom.com
+ source /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/settings64.sh
++ source /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/.settings64-Vivado.sh
+++ XILINX_VIVADO=/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3
+++ '[' -n /opt/perforce/p4_cli:/usr/local/bin:/bin:/usr/bin ']'
+++ PATH=/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/bin:/opt/perforce/p4_cli:/usr/local/bin:/bin:/usr/bin
+++ '[' -n '' ']'
+++ LD_LIBRARY_PATH=/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/lib/lnx64.o
++ source /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado_HLS/2014.3/.settings64-Vivado_High_Level_Synthesis.sh
+++ '[' -n /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/bin:/opt/perforce/p4_cli:/usr/local/bin:/bin:/usr/bin ']'
+++ PATH=/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado_HLS/2014.3/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/bin:/opt/perforce/p4_cli:/usr/local/bin:/bin:/usr/bin
++ source /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/.settings64-Software_Development_Kit.sh
+++ '[' -n /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado_HLS/2014.3/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/bin:/opt/perforce/p4_cli:/usr/local/bin:/bin:/usr/bin ']'
+++ PATH=/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/gnu/microblaze/lin/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/gnu/arm/lin/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/gnu/microblaze/linux_toolchain/lin64_be/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/gnu/microblaze/linux_toolchain/lin64_le/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado_HLS/2014.3/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/bin:/opt/perforce/p4_cli:/usr/local/bin:/bin:/usr/bin
++ source /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/DocNav/.settings64-DocNav.sh
+++ '[' -n /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/gnu/microblaze/lin/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/gnu/arm/lin/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/gnu/microblaze/linux_toolchain/lin64_be/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/gnu/microblaze/linux_toolchain/lin64_le/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado_HLS/2014.3/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/bin:/opt/perforce/p4_cli:/usr/local/bin:/bin:/usr/bin ']'
+++ PATH=/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/DocNav:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/gnu/microblaze/lin/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/gnu/arm/lin/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/gnu/microblaze/linux_toolchain/lin64_be/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/gnu/microblaze/linux_toolchain/lin64_le/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado_HLS/2014.3/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/bin:/opt/perforce/p4_cli:/usr/local/bin:/bin:/usr/bin
+ echo 'Derive FPGA image version/datecode'
Derive FPGA image version/datecode
+++ expr 20 % 100
++ printf %02d 20
+ VER=20
++ date +%m%d%y
+ DATECODE=102214
+ VER_DATECODE=20102214
++ cat /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/changelist.txt
+ LAST_CHANGE=704378
+ '[' 704251 -gt 704378 ']'
+ echo 'Update VERSION_ColossusFX2_BLADE100G.v'
Update VERSION_ColossusFX2_BLADE100G.v
+ cd /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA
+ sed -i 's/^parameter /\/\/parameter /g' SourceCode/include/VERSION_ColossusFX2_BLADE100G.v
+ sed -i '1i //Includes up to Changelist 704378' SourceCode/include/VERSION_ColossusFX2_BLADE100G.v
+ sed -i '2i parameter FPGA_VERSION =  8'\''h20;' SourceCode/include/VERSION_ColossusFX2_BLADE100G.v
+ sed -i '3i parameter DATE_CODE    =  24'\''h102214;' SourceCode/include/VERSION_ColossusFX2_BLADE100G.v
+ sed -i '4i \ ' SourceCode/include/VERSION_ColossusFX2_BLADE100G.v
++ printf 'Description: Colossus FX2 100G I/O Board version 20102214.  Includes up to Changelist 704378.\nChange Type: Proto\nChange #: none\n'
+ DESCRIPTION='Description: Colossus FX2 100G I/O Board version 20102214.  Includes up to Changelist 704378.
Change Type: Proto
Change #: none'
+ echo 'Start implementation'
Start implementation
+ cd /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade
+ chmod u+w ./VivadoBlade_14_3.xpr ./VivadoBlade.xpr
+ echo 20102214
+ echo 'open_project VivadoBlade_14_3.xpr'
+ echo 'set_param general.maxThreads 4'
+ echo 'reset_run impl_2'
+ echo 'launch_runs impl_2'
+ echo 'wait_on_run impl_2'
+ echo 'open_run impl_2'
+ echo 'set_property BITSTREAM.CONFIG.USR_ACCESS 20102214 [current_design]'
+ echo 'write_verilog -force colossus_iob_imp_funcsim.v -mode funcsim'
+ echo 'write_verilog -force colossus_iob_imp_timesim.v -mode timesim -sdf_anno true'
+ echo 'write_sdf -force colossus_iob_imp_timesim.sdf'
+ echo 'archive_project hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-20.zip -force -include_config_settings'
+ echo 'write_bitstream ./VivadoBlade_14_3.runs/impl_2/colossus_fx2_100g.bit'
+ echo close_project
+ echo exit
+ vivado -mode batch -source ./myImp.tcl

****** Vivado v2014.3 (64-bit)
  **** SW Build 1034051 on Fri Oct  3 16:31:15 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source ./myImp.tcl
# open_project VivadoBlade_14_3.xpr
INFO: [Project 1-313] Project file moved from '/net/storage_cal_ci/general/Development/Hardware/FPGA/Workspaces/4asu/Colossus/FPGA/fx2/VivadoBlade' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'impl_2' not found
# set_param general.maxThreads 4
# reset_run impl_2
# launch_runs impl_2
[Wed Oct 22 17:31:40 2014] Launched impl_2...
Run output will be captured here: /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/runme.log
# wait_on_run impl_2
[Wed Oct 22 17:31:40 2014] Waiting for impl_2 to finish...

*** Running vivado
    with args -log ColossusFX2_BLADE100G.vdi -applog -m64 -messageDb vivado.pb -mode batch -source ColossusFX2_BLADE100G.tcl -notrace


****** Vivado v2014.3 (64-bit)
  **** SW Build 1034051 on Fri Oct  3 16:31:15 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source ColossusFX2_BLADE100G.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Parsing EDIF File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.edf]
Finished Parsing EDIF File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.edf]
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/DPRAM64Kx36_col/DPRAM64Kx36_col.dcp' for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[3].DPRAM64Kx36_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/DPRAM64Kx36_col/DPRAM64Kx36_col.dcp' for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[2].DPRAM64Kx36_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/DPRAM64Kx36_col/DPRAM64Kx36_col.dcp' for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[1].DPRAM64Kx36_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/DPRAM64Kx36_col/DPRAM64Kx36_col.dcp' for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[0].DPRAM64Kx36_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/DPRAM16Kx2_col/DPRAM16Kx2_col.dcp' for cell 'GAF1/AM/dp_ram_stats_16kx684/valid_DPRAM16Kx2'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP256x256/TDP256x256.dcp' for cell 'GAF1/FM/CTDBHM/DPFRMBUF'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_4Kx32Rd64/TDPRAM_4Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/FSTCM/FST_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP16Kx32_RdDelay2/TDP16Kx32_RdDelay2.dcp' for cell 'GAF1/GM/DSGM/FTGM/SEQRAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP256x32/TDP256x32.dcp' for cell 'GAF1/GM/DSGM/OHPM/DLGM/DLS_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP512x8/TDP512x8.dcp' for cell 'GAF1/GM/DSGM/OHPM/DLGM/SecondPass_WeightTable'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP512x8/TDP512x8.dcp' for cell 'GAF1/GM/DSGM/OHPM/DLGM/FirstPass_WeightTable'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/Mult16x16_Delay4/Mult16x16_Delay4.dcp' for cell 'GAF1/GM/DSGM/OHPM/DLGM/MS_EVEN'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/Mult16x16_Delay4/Mult16x16_Delay4.dcp' for cell 'GAF1/GM/DSGM/OHPM/DLGM/MS_ODD'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP16x36/TDP16x36.dcp' for cell 'GAF1/GM/DSGM/OHPM/DLGM/Scale_Offset_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP256x256_RdDelay2/TDP256x256_RdDelay2.dcp' for cell 'GAF1/GM/SDBHM/DPFRMBUF'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/ff_128x272_pfull64_2clk/ff_128x272_pfull64_2clk.dcp' for cell 'pcie_i/pcie_rx/trnrx_desc_ff'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/ff_128x272_pfull64_2clk/ff_128x272_pfull64_2clk.dcp' for cell 'pcie_i/pcie_tx/maint_rdff'
INFO: [Project 1-491] No black box instances found for design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/dp1kx256/dp1kx256.dcp'.
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/dp256x128_256/dp256x128_256.dcp' for cell 'pcie_i/pcie_tx/rbuf_ff1'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP256x16_RdDelay2/TDP256x16_RdDelay2.dcp' for cell 'GAF1/GM/DSGM/OHPM/DLGM/IDLGM/DLORAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/adc_wiz_3_0/adc_wiz_3_0.dcp' for cell 'TSTop_U1/BAR0Intf/sysMon/xadcInst'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_cpmbination_dpram_256x1_col/rpmm_cpmbination_dpram_256x1_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_comb_proc_pi/rpmm_combination_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_cpmbination_dpram_256x1_col/rpmm_cpmbination_dpram_256x1_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_comb_proc_pi/rpmm_combination_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[28].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[31].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[27].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[30].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[29].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[26].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[18].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[23].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[15].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[20].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[25].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[17].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[22].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[14].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[10].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[12].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[4].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[2].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[7].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[5].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[3].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[8].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[6].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[11].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[0].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[9].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[1].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[19].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[24].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[16].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[21].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[13].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[28].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[31].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[27].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[30].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[29].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[26].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[18].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[23].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[15].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[20].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[25].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[17].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[22].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[14].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[10].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[12].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[4].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[2].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[7].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[5].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[3].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[8].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[6].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[11].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[0].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[9].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[1].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[19].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[24].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[16].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[21].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[13].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/DCFIFO256x32/DCFIFO256x32.dcp' for cell 'GAF1/GM/SSM100/C_IFGFIFO'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/DCFIFOFWFT64x192/DCFIFOFWFT64x192.dcp' for cell 'GAF1/GM/SSM100/DSG_FPFIFO'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP32Kx32Rd512_r/TDP32Kx32Rd512_r.dcp' for cell 'GAF1/GM/DSGM/OHPM/BC_RAM'
INFO: [Project 1-491] No black box instances found for design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/SDP16Kx72/SDP16Kx72.dcp'.
INFO: [Project 1-491] No black box instances found for design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx36/TDPRAM_16Kx36.dcp'.
INFO: [Project 1-491] No black box instances found for design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64_RdDelay2/TDPRAM_16Kx32Rd64_RdDelay2.dcp'.
INFO: [Project 1-491] No black box instances found for design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx58/TDPRAM_16Kx58.dcp'.
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx58_RdDelay2/TDPRAM_16Kx58_RdDelay2.dcp' for cell 'GAF1/GM/SSM100/TSSM/STATSRAM'
INFO: [Project 1-491] No black box instances found for design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_8Kx32Rd64_RdDelay2/TDPRAM_8Kx32Rd64_RdDelay2.dcp'.
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/dp512x256_2clk/dp512x256_2clk.dcp' for cell 'pcie_i/pcie_rx/txd_ff_p1'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64/TDPRAM_16Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/VFDPM/genblk1[3].u_RITEnt_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64/TDPRAM_16Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/VFDPM/genblk1[6].u_RITEnt_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64/TDPRAM_16Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/VFDPM/genblk1[5].u_RITEnt_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64/TDPRAM_16Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/VFDPM/genblk1[7].u_RITEnt_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64/TDPRAM_16Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/VFDPM/genblk1[0].u_RITEnt_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64/TDPRAM_16Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/VFDPM/genblk1[4].u_RITEnt_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64/TDPRAM_16Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/VFDPM/genblk1[2].u_RITEnt_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64/TDPRAM_16Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/VFDPM/genblk1[1].u_RITEnt_RAM'
INFO: [Project 1-491] No black box instances found for design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_8Kx32Rd64/TDPRAM_8Kx32Rd64.dcp'.
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/dpram_1Kx36Rd144/dpram_1Kx36Rd144.dcp' for cell 'GAF1/GM/DSGM/VFDPM/u_RIT_RAM'
INFO: [Common 17-14] Message 'Project 1-454' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Netlist 29-17] Analyzing 379297 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 69 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.1
Loading clock regions from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockRegion.xml
Loading clock buffers from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockBuffers.xml
Loading clock placement rules from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ffg1157/Package.xml
Loading io standards from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/parts/xilinx/virtex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp/DPRAM64Kx36_col_early.xdc] for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[3].DPRAM64Kx36_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp/DPRAM64Kx36_col_early.xdc] for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[3].DPRAM64Kx36_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp/DPRAM64Kx36_col_early.xdc] for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[2].DPRAM64Kx36_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp/DPRAM64Kx36_col_early.xdc] for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[2].DPRAM64Kx36_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp/DPRAM64Kx36_col_early.xdc] for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[1].DPRAM64Kx36_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp/DPRAM64Kx36_col_early.xdc] for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[1].DPRAM64Kx36_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp/DPRAM64Kx36_col_early.xdc] for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[0].DPRAM64Kx36_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp/DPRAM64Kx36_col_early.xdc] for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[0].DPRAM64Kx36_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_2/DPRAM16Kx2_col_early.xdc] for cell 'GAF1/AM/dp_ram_stats_16kx684/valid_DPRAM16Kx2'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_2/DPRAM16Kx2_col_early.xdc] for cell 'GAF1/AM/dp_ram_stats_16kx684/valid_DPRAM16Kx2'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_3/TDP256x256_early.xdc] for cell 'GAF1/FM/CTDBHM/DPFRMBUF'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_3/TDP256x256_early.xdc] for cell 'GAF1/FM/CTDBHM/DPFRMBUF'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_4/TDPRAM_4Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/FSTCM/FST_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_4/TDPRAM_4Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/FSTCM/FST_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_5/TDP16Kx32_RdDelay2_early.xdc] for cell 'GAF1/GM/DSGM/FTGM/SEQRAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_5/TDP16Kx32_RdDelay2_early.xdc] for cell 'GAF1/GM/DSGM/FTGM/SEQRAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_6/TDP256x32_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/DLS_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_6/TDP256x32_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/DLS_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_7/TDP512x8_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/SecondPass_WeightTable'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_7/TDP512x8_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/SecondPass_WeightTable'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_7/TDP512x8_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/FirstPass_WeightTable'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_7/TDP512x8_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/FirstPass_WeightTable'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_8/Mult16x16_Delay4_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/MS_EVEN'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_8/Mult16x16_Delay4_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/MS_EVEN'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_8/Mult16x16_Delay4_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/MS_ODD'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_8/Mult16x16_Delay4_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/MS_ODD'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_9/TDP16x36_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/Scale_Offset_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_9/TDP16x36_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/Scale_Offset_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_10/TDP256x256_RdDelay2_early.xdc] for cell 'GAF1/GM/SDBHM/DPFRMBUF'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_10/TDP256x256_RdDelay2_early.xdc] for cell 'GAF1/GM/SDBHM/DPFRMBUF'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_11/ff_128x272_pfull64_2clk_early.xdc] for cell 'pcie_i/pcie_rx/trnrx_desc_ff'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_11/ff_128x272_pfull64_2clk_early.xdc] for cell 'pcie_i/pcie_rx/trnrx_desc_ff'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_11/ff_128x272_pfull64_2clk_early.xdc] for cell 'pcie_i/pcie_tx/maint_rdff'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_11/ff_128x272_pfull64_2clk_early.xdc] for cell 'pcie_i/pcie_tx/maint_rdff'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_13/dp256x128_256_early.xdc] for cell 'pcie_i/pcie_tx/rbuf_ff1'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_13/dp256x128_256_early.xdc] for cell 'pcie_i/pcie_tx/rbuf_ff1'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_14/TDP256x16_RdDelay2_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/IDLGM/DLORAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_14/TDP256x16_RdDelay2_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/IDLGM/DLORAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_15/adc_wiz_3_0_early.xdc] for cell 'TSTop_U1/BAR0Intf/sysMon/xadcInst'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_15/adc_wiz_3_0_early.xdc] for cell 'TSTop_U1/BAR0Intf/sysMon/xadcInst'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_16/rpmm_cpmbination_dpram_256x1_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_comb_proc_pi/rpmm_combination_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_16/rpmm_cpmbination_dpram_256x1_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_comb_proc_pi/rpmm_combination_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_16/rpmm_cpmbination_dpram_256x1_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_comb_proc_pi/rpmm_combination_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_16/rpmm_cpmbination_dpram_256x1_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_comb_proc_pi/rpmm_combination_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[28].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[28].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[31].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[31].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[27].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[27].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[30].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[30].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[29].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[29].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[26].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[26].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[18].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[18].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[23].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[23].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[15].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[15].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[20].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[20].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[25].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[25].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[17].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[17].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[22].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[22].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[14].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[14].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[10].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[10].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[12].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[12].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[4].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[4].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[2].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[2].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[7].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[7].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[5].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[5].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[3].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[3].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[8].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[8].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[6].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[6].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[11].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[11].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[0].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[0].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[9].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[9].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[1].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[1].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[19].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[19].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[24].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[24].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[16].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[16].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[21].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[21].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[13].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[13].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[28].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[28].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[31].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[31].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[27].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[27].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[30].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[30].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[29].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[29].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[26].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[26].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[18].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[18].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[23].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[23].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[15].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[15].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[20].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[20].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[25].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[25].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[17].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[17].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[22].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[22].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[14].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[14].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[10].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[10].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[12].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[12].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[4].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[4].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[2].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[2].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[7].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[7].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[5].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[5].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[3].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[3].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[8].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[8].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[6].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[6].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[11].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[11].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[0].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[0].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[9].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[9].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[1].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[1].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[19].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[19].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[24].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[24].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[16].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[16].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[21].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[21].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[13].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[13].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_18/DCFIFO256x32_early.xdc] for cell 'GAF1/GM/SSM100/C_IFGFIFO'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_18/DCFIFO256x32_early.xdc] for cell 'GAF1/GM/SSM100/C_IFGFIFO'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_19/DCFIFOFWFT64x192_early.xdc] for cell 'GAF1/GM/SSM100/DSG_FPFIFO'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_19/DCFIFOFWFT64x192_early.xdc] for cell 'GAF1/GM/SSM100/DSG_FPFIFO'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_20/TDP32Kx32Rd512_r_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/BC_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_20/TDP32Kx32Rd512_r_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/BC_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_25/TDPRAM_16Kx58_RdDelay2_early.xdc] for cell 'GAF1/GM/SSM100/TSSM/STATSRAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_25/TDPRAM_16Kx58_RdDelay2_early.xdc] for cell 'GAF1/GM/SSM100/TSSM/STATSRAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_27/dp512x256_2clk_early.xdc] for cell 'pcie_i/pcie_rx/txd_ff_p1'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_27/dp512x256_2clk_early.xdc] for cell 'pcie_i/pcie_rx/txd_ff_p1'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[3].u_RITEnt_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[3].u_RITEnt_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[6].u_RITEnt_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[6].u_RITEnt_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[5].u_RITEnt_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[5].u_RITEnt_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[7].u_RITEnt_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[7].u_RITEnt_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[0].u_RITEnt_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[0].u_RITEnt_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[4].u_RITEnt_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[4].u_RITEnt_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[2].u_RITEnt_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[2].u_RITEnt_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[1].u_RITEnt_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[1].u_RITEnt_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_RIT_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_RIT_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD6_RAM_od'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD6_RAM_od'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD6_RAM_ev'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD6_RAM_ev'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD5_RAM_od'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD5_RAM_od'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD5_RAM_ev'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD5_RAM_ev'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD4_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD4_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD3_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD3_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD2_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD2_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD1_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD1_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_31/DCFIFOFWFT16x50_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_31/DCFIFOFWFT16x50_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:615]
INFO: [Timing 38-2] Deriving generated clocks [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:615]
get_clocks: Time (s): cpu = 00:01:33 ; elapsed = 00:00:46 . Memory (MB): peak = 3901.891 ; gain = 1074.879 ; free physical = 25535 ; free virtual = 31664
WARNING: [Constraints 18-402] set_max_delay: 'ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_41_RNIION2' is not a valid startpoint. [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:1098]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_42_1_RNI32VA' is not a valid startpoint. [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:1098]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc]
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_11/ff_128x272_pfull64_2clk_late.xdc] for cell 'pcie_i/pcie_rx/trnrx_desc_ff'
INFO: [Vivado 12-3489] Using the max delay datapath only value '10.000' scoped to cell 'pcie_i/pcie_rx/trnrx_desc_ff' from the checkpoint. [c:/Users/lbenites/Perforce/LBenites_laptop/SPT_HW/Colossus/sandbox/ColossusFX2_1x100G/IP_Vivado/ff_128x272_pfull64_2clk/ff_128x272_pfull64_2clk/ff_128x272_pfull64_2clk_clocks.xdc:59]
set_max_delay: Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 4194.781 ; gain = 0.000 ; free physical = 25330 ; free virtual = 31460
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_11/ff_128x272_pfull64_2clk_late.xdc] for cell 'pcie_i/pcie_rx/trnrx_desc_ff'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_11/ff_128x272_pfull64_2clk_late.xdc] for cell 'pcie_i/pcie_tx/maint_rdff'
INFO: [Vivado 12-3489] Using the max delay datapath only value '10.000' scoped to cell 'pcie_i/pcie_tx/maint_rdff' from the checkpoint. [c:/Users/lbenites/Perforce/LBenites_laptop/SPT_HW/Colossus/sandbox/ColossusFX2_1x100G/IP_Vivado/ff_128x272_pfull64_2clk/ff_128x272_pfull64_2clk/ff_128x272_pfull64_2clk_clocks.xdc:61]
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_11/ff_128x272_pfull64_2clk_late.xdc] for cell 'pcie_i/pcie_tx/maint_rdff'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_18/DCFIFO256x32_late.xdc] for cell 'GAF1/GM/SSM100/C_IFGFIFO'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_18/DCFIFO256x32_late.xdc] for cell 'GAF1/GM/SSM100/C_IFGFIFO'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_31/DCFIFOFWFT16x50_late.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0'
INFO: [Vivado 12-3489] Using the max delay datapath only value '10.000' scoped to cell 'GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0' from the checkpoint. [c:/Junk/FX2_IP/IP_Vivado/DCFIFOFWFT16x50/DCFIFOFWFT16x50/DCFIFOFWFT16x50_clocks.xdc:63]
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-19651-fpga-imp-01/dcp_31/DCFIFOFWFT16x50_late.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0'
INFO: [Opt 31-138] Pushed 3 inverter(s) to 20 load pin(s).
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 337030 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 9086 instances
  BUF => LUT1: 7 instances
  FD => FDRE: 96853 instances
  FDC => FDCE: 7449 instances
  FDC_1 => FDCE (inverted pins: C): 10 instances
  FDE => FDRE: 36229 instances
  FDE_1 => FDRE (inverted pins: C): 16 instances
  FDP => FDPE: 536 instances
  FDP_1 => FDPE (inverted pins: C): 1 instances
  FDR => FDRE: 72252 instances
  FDRE_1 => FDRE (inverted pins: C): 8 instances
  FDRS => FDRS (FDRE, LUT2, VCC): 3 instances
  FDS => FDSE: 1683 instances
  FD_1 => FDRE (inverted pins: C): 39 instances
  IBUFGDS => IBUFDS: 1 instances
  INV => LUT1: 327 instances
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances
  IOBUFDS_DCIEN => IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 2 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 16 instances
  LUT1_L => LUT1: 4716 instances
  LUT2_L => LUT2: 10003 instances
  LUT3_L => LUT3: 16246 instances
  LUT4_L => LUT4: 8511 instances
  LUT5_L => LUT5: 19752 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 768 instances
  LUT6_L => LUT6: 45105 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 4752 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 839 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 179 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 483 instances
  ROM256X1 => ROM256X1 (LUT6, LUT6, LUT6, LUT6, MUXF7, MUXF7, MUXF8): 74 instances
  SRLC32E => SRL16E: 1080 instances

link_design: Time (s): cpu = 00:05:59 ; elapsed = 00:05:00 . Memory (MB): peak = 4194.781 ; gain = 3267.465 ; free physical = 25365 ; free virtual = 31457
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4197.793 ; gain = 0.000 ; free physical = 25365 ; free virtual = 31457

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 16 inverter(s) to 429 load pin(s).
WARNING: [Opt 31-143] Automatic BUFG insertion was skipped because there are already at least 12 clock buffers (BUFG and BUFHCE) using global resources.
Resolution: Manually insert a BUFG to drive the high fanout net. However, make sure to first analyze clock buffer utilization to determine if the insertion is safe to perform.
INFO: [Opt 31-49] Retargeted 0 cell(s).
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Phase 1 Retarget | Checksum: 27dbb0f3d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 4197.793 ; gain = 0.000 ; free physical = 25365 ; free virtual = 31457

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 14 inverter(s) to 14 load pin(s).
WARNING: [Constraints 18-1079] Register pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg1 and pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Opt 31-10] Eliminated 6518 cells.
Phase 2 Constant Propagation | Checksum: 1c88b3405

Time (s): cpu = 00:01:23 ; elapsed = 00:01:23 . Memory (MB): peak = 4197.793 ; gain = 0.000 ; free physical = 25358 ; free virtual = 31450

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 63487 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 26695 unconnected cells.
Phase 3 Sweep | Checksum: 167b91854

Time (s): cpu = 00:02:20 ; elapsed = 00:02:20 . Memory (MB): peak = 4197.793 ; gain = 0.000 ; free physical = 25358 ; free virtual = 31450

Phase 4 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 4 Constant Propagation | Checksum: cd7a4572

Time (s): cpu = 00:02:50 ; elapsed = 00:02:50 . Memory (MB): peak = 4197.793 ; gain = 0.000 ; free physical = 25358 ; free virtual = 31449

Phase 5 Sweep
INFO: [Opt 31-12] Eliminated 317 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 1 unconnected cells.
Phase 5 Sweep | Checksum: 18934138f

Time (s): cpu = 00:03:21 ; elapsed = 00:03:22 . Memory (MB): peak = 4197.793 ; gain = 0.000 ; free physical = 25358 ; free virtual = 31449
Ending Logic Optimization Task | Checksum: 18934138f

Time (s): cpu = 00:03:25 ; elapsed = 00:03:25 . Memory (MB): peak = 4197.793 ; gain = 0.000 ; free physical = 25358 ; free virtual = 31450
Implement Debug Cores | Checksum: 1ed098806
Logic Optimization | Checksum: 1ed098806

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 62 BRAM(s) out of a total of 992 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 12 WE to EN ports
Number of BRAM Ports augmented: 316 newly gated: 406 Total Ports: 1984
Ending PowerOpt Patch Enables Task | Checksum: 1998a8c96

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6028.191 ; gain = 0.000 ; free physical = 23894 ; free virtual = 29986
Ending Power Optimization Task | Checksum: 1998a8c96

Time (s): cpu = 00:02:59 ; elapsed = 00:03:03 . Memory (MB): peak = 6028.191 ; gain = 1830.398 ; free physical = 23894 ; free virtual = 29986
INFO: [Common 17-83] Releasing license: Implementation
150 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:07:01 ; elapsed = 00:06:49 . Memory (MB): peak = 6028.191 ; gain = 1833.410 ; free physical = 23894 ; free virtual = 29986
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.17 . Memory (MB): peak = 6048.199 ; gain = 0.000 ; free physical = 23832 ; free virtual = 29930
write_checkpoint: Time (s): cpu = 00:00:58 ; elapsed = 00:00:58 . Memory (MB): peak = 6048.203 ; gain = 20.012 ; free physical = 23794 ; free virtual = 29928
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/ColossusFX2_BLADE100G_drc_opted.rpt.
report_drc: Time (s): cpu = 00:01:30 ; elapsed = 00:00:48 . Memory (MB): peak = 6048.203 ; gain = 0.000 ; free physical = 23776 ; free virtual = 29910
source /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/tcl_scripts/remove_cores_DONT_TOUCH.tcl
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 150ed05b6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6050.203 ; gain = 0.000 ; free physical = 23777 ; free virtual = 29911

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6050.203 ; gain = 0.000 ; free physical = 23777 ; free virtual = 29911
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 21 inverter(s) to 21 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.73 . Memory (MB): peak = 6050.203 ; gain = 0.000 ; free physical = 23777 ; free virtual = 29911

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: b21586cd

Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 6050.203 ; gain = 0.000 ; free physical = 23777 ; free virtual = 29911
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg1 and pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_41_RNIION2' is not a valid startpoint. [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:1098]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_42_1_RNI32VA' is not a valid startpoint. [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:1098]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: b21586cd

Time (s): cpu = 00:05:06 ; elapsed = 00:04:10 . Memory (MB): peak = 6078.211 ; gain = 28.008 ; free physical = 23637 ; free virtual = 29771

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: b21586cd

Time (s): cpu = 00:05:10 ; elapsed = 00:04:13 . Memory (MB): peak = 6078.211 ; gain = 28.008 ; free physical = 23637 ; free virtual = 29771

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 0a97c508

Time (s): cpu = 00:05:10 ; elapsed = 00:04:13 . Memory (MB): peak = 6078.211 ; gain = 28.008 ; free physical = 23637 ; free virtual = 29771
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b05ac936

Time (s): cpu = 00:05:10 ; elapsed = 00:04:13 . Memory (MB): peak = 6078.211 ; gain = 28.008 ; free physical = 23636 ; free virtual = 29770

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 14a600e88

Time (s): cpu = 00:05:38 ; elapsed = 00:04:39 . Memory (MB): peak = 6078.211 ; gain = 28.008 ; free physical = 23976 ; free virtual = 30111
Phase 2.1.2.1 Place Init Design | Checksum: 1a1cef730

Time (s): cpu = 00:12:38 ; elapsed = 00:07:06 . Memory (MB): peak = 6078.211 ; gain = 28.008 ; free physical = 23976 ; free virtual = 30111
Phase 2.1.2 Build Placer Netlist Model | Checksum: 1a1cef730

Time (s): cpu = 00:12:39 ; elapsed = 00:07:06 . Memory (MB): peak = 6078.211 ; gain = 28.008 ; free physical = 23976 ; free virtual = 30111

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 1a1cef730

Time (s): cpu = 00:12:40 ; elapsed = 00:07:07 . Memory (MB): peak = 6078.211 ; gain = 28.008 ; free physical = 23976 ; free virtual = 30111
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 1a1cef730

Time (s): cpu = 00:12:41 ; elapsed = 00:07:08 . Memory (MB): peak = 6078.211 ; gain = 28.008 ; free physical = 23976 ; free virtual = 30111
Phase 2.1 Placer Initialization Core | Checksum: 1a1cef730

Time (s): cpu = 00:12:41 ; elapsed = 00:07:09 . Memory (MB): peak = 6078.211 ; gain = 28.008 ; free physical = 23976 ; free virtual = 30111
Phase 2 Placer Initialization | Checksum: 1a1cef730

Time (s): cpu = 00:12:42 ; elapsed = 00:07:09 . Memory (MB): peak = 6078.211 ; gain = 28.008 ; free physical = 23976 ; free virtual = 30111

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1d341f949

Time (s): cpu = 00:36:36 ; elapsed = 00:19:08 . Memory (MB): peak = 6118.227 ; gain = 68.023 ; free physical = 23694 ; free virtual = 29829

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1d341f949

Time (s): cpu = 00:36:44 ; elapsed = 00:19:13 . Memory (MB): peak = 6118.227 ; gain = 68.023 ; free physical = 23694 ; free virtual = 29829

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 19e741f69

Time (s): cpu = 00:42:44 ; elapsed = 00:22:01 . Memory (MB): peak = 6118.227 ; gain = 68.023 ; free physical = 23641 ; free virtual = 29776

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 22683d7f2

Time (s): cpu = 00:42:56 ; elapsed = 00:22:10 . Memory (MB): peak = 6118.227 ; gain = 68.023 ; free physical = 23641 ; free virtual = 29775

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 203ddabfe

Time (s): cpu = 00:45:34 ; elapsed = 00:23:07 . Memory (MB): peak = 6118.227 ; gain = 68.023 ; free physical = 23641 ; free virtual = 29775

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 1efbbd2c2

Time (s): cpu = 00:45:43 ; elapsed = 00:23:16 . Memory (MB): peak = 6118.227 ; gain = 68.023 ; free physical = 23641 ; free virtual = 29775

Phase 4.5.2 Commit Slice Clusters
Phase 4.5.2 Commit Slice Clusters | Checksum: 1a760d951

Time (s): cpu = 01:08:05 ; elapsed = 00:31:28 . Memory (MB): peak = 6288.254 ; gain = 238.051 ; free physical = 23311 ; free virtual = 29446
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 1a760d951

Time (s): cpu = 01:08:09 ; elapsed = 00:31:32 . Memory (MB): peak = 6288.254 ; gain = 238.051 ; free physical = 23311 ; free virtual = 29446

Phase 4.6 Clock Restriction Legalization for Leaf Columns
Phase 4.6 Clock Restriction Legalization for Leaf Columns | Checksum: 1a760d951

Time (s): cpu = 01:08:18 ; elapsed = 00:31:39 . Memory (MB): peak = 6300.051 ; gain = 249.848 ; free physical = 23299 ; free virtual = 29434

Phase 4.7 Clock Restriction Legalization for Non-Clock Pins
Phase 4.7 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1a760d951

Time (s): cpu = 01:08:25 ; elapsed = 00:31:45 . Memory (MB): peak = 6312.051 ; gain = 261.848 ; free physical = 23291 ; free virtual = 29426

Phase 4.8 Place Remaining
Phase 4.8 Place Remaining | Checksum: 1b8b5b59b

Time (s): cpu = 01:08:29 ; elapsed = 00:31:50 . Memory (MB): peak = 6312.051 ; gain = 261.848 ; free physical = 23291 ; free virtual = 29426

Phase 4.9 Re-assign LUT pins
Phase 4.9 Re-assign LUT pins | Checksum: 1b8b5b59b

Time (s): cpu = 01:09:00 ; elapsed = 00:32:18 . Memory (MB): peak = 6312.051 ; gain = 261.848 ; free physical = 23292 ; free virtual = 29426
Phase 4 Detail Placement | Checksum: 1b8b5b59b

Time (s): cpu = 01:09:04 ; elapsed = 00:32:23 . Memory (MB): peak = 6312.051 ; gain = 261.848 ; free physical = 23292 ; free virtual = 29426

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 23268aa26

Time (s): cpu = 01:09:13 ; elapsed = 00:32:29 . Memory (MB): peak = 6476.848 ; gain = 426.645 ; free physical = 23211 ; free virtual = 29346

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization

Phase 5.2.1.1 Restore Best Placement
Phase 5.2.1.1 Restore Best Placement | Checksum: 1adfa2883

Time (s): cpu = 01:16:23 ; elapsed = 00:37:18 . Memory (MB): peak = 6546.801 ; gain = 496.598 ; free physical = 23140 ; free virtual = 29275
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.786. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 1adfa2883

Time (s): cpu = 01:16:27 ; elapsed = 00:37:22 . Memory (MB): peak = 6546.801 ; gain = 496.598 ; free physical = 23140 ; free virtual = 29275
Phase 5.2 Post Placement Optimization | Checksum: 1adfa2883

Time (s): cpu = 01:16:31 ; elapsed = 00:37:25 . Memory (MB): peak = 6546.801 ; gain = 496.598 ; free physical = 23140 ; free virtual = 29275

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 1adfa2883

Time (s): cpu = 01:16:35 ; elapsed = 00:37:29 . Memory (MB): peak = 6546.801 ; gain = 496.598 ; free physical = 23140 ; free virtual = 29275

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 1adfa2883

Time (s): cpu = 01:16:40 ; elapsed = 00:37:35 . Memory (MB): peak = 6546.801 ; gain = 496.598 ; free physical = 23140 ; free virtual = 29275
Phase 5.4 Placer Reporting | Checksum: 1adfa2883

Time (s): cpu = 01:16:44 ; elapsed = 00:37:39 . Memory (MB): peak = 6546.801 ; gain = 496.598 ; free physical = 23140 ; free virtual = 29275

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 13ec5590a

Time (s): cpu = 01:16:48 ; elapsed = 00:37:43 . Memory (MB): peak = 6546.801 ; gain = 496.598 ; free physical = 23140 ; free virtual = 29275
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 13ec5590a

Time (s): cpu = 01:16:52 ; elapsed = 00:37:47 . Memory (MB): peak = 6546.801 ; gain = 496.598 ; free physical = 23140 ; free virtual = 29275
Ending Placer Task | Checksum: 12286b776

Time (s): cpu = 01:16:53 ; elapsed = 00:37:47 . Memory (MB): peak = 6546.801 ; gain = 496.598 ; free physical = 23140 ; free virtual = 29275
INFO: [Common 17-83] Releasing license: Implementation
168 Infos, 181 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 01:18:14 ; elapsed = 00:38:43 . Memory (MB): peak = 6546.801 ; gain = 498.598 ; free physical = 23140 ; free virtual = 29275
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:27 ; elapsed = 00:00:52 . Memory (MB): peak = 6546.805 ; gain = 0.000 ; free physical = 22686 ; free virtual = 29260
write_checkpoint: Time (s): cpu = 00:01:49 ; elapsed = 00:01:14 . Memory (MB): peak = 6546.805 ; gain = 0.004 ; free physical = 23054 ; free virtual = 29270
report_clock_utilization: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 6546.805 ; gain = 0.000 ; free physical = 23054 ; free virtual = 29271
report_utilization: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 6546.805 ; gain = 0.000 ; free physical = 23054 ; free virtual = 29270
report_utilization: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 6546.805 ; gain = 0.000 ; free physical = 23054 ; free virtual = 29270
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg1 and pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
Phase 1 Physical Synthesis Initialization | Checksum: 2446a8353

Time (s): cpu = 00:04:06 ; elapsed = 00:01:49 . Memory (MB): peak = 6704.785 ; gain = 155.980 ; free physical = 22843 ; free virtual = 29063
Netlist sorting complete. Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.93 . Memory (MB): peak = 6704.785 ; gain = 0.000 ; free physical = 22844 ; free virtual = 29063
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.786 | TNS=-45.503 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 22 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_3[3]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_4[3]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_3[2]. Replicated 4 times.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_38943 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_4[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_2[0]. Replicated 2 times.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_38945 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_2[2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_5[1]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_3[0]. Replicated 4 times.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_6[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_5[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_3[1]. Replicated 2 times.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_2[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_2[3]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_1[2]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_sel_mask_8_RNIT1NB1[1]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/ana_load_balancer_100g_pi/eofos_q1_31783. Replicated 2 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/SSM100/RCM/IFGCM/Test_ByteCountPlusByteLeft_s_30_RNIEQPC4. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_1_0. Replicated 2 times.
INFO: [Physopt 32-571] Net GAF1/AM/stats_controller_pi/hx_stats_accum_q4/N_317 was not replicated.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_sel_mask_12_RNI0LQU[3]. Replicated 8 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 16 nets. Created 58 new instances.

INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.786 | TNS=-41.331 |
Phase 2 Fanout Optimization | Checksum: 2a64f1efb

Time (s): cpu = 00:06:22 ; elapsed = 00:03:53 . Memory (MB): peak = 6850.004 ; gain = 301.199 ; free physical = 22772 ; free virtual = 28991

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 226 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[549].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_9_RNIV01K2[549]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/mp2_to_cache_54.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/out_seq_0_iv_0_0_o2_RNIET17J[0]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_seq_to_ram17_2_0_a2_2_3.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_20_RNI64AO1
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[549].  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[549]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39287.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_7[549]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/N_354.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_1_RNIO42AH
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_10_0.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_6_RNIH3GE2
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_38943.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_5_RNIK1IV[3]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_4[2].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_4[2]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39592.  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_12[560]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[560].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_12_RNIRRK11[560]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[550].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_9_RNI7B3K2[550]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39315.  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_8[550]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[554].  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_9_RNIJN3K2[554]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_38945.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_5_RNIIVHV[0]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_5[3].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_5[3]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[558].  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_9_RNIV34K2[558]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[548].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_9_RNIST0K2[548]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39261.  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_8[548]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_3.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_3
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_6[1].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_6[1]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39422.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_7[554]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_5[0].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_5[0]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_14.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_14
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_4.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_4
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[555].  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_9_RNIMQ3K2[555]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_5[1]_repN_2.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_5[1]_replica_2
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_2.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_2
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/q7_hw_stat_data[18].  Re-placed instance GAF1/AM/stats_controller_pi/q7_hw_stat_data_1_DOUT_RNISK1F[0]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/q7_hw_stat_data_1_DOUT[0].  Re-placed instance GAF1/AM/stats_controller_pi/q7_hw_stat_data_1_DOUT[0]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q4[554].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q4[554]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39423.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_8[554]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39580.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_4[560]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/q7_hw_stat_data[23].  Re-placed instance GAF1/AM/stats_controller_pi/q7_hw_stat_data_6_DOUT_RNI1TEB[0]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/q7_hw_stat_data_6_DOUT[0].  Re-placed instance GAF1/AM/stats_controller_pi/q7_hw_stat_data_6_DOUT[0]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_7.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_7
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39452.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_9[555]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q8[555].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q8[555]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_3[2]_repN_1.  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_3[2]_replica_1
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_38937.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_8[562]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_16.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_16
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[547].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_12_RNI52H11[547]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[547].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[547]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39233.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_7[547]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[551].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_12_RNIGGD61[551]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39349.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_12[551]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39337.  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_4[551]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39589.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_10[560]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp1_q1[560].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp1_q1[560]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_seq_to_ram17_2_0_a2_2_1.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_7_RNIDVFE2
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q7[549].  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q7[549]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q11[554].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q11[554]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[564].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_12_RNI34L11[564]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_38991.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_8[564]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q3[554].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q3[554]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_38990.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_7[564]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[548].  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[548]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39260.  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_7[548]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_1_9.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_14_RNID4FK2
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_22973_0.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_22973
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_seq_to_ram17_2_0_a2_1.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_22973_RNO
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q9[555].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q9[555]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_4[3]_repN_2.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_4[3]_replica_2
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_2[1].  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_2[1]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39427.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_10[554]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[555].  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[555]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39449.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_7[555]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[558].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[558]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39530.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_7[558]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u_0_0[546].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u_0_0[546]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q8[546].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q8[546]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39641.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q8_RNI3UV71[546]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[546].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u_0_0_RNI8HSN5[546]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_9.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_9
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_2_0.  Re-placed instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_4_RNI5V5M
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/q7_hw_stat_data[37].  Re-placed instance GAF1/AM/stats_controller_pi/q7_hw_stat_data_20_DOUT_RNIDAIC[0]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/q7_hw_stat_data_20_DOUT[0].  Re-placed instance GAF1/AM/stats_controller_pi/q7_hw_stat_data_20_DOUT[0]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_21.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_21
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_5[0]_repN.  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_5[0]_replica
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q8[558].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q8[558]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39533.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_9[558]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_18.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_18
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_2[2]_repN.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_2[2]_replica
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39535.  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_10[558]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_38998.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_12[564]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q8[564].  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q8[564]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_38986.  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_4[564]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_run_len_to_ram_1_sqmuxa_0_a2_0.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_1_RNI1O89A
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q6[558].  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q6[558]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_0_4.  Re-placed instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_14_RNI705S
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_axb_24.  Re-placed instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_axb_24
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_3[3]_repN.  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_3[3]_replica
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[553].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_9_RNIGK3K2[553]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39395.  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_7[553]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q5[554].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q5[554]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q3[549].  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q3[549]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_11_0.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_14_RNIDH7A1
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39619.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_12[561]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[561].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_12_RNITTK11[561]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_axb_23.  Re-placed instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_axb_23
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q6[555].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q6[555]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u_0_1[546].  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_1_RNIK6JL3[0]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/seq_error_to_pps_9_i_0_a2_0dup[0].  Re-placed instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/seq_error_to_pps_9_i_0_a2_0dup[0]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39454.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_10[555]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u_0dup_0_1[546].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u_0dup_0_1[546]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39639.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q5_RNI1DDI1[546]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q1[546].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q1[546]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u_0dup_0_1_RNI938H1[546].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u_0dup_0_1_RNI938H1[546]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q2[555].  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q2[555]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u_a6dup[546].  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u_a6dup[546]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/in_seq_cnt_out_4.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/in_seq_cnt_out_4_0
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/seq_error_to_pps_9_i_0_a2_0dup_3[0].  Re-placed instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/seq_error_to_pps_9_i_0_a2_0dup_3[0]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/seq_error_to_pps_9_i_0_a2dup[0].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/seq_error_to_pps_9_i_0_a2dup[0]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39476.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_7[556]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_10.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_10
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_38944.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_12[562]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[562].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_12_RNIVVK11[562]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_38925.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_1[562]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q10[562].  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q10[562]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_5.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_5
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_2[2]_repN_1.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_2[2]_replica_1
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q5[546].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q5[546]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39477.  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_8[556]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q4[549].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q4[549]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39288.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_8[549]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q7[554].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q7[554]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_2[0]_repN.  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_2[0]_replica
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_3[2]_repN.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_3[2]_replica
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[566].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_9_RNIS37K2[566]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39045.  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_8[566]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q9[558].  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q9[558]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[562].  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[562]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_38936.  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_7[562]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_3[1]_repN.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_3[1]_replica
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q2[562].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q2[562]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[553].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[553]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q1[548].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q1[548]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[556].  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_9_RNIPT3K2[556]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q6[560].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q6[560]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/N_4437.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/out_seq_0_iv_0_0_o2[25]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u_0dup_0[546].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u_0dup_0[546]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q9[546].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q9[546]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1dup[546].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1dup[546]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u_4dup[546].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u_4dup[546]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_ram_oos_or_lost_2_axb_1.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_1_RNI4G4I2
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_0_o5_3.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_0_o5_3
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39450.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_8[555]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39585.  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_8[560]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask[3].  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask[3]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39376.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_12_mb[552]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[552].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_12_mb_RNIRV4R[552]
INFO: [Physopt 32-663] Processed net GAF1/AM/path_rx100g_proc_pi2of2/eedm_top_pi/eedm_dpram_pi/use_next_key.  Re-placed instance GAF1/AM/path_rx100g_proc_pi2of2/eedm_top_pi/eedm_dpram_pi/use_next_key
INFO: [Physopt 32-663] Processed net GAF1/AM/path_rx100g_proc_pi2of2/eedm_top_pi/eedm_dpram_pi/grey2bin_kq/key_qual_bin[5].  Re-placed instance GAF1/AM/path_rx100g_proc_pi2of2/eedm_top_pi/eedm_dpram_pi/grey2bin_kq/bin_d_10_6_0_a2[1]
INFO: [Physopt 32-663] Processed net GAF1/AM/path_rx100g_proc_pi2of2/eedm_top_pi/eedm_dpram_pi/grey2bin_kq/key_qual_bin[2].  Re-placed instance GAF1/AM/path_rx100g_proc_pi2of2/eedm_top_pi/eedm_dpram_pi/grey2bin_kq/bin_d_9_0_a2[2]
INFO: [Physopt 32-662] Processed net GAF1/AM/path_rx100g_proc_pi2of2/eedm_top_pi/eedm_dpram_pi/grey2bin_kq/key_qual_bin[4].  Did not re-place instance GAF1/AM/path_rx100g_proc_pi2of2/eedm_top_pi/eedm_dpram_pi/grey2bin_kq/bin_d_7_0_a2[4]
INFO: [Physopt 32-663] Processed net GAF1/AM/path_rx100g_proc_pi2of2/eedm_top_pi/ee_start_os_l3[2].  Re-placed instance GAF1/AM/path_rx100g_proc_pi2of2/eedm_top_pi/ee_start_os_out[2]
INFO: [Physopt 32-662] Processed net GAF1/AM/path_rx100g_proc_pi2of2/eedm_top_pi/eedm_dpram_pi/grey2bin_kq/key_qual_bin[0].  Did not re-place instance GAF1/AM/path_rx100g_proc_pi2of2/eedm_top_pi/eedm_dpram_pi/grey2bin_kq/bin_d_0_a2[0]
INFO: [Physopt 32-662] Processed net GAF1/AM/path_rx100g_proc_pi2of2/eedm_top_pi/eedm_dpram_pi/un1_eofos_in_axb_2.  Did not re-place instance GAF1/AM/path_rx100g_proc_pi2of2/eedm_top_pi/eedm_dpram_pi/un1_eofos_in_axb_2
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_19.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u[142]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[556].  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[556]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp3_q1[142].  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp3_q1[142]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_41043.  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_8[142]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_0_o5_19.  Re-placed instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_0_o5_19
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39241.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_12[547]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q9[547].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q9[547]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[566].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[566]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39044.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_7[566]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39236.  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_9[547]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp3_q1[554].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp3_q1[554]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u_a3dup[546].  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u_a3dup[546]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_3[3]_repN_1.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_3[3]_replica_1
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/N_349.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/in_seq_1_0_0_RNO
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/in_seq_1.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/in_seq_1_0_0
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39263.  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_9[548]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_0_15.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_1_RNITKJ12
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q10[558].  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q10[558]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_i[0].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_0
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/N_181552_i.  Did not re-place instance GAF1/AM/stats_controller_pi/q7_hw_stat_data_DOUT_RNICRPG[0]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/q7_hw_stat_data_DOUT[0].  Re-placed instance GAF1/AM/stats_controller_pi/q7_hw_stat_data_DOUT[0]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_4[3]_repN.  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_4[3]_replica
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39314.  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_7[550]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[557].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_9_RNIS04K2[557]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[557].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[557]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39503.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_7[557]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q8[560].  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q8[560]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[145].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[145]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[141].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[141]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[142].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[142]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[143].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[143]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[144].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[144]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[147].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[147]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[184].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[184]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[139].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[139]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[201].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[201]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[148].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[148]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[199].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[199]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[198].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[198]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[197].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[197]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[205].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[205]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[183].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[183]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[188].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[188]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[200].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[200]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[146].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[146]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[193].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[193]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[149].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[149]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[185].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[185]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[190].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[190]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[192].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[192]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[182].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[182]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[202].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[202]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[186].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[186]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[191].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[191]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[207].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[207]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[195].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[195]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[189].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[189]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[181].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[181]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[194].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[194]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[187].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[187]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[196].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[196]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[206].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[206]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[204].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[204]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[203].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[203]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[174].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[174]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/in_seq_cnt_q8.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/in_seq_cnt_out_1
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[176].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[176]
INFO: [Physopt 32-662] Processed net GAF1/AM/path_rx100g_proc_pi2of2/eedm_top_pi/eedm_dpram_pi/key_qual_q[0].  Did not re-place instance GAF1/AM/path_rx100g_proc_pi2of2/eedm_top_pi/eedm_dpram_pi/key_qual_q[0]
INFO: [Physopt 32-661] Optimized 63 nets.  Re-placed 63 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.593 | TNS=-26.251 |
Phase 3 Placement Based Optimization | Checksum: 14eb9809c

Time (s): cpu = 00:10:32 ; elapsed = 00:08:07 . Memory (MB): peak = 6850.004 ; gain = 301.199 ; free physical = 22771 ; free virtual = 28991

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-197] Pass 1. Identified 3 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_38943. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_seq_to_ram17_2_0_a2_2_3. Rewired (signal push) GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_22 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/N_354. Rewired (signal push) GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_10_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 2 nets. Created 0 new instance.

INFO: [Physopt 32-238] Finished Signal Push optimization...

Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6944.016 ; gain = 0.000 ; free physical = 22733 ; free virtual = 28952
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.300 | TNS=-14.464 |
Phase 4 Rewire | Checksum: 21ddcb3eb

Time (s): cpu = 00:10:47 ; elapsed = 00:08:22 . Memory (MB): peak = 6944.016 ; gain = 395.211 ; free physical = 22733 ; free virtual = 28953

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-701] Net GAF1/GM/DSGM/VFDPM/genblk1[1].u_RITEnt_RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[35] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/GM/DSGM/VFDPM/genblk1[3].u_RITEnt_RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/GM/DSGM/VFDPM/genblk1[3].u_RITEnt_RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[13] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/GM/DSGM/VFDPM/genblk1[3].u_RITEnt_RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/GM/DSGM/VFDPM/genblk1[3].u_RITEnt_RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/GM/DSGM/VFDPM/genblk1[3].u_RITEnt_RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[16] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/GM/DSGM/VFDPM/genblk1[3].u_RITEnt_RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[37] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net GAF1/GM/SSM100/RCM/RunningByteCntr[10]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/SSM100/RCM/IFGCM/N_2. Replicated 2 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/SSM100/RCM/RunningByteCntr[5]. Replicated 1 times.
INFO: [Physopt 32-571] Net GAF1/GM/SSM100/RCM/IFGCM/CurrFrameEnd_q2[4] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/SSM100/RCM/RunningByteCntr[8] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/SSM100/RCM/RunningByteCntr[9] was not replicated.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/seq_error_to_pps_9_i_0_a2_0dup[0]. Replicated 1 times.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u_0dup_0_1[546] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39639 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u_0dup_0_1_RNI938H1[546] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net GAF1/GM/SSM100/RCM/RunningByteCntr[14] was not replicated.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u_0dup_0[546] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q9[546]. Replicated 1 times.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1dup[546] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39592 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[554] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q8[546] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net GAF1/AM/stats_controller_pi/stats_seqchk_pi/mp2_to_cache_54 was not replicated.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_seq_to_ram17_2_0_a2_2_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[560] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[558] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net GAF1/GM/SSM100/RCM/RunningByteCntr[4] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/SSM100/RCM/RunningByteCntr[12] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/SSM100/RCM/RunningByteCntr[13] was not replicated.
INFO: [Physopt 32-81] Processed net GAF1/AM/path_rx100g_proc_pi1of2/eedm_top_pi/eedm_dpram_pi/grey2bin_kq/key_qual_bin[5]. Replicated 1 times.
INFO: [Physopt 32-572] Net GAF1/AM/path_rx100g_proc_pi1of2/eedm_top_pi/eedm_dpram_pi/grey2bin_kq/key_qual_bin[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/AM/path_rx100g_proc_pi1of2/eedm_top_pi/ee_start_os_l3[5]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 7 nets. Created 8 new instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.236 | TNS=-7.861 |
Phase 5 Critical Cell Optimization | Checksum: 15d2733c8

Time (s): cpu = 00:11:38 ; elapsed = 00:09:13 . Memory (MB): peak = 6944.016 ; gain = 395.211 ; free physical = 22732 ; free virtual = 28952

Phase 6 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 33 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_4[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_38943 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[0]. Replicated 6 times.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_6[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/u_VFD2/Step_x1[0]. Replicated 2 times.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_38945 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_15[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[1]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_3[0]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_3[1]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_12[1]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/IPHM/FbDvIn_q_1_. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/SSM100/RCM/IFGCM/m95_0_1. Replicated 1 times.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_2[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/GM/IPHM/TCPUDPVb_q_3__5[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_7[1]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_5[0]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[2]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_12[0]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_8[1]. Replicated 4 times.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_seqchk_pi/N_358 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_16[1]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[3]. Replicated 7 times.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/wait_ram_stats8_RNI6E163 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/AM/filter_controller_pi/fc_key_wr_vld_30137. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_11[0]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/vfd_wr_cache_q2. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/u_VFD2/Step_x1[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_sel_mask_8[1]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/mask4_to_cache[96]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_sel_mask_9[0]. Replicated 4 times.
INFO: [Physopt 32-601] Processed net GAF1/GM/SSM100/RCM/IFGCM/Test_ByteCountPlusByteLeft_s_30_RNIEQPC4_repN. Net driver GAF1/GM/SSM100/RCM/IFGCM/Test_ByteCountPlusByteLeft_s_30_RNIEQPC4_replica was replaced.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_sel_mask_9[2]. Replicated 3 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 25 nets. Created 99 new instances.

INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.236 | TNS=-5.267 |
Phase 6 Fanout Optimization | Checksum: 1963d04c2

Time (s): cpu = 00:14:11 ; elapsed = 00:11:43 . Memory (MB): peak = 6944.016 ; gain = 395.211 ; free physical = 22734 ; free virtual = 28954

Phase 7 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_4[2].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_4[2]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_38943.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_5_RNIK1IV[3]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39592.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_12[560]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[554].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_9_RNIJN3K2[554]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/mp2_to_cache_54.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/out_seq_0_iv_0_0_o2_RNIET17J[0]_rewire
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_seq_to_ram17_2_0_a2_2_3.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_20_RNI64AO1_rewire
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[560].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_12_RNIRRK11[560]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39422.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_7[554]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_10_0.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_6_RNIH3GE2_rewire
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[558].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_9_RNIV34K2[558]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_5[3].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_5[3]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[558].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[558]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39530.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_7[558]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_6[1].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_6[1]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q4[554].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q4[554]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39423.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_8[554]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39580.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_4[560]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_3[2]_repN.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_3[2]_replica
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39427.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_10[554]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/N_354.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_1_RNIO42AH_rewire
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_12_0.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_16_RNIQ0AO1_1
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_run_len_to_ram_1_sqmuxa_0_a2_0.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_1_RNI1O89A
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[555].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_9_RNIMQ3K2[555]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q8[555].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q8[555]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39452.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_9[555]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_0_4.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_14_RNI705S
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_axb_23.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_axb_23
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_seq_to_ram17_2_0_a2_2_1.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_7_RNIDVFE2
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[547].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_12_RNI52H11[547]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[547].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[547]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39233.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_7[547]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/FTGM/RIT4Mask/N_10_0.  Re-placed instance GAF1/GM/DSGM/FTGM/RIT4Mask/Mask_Byte28_10_0_a2_0_0_RNIVL9M1[2]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/RIT4OS_q3_Dup2[3].  Did not re-place instance GAF1/GM/DSGM/FTGM/RIT4OS_q3_Dup2[3]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/FTGM/RIT4Mask/N_8_0.  Re-placed instance GAF1/GM/DSGM/FTGM/RIT4Mask/m7
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_14.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_14
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39589.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_10[560]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_38945.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_5_RNIIVHV[0]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q8[558].  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q8[558]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39533.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_9[558]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp1_q1[560].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp1_q1[560]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD4/N_776.  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD4/VFDCount_x1_RNIIBA14[0]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD4/N_17.  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD4/VFDShiftCount_x1.VFDShiftCount_x1_18
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD4/VFDCount_x1[16].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD4/VFDCount_x1[16]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD4/N_775.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD4/VFDShiftCount_x1.VFDShiftCount_x1_12_RNILNN62
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD4/VFDShiftCount_x1[24].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD4/VFDValue_out_d_x2_1_cry_24_RNO
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD4/VFDValue_out_d_x2_9[29].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD4/VFDValue_out_d_x2_9[29]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_0_15.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_1_RNITKJ12
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[548].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_9_RNIST0K2[548]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39261.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_8[548]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10].  Re-placed instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_15.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_15
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[24].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_24_RNI51SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[20].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_20_RNI11SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[16].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_16_RNI60SF
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD2/N_763.  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD2/VFDShiftCount_x1.VFDShiftCount_x1_6_RNI3QK61
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD2/N_11.  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD2/VFDShiftCount_x1.VFDShiftCount_x1_12
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD2/VFDCount_x1[9].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD2/VFDCount_x1[9]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD2/N_793.  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD2/VFDValue_out_d_x2_1_cry_26_RNO_0
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD2/VFDShiftCount_x1[26].  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD2/VFDValue_out_d_x2_1_cry_26_RNO
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD2/VFDValue_out_d_x2_9[29].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD2/VFDValue_out_d_x2_9[29]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD2/VFDValue_out_d_x2_9[31].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD2/VFDValue_out_d_x2_9[31]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q11[554].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q11[554]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_cry_RNIH5RI[14].  Re-placed instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_cry_RNIH5RI[14]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_2.  Re-placed instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[2]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_1.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIBJUS1[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt2.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt2
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[564].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_12_RNI34L11[564]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_38991.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_8[564]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_5[1]_repN_2.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_5[1]_replica_2
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q3[554].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q3[554]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_3[3]_repN_1.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_3[3]_replica_1
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u_0dup_0_1[546].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u_0dup_0_1[546]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39639.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q5_RNI1DDI1[546]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/seq_error_to_pps_9_i_0_a2_0dup[0]_repN.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/seq_error_to_pps_9_i_0_a2_0dup[0]_replica
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/seq_error_to_pps_9_i_0_a2_0dup_1[0].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/seq_error_to_pps_9_i_0_a2_0dup_1[0]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q1[546].  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q1[546]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u_0dup_0_1_RNI938H1[546].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u_0dup_0_1_RNI938H1[546]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u_a6dup[546].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u_a6dup[546]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/in_seq_cnt_out_4.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/in_seq_cnt_out_4_0
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/seq_error_to_pps_9_i_0_a2dup[0].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/seq_error_to_pps_9_i_0_a2dup[0]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_13.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_1_RNIEGAK8
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_38990.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_7[564]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD2/VFDSubnetMask_x1[4].  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD2/VFDSubnetMask_x1[4]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD2/N_355.  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD2/VFDValue_out_d_x2_9_0[2]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD2/VFDValue_out_d_x2_9_0[2].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD2/VFDValue_out_d_x2_RNO[2]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD2/un1_VFDHostMask_x1_0_I_66_0.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD2/un1_VFDHostMask_x1_0_I_66_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD2/un1_VFDHostMask_x1_0_N_21.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD2/un1_VFDHostMask_x1_0_I_66
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD2/un1_VFDHostMask_x1_0_N_23.  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD2/un1_VFDHostMask_x1_0_I_61
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4[0].  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNI8GUS1[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[27].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_27_RNI81SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[23].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_23_RNI41SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[19].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_19_RNI90SF
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_1_9.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_14_RNID4FK2_rewire
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_22973_0.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_22973
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_seq_to_ram17_2_0_a2_1.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_22973_RNO
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39454.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_10[555]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q2[555].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q2[555]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[25].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_25_RNI61SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[21].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_21_RNI21SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FSTCM/FSTAddr[4].  Did not re-place instance GAF1/GM/DSGM/FSTCM/FSTAddr[4]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[17].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_17_RNI70SF
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q9[555].  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q9[555]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q5[546].  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q5[546]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD2/VFDCount_x1[10].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD2/VFDCount_x1[10]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_2[1].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_2[1]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/seq_error_to_pps_9_i_0_a2_0dup_3[0].  Re-placed instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/seq_error_to_pps_9_i_0_a2_0dup_3[0]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q3[558].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q3[558]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q6[558].  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q6[558]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD2/N_5.  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD2/VFDShiftCount_x1.VFDShiftCount_x1_6
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD2/VFDCount_x1[4].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD2/VFDCount_x1[4]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q8[546].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q8[546]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u_0_0[546].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u_0_0[546]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39641.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q8_RNI3UV71[546]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[546].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u_0_0_RNI8HSN5[546]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u_0dup_0[546].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u_0dup_0[546]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1dup[546].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1dup[546]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u_4dup[546].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u_4dup[546]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_3[2]_repN_1.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_3[2]_replica_1
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_5[0].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_5[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD2/VFDValue_out_d_x2_9[28].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD2/VFDValue_out_d_x2_9[28]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/N_358.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_seq_to_ram17_0_o2
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/seq_to_ram_23123.  Re-placed instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/seq_to_ram_23123
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_25.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_25
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_3[3]_repN.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_3[3]_replica
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/q7_hw_stat_data[41].  Re-placed instance GAF1/AM/stats_controller_pi/q7_hw_stat_data_24_DOUT_RNIHA3G[0]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/q7_hw_stat_data_24_DOUT[0].  Did not re-place instance GAF1/AM/stats_controller_pi/q7_hw_stat_data_24_DOUT[0]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q5[558].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q5[558]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39531.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_8[558]
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/N_4492.  Did not re-place instance GAF1/GM/IPHM/CSCM/ShiftedTCPUDPIn_q1_q0_2.PCSCM.ShiftedData_q1_q0_2_4497
INFO: [Physopt 32-663] Processed net GAF1/GM/IPHM/CSCM/N_6604.  Re-placed instance GAF1/GM/IPHM/CSCM/ShiftedTCPUDPIn_q1_q0_2.PCSCM.ShiftedData_q1_q0_2_6611
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/FbDataWithIPLenAndID_q3[379].  Did not re-place instance GAF1/GM/IPHM/FbDataWithIPLenAndID_q3[379]
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/ShiftedTCPUDPIn_q1_q0_2[843].  Did not re-place instance GAF1/GM/IPHM/CSCM/ShiftedTCPUDPIn_q1_q0_2.PCSCM.ShiftedData_q1_q0_2_9045
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/N_607.  Re-placed instance GAF1/GM/DSGM/VFDPM/RITEntValue_q5_2[84]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/genblk1[3].u_RITEnt_RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15].  Re-placed instance GAF1/GM/DSGM/VFDPM/genblk1[3].u_RITEnt_RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[20]_INST_0
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/FTGM/RIT3Content_q3_3[20].  Re-placed instance GAF1/GM/DSGM/FTGM/RIT3Content_q3_3[20]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_38937.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_8[562]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_16.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_16
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/N_4437.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/out_seq_0_iv_0_0_o2[25]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_10.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u[133]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q7[133].  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q7[133]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_41609.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_7[133]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_ram_oos_or_lost_2_axb_1.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_1_RNI4G4I2
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_0_o5_10.  Re-placed instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_0_o5_10
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[550].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_9_RNI7B3K2[550]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39315.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_8[550]
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/FillEndOftMatch_q1.  Re-placed instance GAF1/GM/FIM/FillEndOftMatch_q1
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/BCByteCnt_q1[8].  Did not re-place instance GAF1/GM/FIM/BCByteCnt_q1[8]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSRdCnt_q2_5[6].  Did not re-place instance GAF1/GM/FIM/PRBSRdCnt_q2_5[6]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSRdCnt_q2_5_1_cry_1_RNO.  Did not re-place instance GAF1/GM/FIM/PRBSRdCnt_q2_5_1_cry_1_RNO
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/un1_FillEndOftMatch_q1_df7.  Did not re-place instance GAF1/GM/FIM/un1_FillEndOftMatch_q1_df7
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q10[554].  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q10[554]
INFO: [Physopt 32-663] Processed net GAF1/GM/IPHM/FbDataWithIPLenAndID_q3[304].  Re-placed instance GAF1/GM/IPHM/FbDataWithIPLenAndID_q3[304]
INFO: [Physopt 32-663] Processed net GAF1/GM/IPHM/CSCM/N_4409.  Re-placed instance GAF1/GM/IPHM/CSCM/ShiftedTCPUDPIn_q1_q0_2.PCSCM.ShiftedData_q1_q0_2_4414
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/N_6489.  Did not re-place instance GAF1/GM/IPHM/CSCM/ShiftedTCPUDPIn_q1_q0_2.PCSCM.ShiftedData_q1_q0_2_6496
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/ShiftedTCPUDPIn_q1_q0_2[600].  Did not re-place instance GAF1/GM/IPHM/CSCM/ShiftedTCPUDPIn_q1_q0_2.PCSCM.ShiftedData_q1_q0_2_8802
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/FTGM/RIT5Content_q3_3[47].  Re-placed instance GAF1/GM/DSGM/FTGM/RIT5Content_q3_3[47]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/N_506.  Re-placed instance GAF1/GM/DSGM/VFDPM/RITEntValue_q5_1[495]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/genblk1[3].u_RITEnt_RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[37].  Re-placed instance GAF1/GM/DSGM/VFDPM/genblk1[3].u_RITEnt_RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[47]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_18.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_18
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_0_o5_2.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_0_o5_2
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q9[558].  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q9[558]
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_axb_24.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_axb_24
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[28].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_28_RNI91SF
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/FbDataWithIPLenAndID_q3[372].  Did not re-place instance GAF1/GM/IPHM/FbDataWithIPLenAndID_q3[372]
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/N_6557.  Did not re-place instance GAF1/GM/IPHM/CSCM/ShiftedTCPUDPIn_q1_q0_2.PCSCM.ShiftedData_q1_q0_2_6564
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/ShiftedTCPUDPIn_q1_q0_2[540].  Did not re-place instance GAF1/GM/IPHM/CSCM/ShiftedTCPUDPIn_q1_q0_2.PCSCM.ShiftedData_q1_q0_2_8742
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39376.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_12_mb[552]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[552].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_12_mb_RNIRV4R[552]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39373.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_10[552]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_5.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_5
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[549].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_9_RNIV01K2[549]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39288.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_8[549]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD2/VFDCount_x1[3].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD2/VFDCount_x1[3]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD2/Step_x1[0]_repN_1.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD2/Step_x1[0]_replica_1
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[12].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_12_RNI20SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[8].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_8_RNINED2
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q5[554].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q5[554]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_axb_25.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_axb_25
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_3.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIHPUS1[3]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp1_q1[554].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp1_q1[554]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/RIT4Mask/Mask_Byte6324_6.  Did not re-place instance GAF1/GM/DSGM/FTGM/RIT4Mask/Mask_Byte6321_6_0_a2
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/RIT4Mask/Mask_Byte58_10_0[7].  Did not re-place instance GAF1/GM/DSGM/FTGM/RIT4Mask/Mask_Byte58_RNO[7]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/RIT4Mask/Mask_Byte58_10_iv_0[7].  Did not re-place instance GAF1/GM/DSGM/FTGM/RIT4Mask/Mask_Byte58_10_iv_0[7]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/RIT4Mask/Mask_Byte58_10_iv_1[7].  Did not re-place instance GAF1/GM/DSGM/FTGM/RIT4Mask/Mask_Byte58_10_iv_1[7]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_2.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIEMUS1[2]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[29].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_29_RNIA1SF
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/BCByteCnt_q1[9].  Did not re-place instance GAF1/GM/FIM/BCByteCnt_q1[9]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/un1_FillEndOftMatch_q1_df9.  Did not re-place instance GAF1/GM/FIM/un1_FillEndOftMatch_q1_df9
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39619.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_12[561]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[561].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_12_RNITTK11[561]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/dmx_i[1254].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_11408_RNI8MUF2
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_4[0].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_4[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/dmx_i[1510].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_12432_RNIA8EL2
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/RIT4Mask/ValidDup_q1.  Did not re-place instance GAF1/GM/DSGM/FTGM/RIT4Mask/ValidDup_q1
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_9.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_9
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_0_14.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_20_RNI64AO1_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_8.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_8
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mux_sel_q1_4s2_0_i_1_0_tz.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mux_sel_q1_4_ss0_i_0_o5_1
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_45784.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/un15_0_0_o3_2[1]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_21512.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/un17_i_a2_0_0[1]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_45747_i.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/un26_cache_hit_d1_0_I_11_RNO
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mux_sel_q1_4[1].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mux_sel_q1_4[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/FbDataWithIPLenAndID_q3[312].  Did not re-place instance GAF1/GM/IPHM/FbDataWithIPLenAndID_q3[312]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_10.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_10
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/PRBSOut_q3[118].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/q[118]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_8898.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_5_0[78]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[15].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_15_RNI50SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/RIT4Mask/N_116.  Did not re-place instance GAF1/GM/DSGM/FTGM/RIT4Mask/Mask_Byte50_10_i_o2[7]
INFO: [Physopt 32-661] Optimized 79 nets.  Re-placed 79 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.236 | TNS=-2.700 |
Phase 7 Placement Based Optimization | Checksum: 1cc1e7eaf

Time (s): cpu = 00:18:56 ; elapsed = 00:16:28 . Memory (MB): peak = 6944.016 ; gain = 395.211 ; free physical = 22731 ; free virtual = 28950

Phase 8 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-197] Pass 1. Identified 12 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_38943. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_seq_to_ram17_2_0_a2_2_3. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_12_0. Rewired (signal push) GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_19 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_seq_to_ram17_2_0_a2_2_1. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_13. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u_0dup_0[546]. Rewired (signal push) GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u_4dup[546] to 1 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u_0dup_0_1[546]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net GAF1/FM/u_tx_IFG/ct_rd_sof_1_sqmuxa_31. Rewired (signal push) GAF1/FM/u_tx_IFG/ct_rd_sof_1_sqmuxa_31_0_a2_0 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net GAF1/AM/stats_controller_pi/q7_hw_stat_data[22]. Rewired (signal push) GAF1/AM/stats_controller_pi/q7_hw_stat_data_5_DOUT[0] to 4 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_11_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net GAF1/GM/SSM100/BurstCount_TC_31_1. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/seq_error_to_pps_9_i_0_a2_0dup[0]. Rewiring did not optimize the net.
INFO: [Physopt 32-29] End Pass 1. Optimized 4 nets. Created 3 new instances.

INFO: [Physopt 32-238] Finished Signal Push optimization...

Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6944.016 ; gain = 0.000 ; free physical = 22732 ; free virtual = 28952
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.236 | TNS=-2.655 |
Phase 8 Rewire | Checksum: 1e4d6dbca

Time (s): cpu = 00:19:33 ; elapsed = 00:17:06 . Memory (MB): peak = 6944.016 ; gain = 395.211 ; free physical = 22732 ; free virtual = 28952

Phase 9 Critical Cell Optimization
INFO: [Physopt 32-701] Net GAF1/GM/DSGM/VFDPM/genblk1[1].u_RITEnt_RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[28] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/GM/DSGM/VFDPM/genblk1[3].u_RITEnt_RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[43] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/GM/DSGM/VFDPM/genblk1[7].u_RITEnt_RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[21] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-571] Net GAF1/AM/stats_controller_pi/stats_seqchk_pi/mp2_to_cache_54 was not replicated.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[558] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_5[3] was not replicated.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[558]. Replicated 1 times.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q4[554] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_3[2]_repN. Replicated 1 times.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39427 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[555] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q8[555] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39452 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_seq_to_ram17_2_0_a2_2_1. Replicated 1 times.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[547] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[547] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39589 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp1_q1[560]. Replicated 1 times.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[548] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[564] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39533 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q3[554] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_3[3]_repN_1. Replicated 1 times.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_1_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39454 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q2[555]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/FSTCM/FSTAddr[4]. Replicated 1 times.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q3[558] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u_0_0[546] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39641 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_3[3]_repN. Replicated 1 times.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q5[558] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 8 nets. Created 8 new instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.236 | TNS=-2.632 |
Phase 9 Critical Cell Optimization | Checksum: 17a268f4f

Time (s): cpu = 00:20:51 ; elapsed = 00:18:23 . Memory (MB): peak = 6944.016 ; gain = 395.211 ; free physical = 22733 ; free virtual = 28953

Phase 10 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-601] Processed net GAF1/GM/SSM100/RCM/IFGCM/m95_0_1_repN. Net driver GAF1/GM/SSM100/RCM/IFGCM/Test_ByteCountPlusByteLeft_s_31_RNI8TSS8_replica was replaced.
INFO: [Physopt 32-29] End Pass 1. Optimized 0 net. Created 0 new instance.

Phase 10 Fanout Optimization | Checksum: 1895415fc

Time (s): cpu = 00:20:59 ; elapsed = 00:18:30 . Memory (MB): peak = 6944.016 ; gain = 395.211 ; free physical = 22733 ; free virtual = 28953

Phase 11 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_4[2].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_4[2]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_38943.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_5_RNIK1IV[3]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39592.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_12[560]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[554].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_9_RNIJN3K2[554]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/mp2_to_cache_54.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/out_seq_0_iv_0_0_o2_RNIET17J[0]_rewire
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_seq_to_ram17_2_0_a2_2_3.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_20_RNI64AO1_rewire
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[560].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_12_RNIRRK11[560]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39422.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_7[554]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_10_0.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_6_RNIH3GE2_rewire
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[558].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_9_RNIV34K2[558]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_5[3].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_5[3]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_6[1].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_6[1]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q4[554].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q4[554]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39580.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_4[560]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_run_len_to_ram_1_sqmuxa_0_a2_0.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_1_RNI1O89A
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_0_4.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_14_RNI705S
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_axb_23.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_axb_23
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[555].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_9_RNIMQ3K2[555]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q8[555].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q8[555]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[547].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_12_RNI52H11[547]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[547].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[547]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_14.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_14
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_38945.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_5_RNIIVHV[0]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_0_15.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_1_RNITKJ12
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/N_354.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_1_RNIO42AH_rewire_rewire
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_12_0.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_16_RNIQ0AO1_1_rewire
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[548].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_9_RNIST0K2[548]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39261.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_8[548]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_3[2]_repN_repN.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_3[2]_replica_replica
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39427.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_10[554]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q11[554].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q11[554]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[564].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_12_RNI34L11[564]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_38991.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_8[564]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_5[1]_repN_2.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_5[1]_replica_2
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39533.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_9[558]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q3[554].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q3[554]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_13.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_1_RNIEGAK8
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_38990.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_7[564]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_1_9.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_14_RNID4FK2_rewire
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_22973_0.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_22973
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_2[1].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_2[1]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q3[558].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q3[558]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39530.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_7[558]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[558]_repN.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[558]_replica
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39454.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_10[555]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q2[555]_repN.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q2[555]_replica
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_3[2]_repN_1.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_3[2]_replica_1
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_5[0].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_5[0]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q5[558].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q5[558]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39531.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_8[558]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q8[546].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q8[546]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u_0_0[546].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u_0_0[546]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39641.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q8_RNI3UV71[546]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[546].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u_0_0_RNI8HSN5[546]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_3[3]_repN_repN.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_3[3]_replica_replica
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_38937.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_8[562]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_16.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_16
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[550].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_9_RNI7B3K2[550]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39315.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_8[550]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_seq_to_ram17_2_0_a2_2_1_repN.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_7_RNIDVFE2_replica
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_18.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_18
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/N_4437.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/out_seq_0_iv_0_0_o2[25]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_ram_oos_or_lost_2_axb_1.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_1_RNI4G4I2
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_0_o5_2.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_0_o5_2
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q6[558].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q6[558]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_axb_24.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_axb_24
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q9[558].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q9[558]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q8[558].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q8[558]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39376.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_12_mb[552]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[552].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_12_mb_RNIRV4R[552]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39373.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_10[552]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_5[0]_repN.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_5[0]_replica
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q5[554].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q5[554]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_axb_25.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_axb_25
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp1_q1[554].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp1_q1[554]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_0_14.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_20_RNI64AO1_0
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/N_358.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_seq_to_ram17_0_o2
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39619.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_12[561]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[561].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_12_RNITTK11[561]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/q7_hw_stat_data_24_DOUT[0].  Did not re-place instance GAF1/AM/stats_controller_pi/q7_hw_stat_data_24_DOUT[0]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/seq_to_ram_23123.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/seq_to_ram_23123
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_25.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_25
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u_4dup[546].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u_4dup[546]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1dup[546].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1dup[546]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/in_seq_cnt_out_4.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/in_seq_cnt_out_4_0
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/seq_error_to_pps_9_i_0_a2dup[0].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/seq_error_to_pps_9_i_0_a2dup[0]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_seq_to_ram17_2_0_a2_2_1.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_7_RNIDVFE2
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_0_13.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_16_RNIQ0AO1_0
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/FbDataWithIPLenAndID_q3[412].  Did not re-place instance GAF1/GM/IPHM/FbDataWithIPLenAndID_q3[412]
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/ShiftedTCPUDPIn_q1_q0_2[540].  Did not re-place instance GAF1/GM/IPHM/CSCM/ShiftedTCPUDPIn_q1_q0_2.PCSCM.ShiftedData_q1_q0_2_8742
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_6938.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_6943
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/dmx_i[1405].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_11815_RNI42EB2
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39535.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_10[558]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp1_q1[558].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp1_q1[558]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[549].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_9_RNIV01K2[549]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q4[549].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q4[549]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39288.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_8[549]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q7[554].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q7[554]
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/ShiftedTCPUDPIn_q1_q0_2[581].  Did not re-place instance GAF1/GM/IPHM/CSCM/ShiftedTCPUDPIn_q1_q0_2.PCSCM.m245_1
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FSTCM/FSTAddr[7].  Did not re-place instance GAF1/GM/DSGM/FSTCM/FSTAddr[7]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/dmx_i_5[1052].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_15094_i
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_3[3]_repN_1.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_3[3]_replica_1
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/dmx_i[1308].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_15094_i_m2_RNI7GK93
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/ShiftedTCPUDPIn_q1_q0_2[573].  Did not re-place instance GAF1/GM/IPHM/CSCM/ShiftedTCPUDPIn_q1_q0_2.PCSCM.ShiftedData_q1_q0_2_8775
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_3[0]_repN_1.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_3[0]_replica_1
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u_0dup_0_1[546].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u_0dup_0_1[546]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39639.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q5_RNI1DDI1[546]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_12dup_RNI8CE31[547].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_12dup_RNI8CE31[547]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q5[546].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q5[546]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u_a6dup[546].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u_a6dup[546]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/dmx_i[1372].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_12294_RNIEQ1J2
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_65.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_67
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18[47].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_RNO[47]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18_0_axb_36.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDRecycleMask_x1_RNIFV7F1[36]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/un33_VFDValue_out_d_x2_axb_36.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/un33_VFDValue_out_d_x2_axb_36
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_38998.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_12[564]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/RITAddr_q1_2[1].  Did not re-place instance GAF1/GM/DSGM/VFDPM/RITAddr_q1_2[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/L_RITNumEntries_q2_2[1024].  Did not re-place instance GAF1/GM/DSGM/VFDPM/L_RITNumEntries_q2_2.L_RITNumEntries_q2_2_5787mux_RNII7TE9
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q7[549].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q7[549]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39287.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_7[549]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_3[1]_repN.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_3[1]_replica
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q7[555].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q7[555]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39449.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_7[555]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_0_o5_4.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_0_o5_4
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/N_6604.  Did not re-place instance GAF1/GM/IPHM/CSCM/ShiftedTCPUDPIn_q1_q0_2.PCSCM.ShiftedData_q1_q0_2_6611
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/FbDataWithIPLenAndID_q3[379].  Did not re-place instance GAF1/GM/IPHM/FbDataWithIPLenAndID_q3[379]
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/ShiftedTCPUDPIn_q1_q0_2[843].  Did not re-place instance GAF1/GM/IPHM/CSCM/ShiftedTCPUDPIn_q1_q0_2.PCSCM.ShiftedData_q1_q0_2_9045
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/SFPGA_BCFIFORden.  Did not re-place instance GAF1/GM/SSM100/SFPGA_BCFIFORden
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/ShiftedTCPUDPIn_q1_q0_2[587].  Did not re-place instance GAF1/GM/IPHM/CSCM/ShiftedTCPUDPIn_q1_q0_2.PCSCM.ShiftedData_q1_q0_2_8789
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[562].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_12_RNIVVK11[562]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_38944.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_12[562]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q2[562].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q2[562]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18[45].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_RNO[45]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q1[336].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q1[336]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/hx_stats_accum_q4/mp4_to_cache_319.  Did not re-place instance GAF1/AM/stats_controller_pi/hx_stats_accum_q4/stat10_new_iv[29]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_27591.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_from_cache_1_7[336]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q5[555].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q5[555]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39450.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_8[555]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_13[0].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_13[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_10591.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_10598
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_18281.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_10598_RNIGP0T1
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/dmx_i[1364].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_11774_RNI6H1R4
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q9[555].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q9[555]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/dmx_i[1131].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_11541_RNITP504
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_4[3]_repN_2.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_4[3]_replica_2
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q10[554].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q10[554]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q2[554].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q2[554]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q1[548].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q1[548]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q4[546].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q4[546]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q6[560].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q6[560]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/hx_stats_accum_q4/N_317.  Did not re-place instance GAF1/AM/stats_controller_pi/hx_stats_accum_q4/stat9_new_iv_0_o3[26]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_sel_mask_12_RNI0LQU[3]_repN_1.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_sel_mask_12_RNI0LQU[3]_replica_1
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_sel_mask_12[3].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_sel_mask_12[3]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/hx_stats_accum_q4/stat9_new_iv_i[25].  Did not re-place instance GAF1/AM/stats_controller_pi/hx_stats_accum_q4/stat9_new_iv_0_a5_RNIBKGO1[25]
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/ShiftedTCPUDPIn_q1_q0_2[715].  Did not re-place instance GAF1/GM/IPHM/CSCM/ShiftedTCPUDPIn_q1_q0_2.PCSCM.ShiftedData_q1_q0_2_8917
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[562].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[562]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_38936.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_7[562]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/FillEndOftMatch_q1.  Did not re-place instance GAF1/GM/FIM/FillEndOftMatch_q1
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/BCByteCnt_q1[8].  Did not re-place instance GAF1/GM/FIM/BCByteCnt_q1[8]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSRdCnt_q2_5[6].  Did not re-place instance GAF1/GM/FIM/PRBSRdCnt_q2_5[6]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSRdCnt_q2_5_1_cry_1_RNO.  Did not re-place instance GAF1/GM/FIM/PRBSRdCnt_q2_5_1_cry_1_RNO
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/un1_FillEndOftMatch_q1_df7.  Did not re-place instance GAF1/GM/FIM/un1_FillEndOftMatch_q1_df7
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FSTCM/FSTAddr[1].  Did not re-place instance GAF1/GM/DSGM/FSTCM/FSTAddr[1]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_11_0.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_14_RNIDH7A1
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/N_349.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/in_seq_1_0_0_RNO
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/in_seq_1.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/in_seq_1_0_0
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_ram_oos_or_lost_2_axb_3.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_3_RNIO36I2
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_1.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_5.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNINVUS1[5]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt0.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt0
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_ram_oos_or_lost_2_axb_2.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_2_RNI7I4I2
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/DSG_FPFIFORden_1.  Did not re-place instance GAF1/GM/SSM100/RCM/SelDSG_1
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q6[555].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q6[555]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_15[1].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_15[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_7225.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_7230
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/dmx_i[1116].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_11270_RNI5FOF2
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FSTCM/FSTAddr[8].  Did not re-place instance GAF1/GM/DSGM/FSTCM/FSTAddr[8]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/BurstCount[26].  Did not re-place instance GAF1/GM/SSM100/BurstCount[26]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/N_6.  Did not re-place instance GAF1/GM/SSM100/SSNextState_1_0_.m5
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/N_7.  Did not re-place instance GAF1/GM/SSM100/SSNextState_1_0_.m6
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/SSNextState[0].  Did not re-place instance GAF1/GM/SSM100/SSNextState_1_0_.m8
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FSTCM/FSTAddr[5].  Did not re-place instance GAF1/GM/DSGM/FSTCM/FSTAddr[5]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp3_q1[554].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp3_q1[554]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_4.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIKSUS1[4]
INFO: [Physopt 32-661] Optimized 66 nets.  Re-placed 66 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.236 | TNS=-2.353 |
Phase 11 Placement Based Optimization | Checksum: 200b4440e

Time (s): cpu = 00:25:46 ; elapsed = 00:23:16 . Memory (MB): peak = 6944.016 ; gain = 395.211 ; free physical = 22733 ; free virtual = 28952

Phase 12 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring (Signal Push) optimization.
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6944.016 ; gain = 0.000 ; free physical = 22733 ; free virtual = 28952
Phase 12 Rewire | Checksum: 29d0428bc

Time (s): cpu = 00:25:51 ; elapsed = 00:23:22 . Memory (MB): peak = 6944.016 ; gain = 395.211 ; free physical = 22732 ; free virtual = 28952

Phase 13 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39592 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[554] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net GAF1/AM/stats_controller_pi/stats_seqchk_pi/mp2_to_cache_54 was not replicated.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[560] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[558] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_5[3] was not replicated.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_3[2]_repN_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39427 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[555] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q9[555] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39452 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q4[554] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39454 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q8[546] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[550] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q6[558] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q9[558]. Replicated 1 times.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39376 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[552] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39373. Replicated 1 times.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39589 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_5[0]_repN. Replicated 2 times.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q5[554] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp1_q1[554]. Replicated 1 times.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39619 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i[561] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39535 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp1_q1[558]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 5 nets. Created 6 new instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.236 | TNS=-2.353 |
Phase 13 Critical Cell Optimization | Checksum: 2652576b5

Time (s): cpu = 00:27:00 ; elapsed = 00:24:33 . Memory (MB): peak = 6944.016 ; gain = 395.211 ; free physical = 22733 ; free virtual = 28953

Phase 14 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
Phase 14 DSP Register Optimization | Checksum: 2652576b5

Time (s): cpu = 00:27:04 ; elapsed = 00:24:37 . Memory (MB): peak = 6944.016 ; gain = 395.211 ; free physical = 22733 ; free virtual = 28953

Phase 15 BRAM Register Optimization
INFO: [Physopt 32-527] Pass 1: Identified 24 candidate cells for BRAM register optimization
INFO: [Physopt 32-665] Processed cell GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram. 44 registers were pushed in.
INFO: [Physopt 32-665] Processed cell GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram. 72 registers were pushed in.
INFO: [Physopt 32-665] Processed cell GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram. 72 registers were pushed in.
INFO: [Physopt 32-665] Processed cell pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram. 72 registers were pushed in.
INFO: [Physopt 32-666] Processed cell pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram. No change.
INFO: [Physopt 32-665] Processed cell pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram. 72 registers were pushed in.
INFO: [Physopt 32-666] Processed cell pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram. No change.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram. 1 register was pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-666] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/OHPM/BC_RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/OHPM/BC_RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/OHPM/BC_RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/OHPM/DLGM/IDLGM/DLORAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/SSM100/TSSM/STATSRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-541] End Pass 1. Optimized 21 cells. Created 150 new registers and deleted 332 existing registers
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.236 | TNS=-2.419 |
Phase 15 BRAM Register Optimization | Checksum: 16fb031fb

Time (s): cpu = 00:29:55 ; elapsed = 00:27:26 . Memory (MB): peak = 6944.016 ; gain = 395.211 ; free physical = 22736 ; free virtual = 28956

Phase 16 Shift Register Optimization
INFO: [Physopt 32-678] Pass 1: Identified 2 candidate cells for Shift Register optimization
INFO: [Physopt 32-541] End Pass 1. Optimized 0 cell. Created 0 new cell and deleted 0 existing cell
Phase 16 Shift Register Optimization | Checksum: 20d2c7c20

Time (s): cpu = 00:30:06 ; elapsed = 00:27:37 . Memory (MB): peak = 6944.016 ; gain = 395.211 ; free physical = 22736 ; free virtual = 28956

Phase 17 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
Phase 17 DSP Register Optimization | Checksum: 20d2c7c20

Time (s): cpu = 00:30:09 ; elapsed = 00:27:40 . Memory (MB): peak = 6944.016 ; gain = 395.211 ; free physical = 22736 ; free virtual = 28956

Phase 18 BRAM Register Optimization
INFO: [Physopt 32-527] Pass 1: Identified 3 candidate cells for BRAM register optimization
INFO: [Physopt 32-666] Processed cell pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram. No change.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram. 72 registers were pushed out.
INFO: [Physopt 32-541] End Pass 1. Optimized 2 cells. Created 81 new registers and deleted 0 existing register
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.236 | TNS=-2.419 |
Phase 18 BRAM Register Optimization | Checksum: 1e120d958

Time (s): cpu = 00:30:59 ; elapsed = 00:28:30 . Memory (MB): peak = 6944.016 ; gain = 395.211 ; free physical = 22736 ; free virtual = 28956

Phase 19 Shift Register Optimization
INFO: [Physopt 32-678] Pass 1: Identified 2 candidate cells for Shift Register optimization
INFO: [Physopt 32-541] End Pass 1. Optimized 0 cell. Created 0 new cell and deleted 0 existing cell
Phase 19 Shift Register Optimization | Checksum: 1608a826a

Time (s): cpu = 00:31:08 ; elapsed = 00:28:38 . Memory (MB): peak = 6944.016 ; gain = 395.211 ; free physical = 22736 ; free virtual = 28956

Phase 20 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 46 candidate nets for critical-pin optimization.
INFO: [Physopt 32-609] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_38943.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_10_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_22.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_0_4.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_17.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39266.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q11[554].  Swapped 1 critical pins.
INFO: [Physopt 32-609] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q3[554].  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-608] Optimized 6 nets.  Swapped 6 pins.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.141 | TNS=-0.985 |
Phase 20 Critical Pin Optimization | Checksum: 1608a826a

Time (s): cpu = 00:31:15 ; elapsed = 00:28:45 . Memory (MB): peak = 6944.016 ; gain = 395.211 ; free physical = 22736 ; free virtual = 28956

Phase 21 Very High Fanout Optimization
INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT[9] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT[10] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT[11] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/cpu_to_an_addr_3_d0 has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/cpu_to_an_addr_1[3] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT_1[4] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT_1[5] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/cpu_to_an_addr_2[2] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/cpu_to_an_addr_2[3] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/cpu_to_an_addr_3_0 has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT_4[8] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT_5[6] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT_6[7] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT_7[7] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-76] Pass 1. Identified 100 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/lfsr_reg_5_i. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/N_9430. Replicated 1 times.
INFO: [Physopt 32-601] Processed net GAF1/FM/u_tx_IFG/tf_rdreq_1. Net driver GAF1/FM/u_tx_IFG/tf_rd_sof_0_sqmuxa_0_a2_RNIPN8I7 was replaced.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/ShiftedPRBSOut_q415_i. Replicated 1 times.
INFO: [Physopt 32-572] Net GAF1/FM/cnt7_RNIQV7O1[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp1_from_cache_sn_N_13_mux. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/SSM100/BaseContentValidOut_2_i_a2. Replicated 1 times.
INFO: [Physopt 32-572] Net GAF1/GM/SDBHM/CPU_FPBCValidOut_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/AM/dp_ram_stats_16kx684/sc_ram_valid_q[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/dp_ram_stats_16kx684/sc_ram_valid_q[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_maintenance_pi/ana_ssample_rdy_1_sqmuxa. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_maintenance_pi/main_req_ana_rxclk_DOUT_RNIEE9R[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/un1_FillStart_q3_1_i. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_mac_x512/all_x21_31834. Replicated 2 times.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_mac_x512/u_tx_fcs/u_fcs32_eqns_x512/valid1_i. Replicated 1 times.
INFO: [Physopt 32-601] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/user_wr_overflow_out_9195. Net driver GAF1/AM/stats_controller_pi/stats_cache_4mp/user_wr_overflow_out_9195 was replaced.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_maintenance_pi/cpu_rd_data_1_sn_m14. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/wait_ram_stats_1_sqmuxa_i. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rst_cpllreset. Replicated 7 times.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_mac_x512/u_tx_ifcs/u_fcs32_eqns_x512/valid1_i. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/filter_controller_pi/filter_cache/cache_data_q0_1_sqmuxa_i. Replicated 5 times.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_mac_x512/all_x5_40344. Replicated 4 times.
INFO: [Physopt 32-572] Net GAF1/FM/u_hsec_top/i_HSEC_CORES/i_RX_TOP/i_DESTRIPE/i_ADAPTER/i_FIFO_0/enaout was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/AM/filter_controller_pi/filter_cache/updated_addr_q9_9187. Replicated 5 times.
INFO: [Physopt 32-601] Processed net GAF1/FM/u_tx_mac_x512/u_tx_fcs/N_143. Net driver GAF1/FM/u_tx_mac_x512/u_tx_fcs/eofos_x5_RNIE62H_0[4] was replaced.
INFO: [Physopt 32-81] Processed net GAF1/AM/port_stats_proc/jumbo_frame_cnt_b4. Replicated 2 times.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_hsec_top/i_HSEC_CORES/i_TX_TOP/i_STRIPE/i_ADAPTER/i_FIFO_0/enaout. Replicated 1 times.
INFO: [Physopt 32-572] Net GAF1/FM/u_hsec_top/i_HSEC_CORES/i_RX_TOP/i_DESTRIPE/i_ADAPTER/i_SHIFTER/state[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/FM/u_hsec_top/i_HSEC_CORES/i_RX_TOP/i_DESTRIPE/i_ADAPTER/i_SHIFTER/state[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/FM/u_hsec_top/i_HSEC_CORES/i_RX_TOP/i_DESTRIPE/i_ADAPTER/i_SHIFTER/state[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/AM/port_stats_proc/jumbo_frame_cnt_a20. Replicated 2 times.
INFO: [Physopt 32-601] Processed net GAF1/FM/u_hsec_top/i_HSEC_CORES/i_RX_TOP/i_DESTRIPE/i_DECODER/i_fsm/ena_d3. Net driver GAF1/FM/u_hsec_top/i_HSEC_CORES/i_RX_TOP/i_DESTRIPE/i_DECODER/i_fsm/ena_d3 was replaced.
INFO: [Physopt 32-601] Processed net GAF1/FM/u_hsec_top/i_HSEC_CORES/i_RX_TOP/i_DESTRIPE/i_DECODER/i_CHECKER0/my_ena_checked. Net driver GAF1/FM/u_hsec_top/i_HSEC_CORES/i_RX_TOP/i_DESTRIPE/i_DECODER/i_CHECKER0/enaout was replaced.
INFO: [Physopt 32-601] Processed net GAF1/FM/u_hsec_top/i_HSEC_CORES/i_RX_TOP/i_DESTRIPE/i_ADAPTER/i_SHIFTER/ena_d1_0. Net driver GAF1/FM/u_hsec_top/i_HSEC_CORES/i_RX_TOP/i_DESTRIPE/i_ADAPTER/i_SHIFTER/ena_d1 was replaced.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_hsec_top/i_HSEC_CORES/i_TX_TOP/i_STRIPE/i_MFRAMER/mframer_state[1]. Replicated 1 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 26 nets. Created 47 new instances.

INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.141 | TNS=-0.985 |
Phase 21 Very High Fanout Optimization | Checksum: 1e320c6af

Time (s): cpu = 00:43:26 ; elapsed = 00:40:47 . Memory (MB): peak = 6944.016 ; gain = 395.211 ; free physical = 22737 ; free virtual = 28956

Phase 22 BRAM Enable Optimization
Phase 22 BRAM Enable Optimization | Checksum: 1e320c6af

Time (s): cpu = 00:43:31 ; elapsed = 00:40:52 . Memory (MB): peak = 6944.016 ; gain = 395.211 ; free physical = 22737 ; free virtual = 28957
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6944.016 ; gain = 0.000 ; free physical = 22737 ; free virtual = 28957
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.141 | TNS=-0.985 |
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Common 17-14] Message 'Constraints 18-1079' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Ending Physical Synthesis Task | Checksum: 21ce0d16b

Time (s): cpu = 00:44:02 ; elapsed = 00:41:23 . Memory (MB): peak = 6944.016 ; gain = 395.211 ; free physical = 22737 ; free virtual = 28957
INFO: [Common 17-83] Releasing license: Implementation
1102 Infos, 281 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:51:11 ; elapsed = 00:44:24 . Memory (MB): peak = 6944.016 ; gain = 397.211 ; free physical = 22736 ; free virtual = 28956
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:24 ; elapsed = 00:00:50 . Memory (MB): peak = 6944.016 ; gain = 0.000 ; free physical = 22284 ; free virtual = 28945
write_checkpoint: Time (s): cpu = 00:01:47 ; elapsed = 00:01:13 . Memory (MB): peak = 6944.016 ; gain = 0.000 ; free physical = 22652 ; free virtual = 28954
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f69bbb4a

Time (s): cpu = 00:04:41 ; elapsed = 00:02:43 . Memory (MB): peak = 7073.059 ; gain = 129.043 ; free physical = 22364 ; free virtual = 28665

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f69bbb4a

Time (s): cpu = 00:04:52 ; elapsed = 00:02:54 . Memory (MB): peak = 7073.062 ; gain = 129.047 ; free physical = 22363 ; free virtual = 28665

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: f69bbb4a

Time (s): cpu = 00:04:55 ; elapsed = 00:02:57 . Memory (MB): peak = 7073.062 ; gain = 129.047 ; free physical = 22363 ; free virtual = 28665

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 18ae5da38

Time (s): cpu = 00:11:48 ; elapsed = 00:05:57 . Memory (MB): peak = 7301.738 ; gain = 357.723 ; free physical = 22170 ; free virtual = 28472
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.0404| TNS=-0.107 | WHS=-0.49  | THS=-2.3e+04|

Phase 2 Router Initialization | Checksum: 17d1d9691

Time (s): cpu = 00:15:41 ; elapsed = 00:07:37 . Memory (MB): peak = 7361.207 ; gain = 417.191 ; free physical = 22082 ; free virtual = 28384

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1560f5da5

Time (s): cpu = 00:27:28 ; elapsed = 00:12:10 . Memory (MB): peak = 7506.207 ; gain = 562.191 ; free physical = 21941 ; free virtual = 28243

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 64472
 Number of Nodes with overlaps = 6422
 Number of Nodes with overlaps = 1397
 Number of Nodes with overlaps = 395
 Number of Nodes with overlaps = 113
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 226aaa552

Time (s): cpu = 00:52:20 ; elapsed = 00:22:35 . Memory (MB): peak = 7506.207 ; gain = 562.191 ; free physical = 22035 ; free virtual = 28337
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.231 | TNS=-5.62  | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: eb64af9a

Time (s): cpu = 00:52:39 ; elapsed = 00:22:47 . Memory (MB): peak = 7506.207 ; gain = 562.191 ; free physical = 22034 ; free virtual = 28336

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 17270557e

Time (s): cpu = 00:53:05 ; elapsed = 00:23:14 . Memory (MB): peak = 7506.207 ; gain = 562.191 ; free physical = 21946 ; free virtual = 28248
Phase 4.1.2 GlobIterForTiming | Checksum: 180a463e2

Time (s): cpu = 00:53:28 ; elapsed = 00:23:34 . Memory (MB): peak = 7506.207 ; gain = 562.191 ; free physical = 21945 ; free virtual = 28246
Phase 4.1 Global Iteration 0 | Checksum: 180a463e2

Time (s): cpu = 00:53:29 ; elapsed = 00:23:35 . Memory (MB): peak = 7506.207 ; gain = 562.191 ; free physical = 21945 ; free virtual = 28246

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1482
 Number of Nodes with overlaps = 214
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 11bcbefe5

Time (s): cpu = 00:56:12 ; elapsed = 00:25:30 . Memory (MB): peak = 7506.207 ; gain = 562.191 ; free physical = 21970 ; free virtual = 28272
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.246 | TNS=-4.16  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 16f1938a8

Time (s): cpu = 00:56:13 ; elapsed = 00:25:31 . Memory (MB): peak = 7506.207 ; gain = 562.191 ; free physical = 21970 ; free virtual = 28272
Phase 4 Rip-up And Reroute | Checksum: 16f1938a8

Time (s): cpu = 00:56:14 ; elapsed = 00:25:32 . Memory (MB): peak = 7506.207 ; gain = 562.191 ; free physical = 21970 ; free virtual = 28272

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 1546a7ee4

Time (s): cpu = 00:57:30 ; elapsed = 00:25:58 . Memory (MB): peak = 7506.207 ; gain = 562.191 ; free physical = 21968 ; free virtual = 28270
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.226 | TNS=-4.39  | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5 Delay CleanUp | Checksum: 137345602

Time (s): cpu = 00:57:45 ; elapsed = 00:26:04 . Memory (MB): peak = 7506.207 ; gain = 562.191 ; free physical = 21968 ; free virtual = 28270

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 137345602

Time (s): cpu = 00:57:46 ; elapsed = 00:26:05 . Memory (MB): peak = 7506.207 ; gain = 562.191 ; free physical = 21968 ; free virtual = 28270

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 132ba6568

Time (s): cpu = 00:59:46 ; elapsed = 00:26:46 . Memory (MB): peak = 7506.207 ; gain = 562.191 ; free physical = 21961 ; free virtual = 28263
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.226 | TNS=-4.14  | WHS=-0.055 | THS=-0.137 |

Phase 7 Post Hold Fix | Checksum: 1aa1d9579

Time (s): cpu = 00:59:59 ; elapsed = 00:26:51 . Memory (MB): peak = 7506.207 ; gain = 562.191 ; free physical = 21961 ; free virtual = 28263

Phase 8 Timing Verification

Phase 8.1 Update Timing
Phase 8.1 Update Timing | Checksum: 24df1d602

Time (s): cpu = 01:02:02 ; elapsed = 00:27:32 . Memory (MB): peak = 7506.207 ; gain = 562.191 ; free physical = 21958 ; free virtual = 28260
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.226 | TNS=-4.14  | WHS=N/A    | THS=N/A    |

Phase 8 Timing Verification | Checksum: 24df1d602

Time (s): cpu = 01:02:03 ; elapsed = 00:27:34 . Memory (MB): peak = 7506.207 ; gain = 562.191 ; free physical = 21958 ; free virtual = 28260

Phase 9 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 23.3217 %
  Global Horizontal Routing Utilization  = 27.1415 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 2x2 Area, Max Cong = 88.964%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X120Y364 -> INT_R_X121Y365
   INT_L_X122Y362 -> INT_R_X123Y363
South Dir 2x2 Area, Max Cong = 88.7387%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X130Y376 -> INT_R_X131Y377
   INT_L_X124Y372 -> INT_R_X125Y373
East Dir 4x4 Area, Max Cong = 89.9816%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X80Y416 -> INT_R_X83Y419
   INT_L_X80Y412 -> INT_R_X83Y415
   INT_L_X80Y408 -> INT_R_X83Y411
West Dir 8x8 Area, Max Cong = 89.545%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X128Y364 -> INT_R_X135Y371
   INT_L_X128Y356 -> INT_R_X135Y363
Phase 9 Route finalize | Checksum: 24df1d602

Time (s): cpu = 01:02:08 ; elapsed = 00:27:36 . Memory (MB): peak = 7506.207 ; gain = 562.191 ; free physical = 21958 ; free virtual = 28260

Phase 10 Verifying routed nets

 Verification completed successfully
Phase 10 Verifying routed nets | Checksum: 24df1d602

Time (s): cpu = 01:02:09 ; elapsed = 00:27:37 . Memory (MB): peak = 7506.207 ; gain = 562.191 ; free physical = 21958 ; free virtual = 28260

Phase 11 Depositing Routes
Phase 11 Depositing Routes | Checksum: 236d16640

Time (s): cpu = 01:02:48 ; elapsed = 00:28:16 . Memory (MB): peak = 7506.207 ; gain = 562.191 ; free physical = 21956 ; free virtual = 28258

Phase 12 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.74 . Memory (MB): peak = 7506.207 ; gain = 0.000 ; free physical = 21936 ; free virtual = 28238
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.226. For the most accurate timing information please run report_timing.
Phase 12 Incr Placement Change | Checksum: 236d16640

Time (s): cpu = 01:14:01 ; elapsed = 00:35:15 . Memory (MB): peak = 7740.160 ; gain = 796.145 ; free physical = 21775 ; free virtual = 28077

Phase 13 Build RT Design
Phase 13 Build RT Design | Checksum: 9e515c46

Time (s): cpu = 01:15:10 ; elapsed = 00:36:24 . Memory (MB): peak = 7740.160 ; gain = 796.145 ; free physical = 21774 ; free virtual = 28076

Phase 14 Router Initialization

Phase 14.1 Create Timer
Phase 14.1 Create Timer | Checksum: 1173be49f

Time (s): cpu = 01:15:35 ; elapsed = 00:36:50 . Memory (MB): peak = 7740.164 ; gain = 796.148 ; free physical = 21774 ; free virtual = 28076

Phase 14.2 Pre Route Cleanup
Phase 14.2 Pre Route Cleanup | Checksum: 165b7889f

Time (s): cpu = 01:15:40 ; elapsed = 00:36:54 . Memory (MB): peak = 7740.164 ; gain = 796.148 ; free physical = 21774 ; free virtual = 28076
 Number of Nodes with overlaps = 0

Phase 14.3 Update Timing
Phase 14.3 Update Timing | Checksum: dd418134

Time (s): cpu = 01:22:47 ; elapsed = 00:40:01 . Memory (MB): peak = 7740.164 ; gain = 796.148 ; free physical = 21723 ; free virtual = 28025
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.227 | TNS=-3.25  | WHS=-0.49  | THS=-2.29e+04|

Phase 14 Router Initialization | Checksum: e440c0b0

Time (s): cpu = 01:26:30 ; elapsed = 00:41:33 . Memory (MB): peak = 7905.379 ; gain = 961.363 ; free physical = 21557 ; free virtual = 27858

Phase 15 Initial Routing
Phase 15 Initial Routing | Checksum: 22a654493

Time (s): cpu = 01:27:22 ; elapsed = 00:41:53 . Memory (MB): peak = 7905.379 ; gain = 961.363 ; free physical = 21557 ; free virtual = 27859

Phase 16 Rip-up And Reroute

Phase 16.1 Global Iteration 0
 Number of Nodes with overlaps = 8799
 Number of Nodes with overlaps = 2725
 Number of Nodes with overlaps = 934
 Number of Nodes with overlaps = 412
 Number of Nodes with overlaps = 135
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 1cbb0c0a4

Time (s): cpu = 01:35:34 ; elapsed = 00:45:58 . Memory (MB): peak = 7905.379 ; gain = 961.363 ; free physical = 21592 ; free virtual = 27894
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.178 | TNS=-3.81  | WHS=N/A    | THS=N/A    |


Phase 16.1.2 GlobIterForTiming

Phase 16.1.2.1 Update Timing
Phase 16.1.2.1 Update Timing | Checksum: f3dc5b55

Time (s): cpu = 01:35:53 ; elapsed = 00:46:10 . Memory (MB): peak = 7905.379 ; gain = 961.363 ; free physical = 21591 ; free virtual = 27893

Phase 16.1.2.2 Fast Budgeting
Phase 16.1.2.2 Fast Budgeting | Checksum: f82e2f50

Time (s): cpu = 01:36:19 ; elapsed = 00:46:36 . Memory (MB): peak = 7905.379 ; gain = 961.363 ; free physical = 21498 ; free virtual = 27800
Phase 16.1.2 GlobIterForTiming | Checksum: 261da14df

Time (s): cpu = 01:36:45 ; elapsed = 00:46:58 . Memory (MB): peak = 7905.379 ; gain = 961.363 ; free physical = 21492 ; free virtual = 27794
Phase 16.1 Global Iteration 0 | Checksum: 261da14df

Time (s): cpu = 01:36:46 ; elapsed = 00:46:59 . Memory (MB): peak = 7905.379 ; gain = 961.363 ; free physical = 21492 ; free virtual = 27794

Phase 16.2 Global Iteration 1
 Number of Nodes with overlaps = 1977
 Number of Nodes with overlaps = 644
 Number of Nodes with overlaps = 185
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0

Phase 16.2.1 Update Timing
Phase 16.2.1 Update Timing | Checksum: 169d7e4a5

Time (s): cpu = 01:39:26 ; elapsed = 00:48:39 . Memory (MB): peak = 7905.379 ; gain = 961.363 ; free physical = 21540 ; free virtual = 27842
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.126 | TNS=-1     | WHS=N/A    | THS=N/A    |


Phase 16.2.2 GlobIterForTiming

Phase 16.2.2.1 Update Timing
Phase 16.2.2.1 Update Timing | Checksum: 2743553ef

Time (s): cpu = 01:39:45 ; elapsed = 00:48:50 . Memory (MB): peak = 7905.379 ; gain = 961.363 ; free physical = 21541 ; free virtual = 27843

Phase 16.2.2.2 Fast Budgeting
Phase 16.2.2.2 Fast Budgeting | Checksum: 202b25265

Time (s): cpu = 01:40:12 ; elapsed = 00:49:18 . Memory (MB): peak = 7905.379 ; gain = 961.363 ; free physical = 21500 ; free virtual = 27802
Phase 16.2.2 GlobIterForTiming | Checksum: 1bface097

Time (s): cpu = 01:40:27 ; elapsed = 00:49:29 . Memory (MB): peak = 7905.379 ; gain = 961.363 ; free physical = 21514 ; free virtual = 27815
Phase 16.2 Global Iteration 1 | Checksum: 1bface097

Time (s): cpu = 01:40:28 ; elapsed = 00:49:30 . Memory (MB): peak = 7905.379 ; gain = 961.363 ; free physical = 21514 ; free virtual = 27815

Phase 16.3 Global Iteration 2
 Number of Nodes with overlaps = 761
 Number of Nodes with overlaps = 222
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 16.3.1 Update Timing
Phase 16.3.1 Update Timing | Checksum: 1cc739e96

Time (s): cpu = 01:42:31 ; elapsed = 00:50:51 . Memory (MB): peak = 7905.379 ; gain = 961.363 ; free physical = 21541 ; free virtual = 27843
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.0606| TNS=-0.292 | WHS=N/A    | THS=N/A    |


Phase 16.3.2 GlobIterForTiming

Phase 16.3.2.1 Update Timing
Phase 16.3.2.1 Update Timing | Checksum: 1326d35ba

Time (s): cpu = 01:42:50 ; elapsed = 00:51:03 . Memory (MB): peak = 7905.379 ; gain = 961.363 ; free physical = 21541 ; free virtual = 27843

Phase 16.3.2.2 Fast Budgeting
Phase 16.3.2.2 Fast Budgeting | Checksum: 15da095ed

Time (s): cpu = 01:43:16 ; elapsed = 00:51:30 . Memory (MB): peak = 7905.379 ; gain = 961.363 ; free physical = 21509 ; free virtual = 27810
Phase 16.3.2 GlobIterForTiming | Checksum: f8d0a281

Time (s): cpu = 01:43:26 ; elapsed = 00:51:38 . Memory (MB): peak = 7905.379 ; gain = 961.363 ; free physical = 21524 ; free virtual = 27825
Phase 16.3 Global Iteration 2 | Checksum: f8d0a281

Time (s): cpu = 01:43:28 ; elapsed = 00:51:39 . Memory (MB): peak = 7905.379 ; gain = 961.363 ; free physical = 21524 ; free virtual = 27825

Phase 16.4 Global Iteration 3
 Number of Nodes with overlaps = 507
 Number of Nodes with overlaps = 232
 Number of Nodes with overlaps = 86
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 0

Phase 16.4.1 Update Timing
Phase 16.4.1 Update Timing | Checksum: 1a162b348

Time (s): cpu = 01:46:13 ; elapsed = 00:53:21 . Memory (MB): peak = 7905.379 ; gain = 961.363 ; free physical = 21564 ; free virtual = 27866
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.193 | TNS=-0.849 | WHS=N/A    | THS=N/A    |

Phase 16.4 Global Iteration 3 | Checksum: 18601795f

Time (s): cpu = 01:46:15 ; elapsed = 00:53:22 . Memory (MB): peak = 7905.379 ; gain = 961.363 ; free physical = 21564 ; free virtual = 27866
Phase 16 Rip-up And Reroute | Checksum: 18601795f

Time (s): cpu = 01:46:16 ; elapsed = 00:53:23 . Memory (MB): peak = 7905.379 ; gain = 961.363 ; free physical = 21564 ; free virtual = 27866

Phase 17 Delay CleanUp

Phase 17.1 Update Timing
Phase 17.1 Update Timing | Checksum: 1cb8b0855

Time (s): cpu = 01:47:38 ; elapsed = 00:53:51 . Memory (MB): peak = 7905.379 ; gain = 961.363 ; free physical = 21564 ; free virtual = 27865
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.00878| TNS=0      | WHS=N/A    | THS=N/A    |

Phase 17 Delay CleanUp | Checksum: 1cb8b0855

Time (s): cpu = 01:47:40 ; elapsed = 00:53:53 . Memory (MB): peak = 7905.379 ; gain = 961.363 ; free physical = 21564 ; free virtual = 27866

Phase 18 Clock Skew Optimization
Phase 18 Clock Skew Optimization | Checksum: 1cb8b0855

Time (s): cpu = 01:47:41 ; elapsed = 00:53:54 . Memory (MB): peak = 7905.379 ; gain = 961.363 ; free physical = 21564 ; free virtual = 27866

Phase 19 Post Hold Fix

Phase 19.1 Update Timing
Phase 19.1 Update Timing | Checksum: 2178e236f

Time (s): cpu = 01:49:48 ; elapsed = 00:54:38 . Memory (MB): peak = 7905.379 ; gain = 961.363 ; free physical = 21557 ; free virtual = 27858
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.00878| TNS=0      | WHS=0.023  | THS=0      |

Phase 19 Post Hold Fix | Checksum: 22041bc88

Time (s): cpu = 01:49:50 ; elapsed = 00:54:41 . Memory (MB): peak = 7905.379 ; gain = 961.363 ; free physical = 21557 ; free virtual = 27858

Phase 20 Timing Verification

Phase 20.1 Update Timing
Phase 20.1 Update Timing | Checksum: 1243caec5

Time (s): cpu = 01:52:08 ; elapsed = 00:55:27 . Memory (MB): peak = 7905.379 ; gain = 961.363 ; free physical = 21551 ; free virtual = 27853
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.00878| TNS=0      | WHS=N/A    | THS=N/A    |

Phase 20 Timing Verification | Checksum: 1243caec5

Time (s): cpu = 01:52:09 ; elapsed = 00:55:28 . Memory (MB): peak = 7905.379 ; gain = 961.363 ; free physical = 21551 ; free virtual = 27853

Phase 21 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 23.4387 %
  Global Horizontal Routing Utilization  = 27.2811 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 21 Route finalize | Checksum: 1243caec5

Time (s): cpu = 01:52:14 ; elapsed = 00:55:31 . Memory (MB): peak = 7905.379 ; gain = 961.363 ; free physical = 21546 ; free virtual = 27848

Phase 22 Verifying routed nets

 Verification completed successfully
Phase 22 Verifying routed nets | Checksum: 1243caec5

Time (s): cpu = 01:52:16 ; elapsed = 00:55:32 . Memory (MB): peak = 7905.379 ; gain = 961.363 ; free physical = 21546 ; free virtual = 27848

Phase 23 Depositing Routes
Phase 23 Depositing Routes | Checksum: 1971113ee

Time (s): cpu = 01:55:59 ; elapsed = 00:59:15 . Memory (MB): peak = 7905.379 ; gain = 961.363 ; free physical = 21545 ; free virtual = 27847

Phase 24 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.010  | TNS=0.000  | WHS=0.024  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 24 Post Router Timing | Checksum: 1971113ee

Time (s): cpu = 02:01:36 ; elapsed = 01:00:56 . Memory (MB): peak = 7905.379 ; gain = 961.363 ; free physical = 21504 ; free virtual = 27806
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 02:01:40 ; elapsed = 01:01:00 . Memory (MB): peak = 7905.379 ; gain = 961.363 ; free physical = 21504 ; free virtual = 27806
INFO: [Common 17-83] Releasing license: Implementation
1131 Infos, 281 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 02:03:06 ; elapsed = 01:01:55 . Memory (MB): peak = 7905.379 ; gain = 961.363 ; free physical = 21504 ; free virtual = 27806
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
source /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/tcl_scripts/xadc_almost_empty_fix.tcl
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:31 ; elapsed = 00:00:56 . Memory (MB): peak = 7915.383 ; gain = 0.000 ; free physical = 20889 ; free virtual = 27787
write_checkpoint: Time (s): cpu = 00:01:58 ; elapsed = 00:01:23 . Memory (MB): peak = 7915.387 ; gain = 10.008 ; free physical = 21374 ; free virtual = 27800
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/ColossusFX2_BLADE100G_drc_routed.rpt.
report_drc: Time (s): cpu = 00:03:05 ; elapsed = 00:01:14 . Memory (MB): peak = 7915.387 ; gain = 0.000 ; free physical = 21529 ; free virtual = 27955
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:07:58 ; elapsed = 00:03:05 . Memory (MB): peak = 8413.383 ; gain = 497.996 ; free physical = 20871 ; free virtual = 27308
INFO: [Power 33-23] Power model is not available for USR_ACCESS_7series_inst
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets GAF1/FM/u_hsec_top/i_GT_IF/i_TRANSCEIVER_WRAPPER_RX_STARTUP_FSM/dbg_core_stats_5]'  to set the static_probability to '1'  if desired.
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets ddr3_reset_i]'  to set the static_probability to '1'  if desired.
report_power: Time (s): cpu = 00:02:53 ; elapsed = 00:01:33 . Memory (MB): peak = 8462.383 ; gain = 49.000 ; free physical = 20818 ; free virtual = 27256
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
1143 Infos, 283 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:06 ; elapsed = 00:00:23 . Memory (MB): peak = 8462.383 ; gain = 0.000 ; free physical = 20817 ; free virtual = 27255
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:33 ; elapsed = 00:00:58 . Memory (MB): peak = 8789.195 ; gain = 162.797 ; free physical = 19953 ; free virtual = 26987
write_checkpoint: Time (s): cpu = 00:02:00 ; elapsed = 00:01:26 . Memory (MB): peak = 8789.199 ; gain = 326.816 ; free physical = 19867 ; free virtual = 26983
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:01:52 ; elapsed = 00:01:03 . Memory (MB): peak = 9066.961 ; gain = 277.762 ; free physical = 20151 ; free virtual = 26724
INFO: [Common 17-206] Exiting Vivado at Wed Oct 22 20:23:43 2014...
[Wed Oct 22 20:23:44 2014] impl_2 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 02:52:02 . Memory (MB): peak = 936.309 ; gain = 7.996 ; free physical = 20151 ; free virtual = 26724
# open_run impl_2
INFO: [Netlist 29-17] Analyzing 12922 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3
Loading clock regions from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockRegion.xml
Loading clock buffers from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockBuffers.xml
Loading clock placement rules from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ffg1157/Package.xml
Loading io standards from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/parts/xilinx/virtex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg1 and pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/.Xil/Vivado-19550-fpga-imp-01/dcp/ColossusFX2_1x100G_early.xdc]
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/.Xil/Vivado-19550-fpga-imp-01/dcp/ColossusFX2_1x100G_early.xdc]
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/.Xil/Vivado-19550-fpga-imp-01/dcp/ColossusFX2_1x100G.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:615]
INFO: [Timing 38-2] Deriving generated clocks [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:615]
get_clocks: Time (s): cpu = 00:01:26 ; elapsed = 00:00:41 . Memory (MB): peak = 3667.793 ; gain = 1014.309 ; free physical = 24824 ; free virtual = 31993
WARNING: [Constraints 18-402] set_max_delay: 'ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_42_1_RNI32VA' is not a valid startpoint. [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:1098]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_41_RNIION2' is not a valid startpoint. [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:1098]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/.Xil/Vivado-19550-fpga-imp-01/dcp/ColossusFX2_1x100G.xdc]
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/.Xil/Vivado-19550-fpga-imp-01/dcp/ColossusFX2_1x100G_late.xdc]
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/.Xil/Vivado-19550-fpga-imp-01/dcp/ColossusFX2_1x100G_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:01:47 ; elapsed = 00:01:53 . Memory (MB): peak = 4366.691 ; gain = 580.609 ; free physical = 24151 ; free virtual = 31320
Restored from archive | CPU: 112.720000 secs | Memory: 536.684097 MB |
Finished XDEF File Restore: Time (s): cpu = 00:01:47 ; elapsed = 00:01:53 . Memory (MB): peak = 4366.691 ; gain = 580.609 ; free physical = 24151 ; free virtual = 31320
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2682 instances were transformed.
  FDRS => FDRS (inverted pins: S) (FDRE, LUT2, VCC): 3 instances
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances
  IOBUFDS_DCIEN => IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 2 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 768 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 326 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 839 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 169 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 483 instances
  ROM256X1 => ROM256X1 (LUT6, LUT6, LUT6, LUT6, MUXF7, MUXF7, MUXF8): 72 instances

open_run: Time (s): cpu = 00:05:25 ; elapsed = 00:04:50 . Memory (MB): peak = 4366.691 ; gain = 3430.383 ; free physical = 24764 ; free virtual = 31337
# set_property BITSTREAM.CONFIG.USR_ACCESS 20102214 [current_design]
# write_verilog -force colossus_iob_imp_funcsim.v -mode funcsim
write_verilog: Time (s): cpu = 00:02:09 ; elapsed = 00:02:11 . Memory (MB): peak = 4367.691 ; gain = 1.000 ; free physical = 24585 ; free virtual = 31331
# write_verilog -force colossus_iob_imp_timesim.v -mode timesim -sdf_anno true
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
write_verilog: Time (s): cpu = 00:02:13 ; elapsed = 00:02:15 . Memory (MB): peak = 4367.691 ; gain = 0.000 ; free physical = 24397 ; free virtual = 31326
# write_sdf -force colossus_iob_imp_timesim.sdf
write_sdf: Time (s): cpu = 00:04:51 ; elapsed = 00:05:37 . Memory (MB): peak = 5270.980 ; gain = 903.289 ; free physical = 22691 ; free virtual = 30406
# archive_project hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-20.zip -force -include_config_settings
INFO: [Coretcl 2-137] starting archive...
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'impl_2'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_3'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-20.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 5270.984 ; gain = 0.004 ; free physical = 22206 ; free virtual = 30391
# write_bitstream ./VivadoBlade_14_3.runs/impl_2/colossus_fx2_100g.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 4 threads
WARNING: [Drc 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs/IBUFDS/IBUFDS_S (in ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs macro) has no loads. An input buffer must drive an internal load.
WARNING: [Drc 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs/IBUFDS/IBUFDS_S (in ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs macro) has no loads. An input buffer must drive an internal load.
WARNING: [Drc 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/A (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/B (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/C (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/A (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/B (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/C (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/A (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/B (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/C (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3/D (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/A (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/B (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/C (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_1256_3/D (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_1256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/A (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/B (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/C (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/A (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/B (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/C (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/A (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/B (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/C (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3/D (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/A (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/B (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/C (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_1256_3/D (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_1256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/A (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/B (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/C (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/A (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/B (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/C (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/A (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/B (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/C (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3/D (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/A (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/B (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/C (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_1256_3/D (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_1256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/A (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/B (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/C (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/A (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/B (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/C (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/A (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/B (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/C (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3/D (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/A (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/B (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/C (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_1256_3/D (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_1256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/A (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/B (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/C (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/A (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/B (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/C (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/A (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/B (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/C (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3/D (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/A (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
INFO: [Common 17-14] Message 'Drc 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 124 Warnings, 57 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 73529984 bits.
Writing bitstream ./VivadoBlade_14_3.runs/impl_2/colossus_fx2_100g.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:11:56 ; elapsed = 00:10:16 . Memory (MB): peak = 5990.078 ; gain = 719.094 ; free physical = 21438 ; free virtual = 29646
# close_project
close_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 5990.078 ; gain = 0.000 ; free physical = 21435 ; free virtual = 29643
# exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 22 20:49:27 2014...
[File exists] check if file exists [VivadoBlade/version_*.txt]
Run condition [File exists] preventing perform for step [[ArtifactDeployer] - Deploy artifacts from workspace to remote directories]
[File exists] check if file exists [VivadoBlade/VivadoBlade_14_3.runs/impl_2/colossus_fx2_100g.bit]
Run condition [File exists] enabling perform for step [BuilderChain]
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ /bin/sh -xe /tmp/hudson2556951536828142063.sh
+ cd VivadoBlade/VivadoBlade_14_3.runs/impl_2/
+ md5sum -b colossus_fx2_100g.bit
[ArtifactDeployer] - Starting deployment from the build step ...
[ArtifactDeployer] - 2 file(s) have been copied from the '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2' to '/net/storage_cal_ci/builds/dev/fpga/colossus/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-20'.
[ArtifactDeployer] - Stopping deployment from the build step ...
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ /bin/sh -xe /tmp/hudson7456573000082255507.sh
Files match condition: Matched [2] files
Run condition [Files match] enabling perform for step [BuilderChain]
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ /bin/sh -xe /tmp/hudson2395454677402689629.sh
+ cd VivadoBlade
+ tar zcvf colossus_iob_imp_sim.tar.gz ./colossus_iob_imp_funcsim.v ./colossus_iob_imp_timesim.v ./colossus_iob_imp_timesim.sdf
./colossus_iob_imp_funcsim.v
./colossus_iob_imp_timesim.v
./colossus_iob_imp_timesim.sdf
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ /bin/sh /tmp/hudson7075214107887397082.sh
Parsing timing reports for errors...
colossus_fx2_100g.bit
colossus_fx2_100g.bit.md5
ColossusFX2_BLADE100G_clock_utilization_placed.rpt
ColossusFX2_BLADE100G_control_sets_placed.rpt
ColossusFX2_BLADE100G_drc_opted.rpt
ColossusFX2_BLADE100G_drc_routed.pb
ColossusFX2_BLADE100G_drc_routed.rpt
ColossusFX2_BLADE100G_io_placed.rpt
ColossusFX2_BLADE100G_opt.dcp
ColossusFX2_BLADE100G_physopt.dcp
ColossusFX2_BLADE100G_placed.dcp
ColossusFX2_BLADE100G_postroute_physopt.dcp
ColossusFX2_BLADE100G_power_routed.rpt
ColossusFX2_BLADE100G_power_summary_routed.pb
ColossusFX2_BLADE100G_routed.dcp
ColossusFX2_BLADE100G_route_status.pb
ColossusFX2_BLADE100G_route_status.rpt
ColossusFX2_BLADE100G.tcl
ColossusFX2_BLADE100G_timing_summary_postroute_physopted.rpt
ColossusFX2_BLADE100G_timing_summary_postroute_physopted.rpx
ColossusFX2_BLADE100G_timing_summary_routed.rpt
ColossusFX2_BLADE100G_timing_summary_routed.rpx
ColossusFX2_BLADE100G_utilization_placed.pb
ColossusFX2_BLADE100G_utilization_placed.rpt
ColossusFX2_BLADE100G.vdi
gen_run.xml
htr.txt
init_design.pb
ISEWrap.js
ISEWrap.sh
opt_design.pb
phys_opt_design.pb
place_design.pb
post_route_phys_opt_design.pb
project.wdf
route_design.pb
rundef.js
runme.bat
runme.log
runme.sh
vivado.jou
vivado.pb
Checking ColossusFX2_BLADE100G_timing_summary_postroute_physopted.rpt
[Current build status] check if current [SUCCESS] is worse or equals then [SUCCESS] and better or equals then [SUCCESS]
Run condition [Current build status] enabling perform for step [BuilderChain]
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ /bin/sh -xe /tmp/hudson4625047736020415197.sh
Archiving artifacts
Recording fingerprints
Description set: Version 20102214
[ArtifactDeployer] - Starting deployment from the post-action ...
[ArtifactDeployer] - 1 file(s) have been copied from the '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade' to '/net/storage_cal_ci/builds/dev/fpga/colossus/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-20'.
[ArtifactDeployer] - 1 file(s) have been copied from the '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade' to '/net/storage_cal_ci/builds/dev/fpga/colossus/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-20'.
[ArtifactDeployer] - Stopping deployment from the post-action...
Labelling Build in Perforce using ${JOB_NAME}-${BUILD_NUMBER}
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 -s label -i
Label 'hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-20' successfully generated.
[PostBuildScript] - Execution post build scripts.
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ /bin/sh -xe /tmp/hudson6033160226967990895.sh
+ echo '!!! CLEANING OUT WORKSPACE !!!'
!!! CLEANING OUT WORKSPACE !!!
+ rm -rf /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/bitstream /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/changelist.txt /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/SourceCode /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade
Email was triggered for: Success
Sending email for trigger: Success
Sending email to: alex.su@spirent.com James.Bauder@spirent.com Luis.Benites@spirent.com perforce@spirentcom.com
Notifying upstream projects of job completion
Finished: SUCCESS
