================================================================================ 
Commit: dcc9c26908c529a19e6e9d8323ac2781a12e7e86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 17 09:03:53 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID for 4284_00

[Feature Description]
Update BIOS version to 4284_00
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x40

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Thu Jul 13 12:34:56 2023 +0800
Change-Id: I0cf888c99ebd00a102b746b21a7ccde5167ec624
Original commit hash: fc82184b799742e6565ce46968bd4516f0aa08e1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: fd78b41c2cdd349fe7f00ed26eb5b2031e5bfcd4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 17 09:03:51 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL] Add RPL 6+8 35W & 65W support based on 8+16 die

[Feature Description]
Add RPL 6+8 35W & 65W support based on 8+16 die

Package/Module:
AlderLakePlatSamplePkg/Setup
ClientOneSiliconPkg/Fru

[Impacted Platform]
RPL

Hsd-es-id: 15013794356
Original commit date: Wed Jul 12 15:32:57 2023 +0800
Change-Id: I466ca74230541207dfdf3b317cc9aec5f2e940b6
Original commit hash: 96e3340f5bc012d2c1019b342b2806544d710691

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 4f8586b75177b8afd4b7cfa109720ae98068ed08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 17 09:03:50 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID for 4282_00

[Feature Description]
Update BIOS version to 4282_00
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x20

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Tue Jul 11 09:55:04 2023 +0800
Change-Id: Ie2c65871a937bac65fbf02c0d7fceedc93a05f99
Original commit hash: eb5a45926f0dc1bb4af7f9755b1b8b6b6cbf6a25

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: f8ad7aa5bd05a24e3f329936b7319c63232e5f8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 17 09:03:48 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL]BT driver update to 3.5.3.13

[Feature Description]
BT driver update from 3.5.3.7 to 3.5.3.13

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
RPL

Hsd-es-id: 15013777988
Original commit date: Mon Jul 10 01:59:25 2023 -0700
Change-Id: Ib653148d6c55a9331ffa7cbfca764cfa65e2ecc7
Original commit hash: 4b85ad69048c309e5af4cb054a7c352e18ef81b4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: d89f1b210f6178c8544f2fef60f5d022af7fbcbf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 17 09:03:45 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID for 4281_00

[Feature Description]
Update BIOS version to 4281_00
Update PcdFspVersionRevision and PcdSiliconInitVersionRevision to 0xB8
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x10

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Mon Jul 10 13:29:19 2023 +0800
Change-Id: I9aba2ed1ac708b7d35e697eb7c421cfe0aa67659
Original commit hash: b9c766ccd52d6baadbb52dfcd98e4f072d59c6ba

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a40f584667d145f1fc76a3e921904fb3f56d072f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 17 09:03:44 2023 +0800 
-------------------------------------------------------------------------------- 
FSP Code: Disable "Pcie Pll SSC" enables SSC with
2.0% down spread.

[Issue Description]
If selected, setup menu option "Pcie Pll SSC" setting "Disabled"
enables SSC with 2.0% downspread.

[Resolution]
This change corrects evaluation of setup menu entry coded value.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
All.

Hsd-es-id: 18031390954
Original commit date: Tue Jul 4 15:06:20 2023 +0200
Change-Id: I331f5d455c554d65b0251226449b9d8bcdffc2a6
Original commit hash: 346a62e0063a17b5d4e452a5a434976b287fd833

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/Library/PeiHsioLib.h
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/PeiHsioLib/PeiHsioLib.c

================================================================================ 
Commit: cadfbe849433625aff84f3f76df0b10ec07202fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 17 09:03:42 2023 +0800 
-------------------------------------------------------------------------------- 
[OC]Correction for the default values of IA and GT IccMax

[Issue Description]
When overclcoking feature is enabled by default, values of IA and GT
IccMax are getting programmed as 4, which is causing CPU frequenecy to
drop to LFM 0.4GHz.

[Resolution]
When the overclcoking is enabled by default, callback function is not
getting triggered, which modifies the default values to current values
read from the mailbox.
Now changing default value to 0, which indicates that no override is
required.

Package/Module: ClientOneSiliconPkg, AlderLakeFspPkg, AlderLakePlatSamplePkg

[Impacted Platform]
RPL-S, ADL-S

Hsd-es-id: 15013737829
Original commit date: Fri Jun 30 17:30:14 2023 -0700
Change-Id: I51f8f87457cc7a4c7594b554aaf8ac4fd948a215
Original commit hash: aa7272228e6a8e61bc3c86a2855e27370072ff93

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Setup/OverClockSetup.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Setup/SetupCallbackExList.h
AlderLakePlatSamplePkg/Setup/SetupId.h
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c

================================================================================ 
Commit: edd12780f977a8009d70801c4fbd17da754bf4e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 17 09:03:40 2023 +0800 
-------------------------------------------------------------------------------- 
[TCSS] _L6D implementation to avoid unexpected USB4 wake

[Issue Description]
Previous _L6D implementation has issue that will
make TCSS D3Cold exit if wake source is from PCH
XHCI controller not releated to TCSS USB4.

[Resolution]
1. Replace D3C.ON with TCON which is specific for TCSS
2. Remove unnecessary check for DMA
3. Add PME Status check for TCSS XHCI

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ADL, RPL

Hsd-es-id: 15013602975
Original commit date: Wed Jun 28 13:42:57 2023 +0800
Change-Id: I58368ccf5a94b0afcfebe161ed19756a20daec88
Original commit hash: d64d4f25b98f9119c61df76575848cad25885a26

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Soc/SocGpeSsdt.asl

================================================================================ 
Commit: 25f1b804e204db8215f3c0c17c4b63eaa100a67d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 17 09:03:38 2023 +0800 
-------------------------------------------------------------------------------- 
Get correct battery state when resume from Sx

[Issue Description]
BIOS using the APCI variable BNUM to represent the
battery presentation value. But it would not be updated
when the SUT enter Sx and the power source change during
Sx. It would cause the ACPI get the incorrect value report
the error state to OS UI.

[Resolution]
When resume from Sx, always read battery state from EC
RAM and update BNUM variable.

Package/Module:
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt
AlderLakePlatSamplePkg/EC/Asl

[Impacted Platform]
RPL

Hsd-es-id: 15013727014
Original commit date: Thu Jun 29 09:49:19 2023 +0800
Change-Id: I2ec25f6c2c098244b3895d9d5ccf8ee25eee2bb2
Original commit hash: adc0ad377ed3e9ee8868c8b1675774dcb8d69286

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakePlatSamplePkg/EC/Asl/EC.ASL

================================================================================ 
Commit: 6d523f83b9e6c6355b926fcb94ecbe36c33c7795 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 17 09:03:36 2023 +0800 
-------------------------------------------------------------------------------- 
[RPLHx][SWCM]Handle new notification events defined in USB4 V2

[Issue Description]
New notification events are defined in USB4 V2.
The original implementation identifies those events as error.

[Resolution]
The code changes handle the new notification events per USB4 v2 spec.

Package/Module:
AlderLakePlatSamplePkg/Usb4Cm

[Impacted Platform]
RPLHx refresh

Hsd-es-id: 16021046510
Original commit date: Wed Jun 21 17:45:41 2023 +0800
Change-Id: Iaa5772296f691eb9cb7623fdeb6566a5979df4ed
Original commit hash: b0d3c10e6ba988742adddf0e4c773d8f99a0fda9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4ConfigLayer.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HiCoreLib/HiCoreEvt.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HiCoreLib/Usb4CtrlPkt.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HiCoreLib/Usb4CtrlPkt.h

================================================================================ 
Commit: 5b424b0e7cef5979f878616835380e8f7eeadafd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 17 09:03:34 2023 +0800 
-------------------------------------------------------------------------------- 
[BR] Omit Go2Sleep command when prepare to sleep call

[Feature Description]
When OS places dTBT to RTD3 state by _PS3 of NHI,
then BR's HR is in D3 state.
As there is no additional _PS0 after that prior to _PTS,
hence dTBT will not have chance to acknowledge command by _PTS.
In that case, 500ms delay can be saved

Package/Module:
PlatformPkg/Acpi

[Impacted Platform]
RPLHx refresh

Hsd-es-id: 15013603812
Original commit date: Thu Jun 8 23:45:22 2023 +0800
Change-Id: I0b93786e226e17b18a5af9aceae191f7637146ca
Original commit hash: 1dea2c779b4dab85bffb72185fd95f2c1d003db3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl

================================================================================ 
Commit: 105a546cb6431b1aae61f07072e2432cd478d5cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 17 09:03:33 2023 +0800 
-------------------------------------------------------------------------------- 
[TCSS] Clear RPEFDPC as design spec

[Issue Description]
RP Extensions For DPC(RPEFDPC) was not clear, but other
bits of DPC capability register was clear. It's not expected.

[Resolution]
Only clear RPEFDPC and keep other bits of DPC capability register.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
All

Hsd-es-id: 16021023971
Original commit date: Wed Jun 21 10:31:40 2023 +0800
Change-Id: I3481f114232f2a0792343e033933f9a69a083cdd
Original commit hash: b868c42e709369e2eccda3615eee7b47f0a54110

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.c

================================================================================ 
Commit: 5560a9387f69a607cc84959f0d393f7e88a4f02d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 17 09:03:31 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.175

Hsd-es-id: N/A
Original commit date: Thu Jun 29 22:39:04 2023 -0700
Original commit hash: 086cd699d927fa45e30c4655734cf8c34b8edb4b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
