
Digimat_dataloger_v1.2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dd50  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000588  0800def0  0800def0  0001def0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e478  0800e478  0002015c  2**0
                  CONTENTS
  4 .ARM          00000008  0800e478  0800e478  0001e478  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e480  0800e480  0002015c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e480  0800e480  0001e480  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e484  0800e484  0001e484  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000015c  20000000  0800e488  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00016f60  2000015c  0800e5e4  0002015c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200170bc  0800e5e4  000270bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002015c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000356f2  00000000  00000000  0002018c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004008  00000000  00000000  0005587e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002a98  00000000  00000000  00059888  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002920  00000000  00000000  0005c320  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b288  00000000  00000000  0005ec40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002857b  00000000  00000000  00079ec8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a23cb  00000000  00000000  000a2443  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0014480e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000bcf4  00000000  00000000  00144860  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000015c 	.word	0x2000015c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800ded8 	.word	0x0800ded8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000160 	.word	0x20000160
 80001dc:	0800ded8 	.word	0x0800ded8

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 8000598:	2200      	movs	r2, #0
 800059a:	2110      	movs	r1, #16
 800059c:	4803      	ldr	r0, [pc, #12]	; (80005ac <SELECT+0x18>)
 800059e:	f006 feff 	bl	80073a0 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80005a2:	2001      	movs	r0, #1
 80005a4:	f006 fb46 	bl	8006c34 <HAL_Delay>
}
 80005a8:	bf00      	nop
 80005aa:	bd80      	pop	{r7, pc}
 80005ac:	40020000 	.word	0x40020000

080005b0 <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 80005b4:	2201      	movs	r2, #1
 80005b6:	2110      	movs	r1, #16
 80005b8:	4803      	ldr	r0, [pc, #12]	; (80005c8 <DESELECT+0x18>)
 80005ba:	f006 fef1 	bl	80073a0 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80005be:	2001      	movs	r0, #1
 80005c0:	f006 fb38 	bl	8006c34 <HAL_Delay>
}
 80005c4:	bf00      	nop
 80005c6:	bd80      	pop	{r7, pc}
 80005c8:	40020000 	.word	0x40020000

080005cc <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b082      	sub	sp, #8
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	4603      	mov	r3, r0
 80005d4:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80005d6:	bf00      	nop
 80005d8:	4b08      	ldr	r3, [pc, #32]	; (80005fc <SPI_TxByte+0x30>)
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	689b      	ldr	r3, [r3, #8]
 80005de:	f003 0302 	and.w	r3, r3, #2
 80005e2:	2b02      	cmp	r3, #2
 80005e4:	d1f8      	bne.n	80005d8 <SPI_TxByte+0xc>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 80005e6:	1df9      	adds	r1, r7, #7
 80005e8:	2364      	movs	r3, #100	; 0x64
 80005ea:	2201      	movs	r2, #1
 80005ec:	4803      	ldr	r0, [pc, #12]	; (80005fc <SPI_TxByte+0x30>)
 80005ee:	f008 fc30 	bl	8008e52 <HAL_SPI_Transmit>
}
 80005f2:	bf00      	nop
 80005f4:	3708      	adds	r7, #8
 80005f6:	46bd      	mov	sp, r7
 80005f8:	bd80      	pop	{r7, pc}
 80005fa:	bf00      	nop
 80005fc:	2000017c 	.word	0x2000017c

08000600 <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b082      	sub	sp, #8
 8000604:	af00      	add	r7, sp, #0
 8000606:	6078      	str	r0, [r7, #4]
 8000608:	460b      	mov	r3, r1
 800060a:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 800060c:	bf00      	nop
 800060e:	4b08      	ldr	r3, [pc, #32]	; (8000630 <SPI_TxBuffer+0x30>)
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	689b      	ldr	r3, [r3, #8]
 8000614:	f003 0302 	and.w	r3, r3, #2
 8000618:	2b02      	cmp	r3, #2
 800061a:	d1f8      	bne.n	800060e <SPI_TxBuffer+0xe>
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 800061c:	887a      	ldrh	r2, [r7, #2]
 800061e:	2364      	movs	r3, #100	; 0x64
 8000620:	6879      	ldr	r1, [r7, #4]
 8000622:	4803      	ldr	r0, [pc, #12]	; (8000630 <SPI_TxBuffer+0x30>)
 8000624:	f008 fc15 	bl	8008e52 <HAL_SPI_Transmit>
}
 8000628:	bf00      	nop
 800062a:	3708      	adds	r7, #8
 800062c:	46bd      	mov	sp, r7
 800062e:	bd80      	pop	{r7, pc}
 8000630:	2000017c 	.word	0x2000017c

08000634 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b084      	sub	sp, #16
 8000638:	af02      	add	r7, sp, #8
	uint8_t dummy, data;
	dummy = 0xFF;
 800063a:	23ff      	movs	r3, #255	; 0xff
 800063c:	71fb      	strb	r3, [r7, #7]

	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 800063e:	bf00      	nop
 8000640:	4b09      	ldr	r3, [pc, #36]	; (8000668 <SPI_RxByte+0x34>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	689b      	ldr	r3, [r3, #8]
 8000646:	f003 0302 	and.w	r3, r3, #2
 800064a:	2b02      	cmp	r3, #2
 800064c:	d1f8      	bne.n	8000640 <SPI_RxByte+0xc>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 800064e:	1dba      	adds	r2, r7, #6
 8000650:	1df9      	adds	r1, r7, #7
 8000652:	2364      	movs	r3, #100	; 0x64
 8000654:	9300      	str	r3, [sp, #0]
 8000656:	2301      	movs	r3, #1
 8000658:	4803      	ldr	r0, [pc, #12]	; (8000668 <SPI_RxByte+0x34>)
 800065a:	f008 fd36 	bl	80090ca <HAL_SPI_TransmitReceive>

	return data;
 800065e:	79bb      	ldrb	r3, [r7, #6]
}
 8000660:	4618      	mov	r0, r3
 8000662:	3708      	adds	r7, #8
 8000664:	46bd      	mov	sp, r7
 8000666:	bd80      	pop	{r7, pc}
 8000668:	2000017c 	.word	0x2000017c

0800066c <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff) 
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b082      	sub	sp, #8
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
	*buff = SPI_RxByte();
 8000674:	f7ff ffde 	bl	8000634 <SPI_RxByte>
 8000678:	4603      	mov	r3, r0
 800067a:	461a      	mov	r2, r3
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	701a      	strb	r2, [r3, #0]
}
 8000680:	bf00      	nop
 8000682:	3708      	adds	r7, #8
 8000684:	46bd      	mov	sp, r7
 8000686:	bd80      	pop	{r7, pc}

08000688 <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b082      	sub	sp, #8
 800068c:	af00      	add	r7, sp, #0
	uint8_t res;

	/* timeout 500ms */
	Timer2 = 500;
 800068e:	4b0a      	ldr	r3, [pc, #40]	; (80006b8 <SD_ReadyWait+0x30>)
 8000690:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000694:	801a      	strh	r2, [r3, #0]

	/* if SD goes ready, receives 0xFF */
	do {
		res = SPI_RxByte();
 8000696:	f7ff ffcd 	bl	8000634 <SPI_RxByte>
 800069a:	4603      	mov	r3, r0
 800069c:	71fb      	strb	r3, [r7, #7]
	} while ((res != 0xFF) && Timer2);
 800069e:	79fb      	ldrb	r3, [r7, #7]
 80006a0:	2bff      	cmp	r3, #255	; 0xff
 80006a2:	d004      	beq.n	80006ae <SD_ReadyWait+0x26>
 80006a4:	4b04      	ldr	r3, [pc, #16]	; (80006b8 <SD_ReadyWait+0x30>)
 80006a6:	881b      	ldrh	r3, [r3, #0]
 80006a8:	b29b      	uxth	r3, r3
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d1f3      	bne.n	8000696 <SD_ReadyWait+0xe>

	return res;
 80006ae:	79fb      	ldrb	r3, [r7, #7]
}
 80006b0:	4618      	mov	r0, r3
 80006b2:	3708      	adds	r7, #8
 80006b4:	46bd      	mov	sp, r7
 80006b6:	bd80      	pop	{r7, pc}
 80006b8:	20016d1e 	.word	0x20016d1e

080006bc <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void) 
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b084      	sub	sp, #16
 80006c0:	af00      	add	r7, sp, #0
	uint8_t args[6];
	uint32_t cnt = 0x1FFF;
 80006c2:	f641 73ff 	movw	r3, #8191	; 0x1fff
 80006c6:	60fb      	str	r3, [r7, #12]

	/* transmit bytes to wake up */
	DESELECT();
 80006c8:	f7ff ff72 	bl	80005b0 <DESELECT>
	for(int i = 0; i < 10; i++)
 80006cc:	2300      	movs	r3, #0
 80006ce:	60bb      	str	r3, [r7, #8]
 80006d0:	e005      	b.n	80006de <SD_PowerOn+0x22>
	{
		SPI_TxByte(0xFF);
 80006d2:	20ff      	movs	r0, #255	; 0xff
 80006d4:	f7ff ff7a 	bl	80005cc <SPI_TxByte>
	for(int i = 0; i < 10; i++)
 80006d8:	68bb      	ldr	r3, [r7, #8]
 80006da:	3301      	adds	r3, #1
 80006dc:	60bb      	str	r3, [r7, #8]
 80006de:	68bb      	ldr	r3, [r7, #8]
 80006e0:	2b09      	cmp	r3, #9
 80006e2:	ddf6      	ble.n	80006d2 <SD_PowerOn+0x16>
	}

	/* slave select */
	SELECT();
 80006e4:	f7ff ff56 	bl	8000594 <SELECT>

	/* make idle state */
	args[0] = CMD0;		/* CMD0:GO_IDLE_STATE */
 80006e8:	2340      	movs	r3, #64	; 0x40
 80006ea:	703b      	strb	r3, [r7, #0]
	args[1] = 0;
 80006ec:	2300      	movs	r3, #0
 80006ee:	707b      	strb	r3, [r7, #1]
	args[2] = 0;
 80006f0:	2300      	movs	r3, #0
 80006f2:	70bb      	strb	r3, [r7, #2]
	args[3] = 0;
 80006f4:	2300      	movs	r3, #0
 80006f6:	70fb      	strb	r3, [r7, #3]
	args[4] = 0;
 80006f8:	2300      	movs	r3, #0
 80006fa:	713b      	strb	r3, [r7, #4]
	args[5] = 0x95;		/* CRC */
 80006fc:	2395      	movs	r3, #149	; 0x95
 80006fe:	717b      	strb	r3, [r7, #5]

	SPI_TxBuffer(args, sizeof(args));
 8000700:	463b      	mov	r3, r7
 8000702:	2106      	movs	r1, #6
 8000704:	4618      	mov	r0, r3
 8000706:	f7ff ff7b 	bl	8000600 <SPI_TxBuffer>

	/* wait response */
	while ((SPI_RxByte() != 0x01) && cnt)
 800070a:	e002      	b.n	8000712 <SD_PowerOn+0x56>
	{
		cnt--;
 800070c:	68fb      	ldr	r3, [r7, #12]
 800070e:	3b01      	subs	r3, #1
 8000710:	60fb      	str	r3, [r7, #12]
	while ((SPI_RxByte() != 0x01) && cnt)
 8000712:	f7ff ff8f 	bl	8000634 <SPI_RxByte>
 8000716:	4603      	mov	r3, r0
 8000718:	2b01      	cmp	r3, #1
 800071a:	d002      	beq.n	8000722 <SD_PowerOn+0x66>
 800071c:	68fb      	ldr	r3, [r7, #12]
 800071e:	2b00      	cmp	r3, #0
 8000720:	d1f4      	bne.n	800070c <SD_PowerOn+0x50>
	}

	DESELECT();
 8000722:	f7ff ff45 	bl	80005b0 <DESELECT>
	SPI_TxByte(0XFF);
 8000726:	20ff      	movs	r0, #255	; 0xff
 8000728:	f7ff ff50 	bl	80005cc <SPI_TxByte>

	PowerFlag = 1;
 800072c:	4b03      	ldr	r3, [pc, #12]	; (800073c <SD_PowerOn+0x80>)
 800072e:	2201      	movs	r2, #1
 8000730:	701a      	strb	r2, [r3, #0]
}
 8000732:	bf00      	nop
 8000734:	3710      	adds	r7, #16
 8000736:	46bd      	mov	sp, r7
 8000738:	bd80      	pop	{r7, pc}
 800073a:	bf00      	nop
 800073c:	20000179 	.word	0x20000179

08000740 <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void) 
{
 8000740:	b480      	push	{r7}
 8000742:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 8000744:	4b03      	ldr	r3, [pc, #12]	; (8000754 <SD_PowerOff+0x14>)
 8000746:	2200      	movs	r2, #0
 8000748:	701a      	strb	r2, [r3, #0]
}
 800074a:	bf00      	nop
 800074c:	46bd      	mov	sp, r7
 800074e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000752:	4770      	bx	lr
 8000754:	20000179 	.word	0x20000179

08000758 <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void) 
{
 8000758:	b480      	push	{r7}
 800075a:	af00      	add	r7, sp, #0
	return PowerFlag;
 800075c:	4b03      	ldr	r3, [pc, #12]	; (800076c <SD_CheckPower+0x14>)
 800075e:	781b      	ldrb	r3, [r3, #0]
}
 8000760:	4618      	mov	r0, r3
 8000762:	46bd      	mov	sp, r7
 8000764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000768:	4770      	bx	lr
 800076a:	bf00      	nop
 800076c:	20000179 	.word	0x20000179

08000770 <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b084      	sub	sp, #16
 8000774:	af00      	add	r7, sp, #0
 8000776:	6078      	str	r0, [r7, #4]
 8000778:	6039      	str	r1, [r7, #0]
	uint8_t token;

	/* timeout 200ms */
	Timer1 = 200;
 800077a:	4b14      	ldr	r3, [pc, #80]	; (80007cc <SD_RxDataBlock+0x5c>)
 800077c:	22c8      	movs	r2, #200	; 0xc8
 800077e:	801a      	strh	r2, [r3, #0]

	/* loop until receive a response or timeout */
	do {
		token = SPI_RxByte();
 8000780:	f7ff ff58 	bl	8000634 <SPI_RxByte>
 8000784:	4603      	mov	r3, r0
 8000786:	73fb      	strb	r3, [r7, #15]
	} while((token == 0xFF) && Timer1);
 8000788:	7bfb      	ldrb	r3, [r7, #15]
 800078a:	2bff      	cmp	r3, #255	; 0xff
 800078c:	d104      	bne.n	8000798 <SD_RxDataBlock+0x28>
 800078e:	4b0f      	ldr	r3, [pc, #60]	; (80007cc <SD_RxDataBlock+0x5c>)
 8000790:	881b      	ldrh	r3, [r3, #0]
 8000792:	b29b      	uxth	r3, r3
 8000794:	2b00      	cmp	r3, #0
 8000796:	d1f3      	bne.n	8000780 <SD_RxDataBlock+0x10>

	/* invalid response */
	if(token != 0xFE) return FALSE;
 8000798:	7bfb      	ldrb	r3, [r7, #15]
 800079a:	2bfe      	cmp	r3, #254	; 0xfe
 800079c:	d001      	beq.n	80007a2 <SD_RxDataBlock+0x32>
 800079e:	2300      	movs	r3, #0
 80007a0:	e00f      	b.n	80007c2 <SD_RxDataBlock+0x52>

	/* receive data */
	do {
		SPI_RxBytePtr(buff++);
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	1c5a      	adds	r2, r3, #1
 80007a6:	607a      	str	r2, [r7, #4]
 80007a8:	4618      	mov	r0, r3
 80007aa:	f7ff ff5f 	bl	800066c <SPI_RxBytePtr>
	} while(len--);
 80007ae:	683b      	ldr	r3, [r7, #0]
 80007b0:	1e5a      	subs	r2, r3, #1
 80007b2:	603a      	str	r2, [r7, #0]
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d1f4      	bne.n	80007a2 <SD_RxDataBlock+0x32>

	/* discard CRC */
	SPI_RxByte();
 80007b8:	f7ff ff3c 	bl	8000634 <SPI_RxByte>
	SPI_RxByte();
 80007bc:	f7ff ff3a 	bl	8000634 <SPI_RxByte>

	return TRUE;
 80007c0:	2301      	movs	r3, #1
}
 80007c2:	4618      	mov	r0, r3
 80007c4:	3710      	adds	r7, #16
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	20016d1d 	.word	0x20016d1d

080007d0 <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b084      	sub	sp, #16
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
 80007d8:	460b      	mov	r3, r1
 80007da:	70fb      	strb	r3, [r7, #3]
	uint8_t resp;
	uint8_t i = 0;
 80007dc:	2300      	movs	r3, #0
 80007de:	73bb      	strb	r3, [r7, #14]

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return FALSE;
 80007e0:	f7ff ff52 	bl	8000688 <SD_ReadyWait>
 80007e4:	4603      	mov	r3, r0
 80007e6:	2bff      	cmp	r3, #255	; 0xff
 80007e8:	d001      	beq.n	80007ee <SD_TxDataBlock+0x1e>
 80007ea:	2300      	movs	r3, #0
 80007ec:	e02f      	b.n	800084e <SD_TxDataBlock+0x7e>

	/* transmit token */
	SPI_TxByte(token);
 80007ee:	78fb      	ldrb	r3, [r7, #3]
 80007f0:	4618      	mov	r0, r3
 80007f2:	f7ff feeb 	bl	80005cc <SPI_TxByte>

	/* if it's not STOP token, transmit data */
	if (token != 0xFD)
 80007f6:	78fb      	ldrb	r3, [r7, #3]
 80007f8:	2bfd      	cmp	r3, #253	; 0xfd
 80007fa:	d020      	beq.n	800083e <SD_TxDataBlock+0x6e>
	{
		SPI_TxBuffer((uint8_t*)buff, 512);
 80007fc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000800:	6878      	ldr	r0, [r7, #4]
 8000802:	f7ff fefd 	bl	8000600 <SPI_TxBuffer>

		/* discard CRC */
		SPI_RxByte();
 8000806:	f7ff ff15 	bl	8000634 <SPI_RxByte>
		SPI_RxByte();
 800080a:	f7ff ff13 	bl	8000634 <SPI_RxByte>

		/* receive response */
		while (i <= 64)
 800080e:	e00b      	b.n	8000828 <SD_TxDataBlock+0x58>
		{
			resp = SPI_RxByte();
 8000810:	f7ff ff10 	bl	8000634 <SPI_RxByte>
 8000814:	4603      	mov	r3, r0
 8000816:	73fb      	strb	r3, [r7, #15]

			/* transmit 0x05 accepted */
			if ((resp & 0x1F) == 0x05) break;
 8000818:	7bfb      	ldrb	r3, [r7, #15]
 800081a:	f003 031f 	and.w	r3, r3, #31
 800081e:	2b05      	cmp	r3, #5
 8000820:	d006      	beq.n	8000830 <SD_TxDataBlock+0x60>
			i++;
 8000822:	7bbb      	ldrb	r3, [r7, #14]
 8000824:	3301      	adds	r3, #1
 8000826:	73bb      	strb	r3, [r7, #14]
		while (i <= 64)
 8000828:	7bbb      	ldrb	r3, [r7, #14]
 800082a:	2b40      	cmp	r3, #64	; 0x40
 800082c:	d9f0      	bls.n	8000810 <SD_TxDataBlock+0x40>
 800082e:	e000      	b.n	8000832 <SD_TxDataBlock+0x62>
			if ((resp & 0x1F) == 0x05) break;
 8000830:	bf00      	nop
		}

		/* recv buffer clear */
		while (SPI_RxByte() == 0);
 8000832:	bf00      	nop
 8000834:	f7ff fefe 	bl	8000634 <SPI_RxByte>
 8000838:	4603      	mov	r3, r0
 800083a:	2b00      	cmp	r3, #0
 800083c:	d0fa      	beq.n	8000834 <SD_TxDataBlock+0x64>
	}

	/* transmit 0x05 accepted */
	if ((resp & 0x1F) == 0x05) return TRUE;
 800083e:	7bfb      	ldrb	r3, [r7, #15]
 8000840:	f003 031f 	and.w	r3, r3, #31
 8000844:	2b05      	cmp	r3, #5
 8000846:	d101      	bne.n	800084c <SD_TxDataBlock+0x7c>
 8000848:	2301      	movs	r3, #1
 800084a:	e000      	b.n	800084e <SD_TxDataBlock+0x7e>

	return FALSE;
 800084c:	2300      	movs	r3, #0
}
 800084e:	4618      	mov	r0, r3
 8000850:	3710      	adds	r7, #16
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}

08000856 <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 8000856:	b580      	push	{r7, lr}
 8000858:	b084      	sub	sp, #16
 800085a:	af00      	add	r7, sp, #0
 800085c:	4603      	mov	r3, r0
 800085e:	6039      	str	r1, [r7, #0]
 8000860:	71fb      	strb	r3, [r7, #7]
	uint8_t crc, res;

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return 0xFF;
 8000862:	f7ff ff11 	bl	8000688 <SD_ReadyWait>
 8000866:	4603      	mov	r3, r0
 8000868:	2bff      	cmp	r3, #255	; 0xff
 800086a:	d001      	beq.n	8000870 <SD_SendCmd+0x1a>
 800086c:	23ff      	movs	r3, #255	; 0xff
 800086e:	e042      	b.n	80008f6 <SD_SendCmd+0xa0>

	/* transmit command */
	SPI_TxByte(cmd); 					/* Command */
 8000870:	79fb      	ldrb	r3, [r7, #7]
 8000872:	4618      	mov	r0, r3
 8000874:	f7ff feaa 	bl	80005cc <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 24)); 	/* Argument[31..24] */
 8000878:	683b      	ldr	r3, [r7, #0]
 800087a:	0e1b      	lsrs	r3, r3, #24
 800087c:	b2db      	uxtb	r3, r3
 800087e:	4618      	mov	r0, r3
 8000880:	f7ff fea4 	bl	80005cc <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 16)); 	/* Argument[23..16] */
 8000884:	683b      	ldr	r3, [r7, #0]
 8000886:	0c1b      	lsrs	r3, r3, #16
 8000888:	b2db      	uxtb	r3, r3
 800088a:	4618      	mov	r0, r3
 800088c:	f7ff fe9e 	bl	80005cc <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 8)); 	/* Argument[15..8] */
 8000890:	683b      	ldr	r3, [r7, #0]
 8000892:	0a1b      	lsrs	r3, r3, #8
 8000894:	b2db      	uxtb	r3, r3
 8000896:	4618      	mov	r0, r3
 8000898:	f7ff fe98 	bl	80005cc <SPI_TxByte>
	SPI_TxByte((uint8_t)arg); 			/* Argument[7..0] */
 800089c:	683b      	ldr	r3, [r7, #0]
 800089e:	b2db      	uxtb	r3, r3
 80008a0:	4618      	mov	r0, r3
 80008a2:	f7ff fe93 	bl	80005cc <SPI_TxByte>

	/* prepare CRC */
	if(cmd == CMD0) crc = 0x95;	/* CRC for CMD0(0) */
 80008a6:	79fb      	ldrb	r3, [r7, #7]
 80008a8:	2b40      	cmp	r3, #64	; 0x40
 80008aa:	d102      	bne.n	80008b2 <SD_SendCmd+0x5c>
 80008ac:	2395      	movs	r3, #149	; 0x95
 80008ae:	73fb      	strb	r3, [r7, #15]
 80008b0:	e007      	b.n	80008c2 <SD_SendCmd+0x6c>
	else if(cmd == CMD8) crc = 0x87;	/* CRC for CMD8(0x1AA) */
 80008b2:	79fb      	ldrb	r3, [r7, #7]
 80008b4:	2b48      	cmp	r3, #72	; 0x48
 80008b6:	d102      	bne.n	80008be <SD_SendCmd+0x68>
 80008b8:	2387      	movs	r3, #135	; 0x87
 80008ba:	73fb      	strb	r3, [r7, #15]
 80008bc:	e001      	b.n	80008c2 <SD_SendCmd+0x6c>
	else crc = 1;
 80008be:	2301      	movs	r3, #1
 80008c0:	73fb      	strb	r3, [r7, #15]

	/* transmit CRC */
	SPI_TxByte(crc);
 80008c2:	7bfb      	ldrb	r3, [r7, #15]
 80008c4:	4618      	mov	r0, r3
 80008c6:	f7ff fe81 	bl	80005cc <SPI_TxByte>

	/* Skip a stuff byte when STOP_TRANSMISSION */
	if (cmd == CMD12) SPI_RxByte();
 80008ca:	79fb      	ldrb	r3, [r7, #7]
 80008cc:	2b4c      	cmp	r3, #76	; 0x4c
 80008ce:	d101      	bne.n	80008d4 <SD_SendCmd+0x7e>
 80008d0:	f7ff feb0 	bl	8000634 <SPI_RxByte>

	/* receive response */
	uint8_t n = 10;
 80008d4:	230a      	movs	r3, #10
 80008d6:	73bb      	strb	r3, [r7, #14]
	do {
		res = SPI_RxByte();
 80008d8:	f7ff feac 	bl	8000634 <SPI_RxByte>
 80008dc:	4603      	mov	r3, r0
 80008de:	737b      	strb	r3, [r7, #13]
	} while ((res & 0x80) && --n);
 80008e0:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	da05      	bge.n	80008f4 <SD_SendCmd+0x9e>
 80008e8:	7bbb      	ldrb	r3, [r7, #14]
 80008ea:	3b01      	subs	r3, #1
 80008ec:	73bb      	strb	r3, [r7, #14]
 80008ee:	7bbb      	ldrb	r3, [r7, #14]
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d1f1      	bne.n	80008d8 <SD_SendCmd+0x82>

	return res;
 80008f4:	7b7b      	ldrb	r3, [r7, #13]
}
 80008f6:	4618      	mov	r0, r3
 80008f8:	3710      	adds	r7, #16
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}
	...

08000900 <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv) 
{
 8000900:	b590      	push	{r4, r7, lr}
 8000902:	b085      	sub	sp, #20
 8000904:	af00      	add	r7, sp, #0
 8000906:	4603      	mov	r3, r0
 8000908:	71fb      	strb	r3, [r7, #7]
	uint8_t n, type, ocr[4];

	/* single drive, drv should be 0 */
	if(drv) return STA_NOINIT;
 800090a:	79fb      	ldrb	r3, [r7, #7]
 800090c:	2b00      	cmp	r3, #0
 800090e:	d001      	beq.n	8000914 <SD_disk_initialize+0x14>
 8000910:	2301      	movs	r3, #1
 8000912:	e0d6      	b.n	8000ac2 <SD_disk_initialize+0x1c2>

	/* no disk */
	if(Stat & STA_NODISK) return Stat;
 8000914:	4b6d      	ldr	r3, [pc, #436]	; (8000acc <SD_disk_initialize+0x1cc>)
 8000916:	781b      	ldrb	r3, [r3, #0]
 8000918:	b2db      	uxtb	r3, r3
 800091a:	f003 0302 	and.w	r3, r3, #2
 800091e:	2b00      	cmp	r3, #0
 8000920:	d003      	beq.n	800092a <SD_disk_initialize+0x2a>
 8000922:	4b6a      	ldr	r3, [pc, #424]	; (8000acc <SD_disk_initialize+0x1cc>)
 8000924:	781b      	ldrb	r3, [r3, #0]
 8000926:	b2db      	uxtb	r3, r3
 8000928:	e0cb      	b.n	8000ac2 <SD_disk_initialize+0x1c2>

	/* power on */
	SD_PowerOn();
 800092a:	f7ff fec7 	bl	80006bc <SD_PowerOn>

	/* slave select */
	SELECT();
 800092e:	f7ff fe31 	bl	8000594 <SELECT>

	/* check disk type */
	type = 0;
 8000932:	2300      	movs	r3, #0
 8000934:	73bb      	strb	r3, [r7, #14]

	/* send GO_IDLE_STATE command */
	if (SD_SendCmd(CMD0, 0) == 1)
 8000936:	2100      	movs	r1, #0
 8000938:	2040      	movs	r0, #64	; 0x40
 800093a:	f7ff ff8c 	bl	8000856 <SD_SendCmd>
 800093e:	4603      	mov	r3, r0
 8000940:	2b01      	cmp	r3, #1
 8000942:	f040 80a6 	bne.w	8000a92 <SD_disk_initialize+0x192>
	{
		/* timeout 1 sec */
		Timer1 = 1000;
 8000946:	4b62      	ldr	r3, [pc, #392]	; (8000ad0 <SD_disk_initialize+0x1d0>)
 8000948:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800094c:	801a      	strh	r2, [r3, #0]

		/* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 800094e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8000952:	2048      	movs	r0, #72	; 0x48
 8000954:	f7ff ff7f 	bl	8000856 <SD_SendCmd>
 8000958:	4603      	mov	r3, r0
 800095a:	2b01      	cmp	r3, #1
 800095c:	d158      	bne.n	8000a10 <SD_disk_initialize+0x110>
		{
			/* operation condition register */
			for (n = 0; n < 4; n++)
 800095e:	2300      	movs	r3, #0
 8000960:	73fb      	strb	r3, [r7, #15]
 8000962:	e00c      	b.n	800097e <SD_disk_initialize+0x7e>
			{
				ocr[n] = SPI_RxByte();
 8000964:	7bfc      	ldrb	r4, [r7, #15]
 8000966:	f7ff fe65 	bl	8000634 <SPI_RxByte>
 800096a:	4603      	mov	r3, r0
 800096c:	461a      	mov	r2, r3
 800096e:	f104 0310 	add.w	r3, r4, #16
 8000972:	443b      	add	r3, r7
 8000974:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 8000978:	7bfb      	ldrb	r3, [r7, #15]
 800097a:	3301      	adds	r3, #1
 800097c:	73fb      	strb	r3, [r7, #15]
 800097e:	7bfb      	ldrb	r3, [r7, #15]
 8000980:	2b03      	cmp	r3, #3
 8000982:	d9ef      	bls.n	8000964 <SD_disk_initialize+0x64>
			}

			/* voltage range 2.7-3.6V */
			if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 8000984:	7abb      	ldrb	r3, [r7, #10]
 8000986:	2b01      	cmp	r3, #1
 8000988:	f040 8083 	bne.w	8000a92 <SD_disk_initialize+0x192>
 800098c:	7afb      	ldrb	r3, [r7, #11]
 800098e:	2baa      	cmp	r3, #170	; 0xaa
 8000990:	d17f      	bne.n	8000a92 <SD_disk_initialize+0x192>
			{
				/* ACMD41 with HCS bit */
				do {
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8000992:	2100      	movs	r1, #0
 8000994:	2077      	movs	r0, #119	; 0x77
 8000996:	f7ff ff5e 	bl	8000856 <SD_SendCmd>
 800099a:	4603      	mov	r3, r0
 800099c:	2b01      	cmp	r3, #1
 800099e:	d807      	bhi.n	80009b0 <SD_disk_initialize+0xb0>
 80009a0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80009a4:	2069      	movs	r0, #105	; 0x69
 80009a6:	f7ff ff56 	bl	8000856 <SD_SendCmd>
 80009aa:	4603      	mov	r3, r0
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d005      	beq.n	80009bc <SD_disk_initialize+0xbc>
				} while (Timer1);
 80009b0:	4b47      	ldr	r3, [pc, #284]	; (8000ad0 <SD_disk_initialize+0x1d0>)
 80009b2:	881b      	ldrh	r3, [r3, #0]
 80009b4:	b29b      	uxth	r3, r3
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d1eb      	bne.n	8000992 <SD_disk_initialize+0x92>
 80009ba:	e000      	b.n	80009be <SD_disk_initialize+0xbe>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 80009bc:	bf00      	nop

				/* READ_OCR */
				if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 80009be:	4b44      	ldr	r3, [pc, #272]	; (8000ad0 <SD_disk_initialize+0x1d0>)
 80009c0:	881b      	ldrh	r3, [r3, #0]
 80009c2:	b29b      	uxth	r3, r3
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d064      	beq.n	8000a92 <SD_disk_initialize+0x192>
 80009c8:	2100      	movs	r1, #0
 80009ca:	207a      	movs	r0, #122	; 0x7a
 80009cc:	f7ff ff43 	bl	8000856 <SD_SendCmd>
 80009d0:	4603      	mov	r3, r0
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d15d      	bne.n	8000a92 <SD_disk_initialize+0x192>
				{
					/* Check CCS bit */
					for (n = 0; n < 4; n++)
 80009d6:	2300      	movs	r3, #0
 80009d8:	73fb      	strb	r3, [r7, #15]
 80009da:	e00c      	b.n	80009f6 <SD_disk_initialize+0xf6>
					{
						ocr[n] = SPI_RxByte();
 80009dc:	7bfc      	ldrb	r4, [r7, #15]
 80009de:	f7ff fe29 	bl	8000634 <SPI_RxByte>
 80009e2:	4603      	mov	r3, r0
 80009e4:	461a      	mov	r2, r3
 80009e6:	f104 0310 	add.w	r3, r4, #16
 80009ea:	443b      	add	r3, r7
 80009ec:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 80009f0:	7bfb      	ldrb	r3, [r7, #15]
 80009f2:	3301      	adds	r3, #1
 80009f4:	73fb      	strb	r3, [r7, #15]
 80009f6:	7bfb      	ldrb	r3, [r7, #15]
 80009f8:	2b03      	cmp	r3, #3
 80009fa:	d9ef      	bls.n	80009dc <SD_disk_initialize+0xdc>
					}

					/* SDv2 (HC or SC) */
					type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 80009fc:	7a3b      	ldrb	r3, [r7, #8]
 80009fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d001      	beq.n	8000a0a <SD_disk_initialize+0x10a>
 8000a06:	230c      	movs	r3, #12
 8000a08:	e000      	b.n	8000a0c <SD_disk_initialize+0x10c>
 8000a0a:	2304      	movs	r3, #4
 8000a0c:	73bb      	strb	r3, [r7, #14]
 8000a0e:	e040      	b.n	8000a92 <SD_disk_initialize+0x192>
			}
		}
		else
		{
			/* SDC V1 or MMC */
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 8000a10:	2100      	movs	r1, #0
 8000a12:	2077      	movs	r0, #119	; 0x77
 8000a14:	f7ff ff1f 	bl	8000856 <SD_SendCmd>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	2b01      	cmp	r3, #1
 8000a1c:	d808      	bhi.n	8000a30 <SD_disk_initialize+0x130>
 8000a1e:	2100      	movs	r1, #0
 8000a20:	2069      	movs	r0, #105	; 0x69
 8000a22:	f7ff ff18 	bl	8000856 <SD_SendCmd>
 8000a26:	4603      	mov	r3, r0
 8000a28:	2b01      	cmp	r3, #1
 8000a2a:	d801      	bhi.n	8000a30 <SD_disk_initialize+0x130>
 8000a2c:	2302      	movs	r3, #2
 8000a2e:	e000      	b.n	8000a32 <SD_disk_initialize+0x132>
 8000a30:	2301      	movs	r3, #1
 8000a32:	73bb      	strb	r3, [r7, #14]

			do
			{
				if (type == CT_SD1)
 8000a34:	7bbb      	ldrb	r3, [r7, #14]
 8000a36:	2b02      	cmp	r3, #2
 8000a38:	d10e      	bne.n	8000a58 <SD_disk_initialize+0x158>
				{
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 8000a3a:	2100      	movs	r1, #0
 8000a3c:	2077      	movs	r0, #119	; 0x77
 8000a3e:	f7ff ff0a 	bl	8000856 <SD_SendCmd>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b01      	cmp	r3, #1
 8000a46:	d80e      	bhi.n	8000a66 <SD_disk_initialize+0x166>
 8000a48:	2100      	movs	r1, #0
 8000a4a:	2069      	movs	r0, #105	; 0x69
 8000a4c:	f7ff ff03 	bl	8000856 <SD_SendCmd>
 8000a50:	4603      	mov	r3, r0
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d107      	bne.n	8000a66 <SD_disk_initialize+0x166>
 8000a56:	e00d      	b.n	8000a74 <SD_disk_initialize+0x174>
				}
				else
				{
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8000a58:	2100      	movs	r1, #0
 8000a5a:	2041      	movs	r0, #65	; 0x41
 8000a5c:	f7ff fefb 	bl	8000856 <SD_SendCmd>
 8000a60:	4603      	mov	r3, r0
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d005      	beq.n	8000a72 <SD_disk_initialize+0x172>
				}

			} while (Timer1);
 8000a66:	4b1a      	ldr	r3, [pc, #104]	; (8000ad0 <SD_disk_initialize+0x1d0>)
 8000a68:	881b      	ldrh	r3, [r3, #0]
 8000a6a:	b29b      	uxth	r3, r3
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d1e1      	bne.n	8000a34 <SD_disk_initialize+0x134>
 8000a70:	e000      	b.n	8000a74 <SD_disk_initialize+0x174>
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8000a72:	bf00      	nop

			/* SET_BLOCKLEN */
			if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 8000a74:	4b16      	ldr	r3, [pc, #88]	; (8000ad0 <SD_disk_initialize+0x1d0>)
 8000a76:	881b      	ldrh	r3, [r3, #0]
 8000a78:	b29b      	uxth	r3, r3
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d007      	beq.n	8000a8e <SD_disk_initialize+0x18e>
 8000a7e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a82:	2050      	movs	r0, #80	; 0x50
 8000a84:	f7ff fee7 	bl	8000856 <SD_SendCmd>
 8000a88:	4603      	mov	r3, r0
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d001      	beq.n	8000a92 <SD_disk_initialize+0x192>
 8000a8e:	2300      	movs	r3, #0
 8000a90:	73bb      	strb	r3, [r7, #14]
		}
	}

	CardType = type;
 8000a92:	4a10      	ldr	r2, [pc, #64]	; (8000ad4 <SD_disk_initialize+0x1d4>)
 8000a94:	7bbb      	ldrb	r3, [r7, #14]
 8000a96:	7013      	strb	r3, [r2, #0]

	/* Idle */
	DESELECT();
 8000a98:	f7ff fd8a 	bl	80005b0 <DESELECT>
	SPI_RxByte();
 8000a9c:	f7ff fdca 	bl	8000634 <SPI_RxByte>

	/* Clear STA_NOINIT */
	if (type)
 8000aa0:	7bbb      	ldrb	r3, [r7, #14]
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d008      	beq.n	8000ab8 <SD_disk_initialize+0x1b8>
	{
		Stat &= ~STA_NOINIT;
 8000aa6:	4b09      	ldr	r3, [pc, #36]	; (8000acc <SD_disk_initialize+0x1cc>)
 8000aa8:	781b      	ldrb	r3, [r3, #0]
 8000aaa:	b2db      	uxtb	r3, r3
 8000aac:	f023 0301 	bic.w	r3, r3, #1
 8000ab0:	b2da      	uxtb	r2, r3
 8000ab2:	4b06      	ldr	r3, [pc, #24]	; (8000acc <SD_disk_initialize+0x1cc>)
 8000ab4:	701a      	strb	r2, [r3, #0]
 8000ab6:	e001      	b.n	8000abc <SD_disk_initialize+0x1bc>
	}
	else
	{
		/* Initialization failed */
		SD_PowerOff();
 8000ab8:	f7ff fe42 	bl	8000740 <SD_PowerOff>
	}

	return Stat;
 8000abc:	4b03      	ldr	r3, [pc, #12]	; (8000acc <SD_disk_initialize+0x1cc>)
 8000abe:	781b      	ldrb	r3, [r3, #0]
 8000ac0:	b2db      	uxtb	r3, r3
}
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	3714      	adds	r7, #20
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bd90      	pop	{r4, r7, pc}
 8000aca:	bf00      	nop
 8000acc:	20000000 	.word	0x20000000
 8000ad0:	20016d1d 	.word	0x20016d1d
 8000ad4:	20000178 	.word	0x20000178

08000ad8 <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv) 
{
 8000ad8:	b480      	push	{r7}
 8000ada:	b083      	sub	sp, #12
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	4603      	mov	r3, r0
 8000ae0:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;
 8000ae2:	79fb      	ldrb	r3, [r7, #7]
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d001      	beq.n	8000aec <SD_disk_status+0x14>
 8000ae8:	2301      	movs	r3, #1
 8000aea:	e002      	b.n	8000af2 <SD_disk_status+0x1a>
	return Stat;
 8000aec:	4b04      	ldr	r3, [pc, #16]	; (8000b00 <SD_disk_status+0x28>)
 8000aee:	781b      	ldrb	r3, [r3, #0]
 8000af0:	b2db      	uxtb	r3, r3
}
 8000af2:	4618      	mov	r0, r3
 8000af4:	370c      	adds	r7, #12
 8000af6:	46bd      	mov	sp, r7
 8000af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop
 8000b00:	20000000 	.word	0x20000000

08000b04 <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) 
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b084      	sub	sp, #16
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	60b9      	str	r1, [r7, #8]
 8000b0c:	607a      	str	r2, [r7, #4]
 8000b0e:	603b      	str	r3, [r7, #0]
 8000b10:	4603      	mov	r3, r0
 8000b12:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8000b14:	7bfb      	ldrb	r3, [r7, #15]
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d102      	bne.n	8000b20 <SD_disk_read+0x1c>
 8000b1a:	683b      	ldr	r3, [r7, #0]
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d101      	bne.n	8000b24 <SD_disk_read+0x20>
 8000b20:	2304      	movs	r3, #4
 8000b22:	e051      	b.n	8000bc8 <SD_disk_read+0xc4>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000b24:	4b2a      	ldr	r3, [pc, #168]	; (8000bd0 <SD_disk_read+0xcc>)
 8000b26:	781b      	ldrb	r3, [r3, #0]
 8000b28:	b2db      	uxtb	r3, r3
 8000b2a:	f003 0301 	and.w	r3, r3, #1
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d001      	beq.n	8000b36 <SD_disk_read+0x32>
 8000b32:	2303      	movs	r3, #3
 8000b34:	e048      	b.n	8000bc8 <SD_disk_read+0xc4>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8000b36:	4b27      	ldr	r3, [pc, #156]	; (8000bd4 <SD_disk_read+0xd0>)
 8000b38:	781b      	ldrb	r3, [r3, #0]
 8000b3a:	f003 0304 	and.w	r3, r3, #4
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d102      	bne.n	8000b48 <SD_disk_read+0x44>
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	025b      	lsls	r3, r3, #9
 8000b46:	607b      	str	r3, [r7, #4]

	SELECT();
 8000b48:	f7ff fd24 	bl	8000594 <SELECT>

	if (count == 1)
 8000b4c:	683b      	ldr	r3, [r7, #0]
 8000b4e:	2b01      	cmp	r3, #1
 8000b50:	d111      	bne.n	8000b76 <SD_disk_read+0x72>
	{
		/* READ_SINGLE_BLOCK */
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 8000b52:	6879      	ldr	r1, [r7, #4]
 8000b54:	2051      	movs	r0, #81	; 0x51
 8000b56:	f7ff fe7e 	bl	8000856 <SD_SendCmd>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d129      	bne.n	8000bb4 <SD_disk_read+0xb0>
 8000b60:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b64:	68b8      	ldr	r0, [r7, #8]
 8000b66:	f7ff fe03 	bl	8000770 <SD_RxDataBlock>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d021      	beq.n	8000bb4 <SD_disk_read+0xb0>
 8000b70:	2300      	movs	r3, #0
 8000b72:	603b      	str	r3, [r7, #0]
 8000b74:	e01e      	b.n	8000bb4 <SD_disk_read+0xb0>
	}
	else
	{
		/* READ_MULTIPLE_BLOCK */
		if (SD_SendCmd(CMD18, sector) == 0)
 8000b76:	6879      	ldr	r1, [r7, #4]
 8000b78:	2052      	movs	r0, #82	; 0x52
 8000b7a:	f7ff fe6c 	bl	8000856 <SD_SendCmd>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d117      	bne.n	8000bb4 <SD_disk_read+0xb0>
		{
			do {
				if (!SD_RxDataBlock(buff, 512)) break;
 8000b84:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b88:	68b8      	ldr	r0, [r7, #8]
 8000b8a:	f7ff fdf1 	bl	8000770 <SD_RxDataBlock>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d00a      	beq.n	8000baa <SD_disk_read+0xa6>
				buff += 512;
 8000b94:	68bb      	ldr	r3, [r7, #8]
 8000b96:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000b9a:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8000b9c:	683b      	ldr	r3, [r7, #0]
 8000b9e:	3b01      	subs	r3, #1
 8000ba0:	603b      	str	r3, [r7, #0]
 8000ba2:	683b      	ldr	r3, [r7, #0]
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d1ed      	bne.n	8000b84 <SD_disk_read+0x80>
 8000ba8:	e000      	b.n	8000bac <SD_disk_read+0xa8>
				if (!SD_RxDataBlock(buff, 512)) break;
 8000baa:	bf00      	nop

			/* STOP_TRANSMISSION */
			SD_SendCmd(CMD12, 0);
 8000bac:	2100      	movs	r1, #0
 8000bae:	204c      	movs	r0, #76	; 0x4c
 8000bb0:	f7ff fe51 	bl	8000856 <SD_SendCmd>
		}
	}

	/* Idle */
	DESELECT();
 8000bb4:	f7ff fcfc 	bl	80005b0 <DESELECT>
	SPI_RxByte();
 8000bb8:	f7ff fd3c 	bl	8000634 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8000bbc:	683b      	ldr	r3, [r7, #0]
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	bf14      	ite	ne
 8000bc2:	2301      	movne	r3, #1
 8000bc4:	2300      	moveq	r3, #0
 8000bc6:	b2db      	uxtb	r3, r3
}
 8000bc8:	4618      	mov	r0, r3
 8000bca:	3710      	adds	r7, #16
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bd80      	pop	{r7, pc}
 8000bd0:	20000000 	.word	0x20000000
 8000bd4:	20000178 	.word	0x20000178

08000bd8 <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) 
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b084      	sub	sp, #16
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	60b9      	str	r1, [r7, #8]
 8000be0:	607a      	str	r2, [r7, #4]
 8000be2:	603b      	str	r3, [r7, #0]
 8000be4:	4603      	mov	r3, r0
 8000be6:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8000be8:	7bfb      	ldrb	r3, [r7, #15]
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d102      	bne.n	8000bf4 <SD_disk_write+0x1c>
 8000bee:	683b      	ldr	r3, [r7, #0]
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d101      	bne.n	8000bf8 <SD_disk_write+0x20>
 8000bf4:	2304      	movs	r3, #4
 8000bf6:	e06b      	b.n	8000cd0 <SD_disk_write+0xf8>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000bf8:	4b37      	ldr	r3, [pc, #220]	; (8000cd8 <SD_disk_write+0x100>)
 8000bfa:	781b      	ldrb	r3, [r3, #0]
 8000bfc:	b2db      	uxtb	r3, r3
 8000bfe:	f003 0301 	and.w	r3, r3, #1
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d001      	beq.n	8000c0a <SD_disk_write+0x32>
 8000c06:	2303      	movs	r3, #3
 8000c08:	e062      	b.n	8000cd0 <SD_disk_write+0xf8>

	/* write protection */
	if (Stat & STA_PROTECT) return RES_WRPRT;
 8000c0a:	4b33      	ldr	r3, [pc, #204]	; (8000cd8 <SD_disk_write+0x100>)
 8000c0c:	781b      	ldrb	r3, [r3, #0]
 8000c0e:	b2db      	uxtb	r3, r3
 8000c10:	f003 0304 	and.w	r3, r3, #4
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d001      	beq.n	8000c1c <SD_disk_write+0x44>
 8000c18:	2302      	movs	r3, #2
 8000c1a:	e059      	b.n	8000cd0 <SD_disk_write+0xf8>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8000c1c:	4b2f      	ldr	r3, [pc, #188]	; (8000cdc <SD_disk_write+0x104>)
 8000c1e:	781b      	ldrb	r3, [r3, #0]
 8000c20:	f003 0304 	and.w	r3, r3, #4
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d102      	bne.n	8000c2e <SD_disk_write+0x56>
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	025b      	lsls	r3, r3, #9
 8000c2c:	607b      	str	r3, [r7, #4]

	SELECT();
 8000c2e:	f7ff fcb1 	bl	8000594 <SELECT>

	if (count == 1)
 8000c32:	683b      	ldr	r3, [r7, #0]
 8000c34:	2b01      	cmp	r3, #1
 8000c36:	d110      	bne.n	8000c5a <SD_disk_write+0x82>
	{
		/* WRITE_BLOCK */
		if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8000c38:	6879      	ldr	r1, [r7, #4]
 8000c3a:	2058      	movs	r0, #88	; 0x58
 8000c3c:	f7ff fe0b 	bl	8000856 <SD_SendCmd>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d13a      	bne.n	8000cbc <SD_disk_write+0xe4>
 8000c46:	21fe      	movs	r1, #254	; 0xfe
 8000c48:	68b8      	ldr	r0, [r7, #8]
 8000c4a:	f7ff fdc1 	bl	80007d0 <SD_TxDataBlock>
 8000c4e:	4603      	mov	r3, r0
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d033      	beq.n	8000cbc <SD_disk_write+0xe4>
			count = 0;
 8000c54:	2300      	movs	r3, #0
 8000c56:	603b      	str	r3, [r7, #0]
 8000c58:	e030      	b.n	8000cbc <SD_disk_write+0xe4>
	}
	else
	{
		/* WRITE_MULTIPLE_BLOCK */
		if (CardType & CT_SD1)
 8000c5a:	4b20      	ldr	r3, [pc, #128]	; (8000cdc <SD_disk_write+0x104>)
 8000c5c:	781b      	ldrb	r3, [r3, #0]
 8000c5e:	f003 0302 	and.w	r3, r3, #2
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d007      	beq.n	8000c76 <SD_disk_write+0x9e>
		{
			SD_SendCmd(CMD55, 0);
 8000c66:	2100      	movs	r1, #0
 8000c68:	2077      	movs	r0, #119	; 0x77
 8000c6a:	f7ff fdf4 	bl	8000856 <SD_SendCmd>
			SD_SendCmd(CMD23, count); /* ACMD23 */
 8000c6e:	6839      	ldr	r1, [r7, #0]
 8000c70:	2057      	movs	r0, #87	; 0x57
 8000c72:	f7ff fdf0 	bl	8000856 <SD_SendCmd>
		}

		if (SD_SendCmd(CMD25, sector) == 0)
 8000c76:	6879      	ldr	r1, [r7, #4]
 8000c78:	2059      	movs	r0, #89	; 0x59
 8000c7a:	f7ff fdec 	bl	8000856 <SD_SendCmd>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d11b      	bne.n	8000cbc <SD_disk_write+0xe4>
		{
			do {
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8000c84:	21fc      	movs	r1, #252	; 0xfc
 8000c86:	68b8      	ldr	r0, [r7, #8]
 8000c88:	f7ff fda2 	bl	80007d0 <SD_TxDataBlock>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d00a      	beq.n	8000ca8 <SD_disk_write+0xd0>
				buff += 512;
 8000c92:	68bb      	ldr	r3, [r7, #8]
 8000c94:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000c98:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8000c9a:	683b      	ldr	r3, [r7, #0]
 8000c9c:	3b01      	subs	r3, #1
 8000c9e:	603b      	str	r3, [r7, #0]
 8000ca0:	683b      	ldr	r3, [r7, #0]
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d1ee      	bne.n	8000c84 <SD_disk_write+0xac>
 8000ca6:	e000      	b.n	8000caa <SD_disk_write+0xd2>
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8000ca8:	bf00      	nop

			/* STOP_TRAN token */
			if(!SD_TxDataBlock(0, 0xFD))
 8000caa:	21fd      	movs	r1, #253	; 0xfd
 8000cac:	2000      	movs	r0, #0
 8000cae:	f7ff fd8f 	bl	80007d0 <SD_TxDataBlock>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d101      	bne.n	8000cbc <SD_disk_write+0xe4>
			{
				count = 1;
 8000cb8:	2301      	movs	r3, #1
 8000cba:	603b      	str	r3, [r7, #0]
			}
		}
	}

	/* Idle */
	DESELECT();
 8000cbc:	f7ff fc78 	bl	80005b0 <DESELECT>
	SPI_RxByte();
 8000cc0:	f7ff fcb8 	bl	8000634 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8000cc4:	683b      	ldr	r3, [r7, #0]
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	bf14      	ite	ne
 8000cca:	2301      	movne	r3, #1
 8000ccc:	2300      	moveq	r3, #0
 8000cce:	b2db      	uxtb	r3, r3
}
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	3710      	adds	r7, #16
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}
 8000cd8:	20000000 	.word	0x20000000
 8000cdc:	20000178 	.word	0x20000178

08000ce0 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff) 
{
 8000ce0:	b590      	push	{r4, r7, lr}
 8000ce2:	b08b      	sub	sp, #44	; 0x2c
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	603a      	str	r2, [r7, #0]
 8000cea:	71fb      	strb	r3, [r7, #7]
 8000cec:	460b      	mov	r3, r1
 8000cee:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	uint8_t n, csd[16], *ptr = buff;
 8000cf0:	683b      	ldr	r3, [r7, #0]
 8000cf2:	623b      	str	r3, [r7, #32]
	WORD csize;

	/* pdrv should be 0 */
	if (drv) return RES_PARERR;
 8000cf4:	79fb      	ldrb	r3, [r7, #7]
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d001      	beq.n	8000cfe <SD_disk_ioctl+0x1e>
 8000cfa:	2304      	movs	r3, #4
 8000cfc:	e115      	b.n	8000f2a <SD_disk_ioctl+0x24a>
	res = RES_ERROR;
 8000cfe:	2301      	movs	r3, #1
 8000d00:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (ctrl == CTRL_POWER)
 8000d04:	79bb      	ldrb	r3, [r7, #6]
 8000d06:	2b05      	cmp	r3, #5
 8000d08:	d124      	bne.n	8000d54 <SD_disk_ioctl+0x74>
	{
		switch (*ptr)
 8000d0a:	6a3b      	ldr	r3, [r7, #32]
 8000d0c:	781b      	ldrb	r3, [r3, #0]
 8000d0e:	2b02      	cmp	r3, #2
 8000d10:	d012      	beq.n	8000d38 <SD_disk_ioctl+0x58>
 8000d12:	2b02      	cmp	r3, #2
 8000d14:	dc1a      	bgt.n	8000d4c <SD_disk_ioctl+0x6c>
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d002      	beq.n	8000d20 <SD_disk_ioctl+0x40>
 8000d1a:	2b01      	cmp	r3, #1
 8000d1c:	d006      	beq.n	8000d2c <SD_disk_ioctl+0x4c>
 8000d1e:	e015      	b.n	8000d4c <SD_disk_ioctl+0x6c>
		{
		case 0:
			SD_PowerOff();		/* Power Off */
 8000d20:	f7ff fd0e 	bl	8000740 <SD_PowerOff>
			res = RES_OK;
 8000d24:	2300      	movs	r3, #0
 8000d26:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000d2a:	e0fc      	b.n	8000f26 <SD_disk_ioctl+0x246>
		case 1:
			SD_PowerOn();		/* Power On */
 8000d2c:	f7ff fcc6 	bl	80006bc <SD_PowerOn>
			res = RES_OK;
 8000d30:	2300      	movs	r3, #0
 8000d32:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000d36:	e0f6      	b.n	8000f26 <SD_disk_ioctl+0x246>
		case 2:
			*(ptr + 1) = SD_CheckPower();
 8000d38:	6a3b      	ldr	r3, [r7, #32]
 8000d3a:	1c5c      	adds	r4, r3, #1
 8000d3c:	f7ff fd0c 	bl	8000758 <SD_CheckPower>
 8000d40:	4603      	mov	r3, r0
 8000d42:	7023      	strb	r3, [r4, #0]
			res = RES_OK;		/* Power Check */
 8000d44:	2300      	movs	r3, #0
 8000d46:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000d4a:	e0ec      	b.n	8000f26 <SD_disk_ioctl+0x246>
		default:
			res = RES_PARERR;
 8000d4c:	2304      	movs	r3, #4
 8000d4e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000d52:	e0e8      	b.n	8000f26 <SD_disk_ioctl+0x246>
		}
	}
	else
	{
		/* no disk */
		if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000d54:	4b77      	ldr	r3, [pc, #476]	; (8000f34 <SD_disk_ioctl+0x254>)
 8000d56:	781b      	ldrb	r3, [r3, #0]
 8000d58:	b2db      	uxtb	r3, r3
 8000d5a:	f003 0301 	and.w	r3, r3, #1
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d001      	beq.n	8000d66 <SD_disk_ioctl+0x86>
 8000d62:	2303      	movs	r3, #3
 8000d64:	e0e1      	b.n	8000f2a <SD_disk_ioctl+0x24a>

		SELECT();
 8000d66:	f7ff fc15 	bl	8000594 <SELECT>

		switch (ctrl)
 8000d6a:	79bb      	ldrb	r3, [r7, #6]
 8000d6c:	2b0d      	cmp	r3, #13
 8000d6e:	f200 80cb 	bhi.w	8000f08 <SD_disk_ioctl+0x228>
 8000d72:	a201      	add	r2, pc, #4	; (adr r2, 8000d78 <SD_disk_ioctl+0x98>)
 8000d74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d78:	08000e73 	.word	0x08000e73
 8000d7c:	08000db1 	.word	0x08000db1
 8000d80:	08000e63 	.word	0x08000e63
 8000d84:	08000f09 	.word	0x08000f09
 8000d88:	08000f09 	.word	0x08000f09
 8000d8c:	08000f09 	.word	0x08000f09
 8000d90:	08000f09 	.word	0x08000f09
 8000d94:	08000f09 	.word	0x08000f09
 8000d98:	08000f09 	.word	0x08000f09
 8000d9c:	08000f09 	.word	0x08000f09
 8000da0:	08000f09 	.word	0x08000f09
 8000da4:	08000e85 	.word	0x08000e85
 8000da8:	08000ea9 	.word	0x08000ea9
 8000dac:	08000ecd 	.word	0x08000ecd
		{
		case GET_SECTOR_COUNT:
			/* SEND_CSD */
			if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8000db0:	2100      	movs	r1, #0
 8000db2:	2049      	movs	r0, #73	; 0x49
 8000db4:	f7ff fd4f 	bl	8000856 <SD_SendCmd>
 8000db8:	4603      	mov	r3, r0
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	f040 80a8 	bne.w	8000f10 <SD_disk_ioctl+0x230>
 8000dc0:	f107 030c 	add.w	r3, r7, #12
 8000dc4:	2110      	movs	r1, #16
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	f7ff fcd2 	bl	8000770 <SD_RxDataBlock>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	f000 809e 	beq.w	8000f10 <SD_disk_ioctl+0x230>
			{
				if ((csd[0] >> 6) == 1)
 8000dd4:	7b3b      	ldrb	r3, [r7, #12]
 8000dd6:	099b      	lsrs	r3, r3, #6
 8000dd8:	b2db      	uxtb	r3, r3
 8000dda:	2b01      	cmp	r3, #1
 8000ddc:	d10e      	bne.n	8000dfc <SD_disk_ioctl+0x11c>
				{
					/* SDC V2 */
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8000dde:	7d7b      	ldrb	r3, [r7, #21]
 8000de0:	b29a      	uxth	r2, r3
 8000de2:	7d3b      	ldrb	r3, [r7, #20]
 8000de4:	b29b      	uxth	r3, r3
 8000de6:	021b      	lsls	r3, r3, #8
 8000de8:	b29b      	uxth	r3, r3
 8000dea:	4413      	add	r3, r2
 8000dec:	b29b      	uxth	r3, r3
 8000dee:	3301      	adds	r3, #1
 8000df0:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << 10;
 8000df2:	8bfb      	ldrh	r3, [r7, #30]
 8000df4:	029a      	lsls	r2, r3, #10
 8000df6:	683b      	ldr	r3, [r7, #0]
 8000df8:	601a      	str	r2, [r3, #0]
 8000dfa:	e02e      	b.n	8000e5a <SD_disk_ioctl+0x17a>
				}
				else
				{
					/* MMC or SDC V1 */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8000dfc:	7c7b      	ldrb	r3, [r7, #17]
 8000dfe:	f003 030f 	and.w	r3, r3, #15
 8000e02:	b2da      	uxtb	r2, r3
 8000e04:	7dbb      	ldrb	r3, [r7, #22]
 8000e06:	09db      	lsrs	r3, r3, #7
 8000e08:	b2db      	uxtb	r3, r3
 8000e0a:	4413      	add	r3, r2
 8000e0c:	b2da      	uxtb	r2, r3
 8000e0e:	7d7b      	ldrb	r3, [r7, #21]
 8000e10:	005b      	lsls	r3, r3, #1
 8000e12:	b2db      	uxtb	r3, r3
 8000e14:	f003 0306 	and.w	r3, r3, #6
 8000e18:	b2db      	uxtb	r3, r3
 8000e1a:	4413      	add	r3, r2
 8000e1c:	b2db      	uxtb	r3, r3
 8000e1e:	3302      	adds	r3, #2
 8000e20:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8000e24:	7d3b      	ldrb	r3, [r7, #20]
 8000e26:	099b      	lsrs	r3, r3, #6
 8000e28:	b2db      	uxtb	r3, r3
 8000e2a:	b29a      	uxth	r2, r3
 8000e2c:	7cfb      	ldrb	r3, [r7, #19]
 8000e2e:	b29b      	uxth	r3, r3
 8000e30:	009b      	lsls	r3, r3, #2
 8000e32:	b29b      	uxth	r3, r3
 8000e34:	4413      	add	r3, r2
 8000e36:	b29a      	uxth	r2, r3
 8000e38:	7cbb      	ldrb	r3, [r7, #18]
 8000e3a:	029b      	lsls	r3, r3, #10
 8000e3c:	b29b      	uxth	r3, r3
 8000e3e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8000e42:	b29b      	uxth	r3, r3
 8000e44:	4413      	add	r3, r2
 8000e46:	b29b      	uxth	r3, r3
 8000e48:	3301      	adds	r3, #1
 8000e4a:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 8000e4c:	8bfa      	ldrh	r2, [r7, #30]
 8000e4e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000e52:	3b09      	subs	r3, #9
 8000e54:	409a      	lsls	r2, r3
 8000e56:	683b      	ldr	r3, [r7, #0]
 8000e58:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
			break;
 8000e60:	e056      	b.n	8000f10 <SD_disk_ioctl+0x230>
		case GET_SECTOR_SIZE:
			*(WORD*) buff = 512;
 8000e62:	683b      	ldr	r3, [r7, #0]
 8000e64:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000e68:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000e70:	e055      	b.n	8000f1e <SD_disk_ioctl+0x23e>
		case CTRL_SYNC:
			if (SD_ReadyWait() == 0xFF) res = RES_OK;
 8000e72:	f7ff fc09 	bl	8000688 <SD_ReadyWait>
 8000e76:	4603      	mov	r3, r0
 8000e78:	2bff      	cmp	r3, #255	; 0xff
 8000e7a:	d14b      	bne.n	8000f14 <SD_disk_ioctl+0x234>
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000e82:	e047      	b.n	8000f14 <SD_disk_ioctl+0x234>
		case MMC_GET_CSD:
			/* SEND_CSD */
			if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8000e84:	2100      	movs	r1, #0
 8000e86:	2049      	movs	r0, #73	; 0x49
 8000e88:	f7ff fce5 	bl	8000856 <SD_SendCmd>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d142      	bne.n	8000f18 <SD_disk_ioctl+0x238>
 8000e92:	2110      	movs	r1, #16
 8000e94:	6a38      	ldr	r0, [r7, #32]
 8000e96:	f7ff fc6b 	bl	8000770 <SD_RxDataBlock>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d03b      	beq.n	8000f18 <SD_disk_ioctl+0x238>
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000ea6:	e037      	b.n	8000f18 <SD_disk_ioctl+0x238>
		case MMC_GET_CID:
			/* SEND_CID */
			if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8000ea8:	2100      	movs	r1, #0
 8000eaa:	204a      	movs	r0, #74	; 0x4a
 8000eac:	f7ff fcd3 	bl	8000856 <SD_SendCmd>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d132      	bne.n	8000f1c <SD_disk_ioctl+0x23c>
 8000eb6:	2110      	movs	r1, #16
 8000eb8:	6a38      	ldr	r0, [r7, #32]
 8000eba:	f7ff fc59 	bl	8000770 <SD_RxDataBlock>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d02b      	beq.n	8000f1c <SD_disk_ioctl+0x23c>
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000eca:	e027      	b.n	8000f1c <SD_disk_ioctl+0x23c>
		case MMC_GET_OCR:
			/* READ_OCR */
			if (SD_SendCmd(CMD58, 0) == 0)
 8000ecc:	2100      	movs	r1, #0
 8000ece:	207a      	movs	r0, #122	; 0x7a
 8000ed0:	f7ff fcc1 	bl	8000856 <SD_SendCmd>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d116      	bne.n	8000f08 <SD_disk_ioctl+0x228>
			{
				for (n = 0; n < 4; n++)
 8000eda:	2300      	movs	r3, #0
 8000edc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8000ee0:	e00b      	b.n	8000efa <SD_disk_ioctl+0x21a>
				{
					*ptr++ = SPI_RxByte();
 8000ee2:	6a3c      	ldr	r4, [r7, #32]
 8000ee4:	1c63      	adds	r3, r4, #1
 8000ee6:	623b      	str	r3, [r7, #32]
 8000ee8:	f7ff fba4 	bl	8000634 <SPI_RxByte>
 8000eec:	4603      	mov	r3, r0
 8000eee:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 8000ef0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000ef4:	3301      	adds	r3, #1
 8000ef6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8000efa:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000efe:	2b03      	cmp	r3, #3
 8000f00:	d9ef      	bls.n	8000ee2 <SD_disk_ioctl+0x202>
				}
				res = RES_OK;
 8000f02:	2300      	movs	r3, #0
 8000f04:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
		default:
			res = RES_PARERR;
 8000f08:	2304      	movs	r3, #4
 8000f0a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000f0e:	e006      	b.n	8000f1e <SD_disk_ioctl+0x23e>
			break;
 8000f10:	bf00      	nop
 8000f12:	e004      	b.n	8000f1e <SD_disk_ioctl+0x23e>
			break;
 8000f14:	bf00      	nop
 8000f16:	e002      	b.n	8000f1e <SD_disk_ioctl+0x23e>
			break;
 8000f18:	bf00      	nop
 8000f1a:	e000      	b.n	8000f1e <SD_disk_ioctl+0x23e>
			break;
 8000f1c:	bf00      	nop
		}

		DESELECT();
 8000f1e:	f7ff fb47 	bl	80005b0 <DESELECT>
		SPI_RxByte();
 8000f22:	f7ff fb87 	bl	8000634 <SPI_RxByte>
	}

	return res;
 8000f26:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	372c      	adds	r7, #44	; 0x2c
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd90      	pop	{r4, r7, pc}
 8000f32:	bf00      	nop
 8000f34:	20000000 	.word	0x20000000

08000f38 <bufsize>:
volatile char buffer[BUFFER_SIZE];  // to store strings..

int i=0;

int bufsize (char *buf)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	b085      	sub	sp, #20
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
	int i=0;
 8000f40:	2300      	movs	r3, #0
 8000f42:	60fb      	str	r3, [r7, #12]
	while (*buf++ != '\0') i++;
 8000f44:	e002      	b.n	8000f4c <bufsize+0x14>
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	3301      	adds	r3, #1
 8000f4a:	60fb      	str	r3, [r7, #12]
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	1c5a      	adds	r2, r3, #1
 8000f50:	607a      	str	r2, [r7, #4]
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d1f6      	bne.n	8000f46 <bufsize+0xe>
	return i;
 8000f58:	68fb      	ldr	r3, [r7, #12]
}
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	3714      	adds	r7, #20
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f64:	4770      	bx	lr
	...

08000f68 <send_uart>:
{
	for (int i=0; i<BUFFER_SIZE; i++) buffer[i] = '\0';
}

void send_uart (char *string)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b084      	sub	sp, #16
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
	uint8_t len = strlen (string);
 8000f70:	6878      	ldr	r0, [r7, #4]
 8000f72:	f7ff f935 	bl	80001e0 <strlen>
 8000f76:	4603      	mov	r3, r0
 8000f78:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(&huart2, (uint8_t *) string, len, HAL_MAX_DELAY);  // transmit in blocking mode
 8000f7a:	7bfb      	ldrb	r3, [r7, #15]
 8000f7c:	b29a      	uxth	r2, r3
 8000f7e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f82:	6879      	ldr	r1, [r7, #4]
 8000f84:	4803      	ldr	r0, [pc, #12]	; (8000f94 <send_uart+0x2c>)
 8000f86:	f008 ffd8 	bl	8009f3a <HAL_UART_Transmit>
}
 8000f8a:	bf00      	nop
 8000f8c:	3710      	adds	r7, #16
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	bf00      	nop
 8000f94:	2000021c 	.word	0x2000021c

08000f98 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f98:	b590      	push	{r4, r7, lr}
 8000f9a:	b085      	sub	sp, #20
 8000f9c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f9e:	f005 fdd7 	bl	8006b50 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fa2:	f000 f935 	bl	8001210 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fa6:	f000 fa4d 	bl	8001444 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000faa:	f000 f99d 	bl	80012e8 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8000fae:	f000 fa1f 	bl	80013f0 <MX_USART2_UART_Init>
  MX_FATFS_Init();
 8000fb2:	f009 fb37 	bl	800a624 <MX_FATFS_Init>
  MX_TIM3_Init();
 8000fb6:	f000 f9cd 	bl	8001354 <MX_TIM3_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	stato_data_logger= WAIT_FOR_START;
 8000fba:	4b7f      	ldr	r3, [pc, #508]	; (80011b8 <main+0x220>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	701a      	strb	r2, [r3, #0]
	{
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		switch (stato_data_logger){
 8000fc0:	4b7d      	ldr	r3, [pc, #500]	; (80011b8 <main+0x220>)
 8000fc2:	781b      	ldrb	r3, [r3, #0]
 8000fc4:	2b03      	cmp	r3, #3
 8000fc6:	f200 80f0 	bhi.w	80011aa <main+0x212>
 8000fca:	a201      	add	r2, pc, #4	; (adr r2, 8000fd0 <main+0x38>)
 8000fcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fd0:	08000fe1 	.word	0x08000fe1
 8000fd4:	0800105d 	.word	0x0800105d
 8000fd8:	080010bf 	.word	0x080010bf
 8000fdc:	080010df 	.word	0x080010df

		case WAIT_FOR_START:

			if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin)== GPIO_PIN_RESET){
 8000fe0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000fe4:	4875      	ldr	r0, [pc, #468]	; (80011bc <main+0x224>)
 8000fe6:	f006 f9c3 	bl	8007370 <HAL_GPIO_ReadPin>
 8000fea:	4603      	mov	r3, r0
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	f040 80de 	bne.w	80011ae <main+0x216>
				stato_data_logger=WAIT_FOR_OPEN_FILE;
 8000ff2:	4b71      	ldr	r3, [pc, #452]	; (80011b8 <main+0x220>)
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	701a      	strb	r2, [r3, #0]
				acquisizioni=0;
 8000ff8:	4b71      	ldr	r3, [pc, #452]	; (80011c0 <main+0x228>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	601a      	str	r2, [r3, #0]
				contatore_campioni=0;
 8000ffe:	4b71      	ldr	r3, [pc, #452]	; (80011c4 <main+0x22c>)
 8001000:	2200      	movs	r2, #0
 8001002:	601a      	str	r2, [r3, #0]
				fresult = f_mount(&fs, "/", 1);
 8001004:	2201      	movs	r2, #1
 8001006:	4970      	ldr	r1, [pc, #448]	; (80011c8 <main+0x230>)
 8001008:	4870      	ldr	r0, [pc, #448]	; (80011cc <main+0x234>)
 800100a:	f00b fd55 	bl	800cab8 <f_mount>
 800100e:	4603      	mov	r3, r0
 8001010:	461a      	mov	r2, r3
 8001012:	4b6f      	ldr	r3, [pc, #444]	; (80011d0 <main+0x238>)
 8001014:	701a      	strb	r2, [r3, #0]
				if (fresult != FR_OK) send_uart ("ERROR!!! in mounting SD CARD...\n\n");
 8001016:	4b6e      	ldr	r3, [pc, #440]	; (80011d0 <main+0x238>)
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	2b00      	cmp	r3, #0
 800101c:	d003      	beq.n	8001026 <main+0x8e>
 800101e:	486d      	ldr	r0, [pc, #436]	; (80011d4 <main+0x23c>)
 8001020:	f7ff ffa2 	bl	8000f68 <send_uart>
 8001024:	e002      	b.n	800102c <main+0x94>
				else send_uart("SD CARD mounted successfully...\n\n");
 8001026:	486c      	ldr	r0, [pc, #432]	; (80011d8 <main+0x240>)
 8001028:	f7ff ff9e 	bl	8000f68 <send_uart>
				//				lsm6dso_reset_set(&(pObj->Ctx),1);

//				HAL_I2C_Mem_Write(&hi2c1,0x57 , 0x12, 0, reset, 1, 100);

				if (IKS01A3_MOTION_SENSOR_Init(IKS01A3_LSM6DSO_0, MOTION_ACCELERO)==HAL_OK){
 800102c:	2102      	movs	r1, #2
 800102e:	2000      	movs	r0, #0
 8001030:	f005 f908 	bl	8006244 <IKS01A3_MOTION_SENSOR_Init>
 8001034:	4603      	mov	r3, r0
 8001036:	2b00      	cmp	r3, #0
 8001038:	f040 80b9 	bne.w	80011ae <main+0x216>
					IKS01A3_MOTION_SENSOR_SetOutputDataRate(IKS01A3_LSM6DSO_0, MOTION_ACCELERO, 3332);
 800103c:	ed9f 0a67 	vldr	s0, [pc, #412]	; 80011dc <main+0x244>
 8001040:	2102      	movs	r1, #2
 8001042:	2000      	movs	r0, #0
 8001044:	f005 fb2e 	bl	80066a4 <IKS01A3_MOTION_SENSOR_SetOutputDataRate>
					IKS01A3_MOTION_SENSOR_Enable(IKS01A3_LSM6DSO_0, MOTION_ACCELERO);
 8001048:	2102      	movs	r1, #2
 800104a:	2000      	movs	r0, #0
 800104c:	f005 fa1e 	bl	800648c <IKS01A3_MOTION_SENSOR_Enable>
					IKS01A3_MOTION_SENSOR_GetOutputDataRate(IKS01A3_LSM6DSO_0, MOTION_ACCELERO, &result);
 8001050:	4a63      	ldr	r2, [pc, #396]	; (80011e0 <main+0x248>)
 8001052:	2102      	movs	r1, #2
 8001054:	2000      	movs	r0, #0
 8001056:	f005 fae1 	bl	800661c <IKS01A3_MOTION_SENSOR_GetOutputDataRate>
				}
			}
			break;
 800105a:	e0a8      	b.n	80011ae <main+0x216>

		case WAIT_FOR_OPEN_FILE:
			//			HAL_Delay(10);
			acquisizioni++;
 800105c:	4b58      	ldr	r3, [pc, #352]	; (80011c0 <main+0x228>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	3301      	adds	r3, #1
 8001062:	4a57      	ldr	r2, [pc, #348]	; (80011c0 <main+0x228>)
 8001064:	6013      	str	r3, [r2, #0]
			sprintf(nome_file, "acqusizione_%d.csv ",acquisizioni);
 8001066:	4b56      	ldr	r3, [pc, #344]	; (80011c0 <main+0x228>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	461a      	mov	r2, r3
 800106c:	495d      	ldr	r1, [pc, #372]	; (80011e4 <main+0x24c>)
 800106e:	485e      	ldr	r0, [pc, #376]	; (80011e8 <main+0x250>)
 8001070:	f00c fac4 	bl	800d5fc <siprintf>
			fresult = f_open(&fil, nome_file, FA_CREATE_ALWAYS | FA_WRITE);
 8001074:	220a      	movs	r2, #10
 8001076:	495c      	ldr	r1, [pc, #368]	; (80011e8 <main+0x250>)
 8001078:	485c      	ldr	r0, [pc, #368]	; (80011ec <main+0x254>)
 800107a:	f00b fd63 	bl	800cb44 <f_open>
 800107e:	4603      	mov	r3, r0
 8001080:	461a      	mov	r2, r3
 8001082:	4b53      	ldr	r3, [pc, #332]	; (80011d0 <main+0x238>)
 8001084:	701a      	strb	r2, [r3, #0]
			send_uart("file creato");
 8001086:	485a      	ldr	r0, [pc, #360]	; (80011f0 <main+0x258>)
 8001088:	f7ff ff6e 	bl	8000f68 <send_uart>
			sprintf((char *)buffer, "X[mg],Y[mg],Z[mg]\r\n");
 800108c:	4959      	ldr	r1, [pc, #356]	; (80011f4 <main+0x25c>)
 800108e:	485a      	ldr	r0, [pc, #360]	; (80011f8 <main+0x260>)
 8001090:	f00c fab4 	bl	800d5fc <siprintf>
			fresult = f_write(&fil, buffer, bufsize(buffer), &bw);
 8001094:	4858      	ldr	r0, [pc, #352]	; (80011f8 <main+0x260>)
 8001096:	f7ff ff4f 	bl	8000f38 <bufsize>
 800109a:	4603      	mov	r3, r0
 800109c:	461a      	mov	r2, r3
 800109e:	4b57      	ldr	r3, [pc, #348]	; (80011fc <main+0x264>)
 80010a0:	4955      	ldr	r1, [pc, #340]	; (80011f8 <main+0x260>)
 80010a2:	4852      	ldr	r0, [pc, #328]	; (80011ec <main+0x254>)
 80010a4:	f00b ff1a 	bl	800cedc <f_write>
 80010a8:	4603      	mov	r3, r0
 80010aa:	461a      	mov	r2, r3
 80010ac:	4b48      	ldr	r3, [pc, #288]	; (80011d0 <main+0x238>)
 80010ae:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Start_IT(&htim3);
 80010b0:	4853      	ldr	r0, [pc, #332]	; (8001200 <main+0x268>)
 80010b2:	f008 fac7 	bl	8009644 <HAL_TIM_Base_Start_IT>
			stato_data_logger=WAIT_FOR_STOP;
 80010b6:	4b40      	ldr	r3, [pc, #256]	; (80011b8 <main+0x220>)
 80010b8:	2202      	movs	r2, #2
 80010ba:	701a      	strb	r2, [r3, #0]
			break;
 80010bc:	e07a      	b.n	80011b4 <main+0x21c>

		case WAIT_FOR_STOP:
			if(contatore_campioni>=DIM){
 80010be:	4b41      	ldr	r3, [pc, #260]	; (80011c4 <main+0x22c>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	f641 3257 	movw	r2, #6999	; 0x1b57
 80010c6:	4293      	cmp	r3, r2
 80010c8:	dd73      	ble.n	80011b2 <main+0x21a>
				HAL_TIM_Base_Stop_IT(&htim3);
 80010ca:	484d      	ldr	r0, [pc, #308]	; (8001200 <main+0x268>)
 80010cc:	f008 fb1c 	bl	8009708 <HAL_TIM_Base_Stop_IT>
				contatore_campioni=0;
 80010d0:	4b3c      	ldr	r3, [pc, #240]	; (80011c4 <main+0x22c>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	601a      	str	r2, [r3, #0]
				//				dimesione=true;
				stato_data_logger=WAIT_FOR_CLOSE_FILE;
 80010d6:	4b38      	ldr	r3, [pc, #224]	; (80011b8 <main+0x220>)
 80010d8:	2203      	movs	r2, #3
 80010da:	701a      	strb	r2, [r3, #0]
			//			if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin)== GPIO_PIN_RESET){
			//				stato_data_logger=WAIT_FOR_CLOSE_FILE;
			//				HAL_TIM_Base_Stop_IT(&htim3);
			//			}

			break;
 80010dc:	e069      	b.n	80011b2 <main+0x21a>

		case WAIT_FOR_CLOSE_FILE:{
			for(int i=0; i<DIM; i++){
 80010de:	2300      	movs	r3, #0
 80010e0:	607b      	str	r3, [r7, #4]
 80010e2:	e031      	b.n	8001148 <main+0x1b0>
				sprintf((char *)buffer, "%ld,%ld,%ld\r\n",misure_accelerometro[i].x, misure_accelerometro[i].y, misure_accelerometro[i].z );
 80010e4:	4947      	ldr	r1, [pc, #284]	; (8001204 <main+0x26c>)
 80010e6:	687a      	ldr	r2, [r7, #4]
 80010e8:	4613      	mov	r3, r2
 80010ea:	005b      	lsls	r3, r3, #1
 80010ec:	4413      	add	r3, r2
 80010ee:	009b      	lsls	r3, r3, #2
 80010f0:	440b      	add	r3, r1
 80010f2:	6819      	ldr	r1, [r3, #0]
 80010f4:	4843      	ldr	r0, [pc, #268]	; (8001204 <main+0x26c>)
 80010f6:	687a      	ldr	r2, [r7, #4]
 80010f8:	4613      	mov	r3, r2
 80010fa:	005b      	lsls	r3, r3, #1
 80010fc:	4413      	add	r3, r2
 80010fe:	009b      	lsls	r3, r3, #2
 8001100:	4403      	add	r3, r0
 8001102:	3304      	adds	r3, #4
 8001104:	6818      	ldr	r0, [r3, #0]
 8001106:	4c3f      	ldr	r4, [pc, #252]	; (8001204 <main+0x26c>)
 8001108:	687a      	ldr	r2, [r7, #4]
 800110a:	4613      	mov	r3, r2
 800110c:	005b      	lsls	r3, r3, #1
 800110e:	4413      	add	r3, r2
 8001110:	009b      	lsls	r3, r3, #2
 8001112:	4423      	add	r3, r4
 8001114:	3308      	adds	r3, #8
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	9300      	str	r3, [sp, #0]
 800111a:	4603      	mov	r3, r0
 800111c:	460a      	mov	r2, r1
 800111e:	493a      	ldr	r1, [pc, #232]	; (8001208 <main+0x270>)
 8001120:	4835      	ldr	r0, [pc, #212]	; (80011f8 <main+0x260>)
 8001122:	f00c fa6b 	bl	800d5fc <siprintf>
				fresult = f_write(&fil, buffer, bufsize(buffer), &bw);
 8001126:	4834      	ldr	r0, [pc, #208]	; (80011f8 <main+0x260>)
 8001128:	f7ff ff06 	bl	8000f38 <bufsize>
 800112c:	4603      	mov	r3, r0
 800112e:	461a      	mov	r2, r3
 8001130:	4b32      	ldr	r3, [pc, #200]	; (80011fc <main+0x264>)
 8001132:	4931      	ldr	r1, [pc, #196]	; (80011f8 <main+0x260>)
 8001134:	482d      	ldr	r0, [pc, #180]	; (80011ec <main+0x254>)
 8001136:	f00b fed1 	bl	800cedc <f_write>
 800113a:	4603      	mov	r3, r0
 800113c:	461a      	mov	r2, r3
 800113e:	4b24      	ldr	r3, [pc, #144]	; (80011d0 <main+0x238>)
 8001140:	701a      	strb	r2, [r3, #0]
			for(int i=0; i<DIM; i++){
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	3301      	adds	r3, #1
 8001146:	607b      	str	r3, [r7, #4]
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	f641 3257 	movw	r2, #6999	; 0x1b57
 800114e:	4293      	cmp	r3, r2
 8001150:	ddc8      	ble.n	80010e4 <main+0x14c>
			}
			f_close(&fil);
 8001152:	4826      	ldr	r0, [pc, #152]	; (80011ec <main+0x254>)
 8001154:	f00c f8d4 	bl	800d300 <f_close>
			f_sync(&fil);
 8001158:	4824      	ldr	r0, [pc, #144]	; (80011ec <main+0x254>)
 800115a:	f00c f853 	bl	800d204 <f_sync>
			if(acquisizioni<DIM_FINESTRA_BANCHI){
 800115e:	4b18      	ldr	r3, [pc, #96]	; (80011c0 <main+0x228>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	2b01      	cmp	r3, #1
 8001164:	dc03      	bgt.n	800116e <main+0x1d6>

				stato_data_logger=WAIT_FOR_OPEN_FILE;
 8001166:	4b14      	ldr	r3, [pc, #80]	; (80011b8 <main+0x220>)
 8001168:	2201      	movs	r2, #1
 800116a:	701a      	strb	r2, [r3, #0]
				stato_data_logger=WAIT_FOR_START;
		}



		break;
 800116c:	e022      	b.n	80011b4 <main+0x21c>
				acquisizioni=0;
 800116e:	4b14      	ldr	r3, [pc, #80]	; (80011c0 <main+0x228>)
 8001170:	2200      	movs	r2, #0
 8001172:	601a      	str	r2, [r3, #0]
				fresult = f_mount(NULL, "/", 1);
 8001174:	2201      	movs	r2, #1
 8001176:	4914      	ldr	r1, [pc, #80]	; (80011c8 <main+0x230>)
 8001178:	2000      	movs	r0, #0
 800117a:	f00b fc9d 	bl	800cab8 <f_mount>
 800117e:	4603      	mov	r3, r0
 8001180:	461a      	mov	r2, r3
 8001182:	4b13      	ldr	r3, [pc, #76]	; (80011d0 <main+0x238>)
 8001184:	701a      	strb	r2, [r3, #0]
				if (fresult == FR_OK)
 8001186:	4b12      	ldr	r3, [pc, #72]	; (80011d0 <main+0x238>)
 8001188:	781b      	ldrb	r3, [r3, #0]
 800118a:	2b00      	cmp	r3, #0
 800118c:	d102      	bne.n	8001194 <main+0x1fc>
					send_uart ("SD CARD UNMOUNTED successfully...\n");
 800118e:	481f      	ldr	r0, [pc, #124]	; (800120c <main+0x274>)
 8001190:	f7ff feea 	bl	8000f68 <send_uart>
				IKS01A3_MOTION_SENSOR_Disable(IKS01A3_LSM6DSO_0, MOTION_ACCELERO);
 8001194:	2102      	movs	r1, #2
 8001196:	2000      	movs	r0, #0
 8001198:	f005 f9ba 	bl	8006510 <IKS01A3_MOTION_SENSOR_Disable>
				IKS01A3_MOTION_SENSOR_DeInit(IKS01A3_LSM6DSO_0);
 800119c:	2000      	movs	r0, #0
 800119e:	f005 f94d 	bl	800643c <IKS01A3_MOTION_SENSOR_DeInit>
				stato_data_logger=WAIT_FOR_START;
 80011a2:	4b05      	ldr	r3, [pc, #20]	; (80011b8 <main+0x220>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	701a      	strb	r2, [r3, #0]
		break;
 80011a8:	e004      	b.n	80011b4 <main+0x21c>
		}
		default:
			break;
 80011aa:	bf00      	nop
 80011ac:	e708      	b.n	8000fc0 <main+0x28>
			break;
 80011ae:	bf00      	nop
 80011b0:	e706      	b.n	8000fc0 <main+0x28>
			break;
 80011b2:	bf00      	nop
		switch (stato_data_logger){
 80011b4:	e704      	b.n	8000fc0 <main+0x28>
 80011b6:	bf00      	nop
 80011b8:	20014aaa 	.word	0x20014aaa
 80011bc:	40020800 	.word	0x40020800
 80011c0:	20014a84 	.word	0x20014a84
 80011c4:	20014a80 	.word	0x20014a80
 80011c8:	0800def0 	.word	0x0800def0
 80011cc:	20014aac 	.word	0x20014aac
 80011d0:	20016b14 	.word	0x20016b14
 80011d4:	0800def4 	.word	0x0800def4
 80011d8:	0800df18 	.word	0x0800df18
 80011dc:	45504000 	.word	0x45504000
 80011e0:	20014a88 	.word	0x20014a88
 80011e4:	0800df3c 	.word	0x0800df3c
 80011e8:	20014a8c 	.word	0x20014a8c
 80011ec:	20015ae4 	.word	0x20015ae4
 80011f0:	0800df50 	.word	0x0800df50
 80011f4:	0800df5c 	.word	0x0800df5c
 80011f8:	20016b1c 	.word	0x20016b1c
 80011fc:	20016b18 	.word	0x20016b18
 8001200:	200001d4 	.word	0x200001d4
 8001204:	20000260 	.word	0x20000260
 8001208:	0800df70 	.word	0x0800df70
 800120c:	0800df80 	.word	0x0800df80

08001210 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b094      	sub	sp, #80	; 0x50
 8001214:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001216:	f107 0320 	add.w	r3, r7, #32
 800121a:	2230      	movs	r2, #48	; 0x30
 800121c:	2100      	movs	r1, #0
 800121e:	4618      	mov	r0, r3
 8001220:	f00c f9e4 	bl	800d5ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001224:	f107 030c 	add.w	r3, r7, #12
 8001228:	2200      	movs	r2, #0
 800122a:	601a      	str	r2, [r3, #0]
 800122c:	605a      	str	r2, [r3, #4]
 800122e:	609a      	str	r2, [r3, #8]
 8001230:	60da      	str	r2, [r3, #12]
 8001232:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001234:	2300      	movs	r3, #0
 8001236:	60bb      	str	r3, [r7, #8]
 8001238:	4b29      	ldr	r3, [pc, #164]	; (80012e0 <SystemClock_Config+0xd0>)
 800123a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800123c:	4a28      	ldr	r2, [pc, #160]	; (80012e0 <SystemClock_Config+0xd0>)
 800123e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001242:	6413      	str	r3, [r2, #64]	; 0x40
 8001244:	4b26      	ldr	r3, [pc, #152]	; (80012e0 <SystemClock_Config+0xd0>)
 8001246:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001248:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800124c:	60bb      	str	r3, [r7, #8]
 800124e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001250:	2300      	movs	r3, #0
 8001252:	607b      	str	r3, [r7, #4]
 8001254:	4b23      	ldr	r3, [pc, #140]	; (80012e4 <SystemClock_Config+0xd4>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800125c:	4a21      	ldr	r2, [pc, #132]	; (80012e4 <SystemClock_Config+0xd4>)
 800125e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001262:	6013      	str	r3, [r2, #0]
 8001264:	4b1f      	ldr	r3, [pc, #124]	; (80012e4 <SystemClock_Config+0xd4>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800126c:	607b      	str	r3, [r7, #4]
 800126e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001270:	2302      	movs	r3, #2
 8001272:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001274:	2301      	movs	r3, #1
 8001276:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001278:	2310      	movs	r3, #16
 800127a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800127c:	2302      	movs	r3, #2
 800127e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001280:	2300      	movs	r3, #0
 8001282:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001284:	2310      	movs	r3, #16
 8001286:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001288:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800128c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800128e:	2304      	movs	r3, #4
 8001290:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001292:	2307      	movs	r3, #7
 8001294:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001296:	f107 0320 	add.w	r3, r7, #32
 800129a:	4618      	mov	r0, r3
 800129c:	f007 f8b8 	bl	8008410 <HAL_RCC_OscConfig>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d001      	beq.n	80012aa <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80012a6:	f000 f93b 	bl	8001520 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012aa:	230f      	movs	r3, #15
 80012ac:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012ae:	2302      	movs	r3, #2
 80012b0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012b2:	2300      	movs	r3, #0
 80012b4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80012b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012ba:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012bc:	2300      	movs	r3, #0
 80012be:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80012c0:	f107 030c 	add.w	r3, r7, #12
 80012c4:	2102      	movs	r1, #2
 80012c6:	4618      	mov	r0, r3
 80012c8:	f007 fb1a 	bl	8008900 <HAL_RCC_ClockConfig>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d001      	beq.n	80012d6 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80012d2:	f000 f925 	bl	8001520 <Error_Handler>
  }
}
 80012d6:	bf00      	nop
 80012d8:	3750      	adds	r7, #80	; 0x50
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	40023800 	.word	0x40023800
 80012e4:	40007000 	.word	0x40007000

080012e8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80012ec:	4b17      	ldr	r3, [pc, #92]	; (800134c <MX_SPI1_Init+0x64>)
 80012ee:	4a18      	ldr	r2, [pc, #96]	; (8001350 <MX_SPI1_Init+0x68>)
 80012f0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80012f2:	4b16      	ldr	r3, [pc, #88]	; (800134c <MX_SPI1_Init+0x64>)
 80012f4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80012f8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80012fa:	4b14      	ldr	r3, [pc, #80]	; (800134c <MX_SPI1_Init+0x64>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001300:	4b12      	ldr	r3, [pc, #72]	; (800134c <MX_SPI1_Init+0x64>)
 8001302:	2200      	movs	r2, #0
 8001304:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001306:	4b11      	ldr	r3, [pc, #68]	; (800134c <MX_SPI1_Init+0x64>)
 8001308:	2200      	movs	r2, #0
 800130a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800130c:	4b0f      	ldr	r3, [pc, #60]	; (800134c <MX_SPI1_Init+0x64>)
 800130e:	2200      	movs	r2, #0
 8001310:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001312:	4b0e      	ldr	r3, [pc, #56]	; (800134c <MX_SPI1_Init+0x64>)
 8001314:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001318:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 800131a:	4b0c      	ldr	r3, [pc, #48]	; (800134c <MX_SPI1_Init+0x64>)
 800131c:	2230      	movs	r2, #48	; 0x30
 800131e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001320:	4b0a      	ldr	r3, [pc, #40]	; (800134c <MX_SPI1_Init+0x64>)
 8001322:	2200      	movs	r2, #0
 8001324:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001326:	4b09      	ldr	r3, [pc, #36]	; (800134c <MX_SPI1_Init+0x64>)
 8001328:	2200      	movs	r2, #0
 800132a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800132c:	4b07      	ldr	r3, [pc, #28]	; (800134c <MX_SPI1_Init+0x64>)
 800132e:	2200      	movs	r2, #0
 8001330:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001332:	4b06      	ldr	r3, [pc, #24]	; (800134c <MX_SPI1_Init+0x64>)
 8001334:	220a      	movs	r2, #10
 8001336:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001338:	4804      	ldr	r0, [pc, #16]	; (800134c <MX_SPI1_Init+0x64>)
 800133a:	f007 fd01 	bl	8008d40 <HAL_SPI_Init>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d001      	beq.n	8001348 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001344:	f000 f8ec 	bl	8001520 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001348:	bf00      	nop
 800134a:	bd80      	pop	{r7, pc}
 800134c:	2000017c 	.word	0x2000017c
 8001350:	40013000 	.word	0x40013000

08001354 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b086      	sub	sp, #24
 8001358:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800135a:	f107 0308 	add.w	r3, r7, #8
 800135e:	2200      	movs	r2, #0
 8001360:	601a      	str	r2, [r3, #0]
 8001362:	605a      	str	r2, [r3, #4]
 8001364:	609a      	str	r2, [r3, #8]
 8001366:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001368:	463b      	mov	r3, r7
 800136a:	2200      	movs	r2, #0
 800136c:	601a      	str	r2, [r3, #0]
 800136e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001370:	4b1d      	ldr	r3, [pc, #116]	; (80013e8 <MX_TIM3_Init+0x94>)
 8001372:	4a1e      	ldr	r2, [pc, #120]	; (80013ec <MX_TIM3_Init+0x98>)
 8001374:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84;
 8001376:	4b1c      	ldr	r3, [pc, #112]	; (80013e8 <MX_TIM3_Init+0x94>)
 8001378:	2254      	movs	r2, #84	; 0x54
 800137a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800137c:	4b1a      	ldr	r3, [pc, #104]	; (80013e8 <MX_TIM3_Init+0x94>)
 800137e:	2200      	movs	r2, #0
 8001380:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 8001382:	4b19      	ldr	r3, [pc, #100]	; (80013e8 <MX_TIM3_Init+0x94>)
 8001384:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001388:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800138a:	4b17      	ldr	r3, [pc, #92]	; (80013e8 <MX_TIM3_Init+0x94>)
 800138c:	2200      	movs	r2, #0
 800138e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001390:	4b15      	ldr	r3, [pc, #84]	; (80013e8 <MX_TIM3_Init+0x94>)
 8001392:	2200      	movs	r2, #0
 8001394:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001396:	4814      	ldr	r0, [pc, #80]	; (80013e8 <MX_TIM3_Init+0x94>)
 8001398:	f008 f904 	bl	80095a4 <HAL_TIM_Base_Init>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d001      	beq.n	80013a6 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80013a2:	f000 f8bd 	bl	8001520 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013aa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80013ac:	f107 0308 	add.w	r3, r7, #8
 80013b0:	4619      	mov	r1, r3
 80013b2:	480d      	ldr	r0, [pc, #52]	; (80013e8 <MX_TIM3_Init+0x94>)
 80013b4:	f008 fadf 	bl	8009976 <HAL_TIM_ConfigClockSource>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d001      	beq.n	80013c2 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80013be:	f000 f8af 	bl	8001520 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013c2:	2300      	movs	r3, #0
 80013c4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013c6:	2300      	movs	r3, #0
 80013c8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80013ca:	463b      	mov	r3, r7
 80013cc:	4619      	mov	r1, r3
 80013ce:	4806      	ldr	r0, [pc, #24]	; (80013e8 <MX_TIM3_Init+0x94>)
 80013d0:	f008 fce4 	bl	8009d9c <HAL_TIMEx_MasterConfigSynchronization>
 80013d4:	4603      	mov	r3, r0
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d001      	beq.n	80013de <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80013da:	f000 f8a1 	bl	8001520 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80013de:	bf00      	nop
 80013e0:	3718      	adds	r7, #24
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}
 80013e6:	bf00      	nop
 80013e8:	200001d4 	.word	0x200001d4
 80013ec:	40000400 	.word	0x40000400

080013f0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80013f4:	4b11      	ldr	r3, [pc, #68]	; (800143c <MX_USART2_UART_Init+0x4c>)
 80013f6:	4a12      	ldr	r2, [pc, #72]	; (8001440 <MX_USART2_UART_Init+0x50>)
 80013f8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80013fa:	4b10      	ldr	r3, [pc, #64]	; (800143c <MX_USART2_UART_Init+0x4c>)
 80013fc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001400:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001402:	4b0e      	ldr	r3, [pc, #56]	; (800143c <MX_USART2_UART_Init+0x4c>)
 8001404:	2200      	movs	r2, #0
 8001406:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001408:	4b0c      	ldr	r3, [pc, #48]	; (800143c <MX_USART2_UART_Init+0x4c>)
 800140a:	2200      	movs	r2, #0
 800140c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800140e:	4b0b      	ldr	r3, [pc, #44]	; (800143c <MX_USART2_UART_Init+0x4c>)
 8001410:	2200      	movs	r2, #0
 8001412:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001414:	4b09      	ldr	r3, [pc, #36]	; (800143c <MX_USART2_UART_Init+0x4c>)
 8001416:	220c      	movs	r2, #12
 8001418:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800141a:	4b08      	ldr	r3, [pc, #32]	; (800143c <MX_USART2_UART_Init+0x4c>)
 800141c:	2200      	movs	r2, #0
 800141e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001420:	4b06      	ldr	r3, [pc, #24]	; (800143c <MX_USART2_UART_Init+0x4c>)
 8001422:	2200      	movs	r2, #0
 8001424:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001426:	4805      	ldr	r0, [pc, #20]	; (800143c <MX_USART2_UART_Init+0x4c>)
 8001428:	f008 fd3a 	bl	8009ea0 <HAL_UART_Init>
 800142c:	4603      	mov	r3, r0
 800142e:	2b00      	cmp	r3, #0
 8001430:	d001      	beq.n	8001436 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001432:	f000 f875 	bl	8001520 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001436:	bf00      	nop
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	2000021c 	.word	0x2000021c
 8001440:	40004400 	.word	0x40004400

08001444 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b08a      	sub	sp, #40	; 0x28
 8001448:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800144a:	f107 0314 	add.w	r3, r7, #20
 800144e:	2200      	movs	r2, #0
 8001450:	601a      	str	r2, [r3, #0]
 8001452:	605a      	str	r2, [r3, #4]
 8001454:	609a      	str	r2, [r3, #8]
 8001456:	60da      	str	r2, [r3, #12]
 8001458:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800145a:	2300      	movs	r3, #0
 800145c:	613b      	str	r3, [r7, #16]
 800145e:	4b2d      	ldr	r3, [pc, #180]	; (8001514 <MX_GPIO_Init+0xd0>)
 8001460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001462:	4a2c      	ldr	r2, [pc, #176]	; (8001514 <MX_GPIO_Init+0xd0>)
 8001464:	f043 0304 	orr.w	r3, r3, #4
 8001468:	6313      	str	r3, [r2, #48]	; 0x30
 800146a:	4b2a      	ldr	r3, [pc, #168]	; (8001514 <MX_GPIO_Init+0xd0>)
 800146c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800146e:	f003 0304 	and.w	r3, r3, #4
 8001472:	613b      	str	r3, [r7, #16]
 8001474:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001476:	2300      	movs	r3, #0
 8001478:	60fb      	str	r3, [r7, #12]
 800147a:	4b26      	ldr	r3, [pc, #152]	; (8001514 <MX_GPIO_Init+0xd0>)
 800147c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800147e:	4a25      	ldr	r2, [pc, #148]	; (8001514 <MX_GPIO_Init+0xd0>)
 8001480:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001484:	6313      	str	r3, [r2, #48]	; 0x30
 8001486:	4b23      	ldr	r3, [pc, #140]	; (8001514 <MX_GPIO_Init+0xd0>)
 8001488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800148a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800148e:	60fb      	str	r3, [r7, #12]
 8001490:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001492:	2300      	movs	r3, #0
 8001494:	60bb      	str	r3, [r7, #8]
 8001496:	4b1f      	ldr	r3, [pc, #124]	; (8001514 <MX_GPIO_Init+0xd0>)
 8001498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800149a:	4a1e      	ldr	r2, [pc, #120]	; (8001514 <MX_GPIO_Init+0xd0>)
 800149c:	f043 0301 	orr.w	r3, r3, #1
 80014a0:	6313      	str	r3, [r2, #48]	; 0x30
 80014a2:	4b1c      	ldr	r3, [pc, #112]	; (8001514 <MX_GPIO_Init+0xd0>)
 80014a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a6:	f003 0301 	and.w	r3, r3, #1
 80014aa:	60bb      	str	r3, [r7, #8]
 80014ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014ae:	2300      	movs	r3, #0
 80014b0:	607b      	str	r3, [r7, #4]
 80014b2:	4b18      	ldr	r3, [pc, #96]	; (8001514 <MX_GPIO_Init+0xd0>)
 80014b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014b6:	4a17      	ldr	r2, [pc, #92]	; (8001514 <MX_GPIO_Init+0xd0>)
 80014b8:	f043 0302 	orr.w	r3, r3, #2
 80014bc:	6313      	str	r3, [r2, #48]	; 0x30
 80014be:	4b15      	ldr	r3, [pc, #84]	; (8001514 <MX_GPIO_Init+0xd0>)
 80014c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014c2:	f003 0302 	and.w	r3, r3, #2
 80014c6:	607b      	str	r3, [r7, #4]
 80014c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SD_CS_Pin|LD2_Pin, GPIO_PIN_RESET);
 80014ca:	2200      	movs	r2, #0
 80014cc:	2130      	movs	r1, #48	; 0x30
 80014ce:	4812      	ldr	r0, [pc, #72]	; (8001518 <MX_GPIO_Init+0xd4>)
 80014d0:	f005 ff66 	bl	80073a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80014d4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80014d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80014da:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80014de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e0:	2300      	movs	r3, #0
 80014e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80014e4:	f107 0314 	add.w	r3, r7, #20
 80014e8:	4619      	mov	r1, r3
 80014ea:	480c      	ldr	r0, [pc, #48]	; (800151c <MX_GPIO_Init+0xd8>)
 80014ec:	f005 fcd8 	bl	8006ea0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SD_CS_Pin LD2_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin|LD2_Pin;
 80014f0:	2330      	movs	r3, #48	; 0x30
 80014f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014f4:	2301      	movs	r3, #1
 80014f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f8:	2300      	movs	r3, #0
 80014fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014fc:	2300      	movs	r3, #0
 80014fe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001500:	f107 0314 	add.w	r3, r7, #20
 8001504:	4619      	mov	r1, r3
 8001506:	4804      	ldr	r0, [pc, #16]	; (8001518 <MX_GPIO_Init+0xd4>)
 8001508:	f005 fcca 	bl	8006ea0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800150c:	bf00      	nop
 800150e:	3728      	adds	r7, #40	; 0x28
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}
 8001514:	40023800 	.word	0x40023800
 8001518:	40020000 	.word	0x40020000
 800151c:	40020800 	.word	0x40020800

08001520 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001520:	b480      	push	{r7}
 8001522:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001524:	b672      	cpsid	i
}
 8001526:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001528:	e7fe      	b.n	8001528 <Error_Handler+0x8>
	...

0800152c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b082      	sub	sp, #8
 8001530:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001532:	2300      	movs	r3, #0
 8001534:	607b      	str	r3, [r7, #4]
 8001536:	4b10      	ldr	r3, [pc, #64]	; (8001578 <HAL_MspInit+0x4c>)
 8001538:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800153a:	4a0f      	ldr	r2, [pc, #60]	; (8001578 <HAL_MspInit+0x4c>)
 800153c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001540:	6453      	str	r3, [r2, #68]	; 0x44
 8001542:	4b0d      	ldr	r3, [pc, #52]	; (8001578 <HAL_MspInit+0x4c>)
 8001544:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001546:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800154a:	607b      	str	r3, [r7, #4]
 800154c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800154e:	2300      	movs	r3, #0
 8001550:	603b      	str	r3, [r7, #0]
 8001552:	4b09      	ldr	r3, [pc, #36]	; (8001578 <HAL_MspInit+0x4c>)
 8001554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001556:	4a08      	ldr	r2, [pc, #32]	; (8001578 <HAL_MspInit+0x4c>)
 8001558:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800155c:	6413      	str	r3, [r2, #64]	; 0x40
 800155e:	4b06      	ldr	r3, [pc, #24]	; (8001578 <HAL_MspInit+0x4c>)
 8001560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001562:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001566:	603b      	str	r3, [r7, #0]
 8001568:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800156a:	2007      	movs	r0, #7
 800156c:	f005 fc56 	bl	8006e1c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001570:	bf00      	nop
 8001572:	3708      	adds	r7, #8
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}
 8001578:	40023800 	.word	0x40023800

0800157c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b08a      	sub	sp, #40	; 0x28
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001584:	f107 0314 	add.w	r3, r7, #20
 8001588:	2200      	movs	r2, #0
 800158a:	601a      	str	r2, [r3, #0]
 800158c:	605a      	str	r2, [r3, #4]
 800158e:	609a      	str	r2, [r3, #8]
 8001590:	60da      	str	r2, [r3, #12]
 8001592:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4a28      	ldr	r2, [pc, #160]	; (800163c <HAL_SPI_MspInit+0xc0>)
 800159a:	4293      	cmp	r3, r2
 800159c:	d149      	bne.n	8001632 <HAL_SPI_MspInit+0xb6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800159e:	2300      	movs	r3, #0
 80015a0:	613b      	str	r3, [r7, #16]
 80015a2:	4b27      	ldr	r3, [pc, #156]	; (8001640 <HAL_SPI_MspInit+0xc4>)
 80015a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015a6:	4a26      	ldr	r2, [pc, #152]	; (8001640 <HAL_SPI_MspInit+0xc4>)
 80015a8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80015ac:	6453      	str	r3, [r2, #68]	; 0x44
 80015ae:	4b24      	ldr	r3, [pc, #144]	; (8001640 <HAL_SPI_MspInit+0xc4>)
 80015b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80015b6:	613b      	str	r3, [r7, #16]
 80015b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ba:	2300      	movs	r3, #0
 80015bc:	60fb      	str	r3, [r7, #12]
 80015be:	4b20      	ldr	r3, [pc, #128]	; (8001640 <HAL_SPI_MspInit+0xc4>)
 80015c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015c2:	4a1f      	ldr	r2, [pc, #124]	; (8001640 <HAL_SPI_MspInit+0xc4>)
 80015c4:	f043 0301 	orr.w	r3, r3, #1
 80015c8:	6313      	str	r3, [r2, #48]	; 0x30
 80015ca:	4b1d      	ldr	r3, [pc, #116]	; (8001640 <HAL_SPI_MspInit+0xc4>)
 80015cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ce:	f003 0301 	and.w	r3, r3, #1
 80015d2:	60fb      	str	r3, [r7, #12]
 80015d4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015d6:	2300      	movs	r3, #0
 80015d8:	60bb      	str	r3, [r7, #8]
 80015da:	4b19      	ldr	r3, [pc, #100]	; (8001640 <HAL_SPI_MspInit+0xc4>)
 80015dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015de:	4a18      	ldr	r2, [pc, #96]	; (8001640 <HAL_SPI_MspInit+0xc4>)
 80015e0:	f043 0302 	orr.w	r3, r3, #2
 80015e4:	6313      	str	r3, [r2, #48]	; 0x30
 80015e6:	4b16      	ldr	r3, [pc, #88]	; (8001640 <HAL_SPI_MspInit+0xc4>)
 80015e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ea:	f003 0302 	and.w	r3, r3, #2
 80015ee:	60bb      	str	r3, [r7, #8]
 80015f0:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80015f2:	23c0      	movs	r3, #192	; 0xc0
 80015f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015f6:	2302      	movs	r3, #2
 80015f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015fa:	2300      	movs	r3, #0
 80015fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015fe:	2303      	movs	r3, #3
 8001600:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001602:	2305      	movs	r3, #5
 8001604:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001606:	f107 0314 	add.w	r3, r7, #20
 800160a:	4619      	mov	r1, r3
 800160c:	480d      	ldr	r0, [pc, #52]	; (8001644 <HAL_SPI_MspInit+0xc8>)
 800160e:	f005 fc47 	bl	8006ea0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001612:	2308      	movs	r3, #8
 8001614:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001616:	2302      	movs	r3, #2
 8001618:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161a:	2300      	movs	r3, #0
 800161c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800161e:	2303      	movs	r3, #3
 8001620:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001622:	2305      	movs	r3, #5
 8001624:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001626:	f107 0314 	add.w	r3, r7, #20
 800162a:	4619      	mov	r1, r3
 800162c:	4806      	ldr	r0, [pc, #24]	; (8001648 <HAL_SPI_MspInit+0xcc>)
 800162e:	f005 fc37 	bl	8006ea0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001632:	bf00      	nop
 8001634:	3728      	adds	r7, #40	; 0x28
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	40013000 	.word	0x40013000
 8001640:	40023800 	.word	0x40023800
 8001644:	40020000 	.word	0x40020000
 8001648:	40020400 	.word	0x40020400

0800164c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b084      	sub	sp, #16
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a0e      	ldr	r2, [pc, #56]	; (8001694 <HAL_TIM_Base_MspInit+0x48>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d115      	bne.n	800168a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800165e:	2300      	movs	r3, #0
 8001660:	60fb      	str	r3, [r7, #12]
 8001662:	4b0d      	ldr	r3, [pc, #52]	; (8001698 <HAL_TIM_Base_MspInit+0x4c>)
 8001664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001666:	4a0c      	ldr	r2, [pc, #48]	; (8001698 <HAL_TIM_Base_MspInit+0x4c>)
 8001668:	f043 0302 	orr.w	r3, r3, #2
 800166c:	6413      	str	r3, [r2, #64]	; 0x40
 800166e:	4b0a      	ldr	r3, [pc, #40]	; (8001698 <HAL_TIM_Base_MspInit+0x4c>)
 8001670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001672:	f003 0302 	and.w	r3, r3, #2
 8001676:	60fb      	str	r3, [r7, #12]
 8001678:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800167a:	2200      	movs	r2, #0
 800167c:	2100      	movs	r1, #0
 800167e:	201d      	movs	r0, #29
 8001680:	f005 fbd7 	bl	8006e32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001684:	201d      	movs	r0, #29
 8001686:	f005 fbf0 	bl	8006e6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800168a:	bf00      	nop
 800168c:	3710      	adds	r7, #16
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	40000400 	.word	0x40000400
 8001698:	40023800 	.word	0x40023800

0800169c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b08a      	sub	sp, #40	; 0x28
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016a4:	f107 0314 	add.w	r3, r7, #20
 80016a8:	2200      	movs	r2, #0
 80016aa:	601a      	str	r2, [r3, #0]
 80016ac:	605a      	str	r2, [r3, #4]
 80016ae:	609a      	str	r2, [r3, #8]
 80016b0:	60da      	str	r2, [r3, #12]
 80016b2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4a19      	ldr	r2, [pc, #100]	; (8001720 <HAL_UART_MspInit+0x84>)
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d12b      	bne.n	8001716 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80016be:	2300      	movs	r3, #0
 80016c0:	613b      	str	r3, [r7, #16]
 80016c2:	4b18      	ldr	r3, [pc, #96]	; (8001724 <HAL_UART_MspInit+0x88>)
 80016c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016c6:	4a17      	ldr	r2, [pc, #92]	; (8001724 <HAL_UART_MspInit+0x88>)
 80016c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016cc:	6413      	str	r3, [r2, #64]	; 0x40
 80016ce:	4b15      	ldr	r3, [pc, #84]	; (8001724 <HAL_UART_MspInit+0x88>)
 80016d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016d6:	613b      	str	r3, [r7, #16]
 80016d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016da:	2300      	movs	r3, #0
 80016dc:	60fb      	str	r3, [r7, #12]
 80016de:	4b11      	ldr	r3, [pc, #68]	; (8001724 <HAL_UART_MspInit+0x88>)
 80016e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016e2:	4a10      	ldr	r2, [pc, #64]	; (8001724 <HAL_UART_MspInit+0x88>)
 80016e4:	f043 0301 	orr.w	r3, r3, #1
 80016e8:	6313      	str	r3, [r2, #48]	; 0x30
 80016ea:	4b0e      	ldr	r3, [pc, #56]	; (8001724 <HAL_UART_MspInit+0x88>)
 80016ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ee:	f003 0301 	and.w	r3, r3, #1
 80016f2:	60fb      	str	r3, [r7, #12]
 80016f4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80016f6:	230c      	movs	r3, #12
 80016f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016fa:	2302      	movs	r3, #2
 80016fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016fe:	2300      	movs	r3, #0
 8001700:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001702:	2300      	movs	r3, #0
 8001704:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001706:	2307      	movs	r3, #7
 8001708:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800170a:	f107 0314 	add.w	r3, r7, #20
 800170e:	4619      	mov	r1, r3
 8001710:	4805      	ldr	r0, [pc, #20]	; (8001728 <HAL_UART_MspInit+0x8c>)
 8001712:	f005 fbc5 	bl	8006ea0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001716:	bf00      	nop
 8001718:	3728      	adds	r7, #40	; 0x28
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	40004400 	.word	0x40004400
 8001724:	40023800 	.word	0x40023800
 8001728:	40020000 	.word	0x40020000

0800172c <SDTimer_Handler>:

/* External variables --------------------------------------------------------*/
extern TIM_HandleTypeDef htim3;
/* USER CODE BEGIN EV */
void SDTimer_Handler(void)
{
 800172c:	b480      	push	{r7}
 800172e:	af00      	add	r7, sp, #0
  if(Timer1 > 0)
 8001730:	4b0e      	ldr	r3, [pc, #56]	; (800176c <SDTimer_Handler+0x40>)
 8001732:	781b      	ldrb	r3, [r3, #0]
 8001734:	b2db      	uxtb	r3, r3
 8001736:	2b00      	cmp	r3, #0
 8001738:	d006      	beq.n	8001748 <SDTimer_Handler+0x1c>
    Timer1--;
 800173a:	4b0c      	ldr	r3, [pc, #48]	; (800176c <SDTimer_Handler+0x40>)
 800173c:	781b      	ldrb	r3, [r3, #0]
 800173e:	b2db      	uxtb	r3, r3
 8001740:	3b01      	subs	r3, #1
 8001742:	b2da      	uxtb	r2, r3
 8001744:	4b09      	ldr	r3, [pc, #36]	; (800176c <SDTimer_Handler+0x40>)
 8001746:	701a      	strb	r2, [r3, #0]

  if(Timer2 > 0)
 8001748:	4b09      	ldr	r3, [pc, #36]	; (8001770 <SDTimer_Handler+0x44>)
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	b2db      	uxtb	r3, r3
 800174e:	2b00      	cmp	r3, #0
 8001750:	d006      	beq.n	8001760 <SDTimer_Handler+0x34>
    Timer2--;
 8001752:	4b07      	ldr	r3, [pc, #28]	; (8001770 <SDTimer_Handler+0x44>)
 8001754:	781b      	ldrb	r3, [r3, #0]
 8001756:	b2db      	uxtb	r3, r3
 8001758:	3b01      	subs	r3, #1
 800175a:	b2da      	uxtb	r2, r3
 800175c:	4b04      	ldr	r3, [pc, #16]	; (8001770 <SDTimer_Handler+0x44>)
 800175e:	701a      	strb	r2, [r3, #0]
}
 8001760:	bf00      	nop
 8001762:	46bd      	mov	sp, r7
 8001764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001768:	4770      	bx	lr
 800176a:	bf00      	nop
 800176c:	20016d1d 	.word	0x20016d1d
 8001770:	20016d1e 	.word	0x20016d1e

08001774 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001778:	e7fe      	b.n	8001778 <NMI_Handler+0x4>

0800177a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800177a:	b480      	push	{r7}
 800177c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800177e:	e7fe      	b.n	800177e <HardFault_Handler+0x4>

08001780 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001780:	b480      	push	{r7}
 8001782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001784:	e7fe      	b.n	8001784 <MemManage_Handler+0x4>

08001786 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001786:	b480      	push	{r7}
 8001788:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800178a:	e7fe      	b.n	800178a <BusFault_Handler+0x4>

0800178c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001790:	e7fe      	b.n	8001790 <UsageFault_Handler+0x4>

08001792 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001792:	b480      	push	{r7}
 8001794:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001796:	bf00      	nop
 8001798:	46bd      	mov	sp, r7
 800179a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179e:	4770      	bx	lr

080017a0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017a0:	b480      	push	{r7}
 80017a2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017a4:	bf00      	nop
 80017a6:	46bd      	mov	sp, r7
 80017a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ac:	4770      	bx	lr

080017ae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017ae:	b480      	push	{r7}
 80017b0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017b2:	bf00      	nop
 80017b4:	46bd      	mov	sp, r7
 80017b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ba:	4770      	bx	lr

080017bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

	  FatFsCnt++;
 80017c0:	4b0a      	ldr	r3, [pc, #40]	; (80017ec <SysTick_Handler+0x30>)
 80017c2:	781b      	ldrb	r3, [r3, #0]
 80017c4:	b2db      	uxtb	r3, r3
 80017c6:	3301      	adds	r3, #1
 80017c8:	b2da      	uxtb	r2, r3
 80017ca:	4b08      	ldr	r3, [pc, #32]	; (80017ec <SysTick_Handler+0x30>)
 80017cc:	701a      	strb	r2, [r3, #0]
	  if(FatFsCnt >= 10)
 80017ce:	4b07      	ldr	r3, [pc, #28]	; (80017ec <SysTick_Handler+0x30>)
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	b2db      	uxtb	r3, r3
 80017d4:	2b09      	cmp	r3, #9
 80017d6:	d904      	bls.n	80017e2 <SysTick_Handler+0x26>
	  {
	    FatFsCnt = 0;
 80017d8:	4b04      	ldr	r3, [pc, #16]	; (80017ec <SysTick_Handler+0x30>)
 80017da:	2200      	movs	r2, #0
 80017dc:	701a      	strb	r2, [r3, #0]
	    SDTimer_Handler();
 80017de:	f7ff ffa5 	bl	800172c <SDTimer_Handler>
	  }

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017e2:	f005 fa07 	bl	8006bf4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017e6:	bf00      	nop
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	20016d1c 	.word	0x20016d1c

080017f0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80017f4:	480a      	ldr	r0, [pc, #40]	; (8001820 <TIM3_IRQHandler+0x30>)
 80017f6:	f007 ffb6 	bl	8009766 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */
  IKS01A3_MOTION_SENSOR_GetAxes(IKS01A3_LSM6DSO_0, MOTION_ACCELERO, &misure_accelerometro[contatore_campioni++]);
 80017fa:	4b0a      	ldr	r3, [pc, #40]	; (8001824 <TIM3_IRQHandler+0x34>)
 80017fc:	681a      	ldr	r2, [r3, #0]
 80017fe:	1c53      	adds	r3, r2, #1
 8001800:	4908      	ldr	r1, [pc, #32]	; (8001824 <TIM3_IRQHandler+0x34>)
 8001802:	600b      	str	r3, [r1, #0]
 8001804:	4613      	mov	r3, r2
 8001806:	005b      	lsls	r3, r3, #1
 8001808:	4413      	add	r3, r2
 800180a:	009b      	lsls	r3, r3, #2
 800180c:	4a06      	ldr	r2, [pc, #24]	; (8001828 <TIM3_IRQHandler+0x38>)
 800180e:	4413      	add	r3, r2
 8001810:	461a      	mov	r2, r3
 8001812:	2102      	movs	r1, #2
 8001814:	2000      	movs	r0, #0
 8001816:	f004 febd 	bl	8006594 <IKS01A3_MOTION_SENSOR_GetAxes>
//  sprintf((char *)buffer, "%ld,%ld,%ld\r\n",misure_accelerometro.x, misure_accelerometro.y, misure_accelerometro.z );
//  fresult = f_write(&fil, buffer, bufsize(buffer), &bw);

  /* USER CODE END TIM3_IRQn 1 */
}
 800181a:	bf00      	nop
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	200001d4 	.word	0x200001d4
 8001824:	20014a80 	.word	0x20014a80
 8001828:	20000260 	.word	0x20000260

0800182c <BSP_I2C1_Init>:
/**
  * @brief  Initialize I2C HAL
  * @retval BSP status
  */
int32_t BSP_I2C1_Init(void)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b082      	sub	sp, #8
 8001830:	af00      	add	r7, sp, #0

  int32_t ret = BSP_ERROR_NONE;
 8001832:	2300      	movs	r3, #0
 8001834:	607b      	str	r3, [r7, #4]

  hi2c1.Instance  = I2C1;
 8001836:	4b13      	ldr	r3, [pc, #76]	; (8001884 <BSP_I2C1_Init+0x58>)
 8001838:	4a13      	ldr	r2, [pc, #76]	; (8001888 <BSP_I2C1_Init+0x5c>)
 800183a:	601a      	str	r2, [r3, #0]

  if(I2C1InitCounter++ == 0)
 800183c:	4b13      	ldr	r3, [pc, #76]	; (800188c <BSP_I2C1_Init+0x60>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	1c5a      	adds	r2, r3, #1
 8001842:	4912      	ldr	r1, [pc, #72]	; (800188c <BSP_I2C1_Init+0x60>)
 8001844:	600a      	str	r2, [r1, #0]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d117      	bne.n	800187a <BSP_I2C1_Init+0x4e>
  {
    if (HAL_I2C_GetState(&hi2c1) == HAL_I2C_STATE_RESET)
 800184a:	480e      	ldr	r0, [pc, #56]	; (8001884 <BSP_I2C1_Init+0x58>)
 800184c:	f006 fa6a 	bl	8007d24 <HAL_I2C_GetState>
 8001850:	4603      	mov	r3, r0
 8001852:	2b00      	cmp	r3, #0
 8001854:	d111      	bne.n	800187a <BSP_I2C1_Init+0x4e>
    {
    #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0U)
      /* Init the I2C Msp */
      I2C1_MspInit(&hi2c1);
 8001856:	480b      	ldr	r0, [pc, #44]	; (8001884 <BSP_I2C1_Init+0x58>)
 8001858:	f000 f8e2 	bl	8001a20 <I2C1_MspInit>
        {
          return BSP_ERROR_MSP_FAILURE;
        }
      }
    #endif
      if(ret == BSP_ERROR_NONE)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d10b      	bne.n	800187a <BSP_I2C1_Init+0x4e>
      {
        /* Init the I2C */
        if(MX_I2C1_Init(&hi2c1) != HAL_OK)
 8001862:	4808      	ldr	r0, [pc, #32]	; (8001884 <BSP_I2C1_Init+0x58>)
 8001864:	f000 f8a8 	bl	80019b8 <MX_I2C1_Init>
 8001868:	4603      	mov	r3, r0
 800186a:	2b00      	cmp	r3, #0
 800186c:	d003      	beq.n	8001876 <BSP_I2C1_Init+0x4a>
        {
          ret = BSP_ERROR_BUS_FAILURE;
 800186e:	f06f 0307 	mvn.w	r3, #7
 8001872:	607b      	str	r3, [r7, #4]
 8001874:	e001      	b.n	800187a <BSP_I2C1_Init+0x4e>
        }
        else
        {
          ret = BSP_ERROR_NONE;
 8001876:	2300      	movs	r3, #0
 8001878:	607b      	str	r3, [r7, #4]
        }
      }
    }
  }
  return ret;
 800187a:	687b      	ldr	r3, [r7, #4]
}
 800187c:	4618      	mov	r0, r3
 800187e:	3708      	adds	r7, #8
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}
 8001884:	20016d20 	.word	0x20016d20
 8001888:	40005400 	.word	0x40005400
 800188c:	20016d74 	.word	0x20016d74

08001890 <BSP_I2C1_DeInit>:
/**
  * @brief  DeInitialize I2C HAL.
  * @retval BSP status
  */
int32_t BSP_I2C1_DeInit(void)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b082      	sub	sp, #8
 8001894:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8001896:	2300      	movs	r3, #0
 8001898:	607b      	str	r3, [r7, #4]

  if (I2C1InitCounter > 0)
 800189a:	4b0f      	ldr	r3, [pc, #60]	; (80018d8 <BSP_I2C1_DeInit+0x48>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d014      	beq.n	80018cc <BSP_I2C1_DeInit+0x3c>
  {
    if (--I2C1InitCounter == 0)
 80018a2:	4b0d      	ldr	r3, [pc, #52]	; (80018d8 <BSP_I2C1_DeInit+0x48>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	3b01      	subs	r3, #1
 80018a8:	4a0b      	ldr	r2, [pc, #44]	; (80018d8 <BSP_I2C1_DeInit+0x48>)
 80018aa:	6013      	str	r3, [r2, #0]
 80018ac:	4b0a      	ldr	r3, [pc, #40]	; (80018d8 <BSP_I2C1_DeInit+0x48>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d10b      	bne.n	80018cc <BSP_I2C1_DeInit+0x3c>
    {
  #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0U)
      /* DeInit the I2C */
      I2C1_MspDeInit(&hi2c1);
 80018b4:	4809      	ldr	r0, [pc, #36]	; (80018dc <BSP_I2C1_DeInit+0x4c>)
 80018b6:	f000 f8fd 	bl	8001ab4 <I2C1_MspDeInit>
  #endif
      /* DeInit the I2C */
      if (HAL_I2C_DeInit(&hi2c1) != HAL_OK)
 80018ba:	4808      	ldr	r0, [pc, #32]	; (80018dc <BSP_I2C1_DeInit+0x4c>)
 80018bc:	f005 fece 	bl	800765c <HAL_I2C_DeInit>
 80018c0:	4603      	mov	r3, r0
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d002      	beq.n	80018cc <BSP_I2C1_DeInit+0x3c>
      {
        ret = BSP_ERROR_BUS_FAILURE;
 80018c6:	f06f 0307 	mvn.w	r3, #7
 80018ca:	607b      	str	r3, [r7, #4]
      }
    }
  }
  return ret;
 80018cc:	687b      	ldr	r3, [r7, #4]
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	3708      	adds	r7, #8
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	20016d74 	.word	0x20016d74
 80018dc:	20016d20 	.word	0x20016d20

080018e0 <BSP_I2C1_WriteReg>:
  * @param  Length Data Length
  * @retval BSP status
  */

int32_t BSP_I2C1_WriteReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b08a      	sub	sp, #40	; 0x28
 80018e4:	af04      	add	r7, sp, #16
 80018e6:	60ba      	str	r2, [r7, #8]
 80018e8:	461a      	mov	r2, r3
 80018ea:	4603      	mov	r3, r0
 80018ec:	81fb      	strh	r3, [r7, #14]
 80018ee:	460b      	mov	r3, r1
 80018f0:	81bb      	strh	r3, [r7, #12]
 80018f2:	4613      	mov	r3, r2
 80018f4:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 80018f6:	2300      	movs	r3, #0
 80018f8:	617b      	str	r3, [r7, #20]

  if (HAL_I2C_Mem_Write(&hi2c1, DevAddr,Reg, I2C_MEMADD_SIZE_8BIT,pData, Length, BUS_I2C1_POLL_TIMEOUT) != HAL_OK)
 80018fa:	89ba      	ldrh	r2, [r7, #12]
 80018fc:	89f9      	ldrh	r1, [r7, #14]
 80018fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001902:	9302      	str	r3, [sp, #8]
 8001904:	88fb      	ldrh	r3, [r7, #6]
 8001906:	9301      	str	r3, [sp, #4]
 8001908:	68bb      	ldr	r3, [r7, #8]
 800190a:	9300      	str	r3, [sp, #0]
 800190c:	2301      	movs	r3, #1
 800190e:	480c      	ldr	r0, [pc, #48]	; (8001940 <BSP_I2C1_WriteReg+0x60>)
 8001910:	f005 fee8 	bl	80076e4 <HAL_I2C_Mem_Write>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d00c      	beq.n	8001934 <BSP_I2C1_WriteReg+0x54>
  {
    if (HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF)
 800191a:	4809      	ldr	r0, [pc, #36]	; (8001940 <BSP_I2C1_WriteReg+0x60>)
 800191c:	f006 fa10 	bl	8007d40 <HAL_I2C_GetError>
 8001920:	4603      	mov	r3, r0
 8001922:	2b04      	cmp	r3, #4
 8001924:	d103      	bne.n	800192e <BSP_I2C1_WriteReg+0x4e>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 8001926:	f06f 0365 	mvn.w	r3, #101	; 0x65
 800192a:	617b      	str	r3, [r7, #20]
 800192c:	e002      	b.n	8001934 <BSP_I2C1_WriteReg+0x54>
    }
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
 800192e:	f06f 0303 	mvn.w	r3, #3
 8001932:	617b      	str	r3, [r7, #20]
    }
  }
  return ret;
 8001934:	697b      	ldr	r3, [r7, #20]
}
 8001936:	4618      	mov	r0, r3
 8001938:	3718      	adds	r7, #24
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	20016d20 	.word	0x20016d20

08001944 <BSP_I2C1_ReadReg>:
  * @param  pData  Pointer to data buffer to read
  * @param  Length Data Length
  * @retval BSP status
  */
int32_t  BSP_I2C1_ReadReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b08a      	sub	sp, #40	; 0x28
 8001948:	af04      	add	r7, sp, #16
 800194a:	60ba      	str	r2, [r7, #8]
 800194c:	461a      	mov	r2, r3
 800194e:	4603      	mov	r3, r0
 8001950:	81fb      	strh	r3, [r7, #14]
 8001952:	460b      	mov	r3, r1
 8001954:	81bb      	strh	r3, [r7, #12]
 8001956:	4613      	mov	r3, r2
 8001958:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 800195a:	2300      	movs	r3, #0
 800195c:	617b      	str	r3, [r7, #20]

  if (HAL_I2C_Mem_Read(&hi2c1, DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, BUS_I2C1_POLL_TIMEOUT) != HAL_OK)
 800195e:	89ba      	ldrh	r2, [r7, #12]
 8001960:	89f9      	ldrh	r1, [r7, #14]
 8001962:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001966:	9302      	str	r3, [sp, #8]
 8001968:	88fb      	ldrh	r3, [r7, #6]
 800196a:	9301      	str	r3, [sp, #4]
 800196c:	68bb      	ldr	r3, [r7, #8]
 800196e:	9300      	str	r3, [sp, #0]
 8001970:	2301      	movs	r3, #1
 8001972:	480c      	ldr	r0, [pc, #48]	; (80019a4 <BSP_I2C1_ReadReg+0x60>)
 8001974:	f005 ffb0 	bl	80078d8 <HAL_I2C_Mem_Read>
 8001978:	4603      	mov	r3, r0
 800197a:	2b00      	cmp	r3, #0
 800197c:	d00c      	beq.n	8001998 <BSP_I2C1_ReadReg+0x54>
  {
    if (HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF)
 800197e:	4809      	ldr	r0, [pc, #36]	; (80019a4 <BSP_I2C1_ReadReg+0x60>)
 8001980:	f006 f9de 	bl	8007d40 <HAL_I2C_GetError>
 8001984:	4603      	mov	r3, r0
 8001986:	2b04      	cmp	r3, #4
 8001988:	d103      	bne.n	8001992 <BSP_I2C1_ReadReg+0x4e>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 800198a:	f06f 0365 	mvn.w	r3, #101	; 0x65
 800198e:	617b      	str	r3, [r7, #20]
 8001990:	e002      	b.n	8001998 <BSP_I2C1_ReadReg+0x54>
    }
    else
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8001992:	f06f 0303 	mvn.w	r3, #3
 8001996:	617b      	str	r3, [r7, #20]
    }
  }
  return ret;
 8001998:	697b      	ldr	r3, [r7, #20]
}
 800199a:	4618      	mov	r0, r3
 800199c:	3718      	adds	r7, #24
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	20016d20 	.word	0x20016d20

080019a8 <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 80019a8:	b580      	push	{r7, lr}
 80019aa:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80019ac:	f005 f936 	bl	8006c1c <HAL_GetTick>
 80019b0:	4603      	mov	r3, r0
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	bd80      	pop	{r7, pc}
	...

080019b8 <MX_I2C1_Init>:

/* I2C1 init function */

__weak HAL_StatusTypeDef MX_I2C1_Init(I2C_HandleTypeDef* hi2c)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b084      	sub	sp, #16
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80019c0:	2300      	movs	r3, #0
 80019c2:	73fb      	strb	r3, [r7, #15]

  hi2c->Instance = I2C1;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	4a14      	ldr	r2, [pc, #80]	; (8001a18 <MX_I2C1_Init+0x60>)
 80019c8:	601a      	str	r2, [r3, #0]
  hi2c->Init.ClockSpeed = 400000;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	4a13      	ldr	r2, [pc, #76]	; (8001a1c <MX_I2C1_Init+0x64>)
 80019ce:	605a      	str	r2, [r3, #4]
  hi2c->Init.DutyCycle = I2C_DUTYCYCLE_2;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	2200      	movs	r2, #0
 80019d4:	609a      	str	r2, [r3, #8]
  hi2c->Init.OwnAddress1 = 0;
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	2200      	movs	r2, #0
 80019da:	60da      	str	r2, [r3, #12]
  hi2c->Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80019e2:	611a      	str	r2, [r3, #16]
  hi2c->Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2200      	movs	r2, #0
 80019e8:	615a      	str	r2, [r3, #20]
  hi2c->Init.OwnAddress2 = 0;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	2200      	movs	r2, #0
 80019ee:	619a      	str	r2, [r3, #24]
  hi2c->Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	2200      	movs	r2, #0
 80019f4:	61da      	str	r2, [r3, #28]
  hi2c->Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	2200      	movs	r2, #0
 80019fa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(hi2c) != HAL_OK)
 80019fc:	6878      	ldr	r0, [r7, #4]
 80019fe:	f005 fce9 	bl	80073d4 <HAL_I2C_Init>
 8001a02:	4603      	mov	r3, r0
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d001      	beq.n	8001a0c <MX_I2C1_Init+0x54>
  {
    ret = HAL_ERROR;
 8001a08:	2301      	movs	r3, #1
 8001a0a:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8001a0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a0e:	4618      	mov	r0, r3
 8001a10:	3710      	adds	r7, #16
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	40005400 	.word	0x40005400
 8001a1c:	00061a80 	.word	0x00061a80

08001a20 <I2C1_MspInit>:

static void I2C1_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b08a      	sub	sp, #40	; 0x28
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a28:	2300      	movs	r3, #0
 8001a2a:	613b      	str	r3, [r7, #16]
 8001a2c:	4b1f      	ldr	r3, [pc, #124]	; (8001aac <I2C1_MspInit+0x8c>)
 8001a2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a30:	4a1e      	ldr	r2, [pc, #120]	; (8001aac <I2C1_MspInit+0x8c>)
 8001a32:	f043 0302 	orr.w	r3, r3, #2
 8001a36:	6313      	str	r3, [r2, #48]	; 0x30
 8001a38:	4b1c      	ldr	r3, [pc, #112]	; (8001aac <I2C1_MspInit+0x8c>)
 8001a3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a3c:	f003 0302 	and.w	r3, r3, #2
 8001a40:	613b      	str	r3, [r7, #16]
 8001a42:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = BUS_I2C1_SCL_GPIO_PIN;
 8001a44:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a4a:	2312      	movs	r3, #18
 8001a4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a52:	2303      	movs	r3, #3
 8001a54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_I2C1_SCL_GPIO_AF;
 8001a56:	2304      	movs	r3, #4
 8001a58:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_I2C1_SCL_GPIO_PORT, &GPIO_InitStruct);
 8001a5a:	f107 0314 	add.w	r3, r7, #20
 8001a5e:	4619      	mov	r1, r3
 8001a60:	4813      	ldr	r0, [pc, #76]	; (8001ab0 <I2C1_MspInit+0x90>)
 8001a62:	f005 fa1d 	bl	8006ea0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_I2C1_SDA_GPIO_PIN;
 8001a66:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a6c:	2312      	movs	r3, #18
 8001a6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a70:	2300      	movs	r3, #0
 8001a72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a74:	2303      	movs	r3, #3
 8001a76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_I2C1_SDA_GPIO_AF;
 8001a78:	2304      	movs	r3, #4
 8001a7a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_I2C1_SDA_GPIO_PORT, &GPIO_InitStruct);
 8001a7c:	f107 0314 	add.w	r3, r7, #20
 8001a80:	4619      	mov	r1, r3
 8001a82:	480b      	ldr	r0, [pc, #44]	; (8001ab0 <I2C1_MspInit+0x90>)
 8001a84:	f005 fa0c 	bl	8006ea0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a88:	2300      	movs	r3, #0
 8001a8a:	60fb      	str	r3, [r7, #12]
 8001a8c:	4b07      	ldr	r3, [pc, #28]	; (8001aac <I2C1_MspInit+0x8c>)
 8001a8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a90:	4a06      	ldr	r2, [pc, #24]	; (8001aac <I2C1_MspInit+0x8c>)
 8001a92:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001a96:	6413      	str	r3, [r2, #64]	; 0x40
 8001a98:	4b04      	ldr	r3, [pc, #16]	; (8001aac <I2C1_MspInit+0x8c>)
 8001a9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a9c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001aa0:	60fb      	str	r3, [r7, #12]
 8001aa2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
}
 8001aa4:	bf00      	nop
 8001aa6:	3728      	adds	r7, #40	; 0x28
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}
 8001aac:	40023800 	.word	0x40023800
 8001ab0:	40020400 	.word	0x40020400

08001ab4 <I2C1_MspDeInit>:

static void I2C1_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b082      	sub	sp, #8
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8001abc:	4b09      	ldr	r3, [pc, #36]	; (8001ae4 <I2C1_MspDeInit+0x30>)
 8001abe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ac0:	4a08      	ldr	r2, [pc, #32]	; (8001ae4 <I2C1_MspDeInit+0x30>)
 8001ac2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001ac6:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(BUS_I2C1_SCL_GPIO_PORT, BUS_I2C1_SCL_GPIO_PIN);
 8001ac8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001acc:	4806      	ldr	r0, [pc, #24]	; (8001ae8 <I2C1_MspDeInit+0x34>)
 8001ace:	f005 fb6b 	bl	80071a8 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(BUS_I2C1_SDA_GPIO_PORT, BUS_I2C1_SDA_GPIO_PIN);
 8001ad2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001ad6:	4804      	ldr	r0, [pc, #16]	; (8001ae8 <I2C1_MspDeInit+0x34>)
 8001ad8:	f005 fb66 	bl	80071a8 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
}
 8001adc:	bf00      	nop
 8001ade:	3708      	adds	r7, #8
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	40023800 	.word	0x40023800
 8001ae8:	40020400 	.word	0x40020400

08001aec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b086      	sub	sp, #24
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001af4:	4a14      	ldr	r2, [pc, #80]	; (8001b48 <_sbrk+0x5c>)
 8001af6:	4b15      	ldr	r3, [pc, #84]	; (8001b4c <_sbrk+0x60>)
 8001af8:	1ad3      	subs	r3, r2, r3
 8001afa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b00:	4b13      	ldr	r3, [pc, #76]	; (8001b50 <_sbrk+0x64>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d102      	bne.n	8001b0e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b08:	4b11      	ldr	r3, [pc, #68]	; (8001b50 <_sbrk+0x64>)
 8001b0a:	4a12      	ldr	r2, [pc, #72]	; (8001b54 <_sbrk+0x68>)
 8001b0c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b0e:	4b10      	ldr	r3, [pc, #64]	; (8001b50 <_sbrk+0x64>)
 8001b10:	681a      	ldr	r2, [r3, #0]
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	4413      	add	r3, r2
 8001b16:	693a      	ldr	r2, [r7, #16]
 8001b18:	429a      	cmp	r2, r3
 8001b1a:	d207      	bcs.n	8001b2c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b1c:	f00b fd3c 	bl	800d598 <__errno>
 8001b20:	4603      	mov	r3, r0
 8001b22:	220c      	movs	r2, #12
 8001b24:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b26:	f04f 33ff 	mov.w	r3, #4294967295
 8001b2a:	e009      	b.n	8001b40 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b2c:	4b08      	ldr	r3, [pc, #32]	; (8001b50 <_sbrk+0x64>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b32:	4b07      	ldr	r3, [pc, #28]	; (8001b50 <_sbrk+0x64>)
 8001b34:	681a      	ldr	r2, [r3, #0]
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	4413      	add	r3, r2
 8001b3a:	4a05      	ldr	r2, [pc, #20]	; (8001b50 <_sbrk+0x64>)
 8001b3c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b3e:	68fb      	ldr	r3, [r7, #12]
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	3718      	adds	r7, #24
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	20018000 	.word	0x20018000
 8001b4c:	00000400 	.word	0x00000400
 8001b50:	20016d78 	.word	0x20016d78
 8001b54:	200170c0 	.word	0x200170c0

08001b58 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b5c:	4b06      	ldr	r3, [pc, #24]	; (8001b78 <SystemInit+0x20>)
 8001b5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b62:	4a05      	ldr	r2, [pc, #20]	; (8001b78 <SystemInit+0x20>)
 8001b64:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b68:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b6c:	bf00      	nop
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b74:	4770      	bx	lr
 8001b76:	bf00      	nop
 8001b78:	e000ed00 	.word	0xe000ed00

08001b7c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001b7c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001bb4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b80:	480d      	ldr	r0, [pc, #52]	; (8001bb8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001b82:	490e      	ldr	r1, [pc, #56]	; (8001bbc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001b84:	4a0e      	ldr	r2, [pc, #56]	; (8001bc0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001b86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b88:	e002      	b.n	8001b90 <LoopCopyDataInit>

08001b8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b8e:	3304      	adds	r3, #4

08001b90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b94:	d3f9      	bcc.n	8001b8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b96:	4a0b      	ldr	r2, [pc, #44]	; (8001bc4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001b98:	4c0b      	ldr	r4, [pc, #44]	; (8001bc8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001b9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b9c:	e001      	b.n	8001ba2 <LoopFillZerobss>

08001b9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ba0:	3204      	adds	r2, #4

08001ba2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ba2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ba4:	d3fb      	bcc.n	8001b9e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001ba6:	f7ff ffd7 	bl	8001b58 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001baa:	f00b fcfb 	bl	800d5a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001bae:	f7ff f9f3 	bl	8000f98 <main>
  bx  lr    
 8001bb2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001bb4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001bb8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bbc:	2000015c 	.word	0x2000015c
  ldr r2, =_sidata
 8001bc0:	0800e488 	.word	0x0800e488
  ldr r2, =_sbss
 8001bc4:	2000015c 	.word	0x2000015c
  ldr r4, =_ebss
 8001bc8:	200170bc 	.word	0x200170bc

08001bcc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001bcc:	e7fe      	b.n	8001bcc <ADC_IRQHandler>
	...

08001bd0 <LIS2DW12_RegisterBusIO>:
  * @brief  Register Component Bus IO operations
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DW12_RegisterBusIO(LIS2DW12_Object_t *pObj, LIS2DW12_IO_t *pIO)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b084      	sub	sp, #16
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
 8001bd8:	6039      	str	r1, [r7, #0]
  int32_t ret = LIS2DW12_OK;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d103      	bne.n	8001bec <LIS2DW12_RegisterBusIO+0x1c>
  {
    ret = LIS2DW12_ERROR;
 8001be4:	f04f 33ff 	mov.w	r3, #4294967295
 8001be8:	60fb      	str	r3, [r7, #12]
 8001bea:	e051      	b.n	8001c90 <LIS2DW12_RegisterBusIO+0xc0>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	681a      	ldr	r2, [r3, #0]
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	685a      	ldr	r2, [r3, #4]
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	689a      	ldr	r2, [r3, #8]
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	7b1a      	ldrb	r2, [r3, #12]
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	691a      	ldr	r2, [r3, #16]
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	695a      	ldr	r2, [r3, #20]
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	699a      	ldr	r2, [r3, #24]
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	4a1d      	ldr	r2, [pc, #116]	; (8001c9c <LIS2DW12_RegisterBusIO+0xcc>)
 8001c28:	625a      	str	r2, [r3, #36]	; 0x24
    pObj->Ctx.write_reg = WriteRegWrap;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	4a1c      	ldr	r2, [pc, #112]	; (8001ca0 <LIS2DW12_RegisterBusIO+0xd0>)
 8001c2e:	621a      	str	r2, [r3, #32]
    pObj->Ctx.mdelay    = pIO->Delay;
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	69da      	ldr	r2, [r3, #28]
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	629a      	str	r2, [r3, #40]	; 0x28
    pObj->Ctx.handle   = pObj;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	687a      	ldr	r2, [r7, #4]
 8001c3c:	62da      	str	r2, [r3, #44]	; 0x2c

    if (pObj->IO.Init == NULL)
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d103      	bne.n	8001c4e <LIS2DW12_RegisterBusIO+0x7e>
    {
      ret = LIS2DW12_ERROR;
 8001c46:	f04f 33ff 	mov.w	r3, #4294967295
 8001c4a:	60fb      	str	r3, [r7, #12]
 8001c4c:	e020      	b.n	8001c90 <LIS2DW12_RegisterBusIO+0xc0>
    }
    else if (pObj->IO.Init() != LIS2DW12_OK)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	4798      	blx	r3
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d003      	beq.n	8001c62 <LIS2DW12_RegisterBusIO+0x92>
    {
      ret = LIS2DW12_ERROR;
 8001c5a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c5e:	60fb      	str	r3, [r7, #12]
 8001c60:	e016      	b.n	8001c90 <LIS2DW12_RegisterBusIO+0xc0>
    }
    else
    {
      if (pObj->IO.BusType == LIS2DW12_SPI_3WIRES_BUS) /* SPI 3-Wires */
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	689b      	ldr	r3, [r3, #8]
 8001c66:	2b02      	cmp	r3, #2
 8001c68:	d112      	bne.n	8001c90 <LIS2DW12_RegisterBusIO+0xc0>
      {
        /* Enable the SPI 3-Wires support only the first time */
        if (pObj->is_initialized == 0U)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d10d      	bne.n	8001c90 <LIS2DW12_RegisterBusIO+0xc0>
        {
          /* Enable SPI 3-Wires on the component */
          uint8_t data = 0x05;
 8001c74:	2305      	movs	r3, #5
 8001c76:	72fb      	strb	r3, [r7, #11]

          if (LIS2DW12_Write_Reg(pObj, LIS2DW12_CTRL2, data) != LIS2DW12_OK)
 8001c78:	7afb      	ldrb	r3, [r7, #11]
 8001c7a:	461a      	mov	r2, r3
 8001c7c:	2121      	movs	r1, #33	; 0x21
 8001c7e:	6878      	ldr	r0, [r7, #4]
 8001c80:	f000 fd87 	bl	8002792 <LIS2DW12_Write_Reg>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d002      	beq.n	8001c90 <LIS2DW12_RegisterBusIO+0xc0>
          {
            ret = LIS2DW12_ERROR;
 8001c8a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c8e:	60fb      	str	r3, [r7, #12]
        }
      }
    }
  }

  return ret;
 8001c90:	68fb      	ldr	r3, [r7, #12]
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	3710      	adds	r7, #16
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	08002b25 	.word	0x08002b25
 8001ca0:	08002b5b 	.word	0x08002b5b

08001ca4 <LIS2DW12_Init>:
  * @brief  Initialize the LIS2DW12 sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DW12_Init(LIS2DW12_Object_t *pObj)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  /* Enable register address automatically incremented during a multiple byte
  access with a serial interface. */
  if (lis2dw12_auto_increment_set(&(pObj->Ctx), PROPERTY_ENABLE) != LIS2DW12_OK)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	3320      	adds	r3, #32
 8001cb0:	2101      	movs	r1, #1
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f001 fa94 	bl	80031e0 <lis2dw12_auto_increment_set>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d002      	beq.n	8001cc4 <LIS2DW12_Init+0x20>
  {
    return LIS2DW12_ERROR;
 8001cbe:	f04f 33ff 	mov.w	r3, #4294967295
 8001cc2:	e04b      	b.n	8001d5c <LIS2DW12_Init+0xb8>
  }

  /* Enable BDU */
  if (lis2dw12_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LIS2DW12_OK)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	3320      	adds	r3, #32
 8001cc8:	2101      	movs	r1, #1
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f001 f9a8 	bl	8003020 <lis2dw12_block_data_update_set>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d002      	beq.n	8001cdc <LIS2DW12_Init+0x38>
  {
    return LIS2DW12_ERROR;
 8001cd6:	f04f 33ff 	mov.w	r3, #4294967295
 8001cda:	e03f      	b.n	8001d5c <LIS2DW12_Init+0xb8>
  }

  /* FIFO mode selection */
  if (lis2dw12_fifo_mode_set(&(pObj->Ctx), LIS2DW12_BYPASS_MODE) != LIS2DW12_OK)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	3320      	adds	r3, #32
 8001ce0:	2100      	movs	r1, #0
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f001 faa2 	bl	800322c <lis2dw12_fifo_mode_set>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d002      	beq.n	8001cf4 <LIS2DW12_Init+0x50>
  {
    return LIS2DW12_ERROR;
 8001cee:	f04f 33ff 	mov.w	r3, #4294967295
 8001cf2:	e033      	b.n	8001d5c <LIS2DW12_Init+0xb8>
  }

  /* Power mode selection */
  if (lis2dw12_power_mode_set(&(pObj->Ctx), LIS2DW12_HIGH_PERFORMANCE) != LIS2DW12_OK)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	3320      	adds	r3, #32
 8001cf8:	2104      	movs	r1, #4
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f000 ff78 	bl	8002bf0 <lis2dw12_power_mode_set>
 8001d00:	4603      	mov	r3, r0
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d002      	beq.n	8001d0c <LIS2DW12_Init+0x68>
  {
    return LIS2DW12_ERROR;
 8001d06:	f04f 33ff 	mov.w	r3, #4294967295
 8001d0a:	e027      	b.n	8001d5c <LIS2DW12_Init+0xb8>
  }

  /* Select default output data rate. */
  pObj->acc_odr = 100.0f;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	4a15      	ldr	r2, [pc, #84]	; (8001d64 <LIS2DW12_Init+0xc0>)
 8001d10:	635a      	str	r2, [r3, #52]	; 0x34
  /* Select default operating mode. */
  pObj->acc_operating_mode = LIS2DW12_HIGH_PERFORMANCE_MODE;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2200      	movs	r2, #0
 8001d16:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  /* Select default low noise (disabled). */
  pObj->acc_low_noise = LIS2DW12_LOW_NOISE_DISABLE;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Output data rate selection - power down. */
  if (lis2dw12_data_rate_set(&(pObj->Ctx), LIS2DW12_XL_ODR_OFF) != LIS2DW12_OK)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	3320      	adds	r3, #32
 8001d26:	2100      	movs	r1, #0
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f001 f869 	bl	8002e00 <lis2dw12_data_rate_set>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d002      	beq.n	8001d3a <LIS2DW12_Init+0x96>
  {
    return LIS2DW12_ERROR;
 8001d34:	f04f 33ff 	mov.w	r3, #4294967295
 8001d38:	e010      	b.n	8001d5c <LIS2DW12_Init+0xb8>
  }

  /* Full scale selection. */
  if (lis2dw12_full_scale_set(&(pObj->Ctx), LIS2DW12_2g) != LIS2DW12_OK)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	3320      	adds	r3, #32
 8001d3e:	2100      	movs	r1, #0
 8001d40:	4618      	mov	r0, r3
 8001d42:	f001 f993 	bl	800306c <lis2dw12_full_scale_set>
 8001d46:	4603      	mov	r3, r0
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d002      	beq.n	8001d52 <LIS2DW12_Init+0xae>
  {
    return LIS2DW12_ERROR;
 8001d4c:	f04f 33ff 	mov.w	r3, #4294967295
 8001d50:	e004      	b.n	8001d5c <LIS2DW12_Init+0xb8>
  }

  pObj->is_initialized = 1;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	2201      	movs	r2, #1
 8001d56:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return LIS2DW12_OK;
 8001d5a:	2300      	movs	r3, #0
}
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	3708      	adds	r7, #8
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	42c80000 	.word	0x42c80000

08001d68 <LIS2DW12_DeInit>:
  * @brief  Deinitialize the LIS2DW12 sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DW12_DeInit(LIS2DW12_Object_t *pObj)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b082      	sub	sp, #8
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
  /* Disable the component */
  if (LIS2DW12_ACC_Disable(pObj) != LIS2DW12_OK)
 8001d70:	6878      	ldr	r0, [r7, #4]
 8001d72:	f000 f888 	bl	8001e86 <LIS2DW12_ACC_Disable>
 8001d76:	4603      	mov	r3, r0
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d002      	beq.n	8001d82 <LIS2DW12_DeInit+0x1a>
  {
    return LIS2DW12_ERROR;
 8001d7c:	f04f 33ff 	mov.w	r3, #4294967295
 8001d80:	e010      	b.n	8001da4 <LIS2DW12_DeInit+0x3c>
  }

  /* Reset output data rate. */
  pObj->acc_odr = 0.0f;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	f04f 0200 	mov.w	r2, #0
 8001d88:	635a      	str	r2, [r3, #52]	; 0x34
  /* Reset operating mode to default value. */
  pObj->acc_operating_mode = LIS2DW12_HIGH_PERFORMANCE_MODE;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  /* Reset low noise to default value (disabled). */
  pObj->acc_low_noise = LIS2DW12_LOW_NOISE_DISABLE;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	2200      	movs	r2, #0
 8001d96:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pObj->is_initialized = 0;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return LIS2DW12_OK;
 8001da2:	2300      	movs	r3, #0
}
 8001da4:	4618      	mov	r0, r3
 8001da6:	3708      	adds	r7, #8
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}

08001dac <LIS2DW12_ReadID>:
  * @param  pObj the device pObj
  * @param  Id the WHO_AM_I value
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DW12_ReadID(LIS2DW12_Object_t *pObj, uint8_t *Id)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b082      	sub	sp, #8
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
 8001db4:	6039      	str	r1, [r7, #0]
  if (lis2dw12_device_id_get(&(pObj->Ctx), Id) != LIS2DW12_OK)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	3320      	adds	r3, #32
 8001dba:	6839      	ldr	r1, [r7, #0]
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f001 f9fe 	bl	80031be <lis2dw12_device_id_get>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d002      	beq.n	8001dce <LIS2DW12_ReadID+0x22>
  {
    return LIS2DW12_ERROR;
 8001dc8:	f04f 33ff 	mov.w	r3, #4294967295
 8001dcc:	e000      	b.n	8001dd0 <LIS2DW12_ReadID+0x24>
  }

  return LIS2DW12_OK;
 8001dce:	2300      	movs	r3, #0
}
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	3708      	adds	r7, #8
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}

08001dd8 <LIS2DW12_GetCapabilities>:
  * @param  pObj Component object pointer
  * @param  Capabilities pointer to LIS2DW12 sensor capabilities
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DW12_GetCapabilities(LIS2DW12_Object_t *pObj, LIS2DW12_Capabilities_t *Capabilities)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b083      	sub	sp, #12
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
 8001de0:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Acc          = 1;
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	2201      	movs	r2, #1
 8001de6:	701a      	strb	r2, [r3, #0]
  Capabilities->Gyro         = 0;
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	2200      	movs	r2, #0
 8001dec:	705a      	strb	r2, [r3, #1]
  Capabilities->Magneto      = 0;
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	2200      	movs	r2, #0
 8001df2:	709a      	strb	r2, [r3, #2]
  Capabilities->LowPower     = 0;
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	2200      	movs	r2, #0
 8001df8:	70da      	strb	r2, [r3, #3]
  Capabilities->GyroMaxFS    = 0;
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	605a      	str	r2, [r3, #4]
  Capabilities->AccMaxFS     = 16;
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	2210      	movs	r2, #16
 8001e04:	609a      	str	r2, [r3, #8]
  Capabilities->MagMaxFS     = 0;
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	2200      	movs	r2, #0
 8001e0a:	60da      	str	r2, [r3, #12]
  Capabilities->GyroMaxOdr   = 0.0f;
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	f04f 0200 	mov.w	r2, #0
 8001e12:	611a      	str	r2, [r3, #16]
  Capabilities->AccMaxOdr    = 1600.0f;
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	4a06      	ldr	r2, [pc, #24]	; (8001e30 <LIS2DW12_GetCapabilities+0x58>)
 8001e18:	615a      	str	r2, [r3, #20]
  Capabilities->MagMaxOdr    = 0.0f;
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	f04f 0200 	mov.w	r2, #0
 8001e20:	619a      	str	r2, [r3, #24]
  return LIS2DW12_OK;
 8001e22:	2300      	movs	r3, #0
}
 8001e24:	4618      	mov	r0, r3
 8001e26:	370c      	adds	r7, #12
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2e:	4770      	bx	lr
 8001e30:	44c80000 	.word	0x44c80000

08001e34 <LIS2DW12_ACC_Enable>:
  * @brief  Enable the LIS2DW12 accelerometer sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DW12_ACC_Enable(LIS2DW12_Object_t *pObj)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b082      	sub	sp, #8
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->acc_is_enabled == 1U)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8001e42:	2b01      	cmp	r3, #1
 8001e44:	d101      	bne.n	8001e4a <LIS2DW12_ACC_Enable+0x16>
  {
    return LIS2DW12_OK;
 8001e46:	2300      	movs	r3, #0
 8001e48:	e019      	b.n	8001e7e <LIS2DW12_ACC_Enable+0x4a>
  }

  /* Output data rate selection. */
  if (LIS2DW12_ACC_SetOutputDataRate_When_Enabled(pObj, pObj->acc_odr, pObj->acc_operating_mode,
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	f893 1038 	ldrb.w	r1, [r3, #56]	; 0x38
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001e5c:	461a      	mov	r2, r3
 8001e5e:	eeb0 0a67 	vmov.f32	s0, s15
 8001e62:	6878      	ldr	r0, [r7, #4]
 8001e64:	f000 fcb0 	bl	80027c8 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d002      	beq.n	8001e74 <LIS2DW12_ACC_Enable+0x40>
                                                  pObj->acc_low_noise) != LIS2DW12_OK)
  {
    return LIS2DW12_ERROR;
 8001e6e:	f04f 33ff 	mov.w	r3, #4294967295
 8001e72:	e004      	b.n	8001e7e <LIS2DW12_ACC_Enable+0x4a>
  }

  pObj->acc_is_enabled = 1;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2201      	movs	r2, #1
 8001e78:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

  return LIS2DW12_OK;
 8001e7c:	2300      	movs	r3, #0
}
 8001e7e:	4618      	mov	r0, r3
 8001e80:	3708      	adds	r7, #8
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}

08001e86 <LIS2DW12_ACC_Disable>:
  * @brief  Disable the LIS2DW12 accelerometer sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DW12_ACC_Disable(LIS2DW12_Object_t *pObj)
{
 8001e86:	b580      	push	{r7, lr}
 8001e88:	b082      	sub	sp, #8
 8001e8a:	af00      	add	r7, sp, #0
 8001e8c:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->acc_is_enabled == 0U)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d101      	bne.n	8001e9c <LIS2DW12_ACC_Disable+0x16>
  {
    return LIS2DW12_OK;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	e010      	b.n	8001ebe <LIS2DW12_ACC_Disable+0x38>
  }

  /* Output data rate selection - power down. */
  if (lis2dw12_data_rate_set(&(pObj->Ctx), LIS2DW12_XL_ODR_OFF) != LIS2DW12_OK)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	3320      	adds	r3, #32
 8001ea0:	2100      	movs	r1, #0
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	f000 ffac 	bl	8002e00 <lis2dw12_data_rate_set>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d002      	beq.n	8001eb4 <LIS2DW12_ACC_Disable+0x2e>
  {
    return LIS2DW12_ERROR;
 8001eae:	f04f 33ff 	mov.w	r3, #4294967295
 8001eb2:	e004      	b.n	8001ebe <LIS2DW12_ACC_Disable+0x38>
  }

  pObj->acc_is_enabled = 0;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

  return LIS2DW12_OK;
 8001ebc:	2300      	movs	r3, #0
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	3708      	adds	r7, #8
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
	...

08001ec8 <LIS2DW12_ACC_GetSensitivity>:
  * @param  pObj the device pObj
  * @param  Sensitivity pointer
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DW12_ACC_GetSensitivity(LIS2DW12_Object_t *pObj, float *Sensitivity)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b084      	sub	sp, #16
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
 8001ed0:	6039      	str	r1, [r7, #0]
  int32_t ret = LIS2DW12_OK;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	60fb      	str	r3, [r7, #12]
  lis2dw12_fs_t full_scale;
  lis2dw12_mode_t mode;

  /* Read actual full scale selection from sensor. */
  if (lis2dw12_full_scale_get(&(pObj->Ctx), &full_scale) != LIS2DW12_OK)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	3320      	adds	r3, #32
 8001eda:	f107 020b 	add.w	r2, r7, #11
 8001ede:	4611      	mov	r1, r2
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f001 f8e9 	bl	80030b8 <lis2dw12_full_scale_get>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d002      	beq.n	8001ef2 <LIS2DW12_ACC_GetSensitivity+0x2a>
  {
    return LIS2DW12_ERROR;
 8001eec:	f04f 33ff 	mov.w	r3, #4294967295
 8001ef0:	e0a0      	b.n	8002034 <LIS2DW12_ACC_GetSensitivity+0x16c>
  }

  /* Read actual power mode selection from sensor. */
  if (lis2dw12_power_mode_get(&(pObj->Ctx), &mode) != LIS2DW12_OK)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	3320      	adds	r3, #32
 8001ef6:	f107 020a 	add.w	r2, r7, #10
 8001efa:	4611      	mov	r1, r2
 8001efc:	4618      	mov	r0, r3
 8001efe:	f000 fec5 	bl	8002c8c <lis2dw12_power_mode_get>
 8001f02:	4603      	mov	r3, r0
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d002      	beq.n	8001f0e <LIS2DW12_ACC_GetSensitivity+0x46>
  {
    return LIS2DW12_ERROR;
 8001f08:	f04f 33ff 	mov.w	r3, #4294967295
 8001f0c:	e092      	b.n	8002034 <LIS2DW12_ACC_GetSensitivity+0x16c>
  }

  switch (mode)
 8001f0e:	7abb      	ldrb	r3, [r7, #10]
 8001f10:	2b1b      	cmp	r3, #27
 8001f12:	f200 8087 	bhi.w	8002024 <LIS2DW12_ACC_GetSensitivity+0x15c>
 8001f16:	a201      	add	r2, pc, #4	; (adr r2, 8001f1c <LIS2DW12_ACC_GetSensitivity+0x54>)
 8001f18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f1c:	08001f8d 	.word	0x08001f8d
 8001f20:	08001fd9 	.word	0x08001fd9
 8001f24:	08001fd9 	.word	0x08001fd9
 8001f28:	08001fd9 	.word	0x08001fd9
 8001f2c:	08001fd9 	.word	0x08001fd9
 8001f30:	08002025 	.word	0x08002025
 8001f34:	08002025 	.word	0x08002025
 8001f38:	08002025 	.word	0x08002025
 8001f3c:	08001f8d 	.word	0x08001f8d
 8001f40:	08001fd9 	.word	0x08001fd9
 8001f44:	08001fd9 	.word	0x08001fd9
 8001f48:	08001fd9 	.word	0x08001fd9
 8001f4c:	08002025 	.word	0x08002025
 8001f50:	08002025 	.word	0x08002025
 8001f54:	08002025 	.word	0x08002025
 8001f58:	08002025 	.word	0x08002025
 8001f5c:	08001f8d 	.word	0x08001f8d
 8001f60:	08001fd9 	.word	0x08001fd9
 8001f64:	08001fd9 	.word	0x08001fd9
 8001f68:	08001fd9 	.word	0x08001fd9
 8001f6c:	08001fd9 	.word	0x08001fd9
 8001f70:	08002025 	.word	0x08002025
 8001f74:	08002025 	.word	0x08002025
 8001f78:	08002025 	.word	0x08002025
 8001f7c:	08001f8d 	.word	0x08001f8d
 8001f80:	08001fd9 	.word	0x08001fd9
 8001f84:	08001fd9 	.word	0x08001fd9
 8001f88:	08001fd9 	.word	0x08001fd9
  {
    case LIS2DW12_CONT_LOW_PWR_12bit:
    case LIS2DW12_SINGLE_LOW_PWR_12bit:
    case LIS2DW12_CONT_LOW_PWR_LOW_NOISE_12bit:
    case LIS2DW12_SINGLE_LOW_LOW_NOISE_PWR_12bit:
      switch (full_scale)
 8001f8c:	7afb      	ldrb	r3, [r7, #11]
 8001f8e:	2b03      	cmp	r3, #3
 8001f90:	d81a      	bhi.n	8001fc8 <LIS2DW12_ACC_GetSensitivity+0x100>
 8001f92:	a201      	add	r2, pc, #4	; (adr r2, 8001f98 <LIS2DW12_ACC_GetSensitivity+0xd0>)
 8001f94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f98:	08001fa9 	.word	0x08001fa9
 8001f9c:	08001fb1 	.word	0x08001fb1
 8001fa0:	08001fb9 	.word	0x08001fb9
 8001fa4:	08001fc1 	.word	0x08001fc1
      {
        case LIS2DW12_2g:
          *Sensitivity = LIS2DW12_ACC_SENSITIVITY_FOR_FS_2G_LOPOW1_MODE;
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	4a24      	ldr	r2, [pc, #144]	; (800203c <LIS2DW12_ACC_GetSensitivity+0x174>)
 8001fac:	601a      	str	r2, [r3, #0]
          break;
 8001fae:	e012      	b.n	8001fd6 <LIS2DW12_ACC_GetSensitivity+0x10e>

        case LIS2DW12_4g:
          *Sensitivity = LIS2DW12_ACC_SENSITIVITY_FOR_FS_4G_LOPOW1_MODE;
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	4a23      	ldr	r2, [pc, #140]	; (8002040 <LIS2DW12_ACC_GetSensitivity+0x178>)
 8001fb4:	601a      	str	r2, [r3, #0]
          break;
 8001fb6:	e00e      	b.n	8001fd6 <LIS2DW12_ACC_GetSensitivity+0x10e>

        case LIS2DW12_8g:
          *Sensitivity = LIS2DW12_ACC_SENSITIVITY_FOR_FS_8G_LOPOW1_MODE;
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	4a22      	ldr	r2, [pc, #136]	; (8002044 <LIS2DW12_ACC_GetSensitivity+0x17c>)
 8001fbc:	601a      	str	r2, [r3, #0]
          break;
 8001fbe:	e00a      	b.n	8001fd6 <LIS2DW12_ACC_GetSensitivity+0x10e>

        case LIS2DW12_16g:
          *Sensitivity = LIS2DW12_ACC_SENSITIVITY_FOR_FS_16G_LOPOW1_MODE;
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	4a21      	ldr	r2, [pc, #132]	; (8002048 <LIS2DW12_ACC_GetSensitivity+0x180>)
 8001fc4:	601a      	str	r2, [r3, #0]
          break;
 8001fc6:	e006      	b.n	8001fd6 <LIS2DW12_ACC_GetSensitivity+0x10e>

        default:
          *Sensitivity = -1.0f;
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	4a20      	ldr	r2, [pc, #128]	; (800204c <LIS2DW12_ACC_GetSensitivity+0x184>)
 8001fcc:	601a      	str	r2, [r3, #0]
          ret = LIS2DW12_ERROR;
 8001fce:	f04f 33ff 	mov.w	r3, #4294967295
 8001fd2:	60fb      	str	r3, [r7, #12]
          break;
 8001fd4:	bf00      	nop
      }
      break;
 8001fd6:	e02c      	b.n	8002032 <LIS2DW12_ACC_GetSensitivity+0x16a>
    case LIS2DW12_CONT_LOW_PWR_LOW_NOISE_3:
    case LIS2DW12_CONT_LOW_PWR_LOW_NOISE_2:
    case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_4:
    case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_3:
    case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_2:
      switch (full_scale)
 8001fd8:	7afb      	ldrb	r3, [r7, #11]
 8001fda:	2b03      	cmp	r3, #3
 8001fdc:	d81a      	bhi.n	8002014 <LIS2DW12_ACC_GetSensitivity+0x14c>
 8001fde:	a201      	add	r2, pc, #4	; (adr r2, 8001fe4 <LIS2DW12_ACC_GetSensitivity+0x11c>)
 8001fe0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fe4:	08001ff5 	.word	0x08001ff5
 8001fe8:	08001ffd 	.word	0x08001ffd
 8001fec:	08002005 	.word	0x08002005
 8001ff0:	0800200d 	.word	0x0800200d
      {
        case LIS2DW12_2g:
          *Sensitivity = LIS2DW12_ACC_SENSITIVITY_FOR_FS_2G_OTHER_MODES;
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	4a16      	ldr	r2, [pc, #88]	; (8002050 <LIS2DW12_ACC_GetSensitivity+0x188>)
 8001ff8:	601a      	str	r2, [r3, #0]
          break;
 8001ffa:	e012      	b.n	8002022 <LIS2DW12_ACC_GetSensitivity+0x15a>

        case LIS2DW12_4g:
          *Sensitivity = LIS2DW12_ACC_SENSITIVITY_FOR_FS_4G_OTHER_MODES;
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	4a15      	ldr	r2, [pc, #84]	; (8002054 <LIS2DW12_ACC_GetSensitivity+0x18c>)
 8002000:	601a      	str	r2, [r3, #0]
          break;
 8002002:	e00e      	b.n	8002022 <LIS2DW12_ACC_GetSensitivity+0x15a>

        case LIS2DW12_8g:
          *Sensitivity = LIS2DW12_ACC_SENSITIVITY_FOR_FS_8G_OTHER_MODES;
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	4a0d      	ldr	r2, [pc, #52]	; (800203c <LIS2DW12_ACC_GetSensitivity+0x174>)
 8002008:	601a      	str	r2, [r3, #0]
          break;
 800200a:	e00a      	b.n	8002022 <LIS2DW12_ACC_GetSensitivity+0x15a>

        case LIS2DW12_16g:
          *Sensitivity = LIS2DW12_ACC_SENSITIVITY_FOR_FS_16G_OTHER_MODES;
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	4a0c      	ldr	r2, [pc, #48]	; (8002040 <LIS2DW12_ACC_GetSensitivity+0x178>)
 8002010:	601a      	str	r2, [r3, #0]
          break;
 8002012:	e006      	b.n	8002022 <LIS2DW12_ACC_GetSensitivity+0x15a>

        default:
          *Sensitivity = -1.0f;
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	4a0d      	ldr	r2, [pc, #52]	; (800204c <LIS2DW12_ACC_GetSensitivity+0x184>)
 8002018:	601a      	str	r2, [r3, #0]
          ret = LIS2DW12_ERROR;
 800201a:	f04f 33ff 	mov.w	r3, #4294967295
 800201e:	60fb      	str	r3, [r7, #12]
          break;
 8002020:	bf00      	nop
      }
      break;
 8002022:	e006      	b.n	8002032 <LIS2DW12_ACC_GetSensitivity+0x16a>

    default:
      *Sensitivity = -1.0f;
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	4a09      	ldr	r2, [pc, #36]	; (800204c <LIS2DW12_ACC_GetSensitivity+0x184>)
 8002028:	601a      	str	r2, [r3, #0]
      ret = LIS2DW12_ERROR;
 800202a:	f04f 33ff 	mov.w	r3, #4294967295
 800202e:	60fb      	str	r3, [r7, #12]
      break;
 8002030:	bf00      	nop
  }

  return ret;
 8002032:	68fb      	ldr	r3, [r7, #12]
}
 8002034:	4618      	mov	r0, r3
 8002036:	3710      	adds	r7, #16
 8002038:	46bd      	mov	sp, r7
 800203a:	bd80      	pop	{r7, pc}
 800203c:	3f79db23 	.word	0x3f79db23
 8002040:	3ff9db23 	.word	0x3ff9db23
 8002044:	4079db23 	.word	0x4079db23
 8002048:	40f9db23 	.word	0x40f9db23
 800204c:	bf800000 	.word	0xbf800000
 8002050:	3e79db23 	.word	0x3e79db23
 8002054:	3ef9db23 	.word	0x3ef9db23

08002058 <LIS2DW12_ACC_GetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr pointer where the output data rate is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DW12_ACC_GetOutputDataRate(LIS2DW12_Object_t *pObj, float *Odr)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b084      	sub	sp, #16
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
 8002060:	6039      	str	r1, [r7, #0]
  int32_t ret = LIS2DW12_OK;
 8002062:	2300      	movs	r3, #0
 8002064:	60fb      	str	r3, [r7, #12]
  lis2dw12_odr_t odr_low_level;
  lis2dw12_mode_t mode;

  /* Get current output data rate. */
  if (lis2dw12_data_rate_get(&(pObj->Ctx), &odr_low_level) != LIS2DW12_OK)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	3320      	adds	r3, #32
 800206a:	f107 020b 	add.w	r2, r7, #11
 800206e:	4611      	mov	r1, r2
 8002070:	4618      	mov	r0, r3
 8002072:	f000 ff0b 	bl	8002e8c <lis2dw12_data_rate_get>
 8002076:	4603      	mov	r3, r0
 8002078:	2b00      	cmp	r3, #0
 800207a:	d002      	beq.n	8002082 <LIS2DW12_ACC_GetOutputDataRate+0x2a>
  {
    return LIS2DW12_ERROR;
 800207c:	f04f 33ff 	mov.w	r3, #4294967295
 8002080:	e1d4      	b.n	800242c <LIS2DW12_ACC_GetOutputDataRate+0x3d4>
  }

  /* Read actual power mode selection from sensor. */
  if (lis2dw12_power_mode_get(&(pObj->Ctx), &mode) != LIS2DW12_OK)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	3320      	adds	r3, #32
 8002086:	f107 020a 	add.w	r2, r7, #10
 800208a:	4611      	mov	r1, r2
 800208c:	4618      	mov	r0, r3
 800208e:	f000 fdfd 	bl	8002c8c <lis2dw12_power_mode_get>
 8002092:	4603      	mov	r3, r0
 8002094:	2b00      	cmp	r3, #0
 8002096:	d002      	beq.n	800209e <LIS2DW12_ACC_GetOutputDataRate+0x46>
  {
    return LIS2DW12_ERROR;
 8002098:	f04f 33ff 	mov.w	r3, #4294967295
 800209c:	e1c6      	b.n	800242c <LIS2DW12_ACC_GetOutputDataRate+0x3d4>
  }

  switch (odr_low_level)
 800209e:	7afb      	ldrb	r3, [r7, #11]
 80020a0:	2b32      	cmp	r3, #50	; 0x32
 80020a2:	f200 81bb 	bhi.w	800241c <LIS2DW12_ACC_GetOutputDataRate+0x3c4>
 80020a6:	a201      	add	r2, pc, #4	; (adr r2, 80020ac <LIS2DW12_ACC_GetOutputDataRate+0x54>)
 80020a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020ac:	08002179 	.word	0x08002179
 80020b0:	08002183 	.word	0x08002183
 80020b4:	08002221 	.word	0x08002221
 80020b8:	08002229 	.word	0x08002229
 80020bc:	08002231 	.word	0x08002231
 80020c0:	08002239 	.word	0x08002239
 80020c4:	08002241 	.word	0x08002241
 80020c8:	08002249 	.word	0x08002249
 80020cc:	080022e5 	.word	0x080022e5
 80020d0:	08002381 	.word	0x08002381
 80020d4:	0800241d 	.word	0x0800241d
 80020d8:	0800241d 	.word	0x0800241d
 80020dc:	0800241d 	.word	0x0800241d
 80020e0:	0800241d 	.word	0x0800241d
 80020e4:	0800241d 	.word	0x0800241d
 80020e8:	0800241d 	.word	0x0800241d
 80020ec:	0800241d 	.word	0x0800241d
 80020f0:	0800241d 	.word	0x0800241d
 80020f4:	08002179 	.word	0x08002179
 80020f8:	0800241d 	.word	0x0800241d
 80020fc:	0800241d 	.word	0x0800241d
 8002100:	0800241d 	.word	0x0800241d
 8002104:	0800241d 	.word	0x0800241d
 8002108:	0800241d 	.word	0x0800241d
 800210c:	0800241d 	.word	0x0800241d
 8002110:	0800241d 	.word	0x0800241d
 8002114:	0800241d 	.word	0x0800241d
 8002118:	0800241d 	.word	0x0800241d
 800211c:	0800241d 	.word	0x0800241d
 8002120:	0800241d 	.word	0x0800241d
 8002124:	0800241d 	.word	0x0800241d
 8002128:	0800241d 	.word	0x0800241d
 800212c:	0800241d 	.word	0x0800241d
 8002130:	0800241d 	.word	0x0800241d
 8002134:	0800241d 	.word	0x0800241d
 8002138:	0800241d 	.word	0x0800241d
 800213c:	0800241d 	.word	0x0800241d
 8002140:	0800241d 	.word	0x0800241d
 8002144:	0800241d 	.word	0x0800241d
 8002148:	0800241d 	.word	0x0800241d
 800214c:	0800241d 	.word	0x0800241d
 8002150:	0800241d 	.word	0x0800241d
 8002154:	0800241d 	.word	0x0800241d
 8002158:	0800241d 	.word	0x0800241d
 800215c:	0800241d 	.word	0x0800241d
 8002160:	0800241d 	.word	0x0800241d
 8002164:	0800241d 	.word	0x0800241d
 8002168:	0800241d 	.word	0x0800241d
 800216c:	0800241d 	.word	0x0800241d
 8002170:	0800241d 	.word	0x0800241d
 8002174:	08002179 	.word	0x08002179
  {
    case LIS2DW12_XL_ODR_OFF:
    case LIS2DW12_XL_SET_SW_TRIG:
    case LIS2DW12_XL_SET_PIN_TRIG:
      *Odr = 0.0f;
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	f04f 0200 	mov.w	r2, #0
 800217e:	601a      	str	r2, [r3, #0]
      break;
 8002180:	e153      	b.n	800242a <LIS2DW12_ACC_GetOutputDataRate+0x3d2>

    case LIS2DW12_XL_ODR_1Hz6_LP_ONLY:
      switch (mode)
 8002182:	7abb      	ldrb	r3, [r7, #10]
 8002184:	2b1b      	cmp	r3, #27
 8002186:	d843      	bhi.n	8002210 <LIS2DW12_ACC_GetOutputDataRate+0x1b8>
 8002188:	a201      	add	r2, pc, #4	; (adr r2, 8002190 <LIS2DW12_ACC_GetOutputDataRate+0x138>)
 800218a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800218e:	bf00      	nop
 8002190:	08002209 	.word	0x08002209
 8002194:	08002209 	.word	0x08002209
 8002198:	08002209 	.word	0x08002209
 800219c:	08002209 	.word	0x08002209
 80021a0:	08002201 	.word	0x08002201
 80021a4:	08002211 	.word	0x08002211
 80021a8:	08002211 	.word	0x08002211
 80021ac:	08002211 	.word	0x08002211
 80021b0:	08002209 	.word	0x08002209
 80021b4:	08002209 	.word	0x08002209
 80021b8:	08002209 	.word	0x08002209
 80021bc:	08002209 	.word	0x08002209
 80021c0:	08002211 	.word	0x08002211
 80021c4:	08002211 	.word	0x08002211
 80021c8:	08002211 	.word	0x08002211
 80021cc:	08002211 	.word	0x08002211
 80021d0:	08002209 	.word	0x08002209
 80021d4:	08002209 	.word	0x08002209
 80021d8:	08002209 	.word	0x08002209
 80021dc:	08002209 	.word	0x08002209
 80021e0:	08002201 	.word	0x08002201
 80021e4:	08002211 	.word	0x08002211
 80021e8:	08002211 	.word	0x08002211
 80021ec:	08002211 	.word	0x08002211
 80021f0:	08002209 	.word	0x08002209
 80021f4:	08002209 	.word	0x08002209
 80021f8:	08002209 	.word	0x08002209
 80021fc:	08002209 	.word	0x08002209
      {
        case LIS2DW12_HIGH_PERFORMANCE:
        case LIS2DW12_HIGH_PERFORMANCE_LOW_NOISE:
          *Odr = 12.5f;
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	4a8c      	ldr	r2, [pc, #560]	; (8002434 <LIS2DW12_ACC_GetOutputDataRate+0x3dc>)
 8002204:	601a      	str	r2, [r3, #0]
          break;
 8002206:	e00a      	b.n	800221e <LIS2DW12_ACC_GetOutputDataRate+0x1c6>
        case LIS2DW12_CONT_LOW_PWR_LOW_NOISE_12bit:
        case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_4:
        case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_3:
        case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_2:
        case LIS2DW12_SINGLE_LOW_LOW_NOISE_PWR_12bit:
          *Odr = 1.6f;
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	4a8b      	ldr	r2, [pc, #556]	; (8002438 <LIS2DW12_ACC_GetOutputDataRate+0x3e0>)
 800220c:	601a      	str	r2, [r3, #0]
          break;
 800220e:	e006      	b.n	800221e <LIS2DW12_ACC_GetOutputDataRate+0x1c6>

        default:
          *Odr = -1.0f;
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	4a8a      	ldr	r2, [pc, #552]	; (800243c <LIS2DW12_ACC_GetOutputDataRate+0x3e4>)
 8002214:	601a      	str	r2, [r3, #0]
          ret = LIS2DW12_ERROR;
 8002216:	f04f 33ff 	mov.w	r3, #4294967295
 800221a:	60fb      	str	r3, [r7, #12]
          break;
 800221c:	bf00      	nop
      }
      break;
 800221e:	e104      	b.n	800242a <LIS2DW12_ACC_GetOutputDataRate+0x3d2>

    case LIS2DW12_XL_ODR_12Hz5:
      *Odr = 12.5f;
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	4a84      	ldr	r2, [pc, #528]	; (8002434 <LIS2DW12_ACC_GetOutputDataRate+0x3dc>)
 8002224:	601a      	str	r2, [r3, #0]
      break;
 8002226:	e100      	b.n	800242a <LIS2DW12_ACC_GetOutputDataRate+0x3d2>

    case LIS2DW12_XL_ODR_25Hz:
      *Odr = 25.0f;
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	4a85      	ldr	r2, [pc, #532]	; (8002440 <LIS2DW12_ACC_GetOutputDataRate+0x3e8>)
 800222c:	601a      	str	r2, [r3, #0]
      break;
 800222e:	e0fc      	b.n	800242a <LIS2DW12_ACC_GetOutputDataRate+0x3d2>

    case LIS2DW12_XL_ODR_50Hz:
      *Odr = 50.0f;
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	4a84      	ldr	r2, [pc, #528]	; (8002444 <LIS2DW12_ACC_GetOutputDataRate+0x3ec>)
 8002234:	601a      	str	r2, [r3, #0]
      break;
 8002236:	e0f8      	b.n	800242a <LIS2DW12_ACC_GetOutputDataRate+0x3d2>

    case LIS2DW12_XL_ODR_100Hz:
      *Odr = 100.0f;
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	4a83      	ldr	r2, [pc, #524]	; (8002448 <LIS2DW12_ACC_GetOutputDataRate+0x3f0>)
 800223c:	601a      	str	r2, [r3, #0]
      break;
 800223e:	e0f4      	b.n	800242a <LIS2DW12_ACC_GetOutputDataRate+0x3d2>

    case LIS2DW12_XL_ODR_200Hz:
      *Odr = 200.0f;
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	4a82      	ldr	r2, [pc, #520]	; (800244c <LIS2DW12_ACC_GetOutputDataRate+0x3f4>)
 8002244:	601a      	str	r2, [r3, #0]
      break;
 8002246:	e0f0      	b.n	800242a <LIS2DW12_ACC_GetOutputDataRate+0x3d2>

    case LIS2DW12_XL_ODR_400Hz:
      switch (mode)
 8002248:	7abb      	ldrb	r3, [r7, #10]
 800224a:	2b1b      	cmp	r3, #27
 800224c:	d842      	bhi.n	80022d4 <LIS2DW12_ACC_GetOutputDataRate+0x27c>
 800224e:	a201      	add	r2, pc, #4	; (adr r2, 8002254 <LIS2DW12_ACC_GetOutputDataRate+0x1fc>)
 8002250:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002254:	080022cd 	.word	0x080022cd
 8002258:	080022cd 	.word	0x080022cd
 800225c:	080022cd 	.word	0x080022cd
 8002260:	080022cd 	.word	0x080022cd
 8002264:	080022c5 	.word	0x080022c5
 8002268:	080022d5 	.word	0x080022d5
 800226c:	080022d5 	.word	0x080022d5
 8002270:	080022d5 	.word	0x080022d5
 8002274:	080022cd 	.word	0x080022cd
 8002278:	080022cd 	.word	0x080022cd
 800227c:	080022cd 	.word	0x080022cd
 8002280:	080022cd 	.word	0x080022cd
 8002284:	080022d5 	.word	0x080022d5
 8002288:	080022d5 	.word	0x080022d5
 800228c:	080022d5 	.word	0x080022d5
 8002290:	080022d5 	.word	0x080022d5
 8002294:	080022cd 	.word	0x080022cd
 8002298:	080022cd 	.word	0x080022cd
 800229c:	080022cd 	.word	0x080022cd
 80022a0:	080022cd 	.word	0x080022cd
 80022a4:	080022c5 	.word	0x080022c5
 80022a8:	080022d5 	.word	0x080022d5
 80022ac:	080022d5 	.word	0x080022d5
 80022b0:	080022d5 	.word	0x080022d5
 80022b4:	080022cd 	.word	0x080022cd
 80022b8:	080022cd 	.word	0x080022cd
 80022bc:	080022cd 	.word	0x080022cd
 80022c0:	080022cd 	.word	0x080022cd
      {
        case LIS2DW12_HIGH_PERFORMANCE:
        case LIS2DW12_HIGH_PERFORMANCE_LOW_NOISE:
          *Odr = 400.0f;
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	4a62      	ldr	r2, [pc, #392]	; (8002450 <LIS2DW12_ACC_GetOutputDataRate+0x3f8>)
 80022c8:	601a      	str	r2, [r3, #0]
          break;
 80022ca:	e00a      	b.n	80022e2 <LIS2DW12_ACC_GetOutputDataRate+0x28a>
        case LIS2DW12_CONT_LOW_PWR_LOW_NOISE_12bit:
        case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_4:
        case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_3:
        case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_2:
        case LIS2DW12_SINGLE_LOW_LOW_NOISE_PWR_12bit:
          *Odr = 200.0f;
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	4a5f      	ldr	r2, [pc, #380]	; (800244c <LIS2DW12_ACC_GetOutputDataRate+0x3f4>)
 80022d0:	601a      	str	r2, [r3, #0]
          break;
 80022d2:	e006      	b.n	80022e2 <LIS2DW12_ACC_GetOutputDataRate+0x28a>

        default:
          *Odr = -1.0f;
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	4a59      	ldr	r2, [pc, #356]	; (800243c <LIS2DW12_ACC_GetOutputDataRate+0x3e4>)
 80022d8:	601a      	str	r2, [r3, #0]
          ret = LIS2DW12_ERROR;
 80022da:	f04f 33ff 	mov.w	r3, #4294967295
 80022de:	60fb      	str	r3, [r7, #12]
          break;
 80022e0:	bf00      	nop
      }
      break;
 80022e2:	e0a2      	b.n	800242a <LIS2DW12_ACC_GetOutputDataRate+0x3d2>

    case LIS2DW12_XL_ODR_800Hz:
      switch (mode)
 80022e4:	7abb      	ldrb	r3, [r7, #10]
 80022e6:	2b1b      	cmp	r3, #27
 80022e8:	d842      	bhi.n	8002370 <LIS2DW12_ACC_GetOutputDataRate+0x318>
 80022ea:	a201      	add	r2, pc, #4	; (adr r2, 80022f0 <LIS2DW12_ACC_GetOutputDataRate+0x298>)
 80022ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022f0:	08002369 	.word	0x08002369
 80022f4:	08002369 	.word	0x08002369
 80022f8:	08002369 	.word	0x08002369
 80022fc:	08002369 	.word	0x08002369
 8002300:	08002361 	.word	0x08002361
 8002304:	08002371 	.word	0x08002371
 8002308:	08002371 	.word	0x08002371
 800230c:	08002371 	.word	0x08002371
 8002310:	08002369 	.word	0x08002369
 8002314:	08002369 	.word	0x08002369
 8002318:	08002369 	.word	0x08002369
 800231c:	08002369 	.word	0x08002369
 8002320:	08002371 	.word	0x08002371
 8002324:	08002371 	.word	0x08002371
 8002328:	08002371 	.word	0x08002371
 800232c:	08002371 	.word	0x08002371
 8002330:	08002369 	.word	0x08002369
 8002334:	08002369 	.word	0x08002369
 8002338:	08002369 	.word	0x08002369
 800233c:	08002369 	.word	0x08002369
 8002340:	08002361 	.word	0x08002361
 8002344:	08002371 	.word	0x08002371
 8002348:	08002371 	.word	0x08002371
 800234c:	08002371 	.word	0x08002371
 8002350:	08002369 	.word	0x08002369
 8002354:	08002369 	.word	0x08002369
 8002358:	08002369 	.word	0x08002369
 800235c:	08002369 	.word	0x08002369
      {
        case LIS2DW12_HIGH_PERFORMANCE:
        case LIS2DW12_HIGH_PERFORMANCE_LOW_NOISE:
          *Odr = 800.0f;
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	4a3c      	ldr	r2, [pc, #240]	; (8002454 <LIS2DW12_ACC_GetOutputDataRate+0x3fc>)
 8002364:	601a      	str	r2, [r3, #0]
          break;
 8002366:	e00a      	b.n	800237e <LIS2DW12_ACC_GetOutputDataRate+0x326>
        case LIS2DW12_CONT_LOW_PWR_LOW_NOISE_12bit:
        case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_4:
        case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_3:
        case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_2:
        case LIS2DW12_SINGLE_LOW_LOW_NOISE_PWR_12bit:
          *Odr = 200.0f;
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	4a38      	ldr	r2, [pc, #224]	; (800244c <LIS2DW12_ACC_GetOutputDataRate+0x3f4>)
 800236c:	601a      	str	r2, [r3, #0]
          break;
 800236e:	e006      	b.n	800237e <LIS2DW12_ACC_GetOutputDataRate+0x326>

        default:
          *Odr = -1.0f;
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	4a32      	ldr	r2, [pc, #200]	; (800243c <LIS2DW12_ACC_GetOutputDataRate+0x3e4>)
 8002374:	601a      	str	r2, [r3, #0]
          ret = LIS2DW12_ERROR;
 8002376:	f04f 33ff 	mov.w	r3, #4294967295
 800237a:	60fb      	str	r3, [r7, #12]
          break;
 800237c:	bf00      	nop
      }
      break;
 800237e:	e054      	b.n	800242a <LIS2DW12_ACC_GetOutputDataRate+0x3d2>

    case LIS2DW12_XL_ODR_1k6Hz:
      switch (mode)
 8002380:	7abb      	ldrb	r3, [r7, #10]
 8002382:	2b1b      	cmp	r3, #27
 8002384:	d842      	bhi.n	800240c <LIS2DW12_ACC_GetOutputDataRate+0x3b4>
 8002386:	a201      	add	r2, pc, #4	; (adr r2, 800238c <LIS2DW12_ACC_GetOutputDataRate+0x334>)
 8002388:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800238c:	08002405 	.word	0x08002405
 8002390:	08002405 	.word	0x08002405
 8002394:	08002405 	.word	0x08002405
 8002398:	08002405 	.word	0x08002405
 800239c:	080023fd 	.word	0x080023fd
 80023a0:	0800240d 	.word	0x0800240d
 80023a4:	0800240d 	.word	0x0800240d
 80023a8:	0800240d 	.word	0x0800240d
 80023ac:	08002405 	.word	0x08002405
 80023b0:	08002405 	.word	0x08002405
 80023b4:	08002405 	.word	0x08002405
 80023b8:	08002405 	.word	0x08002405
 80023bc:	0800240d 	.word	0x0800240d
 80023c0:	0800240d 	.word	0x0800240d
 80023c4:	0800240d 	.word	0x0800240d
 80023c8:	0800240d 	.word	0x0800240d
 80023cc:	08002405 	.word	0x08002405
 80023d0:	08002405 	.word	0x08002405
 80023d4:	08002405 	.word	0x08002405
 80023d8:	08002405 	.word	0x08002405
 80023dc:	080023fd 	.word	0x080023fd
 80023e0:	0800240d 	.word	0x0800240d
 80023e4:	0800240d 	.word	0x0800240d
 80023e8:	0800240d 	.word	0x0800240d
 80023ec:	08002405 	.word	0x08002405
 80023f0:	08002405 	.word	0x08002405
 80023f4:	08002405 	.word	0x08002405
 80023f8:	08002405 	.word	0x08002405
      {
        case LIS2DW12_HIGH_PERFORMANCE:
        case LIS2DW12_HIGH_PERFORMANCE_LOW_NOISE:
          *Odr = 1600.0f;
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	4a16      	ldr	r2, [pc, #88]	; (8002458 <LIS2DW12_ACC_GetOutputDataRate+0x400>)
 8002400:	601a      	str	r2, [r3, #0]
          break;
 8002402:	e00a      	b.n	800241a <LIS2DW12_ACC_GetOutputDataRate+0x3c2>
        case LIS2DW12_CONT_LOW_PWR_LOW_NOISE_12bit:
        case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_4:
        case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_3:
        case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_2:
        case LIS2DW12_SINGLE_LOW_LOW_NOISE_PWR_12bit:
          *Odr = 200.0f;
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	4a11      	ldr	r2, [pc, #68]	; (800244c <LIS2DW12_ACC_GetOutputDataRate+0x3f4>)
 8002408:	601a      	str	r2, [r3, #0]
          break;
 800240a:	e006      	b.n	800241a <LIS2DW12_ACC_GetOutputDataRate+0x3c2>

        default:
          *Odr = -1.0f;
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	4a0b      	ldr	r2, [pc, #44]	; (800243c <LIS2DW12_ACC_GetOutputDataRate+0x3e4>)
 8002410:	601a      	str	r2, [r3, #0]
          ret = LIS2DW12_ERROR;
 8002412:	f04f 33ff 	mov.w	r3, #4294967295
 8002416:	60fb      	str	r3, [r7, #12]
          break;
 8002418:	bf00      	nop
      }
      break;
 800241a:	e006      	b.n	800242a <LIS2DW12_ACC_GetOutputDataRate+0x3d2>

    default:
      *Odr = -1.0f;
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	4a07      	ldr	r2, [pc, #28]	; (800243c <LIS2DW12_ACC_GetOutputDataRate+0x3e4>)
 8002420:	601a      	str	r2, [r3, #0]
      ret = LIS2DW12_ERROR;
 8002422:	f04f 33ff 	mov.w	r3, #4294967295
 8002426:	60fb      	str	r3, [r7, #12]
      break;
 8002428:	bf00      	nop
  }

  return ret;
 800242a:	68fb      	ldr	r3, [r7, #12]
}
 800242c:	4618      	mov	r0, r3
 800242e:	3710      	adds	r7, #16
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}
 8002434:	41480000 	.word	0x41480000
 8002438:	3fcccccd 	.word	0x3fcccccd
 800243c:	bf800000 	.word	0xbf800000
 8002440:	41c80000 	.word	0x41c80000
 8002444:	42480000 	.word	0x42480000
 8002448:	42c80000 	.word	0x42c80000
 800244c:	43480000 	.word	0x43480000
 8002450:	43c80000 	.word	0x43c80000
 8002454:	44480000 	.word	0x44480000
 8002458:	44c80000 	.word	0x44c80000

0800245c <LIS2DW12_ACC_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DW12_ACC_SetOutputDataRate(LIS2DW12_Object_t *pObj, float Odr)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b082      	sub	sp, #8
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
 8002464:	ed87 0a00 	vstr	s0, [r7]
  /* By default we use High Performance mode and Low Noise disabled */
  return LIS2DW12_ACC_SetOutputDataRate_With_Mode(pObj, Odr, LIS2DW12_HIGH_PERFORMANCE_MODE, LIS2DW12_LOW_NOISE_DISABLE);
 8002468:	2200      	movs	r2, #0
 800246a:	2100      	movs	r1, #0
 800246c:	ed97 0a00 	vldr	s0, [r7]
 8002470:	6878      	ldr	r0, [r7, #4]
 8002472:	f000 f805 	bl	8002480 <LIS2DW12_ACC_SetOutputDataRate_With_Mode>
 8002476:	4603      	mov	r3, r0
}
 8002478:	4618      	mov	r0, r3
 800247a:	3708      	adds	r7, #8
 800247c:	46bd      	mov	sp, r7
 800247e:	bd80      	pop	{r7, pc}

08002480 <LIS2DW12_ACC_SetOutputDataRate_With_Mode>:
  * @param  Noise the low noise option
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DW12_ACC_SetOutputDataRate_With_Mode(LIS2DW12_Object_t *pObj, float Odr, LIS2DW12_Operating_Mode_t Mode,
                                                 LIS2DW12_Low_Noise_t Noise)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b084      	sub	sp, #16
 8002484:	af00      	add	r7, sp, #0
 8002486:	60f8      	str	r0, [r7, #12]
 8002488:	ed87 0a02 	vstr	s0, [r7, #8]
 800248c:	460b      	mov	r3, r1
 800248e:	71fb      	strb	r3, [r7, #7]
 8002490:	4613      	mov	r3, r2
 8002492:	71bb      	strb	r3, [r7, #6]
  /* Check if the component is enabled */
  if (pObj->acc_is_enabled == 1U)
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800249a:	2b01      	cmp	r3, #1
 800249c:	d109      	bne.n	80024b2 <LIS2DW12_ACC_SetOutputDataRate_With_Mode+0x32>
  {
    return LIS2DW12_ACC_SetOutputDataRate_When_Enabled(pObj, Odr, Mode, Noise);
 800249e:	79ba      	ldrb	r2, [r7, #6]
 80024a0:	79fb      	ldrb	r3, [r7, #7]
 80024a2:	4619      	mov	r1, r3
 80024a4:	ed97 0a02 	vldr	s0, [r7, #8]
 80024a8:	68f8      	ldr	r0, [r7, #12]
 80024aa:	f000 f98d 	bl	80027c8 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled>
 80024ae:	4603      	mov	r3, r0
 80024b0:	e008      	b.n	80024c4 <LIS2DW12_ACC_SetOutputDataRate_With_Mode+0x44>
  }
  else
  {
    return LIS2DW12_ACC_SetOutputDataRate_When_Disabled(pObj, Odr, Mode, Noise);
 80024b2:	79ba      	ldrb	r2, [r7, #6]
 80024b4:	79fb      	ldrb	r3, [r7, #7]
 80024b6:	4619      	mov	r1, r3
 80024b8:	ed97 0a02 	vldr	s0, [r7, #8]
 80024bc:	68f8      	ldr	r0, [r7, #12]
 80024be:	f000 fa9f 	bl	8002a00 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled>
 80024c2:	4603      	mov	r3, r0
  }
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	3710      	adds	r7, #16
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}

080024cc <LIS2DW12_ACC_GetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale pointer where the full scale is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DW12_ACC_GetFullScale(LIS2DW12_Object_t *pObj, int32_t *FullScale)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b084      	sub	sp, #16
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
 80024d4:	6039      	str	r1, [r7, #0]
  int32_t ret = LIS2DW12_OK;
 80024d6:	2300      	movs	r3, #0
 80024d8:	60fb      	str	r3, [r7, #12]
  lis2dw12_fs_t fs_low_level;

  /* Read actual full scale selection from sensor. */
  if (lis2dw12_full_scale_get(&(pObj->Ctx), &fs_low_level) != LIS2DW12_OK)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	3320      	adds	r3, #32
 80024de:	f107 020b 	add.w	r2, r7, #11
 80024e2:	4611      	mov	r1, r2
 80024e4:	4618      	mov	r0, r3
 80024e6:	f000 fde7 	bl	80030b8 <lis2dw12_full_scale_get>
 80024ea:	4603      	mov	r3, r0
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d002      	beq.n	80024f6 <LIS2DW12_ACC_GetFullScale+0x2a>
  {
    return LIS2DW12_ERROR;
 80024f0:	f04f 33ff 	mov.w	r3, #4294967295
 80024f4:	e027      	b.n	8002546 <LIS2DW12_ACC_GetFullScale+0x7a>
  }

  switch (fs_low_level)
 80024f6:	7afb      	ldrb	r3, [r7, #11]
 80024f8:	2b03      	cmp	r3, #3
 80024fa:	d81b      	bhi.n	8002534 <LIS2DW12_ACC_GetFullScale+0x68>
 80024fc:	a201      	add	r2, pc, #4	; (adr r2, 8002504 <LIS2DW12_ACC_GetFullScale+0x38>)
 80024fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002502:	bf00      	nop
 8002504:	08002515 	.word	0x08002515
 8002508:	0800251d 	.word	0x0800251d
 800250c:	08002525 	.word	0x08002525
 8002510:	0800252d 	.word	0x0800252d
  {
    case LIS2DW12_2g:
      *FullScale =  2;
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	2202      	movs	r2, #2
 8002518:	601a      	str	r2, [r3, #0]
      break;
 800251a:	e013      	b.n	8002544 <LIS2DW12_ACC_GetFullScale+0x78>

    case LIS2DW12_4g:
      *FullScale =  4;
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	2204      	movs	r2, #4
 8002520:	601a      	str	r2, [r3, #0]
      break;
 8002522:	e00f      	b.n	8002544 <LIS2DW12_ACC_GetFullScale+0x78>

    case LIS2DW12_8g:
      *FullScale =  8;
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	2208      	movs	r2, #8
 8002528:	601a      	str	r2, [r3, #0]
      break;
 800252a:	e00b      	b.n	8002544 <LIS2DW12_ACC_GetFullScale+0x78>

    case LIS2DW12_16g:
      *FullScale = 16;
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	2210      	movs	r2, #16
 8002530:	601a      	str	r2, [r3, #0]
      break;
 8002532:	e007      	b.n	8002544 <LIS2DW12_ACC_GetFullScale+0x78>

    default:
      *FullScale = -1;
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	f04f 32ff 	mov.w	r2, #4294967295
 800253a:	601a      	str	r2, [r3, #0]
      ret = LIS2DW12_ERROR;
 800253c:	f04f 33ff 	mov.w	r3, #4294967295
 8002540:	60fb      	str	r3, [r7, #12]
      break;
 8002542:	bf00      	nop
  }

  return ret;
 8002544:	68fb      	ldr	r3, [r7, #12]
}
 8002546:	4618      	mov	r0, r3
 8002548:	3710      	adds	r7, #16
 800254a:	46bd      	mov	sp, r7
 800254c:	bd80      	pop	{r7, pc}
 800254e:	bf00      	nop

08002550 <LIS2DW12_ACC_SetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale the functional full scale to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DW12_ACC_SetFullScale(LIS2DW12_Object_t *pObj, int32_t FullScale)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b084      	sub	sp, #16
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
 8002558:	6039      	str	r1, [r7, #0]
  lis2dw12_fs_t new_fs;

  /* Seems like MISRA C-2012 rule 14.3a violation but only from single file statical analysis point of view because
     the parameter passed to the function is not known at the moment of analysis */
  new_fs = (FullScale <= 2) ? LIS2DW12_2g
           : (FullScale <= 4) ? LIS2DW12_4g
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	2b02      	cmp	r3, #2
 800255e:	dd0b      	ble.n	8002578 <LIS2DW12_ACC_SetFullScale+0x28>
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	2b04      	cmp	r3, #4
 8002564:	dd06      	ble.n	8002574 <LIS2DW12_ACC_SetFullScale+0x24>
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	2b08      	cmp	r3, #8
 800256a:	dc01      	bgt.n	8002570 <LIS2DW12_ACC_SetFullScale+0x20>
 800256c:	2302      	movs	r3, #2
 800256e:	e004      	b.n	800257a <LIS2DW12_ACC_SetFullScale+0x2a>
 8002570:	2303      	movs	r3, #3
 8002572:	e002      	b.n	800257a <LIS2DW12_ACC_SetFullScale+0x2a>
 8002574:	2301      	movs	r3, #1
 8002576:	e000      	b.n	800257a <LIS2DW12_ACC_SetFullScale+0x2a>
 8002578:	2300      	movs	r3, #0
  new_fs = (FullScale <= 2) ? LIS2DW12_2g
 800257a:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 8) ? LIS2DW12_8g
           :                    LIS2DW12_16g;

  if (lis2dw12_full_scale_set(&(pObj->Ctx), new_fs) != LIS2DW12_OK)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	3320      	adds	r3, #32
 8002580:	7bfa      	ldrb	r2, [r7, #15]
 8002582:	4611      	mov	r1, r2
 8002584:	4618      	mov	r0, r3
 8002586:	f000 fd71 	bl	800306c <lis2dw12_full_scale_set>
 800258a:	4603      	mov	r3, r0
 800258c:	2b00      	cmp	r3, #0
 800258e:	d002      	beq.n	8002596 <LIS2DW12_ACC_SetFullScale+0x46>
  {
    return LIS2DW12_ERROR;
 8002590:	f04f 33ff 	mov.w	r3, #4294967295
 8002594:	e000      	b.n	8002598 <LIS2DW12_ACC_SetFullScale+0x48>
  }

  return LIS2DW12_OK;
 8002596:	2300      	movs	r3, #0
}
 8002598:	4618      	mov	r0, r3
 800259a:	3710      	adds	r7, #16
 800259c:	46bd      	mov	sp, r7
 800259e:	bd80      	pop	{r7, pc}

080025a0 <LIS2DW12_ACC_GetAxesRaw>:
  * @param  pObj the device pObj
  * @param  Value pointer where the raw values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DW12_ACC_GetAxesRaw(LIS2DW12_Object_t *pObj, LIS2DW12_AxesRaw_t *Value)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b086      	sub	sp, #24
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
 80025a8:	6039      	str	r1, [r7, #0]
  lis2dw12_axis3bit16_t data_raw;
  lis2dw12_mode_t mode;
  int32_t ret = LIS2DW12_OK;
 80025aa:	2300      	movs	r3, #0
 80025ac:	617b      	str	r3, [r7, #20]

  /* Read actual power mode selection from sensor. */
  if (lis2dw12_power_mode_get(&(pObj->Ctx), &mode) != LIS2DW12_OK)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	3320      	adds	r3, #32
 80025b2:	f107 020b 	add.w	r2, r7, #11
 80025b6:	4611      	mov	r1, r2
 80025b8:	4618      	mov	r0, r3
 80025ba:	f000 fb67 	bl	8002c8c <lis2dw12_power_mode_get>
 80025be:	4603      	mov	r3, r0
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d002      	beq.n	80025ca <LIS2DW12_ACC_GetAxesRaw+0x2a>
  {
    return LIS2DW12_ERROR;
 80025c4:	f04f 33ff 	mov.w	r3, #4294967295
 80025c8:	e089      	b.n	80026de <LIS2DW12_ACC_GetAxesRaw+0x13e>
  }

  /* Read raw data values. */
  if (lis2dw12_acceleration_raw_get(&(pObj->Ctx), data_raw.i16bit) != LIS2DW12_OK)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	3320      	adds	r3, #32
 80025ce:	f107 020c 	add.w	r2, r7, #12
 80025d2:	4611      	mov	r1, r2
 80025d4:	4618      	mov	r0, r3
 80025d6:	f000 fda7 	bl	8003128 <lis2dw12_acceleration_raw_get>
 80025da:	4603      	mov	r3, r0
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d002      	beq.n	80025e6 <LIS2DW12_ACC_GetAxesRaw+0x46>
  {
    return LIS2DW12_ERROR;
 80025e0:	f04f 33ff 	mov.w	r3, #4294967295
 80025e4:	e07b      	b.n	80026de <LIS2DW12_ACC_GetAxesRaw+0x13e>
  }

  switch (mode)
 80025e6:	7afb      	ldrb	r3, [r7, #11]
 80025e8:	2b1b      	cmp	r3, #27
 80025ea:	d873      	bhi.n	80026d4 <LIS2DW12_ACC_GetAxesRaw+0x134>
 80025ec:	a201      	add	r2, pc, #4	; (adr r2, 80025f4 <LIS2DW12_ACC_GetAxesRaw+0x54>)
 80025ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025f2:	bf00      	nop
 80025f4:	08002665 	.word	0x08002665
 80025f8:	0800269d 	.word	0x0800269d
 80025fc:	0800269d 	.word	0x0800269d
 8002600:	0800269d 	.word	0x0800269d
 8002604:	0800269d 	.word	0x0800269d
 8002608:	080026d5 	.word	0x080026d5
 800260c:	080026d5 	.word	0x080026d5
 8002610:	080026d5 	.word	0x080026d5
 8002614:	08002665 	.word	0x08002665
 8002618:	0800269d 	.word	0x0800269d
 800261c:	0800269d 	.word	0x0800269d
 8002620:	0800269d 	.word	0x0800269d
 8002624:	080026d5 	.word	0x080026d5
 8002628:	080026d5 	.word	0x080026d5
 800262c:	080026d5 	.word	0x080026d5
 8002630:	080026d5 	.word	0x080026d5
 8002634:	08002665 	.word	0x08002665
 8002638:	0800269d 	.word	0x0800269d
 800263c:	0800269d 	.word	0x0800269d
 8002640:	0800269d 	.word	0x0800269d
 8002644:	0800269d 	.word	0x0800269d
 8002648:	080026d5 	.word	0x080026d5
 800264c:	080026d5 	.word	0x080026d5
 8002650:	080026d5 	.word	0x080026d5
 8002654:	08002665 	.word	0x08002665
 8002658:	0800269d 	.word	0x0800269d
 800265c:	0800269d 	.word	0x0800269d
 8002660:	0800269d 	.word	0x0800269d
    case LIS2DW12_CONT_LOW_PWR_12bit:
    case LIS2DW12_SINGLE_LOW_PWR_12bit:
    case LIS2DW12_CONT_LOW_PWR_LOW_NOISE_12bit:
    case LIS2DW12_SINGLE_LOW_LOW_NOISE_PWR_12bit:
      /* Data format 12 bits. */
      Value->x = (data_raw.i16bit[0] / 16);
 8002664:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002668:	2b00      	cmp	r3, #0
 800266a:	da00      	bge.n	800266e <LIS2DW12_ACC_GetAxesRaw+0xce>
 800266c:	330f      	adds	r3, #15
 800266e:	111b      	asrs	r3, r3, #4
 8002670:	b21a      	sxth	r2, r3
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	801a      	strh	r2, [r3, #0]
      Value->y = (data_raw.i16bit[1] / 16);
 8002676:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800267a:	2b00      	cmp	r3, #0
 800267c:	da00      	bge.n	8002680 <LIS2DW12_ACC_GetAxesRaw+0xe0>
 800267e:	330f      	adds	r3, #15
 8002680:	111b      	asrs	r3, r3, #4
 8002682:	b21a      	sxth	r2, r3
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	805a      	strh	r2, [r3, #2]
      Value->z = (data_raw.i16bit[2] / 16);
 8002688:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800268c:	2b00      	cmp	r3, #0
 800268e:	da00      	bge.n	8002692 <LIS2DW12_ACC_GetAxesRaw+0xf2>
 8002690:	330f      	adds	r3, #15
 8002692:	111b      	asrs	r3, r3, #4
 8002694:	b21a      	sxth	r2, r3
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	809a      	strh	r2, [r3, #4]
      break;
 800269a:	e01f      	b.n	80026dc <LIS2DW12_ACC_GetAxesRaw+0x13c>
    case LIS2DW12_CONT_LOW_PWR_LOW_NOISE_2:
    case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_4:
    case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_3:
    case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_2:
      /* Data format 14 bits. */
      Value->x = (data_raw.i16bit[0] / 4);
 800269c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	da00      	bge.n	80026a6 <LIS2DW12_ACC_GetAxesRaw+0x106>
 80026a4:	3303      	adds	r3, #3
 80026a6:	109b      	asrs	r3, r3, #2
 80026a8:	b21a      	sxth	r2, r3
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	801a      	strh	r2, [r3, #0]
      Value->y = (data_raw.i16bit[1] / 4);
 80026ae:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	da00      	bge.n	80026b8 <LIS2DW12_ACC_GetAxesRaw+0x118>
 80026b6:	3303      	adds	r3, #3
 80026b8:	109b      	asrs	r3, r3, #2
 80026ba:	b21a      	sxth	r2, r3
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	805a      	strh	r2, [r3, #2]
      Value->z = (data_raw.i16bit[2] / 4);
 80026c0:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	da00      	bge.n	80026ca <LIS2DW12_ACC_GetAxesRaw+0x12a>
 80026c8:	3303      	adds	r3, #3
 80026ca:	109b      	asrs	r3, r3, #2
 80026cc:	b21a      	sxth	r2, r3
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	809a      	strh	r2, [r3, #4]
      break;
 80026d2:	e003      	b.n	80026dc <LIS2DW12_ACC_GetAxesRaw+0x13c>

    default:
      ret = LIS2DW12_ERROR;
 80026d4:	f04f 33ff 	mov.w	r3, #4294967295
 80026d8:	617b      	str	r3, [r7, #20]
      break;
 80026da:	bf00      	nop
  }

  return ret;
 80026dc:	697b      	ldr	r3, [r7, #20]
}
 80026de:	4618      	mov	r0, r3
 80026e0:	3718      	adds	r7, #24
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}
 80026e6:	bf00      	nop

080026e8 <LIS2DW12_ACC_GetAxes>:
  * @param  pObj the device pObj
  * @param  Acceleration pointer where the values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DW12_ACC_GetAxes(LIS2DW12_Object_t *pObj, LIS2DW12_Axes_t *Acceleration)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b086      	sub	sp, #24
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
 80026f0:	6039      	str	r1, [r7, #0]
  LIS2DW12_AxesRaw_t data_raw;
  float sensitivity = 0.0f;
 80026f2:	f04f 0300 	mov.w	r3, #0
 80026f6:	60fb      	str	r3, [r7, #12]

  /* Read raw data values. */
  if (LIS2DW12_ACC_GetAxesRaw(pObj, &data_raw) != LIS2DW12_OK)
 80026f8:	f107 0310 	add.w	r3, r7, #16
 80026fc:	4619      	mov	r1, r3
 80026fe:	6878      	ldr	r0, [r7, #4]
 8002700:	f7ff ff4e 	bl	80025a0 <LIS2DW12_ACC_GetAxesRaw>
 8002704:	4603      	mov	r3, r0
 8002706:	2b00      	cmp	r3, #0
 8002708:	d002      	beq.n	8002710 <LIS2DW12_ACC_GetAxes+0x28>
  {
    return LIS2DW12_ERROR;
 800270a:	f04f 33ff 	mov.w	r3, #4294967295
 800270e:	e03c      	b.n	800278a <LIS2DW12_ACC_GetAxes+0xa2>
  }

  /* Get LIS2DW12 actual sensitivity. */
  if (LIS2DW12_ACC_GetSensitivity(pObj, &sensitivity) != LIS2DW12_OK)
 8002710:	f107 030c 	add.w	r3, r7, #12
 8002714:	4619      	mov	r1, r3
 8002716:	6878      	ldr	r0, [r7, #4]
 8002718:	f7ff fbd6 	bl	8001ec8 <LIS2DW12_ACC_GetSensitivity>
 800271c:	4603      	mov	r3, r0
 800271e:	2b00      	cmp	r3, #0
 8002720:	d002      	beq.n	8002728 <LIS2DW12_ACC_GetAxes+0x40>
  {
    return LIS2DW12_ERROR;
 8002722:	f04f 33ff 	mov.w	r3, #4294967295
 8002726:	e030      	b.n	800278a <LIS2DW12_ACC_GetAxes+0xa2>
  }

  /* Calculate the data. */
  Acceleration->x = (int32_t)((float)((float)data_raw.x * sensitivity));
 8002728:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800272c:	ee07 3a90 	vmov	s15, r3
 8002730:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002734:	edd7 7a03 	vldr	s15, [r7, #12]
 8002738:	ee67 7a27 	vmul.f32	s15, s14, s15
 800273c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002740:	ee17 2a90 	vmov	r2, s15
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	601a      	str	r2, [r3, #0]
  Acceleration->y = (int32_t)((float)((float)data_raw.y * sensitivity));
 8002748:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800274c:	ee07 3a90 	vmov	s15, r3
 8002750:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002754:	edd7 7a03 	vldr	s15, [r7, #12]
 8002758:	ee67 7a27 	vmul.f32	s15, s14, s15
 800275c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002760:	ee17 2a90 	vmov	r2, s15
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	605a      	str	r2, [r3, #4]
  Acceleration->z = (int32_t)((float)((float)data_raw.z * sensitivity));
 8002768:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800276c:	ee07 3a90 	vmov	s15, r3
 8002770:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002774:	edd7 7a03 	vldr	s15, [r7, #12]
 8002778:	ee67 7a27 	vmul.f32	s15, s14, s15
 800277c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002780:	ee17 2a90 	vmov	r2, s15
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	609a      	str	r2, [r3, #8]

  return LIS2DW12_OK;
 8002788:	2300      	movs	r3, #0
}
 800278a:	4618      	mov	r0, r3
 800278c:	3718      	adds	r7, #24
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}

08002792 <LIS2DW12_Write_Reg>:
  * @param  Reg address to be written
  * @param  Data value to be written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DW12_Write_Reg(LIS2DW12_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 8002792:	b580      	push	{r7, lr}
 8002794:	b082      	sub	sp, #8
 8002796:	af00      	add	r7, sp, #0
 8002798:	6078      	str	r0, [r7, #4]
 800279a:	460b      	mov	r3, r1
 800279c:	70fb      	strb	r3, [r7, #3]
 800279e:	4613      	mov	r3, r2
 80027a0:	70bb      	strb	r3, [r7, #2]
  if (lis2dw12_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LIS2DW12_OK)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	f103 0020 	add.w	r0, r3, #32
 80027a8:	1cba      	adds	r2, r7, #2
 80027aa:	78f9      	ldrb	r1, [r7, #3]
 80027ac:	2301      	movs	r3, #1
 80027ae:	f000 fa07 	bl	8002bc0 <lis2dw12_write_reg>
 80027b2:	4603      	mov	r3, r0
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d002      	beq.n	80027be <LIS2DW12_Write_Reg+0x2c>
  {
    return LIS2DW12_ERROR;
 80027b8:	f04f 33ff 	mov.w	r3, #4294967295
 80027bc:	e000      	b.n	80027c0 <LIS2DW12_Write_Reg+0x2e>
  }

  return LIS2DW12_OK;
 80027be:	2300      	movs	r3, #0
}
 80027c0:	4618      	mov	r0, r3
 80027c2:	3708      	adds	r7, #8
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bd80      	pop	{r7, pc}

080027c8 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled>:
  * @param  Noise the low noise option
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LIS2DW12_ACC_SetOutputDataRate_When_Enabled(LIS2DW12_Object_t *pObj, float Odr,
                                                           LIS2DW12_Operating_Mode_t Mode, LIS2DW12_Low_Noise_t Noise)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b086      	sub	sp, #24
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	60f8      	str	r0, [r7, #12]
 80027d0:	ed87 0a02 	vstr	s0, [r7, #8]
 80027d4:	460b      	mov	r3, r1
 80027d6:	71fb      	strb	r3, [r7, #7]
 80027d8:	4613      	mov	r3, r2
 80027da:	71bb      	strb	r3, [r7, #6]
  lis2dw12_odr_t new_odr;
  lis2dw12_mode_t new_power_mode;

  switch (Mode)
 80027dc:	79fb      	ldrb	r3, [r7, #7]
 80027de:	3b01      	subs	r3, #1
 80027e0:	2b03      	cmp	r3, #3
 80027e2:	d80b      	bhi.n	80027fc <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x34>
 80027e4:	a201      	add	r2, pc, #4	; (adr r2, 80027ec <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x24>)
 80027e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027ea:	bf00      	nop
 80027ec:	08002829 	.word	0x08002829
 80027f0:	08002855 	.word	0x08002855
 80027f4:	08002881 	.word	0x08002881
 80027f8:	080028ad 	.word	0x080028ad
  {
    case LIS2DW12_HIGH_PERFORMANCE_MODE:
    default:
      switch (Noise)
 80027fc:	79bb      	ldrb	r3, [r7, #6]
 80027fe:	2b01      	cmp	r3, #1
 8002800:	d002      	beq.n	8002808 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x40>
      {
        case LIS2DW12_LOW_NOISE_DISABLE:
        default:
          new_power_mode = LIS2DW12_HIGH_PERFORMANCE;
 8002802:	2304      	movs	r3, #4
 8002804:	75fb      	strb	r3, [r7, #23]
          break;
 8002806:	e002      	b.n	800280e <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x46>
        case LIS2DW12_LOW_NOISE_ENABLE:
          new_power_mode = LIS2DW12_HIGH_PERFORMANCE_LOW_NOISE;
 8002808:	2314      	movs	r3, #20
 800280a:	75fb      	strb	r3, [r7, #23]
          break;
 800280c:	bf00      	nop
      }

      /* If High Performance mode minimum ODR is 12.5Hz */
      if (Odr < 12.5f)
 800280e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002812:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8002816:	eef4 7ac7 	vcmpe.f32	s15, s14
 800281a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800281e:	d400      	bmi.n	8002822 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x5a>
      {
        Odr = 12.5f;
      }
      break;
 8002820:	e05a      	b.n	80028d8 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x110>
        Odr = 12.5f;
 8002822:	4b6f      	ldr	r3, [pc, #444]	; (80029e0 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x218>)
 8002824:	60bb      	str	r3, [r7, #8]
      break;
 8002826:	e057      	b.n	80028d8 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x110>
    case LIS2DW12_LOW_POWER_MODE4:
      switch (Noise)
 8002828:	79bb      	ldrb	r3, [r7, #6]
 800282a:	2b01      	cmp	r3, #1
 800282c:	d002      	beq.n	8002834 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x6c>
      {
        case LIS2DW12_LOW_NOISE_DISABLE:
        default:
          new_power_mode = LIS2DW12_CONT_LOW_PWR_4;
 800282e:	2303      	movs	r3, #3
 8002830:	75fb      	strb	r3, [r7, #23]
          break;
 8002832:	e002      	b.n	800283a <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x72>
        case LIS2DW12_LOW_NOISE_ENABLE:
          new_power_mode = LIS2DW12_CONT_LOW_PWR_LOW_NOISE_4;
 8002834:	2313      	movs	r3, #19
 8002836:	75fb      	strb	r3, [r7, #23]
          break;
 8002838:	bf00      	nop
      }

      /* If Low Power mode maximum ODR is 200Hz */
      if (Odr > 200.0f)
 800283a:	edd7 7a02 	vldr	s15, [r7, #8]
 800283e:	ed9f 7a69 	vldr	s14, [pc, #420]	; 80029e4 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x21c>
 8002842:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002846:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800284a:	dc00      	bgt.n	800284e <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x86>
      {
        Odr = 200.0f;
      }
      break;
 800284c:	e044      	b.n	80028d8 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x110>
        Odr = 200.0f;
 800284e:	4b66      	ldr	r3, [pc, #408]	; (80029e8 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x220>)
 8002850:	60bb      	str	r3, [r7, #8]
      break;
 8002852:	e041      	b.n	80028d8 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x110>
    case LIS2DW12_LOW_POWER_MODE3:
      switch (Noise)
 8002854:	79bb      	ldrb	r3, [r7, #6]
 8002856:	2b01      	cmp	r3, #1
 8002858:	d002      	beq.n	8002860 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x98>
      {
        case LIS2DW12_LOW_NOISE_DISABLE:
        default:
          new_power_mode = LIS2DW12_CONT_LOW_PWR_3;
 800285a:	2302      	movs	r3, #2
 800285c:	75fb      	strb	r3, [r7, #23]
          break;
 800285e:	e002      	b.n	8002866 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x9e>
        case LIS2DW12_LOW_NOISE_ENABLE:
          new_power_mode = LIS2DW12_CONT_LOW_PWR_LOW_NOISE_3;
 8002860:	2312      	movs	r3, #18
 8002862:	75fb      	strb	r3, [r7, #23]
          break;
 8002864:	bf00      	nop
      }

      /* If Low Power mode maximum ODR is 200Hz */
      if (Odr > 200.0f)
 8002866:	edd7 7a02 	vldr	s15, [r7, #8]
 800286a:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 80029e4 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x21c>
 800286e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002872:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002876:	dc00      	bgt.n	800287a <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0xb2>
      {
        Odr = 200.0f;
      }
      break;
 8002878:	e02e      	b.n	80028d8 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x110>
        Odr = 200.0f;
 800287a:	4b5b      	ldr	r3, [pc, #364]	; (80029e8 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x220>)
 800287c:	60bb      	str	r3, [r7, #8]
      break;
 800287e:	e02b      	b.n	80028d8 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x110>
    case LIS2DW12_LOW_POWER_MODE2:
      switch (Noise)
 8002880:	79bb      	ldrb	r3, [r7, #6]
 8002882:	2b01      	cmp	r3, #1
 8002884:	d002      	beq.n	800288c <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0xc4>
      {
        case LIS2DW12_LOW_NOISE_DISABLE:
        default:
          new_power_mode = LIS2DW12_CONT_LOW_PWR_2;
 8002886:	2301      	movs	r3, #1
 8002888:	75fb      	strb	r3, [r7, #23]
          break;
 800288a:	e002      	b.n	8002892 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0xca>
        case LIS2DW12_LOW_NOISE_ENABLE:
          new_power_mode = LIS2DW12_CONT_LOW_PWR_LOW_NOISE_2;
 800288c:	2311      	movs	r3, #17
 800288e:	75fb      	strb	r3, [r7, #23]
          break;
 8002890:	bf00      	nop
      }

      /* If Low Power mode maximum ODR is 200Hz */
      if (Odr > 200.0f)
 8002892:	edd7 7a02 	vldr	s15, [r7, #8]
 8002896:	ed9f 7a53 	vldr	s14, [pc, #332]	; 80029e4 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x21c>
 800289a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800289e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028a2:	dc00      	bgt.n	80028a6 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0xde>
      {
        Odr = 200.0f;
      }
      break;
 80028a4:	e018      	b.n	80028d8 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x110>
        Odr = 200.0f;
 80028a6:	4b50      	ldr	r3, [pc, #320]	; (80029e8 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x220>)
 80028a8:	60bb      	str	r3, [r7, #8]
      break;
 80028aa:	e015      	b.n	80028d8 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x110>
    case LIS2DW12_LOW_POWER_MODE1:
      switch (Noise)
 80028ac:	79bb      	ldrb	r3, [r7, #6]
 80028ae:	2b01      	cmp	r3, #1
 80028b0:	d002      	beq.n	80028b8 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0xf0>
      {
        case LIS2DW12_LOW_NOISE_DISABLE:
        default:
          new_power_mode = LIS2DW12_CONT_LOW_PWR_12bit;
 80028b2:	2300      	movs	r3, #0
 80028b4:	75fb      	strb	r3, [r7, #23]
          break;
 80028b6:	e002      	b.n	80028be <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0xf6>
        case LIS2DW12_LOW_NOISE_ENABLE:
          new_power_mode = LIS2DW12_CONT_LOW_PWR_LOW_NOISE_12bit;
 80028b8:	2310      	movs	r3, #16
 80028ba:	75fb      	strb	r3, [r7, #23]
          break;
 80028bc:	bf00      	nop
      }

      /* If Low Power mode maximum ODR is 200Hz */
      if (Odr > 200.0f)
 80028be:	edd7 7a02 	vldr	s15, [r7, #8]
 80028c2:	ed9f 7a48 	vldr	s14, [pc, #288]	; 80029e4 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x21c>
 80028c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028ce:	dc00      	bgt.n	80028d2 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x10a>
      {
        Odr = 200.0f;
      }
      break;
 80028d0:	e001      	b.n	80028d6 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x10e>
        Odr = 200.0f;
 80028d2:	4b45      	ldr	r3, [pc, #276]	; (80029e8 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x220>)
 80028d4:	60bb      	str	r3, [r7, #8]
      break;
 80028d6:	bf00      	nop
  }

  new_odr = (Odr <=    1.6f) ? LIS2DW12_XL_ODR_1Hz6_LP_ONLY
            : (Odr <=   12.5f) ? LIS2DW12_XL_ODR_12Hz5
 80028d8:	edd7 7a02 	vldr	s15, [r7, #8]
 80028dc:	ed9f 7a43 	vldr	s14, [pc, #268]	; 80029ec <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x224>
 80028e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028e8:	d801      	bhi.n	80028ee <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x126>
 80028ea:	2301      	movs	r3, #1
 80028ec:	e04d      	b.n	800298a <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x1c2>
 80028ee:	edd7 7a02 	vldr	s15, [r7, #8]
 80028f2:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 80028f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028fe:	d801      	bhi.n	8002904 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x13c>
 8002900:	2302      	movs	r3, #2
 8002902:	e042      	b.n	800298a <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x1c2>
 8002904:	edd7 7a02 	vldr	s15, [r7, #8]
 8002908:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 800290c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002910:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002914:	d801      	bhi.n	800291a <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x152>
 8002916:	2303      	movs	r3, #3
 8002918:	e037      	b.n	800298a <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x1c2>
 800291a:	edd7 7a02 	vldr	s15, [r7, #8]
 800291e:	ed9f 7a34 	vldr	s14, [pc, #208]	; 80029f0 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x228>
 8002922:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002926:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800292a:	d801      	bhi.n	8002930 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x168>
 800292c:	2304      	movs	r3, #4
 800292e:	e02c      	b.n	800298a <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x1c2>
 8002930:	edd7 7a02 	vldr	s15, [r7, #8]
 8002934:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 80029f4 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x22c>
 8002938:	eef4 7ac7 	vcmpe.f32	s15, s14
 800293c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002940:	d801      	bhi.n	8002946 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x17e>
 8002942:	2305      	movs	r3, #5
 8002944:	e021      	b.n	800298a <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x1c2>
 8002946:	edd7 7a02 	vldr	s15, [r7, #8]
 800294a:	ed9f 7a26 	vldr	s14, [pc, #152]	; 80029e4 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x21c>
 800294e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002952:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002956:	d801      	bhi.n	800295c <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x194>
 8002958:	2306      	movs	r3, #6
 800295a:	e016      	b.n	800298a <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x1c2>
 800295c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002960:	ed9f 7a25 	vldr	s14, [pc, #148]	; 80029f8 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x230>
 8002964:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002968:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800296c:	d801      	bhi.n	8002972 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x1aa>
 800296e:	2307      	movs	r3, #7
 8002970:	e00b      	b.n	800298a <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x1c2>
 8002972:	edd7 7a02 	vldr	s15, [r7, #8]
 8002976:	ed9f 7a21 	vldr	s14, [pc, #132]	; 80029fc <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x234>
 800297a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800297e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002982:	d801      	bhi.n	8002988 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x1c0>
 8002984:	2308      	movs	r3, #8
 8002986:	e000      	b.n	800298a <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x1c2>
 8002988:	2309      	movs	r3, #9
  new_odr = (Odr <=    1.6f) ? LIS2DW12_XL_ODR_1Hz6_LP_ONLY
 800298a:	75bb      	strb	r3, [r7, #22]
            : (Odr <=  400.0f) ? LIS2DW12_XL_ODR_400Hz
            : (Odr <=  800.0f) ? LIS2DW12_XL_ODR_800Hz
            :                    LIS2DW12_XL_ODR_1k6Hz;

  /* Output data rate selection. */
  if (lis2dw12_data_rate_set(&(pObj->Ctx), new_odr) != LIS2DW12_OK)
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	3320      	adds	r3, #32
 8002990:	7dba      	ldrb	r2, [r7, #22]
 8002992:	4611      	mov	r1, r2
 8002994:	4618      	mov	r0, r3
 8002996:	f000 fa33 	bl	8002e00 <lis2dw12_data_rate_set>
 800299a:	4603      	mov	r3, r0
 800299c:	2b00      	cmp	r3, #0
 800299e:	d002      	beq.n	80029a6 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x1de>
  {
    return LIS2DW12_ERROR;
 80029a0:	f04f 33ff 	mov.w	r3, #4294967295
 80029a4:	e018      	b.n	80029d8 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x210>
  }

  /* Power mode selection. */
  if (lis2dw12_power_mode_set(&(pObj->Ctx), new_power_mode) != LIS2DW12_OK)
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	3320      	adds	r3, #32
 80029aa:	7dfa      	ldrb	r2, [r7, #23]
 80029ac:	4611      	mov	r1, r2
 80029ae:	4618      	mov	r0, r3
 80029b0:	f000 f91e 	bl	8002bf0 <lis2dw12_power_mode_set>
 80029b4:	4603      	mov	r3, r0
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d002      	beq.n	80029c0 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x1f8>
  {
    return LIS2DW12_ERROR;
 80029ba:	f04f 33ff 	mov.w	r3, #4294967295
 80029be:	e00b      	b.n	80029d8 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x210>
  }

  /* Store the current Odr, Mode and Noise values */
  pObj->acc_odr = Odr;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	68ba      	ldr	r2, [r7, #8]
 80029c4:	635a      	str	r2, [r3, #52]	; 0x34
  pObj->acc_operating_mode = Mode;
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	79fa      	ldrb	r2, [r7, #7]
 80029ca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  pObj->acc_low_noise = Noise;
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	79ba      	ldrb	r2, [r7, #6]
 80029d2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return LIS2DW12_OK;
 80029d6:	2300      	movs	r3, #0
}
 80029d8:	4618      	mov	r0, r3
 80029da:	3718      	adds	r7, #24
 80029dc:	46bd      	mov	sp, r7
 80029de:	bd80      	pop	{r7, pc}
 80029e0:	41480000 	.word	0x41480000
 80029e4:	43480000 	.word	0x43480000
 80029e8:	43480000 	.word	0x43480000
 80029ec:	3fcccccd 	.word	0x3fcccccd
 80029f0:	42480000 	.word	0x42480000
 80029f4:	42c80000 	.word	0x42c80000
 80029f8:	43c80000 	.word	0x43c80000
 80029fc:	44480000 	.word	0x44480000

08002a00 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled>:
  * @param  Noise the low noise option
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LIS2DW12_ACC_SetOutputDataRate_When_Disabled(LIS2DW12_Object_t *pObj, float Odr,
                                                            LIS2DW12_Operating_Mode_t Mode, LIS2DW12_Low_Noise_t Noise)
{
 8002a00:	b480      	push	{r7}
 8002a02:	b085      	sub	sp, #20
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	60f8      	str	r0, [r7, #12]
 8002a08:	ed87 0a02 	vstr	s0, [r7, #8]
 8002a0c:	460b      	mov	r3, r1
 8002a0e:	71fb      	strb	r3, [r7, #7]
 8002a10:	4613      	mov	r3, r2
 8002a12:	71bb      	strb	r3, [r7, #6]
  /* Store the new Odr, Mode and Noise values */
  pObj->acc_operating_mode = Mode;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	79fa      	ldrb	r2, [r7, #7]
 8002a18:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  pObj->acc_low_noise = Noise;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	79ba      	ldrb	r2, [r7, #6]
 8002a20:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pObj->acc_odr = (Odr <=    1.6f) ?    1.6f
                  : (Odr <=   12.5f) ?   12.5f
 8002a24:	edd7 7a02 	vldr	s15, [r7, #8]
 8002a28:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8002ae8 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xe8>
 8002a2c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a34:	d801      	bhi.n	8002a3a <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0x3a>
 8002a36:	4b2d      	ldr	r3, [pc, #180]	; (8002aec <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xec>)
 8002a38:	e04d      	b.n	8002ad6 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xd6>
                  : (Odr <=   25.0f) ?   25.0f
 8002a3a:	edd7 7a02 	vldr	s15, [r7, #8]
 8002a3e:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8002a42:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a4a:	d801      	bhi.n	8002a50 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0x50>
 8002a4c:	4b28      	ldr	r3, [pc, #160]	; (8002af0 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xf0>)
 8002a4e:	e042      	b.n	8002ad6 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xd6>
                  : (Odr <=   50.0f) ?   50.0f
 8002a50:	edd7 7a02 	vldr	s15, [r7, #8]
 8002a54:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8002a58:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a60:	d801      	bhi.n	8002a66 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0x66>
 8002a62:	4b24      	ldr	r3, [pc, #144]	; (8002af4 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xf4>)
 8002a64:	e037      	b.n	8002ad6 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xd6>
                  : (Odr <=  100.0f) ?  100.0f
 8002a66:	edd7 7a02 	vldr	s15, [r7, #8]
 8002a6a:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8002af8 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xf8>
 8002a6e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a76:	d801      	bhi.n	8002a7c <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0x7c>
 8002a78:	4b20      	ldr	r3, [pc, #128]	; (8002afc <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xfc>)
 8002a7a:	e02c      	b.n	8002ad6 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xd6>
                  : (Odr <=  200.0f) ?  200.0f
 8002a7c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002a80:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8002b00 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0x100>
 8002a84:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a8c:	d801      	bhi.n	8002a92 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0x92>
 8002a8e:	4b1d      	ldr	r3, [pc, #116]	; (8002b04 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0x104>)
 8002a90:	e021      	b.n	8002ad6 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xd6>
                  : (Odr <=  400.0f) ?  400.0f
 8002a92:	edd7 7a02 	vldr	s15, [r7, #8]
 8002a96:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8002b08 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0x108>
 8002a9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002aa2:	d801      	bhi.n	8002aa8 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xa8>
 8002aa4:	4b19      	ldr	r3, [pc, #100]	; (8002b0c <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0x10c>)
 8002aa6:	e016      	b.n	8002ad6 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xd6>
                  : (Odr <=  800.0f) ?  800.0f
 8002aa8:	edd7 7a02 	vldr	s15, [r7, #8]
 8002aac:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8002b10 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0x110>
 8002ab0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ab4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ab8:	d801      	bhi.n	8002abe <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xbe>
 8002aba:	4b16      	ldr	r3, [pc, #88]	; (8002b14 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0x114>)
 8002abc:	e00b      	b.n	8002ad6 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xd6>
                  :                    1600.0f;
 8002abe:	edd7 7a02 	vldr	s15, [r7, #8]
 8002ac2:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8002b18 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0x118>
 8002ac6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002aca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ace:	d801      	bhi.n	8002ad4 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8002ad0:	4b12      	ldr	r3, [pc, #72]	; (8002b1c <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0x11c>)
 8002ad2:	e000      	b.n	8002ad6 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xd6>
 8002ad4:	4b12      	ldr	r3, [pc, #72]	; (8002b20 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0x120>)
  pObj->acc_odr = (Odr <=    1.6f) ?    1.6f
 8002ad6:	68fa      	ldr	r2, [r7, #12]
 8002ad8:	6353      	str	r3, [r2, #52]	; 0x34

  return LIS2DW12_OK;
 8002ada:	2300      	movs	r3, #0
}
 8002adc:	4618      	mov	r0, r3
 8002ade:	3714      	adds	r7, #20
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae6:	4770      	bx	lr
 8002ae8:	3fcccccd 	.word	0x3fcccccd
 8002aec:	3fcccccd 	.word	0x3fcccccd
 8002af0:	41480000 	.word	0x41480000
 8002af4:	41c80000 	.word	0x41c80000
 8002af8:	42480000 	.word	0x42480000
 8002afc:	42480000 	.word	0x42480000
 8002b00:	42c80000 	.word	0x42c80000
 8002b04:	42c80000 	.word	0x42c80000
 8002b08:	43480000 	.word	0x43480000
 8002b0c:	43480000 	.word	0x43480000
 8002b10:	43c80000 	.word	0x43c80000
 8002b14:	43c80000 	.word	0x43c80000
 8002b18:	44480000 	.word	0x44480000
 8002b1c:	44480000 	.word	0x44480000
 8002b20:	44c80000 	.word	0x44c80000

08002b24 <ReadRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8002b24:	b590      	push	{r4, r7, lr}
 8002b26:	b087      	sub	sp, #28
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	60f8      	str	r0, [r7, #12]
 8002b2c:	607a      	str	r2, [r7, #4]
 8002b2e:	461a      	mov	r2, r3
 8002b30:	460b      	mov	r3, r1
 8002b32:	72fb      	strb	r3, [r7, #11]
 8002b34:	4613      	mov	r3, r2
 8002b36:	813b      	strh	r3, [r7, #8]
  LIS2DW12_Object_t *pObj = (LIS2DW12_Object_t *)Handle;
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 8002b3c:	697b      	ldr	r3, [r7, #20]
 8002b3e:	695c      	ldr	r4, [r3, #20]
 8002b40:	697b      	ldr	r3, [r7, #20]
 8002b42:	7b1b      	ldrb	r3, [r3, #12]
 8002b44:	b298      	uxth	r0, r3
 8002b46:	7afb      	ldrb	r3, [r7, #11]
 8002b48:	b299      	uxth	r1, r3
 8002b4a:	893b      	ldrh	r3, [r7, #8]
 8002b4c:	687a      	ldr	r2, [r7, #4]
 8002b4e:	47a0      	blx	r4
 8002b50:	4603      	mov	r3, r0
}
 8002b52:	4618      	mov	r0, r3
 8002b54:	371c      	adds	r7, #28
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd90      	pop	{r4, r7, pc}

08002b5a <WriteRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8002b5a:	b590      	push	{r4, r7, lr}
 8002b5c:	b087      	sub	sp, #28
 8002b5e:	af00      	add	r7, sp, #0
 8002b60:	60f8      	str	r0, [r7, #12]
 8002b62:	607a      	str	r2, [r7, #4]
 8002b64:	461a      	mov	r2, r3
 8002b66:	460b      	mov	r3, r1
 8002b68:	72fb      	strb	r3, [r7, #11]
 8002b6a:	4613      	mov	r3, r2
 8002b6c:	813b      	strh	r3, [r7, #8]
  LIS2DW12_Object_t *pObj = (LIS2DW12_Object_t *)Handle;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8002b72:	697b      	ldr	r3, [r7, #20]
 8002b74:	691c      	ldr	r4, [r3, #16]
 8002b76:	697b      	ldr	r3, [r7, #20]
 8002b78:	7b1b      	ldrb	r3, [r3, #12]
 8002b7a:	b298      	uxth	r0, r3
 8002b7c:	7afb      	ldrb	r3, [r7, #11]
 8002b7e:	b299      	uxth	r1, r3
 8002b80:	893b      	ldrh	r3, [r7, #8]
 8002b82:	687a      	ldr	r2, [r7, #4]
 8002b84:	47a0      	blx	r4
 8002b86:	4603      	mov	r3, r0
}
 8002b88:	4618      	mov	r0, r3
 8002b8a:	371c      	adds	r7, #28
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	bd90      	pop	{r4, r7, pc}

08002b90 <lis2dw12_read_reg>:
  *
  */
int32_t lis2dw12_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 8002b90:	b590      	push	{r4, r7, lr}
 8002b92:	b087      	sub	sp, #28
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	60f8      	str	r0, [r7, #12]
 8002b98:	607a      	str	r2, [r7, #4]
 8002b9a:	461a      	mov	r2, r3
 8002b9c:	460b      	mov	r3, r1
 8002b9e:	72fb      	strb	r3, [r7, #11]
 8002ba0:	4613      	mov	r3, r2
 8002ba2:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	685c      	ldr	r4, [r3, #4]
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	68d8      	ldr	r0, [r3, #12]
 8002bac:	893b      	ldrh	r3, [r7, #8]
 8002bae:	7af9      	ldrb	r1, [r7, #11]
 8002bb0:	687a      	ldr	r2, [r7, #4]
 8002bb2:	47a0      	blx	r4
 8002bb4:	6178      	str	r0, [r7, #20]

  return ret;
 8002bb6:	697b      	ldr	r3, [r7, #20]
}
 8002bb8:	4618      	mov	r0, r3
 8002bba:	371c      	adds	r7, #28
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd90      	pop	{r4, r7, pc}

08002bc0 <lis2dw12_write_reg>:
  *
  */
int32_t lis2dw12_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                           uint8_t *data,
                           uint16_t len)
{
 8002bc0:	b590      	push	{r4, r7, lr}
 8002bc2:	b087      	sub	sp, #28
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	60f8      	str	r0, [r7, #12]
 8002bc8:	607a      	str	r2, [r7, #4]
 8002bca:	461a      	mov	r2, r3
 8002bcc:	460b      	mov	r3, r1
 8002bce:	72fb      	strb	r3, [r7, #11]
 8002bd0:	4613      	mov	r3, r2
 8002bd2:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681c      	ldr	r4, [r3, #0]
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	68d8      	ldr	r0, [r3, #12]
 8002bdc:	893b      	ldrh	r3, [r7, #8]
 8002bde:	7af9      	ldrb	r1, [r7, #11]
 8002be0:	687a      	ldr	r2, [r7, #4]
 8002be2:	47a0      	blx	r4
 8002be4:	6178      	str	r0, [r7, #20]

  return ret;
 8002be6:	697b      	ldr	r3, [r7, #20]
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	371c      	adds	r7, #28
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd90      	pop	{r4, r7, pc}

08002bf0 <lis2dw12_power_mode_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_power_mode_set(stmdev_ctx_t *ctx,
                                lis2dw12_mode_t val)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b086      	sub	sp, #24
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
 8002bf8:	460b      	mov	r3, r1
 8002bfa:	70fb      	strb	r3, [r7, #3]
  lis2dw12_ctrl1_t ctrl1;
  lis2dw12_ctrl6_t ctrl6;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 8002bfc:	f107 0210 	add.w	r2, r7, #16
 8002c00:	2301      	movs	r3, #1
 8002c02:	2120      	movs	r1, #32
 8002c04:	6878      	ldr	r0, [r7, #4]
 8002c06:	f7ff ffc3 	bl	8002b90 <lis2dw12_read_reg>
 8002c0a:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8002c0c:	697b      	ldr	r3, [r7, #20]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d118      	bne.n	8002c44 <lis2dw12_power_mode_set+0x54>
  {
    ctrl1.mode = ((uint8_t) val & 0x0CU) >> 2;
 8002c12:	78fb      	ldrb	r3, [r7, #3]
 8002c14:	089b      	lsrs	r3, r3, #2
 8002c16:	f003 0303 	and.w	r3, r3, #3
 8002c1a:	b2da      	uxtb	r2, r3
 8002c1c:	7c3b      	ldrb	r3, [r7, #16]
 8002c1e:	f362 0383 	bfi	r3, r2, #2, #2
 8002c22:	743b      	strb	r3, [r7, #16]
    ctrl1.lp_mode = (uint8_t) val & 0x03U ;
 8002c24:	78fb      	ldrb	r3, [r7, #3]
 8002c26:	f003 0303 	and.w	r3, r3, #3
 8002c2a:	b2da      	uxtb	r2, r3
 8002c2c:	7c3b      	ldrb	r3, [r7, #16]
 8002c2e:	f362 0301 	bfi	r3, r2, #0, #2
 8002c32:	743b      	strb	r3, [r7, #16]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 8002c34:	f107 0210 	add.w	r2, r7, #16
 8002c38:	2301      	movs	r3, #1
 8002c3a:	2120      	movs	r1, #32
 8002c3c:	6878      	ldr	r0, [r7, #4]
 8002c3e:	f7ff ffbf 	bl	8002bc0 <lis2dw12_write_reg>
 8002c42:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 8002c44:	697b      	ldr	r3, [r7, #20]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d107      	bne.n	8002c5a <lis2dw12_power_mode_set+0x6a>
  {
    ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &ctrl6, 1);
 8002c4a:	f107 020c 	add.w	r2, r7, #12
 8002c4e:	2301      	movs	r3, #1
 8002c50:	2125      	movs	r1, #37	; 0x25
 8002c52:	6878      	ldr	r0, [r7, #4]
 8002c54:	f7ff ff9c 	bl	8002b90 <lis2dw12_read_reg>
 8002c58:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 8002c5a:	697b      	ldr	r3, [r7, #20]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d110      	bne.n	8002c82 <lis2dw12_power_mode_set+0x92>
  {
    ctrl6.low_noise = ((uint8_t) val & 0x10U) >> 4;
 8002c60:	78fb      	ldrb	r3, [r7, #3]
 8002c62:	091b      	lsrs	r3, r3, #4
 8002c64:	f003 0301 	and.w	r3, r3, #1
 8002c68:	b2da      	uxtb	r2, r3
 8002c6a:	7b3b      	ldrb	r3, [r7, #12]
 8002c6c:	f362 0382 	bfi	r3, r2, #2, #1
 8002c70:	733b      	strb	r3, [r7, #12]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &ctrl6, 1);
 8002c72:	f107 020c 	add.w	r2, r7, #12
 8002c76:	2301      	movs	r3, #1
 8002c78:	2125      	movs	r1, #37	; 0x25
 8002c7a:	6878      	ldr	r0, [r7, #4]
 8002c7c:	f7ff ffa0 	bl	8002bc0 <lis2dw12_write_reg>
 8002c80:	6178      	str	r0, [r7, #20]
  }

  return ret;
 8002c82:	697b      	ldr	r3, [r7, #20]
}
 8002c84:	4618      	mov	r0, r3
 8002c86:	3718      	adds	r7, #24
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bd80      	pop	{r7, pc}

08002c8c <lis2dw12_power_mode_get>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_power_mode_get(stmdev_ctx_t *ctx,
                                lis2dw12_mode_t *val)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b086      	sub	sp, #24
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
 8002c94:	6039      	str	r1, [r7, #0]
  lis2dw12_ctrl1_t ctrl1;
  lis2dw12_ctrl6_t ctrl6;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 8002c96:	f107 0210 	add.w	r2, r7, #16
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	2120      	movs	r1, #32
 8002c9e:	6878      	ldr	r0, [r7, #4]
 8002ca0:	f7ff ff76 	bl	8002b90 <lis2dw12_read_reg>
 8002ca4:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	f040 80a3 	bne.w	8002df4 <lis2dw12_power_mode_get+0x168>
  {
    ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &ctrl6, 1);
 8002cae:	f107 020c 	add.w	r2, r7, #12
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	2125      	movs	r1, #37	; 0x25
 8002cb6:	6878      	ldr	r0, [r7, #4]
 8002cb8:	f7ff ff6a 	bl	8002b90 <lis2dw12_read_reg>
 8002cbc:	6178      	str	r0, [r7, #20]

    switch (((ctrl6.low_noise << 4) + (ctrl1.mode << 2) +
 8002cbe:	7b3b      	ldrb	r3, [r7, #12]
 8002cc0:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002cc4:	b2db      	uxtb	r3, r3
 8002cc6:	011a      	lsls	r2, r3, #4
 8002cc8:	7c3b      	ldrb	r3, [r7, #16]
 8002cca:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8002cce:	b2db      	uxtb	r3, r3
 8002cd0:	009b      	lsls	r3, r3, #2
 8002cd2:	4413      	add	r3, r2
             ctrl1.lp_mode))
 8002cd4:	7c3a      	ldrb	r2, [r7, #16]
 8002cd6:	f3c2 0201 	ubfx	r2, r2, #0, #2
 8002cda:	b2d2      	uxtb	r2, r2
    switch (((ctrl6.low_noise << 4) + (ctrl1.mode << 2) +
 8002cdc:	4413      	add	r3, r2
 8002cde:	2b1b      	cmp	r3, #27
 8002ce0:	f200 8084 	bhi.w	8002dec <lis2dw12_power_mode_get+0x160>
 8002ce4:	a201      	add	r2, pc, #4	; (adr r2, 8002cec <lis2dw12_power_mode_get+0x60>)
 8002ce6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cea:	bf00      	nop
 8002cec:	08002d7d 	.word	0x08002d7d
 8002cf0:	08002d75 	.word	0x08002d75
 8002cf4:	08002d6d 	.word	0x08002d6d
 8002cf8:	08002d65 	.word	0x08002d65
 8002cfc:	08002d5d 	.word	0x08002d5d
 8002d00:	08002ded 	.word	0x08002ded
 8002d04:	08002ded 	.word	0x08002ded
 8002d08:	08002ded 	.word	0x08002ded
 8002d0c:	08002d9d 	.word	0x08002d9d
 8002d10:	08002d95 	.word	0x08002d95
 8002d14:	08002d8d 	.word	0x08002d8d
 8002d18:	08002d85 	.word	0x08002d85
 8002d1c:	08002ded 	.word	0x08002ded
 8002d20:	08002ded 	.word	0x08002ded
 8002d24:	08002ded 	.word	0x08002ded
 8002d28:	08002ded 	.word	0x08002ded
 8002d2c:	08002dc5 	.word	0x08002dc5
 8002d30:	08002dbd 	.word	0x08002dbd
 8002d34:	08002db5 	.word	0x08002db5
 8002d38:	08002dad 	.word	0x08002dad
 8002d3c:	08002da5 	.word	0x08002da5
 8002d40:	08002ded 	.word	0x08002ded
 8002d44:	08002ded 	.word	0x08002ded
 8002d48:	08002ded 	.word	0x08002ded
 8002d4c:	08002de5 	.word	0x08002de5
 8002d50:	08002ddd 	.word	0x08002ddd
 8002d54:	08002dd5 	.word	0x08002dd5
 8002d58:	08002dcd 	.word	0x08002dcd
    {
      case LIS2DW12_HIGH_PERFORMANCE:
        *val = LIS2DW12_HIGH_PERFORMANCE;
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	2204      	movs	r2, #4
 8002d60:	701a      	strb	r2, [r3, #0]
        break;
 8002d62:	e048      	b.n	8002df6 <lis2dw12_power_mode_get+0x16a>

      case LIS2DW12_CONT_LOW_PWR_4:
        *val = LIS2DW12_CONT_LOW_PWR_4;
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	2203      	movs	r2, #3
 8002d68:	701a      	strb	r2, [r3, #0]
        break;
 8002d6a:	e044      	b.n	8002df6 <lis2dw12_power_mode_get+0x16a>

      case LIS2DW12_CONT_LOW_PWR_3:
        *val = LIS2DW12_CONT_LOW_PWR_3;
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	2202      	movs	r2, #2
 8002d70:	701a      	strb	r2, [r3, #0]
        break;
 8002d72:	e040      	b.n	8002df6 <lis2dw12_power_mode_get+0x16a>

      case LIS2DW12_CONT_LOW_PWR_2:
        *val = LIS2DW12_CONT_LOW_PWR_2;
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	2201      	movs	r2, #1
 8002d78:	701a      	strb	r2, [r3, #0]
        break;
 8002d7a:	e03c      	b.n	8002df6 <lis2dw12_power_mode_get+0x16a>

      case LIS2DW12_CONT_LOW_PWR_12bit:
        *val = LIS2DW12_CONT_LOW_PWR_12bit;
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	2200      	movs	r2, #0
 8002d80:	701a      	strb	r2, [r3, #0]
        break;
 8002d82:	e038      	b.n	8002df6 <lis2dw12_power_mode_get+0x16a>

      case LIS2DW12_SINGLE_LOW_PWR_4:
        *val = LIS2DW12_SINGLE_LOW_PWR_4;
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	220b      	movs	r2, #11
 8002d88:	701a      	strb	r2, [r3, #0]
        break;
 8002d8a:	e034      	b.n	8002df6 <lis2dw12_power_mode_get+0x16a>

      case LIS2DW12_SINGLE_LOW_PWR_3:
        *val = LIS2DW12_SINGLE_LOW_PWR_3;
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	220a      	movs	r2, #10
 8002d90:	701a      	strb	r2, [r3, #0]
        break;
 8002d92:	e030      	b.n	8002df6 <lis2dw12_power_mode_get+0x16a>

      case LIS2DW12_SINGLE_LOW_PWR_2:
        *val = LIS2DW12_SINGLE_LOW_PWR_2;
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	2209      	movs	r2, #9
 8002d98:	701a      	strb	r2, [r3, #0]
        break;
 8002d9a:	e02c      	b.n	8002df6 <lis2dw12_power_mode_get+0x16a>

      case LIS2DW12_SINGLE_LOW_PWR_12bit:
        *val = LIS2DW12_SINGLE_LOW_PWR_12bit;
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	2208      	movs	r2, #8
 8002da0:	701a      	strb	r2, [r3, #0]
        break;
 8002da2:	e028      	b.n	8002df6 <lis2dw12_power_mode_get+0x16a>

      case LIS2DW12_HIGH_PERFORMANCE_LOW_NOISE:
        *val = LIS2DW12_HIGH_PERFORMANCE_LOW_NOISE;
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	2214      	movs	r2, #20
 8002da8:	701a      	strb	r2, [r3, #0]
        break;
 8002daa:	e024      	b.n	8002df6 <lis2dw12_power_mode_get+0x16a>

      case LIS2DW12_CONT_LOW_PWR_LOW_NOISE_4:
        *val = LIS2DW12_CONT_LOW_PWR_LOW_NOISE_4;
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	2213      	movs	r2, #19
 8002db0:	701a      	strb	r2, [r3, #0]
        break;
 8002db2:	e020      	b.n	8002df6 <lis2dw12_power_mode_get+0x16a>

      case LIS2DW12_CONT_LOW_PWR_LOW_NOISE_3:
        *val = LIS2DW12_CONT_LOW_PWR_LOW_NOISE_3;
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	2212      	movs	r2, #18
 8002db8:	701a      	strb	r2, [r3, #0]
        break;
 8002dba:	e01c      	b.n	8002df6 <lis2dw12_power_mode_get+0x16a>

      case LIS2DW12_CONT_LOW_PWR_LOW_NOISE_2:
        *val = LIS2DW12_CONT_LOW_PWR_LOW_NOISE_2;
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	2211      	movs	r2, #17
 8002dc0:	701a      	strb	r2, [r3, #0]
        break;
 8002dc2:	e018      	b.n	8002df6 <lis2dw12_power_mode_get+0x16a>

      case LIS2DW12_CONT_LOW_PWR_LOW_NOISE_12bit:
        *val = LIS2DW12_CONT_LOW_PWR_LOW_NOISE_12bit;
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	2210      	movs	r2, #16
 8002dc8:	701a      	strb	r2, [r3, #0]
        break;
 8002dca:	e014      	b.n	8002df6 <lis2dw12_power_mode_get+0x16a>

      case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_4:
        *val = LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_4;
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	221b      	movs	r2, #27
 8002dd0:	701a      	strb	r2, [r3, #0]
        break;
 8002dd2:	e010      	b.n	8002df6 <lis2dw12_power_mode_get+0x16a>

      case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_3:
        *val = LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_3;
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	221a      	movs	r2, #26
 8002dd8:	701a      	strb	r2, [r3, #0]
        break;
 8002dda:	e00c      	b.n	8002df6 <lis2dw12_power_mode_get+0x16a>

      case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_2:
        *val = LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_2;
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	2219      	movs	r2, #25
 8002de0:	701a      	strb	r2, [r3, #0]
        break;
 8002de2:	e008      	b.n	8002df6 <lis2dw12_power_mode_get+0x16a>

      case LIS2DW12_SINGLE_LOW_LOW_NOISE_PWR_12bit:
        *val = LIS2DW12_SINGLE_LOW_LOW_NOISE_PWR_12bit;
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	2218      	movs	r2, #24
 8002de8:	701a      	strb	r2, [r3, #0]
        break;
 8002dea:	e004      	b.n	8002df6 <lis2dw12_power_mode_get+0x16a>

      default:
        *val = LIS2DW12_HIGH_PERFORMANCE;
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	2204      	movs	r2, #4
 8002df0:	701a      	strb	r2, [r3, #0]
        break;
 8002df2:	e000      	b.n	8002df6 <lis2dw12_power_mode_get+0x16a>
    }
  }
 8002df4:	bf00      	nop

  return ret;
 8002df6:	697b      	ldr	r3, [r7, #20]
}
 8002df8:	4618      	mov	r0, r3
 8002dfa:	3718      	adds	r7, #24
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bd80      	pop	{r7, pc}

08002e00 <lis2dw12_data_rate_set>:
  * @param  val      change the values of odr in reg CTRL1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_data_rate_set(stmdev_ctx_t *ctx, lis2dw12_odr_t val)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b086      	sub	sp, #24
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
 8002e08:	460b      	mov	r3, r1
 8002e0a:	70fb      	strb	r3, [r7, #3]
  lis2dw12_ctrl1_t ctrl1;
  lis2dw12_ctrl3_t ctrl3;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 8002e0c:	f107 0210 	add.w	r2, r7, #16
 8002e10:	2301      	movs	r3, #1
 8002e12:	2120      	movs	r1, #32
 8002e14:	6878      	ldr	r0, [r7, #4]
 8002e16:	f7ff febb 	bl	8002b90 <lis2dw12_read_reg>
 8002e1a:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8002e1c:	697b      	ldr	r3, [r7, #20]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d10f      	bne.n	8002e42 <lis2dw12_data_rate_set+0x42>
  {
    ctrl1.odr = (uint8_t) val;
 8002e22:	78fb      	ldrb	r3, [r7, #3]
 8002e24:	f003 030f 	and.w	r3, r3, #15
 8002e28:	b2da      	uxtb	r2, r3
 8002e2a:	7c3b      	ldrb	r3, [r7, #16]
 8002e2c:	f362 1307 	bfi	r3, r2, #4, #4
 8002e30:	743b      	strb	r3, [r7, #16]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 8002e32:	f107 0210 	add.w	r2, r7, #16
 8002e36:	2301      	movs	r3, #1
 8002e38:	2120      	movs	r1, #32
 8002e3a:	6878      	ldr	r0, [r7, #4]
 8002e3c:	f7ff fec0 	bl	8002bc0 <lis2dw12_write_reg>
 8002e40:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 8002e42:	697b      	ldr	r3, [r7, #20]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d107      	bne.n	8002e58 <lis2dw12_data_rate_set+0x58>
  {
    ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL3, (uint8_t *) &ctrl3, 1);
 8002e48:	f107 020c 	add.w	r2, r7, #12
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	2122      	movs	r1, #34	; 0x22
 8002e50:	6878      	ldr	r0, [r7, #4]
 8002e52:	f7ff fe9d 	bl	8002b90 <lis2dw12_read_reg>
 8002e56:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 8002e58:	697b      	ldr	r3, [r7, #20]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d110      	bne.n	8002e80 <lis2dw12_data_rate_set+0x80>
  {
    ctrl3.slp_mode = ((uint8_t) val & 0x30U) >> 4;
 8002e5e:	78fb      	ldrb	r3, [r7, #3]
 8002e60:	091b      	lsrs	r3, r3, #4
 8002e62:	f003 0303 	and.w	r3, r3, #3
 8002e66:	b2da      	uxtb	r2, r3
 8002e68:	7b3b      	ldrb	r3, [r7, #12]
 8002e6a:	f362 0301 	bfi	r3, r2, #0, #2
 8002e6e:	733b      	strb	r3, [r7, #12]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL3, (uint8_t *) &ctrl3, 1);
 8002e70:	f107 020c 	add.w	r2, r7, #12
 8002e74:	2301      	movs	r3, #1
 8002e76:	2122      	movs	r1, #34	; 0x22
 8002e78:	6878      	ldr	r0, [r7, #4]
 8002e7a:	f7ff fea1 	bl	8002bc0 <lis2dw12_write_reg>
 8002e7e:	6178      	str	r0, [r7, #20]
  }

  return ret;
 8002e80:	697b      	ldr	r3, [r7, #20]
}
 8002e82:	4618      	mov	r0, r3
 8002e84:	3718      	adds	r7, #24
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}
	...

08002e8c <lis2dw12_data_rate_get>:
  * @param  val      Get the values of odr in reg CTRL1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_data_rate_get(stmdev_ctx_t *ctx, lis2dw12_odr_t *val)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b086      	sub	sp, #24
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
 8002e94:	6039      	str	r1, [r7, #0]
  lis2dw12_ctrl1_t ctrl1;
  lis2dw12_ctrl3_t ctrl3;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 8002e96:	f107 0210 	add.w	r2, r7, #16
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	2120      	movs	r1, #32
 8002e9e:	6878      	ldr	r0, [r7, #4]
 8002ea0:	f7ff fe76 	bl	8002b90 <lis2dw12_read_reg>
 8002ea4:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8002ea6:	697b      	ldr	r3, [r7, #20]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	f040 80b3 	bne.w	8003014 <lis2dw12_data_rate_get+0x188>
  {
    ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL3, (uint8_t *) &ctrl3, 1);
 8002eae:	f107 020c 	add.w	r2, r7, #12
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	2122      	movs	r1, #34	; 0x22
 8002eb6:	6878      	ldr	r0, [r7, #4]
 8002eb8:	f7ff fe6a 	bl	8002b90 <lis2dw12_read_reg>
 8002ebc:	6178      	str	r0, [r7, #20]

    switch ((ctrl3.slp_mode << 4) + ctrl1.odr)
 8002ebe:	7b3b      	ldrb	r3, [r7, #12]
 8002ec0:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8002ec4:	b2db      	uxtb	r3, r3
 8002ec6:	011b      	lsls	r3, r3, #4
 8002ec8:	7c3a      	ldrb	r2, [r7, #16]
 8002eca:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8002ece:	b2d2      	uxtb	r2, r2
 8002ed0:	4413      	add	r3, r2
 8002ed2:	2b32      	cmp	r3, #50	; 0x32
 8002ed4:	f200 809a 	bhi.w	800300c <lis2dw12_data_rate_get+0x180>
 8002ed8:	a201      	add	r2, pc, #4	; (adr r2, 8002ee0 <lis2dw12_data_rate_get+0x54>)
 8002eda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ede:	bf00      	nop
 8002ee0:	08002fad 	.word	0x08002fad
 8002ee4:	08002fb5 	.word	0x08002fb5
 8002ee8:	08002fbd 	.word	0x08002fbd
 8002eec:	08002fc5 	.word	0x08002fc5
 8002ef0:	08002fcd 	.word	0x08002fcd
 8002ef4:	08002fd5 	.word	0x08002fd5
 8002ef8:	08002fdd 	.word	0x08002fdd
 8002efc:	08002fe5 	.word	0x08002fe5
 8002f00:	08002fed 	.word	0x08002fed
 8002f04:	08002ff5 	.word	0x08002ff5
 8002f08:	0800300d 	.word	0x0800300d
 8002f0c:	0800300d 	.word	0x0800300d
 8002f10:	0800300d 	.word	0x0800300d
 8002f14:	0800300d 	.word	0x0800300d
 8002f18:	0800300d 	.word	0x0800300d
 8002f1c:	0800300d 	.word	0x0800300d
 8002f20:	0800300d 	.word	0x0800300d
 8002f24:	0800300d 	.word	0x0800300d
 8002f28:	08003005 	.word	0x08003005
 8002f2c:	0800300d 	.word	0x0800300d
 8002f30:	0800300d 	.word	0x0800300d
 8002f34:	0800300d 	.word	0x0800300d
 8002f38:	0800300d 	.word	0x0800300d
 8002f3c:	0800300d 	.word	0x0800300d
 8002f40:	0800300d 	.word	0x0800300d
 8002f44:	0800300d 	.word	0x0800300d
 8002f48:	0800300d 	.word	0x0800300d
 8002f4c:	0800300d 	.word	0x0800300d
 8002f50:	0800300d 	.word	0x0800300d
 8002f54:	0800300d 	.word	0x0800300d
 8002f58:	0800300d 	.word	0x0800300d
 8002f5c:	0800300d 	.word	0x0800300d
 8002f60:	0800300d 	.word	0x0800300d
 8002f64:	0800300d 	.word	0x0800300d
 8002f68:	0800300d 	.word	0x0800300d
 8002f6c:	0800300d 	.word	0x0800300d
 8002f70:	0800300d 	.word	0x0800300d
 8002f74:	0800300d 	.word	0x0800300d
 8002f78:	0800300d 	.word	0x0800300d
 8002f7c:	0800300d 	.word	0x0800300d
 8002f80:	0800300d 	.word	0x0800300d
 8002f84:	0800300d 	.word	0x0800300d
 8002f88:	0800300d 	.word	0x0800300d
 8002f8c:	0800300d 	.word	0x0800300d
 8002f90:	0800300d 	.word	0x0800300d
 8002f94:	0800300d 	.word	0x0800300d
 8002f98:	0800300d 	.word	0x0800300d
 8002f9c:	0800300d 	.word	0x0800300d
 8002fa0:	0800300d 	.word	0x0800300d
 8002fa4:	0800300d 	.word	0x0800300d
 8002fa8:	08002ffd 	.word	0x08002ffd
    {
      case LIS2DW12_XL_ODR_OFF:
        *val = LIS2DW12_XL_ODR_OFF;
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	2200      	movs	r2, #0
 8002fb0:	701a      	strb	r2, [r3, #0]
        break;
 8002fb2:	e030      	b.n	8003016 <lis2dw12_data_rate_get+0x18a>

      case LIS2DW12_XL_ODR_1Hz6_LP_ONLY:
        *val = LIS2DW12_XL_ODR_1Hz6_LP_ONLY;
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	2201      	movs	r2, #1
 8002fb8:	701a      	strb	r2, [r3, #0]
        break;
 8002fba:	e02c      	b.n	8003016 <lis2dw12_data_rate_get+0x18a>

      case LIS2DW12_XL_ODR_12Hz5:
        *val = LIS2DW12_XL_ODR_12Hz5;
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	2202      	movs	r2, #2
 8002fc0:	701a      	strb	r2, [r3, #0]
        break;
 8002fc2:	e028      	b.n	8003016 <lis2dw12_data_rate_get+0x18a>

      case LIS2DW12_XL_ODR_25Hz:
        *val = LIS2DW12_XL_ODR_25Hz;
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	2203      	movs	r2, #3
 8002fc8:	701a      	strb	r2, [r3, #0]
        break;
 8002fca:	e024      	b.n	8003016 <lis2dw12_data_rate_get+0x18a>

      case LIS2DW12_XL_ODR_50Hz:
        *val = LIS2DW12_XL_ODR_50Hz;
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	2204      	movs	r2, #4
 8002fd0:	701a      	strb	r2, [r3, #0]
        break;
 8002fd2:	e020      	b.n	8003016 <lis2dw12_data_rate_get+0x18a>

      case LIS2DW12_XL_ODR_100Hz:
        *val = LIS2DW12_XL_ODR_100Hz;
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	2205      	movs	r2, #5
 8002fd8:	701a      	strb	r2, [r3, #0]
        break;
 8002fda:	e01c      	b.n	8003016 <lis2dw12_data_rate_get+0x18a>

      case LIS2DW12_XL_ODR_200Hz:
        *val = LIS2DW12_XL_ODR_200Hz;
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	2206      	movs	r2, #6
 8002fe0:	701a      	strb	r2, [r3, #0]
        break;
 8002fe2:	e018      	b.n	8003016 <lis2dw12_data_rate_get+0x18a>

      case LIS2DW12_XL_ODR_400Hz:
        *val = LIS2DW12_XL_ODR_400Hz;
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	2207      	movs	r2, #7
 8002fe8:	701a      	strb	r2, [r3, #0]
        break;
 8002fea:	e014      	b.n	8003016 <lis2dw12_data_rate_get+0x18a>

      case LIS2DW12_XL_ODR_800Hz:
        *val = LIS2DW12_XL_ODR_800Hz;
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	2208      	movs	r2, #8
 8002ff0:	701a      	strb	r2, [r3, #0]
        break;
 8002ff2:	e010      	b.n	8003016 <lis2dw12_data_rate_get+0x18a>

      case LIS2DW12_XL_ODR_1k6Hz:
        *val = LIS2DW12_XL_ODR_1k6Hz;
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	2209      	movs	r2, #9
 8002ff8:	701a      	strb	r2, [r3, #0]
        break;
 8002ffa:	e00c      	b.n	8003016 <lis2dw12_data_rate_get+0x18a>

      case LIS2DW12_XL_SET_SW_TRIG:
        *val = LIS2DW12_XL_SET_SW_TRIG;
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	2232      	movs	r2, #50	; 0x32
 8003000:	701a      	strb	r2, [r3, #0]
        break;
 8003002:	e008      	b.n	8003016 <lis2dw12_data_rate_get+0x18a>

      case LIS2DW12_XL_SET_PIN_TRIG:
        *val = LIS2DW12_XL_SET_PIN_TRIG;
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	2212      	movs	r2, #18
 8003008:	701a      	strb	r2, [r3, #0]
        break;
 800300a:	e004      	b.n	8003016 <lis2dw12_data_rate_get+0x18a>

      default:
        *val = LIS2DW12_XL_ODR_OFF;
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	2200      	movs	r2, #0
 8003010:	701a      	strb	r2, [r3, #0]
        break;
 8003012:	e000      	b.n	8003016 <lis2dw12_data_rate_get+0x18a>
    }
  }
 8003014:	bf00      	nop

  return ret;
 8003016:	697b      	ldr	r3, [r7, #20]
}
 8003018:	4618      	mov	r0, r3
 800301a:	3718      	adds	r7, #24
 800301c:	46bd      	mov	sp, r7
 800301e:	bd80      	pop	{r7, pc}

08003020 <lis2dw12_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b084      	sub	sp, #16
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
 8003028:	460b      	mov	r3, r1
 800302a:	70fb      	strb	r3, [r7, #3]
  lis2dw12_ctrl2_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 800302c:	f107 0208 	add.w	r2, r7, #8
 8003030:	2301      	movs	r3, #1
 8003032:	2121      	movs	r1, #33	; 0x21
 8003034:	6878      	ldr	r0, [r7, #4]
 8003036:	f7ff fdab 	bl	8002b90 <lis2dw12_read_reg>
 800303a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d10f      	bne.n	8003062 <lis2dw12_block_data_update_set+0x42>
  {
    reg.bdu = val;
 8003042:	78fb      	ldrb	r3, [r7, #3]
 8003044:	f003 0301 	and.w	r3, r3, #1
 8003048:	b2da      	uxtb	r2, r3
 800304a:	7a3b      	ldrb	r3, [r7, #8]
 800304c:	f362 03c3 	bfi	r3, r2, #3, #1
 8003050:	723b      	strb	r3, [r7, #8]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 8003052:	f107 0208 	add.w	r2, r7, #8
 8003056:	2301      	movs	r3, #1
 8003058:	2121      	movs	r1, #33	; 0x21
 800305a:	6878      	ldr	r0, [r7, #4]
 800305c:	f7ff fdb0 	bl	8002bc0 <lis2dw12_write_reg>
 8003060:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8003062:	68fb      	ldr	r3, [r7, #12]
}
 8003064:	4618      	mov	r0, r3
 8003066:	3710      	adds	r7, #16
 8003068:	46bd      	mov	sp, r7
 800306a:	bd80      	pop	{r7, pc}

0800306c <lis2dw12_full_scale_set>:
  * @param  val      change the values of fs in reg CTRL6
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_full_scale_set(stmdev_ctx_t *ctx, lis2dw12_fs_t val)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b084      	sub	sp, #16
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
 8003074:	460b      	mov	r3, r1
 8003076:	70fb      	strb	r3, [r7, #3]
  lis2dw12_ctrl6_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &reg, 1);
 8003078:	f107 0208 	add.w	r2, r7, #8
 800307c:	2301      	movs	r3, #1
 800307e:	2125      	movs	r1, #37	; 0x25
 8003080:	6878      	ldr	r0, [r7, #4]
 8003082:	f7ff fd85 	bl	8002b90 <lis2dw12_read_reg>
 8003086:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d10f      	bne.n	80030ae <lis2dw12_full_scale_set+0x42>
  {
    reg.fs = (uint8_t) val;
 800308e:	78fb      	ldrb	r3, [r7, #3]
 8003090:	f003 0303 	and.w	r3, r3, #3
 8003094:	b2da      	uxtb	r2, r3
 8003096:	7a3b      	ldrb	r3, [r7, #8]
 8003098:	f362 1305 	bfi	r3, r2, #4, #2
 800309c:	723b      	strb	r3, [r7, #8]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &reg, 1);
 800309e:	f107 0208 	add.w	r2, r7, #8
 80030a2:	2301      	movs	r3, #1
 80030a4:	2125      	movs	r1, #37	; 0x25
 80030a6:	6878      	ldr	r0, [r7, #4]
 80030a8:	f7ff fd8a 	bl	8002bc0 <lis2dw12_write_reg>
 80030ac:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80030ae:	68fb      	ldr	r3, [r7, #12]
}
 80030b0:	4618      	mov	r0, r3
 80030b2:	3710      	adds	r7, #16
 80030b4:	46bd      	mov	sp, r7
 80030b6:	bd80      	pop	{r7, pc}

080030b8 <lis2dw12_full_scale_get>:
  * @param  val      Get the values of fs in reg CTRL6
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_full_scale_get(stmdev_ctx_t *ctx, lis2dw12_fs_t *val)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b084      	sub	sp, #16
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
 80030c0:	6039      	str	r1, [r7, #0]
  lis2dw12_ctrl6_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &reg, 1);
 80030c2:	f107 0208 	add.w	r2, r7, #8
 80030c6:	2301      	movs	r3, #1
 80030c8:	2125      	movs	r1, #37	; 0x25
 80030ca:	6878      	ldr	r0, [r7, #4]
 80030cc:	f7ff fd60 	bl	8002b90 <lis2dw12_read_reg>
 80030d0:	60f8      	str	r0, [r7, #12]

  switch (reg.fs)
 80030d2:	7a3b      	ldrb	r3, [r7, #8]
 80030d4:	f3c3 1301 	ubfx	r3, r3, #4, #2
 80030d8:	b2db      	uxtb	r3, r3
 80030da:	2b03      	cmp	r3, #3
 80030dc:	d81a      	bhi.n	8003114 <lis2dw12_full_scale_get+0x5c>
 80030de:	a201      	add	r2, pc, #4	; (adr r2, 80030e4 <lis2dw12_full_scale_get+0x2c>)
 80030e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030e4:	080030f5 	.word	0x080030f5
 80030e8:	080030fd 	.word	0x080030fd
 80030ec:	08003105 	.word	0x08003105
 80030f0:	0800310d 	.word	0x0800310d
  {
    case LIS2DW12_2g:
      *val = LIS2DW12_2g;
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	2200      	movs	r2, #0
 80030f8:	701a      	strb	r2, [r3, #0]
      break;
 80030fa:	e00f      	b.n	800311c <lis2dw12_full_scale_get+0x64>

    case LIS2DW12_4g:
      *val = LIS2DW12_4g;
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	2201      	movs	r2, #1
 8003100:	701a      	strb	r2, [r3, #0]
      break;
 8003102:	e00b      	b.n	800311c <lis2dw12_full_scale_get+0x64>

    case LIS2DW12_8g:
      *val = LIS2DW12_8g;
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	2202      	movs	r2, #2
 8003108:	701a      	strb	r2, [r3, #0]
      break;
 800310a:	e007      	b.n	800311c <lis2dw12_full_scale_get+0x64>

    case LIS2DW12_16g:
      *val = LIS2DW12_16g;
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	2203      	movs	r2, #3
 8003110:	701a      	strb	r2, [r3, #0]
      break;
 8003112:	e003      	b.n	800311c <lis2dw12_full_scale_get+0x64>

    default:
      *val = LIS2DW12_2g;
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	2200      	movs	r2, #0
 8003118:	701a      	strb	r2, [r3, #0]
      break;
 800311a:	bf00      	nop
  }

  return ret;
 800311c:	68fb      	ldr	r3, [r7, #12]
}
 800311e:	4618      	mov	r0, r3
 8003120:	3710      	adds	r7, #16
 8003122:	46bd      	mov	sp, r7
 8003124:	bd80      	pop	{r7, pc}
 8003126:	bf00      	nop

08003128 <lis2dw12_acceleration_raw_get>:
  * @param  val      buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b086      	sub	sp, #24
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
 8003130:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_OUT_X_L, buff, 6);
 8003132:	f107 020c 	add.w	r2, r7, #12
 8003136:	2306      	movs	r3, #6
 8003138:	2128      	movs	r1, #40	; 0x28
 800313a:	6878      	ldr	r0, [r7, #4]
 800313c:	f7ff fd28 	bl	8002b90 <lis2dw12_read_reg>
 8003140:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8003142:	7b7b      	ldrb	r3, [r7, #13]
 8003144:	b21a      	sxth	r2, r3
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003150:	b29b      	uxth	r3, r3
 8003152:	021b      	lsls	r3, r3, #8
 8003154:	b29a      	uxth	r2, r3
 8003156:	7b3b      	ldrb	r3, [r7, #12]
 8003158:	b29b      	uxth	r3, r3
 800315a:	4413      	add	r3, r2
 800315c:	b29b      	uxth	r3, r3
 800315e:	b21a      	sxth	r2, r3
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8003164:	7bfa      	ldrb	r2, [r7, #15]
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	3302      	adds	r3, #2
 800316a:	b212      	sxth	r2, r2
 800316c:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	3302      	adds	r3, #2
 8003172:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003176:	b29b      	uxth	r3, r3
 8003178:	021b      	lsls	r3, r3, #8
 800317a:	b29a      	uxth	r2, r3
 800317c:	7bbb      	ldrb	r3, [r7, #14]
 800317e:	b29b      	uxth	r3, r3
 8003180:	4413      	add	r3, r2
 8003182:	b29a      	uxth	r2, r3
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	3302      	adds	r3, #2
 8003188:	b212      	sxth	r2, r2
 800318a:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 800318c:	7c7a      	ldrb	r2, [r7, #17]
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	3304      	adds	r3, #4
 8003192:	b212      	sxth	r2, r2
 8003194:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	3304      	adds	r3, #4
 800319a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800319e:	b29b      	uxth	r3, r3
 80031a0:	021b      	lsls	r3, r3, #8
 80031a2:	b29a      	uxth	r2, r3
 80031a4:	7c3b      	ldrb	r3, [r7, #16]
 80031a6:	b29b      	uxth	r3, r3
 80031a8:	4413      	add	r3, r2
 80031aa:	b29a      	uxth	r2, r3
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	3304      	adds	r3, #4
 80031b0:	b212      	sxth	r2, r2
 80031b2:	801a      	strh	r2, [r3, #0]

  return ret;
 80031b4:	697b      	ldr	r3, [r7, #20]
}
 80031b6:	4618      	mov	r0, r3
 80031b8:	3718      	adds	r7, #24
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bd80      	pop	{r7, pc}

080031be <lis2dw12_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 80031be:	b580      	push	{r7, lr}
 80031c0:	b084      	sub	sp, #16
 80031c2:	af00      	add	r7, sp, #0
 80031c4:	6078      	str	r0, [r7, #4]
 80031c6:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_WHO_AM_I, buff, 1);
 80031c8:	2301      	movs	r3, #1
 80031ca:	683a      	ldr	r2, [r7, #0]
 80031cc:	210f      	movs	r1, #15
 80031ce:	6878      	ldr	r0, [r7, #4]
 80031d0:	f7ff fcde 	bl	8002b90 <lis2dw12_read_reg>
 80031d4:	60f8      	str	r0, [r7, #12]

  return ret;
 80031d6:	68fb      	ldr	r3, [r7, #12]
}
 80031d8:	4618      	mov	r0, r3
 80031da:	3710      	adds	r7, #16
 80031dc:	46bd      	mov	sp, r7
 80031de:	bd80      	pop	{r7, pc}

080031e0 <lis2dw12_auto_increment_set>:
  * @param  val      change the values of if_add_inc in reg CTRL2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_auto_increment_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b084      	sub	sp, #16
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
 80031e8:	460b      	mov	r3, r1
 80031ea:	70fb      	strb	r3, [r7, #3]
  lis2dw12_ctrl2_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 80031ec:	f107 0208 	add.w	r2, r7, #8
 80031f0:	2301      	movs	r3, #1
 80031f2:	2121      	movs	r1, #33	; 0x21
 80031f4:	6878      	ldr	r0, [r7, #4]
 80031f6:	f7ff fccb 	bl	8002b90 <lis2dw12_read_reg>
 80031fa:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d10f      	bne.n	8003222 <lis2dw12_auto_increment_set+0x42>
  {
    reg.if_add_inc = val;
 8003202:	78fb      	ldrb	r3, [r7, #3]
 8003204:	f003 0301 	and.w	r3, r3, #1
 8003208:	b2da      	uxtb	r2, r3
 800320a:	7a3b      	ldrb	r3, [r7, #8]
 800320c:	f362 0382 	bfi	r3, r2, #2, #1
 8003210:	723b      	strb	r3, [r7, #8]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 8003212:	f107 0208 	add.w	r2, r7, #8
 8003216:	2301      	movs	r3, #1
 8003218:	2121      	movs	r1, #33	; 0x21
 800321a:	6878      	ldr	r0, [r7, #4]
 800321c:	f7ff fcd0 	bl	8002bc0 <lis2dw12_write_reg>
 8003220:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8003222:	68fb      	ldr	r3, [r7, #12]
}
 8003224:	4618      	mov	r0, r3
 8003226:	3710      	adds	r7, #16
 8003228:	46bd      	mov	sp, r7
 800322a:	bd80      	pop	{r7, pc}

0800322c <lis2dw12_fifo_mode_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_fifo_mode_set(stmdev_ctx_t *ctx,
                               lis2dw12_fmode_t val)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b084      	sub	sp, #16
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
 8003234:	460b      	mov	r3, r1
 8003236:	70fb      	strb	r3, [r7, #3]
  lis2dw12_fifo_ctrl_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_FIFO_CTRL, (uint8_t *) &reg, 1);
 8003238:	f107 0208 	add.w	r2, r7, #8
 800323c:	2301      	movs	r3, #1
 800323e:	212e      	movs	r1, #46	; 0x2e
 8003240:	6878      	ldr	r0, [r7, #4]
 8003242:	f7ff fca5 	bl	8002b90 <lis2dw12_read_reg>
 8003246:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d10f      	bne.n	800326e <lis2dw12_fifo_mode_set+0x42>
  {
    reg.fmode = (uint8_t) val;
 800324e:	78fb      	ldrb	r3, [r7, #3]
 8003250:	f003 0307 	and.w	r3, r3, #7
 8003254:	b2da      	uxtb	r2, r3
 8003256:	7a3b      	ldrb	r3, [r7, #8]
 8003258:	f362 1347 	bfi	r3, r2, #5, #3
 800325c:	723b      	strb	r3, [r7, #8]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_FIFO_CTRL, (uint8_t *) &reg, 1);
 800325e:	f107 0208 	add.w	r2, r7, #8
 8003262:	2301      	movs	r3, #1
 8003264:	212e      	movs	r1, #46	; 0x2e
 8003266:	6878      	ldr	r0, [r7, #4]
 8003268:	f7ff fcaa 	bl	8002bc0 <lis2dw12_write_reg>
 800326c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800326e:	68fb      	ldr	r3, [r7, #12]
}
 8003270:	4618      	mov	r0, r3
 8003272:	3710      	adds	r7, #16
 8003274:	46bd      	mov	sp, r7
 8003276:	bd80      	pop	{r7, pc}

08003278 <LIS2MDL_RegisterBusIO>:
  * @brief  Register Component Bus IO operations
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_RegisterBusIO(LIS2MDL_Object_t *pObj, LIS2MDL_IO_t *pIO)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b084      	sub	sp, #16
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
 8003280:	6039      	str	r1, [r7, #0]
  int32_t ret = LIS2MDL_OK;
 8003282:	2300      	movs	r3, #0
 8003284:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2b00      	cmp	r3, #0
 800328a:	d103      	bne.n	8003294 <LIS2MDL_RegisterBusIO+0x1c>
  {
    ret = LIS2MDL_ERROR;
 800328c:	f04f 33ff 	mov.w	r3, #4294967295
 8003290:	60fb      	str	r3, [r7, #12]
 8003292:	e067      	b.n	8003364 <LIS2MDL_RegisterBusIO+0xec>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	681a      	ldr	r2, [r3, #0]
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	685a      	ldr	r2, [r3, #4]
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	689a      	ldr	r2, [r3, #8]
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	7b1a      	ldrb	r2, [r3, #12]
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	691a      	ldr	r2, [r3, #16]
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	695a      	ldr	r2, [r3, #20]
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	699a      	ldr	r2, [r3, #24]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadMagRegWrap;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	4a28      	ldr	r2, [pc, #160]	; (8003370 <LIS2MDL_RegisterBusIO+0xf8>)
 80032d0:	625a      	str	r2, [r3, #36]	; 0x24
    pObj->Ctx.write_reg = WriteMagRegWrap;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	4a27      	ldr	r2, [pc, #156]	; (8003374 <LIS2MDL_RegisterBusIO+0xfc>)
 80032d6:	621a      	str	r2, [r3, #32]
    pObj->Ctx.mdelay    = pIO->Delay;
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	69da      	ldr	r2, [r3, #28]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	629a      	str	r2, [r3, #40]	; 0x28
    pObj->Ctx.handle    = pObj;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	687a      	ldr	r2, [r7, #4]
 80032e4:	62da      	str	r2, [r3, #44]	; 0x2c

    if (pObj->IO.Init == NULL)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d103      	bne.n	80032f6 <LIS2MDL_RegisterBusIO+0x7e>
    {
      ret = LIS2MDL_ERROR;
 80032ee:	f04f 33ff 	mov.w	r3, #4294967295
 80032f2:	60fb      	str	r3, [r7, #12]
 80032f4:	e036      	b.n	8003364 <LIS2MDL_RegisterBusIO+0xec>
    }
    else if (pObj->IO.Init() != LIS2MDL_OK)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	4798      	blx	r3
 80032fc:	4603      	mov	r3, r0
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d003      	beq.n	800330a <LIS2MDL_RegisterBusIO+0x92>
    {
      ret = LIS2MDL_ERROR;
 8003302:	f04f 33ff 	mov.w	r3, #4294967295
 8003306:	60fb      	str	r3, [r7, #12]
 8003308:	e02c      	b.n	8003364 <LIS2MDL_RegisterBusIO+0xec>
    }
    else
    {
      if (pObj->IO.BusType != LIS2MDL_I2C_BUS) /* If the bus type is not I2C */
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	689b      	ldr	r3, [r3, #8]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d028      	beq.n	8003364 <LIS2MDL_RegisterBusIO+0xec>
      {
        /* Disable I2C interface support and enable eventually SPI 4-Wires only the first time */
        if (pObj->is_initialized == 0U)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003318:	2b00      	cmp	r3, #0
 800331a:	d123      	bne.n	8003364 <LIS2MDL_RegisterBusIO+0xec>
        {
          if (pObj->IO.BusType == LIS2MDL_SPI_4WIRES_BUS) /* SPI 4-Wires */
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	689b      	ldr	r3, [r3, #8]
 8003320:	2b01      	cmp	r3, #1
 8003322:	d10d      	bne.n	8003340 <LIS2MDL_RegisterBusIO+0xc8>
          {
            /* Enable SPI 4-Wires and disable I2C support on the component */
            uint8_t data = 0x34;
 8003324:	2334      	movs	r3, #52	; 0x34
 8003326:	72fb      	strb	r3, [r7, #11]

            if (LIS2MDL_Write_Reg(pObj, LIS2MDL_CFG_REG_C, data) != LIS2MDL_OK)
 8003328:	7afb      	ldrb	r3, [r7, #11]
 800332a:	461a      	mov	r2, r3
 800332c:	2162      	movs	r1, #98	; 0x62
 800332e:	6878      	ldr	r0, [r7, #4]
 8003330:	f000 fb1b 	bl	800396a <LIS2MDL_Write_Reg>
 8003334:	4603      	mov	r3, r0
 8003336:	2b00      	cmp	r3, #0
 8003338:	d014      	beq.n	8003364 <LIS2MDL_RegisterBusIO+0xec>
            {
              return LIS2MDL_ERROR;
 800333a:	f04f 33ff 	mov.w	r3, #4294967295
 800333e:	e012      	b.n	8003366 <LIS2MDL_RegisterBusIO+0xee>
            }
          }
          else if (pObj->IO.BusType == LSM6DSOX_SENSORHUB_LIS2MDL_I2C_BUS) /* LSM6DSOX SensorHub with LIS2MDL example */
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	689b      	ldr	r3, [r3, #8]
 8003344:	2b03      	cmp	r3, #3
 8003346:	d101      	bne.n	800334c <LIS2MDL_RegisterBusIO+0xd4>
          {
            /* Do nothing, just keep I2C support on the component */
            return ret;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	e00c      	b.n	8003366 <LIS2MDL_RegisterBusIO+0xee>
          }
          else
          {
            /* Disable I2C interface on the component */
            if (lis2mdl_i2c_interface_set(&(pObj->Ctx), LIS2MDL_I2C_DISABLE) != LIS2MDL_OK)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	3320      	adds	r3, #32
 8003350:	2101      	movs	r1, #1
 8003352:	4618      	mov	r0, r3
 8003354:	f000 ff70 	bl	8004238 <lis2mdl_i2c_interface_set>
 8003358:	4603      	mov	r3, r0
 800335a:	2b00      	cmp	r3, #0
 800335c:	d002      	beq.n	8003364 <LIS2MDL_RegisterBusIO+0xec>
            {
              return LIS2MDL_ERROR;
 800335e:	f04f 33ff 	mov.w	r3, #4294967295
 8003362:	e000      	b.n	8003366 <LIS2MDL_RegisterBusIO+0xee>
        }
      }
    }
  }

  return ret;
 8003364:	68fb      	ldr	r3, [r7, #12]
}
 8003366:	4618      	mov	r0, r3
 8003368:	3710      	adds	r7, #16
 800336a:	46bd      	mov	sp, r7
 800336c:	bd80      	pop	{r7, pc}
 800336e:	bf00      	nop
 8003370:	080039c1 	.word	0x080039c1
 8003374:	08003a43 	.word	0x08003a43

08003378 <LIS2MDL_Init>:
  * @brief  Initialize the LIS2MDL sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_Init(LIS2MDL_Object_t *pObj)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b084      	sub	sp, #16
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
  lis2mdl_cfg_reg_a_t reg_a;
  lis2mdl_cfg_reg_c_t reg_c;

  if (pObj->IO.BusType == LSM6DSOX_SENSORHUB_LIS2MDL_I2C_BUS) /* LSM6DSOX SensorHub with LIS2MDL example */
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	689b      	ldr	r3, [r3, #8]
 8003384:	2b03      	cmp	r3, #3
 8003386:	d144      	bne.n	8003412 <LIS2MDL_Init+0x9a>
  {
    /* Read configuration from CFG_REG_C & CFG_REG_A regs */
    if (LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData(pObj, LIS2MDL_CFG_REG_C, (uint8_t *)&reg_c, 1) != LIS2MDL_OK)
 8003388:	f107 0208 	add.w	r2, r7, #8
 800338c:	2301      	movs	r3, #1
 800338e:	2162      	movs	r1, #98	; 0x62
 8003390:	6878      	ldr	r0, [r7, #4]
 8003392:	f000 fb97 	bl	8003ac4 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData>
 8003396:	4603      	mov	r3, r0
 8003398:	2b00      	cmp	r3, #0
 800339a:	d002      	beq.n	80033a2 <LIS2MDL_Init+0x2a>
    {
      return LIS2MDL_ERROR;
 800339c:	f04f 33ff 	mov.w	r3, #4294967295
 80033a0:	e06c      	b.n	800347c <LIS2MDL_Init+0x104>
    }
    if (LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData(pObj, LIS2MDL_CFG_REG_A, (uint8_t *)&reg_a, 1) != LIS2MDL_OK)
 80033a2:	f107 020c 	add.w	r2, r7, #12
 80033a6:	2301      	movs	r3, #1
 80033a8:	2160      	movs	r1, #96	; 0x60
 80033aa:	6878      	ldr	r0, [r7, #4]
 80033ac:	f000 fb8a 	bl	8003ac4 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData>
 80033b0:	4603      	mov	r3, r0
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d002      	beq.n	80033bc <LIS2MDL_Init+0x44>
    {
      return LIS2MDL_ERROR;
 80033b6:	f04f 33ff 	mov.w	r3, #4294967295
 80033ba:	e05f      	b.n	800347c <LIS2MDL_Init+0x104>
    }

    /* Enable BDU */
    reg_c.bdu = PROPERTY_ENABLE;
 80033bc:	7a3b      	ldrb	r3, [r7, #8]
 80033be:	f043 0310 	orr.w	r3, r3, #16
 80033c2:	723b      	strb	r3, [r7, #8]

    /* Self Test disabled. */
    reg_c.self_test = PROPERTY_DISABLE;
 80033c4:	7a3b      	ldrb	r3, [r7, #8]
 80033c6:	f36f 0341 	bfc	r3, #1, #1
 80033ca:	723b      	strb	r3, [r7, #8]

    /* Operating mode selection - power down */
    reg_a.md = LIS2MDL_POWER_DOWN;
 80033cc:	7b3b      	ldrb	r3, [r7, #12]
 80033ce:	2202      	movs	r2, #2
 80033d0:	f362 0301 	bfi	r3, r2, #0, #2
 80033d4:	733b      	strb	r3, [r7, #12]

    /* Output data rate selection */
    reg_a.odr = LIS2MDL_ODR_100Hz;
 80033d6:	7b3b      	ldrb	r3, [r7, #12]
 80033d8:	f043 030c 	orr.w	r3, r3, #12
 80033dc:	733b      	strb	r3, [r7, #12]

    /* Write configuration to CFG_REG_C & CFG_REG_A regs */
    if (LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData(pObj, LIS2MDL_CFG_REG_C, (uint8_t *)&reg_c, 1) != LIS2MDL_OK)
 80033de:	f107 0208 	add.w	r2, r7, #8
 80033e2:	2301      	movs	r3, #1
 80033e4:	2162      	movs	r1, #98	; 0x62
 80033e6:	6878      	ldr	r0, [r7, #4]
 80033e8:	f000 fcab 	bl	8003d42 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData>
 80033ec:	4603      	mov	r3, r0
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d002      	beq.n	80033f8 <LIS2MDL_Init+0x80>
    {
      return LIS2MDL_ERROR;
 80033f2:	f04f 33ff 	mov.w	r3, #4294967295
 80033f6:	e041      	b.n	800347c <LIS2MDL_Init+0x104>
    }
    if (LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData(pObj, LIS2MDL_CFG_REG_A, (uint8_t *)&reg_a, 1) != LIS2MDL_OK)
 80033f8:	f107 020c 	add.w	r2, r7, #12
 80033fc:	2301      	movs	r3, #1
 80033fe:	2160      	movs	r1, #96	; 0x60
 8003400:	6878      	ldr	r0, [r7, #4]
 8003402:	f000 fc9e 	bl	8003d42 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData>
 8003406:	4603      	mov	r3, r0
 8003408:	2b00      	cmp	r3, #0
 800340a:	d032      	beq.n	8003472 <LIS2MDL_Init+0xfa>
    {
      return LIS2MDL_ERROR;
 800340c:	f04f 33ff 	mov.w	r3, #4294967295
 8003410:	e034      	b.n	800347c <LIS2MDL_Init+0x104>
    }
  }
  else
  {
    /* Enable BDU */
    if (lis2mdl_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LIS2MDL_OK)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	3320      	adds	r3, #32
 8003416:	2101      	movs	r1, #1
 8003418:	4618      	mov	r0, r3
 800341a:	f000 fe65 	bl	80040e8 <lis2mdl_block_data_update_set>
 800341e:	4603      	mov	r3, r0
 8003420:	2b00      	cmp	r3, #0
 8003422:	d002      	beq.n	800342a <LIS2MDL_Init+0xb2>
    {
      return LIS2MDL_ERROR;
 8003424:	f04f 33ff 	mov.w	r3, #4294967295
 8003428:	e028      	b.n	800347c <LIS2MDL_Init+0x104>
    }

    /* Operating mode selection - power down */
    if (lis2mdl_operating_mode_set(&(pObj->Ctx), LIS2MDL_POWER_DOWN) != LIS2MDL_OK)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	3320      	adds	r3, #32
 800342e:	2102      	movs	r1, #2
 8003430:	4618      	mov	r0, r3
 8003432:	f000 fdd4 	bl	8003fde <lis2mdl_operating_mode_set>
 8003436:	4603      	mov	r3, r0
 8003438:	2b00      	cmp	r3, #0
 800343a:	d002      	beq.n	8003442 <LIS2MDL_Init+0xca>
    {
      return LIS2MDL_ERROR;
 800343c:	f04f 33ff 	mov.w	r3, #4294967295
 8003440:	e01c      	b.n	800347c <LIS2MDL_Init+0x104>
    }

    /* Output data rate selection */
    if (lis2mdl_data_rate_set(&(pObj->Ctx), LIS2MDL_ODR_100Hz) != LIS2MDL_OK)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	3320      	adds	r3, #32
 8003446:	2103      	movs	r1, #3
 8003448:	4618      	mov	r0, r3
 800344a:	f000 fdee 	bl	800402a <lis2mdl_data_rate_set>
 800344e:	4603      	mov	r3, r0
 8003450:	2b00      	cmp	r3, #0
 8003452:	d002      	beq.n	800345a <LIS2MDL_Init+0xe2>
    {
      return LIS2MDL_ERROR;
 8003454:	f04f 33ff 	mov.w	r3, #4294967295
 8003458:	e010      	b.n	800347c <LIS2MDL_Init+0x104>
    }

    /* Self Test disabled. */
    if (lis2mdl_self_test_set(&(pObj->Ctx), PROPERTY_DISABLE) != LIS2MDL_OK)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	3320      	adds	r3, #32
 800345e:	2100      	movs	r1, #0
 8003460:	4618      	mov	r0, r3
 8003462:	f000 fec3 	bl	80041ec <lis2mdl_self_test_set>
 8003466:	4603      	mov	r3, r0
 8003468:	2b00      	cmp	r3, #0
 800346a:	d002      	beq.n	8003472 <LIS2MDL_Init+0xfa>
    {
      return LIS2MDL_ERROR;
 800346c:	f04f 33ff 	mov.w	r3, #4294967295
 8003470:	e004      	b.n	800347c <LIS2MDL_Init+0x104>
    }
  }

  pObj->is_initialized = 1;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2201      	movs	r2, #1
 8003476:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return LIS2MDL_OK;
 800347a:	2300      	movs	r3, #0
}
 800347c:	4618      	mov	r0, r3
 800347e:	3710      	adds	r7, #16
 8003480:	46bd      	mov	sp, r7
 8003482:	bd80      	pop	{r7, pc}

08003484 <LIS2MDL_DeInit>:
  * @brief  Deinitialize the LIS2MDL magnetometer sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_DeInit(LIS2MDL_Object_t *pObj)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b082      	sub	sp, #8
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
  /* Disable the component */
  if (LIS2MDL_MAG_Disable(pObj) != LIS2MDL_OK)
 800348c:	6878      	ldr	r0, [r7, #4]
 800348e:	f000 f8a5 	bl	80035dc <LIS2MDL_MAG_Disable>
 8003492:	4603      	mov	r3, r0
 8003494:	2b00      	cmp	r3, #0
 8003496:	d002      	beq.n	800349e <LIS2MDL_DeInit+0x1a>
  {
    return LIS2MDL_ERROR;
 8003498:	f04f 33ff 	mov.w	r3, #4294967295
 800349c:	e004      	b.n	80034a8 <LIS2MDL_DeInit+0x24>
  }

  pObj->is_initialized = 0;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2200      	movs	r2, #0
 80034a2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return LIS2MDL_OK;
 80034a6:	2300      	movs	r3, #0
}
 80034a8:	4618      	mov	r0, r3
 80034aa:	3708      	adds	r7, #8
 80034ac:	46bd      	mov	sp, r7
 80034ae:	bd80      	pop	{r7, pc}

080034b0 <LIS2MDL_ReadID>:
  * @param  pObj the device pObj
  * @param  Id the WHO_AM_I value
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_ReadID(LIS2MDL_Object_t *pObj, uint8_t *Id)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b082      	sub	sp, #8
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
 80034b8:	6039      	str	r1, [r7, #0]
  if (pObj->IO.BusType == LSM6DSOX_SENSORHUB_LIS2MDL_I2C_BUS) /* LSM6DSOX SensorHub with LIS2MDL example */
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	689b      	ldr	r3, [r3, #8]
 80034be:	2b03      	cmp	r3, #3
 80034c0:	d10b      	bne.n	80034da <LIS2MDL_ReadID+0x2a>
  {
    if (LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData(pObj, LIS2MDL_WHO_AM_I, Id, 1) != LIS2MDL_OK)
 80034c2:	2301      	movs	r3, #1
 80034c4:	683a      	ldr	r2, [r7, #0]
 80034c6:	214f      	movs	r1, #79	; 0x4f
 80034c8:	6878      	ldr	r0, [r7, #4]
 80034ca:	f000 fafb 	bl	8003ac4 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData>
 80034ce:	4603      	mov	r3, r0
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d00e      	beq.n	80034f2 <LIS2MDL_ReadID+0x42>
    {
      return LIS2MDL_ERROR;
 80034d4:	f04f 33ff 	mov.w	r3, #4294967295
 80034d8:	e00c      	b.n	80034f4 <LIS2MDL_ReadID+0x44>
    }
  }
  else
  {
    if (lis2mdl_device_id_get(&(pObj->Ctx), Id) != LIS2MDL_OK)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	3320      	adds	r3, #32
 80034de:	6839      	ldr	r1, [r7, #0]
 80034e0:	4618      	mov	r0, r3
 80034e2:	f000 fe72 	bl	80041ca <lis2mdl_device_id_get>
 80034e6:	4603      	mov	r3, r0
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d002      	beq.n	80034f2 <LIS2MDL_ReadID+0x42>
    {
      return LIS2MDL_ERROR;
 80034ec:	f04f 33ff 	mov.w	r3, #4294967295
 80034f0:	e000      	b.n	80034f4 <LIS2MDL_ReadID+0x44>
    }
  }

  return LIS2MDL_OK;
 80034f2:	2300      	movs	r3, #0
}
 80034f4:	4618      	mov	r0, r3
 80034f6:	3708      	adds	r7, #8
 80034f8:	46bd      	mov	sp, r7
 80034fa:	bd80      	pop	{r7, pc}

080034fc <LIS2MDL_GetCapabilities>:
  * @param  pObj Component object pointer
  * @param  Capabilities pointer to LIS2MDL magnetometer sensor capabilities
  * @retval Component status
  */
int32_t LIS2MDL_GetCapabilities(LIS2MDL_Object_t *pObj, LIS2MDL_Capabilities_t *Capabilities)
{
 80034fc:	b480      	push	{r7}
 80034fe:	b083      	sub	sp, #12
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
 8003504:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Acc          = 0;
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	2200      	movs	r2, #0
 800350a:	701a      	strb	r2, [r3, #0]
  Capabilities->Gyro         = 0;
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	2200      	movs	r2, #0
 8003510:	705a      	strb	r2, [r3, #1]
  Capabilities->Magneto      = 1;
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	2201      	movs	r2, #1
 8003516:	709a      	strb	r2, [r3, #2]
  Capabilities->LowPower     = 0;
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	2200      	movs	r2, #0
 800351c:	70da      	strb	r2, [r3, #3]
  Capabilities->GyroMaxFS    = 0;
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	2200      	movs	r2, #0
 8003522:	605a      	str	r2, [r3, #4]
  Capabilities->AccMaxFS     = 0;
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	2200      	movs	r2, #0
 8003528:	609a      	str	r2, [r3, #8]
  Capabilities->MagMaxFS     = 50;
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	2232      	movs	r2, #50	; 0x32
 800352e:	60da      	str	r2, [r3, #12]
  Capabilities->GyroMaxOdr   = 0.0f;
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	f04f 0200 	mov.w	r2, #0
 8003536:	611a      	str	r2, [r3, #16]
  Capabilities->AccMaxOdr    = 0.0f;
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	f04f 0200 	mov.w	r2, #0
 800353e:	615a      	str	r2, [r3, #20]
  Capabilities->MagMaxOdr    = 100.0f;
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	4a04      	ldr	r2, [pc, #16]	; (8003554 <LIS2MDL_GetCapabilities+0x58>)
 8003544:	619a      	str	r2, [r3, #24]
  return LIS2MDL_OK;
 8003546:	2300      	movs	r3, #0
}
 8003548:	4618      	mov	r0, r3
 800354a:	370c      	adds	r7, #12
 800354c:	46bd      	mov	sp, r7
 800354e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003552:	4770      	bx	lr
 8003554:	42c80000 	.word	0x42c80000

08003558 <LIS2MDL_MAG_Enable>:
  * @brief Enable the LIS2MDL magnetometer sensor
  * @param pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_MAG_Enable(LIS2MDL_Object_t *pObj)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b084      	sub	sp, #16
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
  lis2mdl_cfg_reg_a_t reg_a;

  /* Check if the component is already enabled */
  if (pObj->mag_is_enabled == 1U)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8003566:	2b01      	cmp	r3, #1
 8003568:	d101      	bne.n	800356e <LIS2MDL_MAG_Enable+0x16>
  {
    return LIS2MDL_OK;
 800356a:	2300      	movs	r3, #0
 800356c:	e032      	b.n	80035d4 <LIS2MDL_MAG_Enable+0x7c>
  }

  if (pObj->IO.BusType == LSM6DSOX_SENSORHUB_LIS2MDL_I2C_BUS) /* LSM6DSOX SensorHub with LIS2MDL example */
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	689b      	ldr	r3, [r3, #8]
 8003572:	2b03      	cmp	r3, #3
 8003574:	d11d      	bne.n	80035b2 <LIS2MDL_MAG_Enable+0x5a>
  {
    /* Read configuration from CFG_REG_A reg */
    if (LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData(pObj, LIS2MDL_CFG_REG_A, (uint8_t *)&reg_a, 1) != LIS2MDL_OK)
 8003576:	f107 020c 	add.w	r2, r7, #12
 800357a:	2301      	movs	r3, #1
 800357c:	2160      	movs	r1, #96	; 0x60
 800357e:	6878      	ldr	r0, [r7, #4]
 8003580:	f000 faa0 	bl	8003ac4 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData>
 8003584:	4603      	mov	r3, r0
 8003586:	2b00      	cmp	r3, #0
 8003588:	d002      	beq.n	8003590 <LIS2MDL_MAG_Enable+0x38>
    {
      return LIS2MDL_ERROR;
 800358a:	f04f 33ff 	mov.w	r3, #4294967295
 800358e:	e021      	b.n	80035d4 <LIS2MDL_MAG_Enable+0x7c>
    }

    /* Operation mode selection. */
    reg_a.md = LIS2MDL_CONTINUOUS_MODE;
 8003590:	7b3b      	ldrb	r3, [r7, #12]
 8003592:	f36f 0301 	bfc	r3, #0, #2
 8003596:	733b      	strb	r3, [r7, #12]

    /* Write configuration to CFG_REG_A reg */
    if (LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData(pObj, LIS2MDL_CFG_REG_A, (uint8_t *)&reg_a, 1) != LIS2MDL_OK)
 8003598:	f107 020c 	add.w	r2, r7, #12
 800359c:	2301      	movs	r3, #1
 800359e:	2160      	movs	r1, #96	; 0x60
 80035a0:	6878      	ldr	r0, [r7, #4]
 80035a2:	f000 fbce 	bl	8003d42 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData>
 80035a6:	4603      	mov	r3, r0
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d00e      	beq.n	80035ca <LIS2MDL_MAG_Enable+0x72>
    {
      return LIS2MDL_ERROR;
 80035ac:	f04f 33ff 	mov.w	r3, #4294967295
 80035b0:	e010      	b.n	80035d4 <LIS2MDL_MAG_Enable+0x7c>
    }
  }
  else
  {
    /* Operation mode selection. */
    if (lis2mdl_operating_mode_set(&(pObj->Ctx), LIS2MDL_CONTINUOUS_MODE) != LIS2MDL_OK)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	3320      	adds	r3, #32
 80035b6:	2100      	movs	r1, #0
 80035b8:	4618      	mov	r0, r3
 80035ba:	f000 fd10 	bl	8003fde <lis2mdl_operating_mode_set>
 80035be:	4603      	mov	r3, r0
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d002      	beq.n	80035ca <LIS2MDL_MAG_Enable+0x72>
    {
      return LIS2MDL_ERROR;
 80035c4:	f04f 33ff 	mov.w	r3, #4294967295
 80035c8:	e004      	b.n	80035d4 <LIS2MDL_MAG_Enable+0x7c>
    }
  }

  pObj->mag_is_enabled = 1;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2201      	movs	r2, #1
 80035ce:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

  return LIS2MDL_OK;
 80035d2:	2300      	movs	r3, #0
}
 80035d4:	4618      	mov	r0, r3
 80035d6:	3710      	adds	r7, #16
 80035d8:	46bd      	mov	sp, r7
 80035da:	bd80      	pop	{r7, pc}

080035dc <LIS2MDL_MAG_Disable>:
  * @brief Disable the LIS2MDL magnetometer sensor
  * @param pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_MAG_Disable(LIS2MDL_Object_t *pObj)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b084      	sub	sp, #16
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  lis2mdl_cfg_reg_a_t reg_a;

  /* Check if the component is already disabled */
  if (pObj->mag_is_enabled == 0U)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d101      	bne.n	80035f2 <LIS2MDL_MAG_Disable+0x16>
  {
    return LIS2MDL_OK;
 80035ee:	2300      	movs	r3, #0
 80035f0:	e033      	b.n	800365a <LIS2MDL_MAG_Disable+0x7e>
  }

  if (pObj->IO.BusType == LSM6DSOX_SENSORHUB_LIS2MDL_I2C_BUS) /* LSM6DSOX SensorHub with LIS2MDL example */
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	2b03      	cmp	r3, #3
 80035f8:	d11e      	bne.n	8003638 <LIS2MDL_MAG_Disable+0x5c>
  {
    /* Read configuration from CFG_REG_A reg */
    if (LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData(pObj, LIS2MDL_CFG_REG_A, (uint8_t *)&reg_a, 1) != LIS2MDL_OK)
 80035fa:	f107 020c 	add.w	r2, r7, #12
 80035fe:	2301      	movs	r3, #1
 8003600:	2160      	movs	r1, #96	; 0x60
 8003602:	6878      	ldr	r0, [r7, #4]
 8003604:	f000 fa5e 	bl	8003ac4 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData>
 8003608:	4603      	mov	r3, r0
 800360a:	2b00      	cmp	r3, #0
 800360c:	d002      	beq.n	8003614 <LIS2MDL_MAG_Disable+0x38>
    {
      return LIS2MDL_ERROR;
 800360e:	f04f 33ff 	mov.w	r3, #4294967295
 8003612:	e022      	b.n	800365a <LIS2MDL_MAG_Disable+0x7e>
    }

    /* Operation mode selection. */
    reg_a.md = LIS2MDL_POWER_DOWN;
 8003614:	7b3b      	ldrb	r3, [r7, #12]
 8003616:	2202      	movs	r2, #2
 8003618:	f362 0301 	bfi	r3, r2, #0, #2
 800361c:	733b      	strb	r3, [r7, #12]

    /* Write configuration to CFG_REG_A reg */
    if (LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData(pObj, LIS2MDL_CFG_REG_A, (uint8_t *)&reg_a, 1) != LIS2MDL_OK)
 800361e:	f107 020c 	add.w	r2, r7, #12
 8003622:	2301      	movs	r3, #1
 8003624:	2160      	movs	r1, #96	; 0x60
 8003626:	6878      	ldr	r0, [r7, #4]
 8003628:	f000 fb8b 	bl	8003d42 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData>
 800362c:	4603      	mov	r3, r0
 800362e:	2b00      	cmp	r3, #0
 8003630:	d00e      	beq.n	8003650 <LIS2MDL_MAG_Disable+0x74>
    {
      return LIS2MDL_ERROR;
 8003632:	f04f 33ff 	mov.w	r3, #4294967295
 8003636:	e010      	b.n	800365a <LIS2MDL_MAG_Disable+0x7e>
    }
  }
  else
  {
    /* Operation mode selection. */
    if (lis2mdl_operating_mode_set(&(pObj->Ctx), LIS2MDL_POWER_DOWN) != LIS2MDL_OK)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	3320      	adds	r3, #32
 800363c:	2102      	movs	r1, #2
 800363e:	4618      	mov	r0, r3
 8003640:	f000 fccd 	bl	8003fde <lis2mdl_operating_mode_set>
 8003644:	4603      	mov	r3, r0
 8003646:	2b00      	cmp	r3, #0
 8003648:	d002      	beq.n	8003650 <LIS2MDL_MAG_Disable+0x74>
    {
      return LIS2MDL_ERROR;
 800364a:	f04f 33ff 	mov.w	r3, #4294967295
 800364e:	e004      	b.n	800365a <LIS2MDL_MAG_Disable+0x7e>
    }
  }

  pObj->mag_is_enabled = 0;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2200      	movs	r2, #0
 8003654:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

  return LIS2MDL_OK;
 8003658:	2300      	movs	r3, #0
}
 800365a:	4618      	mov	r0, r3
 800365c:	3710      	adds	r7, #16
 800365e:	46bd      	mov	sp, r7
 8003660:	bd80      	pop	{r7, pc}

08003662 <LIS2MDL_MAG_GetSensitivity>:
  * @param  pObj the device pObj
  * @param  Sensitivity pointer
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_MAG_GetSensitivity(LIS2MDL_Object_t *pObj, float *Sensitivity)
{
 8003662:	b480      	push	{r7}
 8003664:	b083      	sub	sp, #12
 8003666:	af00      	add	r7, sp, #0
 8003668:	6078      	str	r0, [r7, #4]
 800366a:	6039      	str	r1, [r7, #0]
  *Sensitivity = LIS2MDL_MAG_SENSITIVITY_FS_50GAUSS;
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	f04f 527f 	mov.w	r2, #1069547520	; 0x3fc00000
 8003672:	601a      	str	r2, [r3, #0]

  return LIS2MDL_OK;
 8003674:	2300      	movs	r3, #0
}
 8003676:	4618      	mov	r0, r3
 8003678:	370c      	adds	r7, #12
 800367a:	46bd      	mov	sp, r7
 800367c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003680:	4770      	bx	lr
	...

08003684 <LIS2MDL_MAG_GetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr pointer where the output data rate is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_MAG_GetOutputDataRate(LIS2MDL_Object_t *pObj, float *Odr)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b084      	sub	sp, #16
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
 800368c:	6039      	str	r1, [r7, #0]
  int32_t ret = LIS2MDL_OK;
 800368e:	2300      	movs	r3, #0
 8003690:	60fb      	str	r3, [r7, #12]
  lis2mdl_odr_t odr_low_level;

  /* Get current output data rate. */
  if (lis2mdl_data_rate_get(&(pObj->Ctx), &odr_low_level) != LIS2MDL_OK)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	3320      	adds	r3, #32
 8003696:	f107 020b 	add.w	r2, r7, #11
 800369a:	4611      	mov	r1, r2
 800369c:	4618      	mov	r0, r3
 800369e:	f000 fceb 	bl	8004078 <lis2mdl_data_rate_get>
 80036a2:	4603      	mov	r3, r0
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d002      	beq.n	80036ae <LIS2MDL_MAG_GetOutputDataRate+0x2a>
  {
    return LIS2MDL_ERROR;
 80036a8:	f04f 33ff 	mov.w	r3, #4294967295
 80036ac:	e023      	b.n	80036f6 <LIS2MDL_MAG_GetOutputDataRate+0x72>
  }

  switch (odr_low_level)
 80036ae:	7afb      	ldrb	r3, [r7, #11]
 80036b0:	2b03      	cmp	r3, #3
 80036b2:	d81b      	bhi.n	80036ec <LIS2MDL_MAG_GetOutputDataRate+0x68>
 80036b4:	a201      	add	r2, pc, #4	; (adr r2, 80036bc <LIS2MDL_MAG_GetOutputDataRate+0x38>)
 80036b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036ba:	bf00      	nop
 80036bc:	080036cd 	.word	0x080036cd
 80036c0:	080036d5 	.word	0x080036d5
 80036c4:	080036dd 	.word	0x080036dd
 80036c8:	080036e5 	.word	0x080036e5
  {
    case LIS2MDL_ODR_10Hz:
      *Odr = 10.0f;
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	4a0c      	ldr	r2, [pc, #48]	; (8003700 <LIS2MDL_MAG_GetOutputDataRate+0x7c>)
 80036d0:	601a      	str	r2, [r3, #0]
      break;
 80036d2:	e00f      	b.n	80036f4 <LIS2MDL_MAG_GetOutputDataRate+0x70>

    case LIS2MDL_ODR_20Hz:
      *Odr = 20.0f;
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	4a0b      	ldr	r2, [pc, #44]	; (8003704 <LIS2MDL_MAG_GetOutputDataRate+0x80>)
 80036d8:	601a      	str	r2, [r3, #0]
      break;
 80036da:	e00b      	b.n	80036f4 <LIS2MDL_MAG_GetOutputDataRate+0x70>

    case LIS2MDL_ODR_50Hz:
      *Odr = 50.0f;
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	4a0a      	ldr	r2, [pc, #40]	; (8003708 <LIS2MDL_MAG_GetOutputDataRate+0x84>)
 80036e0:	601a      	str	r2, [r3, #0]
      break;
 80036e2:	e007      	b.n	80036f4 <LIS2MDL_MAG_GetOutputDataRate+0x70>

    case LIS2MDL_ODR_100Hz:
      *Odr = 100.0f;
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	4a09      	ldr	r2, [pc, #36]	; (800370c <LIS2MDL_MAG_GetOutputDataRate+0x88>)
 80036e8:	601a      	str	r2, [r3, #0]
      break;
 80036ea:	e003      	b.n	80036f4 <LIS2MDL_MAG_GetOutputDataRate+0x70>

    default:
      ret = LIS2MDL_ERROR;
 80036ec:	f04f 33ff 	mov.w	r3, #4294967295
 80036f0:	60fb      	str	r3, [r7, #12]
      break;
 80036f2:	bf00      	nop
  }

  return ret;
 80036f4:	68fb      	ldr	r3, [r7, #12]
}
 80036f6:	4618      	mov	r0, r3
 80036f8:	3710      	adds	r7, #16
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bd80      	pop	{r7, pc}
 80036fe:	bf00      	nop
 8003700:	41200000 	.word	0x41200000
 8003704:	41a00000 	.word	0x41a00000
 8003708:	42480000 	.word	0x42480000
 800370c:	42c80000 	.word	0x42c80000

08003710 <LIS2MDL_MAG_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_MAG_SetOutputDataRate(LIS2MDL_Object_t *pObj, float Odr)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b084      	sub	sp, #16
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
 8003718:	ed87 0a00 	vstr	s0, [r7]
  lis2mdl_odr_t new_odr;
  lis2mdl_cfg_reg_a_t reg_a;

  new_odr = (Odr <= 10.000f) ? LIS2MDL_ODR_10Hz
            : (Odr <= 20.000f) ? LIS2MDL_ODR_20Hz
 800371c:	edd7 7a00 	vldr	s15, [r7]
 8003720:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003724:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003728:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800372c:	d801      	bhi.n	8003732 <LIS2MDL_MAG_SetOutputDataRate+0x22>
 800372e:	2300      	movs	r3, #0
 8003730:	e016      	b.n	8003760 <LIS2MDL_MAG_SetOutputDataRate+0x50>
 8003732:	edd7 7a00 	vldr	s15, [r7]
 8003736:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 800373a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800373e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003742:	d801      	bhi.n	8003748 <LIS2MDL_MAG_SetOutputDataRate+0x38>
 8003744:	2301      	movs	r3, #1
 8003746:	e00b      	b.n	8003760 <LIS2MDL_MAG_SetOutputDataRate+0x50>
 8003748:	edd7 7a00 	vldr	s15, [r7]
 800374c:	ed9f 7a21 	vldr	s14, [pc, #132]	; 80037d4 <LIS2MDL_MAG_SetOutputDataRate+0xc4>
 8003750:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003754:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003758:	d801      	bhi.n	800375e <LIS2MDL_MAG_SetOutputDataRate+0x4e>
 800375a:	2302      	movs	r3, #2
 800375c:	e000      	b.n	8003760 <LIS2MDL_MAG_SetOutputDataRate+0x50>
 800375e:	2303      	movs	r3, #3
  new_odr = (Odr <= 10.000f) ? LIS2MDL_ODR_10Hz
 8003760:	73fb      	strb	r3, [r7, #15]
            : (Odr <= 50.000f) ? LIS2MDL_ODR_50Hz
            :                    LIS2MDL_ODR_100Hz;

  if (pObj->IO.BusType == LSM6DSOX_SENSORHUB_LIS2MDL_I2C_BUS) /* LSM6DSOX SensorHub with LIS2MDL example */
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	689b      	ldr	r3, [r3, #8]
 8003766:	2b03      	cmp	r3, #3
 8003768:	d121      	bne.n	80037ae <LIS2MDL_MAG_SetOutputDataRate+0x9e>
  {
    /* Read configuration from CFG_REG_A reg */
    if (LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData(pObj, LIS2MDL_CFG_REG_A, (uint8_t *)&reg_a, 1) != LIS2MDL_OK)
 800376a:	f107 020c 	add.w	r2, r7, #12
 800376e:	2301      	movs	r3, #1
 8003770:	2160      	movs	r1, #96	; 0x60
 8003772:	6878      	ldr	r0, [r7, #4]
 8003774:	f000 f9a6 	bl	8003ac4 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData>
 8003778:	4603      	mov	r3, r0
 800377a:	2b00      	cmp	r3, #0
 800377c:	d002      	beq.n	8003784 <LIS2MDL_MAG_SetOutputDataRate+0x74>
    {
      return LIS2MDL_ERROR;
 800377e:	f04f 33ff 	mov.w	r3, #4294967295
 8003782:	e022      	b.n	80037ca <LIS2MDL_MAG_SetOutputDataRate+0xba>
    }

    /* Output data rate selection */
    reg_a.odr = new_odr;
 8003784:	7bfb      	ldrb	r3, [r7, #15]
 8003786:	f003 0303 	and.w	r3, r3, #3
 800378a:	b2da      	uxtb	r2, r3
 800378c:	7b3b      	ldrb	r3, [r7, #12]
 800378e:	f362 0383 	bfi	r3, r2, #2, #2
 8003792:	733b      	strb	r3, [r7, #12]

    /* Write configuration to CFG_REG_A reg */
    if (LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData(pObj, LIS2MDL_CFG_REG_A, (uint8_t *)&reg_a, 1) != LIS2MDL_OK)
 8003794:	f107 020c 	add.w	r2, r7, #12
 8003798:	2301      	movs	r3, #1
 800379a:	2160      	movs	r1, #96	; 0x60
 800379c:	6878      	ldr	r0, [r7, #4]
 800379e:	f000 fad0 	bl	8003d42 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData>
 80037a2:	4603      	mov	r3, r0
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d00f      	beq.n	80037c8 <LIS2MDL_MAG_SetOutputDataRate+0xb8>
    {
      return LIS2MDL_ERROR;
 80037a8:	f04f 33ff 	mov.w	r3, #4294967295
 80037ac:	e00d      	b.n	80037ca <LIS2MDL_MAG_SetOutputDataRate+0xba>
    }
  }
  else
  {
    if (lis2mdl_data_rate_set(&(pObj->Ctx), new_odr) != LIS2MDL_OK)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	3320      	adds	r3, #32
 80037b2:	7bfa      	ldrb	r2, [r7, #15]
 80037b4:	4611      	mov	r1, r2
 80037b6:	4618      	mov	r0, r3
 80037b8:	f000 fc37 	bl	800402a <lis2mdl_data_rate_set>
 80037bc:	4603      	mov	r3, r0
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d002      	beq.n	80037c8 <LIS2MDL_MAG_SetOutputDataRate+0xb8>
    {
      return LIS2MDL_ERROR;
 80037c2:	f04f 33ff 	mov.w	r3, #4294967295
 80037c6:	e000      	b.n	80037ca <LIS2MDL_MAG_SetOutputDataRate+0xba>
    }
  }

  return LIS2MDL_OK;
 80037c8:	2300      	movs	r3, #0
}
 80037ca:	4618      	mov	r0, r3
 80037cc:	3710      	adds	r7, #16
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bd80      	pop	{r7, pc}
 80037d2:	bf00      	nop
 80037d4:	42480000 	.word	0x42480000

080037d8 <LIS2MDL_MAG_GetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale pointer where the full scale is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_MAG_GetFullScale(LIS2MDL_Object_t *pObj, int32_t *FullScale)
{
 80037d8:	b480      	push	{r7}
 80037da:	b083      	sub	sp, #12
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
 80037e0:	6039      	str	r1, [r7, #0]
  *FullScale = 50;
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	2232      	movs	r2, #50	; 0x32
 80037e6:	601a      	str	r2, [r3, #0]

  return LIS2MDL_OK;
 80037e8:	2300      	movs	r3, #0
}
 80037ea:	4618      	mov	r0, r3
 80037ec:	370c      	adds	r7, #12
 80037ee:	46bd      	mov	sp, r7
 80037f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f4:	4770      	bx	lr

080037f6 <LIS2MDL_MAG_SetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale the functional full scale to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_MAG_SetFullScale(LIS2MDL_Object_t *pObj, int32_t FullScale)
{
 80037f6:	b480      	push	{r7}
 80037f8:	b083      	sub	sp, #12
 80037fa:	af00      	add	r7, sp, #0
 80037fc:	6078      	str	r0, [r7, #4]
 80037fe:	6039      	str	r1, [r7, #0]
  return LIS2MDL_OK;
 8003800:	2300      	movs	r3, #0
}
 8003802:	4618      	mov	r0, r3
 8003804:	370c      	adds	r7, #12
 8003806:	46bd      	mov	sp, r7
 8003808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380c:	4770      	bx	lr

0800380e <LIS2MDL_MAG_GetAxesRaw>:
  * @param  pObj the device pObj
  * @param  Value pointer where the raw values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_MAG_GetAxesRaw(LIS2MDL_Object_t *pObj, LIS2MDL_AxesRaw_t *Value)
{
 800380e:	b580      	push	{r7, lr}
 8003810:	b084      	sub	sp, #16
 8003812:	af00      	add	r7, sp, #0
 8003814:	6078      	str	r0, [r7, #4]
 8003816:	6039      	str	r1, [r7, #0]
  lis2mdl_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (lis2mdl_magnetic_raw_get(&(pObj->Ctx), data_raw.i16bit) != LIS2MDL_OK)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	3320      	adds	r3, #32
 800381c:	f107 0208 	add.w	r2, r7, #8
 8003820:	4611      	mov	r1, r2
 8003822:	4618      	mov	r0, r3
 8003824:	f000 fc86 	bl	8004134 <lis2mdl_magnetic_raw_get>
 8003828:	4603      	mov	r3, r0
 800382a:	2b00      	cmp	r3, #0
 800382c:	d002      	beq.n	8003834 <LIS2MDL_MAG_GetAxesRaw+0x26>
  {
    return LIS2MDL_ERROR;
 800382e:	f04f 33ff 	mov.w	r3, #4294967295
 8003832:	e00c      	b.n	800384e <LIS2MDL_MAG_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 8003834:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 800383c:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 8003844:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	809a      	strh	r2, [r3, #4]

  return LIS2MDL_OK;
 800384c:	2300      	movs	r3, #0
}
 800384e:	4618      	mov	r0, r3
 8003850:	3710      	adds	r7, #16
 8003852:	46bd      	mov	sp, r7
 8003854:	bd80      	pop	{r7, pc}

08003856 <LIS2MDL_MAG_GetAxes>:
  * @param  pObj the device pObj
  * @param  MagneticField pointer where the values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_MAG_GetAxes(LIS2MDL_Object_t *pObj, LIS2MDL_Axes_t *MagneticField)
{
 8003856:	b580      	push	{r7, lr}
 8003858:	b088      	sub	sp, #32
 800385a:	af00      	add	r7, sp, #0
 800385c:	6078      	str	r0, [r7, #4]
 800385e:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  lis2mdl_axis3bit16_t data_raw;
  float sensitivity;

  if (pObj->IO.BusType == LSM6DSOX_SENSORHUB_LIS2MDL_I2C_BUS) /* LSM6DSOX SensorHub with LIS2MDL example */
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	689b      	ldr	r3, [r3, #8]
 8003864:	2b03      	cmp	r3, #3
 8003866:	d137      	bne.n	80038d8 <LIS2MDL_MAG_GetAxes+0x82>
  {
    /* Read raw data values. */
    if (LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData(pObj, LIS2MDL_OUTX_L_REG, buff, 6) != LIS2MDL_OK)
 8003868:	f107 0218 	add.w	r2, r7, #24
 800386c:	2306      	movs	r3, #6
 800386e:	2168      	movs	r1, #104	; 0x68
 8003870:	6878      	ldr	r0, [r7, #4]
 8003872:	f000 f927 	bl	8003ac4 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData>
 8003876:	4603      	mov	r3, r0
 8003878:	2b00      	cmp	r3, #0
 800387a:	d002      	beq.n	8003882 <LIS2MDL_MAG_GetAxes+0x2c>
    {
      return LIS2MDL_ERROR;
 800387c:	f04f 33ff 	mov.w	r3, #4294967295
 8003880:	e06f      	b.n	8003962 <LIS2MDL_MAG_GetAxes+0x10c>
    }
    data_raw.i16bit[0] = (int16_t)buff[1];
 8003882:	7e7b      	ldrb	r3, [r7, #25]
 8003884:	b21b      	sxth	r3, r3
 8003886:	823b      	strh	r3, [r7, #16]
    data_raw.i16bit[0] = (data_raw.i16bit[0] * 256) + (int16_t)buff[0];
 8003888:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800388c:	b29b      	uxth	r3, r3
 800388e:	021b      	lsls	r3, r3, #8
 8003890:	b29a      	uxth	r2, r3
 8003892:	7e3b      	ldrb	r3, [r7, #24]
 8003894:	b29b      	uxth	r3, r3
 8003896:	4413      	add	r3, r2
 8003898:	b29b      	uxth	r3, r3
 800389a:	b21b      	sxth	r3, r3
 800389c:	823b      	strh	r3, [r7, #16]
    data_raw.i16bit[1] = (int16_t)buff[3];
 800389e:	7efb      	ldrb	r3, [r7, #27]
 80038a0:	b21b      	sxth	r3, r3
 80038a2:	827b      	strh	r3, [r7, #18]
    data_raw.i16bit[1] = (data_raw.i16bit[1] * 256) + (int16_t)buff[2];
 80038a4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80038a8:	b29b      	uxth	r3, r3
 80038aa:	021b      	lsls	r3, r3, #8
 80038ac:	b29a      	uxth	r2, r3
 80038ae:	7ebb      	ldrb	r3, [r7, #26]
 80038b0:	b29b      	uxth	r3, r3
 80038b2:	4413      	add	r3, r2
 80038b4:	b29b      	uxth	r3, r3
 80038b6:	b21b      	sxth	r3, r3
 80038b8:	827b      	strh	r3, [r7, #18]
    data_raw.i16bit[2] = (int16_t)buff[5];
 80038ba:	7f7b      	ldrb	r3, [r7, #29]
 80038bc:	b21b      	sxth	r3, r3
 80038be:	82bb      	strh	r3, [r7, #20]
    data_raw.i16bit[2] = (data_raw.i16bit[2] * 256) + (int16_t)buff[4];
 80038c0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80038c4:	b29b      	uxth	r3, r3
 80038c6:	021b      	lsls	r3, r3, #8
 80038c8:	b29a      	uxth	r2, r3
 80038ca:	7f3b      	ldrb	r3, [r7, #28]
 80038cc:	b29b      	uxth	r3, r3
 80038ce:	4413      	add	r3, r2
 80038d0:	b29b      	uxth	r3, r3
 80038d2:	b21b      	sxth	r3, r3
 80038d4:	82bb      	strh	r3, [r7, #20]
 80038d6:	e00d      	b.n	80038f4 <LIS2MDL_MAG_GetAxes+0x9e>
  }
  else
  {
    /* Read raw data values. */
    if (lis2mdl_magnetic_raw_get(&(pObj->Ctx), data_raw.i16bit) != LIS2MDL_OK)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	3320      	adds	r3, #32
 80038dc:	f107 0210 	add.w	r2, r7, #16
 80038e0:	4611      	mov	r1, r2
 80038e2:	4618      	mov	r0, r3
 80038e4:	f000 fc26 	bl	8004134 <lis2mdl_magnetic_raw_get>
 80038e8:	4603      	mov	r3, r0
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d002      	beq.n	80038f4 <LIS2MDL_MAG_GetAxes+0x9e>
    {
      return LIS2MDL_ERROR;
 80038ee:	f04f 33ff 	mov.w	r3, #4294967295
 80038f2:	e036      	b.n	8003962 <LIS2MDL_MAG_GetAxes+0x10c>
    }
  }

  /* Get LIS2MDL actual sensitivity. */
  (void)LIS2MDL_MAG_GetSensitivity(pObj, &sensitivity);
 80038f4:	f107 030c 	add.w	r3, r7, #12
 80038f8:	4619      	mov	r1, r3
 80038fa:	6878      	ldr	r0, [r7, #4]
 80038fc:	f7ff feb1 	bl	8003662 <LIS2MDL_MAG_GetSensitivity>

  /* Calculate the data. */
  MagneticField->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 8003900:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8003904:	ee07 3a90 	vmov	s15, r3
 8003908:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800390c:	edd7 7a03 	vldr	s15, [r7, #12]
 8003910:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003914:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003918:	ee17 2a90 	vmov	r2, s15
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	601a      	str	r2, [r3, #0]
  MagneticField->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 8003920:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003924:	ee07 3a90 	vmov	s15, r3
 8003928:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800392c:	edd7 7a03 	vldr	s15, [r7, #12]
 8003930:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003934:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003938:	ee17 2a90 	vmov	r2, s15
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	605a      	str	r2, [r3, #4]
  MagneticField->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 8003940:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003944:	ee07 3a90 	vmov	s15, r3
 8003948:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800394c:	edd7 7a03 	vldr	s15, [r7, #12]
 8003950:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003954:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003958:	ee17 2a90 	vmov	r2, s15
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	609a      	str	r2, [r3, #8]

  return LIS2MDL_OK;
 8003960:	2300      	movs	r3, #0
}
 8003962:	4618      	mov	r0, r3
 8003964:	3720      	adds	r7, #32
 8003966:	46bd      	mov	sp, r7
 8003968:	bd80      	pop	{r7, pc}

0800396a <LIS2MDL_Write_Reg>:
  * @param  Reg address to be written
  * @param  Data value to be written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_Write_Reg(LIS2MDL_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 800396a:	b580      	push	{r7, lr}
 800396c:	b082      	sub	sp, #8
 800396e:	af00      	add	r7, sp, #0
 8003970:	6078      	str	r0, [r7, #4]
 8003972:	460b      	mov	r3, r1
 8003974:	70fb      	strb	r3, [r7, #3]
 8003976:	4613      	mov	r3, r2
 8003978:	70bb      	strb	r3, [r7, #2]
  if (pObj->IO.BusType == LSM6DSOX_SENSORHUB_LIS2MDL_I2C_BUS) /* LSM6DSOX SensorHub with LIS2MDL example */
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	689b      	ldr	r3, [r3, #8]
 800397e:	2b03      	cmp	r3, #3
 8003980:	d10b      	bne.n	800399a <LIS2MDL_Write_Reg+0x30>
  {
    if (LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData(pObj, Reg, (uint8_t *)&Data, 1) != LIS2MDL_OK)
 8003982:	1cba      	adds	r2, r7, #2
 8003984:	78f9      	ldrb	r1, [r7, #3]
 8003986:	2301      	movs	r3, #1
 8003988:	6878      	ldr	r0, [r7, #4]
 800398a:	f000 f9da 	bl	8003d42 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData>
 800398e:	4603      	mov	r3, r0
 8003990:	2b00      	cmp	r3, #0
 8003992:	d010      	beq.n	80039b6 <LIS2MDL_Write_Reg+0x4c>
    {
      return LIS2MDL_ERROR;
 8003994:	f04f 33ff 	mov.w	r3, #4294967295
 8003998:	e00e      	b.n	80039b8 <LIS2MDL_Write_Reg+0x4e>
    }
  }
  else
  {
    if (lis2mdl_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LIS2MDL_OK)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	f103 0020 	add.w	r0, r3, #32
 80039a0:	1cba      	adds	r2, r7, #2
 80039a2:	78f9      	ldrb	r1, [r7, #3]
 80039a4:	2301      	movs	r3, #1
 80039a6:	f000 fb02 	bl	8003fae <lis2mdl_write_reg>
 80039aa:	4603      	mov	r3, r0
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d002      	beq.n	80039b6 <LIS2MDL_Write_Reg+0x4c>
    {
      return LIS2MDL_ERROR;
 80039b0:	f04f 33ff 	mov.w	r3, #4294967295
 80039b4:	e000      	b.n	80039b8 <LIS2MDL_Write_Reg+0x4e>
    }
  }

  return LIS2MDL_OK;
 80039b6:	2300      	movs	r3, #0
}
 80039b8:	4618      	mov	r0, r3
 80039ba:	3708      	adds	r7, #8
 80039bc:	46bd      	mov	sp, r7
 80039be:	bd80      	pop	{r7, pc}

080039c0 <ReadMagRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ReadMagRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 80039c0:	b590      	push	{r4, r7, lr}
 80039c2:	b087      	sub	sp, #28
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	60f8      	str	r0, [r7, #12]
 80039c8:	607a      	str	r2, [r7, #4]
 80039ca:	461a      	mov	r2, r3
 80039cc:	460b      	mov	r3, r1
 80039ce:	72fb      	strb	r3, [r7, #11]
 80039d0:	4613      	mov	r3, r2
 80039d2:	813b      	strh	r3, [r7, #8]
  LIS2MDL_Object_t *pObj = (LIS2MDL_Object_t *)Handle;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == LIS2MDL_I2C_BUS) /* I2C */
 80039d8:	697b      	ldr	r3, [r7, #20]
 80039da:	689b      	ldr	r3, [r3, #8]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d10e      	bne.n	80039fe <ReadMagRegWrap+0x3e>
  {
    /* Enable Multi-byte read */
    return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	695c      	ldr	r4, [r3, #20]
 80039e4:	697b      	ldr	r3, [r7, #20]
 80039e6:	7b1b      	ldrb	r3, [r3, #12]
 80039e8:	b298      	uxth	r0, r3
 80039ea:	7afb      	ldrb	r3, [r7, #11]
 80039ec:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80039f0:	b2db      	uxtb	r3, r3
 80039f2:	b299      	uxth	r1, r3
 80039f4:	893b      	ldrh	r3, [r7, #8]
 80039f6:	687a      	ldr	r2, [r7, #4]
 80039f8:	47a0      	blx	r4
 80039fa:	4603      	mov	r3, r0
 80039fc:	e01d      	b.n	8003a3a <ReadMagRegWrap+0x7a>
  }
  else if (pObj->IO.BusType == LSM6DSOX_SENSORHUB_LIS2MDL_I2C_BUS) /* LSM6DSOX SensorHub with LIS2MDL example */
 80039fe:	697b      	ldr	r3, [r7, #20]
 8003a00:	689b      	ldr	r3, [r3, #8]
 8003a02:	2b03      	cmp	r3, #3
 8003a04:	d10b      	bne.n	8003a1e <ReadMagRegWrap+0x5e>
  {
    return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	695c      	ldr	r4, [r3, #20]
 8003a0a:	697b      	ldr	r3, [r7, #20]
 8003a0c:	7b1b      	ldrb	r3, [r3, #12]
 8003a0e:	b298      	uxth	r0, r3
 8003a10:	7afb      	ldrb	r3, [r7, #11]
 8003a12:	b299      	uxth	r1, r3
 8003a14:	893b      	ldrh	r3, [r7, #8]
 8003a16:	687a      	ldr	r2, [r7, #4]
 8003a18:	47a0      	blx	r4
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	e00d      	b.n	8003a3a <ReadMagRegWrap+0x7a>
  }
  else   /* SPI 3-Wires or SPI 4-Wires */
  {
    /* Enable Multi-byte read */
    return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x40U), pData, Length);
 8003a1e:	697b      	ldr	r3, [r7, #20]
 8003a20:	695c      	ldr	r4, [r3, #20]
 8003a22:	697b      	ldr	r3, [r7, #20]
 8003a24:	7b1b      	ldrb	r3, [r3, #12]
 8003a26:	b298      	uxth	r0, r3
 8003a28:	7afb      	ldrb	r3, [r7, #11]
 8003a2a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003a2e:	b2db      	uxtb	r3, r3
 8003a30:	b299      	uxth	r1, r3
 8003a32:	893b      	ldrh	r3, [r7, #8]
 8003a34:	687a      	ldr	r2, [r7, #4]
 8003a36:	47a0      	blx	r4
 8003a38:	4603      	mov	r3, r0
  }
}
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	371c      	adds	r7, #28
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bd90      	pop	{r4, r7, pc}

08003a42 <WriteMagRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t WriteMagRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8003a42:	b590      	push	{r4, r7, lr}
 8003a44:	b087      	sub	sp, #28
 8003a46:	af00      	add	r7, sp, #0
 8003a48:	60f8      	str	r0, [r7, #12]
 8003a4a:	607a      	str	r2, [r7, #4]
 8003a4c:	461a      	mov	r2, r3
 8003a4e:	460b      	mov	r3, r1
 8003a50:	72fb      	strb	r3, [r7, #11]
 8003a52:	4613      	mov	r3, r2
 8003a54:	813b      	strh	r3, [r7, #8]
  LIS2MDL_Object_t *pObj = (LIS2MDL_Object_t *)Handle;
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == LIS2MDL_I2C_BUS) /* I2C */
 8003a5a:	697b      	ldr	r3, [r7, #20]
 8003a5c:	689b      	ldr	r3, [r3, #8]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d10e      	bne.n	8003a80 <WriteMagRegWrap+0x3e>
  {
    /* Enable Multi-byte write */
    return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
 8003a62:	697b      	ldr	r3, [r7, #20]
 8003a64:	691c      	ldr	r4, [r3, #16]
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	7b1b      	ldrb	r3, [r3, #12]
 8003a6a:	b298      	uxth	r0, r3
 8003a6c:	7afb      	ldrb	r3, [r7, #11]
 8003a6e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003a72:	b2db      	uxtb	r3, r3
 8003a74:	b299      	uxth	r1, r3
 8003a76:	893b      	ldrh	r3, [r7, #8]
 8003a78:	687a      	ldr	r2, [r7, #4]
 8003a7a:	47a0      	blx	r4
 8003a7c:	4603      	mov	r3, r0
 8003a7e:	e01d      	b.n	8003abc <WriteMagRegWrap+0x7a>
  }
  else if (pObj->IO.BusType == LSM6DSOX_SENSORHUB_LIS2MDL_I2C_BUS) /* LSM6DSOX SensorHub with LIS2MDL example */
 8003a80:	697b      	ldr	r3, [r7, #20]
 8003a82:	689b      	ldr	r3, [r3, #8]
 8003a84:	2b03      	cmp	r3, #3
 8003a86:	d10b      	bne.n	8003aa0 <WriteMagRegWrap+0x5e>
  {
    return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8003a88:	697b      	ldr	r3, [r7, #20]
 8003a8a:	691c      	ldr	r4, [r3, #16]
 8003a8c:	697b      	ldr	r3, [r7, #20]
 8003a8e:	7b1b      	ldrb	r3, [r3, #12]
 8003a90:	b298      	uxth	r0, r3
 8003a92:	7afb      	ldrb	r3, [r7, #11]
 8003a94:	b299      	uxth	r1, r3
 8003a96:	893b      	ldrh	r3, [r7, #8]
 8003a98:	687a      	ldr	r2, [r7, #4]
 8003a9a:	47a0      	blx	r4
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	e00d      	b.n	8003abc <WriteMagRegWrap+0x7a>
  }
  else   /* SPI 3-Wires or SPI 4-Wires */
  {
    /* Enable Multi-byte write */
    return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x40U), pData, Length);
 8003aa0:	697b      	ldr	r3, [r7, #20]
 8003aa2:	691c      	ldr	r4, [r3, #16]
 8003aa4:	697b      	ldr	r3, [r7, #20]
 8003aa6:	7b1b      	ldrb	r3, [r3, #12]
 8003aa8:	b298      	uxth	r0, r3
 8003aaa:	7afb      	ldrb	r3, [r7, #11]
 8003aac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003ab0:	b2db      	uxtb	r3, r3
 8003ab2:	b299      	uxth	r1, r3
 8003ab4:	893b      	ldrh	r3, [r7, #8]
 8003ab6:	687a      	ldr	r2, [r7, #4]
 8003ab8:	47a0      	blx	r4
 8003aba:	4603      	mov	r3, r0
  }
}
 8003abc:	4618      	mov	r0, r3
 8003abe:	371c      	adds	r7, #28
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	bd90      	pop	{r4, r7, pc}

08003ac4 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData>:
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData(LIS2MDL_Object_t *pObj, uint8_t Reg, uint8_t *pData,
                                                     uint16_t Length)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b08c      	sub	sp, #48	; 0x30
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	60f8      	str	r0, [r7, #12]
 8003acc:	607a      	str	r2, [r7, #4]
 8003ace:	461a      	mov	r2, r3
 8003ad0:	460b      	mov	r3, r1
 8003ad2:	72fb      	strb	r3, [r7, #11]
 8003ad4:	4613      	mov	r3, r2
 8003ad6:	813b      	strh	r3, [r7, #8]
  uint8_t lsm6dsox_func_cfg_access = 0x01U;
 8003ad8:	2301      	movs	r3, #1
 8003ada:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  uint8_t shub_reg_access_en = 0x40U;
 8003ade:	2340      	movs	r3, #64	; 0x40
 8003ae0:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  uint8_t shub_reg_access_dis = 0x00U;
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	f887 3020 	strb.w	r3, [r7, #32]
  uint8_t ext_sens_addr_read = LIS2MDL_I2C_ADD | 0x01U;
 8003aea:	233d      	movs	r3, #61	; 0x3d
 8003aec:	77fb      	strb	r3, [r7, #31]
  uint8_t slv0_add = 0x15U;
 8003aee:	2315      	movs	r3, #21
 8003af0:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  uint8_t slv0_subadd = 0x16U;
 8003af4:	2316      	movs	r3, #22
 8003af6:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  uint8_t slave0_config = 0x17U;
 8003afa:	2317      	movs	r3, #23
 8003afc:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  uint8_t master_config = 0x14U;
 8003b00:	2314      	movs	r3, #20
 8003b02:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  uint8_t write_once_i2c_en = 0x44U;
 8003b06:	2344      	movs	r3, #68	; 0x44
 8003b08:	77bb      	strb	r3, [r7, #30]
  uint8_t sensor_hub_1 = 0x02U;
 8003b0a:	2302      	movs	r3, #2
 8003b0c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  uint8_t status_master_mainpage = 0x39U;
 8003b10:	2339      	movs	r3, #57	; 0x39
 8003b12:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
  uint8_t sens_hub_endop = 0x01U;
 8003b16:	2301      	movs	r3, #1
 8003b18:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  uint8_t lsm6dsox_outx_h_a = 0x29U;
 8003b1c:	2329      	movs	r3, #41	; 0x29
 8003b1e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t lsm6dsox_status_reg = 0x1EU;
 8003b22:	231e      	movs	r3, #30
 8003b24:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  uint8_t xlda = 0x01U;
 8003b28:	2301      	movs	r3, #1
 8003b2a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  uint8_t len = (uint8_t)Length;
 8003b2e:	893b      	ldrh	r3, [r7, #8]
 8003b30:	b2db      	uxtb	r3, r3
 8003b32:	777b      	strb	r3, [r7, #29]
  uint8_t lsm6dsox_ctrl1_xl = 0x10U;
 8003b34:	2310      	movs	r3, #16
 8003b36:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  uint8_t lsm6dsox_xl_prev_odr;
  uint8_t lsm6dsox_xl_odr_off = 0x00U;
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t lsm6dsox_xl_odr_104hz = 0x40U;
 8003b40:	2340      	movs	r3, #64	; 0x40
 8003b42:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  uint8_t data;
  uint8_t data_array[6];

  /* Enable access to sensor hub registers */
  if (lis2mdl_write_reg(&(pObj->Ctx), lsm6dsox_func_cfg_access, &shub_reg_access_en, 1) != LIS2MDL_OK)
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	f103 0020 	add.w	r0, r3, #32
 8003b4c:	f107 0221 	add.w	r2, r7, #33	; 0x21
 8003b50:	f897 102f 	ldrb.w	r1, [r7, #47]	; 0x2f
 8003b54:	2301      	movs	r3, #1
 8003b56:	f000 fa2a 	bl	8003fae <lis2mdl_write_reg>
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d002      	beq.n	8003b66 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0xa2>
  {
    return LIS2MDL_ERROR;
 8003b60:	f04f 33ff 	mov.w	r3, #4294967295
 8003b64:	e0e9      	b.n	8003d3a <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
  }

  /* Configure external device address, Enable read operation (rw_0 = 1) */
  if (lis2mdl_write_reg(&(pObj->Ctx), slv0_add, &ext_sens_addr_read, 1) != LIS2MDL_OK)
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	f103 0020 	add.w	r0, r3, #32
 8003b6c:	f107 021f 	add.w	r2, r7, #31
 8003b70:	f897 102e 	ldrb.w	r1, [r7, #46]	; 0x2e
 8003b74:	2301      	movs	r3, #1
 8003b76:	f000 fa1a 	bl	8003fae <lis2mdl_write_reg>
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d002      	beq.n	8003b86 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0xc2>
  {
    return LIS2MDL_ERROR;
 8003b80:	f04f 33ff 	mov.w	r3, #4294967295
 8003b84:	e0d9      	b.n	8003d3a <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
  }

  /* Configure address of the LIS2MDL register to be read */
  if (lis2mdl_write_reg(&(pObj->Ctx), slv0_subadd, &Reg, 1) != LIS2MDL_OK)
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	f103 0020 	add.w	r0, r3, #32
 8003b8c:	f107 020b 	add.w	r2, r7, #11
 8003b90:	f897 102d 	ldrb.w	r1, [r7, #45]	; 0x2d
 8003b94:	2301      	movs	r3, #1
 8003b96:	f000 fa0a 	bl	8003fae <lis2mdl_write_reg>
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d002      	beq.n	8003ba6 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0xe2>
  {
    return LIS2MDL_ERROR;
 8003ba0:	f04f 33ff 	mov.w	r3, #4294967295
 8003ba4:	e0c9      	b.n	8003d3a <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
  }

  /* Read required number of bytes (up to 6), SHUB_ODR = 104 Hz */
  if (lis2mdl_write_reg(&(pObj->Ctx), slave0_config, &len, 1) != LIS2MDL_OK)
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	f103 0020 	add.w	r0, r3, #32
 8003bac:	f107 021d 	add.w	r2, r7, #29
 8003bb0:	f897 102c 	ldrb.w	r1, [r7, #44]	; 0x2c
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	f000 f9fa 	bl	8003fae <lis2mdl_write_reg>
 8003bba:	4603      	mov	r3, r0
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d002      	beq.n	8003bc6 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x102>
  {
    return LIS2MDL_ERROR;
 8003bc0:	f04f 33ff 	mov.w	r3, #4294967295
 8003bc4:	e0b9      	b.n	8003d3a <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
  }

  /* WRITE_ONCE is mandatory for read, I2C master enabled using slave 0, I2C pull-ups disabled */
  if (lis2mdl_write_reg(&(pObj->Ctx), master_config, &write_once_i2c_en, 1) != LIS2MDL_OK)
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	f103 0020 	add.w	r0, r3, #32
 8003bcc:	f107 021e 	add.w	r2, r7, #30
 8003bd0:	f897 102b 	ldrb.w	r1, [r7, #43]	; 0x2b
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	f000 f9ea 	bl	8003fae <lis2mdl_write_reg>
 8003bda:	4603      	mov	r3, r0
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d002      	beq.n	8003be6 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x122>
  {
    return LIS2MDL_ERROR;
 8003be0:	f04f 33ff 	mov.w	r3, #4294967295
 8003be4:	e0a9      	b.n	8003d3a <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
  }

  /* Disable access to sensor hub registers */
  if (lis2mdl_write_reg(&(pObj->Ctx), lsm6dsox_func_cfg_access, &shub_reg_access_dis, 1) != LIS2MDL_OK)
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	f103 0020 	add.w	r0, r3, #32
 8003bec:	f107 0220 	add.w	r2, r7, #32
 8003bf0:	f897 102f 	ldrb.w	r1, [r7, #47]	; 0x2f
 8003bf4:	2301      	movs	r3, #1
 8003bf6:	f000 f9da 	bl	8003fae <lis2mdl_write_reg>
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d002      	beq.n	8003c06 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x142>
  {
    return LIS2MDL_ERROR;
 8003c00:	f04f 33ff 	mov.w	r3, #4294967295
 8003c04:	e099      	b.n	8003d3a <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
  }

  /* Read LSM6DSOX ODR */
  if (lis2mdl_read_reg(&(pObj->Ctx), lsm6dsox_ctrl1_xl, &lsm6dsox_xl_prev_odr, 1) != LIS2MDL_OK)
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	f103 0020 	add.w	r0, r3, #32
 8003c0c:	f107 021c 	add.w	r2, r7, #28
 8003c10:	f897 1024 	ldrb.w	r1, [r7, #36]	; 0x24
 8003c14:	2301      	movs	r3, #1
 8003c16:	f000 f9b2 	bl	8003f7e <lis2mdl_read_reg>
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d002      	beq.n	8003c26 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x162>
  {
    return LIS2MDL_ERROR;
 8003c20:	f04f 33ff 	mov.w	r3, #4294967295
 8003c24:	e089      	b.n	8003d3a <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
  }

  /* Set XL_ODR_104HZ if the accelerometer is disabled */
  if (lsm6dsox_xl_prev_odr == lsm6dsox_xl_odr_off)
 8003c26:	7f3b      	ldrb	r3, [r7, #28]
 8003c28:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8003c2c:	429a      	cmp	r2, r3
 8003c2e:	d102      	bne.n	8003c36 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x172>
  {
    lsm6dsox_xl_prev_odr = lsm6dsox_xl_odr_104hz;
 8003c30:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8003c34:	773b      	strb	r3, [r7, #28]
  }

  /* Enable accelerometer to trigger Sensor Hub operation */
  if (lis2mdl_write_reg(&(pObj->Ctx), lsm6dsox_ctrl1_xl, &lsm6dsox_xl_prev_odr, 1) != LIS2MDL_OK)
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	f103 0020 	add.w	r0, r3, #32
 8003c3c:	f107 021c 	add.w	r2, r7, #28
 8003c40:	f897 1024 	ldrb.w	r1, [r7, #36]	; 0x24
 8003c44:	2301      	movs	r3, #1
 8003c46:	f000 f9b2 	bl	8003fae <lis2mdl_write_reg>
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d002      	beq.n	8003c56 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x192>
  {
    return LIS2MDL_ERROR;
 8003c50:	f04f 33ff 	mov.w	r3, #4294967295
 8003c54:	e071      	b.n	8003d3a <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
  }

  /* Read ACC data starting from LSM6DSOX OUTX_H_A register to clear accelerometer data-ready XLDA */
  if (lis2mdl_read_reg(&(pObj->Ctx), lsm6dsox_outx_h_a, data_array, 6) != LIS2MDL_OK)
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	f103 0020 	add.w	r0, r3, #32
 8003c5c:	f107 0214 	add.w	r2, r7, #20
 8003c60:	f897 1027 	ldrb.w	r1, [r7, #39]	; 0x27
 8003c64:	2306      	movs	r3, #6
 8003c66:	f000 f98a 	bl	8003f7e <lis2mdl_read_reg>
 8003c6a:	4603      	mov	r3, r0
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d002      	beq.n	8003c76 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x1b2>
  {
    return LIS2MDL_ERROR;
 8003c70:	f04f 33ff 	mov.w	r3, #4294967295
 8003c74:	e061      	b.n	8003d3a <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
  }

  /* Poll LSM6DSOX LSM6DSOX_STATUS_REG until XLDA = 1 (Wait for sensor hub trigger) */
  do
  {
    if (lis2mdl_read_reg(&(pObj->Ctx), lsm6dsox_status_reg, &data, 1) != LIS2MDL_OK)
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	f103 0020 	add.w	r0, r3, #32
 8003c7c:	f107 021b 	add.w	r2, r7, #27
 8003c80:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 8003c84:	2301      	movs	r3, #1
 8003c86:	f000 f97a 	bl	8003f7e <lis2mdl_read_reg>
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d002      	beq.n	8003c96 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x1d2>
    {
      return LIS2MDL_ERROR;
 8003c90:	f04f 33ff 	mov.w	r3, #4294967295
 8003c94:	e051      	b.n	8003d3a <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
    }
  } while ((data & xlda) != xlda);
 8003c96:	7efa      	ldrb	r2, [r7, #27]
 8003c98:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8003c9c:	4013      	ands	r3, r2
 8003c9e:	b2db      	uxtb	r3, r3
 8003ca0:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8003ca4:	429a      	cmp	r2, r3
 8003ca6:	d1e6      	bne.n	8003c76 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x1b2>

  /* Poll LSM6DSOX SensorHub SENS_HUB_ENDOP bit in STATUS_MASTER_MAINPAGE reg until the end of SW write operations */
  do
  {
    if (lis2mdl_read_reg(&(pObj->Ctx), status_master_mainpage, &data, 1) != LIS2MDL_OK)
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	f103 0020 	add.w	r0, r3, #32
 8003cae:	f107 021b 	add.w	r2, r7, #27
 8003cb2:	f897 1029 	ldrb.w	r1, [r7, #41]	; 0x29
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	f000 f961 	bl	8003f7e <lis2mdl_read_reg>
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d002      	beq.n	8003cc8 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x204>
    {
      return LIS2MDL_ERROR;
 8003cc2:	f04f 33ff 	mov.w	r3, #4294967295
 8003cc6:	e038      	b.n	8003d3a <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
    }
  } while ((data & sens_hub_endop) != sens_hub_endop);
 8003cc8:	7efa      	ldrb	r2, [r7, #27]
 8003cca:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003cce:	4013      	ands	r3, r2
 8003cd0:	b2db      	uxtb	r3, r3
 8003cd2:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8003cd6:	429a      	cmp	r2, r3
 8003cd8:	d1e6      	bne.n	8003ca8 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x1e4>

  /* Enable access to sensor hub registers */
  if (lis2mdl_write_reg(&(pObj->Ctx), lsm6dsox_func_cfg_access, &shub_reg_access_en, 1) != LIS2MDL_OK)
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	f103 0020 	add.w	r0, r3, #32
 8003ce0:	f107 0221 	add.w	r2, r7, #33	; 0x21
 8003ce4:	f897 102f 	ldrb.w	r1, [r7, #47]	; 0x2f
 8003ce8:	2301      	movs	r3, #1
 8003cea:	f000 f960 	bl	8003fae <lis2mdl_write_reg>
 8003cee:	4603      	mov	r3, r0
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d002      	beq.n	8003cfa <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x236>
  {
    return LIS2MDL_ERROR;
 8003cf4:	f04f 33ff 	mov.w	r3, #4294967295
 8003cf8:	e01f      	b.n	8003d3a <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
  }

  /* Read data from LSM6DSOX SensorHub regs containing values from required LIS2MDL regs */
  if (lis2mdl_read_reg(&(pObj->Ctx), sensor_hub_1, pData, Length) != LIS2MDL_OK)
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	f103 0020 	add.w	r0, r3, #32
 8003d00:	893b      	ldrh	r3, [r7, #8]
 8003d02:	f897 102a 	ldrb.w	r1, [r7, #42]	; 0x2a
 8003d06:	687a      	ldr	r2, [r7, #4]
 8003d08:	f000 f939 	bl	8003f7e <lis2mdl_read_reg>
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d002      	beq.n	8003d18 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x254>
  {
    return LIS2MDL_ERROR;
 8003d12:	f04f 33ff 	mov.w	r3, #4294967295
 8003d16:	e010      	b.n	8003d3a <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
  }

  /* Disable access to sensor hub registers */
  if (lis2mdl_write_reg(&(pObj->Ctx), lsm6dsox_func_cfg_access, &shub_reg_access_dis, 1) != LIS2MDL_OK)
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	f103 0020 	add.w	r0, r3, #32
 8003d1e:	f107 0220 	add.w	r2, r7, #32
 8003d22:	f897 102f 	ldrb.w	r1, [r7, #47]	; 0x2f
 8003d26:	2301      	movs	r3, #1
 8003d28:	f000 f941 	bl	8003fae <lis2mdl_write_reg>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d002      	beq.n	8003d38 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x274>
  {
    return LIS2MDL_ERROR;
 8003d32:	f04f 33ff 	mov.w	r3, #4294967295
 8003d36:	e000      	b.n	8003d3a <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
  }

  return LIS2MDL_OK;
 8003d38:	2300      	movs	r3, #0
}
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	3730      	adds	r7, #48	; 0x30
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	bd80      	pop	{r7, pc}

08003d42 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData>:
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData(LIS2MDL_Object_t *pObj, uint8_t Reg, uint8_t *pData,
                                                      uint16_t Length)
{
 8003d42:	b580      	push	{r7, lr}
 8003d44:	b08c      	sub	sp, #48	; 0x30
 8003d46:	af00      	add	r7, sp, #0
 8003d48:	60f8      	str	r0, [r7, #12]
 8003d4a:	607a      	str	r2, [r7, #4]
 8003d4c:	461a      	mov	r2, r3
 8003d4e:	460b      	mov	r3, r1
 8003d50:	72fb      	strb	r3, [r7, #11]
 8003d52:	4613      	mov	r3, r2
 8003d54:	813b      	strh	r3, [r7, #8]
  uint8_t lsm6dsox_func_cfg_access = 0x01U;
 8003d56:	2301      	movs	r3, #1
 8003d58:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  uint8_t shub_reg_access_en = 0x40U;
 8003d5c:	2340      	movs	r3, #64	; 0x40
 8003d5e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  uint8_t shub_reg_access_dis = 0x00U;
 8003d62:	2300      	movs	r3, #0
 8003d64:	f887 3020 	strb.w	r3, [r7, #32]
  uint8_t ext_sens_addr_write = LIS2MDL_I2C_ADD & 0xFEU;
 8003d68:	233c      	movs	r3, #60	; 0x3c
 8003d6a:	77fb      	strb	r3, [r7, #31]
  uint8_t slv0_add = 0x15U;
 8003d6c:	2315      	movs	r3, #21
 8003d6e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  uint8_t slv0_subadd = 0x16U;
 8003d72:	2316      	movs	r3, #22
 8003d74:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  uint8_t slave0_config = 0x17U;
 8003d78:	2317      	movs	r3, #23
 8003d7a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  uint8_t shub_odr_104 = 0x00U;
 8003d7e:	2300      	movs	r3, #0
 8003d80:	77bb      	strb	r3, [r7, #30]
  uint8_t master_config = 0x14U;
 8003d82:	2314      	movs	r3, #20
 8003d84:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  uint8_t write_once_i2c_en = 0x44U;
 8003d88:	2344      	movs	r3, #68	; 0x44
 8003d8a:	777b      	strb	r3, [r7, #29]
  uint8_t status_master_mainpage = 0x39U;
 8003d8c:	2339      	movs	r3, #57	; 0x39
 8003d8e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  uint8_t wr_once_done = 0x80U;
 8003d92:	2380      	movs	r3, #128	; 0x80
 8003d94:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
  uint8_t lsm6dsox_outx_h_a = 0x29U;
 8003d98:	2329      	movs	r3, #41	; 0x29
 8003d9a:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  uint8_t lsm6dsox_status_reg = 0x1EU;
 8003d9e:	231e      	movs	r3, #30
 8003da0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t xlda = 0x01U;
 8003da4:	2301      	movs	r3, #1
 8003da6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  uint8_t lsm6dsox_ctrl1_xl = 0x10U;
 8003daa:	2310      	movs	r3, #16
 8003dac:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  uint8_t lsm6dsox_xl_prev_odr;
  uint8_t lsm6dsox_xl_odr_off = 0x00U;
 8003db0:	2300      	movs	r3, #0
 8003db2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  uint8_t lsm6dsox_xl_odr_104hz = 0x40U;
 8003db6:	2340      	movs	r3, #64	; 0x40
 8003db8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t datawrite_slv0 = 0x0EU;
 8003dbc:	230e      	movs	r3, #14
 8003dbe:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  uint8_t data;
  uint8_t data_array[6];

  /* Enable access to sensor hub registers */
  if (lis2mdl_write_reg(&(pObj->Ctx), lsm6dsox_func_cfg_access, &shub_reg_access_en, 1) != LIS2MDL_OK)
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	f103 0020 	add.w	r0, r3, #32
 8003dc8:	f107 0221 	add.w	r2, r7, #33	; 0x21
 8003dcc:	f897 102f 	ldrb.w	r1, [r7, #47]	; 0x2f
 8003dd0:	2301      	movs	r3, #1
 8003dd2:	f000 f8ec 	bl	8003fae <lis2mdl_write_reg>
 8003dd6:	4603      	mov	r3, r0
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d002      	beq.n	8003de2 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0xa0>
  {
    return LIS2MDL_ERROR;
 8003ddc:	f04f 33ff 	mov.w	r3, #4294967295
 8003de0:	e0c9      	b.n	8003f76 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x234>
  }

  /* Configure external device address, Enable write operation (rw_0 = 0) */
  if (lis2mdl_write_reg(&(pObj->Ctx), slv0_add, &ext_sens_addr_write, 1) != LIS2MDL_OK)
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	f103 0020 	add.w	r0, r3, #32
 8003de8:	f107 021f 	add.w	r2, r7, #31
 8003dec:	f897 102e 	ldrb.w	r1, [r7, #46]	; 0x2e
 8003df0:	2301      	movs	r3, #1
 8003df2:	f000 f8dc 	bl	8003fae <lis2mdl_write_reg>
 8003df6:	4603      	mov	r3, r0
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d002      	beq.n	8003e02 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0xc0>
  {
    return LIS2MDL_ERROR;
 8003dfc:	f04f 33ff 	mov.w	r3, #4294967295
 8003e00:	e0b9      	b.n	8003f76 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x234>
  }

  /* Configure address of the LIS2MDL register to be written to */
  if (lis2mdl_write_reg(&(pObj->Ctx), slv0_subadd, &Reg, 1) != LIS2MDL_OK)
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	f103 0020 	add.w	r0, r3, #32
 8003e08:	f107 020b 	add.w	r2, r7, #11
 8003e0c:	f897 102d 	ldrb.w	r1, [r7, #45]	; 0x2d
 8003e10:	2301      	movs	r3, #1
 8003e12:	f000 f8cc 	bl	8003fae <lis2mdl_write_reg>
 8003e16:	4603      	mov	r3, r0
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d002      	beq.n	8003e22 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0xe0>
  {
    return LIS2MDL_ERROR;
 8003e1c:	f04f 33ff 	mov.w	r3, #4294967295
 8003e20:	e0a9      	b.n	8003f76 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x234>
  }

  /* Set SHUB_ODR = 104 Hz */
  if (lis2mdl_write_reg(&(pObj->Ctx), slave0_config, &shub_odr_104, 1) != LIS2MDL_OK)
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	f103 0020 	add.w	r0, r3, #32
 8003e28:	f107 021e 	add.w	r2, r7, #30
 8003e2c:	f897 102c 	ldrb.w	r1, [r7, #44]	; 0x2c
 8003e30:	2301      	movs	r3, #1
 8003e32:	f000 f8bc 	bl	8003fae <lis2mdl_write_reg>
 8003e36:	4603      	mov	r3, r0
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d002      	beq.n	8003e42 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x100>
  {
    return LIS2MDL_ERROR;
 8003e3c:	f04f 33ff 	mov.w	r3, #4294967295
 8003e40:	e099      	b.n	8003f76 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x234>
  }

  /* Store data to be written to LIS2MDL in LSM6DSOX SH reg */
  if (lis2mdl_write_reg(&(pObj->Ctx), datawrite_slv0, pData, 1) != LIS2MDL_OK)
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	f103 0020 	add.w	r0, r3, #32
 8003e48:	f897 1022 	ldrb.w	r1, [r7, #34]	; 0x22
 8003e4c:	2301      	movs	r3, #1
 8003e4e:	687a      	ldr	r2, [r7, #4]
 8003e50:	f000 f8ad 	bl	8003fae <lis2mdl_write_reg>
 8003e54:	4603      	mov	r3, r0
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d002      	beq.n	8003e60 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x11e>
  {
    return LIS2MDL_ERROR;
 8003e5a:	f04f 33ff 	mov.w	r3, #4294967295
 8003e5e:	e08a      	b.n	8003f76 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x234>
  }

  /* WRITE_ONCE enabled for single write, I2C master enabled using slave 0, I2C pull-ups disabled */
  if (lis2mdl_write_reg(&(pObj->Ctx), master_config, &write_once_i2c_en, 1) != LIS2MDL_OK)
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	f103 0020 	add.w	r0, r3, #32
 8003e66:	f107 021d 	add.w	r2, r7, #29
 8003e6a:	f897 102b 	ldrb.w	r1, [r7, #43]	; 0x2b
 8003e6e:	2301      	movs	r3, #1
 8003e70:	f000 f89d 	bl	8003fae <lis2mdl_write_reg>
 8003e74:	4603      	mov	r3, r0
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d002      	beq.n	8003e80 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x13e>
  {
    return LIS2MDL_ERROR;
 8003e7a:	f04f 33ff 	mov.w	r3, #4294967295
 8003e7e:	e07a      	b.n	8003f76 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x234>
  }

  /* Disable access to sensor hub registers */
  if (lis2mdl_write_reg(&(pObj->Ctx), lsm6dsox_func_cfg_access, &shub_reg_access_dis, 1) != LIS2MDL_OK)
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	f103 0020 	add.w	r0, r3, #32
 8003e86:	f107 0220 	add.w	r2, r7, #32
 8003e8a:	f897 102f 	ldrb.w	r1, [r7, #47]	; 0x2f
 8003e8e:	2301      	movs	r3, #1
 8003e90:	f000 f88d 	bl	8003fae <lis2mdl_write_reg>
 8003e94:	4603      	mov	r3, r0
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d002      	beq.n	8003ea0 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x15e>
  {
    return LIS2MDL_ERROR;
 8003e9a:	f04f 33ff 	mov.w	r3, #4294967295
 8003e9e:	e06a      	b.n	8003f76 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x234>
  }

  /* Read LSM6DSOX ODR */
  if (lis2mdl_read_reg(&(pObj->Ctx), lsm6dsox_ctrl1_xl, &lsm6dsox_xl_prev_odr, 1) != LIS2MDL_OK)
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	f103 0020 	add.w	r0, r3, #32
 8003ea6:	f107 021c 	add.w	r2, r7, #28
 8003eaa:	f897 1025 	ldrb.w	r1, [r7, #37]	; 0x25
 8003eae:	2301      	movs	r3, #1
 8003eb0:	f000 f865 	bl	8003f7e <lis2mdl_read_reg>
 8003eb4:	4603      	mov	r3, r0
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d002      	beq.n	8003ec0 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x17e>
  {
    return LIS2MDL_ERROR;
 8003eba:	f04f 33ff 	mov.w	r3, #4294967295
 8003ebe:	e05a      	b.n	8003f76 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x234>
  }

  /* Set XL_ODR_104HZ if the accelerometer is disabled */
  if (lsm6dsox_xl_prev_odr == lsm6dsox_xl_odr_off)
 8003ec0:	7f3b      	ldrb	r3, [r7, #28]
 8003ec2:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8003ec6:	429a      	cmp	r2, r3
 8003ec8:	d102      	bne.n	8003ed0 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x18e>
  {
    lsm6dsox_xl_prev_odr = lsm6dsox_xl_odr_104hz;
 8003eca:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003ece:	773b      	strb	r3, [r7, #28]
  }

  /* Enable accelerometer to trigger Sensor Hub operation */
  if (lis2mdl_write_reg(&(pObj->Ctx), lsm6dsox_ctrl1_xl, &lsm6dsox_xl_prev_odr, 1) != LIS2MDL_OK)
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	f103 0020 	add.w	r0, r3, #32
 8003ed6:	f107 021c 	add.w	r2, r7, #28
 8003eda:	f897 1025 	ldrb.w	r1, [r7, #37]	; 0x25
 8003ede:	2301      	movs	r3, #1
 8003ee0:	f000 f865 	bl	8003fae <lis2mdl_write_reg>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d002      	beq.n	8003ef0 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x1ae>
  {
    return LIS2MDL_ERROR;
 8003eea:	f04f 33ff 	mov.w	r3, #4294967295
 8003eee:	e042      	b.n	8003f76 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x234>
  }

  /* Read ACC data starting from LSM6DSOX OUTX_H_A register to clear accelerometer data-ready XLDA */
  if (lis2mdl_read_reg(&(pObj->Ctx), lsm6dsox_outx_h_a, data_array, 6) != LIS2MDL_OK)
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	f103 0020 	add.w	r0, r3, #32
 8003ef6:	f107 0214 	add.w	r2, r7, #20
 8003efa:	f897 1028 	ldrb.w	r1, [r7, #40]	; 0x28
 8003efe:	2306      	movs	r3, #6
 8003f00:	f000 f83d 	bl	8003f7e <lis2mdl_read_reg>
 8003f04:	4603      	mov	r3, r0
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d002      	beq.n	8003f10 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x1ce>
  {
    return LIS2MDL_ERROR;
 8003f0a:	f04f 33ff 	mov.w	r3, #4294967295
 8003f0e:	e032      	b.n	8003f76 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x234>
  }

  /* Poll LSM6DSOX LSM6DSOX_STATUS_REG until XLDA = 1 (Wait for sensor hub trigger) */
  do
  {
    if (lis2mdl_read_reg(&(pObj->Ctx), lsm6dsox_status_reg, &data, 1) != LIS2MDL_OK)
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	f103 0020 	add.w	r0, r3, #32
 8003f16:	f107 021b 	add.w	r2, r7, #27
 8003f1a:	f897 1027 	ldrb.w	r1, [r7, #39]	; 0x27
 8003f1e:	2301      	movs	r3, #1
 8003f20:	f000 f82d 	bl	8003f7e <lis2mdl_read_reg>
 8003f24:	4603      	mov	r3, r0
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d002      	beq.n	8003f30 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x1ee>
    {
      return LIS2MDL_ERROR;
 8003f2a:	f04f 33ff 	mov.w	r3, #4294967295
 8003f2e:	e022      	b.n	8003f76 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x234>
    }
  } while ((data & xlda) != xlda);
 8003f30:	7efa      	ldrb	r2, [r7, #27]
 8003f32:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8003f36:	4013      	ands	r3, r2
 8003f38:	b2db      	uxtb	r3, r3
 8003f3a:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8003f3e:	429a      	cmp	r2, r3
 8003f40:	d1e6      	bne.n	8003f10 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x1ce>

  /* Poll LSM6DSOX SensorHub WR_ONCE_DONE bit in STATUS_MASTER_MAINPAGE reg until the end of SW write operations */
  do
  {
    if (lis2mdl_read_reg(&(pObj->Ctx), status_master_mainpage, &data, 1) != LIS2MDL_OK)
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	f103 0020 	add.w	r0, r3, #32
 8003f48:	f107 021b 	add.w	r2, r7, #27
 8003f4c:	f897 102a 	ldrb.w	r1, [r7, #42]	; 0x2a
 8003f50:	2301      	movs	r3, #1
 8003f52:	f000 f814 	bl	8003f7e <lis2mdl_read_reg>
 8003f56:	4603      	mov	r3, r0
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d002      	beq.n	8003f62 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x220>
    {
      return LIS2MDL_ERROR;
 8003f5c:	f04f 33ff 	mov.w	r3, #4294967295
 8003f60:	e009      	b.n	8003f76 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x234>
    }
  } while ((data & wr_once_done) != wr_once_done);
 8003f62:	7efa      	ldrb	r2, [r7, #27]
 8003f64:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8003f68:	4013      	ands	r3, r2
 8003f6a:	b2db      	uxtb	r3, r3
 8003f6c:	f897 2029 	ldrb.w	r2, [r7, #41]	; 0x29
 8003f70:	429a      	cmp	r2, r3
 8003f72:	d1e6      	bne.n	8003f42 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x200>

  return LIS2MDL_OK;
 8003f74:	2300      	movs	r3, #0
}
 8003f76:	4618      	mov	r0, r3
 8003f78:	3730      	adds	r7, #48	; 0x30
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	bd80      	pop	{r7, pc}

08003f7e <lis2mdl_read_reg>:
  *
  */
int32_t lis2mdl_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 8003f7e:	b590      	push	{r4, r7, lr}
 8003f80:	b087      	sub	sp, #28
 8003f82:	af00      	add	r7, sp, #0
 8003f84:	60f8      	str	r0, [r7, #12]
 8003f86:	607a      	str	r2, [r7, #4]
 8003f88:	461a      	mov	r2, r3
 8003f8a:	460b      	mov	r3, r1
 8003f8c:	72fb      	strb	r3, [r7, #11]
 8003f8e:	4613      	mov	r3, r2
 8003f90:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	685c      	ldr	r4, [r3, #4]
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	68d8      	ldr	r0, [r3, #12]
 8003f9a:	893b      	ldrh	r3, [r7, #8]
 8003f9c:	7af9      	ldrb	r1, [r7, #11]
 8003f9e:	687a      	ldr	r2, [r7, #4]
 8003fa0:	47a0      	blx	r4
 8003fa2:	6178      	str	r0, [r7, #20]

  return ret;
 8003fa4:	697b      	ldr	r3, [r7, #20]
}
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	371c      	adds	r7, #28
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bd90      	pop	{r4, r7, pc}

08003fae <lis2mdl_write_reg>:
  *
  */
int32_t lis2mdl_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 8003fae:	b590      	push	{r4, r7, lr}
 8003fb0:	b087      	sub	sp, #28
 8003fb2:	af00      	add	r7, sp, #0
 8003fb4:	60f8      	str	r0, [r7, #12]
 8003fb6:	607a      	str	r2, [r7, #4]
 8003fb8:	461a      	mov	r2, r3
 8003fba:	460b      	mov	r3, r1
 8003fbc:	72fb      	strb	r3, [r7, #11]
 8003fbe:	4613      	mov	r3, r2
 8003fc0:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681c      	ldr	r4, [r3, #0]
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	68d8      	ldr	r0, [r3, #12]
 8003fca:	893b      	ldrh	r3, [r7, #8]
 8003fcc:	7af9      	ldrb	r1, [r7, #11]
 8003fce:	687a      	ldr	r2, [r7, #4]
 8003fd0:	47a0      	blx	r4
 8003fd2:	6178      	str	r0, [r7, #20]

  return ret;
 8003fd4:	697b      	ldr	r3, [r7, #20]
}
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	371c      	adds	r7, #28
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	bd90      	pop	{r4, r7, pc}

08003fde <lis2mdl_operating_mode_set>:
  * @retval        interface status.(MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2mdl_operating_mode_set(stmdev_ctx_t *ctx,
                                   lis2mdl_md_t val)
{
 8003fde:	b580      	push	{r7, lr}
 8003fe0:	b084      	sub	sp, #16
 8003fe2:	af00      	add	r7, sp, #0
 8003fe4:	6078      	str	r0, [r7, #4]
 8003fe6:	460b      	mov	r3, r1
 8003fe8:	70fb      	strb	r3, [r7, #3]
  lis2mdl_cfg_reg_a_t reg;
  int32_t ret;

  ret = lis2mdl_read_reg(ctx, LIS2MDL_CFG_REG_A, (uint8_t *)&reg, 1);
 8003fea:	f107 0208 	add.w	r2, r7, #8
 8003fee:	2301      	movs	r3, #1
 8003ff0:	2160      	movs	r1, #96	; 0x60
 8003ff2:	6878      	ldr	r0, [r7, #4]
 8003ff4:	f7ff ffc3 	bl	8003f7e <lis2mdl_read_reg>
 8003ff8:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d10f      	bne.n	8004020 <lis2mdl_operating_mode_set+0x42>
  {
    reg.md = (uint8_t)val;
 8004000:	78fb      	ldrb	r3, [r7, #3]
 8004002:	f003 0303 	and.w	r3, r3, #3
 8004006:	b2da      	uxtb	r2, r3
 8004008:	7a3b      	ldrb	r3, [r7, #8]
 800400a:	f362 0301 	bfi	r3, r2, #0, #2
 800400e:	723b      	strb	r3, [r7, #8]
    ret = lis2mdl_write_reg(ctx, LIS2MDL_CFG_REG_A, (uint8_t *)&reg, 1);
 8004010:	f107 0208 	add.w	r2, r7, #8
 8004014:	2301      	movs	r3, #1
 8004016:	2160      	movs	r1, #96	; 0x60
 8004018:	6878      	ldr	r0, [r7, #4]
 800401a:	f7ff ffc8 	bl	8003fae <lis2mdl_write_reg>
 800401e:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8004020:	68fb      	ldr	r3, [r7, #12]
}
 8004022:	4618      	mov	r0, r3
 8004024:	3710      	adds	r7, #16
 8004026:	46bd      	mov	sp, r7
 8004028:	bd80      	pop	{r7, pc}

0800402a <lis2mdl_data_rate_set>:
  * @param  val   change the values of odr in reg CFG_REG_A
  * @retval       interface status.(MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2mdl_data_rate_set(stmdev_ctx_t *ctx, lis2mdl_odr_t val)
{
 800402a:	b580      	push	{r7, lr}
 800402c:	b084      	sub	sp, #16
 800402e:	af00      	add	r7, sp, #0
 8004030:	6078      	str	r0, [r7, #4]
 8004032:	460b      	mov	r3, r1
 8004034:	70fb      	strb	r3, [r7, #3]
  lis2mdl_cfg_reg_a_t reg;
  int32_t ret;

  ret = lis2mdl_read_reg(ctx, LIS2MDL_CFG_REG_A, (uint8_t *)&reg, 1);
 8004036:	f107 0208 	add.w	r2, r7, #8
 800403a:	2301      	movs	r3, #1
 800403c:	2160      	movs	r1, #96	; 0x60
 800403e:	6878      	ldr	r0, [r7, #4]
 8004040:	f7ff ff9d 	bl	8003f7e <lis2mdl_read_reg>
 8004044:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d10f      	bne.n	800406c <lis2mdl_data_rate_set+0x42>
  {
    reg.odr = (uint8_t)val;
 800404c:	78fb      	ldrb	r3, [r7, #3]
 800404e:	f003 0303 	and.w	r3, r3, #3
 8004052:	b2da      	uxtb	r2, r3
 8004054:	7a3b      	ldrb	r3, [r7, #8]
 8004056:	f362 0383 	bfi	r3, r2, #2, #2
 800405a:	723b      	strb	r3, [r7, #8]
    ret = lis2mdl_write_reg(ctx, LIS2MDL_CFG_REG_A, (uint8_t *)&reg, 1);
 800405c:	f107 0208 	add.w	r2, r7, #8
 8004060:	2301      	movs	r3, #1
 8004062:	2160      	movs	r1, #96	; 0x60
 8004064:	6878      	ldr	r0, [r7, #4]
 8004066:	f7ff ffa2 	bl	8003fae <lis2mdl_write_reg>
 800406a:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800406c:	68fb      	ldr	r3, [r7, #12]
}
 800406e:	4618      	mov	r0, r3
 8004070:	3710      	adds	r7, #16
 8004072:	46bd      	mov	sp, r7
 8004074:	bd80      	pop	{r7, pc}
	...

08004078 <lis2mdl_data_rate_get>:
  * @param  val   Get the values of odr in reg CFG_REG_A.(ptr)
  * @retval       interface status.(MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2mdl_data_rate_get(stmdev_ctx_t *ctx, lis2mdl_odr_t *val)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b084      	sub	sp, #16
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
 8004080:	6039      	str	r1, [r7, #0]
  lis2mdl_cfg_reg_a_t reg;
  int32_t ret;

  ret = lis2mdl_read_reg(ctx, LIS2MDL_CFG_REG_A, (uint8_t *)&reg, 1);
 8004082:	f107 0208 	add.w	r2, r7, #8
 8004086:	2301      	movs	r3, #1
 8004088:	2160      	movs	r1, #96	; 0x60
 800408a:	6878      	ldr	r0, [r7, #4]
 800408c:	f7ff ff77 	bl	8003f7e <lis2mdl_read_reg>
 8004090:	60f8      	str	r0, [r7, #12]

  switch (reg.odr)
 8004092:	7a3b      	ldrb	r3, [r7, #8]
 8004094:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8004098:	b2db      	uxtb	r3, r3
 800409a:	2b03      	cmp	r3, #3
 800409c:	d81a      	bhi.n	80040d4 <lis2mdl_data_rate_get+0x5c>
 800409e:	a201      	add	r2, pc, #4	; (adr r2, 80040a4 <lis2mdl_data_rate_get+0x2c>)
 80040a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040a4:	080040b5 	.word	0x080040b5
 80040a8:	080040bd 	.word	0x080040bd
 80040ac:	080040c5 	.word	0x080040c5
 80040b0:	080040cd 	.word	0x080040cd
  {
    case LIS2MDL_ODR_10Hz:
      *val = LIS2MDL_ODR_10Hz;
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	2200      	movs	r2, #0
 80040b8:	701a      	strb	r2, [r3, #0]
      break;
 80040ba:	e00f      	b.n	80040dc <lis2mdl_data_rate_get+0x64>

    case LIS2MDL_ODR_20Hz:
      *val = LIS2MDL_ODR_20Hz;
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	2201      	movs	r2, #1
 80040c0:	701a      	strb	r2, [r3, #0]
      break;
 80040c2:	e00b      	b.n	80040dc <lis2mdl_data_rate_get+0x64>

    case LIS2MDL_ODR_50Hz:
      *val = LIS2MDL_ODR_50Hz;
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	2202      	movs	r2, #2
 80040c8:	701a      	strb	r2, [r3, #0]
      break;
 80040ca:	e007      	b.n	80040dc <lis2mdl_data_rate_get+0x64>

    case LIS2MDL_ODR_100Hz:
      *val = LIS2MDL_ODR_100Hz;
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	2203      	movs	r2, #3
 80040d0:	701a      	strb	r2, [r3, #0]
      break;
 80040d2:	e003      	b.n	80040dc <lis2mdl_data_rate_get+0x64>

    default:
      *val = LIS2MDL_ODR_10Hz;
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	2200      	movs	r2, #0
 80040d8:	701a      	strb	r2, [r3, #0]
      break;
 80040da:	bf00      	nop
  }

  return ret;
 80040dc:	68fb      	ldr	r3, [r7, #12]
}
 80040de:	4618      	mov	r0, r3
 80040e0:	3710      	adds	r7, #16
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}
 80040e6:	bf00      	nop

080040e8 <lis2mdl_block_data_update_set>:
  * @param  val   change the values of bdu in reg CFG_REG_C
  * @retval       interface status.(MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2mdl_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b084      	sub	sp, #16
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
 80040f0:	460b      	mov	r3, r1
 80040f2:	70fb      	strb	r3, [r7, #3]
  lis2mdl_cfg_reg_c_t reg;
  int32_t ret;

  ret = lis2mdl_read_reg(ctx, LIS2MDL_CFG_REG_C, (uint8_t *)&reg, 1);
 80040f4:	f107 0208 	add.w	r2, r7, #8
 80040f8:	2301      	movs	r3, #1
 80040fa:	2162      	movs	r1, #98	; 0x62
 80040fc:	6878      	ldr	r0, [r7, #4]
 80040fe:	f7ff ff3e 	bl	8003f7e <lis2mdl_read_reg>
 8004102:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d10f      	bne.n	800412a <lis2mdl_block_data_update_set+0x42>
  {
    reg.bdu = val;
 800410a:	78fb      	ldrb	r3, [r7, #3]
 800410c:	f003 0301 	and.w	r3, r3, #1
 8004110:	b2da      	uxtb	r2, r3
 8004112:	7a3b      	ldrb	r3, [r7, #8]
 8004114:	f362 1304 	bfi	r3, r2, #4, #1
 8004118:	723b      	strb	r3, [r7, #8]
    ret = lis2mdl_write_reg(ctx, LIS2MDL_CFG_REG_C, (uint8_t *)&reg, 1);
 800411a:	f107 0208 	add.w	r2, r7, #8
 800411e:	2301      	movs	r3, #1
 8004120:	2162      	movs	r1, #98	; 0x62
 8004122:	6878      	ldr	r0, [r7, #4]
 8004124:	f7ff ff43 	bl	8003fae <lis2mdl_write_reg>
 8004128:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800412a:	68fb      	ldr	r3, [r7, #12]
}
 800412c:	4618      	mov	r0, r3
 800412e:	3710      	adds	r7, #16
 8004130:	46bd      	mov	sp, r7
 8004132:	bd80      	pop	{r7, pc}

08004134 <lis2mdl_magnetic_raw_get>:
  * @param  buff  that stores data read
  * @retval       interface status.(MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2mdl_magnetic_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b086      	sub	sp, #24
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
 800413c:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lis2mdl_read_reg(ctx, LIS2MDL_OUTX_L_REG, buff, 6);
 800413e:	f107 020c 	add.w	r2, r7, #12
 8004142:	2306      	movs	r3, #6
 8004144:	2168      	movs	r1, #104	; 0x68
 8004146:	6878      	ldr	r0, [r7, #4]
 8004148:	f7ff ff19 	bl	8003f7e <lis2mdl_read_reg>
 800414c:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 800414e:	7b7b      	ldrb	r3, [r7, #13]
 8004150:	b21a      	sxth	r2, r3
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	f9b3 3000 	ldrsh.w	r3, [r3]
 800415c:	b29b      	uxth	r3, r3
 800415e:	021b      	lsls	r3, r3, #8
 8004160:	b29a      	uxth	r2, r3
 8004162:	7b3b      	ldrb	r3, [r7, #12]
 8004164:	b29b      	uxth	r3, r3
 8004166:	4413      	add	r3, r2
 8004168:	b29b      	uxth	r3, r3
 800416a:	b21a      	sxth	r2, r3
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8004170:	7bfa      	ldrb	r2, [r7, #15]
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	3302      	adds	r3, #2
 8004176:	b212      	sxth	r2, r2
 8004178:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	3302      	adds	r3, #2
 800417e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004182:	b29b      	uxth	r3, r3
 8004184:	021b      	lsls	r3, r3, #8
 8004186:	b29a      	uxth	r2, r3
 8004188:	7bbb      	ldrb	r3, [r7, #14]
 800418a:	b29b      	uxth	r3, r3
 800418c:	4413      	add	r3, r2
 800418e:	b29a      	uxth	r2, r3
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	3302      	adds	r3, #2
 8004194:	b212      	sxth	r2, r2
 8004196:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8004198:	7c7a      	ldrb	r2, [r7, #17]
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	3304      	adds	r3, #4
 800419e:	b212      	sxth	r2, r2
 80041a0:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	3304      	adds	r3, #4
 80041a6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80041aa:	b29b      	uxth	r3, r3
 80041ac:	021b      	lsls	r3, r3, #8
 80041ae:	b29a      	uxth	r2, r3
 80041b0:	7c3b      	ldrb	r3, [r7, #16]
 80041b2:	b29b      	uxth	r3, r3
 80041b4:	4413      	add	r3, r2
 80041b6:	b29a      	uxth	r2, r3
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	3304      	adds	r3, #4
 80041bc:	b212      	sxth	r2, r2
 80041be:	801a      	strh	r2, [r3, #0]

  return ret;
 80041c0:	697b      	ldr	r3, [r7, #20]
}
 80041c2:	4618      	mov	r0, r3
 80041c4:	3718      	adds	r7, #24
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bd80      	pop	{r7, pc}

080041ca <lis2mdl_device_id_get>:
  * @param  buff  that stores data read
  * @retval       interface status.(MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2mdl_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 80041ca:	b580      	push	{r7, lr}
 80041cc:	b084      	sub	sp, #16
 80041ce:	af00      	add	r7, sp, #0
 80041d0:	6078      	str	r0, [r7, #4]
 80041d2:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lis2mdl_read_reg(ctx, LIS2MDL_WHO_AM_I, buff, 1);
 80041d4:	2301      	movs	r3, #1
 80041d6:	683a      	ldr	r2, [r7, #0]
 80041d8:	214f      	movs	r1, #79	; 0x4f
 80041da:	6878      	ldr	r0, [r7, #4]
 80041dc:	f7ff fecf 	bl	8003f7e <lis2mdl_read_reg>
 80041e0:	60f8      	str	r0, [r7, #12]

  return ret;
 80041e2:	68fb      	ldr	r3, [r7, #12]
}
 80041e4:	4618      	mov	r0, r3
 80041e6:	3710      	adds	r7, #16
 80041e8:	46bd      	mov	sp, r7
 80041ea:	bd80      	pop	{r7, pc}

080041ec <lis2mdl_self_test_set>:
  * @param  val   change the values of self_test in reg CFG_REG_C
  * @retval       interface status.(MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2mdl_self_test_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b084      	sub	sp, #16
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
 80041f4:	460b      	mov	r3, r1
 80041f6:	70fb      	strb	r3, [r7, #3]
  lis2mdl_cfg_reg_c_t reg;
  int32_t ret;

  ret = lis2mdl_read_reg(ctx, LIS2MDL_CFG_REG_C, (uint8_t *)&reg, 1);
 80041f8:	f107 0208 	add.w	r2, r7, #8
 80041fc:	2301      	movs	r3, #1
 80041fe:	2162      	movs	r1, #98	; 0x62
 8004200:	6878      	ldr	r0, [r7, #4]
 8004202:	f7ff febc 	bl	8003f7e <lis2mdl_read_reg>
 8004206:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d10f      	bne.n	800422e <lis2mdl_self_test_set+0x42>
  {
    reg.self_test = val;
 800420e:	78fb      	ldrb	r3, [r7, #3]
 8004210:	f003 0301 	and.w	r3, r3, #1
 8004214:	b2da      	uxtb	r2, r3
 8004216:	7a3b      	ldrb	r3, [r7, #8]
 8004218:	f362 0341 	bfi	r3, r2, #1, #1
 800421c:	723b      	strb	r3, [r7, #8]
    ret = lis2mdl_write_reg(ctx, LIS2MDL_CFG_REG_C, (uint8_t *)&reg, 1);
 800421e:	f107 0208 	add.w	r2, r7, #8
 8004222:	2301      	movs	r3, #1
 8004224:	2162      	movs	r1, #98	; 0x62
 8004226:	6878      	ldr	r0, [r7, #4]
 8004228:	f7ff fec1 	bl	8003fae <lis2mdl_write_reg>
 800422c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800422e:	68fb      	ldr	r3, [r7, #12]
}
 8004230:	4618      	mov	r0, r3
 8004232:	3710      	adds	r7, #16
 8004234:	46bd      	mov	sp, r7
 8004236:	bd80      	pop	{r7, pc}

08004238 <lis2mdl_i2c_interface_set>:
  * @retval       interface status.(MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2mdl_i2c_interface_set(stmdev_ctx_t *ctx,
                                  lis2mdl_i2c_dis_t val)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b084      	sub	sp, #16
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
 8004240:	460b      	mov	r3, r1
 8004242:	70fb      	strb	r3, [r7, #3]
  lis2mdl_cfg_reg_c_t reg;
  int32_t ret;

  ret = lis2mdl_read_reg(ctx, LIS2MDL_CFG_REG_C, (uint8_t *)&reg, 1);
 8004244:	f107 0208 	add.w	r2, r7, #8
 8004248:	2301      	movs	r3, #1
 800424a:	2162      	movs	r1, #98	; 0x62
 800424c:	6878      	ldr	r0, [r7, #4]
 800424e:	f7ff fe96 	bl	8003f7e <lis2mdl_read_reg>
 8004252:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	2b00      	cmp	r3, #0
 8004258:	d10f      	bne.n	800427a <lis2mdl_i2c_interface_set+0x42>
  {
    reg.i2c_dis = (uint8_t)val;
 800425a:	78fb      	ldrb	r3, [r7, #3]
 800425c:	f003 0301 	and.w	r3, r3, #1
 8004260:	b2da      	uxtb	r2, r3
 8004262:	7a3b      	ldrb	r3, [r7, #8]
 8004264:	f362 1345 	bfi	r3, r2, #5, #1
 8004268:	723b      	strb	r3, [r7, #8]
    ret = lis2mdl_write_reg(ctx, LIS2MDL_CFG_REG_C, (uint8_t *)&reg, 1);
 800426a:	f107 0208 	add.w	r2, r7, #8
 800426e:	2301      	movs	r3, #1
 8004270:	2162      	movs	r1, #98	; 0x62
 8004272:	6878      	ldr	r0, [r7, #4]
 8004274:	f7ff fe9b 	bl	8003fae <lis2mdl_write_reg>
 8004278:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800427a:	68fb      	ldr	r3, [r7, #12]
}
 800427c:	4618      	mov	r0, r3
 800427e:	3710      	adds	r7, #16
 8004280:	46bd      	mov	sp, r7
 8004282:	bd80      	pop	{r7, pc}

08004284 <LSM6DSO_RegisterBusIO>:
  * @brief  Register Component Bus IO operations
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_RegisterBusIO(LSM6DSO_Object_t *pObj, LSM6DSO_IO_t *pIO)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b084      	sub	sp, #16
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
 800428c:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO_OK;
 800428e:	2300      	movs	r3, #0
 8004290:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d103      	bne.n	80042a0 <LSM6DSO_RegisterBusIO+0x1c>
  {
    ret = LSM6DSO_ERROR;
 8004298:	f04f 33ff 	mov.w	r3, #4294967295
 800429c:	60fb      	str	r3, [r7, #12]
 800429e:	e051      	b.n	8004344 <LSM6DSO_RegisterBusIO+0xc0>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	681a      	ldr	r2, [r3, #0]
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	685a      	ldr	r2, [r3, #4]
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 80042b0:	683b      	ldr	r3, [r7, #0]
 80042b2:	689a      	ldr	r2, [r3, #8]
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	7b1a      	ldrb	r2, [r3, #12]
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	691a      	ldr	r2, [r3, #16]
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	695a      	ldr	r2, [r3, #20]
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	699a      	ldr	r2, [r3, #24]
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	4a1d      	ldr	r2, [pc, #116]	; (8004350 <LSM6DSO_RegisterBusIO+0xcc>)
 80042dc:	625a      	str	r2, [r3, #36]	; 0x24
    pObj->Ctx.write_reg = WriteRegWrap;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	4a1c      	ldr	r2, [pc, #112]	; (8004354 <LSM6DSO_RegisterBusIO+0xd0>)
 80042e2:	621a      	str	r2, [r3, #32]
    pObj->Ctx.mdelay    = pIO->Delay;
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	69da      	ldr	r2, [r3, #28]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	629a      	str	r2, [r3, #40]	; 0x28
    pObj->Ctx.handle   = pObj;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	687a      	ldr	r2, [r7, #4]
 80042f0:	62da      	str	r2, [r3, #44]	; 0x2c

    if (pObj->IO.Init == NULL)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d103      	bne.n	8004302 <LSM6DSO_RegisterBusIO+0x7e>
    {
      ret = LSM6DSO_ERROR;
 80042fa:	f04f 33ff 	mov.w	r3, #4294967295
 80042fe:	60fb      	str	r3, [r7, #12]
 8004300:	e020      	b.n	8004344 <LSM6DSO_RegisterBusIO+0xc0>
    }
    else if (pObj->IO.Init() != LSM6DSO_OK)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4798      	blx	r3
 8004308:	4603      	mov	r3, r0
 800430a:	2b00      	cmp	r3, #0
 800430c:	d003      	beq.n	8004316 <LSM6DSO_RegisterBusIO+0x92>
    {
      ret = LSM6DSO_ERROR;
 800430e:	f04f 33ff 	mov.w	r3, #4294967295
 8004312:	60fb      	str	r3, [r7, #12]
 8004314:	e016      	b.n	8004344 <LSM6DSO_RegisterBusIO+0xc0>
    }
    else
    {
      if (pObj->IO.BusType == LSM6DSO_SPI_3WIRES_BUS) /* SPI 3-Wires */
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	689b      	ldr	r3, [r3, #8]
 800431a:	2b02      	cmp	r3, #2
 800431c:	d112      	bne.n	8004344 <LSM6DSO_RegisterBusIO+0xc0>
      {
        /* Enable the SPI 3-Wires support only the first time */
        if (pObj->is_initialized == 0U)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004324:	2b00      	cmp	r3, #0
 8004326:	d10d      	bne.n	8004344 <LSM6DSO_RegisterBusIO+0xc0>
        {
          /* Enable SPI 3-Wires on the component */
          uint8_t data = 0x0C;
 8004328:	230c      	movs	r3, #12
 800432a:	72fb      	strb	r3, [r7, #11]

          if (LSM6DSO_Write_Reg(pObj, LSM6DSO_CTRL3_C, data) != LSM6DSO_OK)
 800432c:	7afb      	ldrb	r3, [r7, #11]
 800432e:	461a      	mov	r2, r3
 8004330:	2112      	movs	r1, #18
 8004332:	6878      	ldr	r0, [r7, #4]
 8004334:	f000 ff59 	bl	80051ea <LSM6DSO_Write_Reg>
 8004338:	4603      	mov	r3, r0
 800433a:	2b00      	cmp	r3, #0
 800433c:	d002      	beq.n	8004344 <LSM6DSO_RegisterBusIO+0xc0>
          {
            ret = LSM6DSO_ERROR;
 800433e:	f04f 33ff 	mov.w	r3, #4294967295
 8004342:	60fb      	str	r3, [r7, #12]
        }
      }
    }
  }

  return ret;
 8004344:	68fb      	ldr	r3, [r7, #12]
}
 8004346:	4618      	mov	r0, r3
 8004348:	3710      	adds	r7, #16
 800434a:	46bd      	mov	sp, r7
 800434c:	bd80      	pop	{r7, pc}
 800434e:	bf00      	nop
 8004350:	0800568d 	.word	0x0800568d
 8004354:	080056c3 	.word	0x080056c3

08004358 <LSM6DSO_Init>:
  * @brief  Initialize the LSM6DSO sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_Init(LSM6DSO_Object_t *pObj)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b082      	sub	sp, #8
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
  /* Disable I3C */
  if (lsm6dso_i3c_disable_set(&(pObj->Ctx), LSM6DSO_I3C_DISABLE) != LSM6DSO_OK)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	3320      	adds	r3, #32
 8004364:	2180      	movs	r1, #128	; 0x80
 8004366:	4618      	mov	r0, r3
 8004368:	f001 fe97 	bl	800609a <lsm6dso_i3c_disable_set>
 800436c:	4603      	mov	r3, r0
 800436e:	2b00      	cmp	r3, #0
 8004370:	d002      	beq.n	8004378 <LSM6DSO_Init+0x20>
  {
    return LSM6DSO_ERROR;
 8004372:	f04f 33ff 	mov.w	r3, #4294967295
 8004376:	e060      	b.n	800443a <LSM6DSO_Init+0xe2>
  }

  /* Enable register address automatically incremented during a multiple byte
  access with a serial interface. */
  if (lsm6dso_auto_increment_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSO_OK)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	3320      	adds	r3, #32
 800437c:	2101      	movs	r1, #1
 800437e:	4618      	mov	r0, r3
 8004380:	f001 fe65 	bl	800604e <lsm6dso_auto_increment_set>
 8004384:	4603      	mov	r3, r0
 8004386:	2b00      	cmp	r3, #0
 8004388:	d002      	beq.n	8004390 <LSM6DSO_Init+0x38>
  {
    return LSM6DSO_ERROR;
 800438a:	f04f 33ff 	mov.w	r3, #4294967295
 800438e:	e054      	b.n	800443a <LSM6DSO_Init+0xe2>
  }

  /* Enable BDU */
  if (lsm6dso_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSO_OK)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	3320      	adds	r3, #32
 8004394:	2101      	movs	r1, #1
 8004396:	4618      	mov	r0, r3
 8004398:	f001 fd66 	bl	8005e68 <lsm6dso_block_data_update_set>
 800439c:	4603      	mov	r3, r0
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d002      	beq.n	80043a8 <LSM6DSO_Init+0x50>
  {
    return LSM6DSO_ERROR;
 80043a2:	f04f 33ff 	mov.w	r3, #4294967295
 80043a6:	e048      	b.n	800443a <LSM6DSO_Init+0xe2>
  }

  /* FIFO mode selection */
  if (lsm6dso_fifo_mode_set(&(pObj->Ctx), LSM6DSO_BYPASS_MODE) != LSM6DSO_OK)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	3320      	adds	r3, #32
 80043ac:	2100      	movs	r1, #0
 80043ae:	4618      	mov	r0, r3
 80043b0:	f001 feb9 	bl	8006126 <lsm6dso_fifo_mode_set>
 80043b4:	4603      	mov	r3, r0
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d002      	beq.n	80043c0 <LSM6DSO_Init+0x68>
  {
    return LSM6DSO_ERROR;
 80043ba:	f04f 33ff 	mov.w	r3, #4294967295
 80043be:	e03c      	b.n	800443a <LSM6DSO_Init+0xe2>
  }

  /* Select default output data rate. */
  pObj->acc_odr = LSM6DSO_XL_ODR_104Hz;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2204      	movs	r2, #4
 80043c4:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33

  /* Output data rate selection - power down. */
  if (lsm6dso_xl_data_rate_set(&(pObj->Ctx), LSM6DSO_XL_ODR_OFF) != LSM6DSO_OK)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	3320      	adds	r3, #32
 80043cc:	2100      	movs	r1, #0
 80043ce:	4618      	mov	r0, r3
 80043d0:	f001 fa20 	bl	8005814 <lsm6dso_xl_data_rate_set>
 80043d4:	4603      	mov	r3, r0
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d002      	beq.n	80043e0 <LSM6DSO_Init+0x88>
  {
    return LSM6DSO_ERROR;
 80043da:	f04f 33ff 	mov.w	r3, #4294967295
 80043de:	e02c      	b.n	800443a <LSM6DSO_Init+0xe2>
  }

  /* Full scale selection. */
  if (lsm6dso_xl_full_scale_set(&(pObj->Ctx), LSM6DSO_2g) != LSM6DSO_OK)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	3320      	adds	r3, #32
 80043e4:	2100      	movs	r1, #0
 80043e6:	4618      	mov	r0, r3
 80043e8:	f001 f9b6 	bl	8005758 <lsm6dso_xl_full_scale_set>
 80043ec:	4603      	mov	r3, r0
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d002      	beq.n	80043f8 <LSM6DSO_Init+0xa0>
  {
    return LSM6DSO_ERROR;
 80043f2:	f04f 33ff 	mov.w	r3, #4294967295
 80043f6:	e020      	b.n	800443a <LSM6DSO_Init+0xe2>
  }

  /* Select default output data rate. */
  pObj->gyro_odr = LSM6DSO_GY_ODR_104Hz;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2204      	movs	r2, #4
 80043fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Output data rate selection - power down. */
  if (lsm6dso_gy_data_rate_set(&(pObj->Ctx), LSM6DSO_GY_ODR_OFF) != LSM6DSO_OK)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	3320      	adds	r3, #32
 8004404:	2100      	movs	r1, #0
 8004406:	4618      	mov	r0, r3
 8004408:	f001 fbd0 	bl	8005bac <lsm6dso_gy_data_rate_set>
 800440c:	4603      	mov	r3, r0
 800440e:	2b00      	cmp	r3, #0
 8004410:	d002      	beq.n	8004418 <LSM6DSO_Init+0xc0>
  {
    return LSM6DSO_ERROR;
 8004412:	f04f 33ff 	mov.w	r3, #4294967295
 8004416:	e010      	b.n	800443a <LSM6DSO_Init+0xe2>
  }

  /* Full scale selection. */
  if (lsm6dso_gy_full_scale_set(&(pObj->Ctx), LSM6DSO_2000dps) != LSM6DSO_OK)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	3320      	adds	r3, #32
 800441c:	2106      	movs	r1, #6
 800441e:	4618      	mov	r0, r3
 8004420:	f001 fb5c 	bl	8005adc <lsm6dso_gy_full_scale_set>
 8004424:	4603      	mov	r3, r0
 8004426:	2b00      	cmp	r3, #0
 8004428:	d002      	beq.n	8004430 <LSM6DSO_Init+0xd8>
  {
    return LSM6DSO_ERROR;
 800442a:	f04f 33ff 	mov.w	r3, #4294967295
 800442e:	e004      	b.n	800443a <LSM6DSO_Init+0xe2>
  }

  pObj->is_initialized = 1;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2201      	movs	r2, #1
 8004434:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return LSM6DSO_OK;
 8004438:	2300      	movs	r3, #0
}
 800443a:	4618      	mov	r0, r3
 800443c:	3708      	adds	r7, #8
 800443e:	46bd      	mov	sp, r7
 8004440:	bd80      	pop	{r7, pc}

08004442 <LSM6DSO_DeInit>:
  * @brief  Deinitialize the LSM6DSO sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_DeInit(LSM6DSO_Object_t *pObj)
{
 8004442:	b580      	push	{r7, lr}
 8004444:	b082      	sub	sp, #8
 8004446:	af00      	add	r7, sp, #0
 8004448:	6078      	str	r0, [r7, #4]
  /* Disable the component */
  if (LSM6DSO_ACC_Disable(pObj) != LSM6DSO_OK)
 800444a:	6878      	ldr	r0, [r7, #4]
 800444c:	f000 f888 	bl	8004560 <LSM6DSO_ACC_Disable>
 8004450:	4603      	mov	r3, r0
 8004452:	2b00      	cmp	r3, #0
 8004454:	d002      	beq.n	800445c <LSM6DSO_DeInit+0x1a>
  {
    return LSM6DSO_ERROR;
 8004456:	f04f 33ff 	mov.w	r3, #4294967295
 800445a:	e015      	b.n	8004488 <LSM6DSO_DeInit+0x46>
  }

  if (LSM6DSO_GYRO_Disable(pObj) != LSM6DSO_OK)
 800445c:	6878      	ldr	r0, [r7, #4]
 800445e:	f000 fc2e 	bl	8004cbe <LSM6DSO_GYRO_Disable>
 8004462:	4603      	mov	r3, r0
 8004464:	2b00      	cmp	r3, #0
 8004466:	d002      	beq.n	800446e <LSM6DSO_DeInit+0x2c>
  {
    return LSM6DSO_ERROR;
 8004468:	f04f 33ff 	mov.w	r3, #4294967295
 800446c:	e00c      	b.n	8004488 <LSM6DSO_DeInit+0x46>
  }

  /* Reset output data rate. */
  pObj->acc_odr = LSM6DSO_XL_ODR_OFF;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2200      	movs	r2, #0
 8004472:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
  pObj->gyro_odr = LSM6DSO_GY_ODR_OFF;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2200      	movs	r2, #0
 800447a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  pObj->is_initialized = 0;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2200      	movs	r2, #0
 8004482:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return LSM6DSO_OK;
 8004486:	2300      	movs	r3, #0
}
 8004488:	4618      	mov	r0, r3
 800448a:	3708      	adds	r7, #8
 800448c:	46bd      	mov	sp, r7
 800448e:	bd80      	pop	{r7, pc}

08004490 <LSM6DSO_ReadID>:
  * @param  pObj the device pObj
  * @param  Id the WHO_AM_I value
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ReadID(LSM6DSO_Object_t *pObj, uint8_t *Id)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b082      	sub	sp, #8
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
 8004498:	6039      	str	r1, [r7, #0]
  if (lsm6dso_device_id_get(&(pObj->Ctx), Id) != LSM6DSO_OK)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	3320      	adds	r3, #32
 800449e:	6839      	ldr	r1, [r7, #0]
 80044a0:	4618      	mov	r0, r3
 80044a2:	f001 fdc3 	bl	800602c <lsm6dso_device_id_get>
 80044a6:	4603      	mov	r3, r0
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d002      	beq.n	80044b2 <LSM6DSO_ReadID+0x22>
  {
    return LSM6DSO_ERROR;
 80044ac:	f04f 33ff 	mov.w	r3, #4294967295
 80044b0:	e000      	b.n	80044b4 <LSM6DSO_ReadID+0x24>
  }

  return LSM6DSO_OK;
 80044b2:	2300      	movs	r3, #0
}
 80044b4:	4618      	mov	r0, r3
 80044b6:	3708      	adds	r7, #8
 80044b8:	46bd      	mov	sp, r7
 80044ba:	bd80      	pop	{r7, pc}

080044bc <LSM6DSO_GetCapabilities>:
  * @param  pObj Component object pointer
  * @param  Capabilities pointer to LSM6DSO sensor capabilities
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GetCapabilities(LSM6DSO_Object_t *pObj, LSM6DSO_Capabilities_t *Capabilities)
{
 80044bc:	b480      	push	{r7}
 80044be:	b083      	sub	sp, #12
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
 80044c4:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Acc          = 1;
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	2201      	movs	r2, #1
 80044ca:	701a      	strb	r2, [r3, #0]
  Capabilities->Gyro         = 1;
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	2201      	movs	r2, #1
 80044d0:	705a      	strb	r2, [r3, #1]
  Capabilities->Magneto      = 0;
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	2200      	movs	r2, #0
 80044d6:	709a      	strb	r2, [r3, #2]
  Capabilities->LowPower     = 0;
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	2200      	movs	r2, #0
 80044dc:	70da      	strb	r2, [r3, #3]
  Capabilities->GyroMaxFS    = 2000;
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80044e4:	605a      	str	r2, [r3, #4]
  Capabilities->AccMaxFS     = 16;
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	2210      	movs	r2, #16
 80044ea:	609a      	str	r2, [r3, #8]
  Capabilities->MagMaxFS     = 0;
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	2200      	movs	r2, #0
 80044f0:	60da      	str	r2, [r3, #12]
  Capabilities->GyroMaxOdr   = 6660.0f;
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	4a07      	ldr	r2, [pc, #28]	; (8004514 <LSM6DSO_GetCapabilities+0x58>)
 80044f6:	611a      	str	r2, [r3, #16]
  Capabilities->AccMaxOdr    = 6660.0f;
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	4a06      	ldr	r2, [pc, #24]	; (8004514 <LSM6DSO_GetCapabilities+0x58>)
 80044fc:	615a      	str	r2, [r3, #20]
  Capabilities->MagMaxOdr    = 0.0f;
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	f04f 0200 	mov.w	r2, #0
 8004504:	619a      	str	r2, [r3, #24]
  return LSM6DSO_OK;
 8004506:	2300      	movs	r3, #0
}
 8004508:	4618      	mov	r0, r3
 800450a:	370c      	adds	r7, #12
 800450c:	46bd      	mov	sp, r7
 800450e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004512:	4770      	bx	lr
 8004514:	45d02000 	.word	0x45d02000

08004518 <LSM6DSO_ACC_Enable>:
  * @brief  Enable the LSM6DSO accelerometer sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_Enable(LSM6DSO_Object_t *pObj)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b082      	sub	sp, #8
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->acc_is_enabled == 1U)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8004526:	2b01      	cmp	r3, #1
 8004528:	d101      	bne.n	800452e <LSM6DSO_ACC_Enable+0x16>
  {
    return LSM6DSO_OK;
 800452a:	2300      	movs	r3, #0
 800452c:	e014      	b.n	8004558 <LSM6DSO_ACC_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lsm6dso_xl_data_rate_set(&(pObj->Ctx), pObj->acc_odr) != LSM6DSO_OK)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	f103 0220 	add.w	r2, r3, #32
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 800453a:	4619      	mov	r1, r3
 800453c:	4610      	mov	r0, r2
 800453e:	f001 f969 	bl	8005814 <lsm6dso_xl_data_rate_set>
 8004542:	4603      	mov	r3, r0
 8004544:	2b00      	cmp	r3, #0
 8004546:	d002      	beq.n	800454e <LSM6DSO_ACC_Enable+0x36>
  {
    return LSM6DSO_ERROR;
 8004548:	f04f 33ff 	mov.w	r3, #4294967295
 800454c:	e004      	b.n	8004558 <LSM6DSO_ACC_Enable+0x40>
  }

  pObj->acc_is_enabled = 1;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2201      	movs	r2, #1
 8004552:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

  return LSM6DSO_OK;
 8004556:	2300      	movs	r3, #0
}
 8004558:	4618      	mov	r0, r3
 800455a:	3708      	adds	r7, #8
 800455c:	46bd      	mov	sp, r7
 800455e:	bd80      	pop	{r7, pc}

08004560 <LSM6DSO_ACC_Disable>:
  * @brief  Disable the LSM6DSO accelerometer sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_Disable(LSM6DSO_Object_t *pObj)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	b082      	sub	sp, #8
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->acc_is_enabled == 0U)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800456e:	2b00      	cmp	r3, #0
 8004570:	d101      	bne.n	8004576 <LSM6DSO_ACC_Disable+0x16>
  {
    return LSM6DSO_OK;
 8004572:	2300      	movs	r3, #0
 8004574:	e01f      	b.n	80045b6 <LSM6DSO_ACC_Disable+0x56>
  }

  /* Get current output data rate. */
  if (lsm6dso_xl_data_rate_get(&(pObj->Ctx), &pObj->acc_odr) != LSM6DSO_OK)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	f103 0220 	add.w	r2, r3, #32
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	3333      	adds	r3, #51	; 0x33
 8004580:	4619      	mov	r1, r3
 8004582:	4610      	mov	r0, r2
 8004584:	f001 fa42 	bl	8005a0c <lsm6dso_xl_data_rate_get>
 8004588:	4603      	mov	r3, r0
 800458a:	2b00      	cmp	r3, #0
 800458c:	d002      	beq.n	8004594 <LSM6DSO_ACC_Disable+0x34>
  {
    return LSM6DSO_ERROR;
 800458e:	f04f 33ff 	mov.w	r3, #4294967295
 8004592:	e010      	b.n	80045b6 <LSM6DSO_ACC_Disable+0x56>
  }

  /* Output data rate selection - power down. */
  if (lsm6dso_xl_data_rate_set(&(pObj->Ctx), LSM6DSO_XL_ODR_OFF) != LSM6DSO_OK)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	3320      	adds	r3, #32
 8004598:	2100      	movs	r1, #0
 800459a:	4618      	mov	r0, r3
 800459c:	f001 f93a 	bl	8005814 <lsm6dso_xl_data_rate_set>
 80045a0:	4603      	mov	r3, r0
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d002      	beq.n	80045ac <LSM6DSO_ACC_Disable+0x4c>
  {
    return LSM6DSO_ERROR;
 80045a6:	f04f 33ff 	mov.w	r3, #4294967295
 80045aa:	e004      	b.n	80045b6 <LSM6DSO_ACC_Disable+0x56>
  }

  pObj->acc_is_enabled = 0;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2200      	movs	r2, #0
 80045b0:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

  return LSM6DSO_OK;
 80045b4:	2300      	movs	r3, #0
}
 80045b6:	4618      	mov	r0, r3
 80045b8:	3708      	adds	r7, #8
 80045ba:	46bd      	mov	sp, r7
 80045bc:	bd80      	pop	{r7, pc}
	...

080045c0 <LSM6DSO_ACC_GetSensitivity>:
  * @param  pObj the device pObj
  * @param  Sensitivity pointer
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_GetSensitivity(LSM6DSO_Object_t *pObj, float_t *Sensitivity)
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b084      	sub	sp, #16
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
 80045c8:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO_OK;
 80045ca:	2300      	movs	r3, #0
 80045cc:	60fb      	str	r3, [r7, #12]
  lsm6dso_fs_xl_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (lsm6dso_xl_full_scale_get(&(pObj->Ctx), &full_scale) != LSM6DSO_OK)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	3320      	adds	r3, #32
 80045d2:	f107 020b 	add.w	r2, r7, #11
 80045d6:	4611      	mov	r1, r2
 80045d8:	4618      	mov	r0, r3
 80045da:	f001 f8e3 	bl	80057a4 <lsm6dso_xl_full_scale_get>
 80045de:	4603      	mov	r3, r0
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d002      	beq.n	80045ea <LSM6DSO_ACC_GetSensitivity+0x2a>
  {
    return LSM6DSO_ERROR;
 80045e4:	f04f 33ff 	mov.w	r3, #4294967295
 80045e8:	e023      	b.n	8004632 <LSM6DSO_ACC_GetSensitivity+0x72>
  }

  /* Store the Sensitivity based on actual full scale. */
  switch (full_scale)
 80045ea:	7afb      	ldrb	r3, [r7, #11]
 80045ec:	2b03      	cmp	r3, #3
 80045ee:	d81b      	bhi.n	8004628 <LSM6DSO_ACC_GetSensitivity+0x68>
 80045f0:	a201      	add	r2, pc, #4	; (adr r2, 80045f8 <LSM6DSO_ACC_GetSensitivity+0x38>)
 80045f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045f6:	bf00      	nop
 80045f8:	08004609 	.word	0x08004609
 80045fc:	08004621 	.word	0x08004621
 8004600:	08004611 	.word	0x08004611
 8004604:	08004619 	.word	0x08004619
  {
    case LSM6DSO_2g:
      *Sensitivity = LSM6DSO_ACC_SENSITIVITY_FS_2G;
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	4a0c      	ldr	r2, [pc, #48]	; (800463c <LSM6DSO_ACC_GetSensitivity+0x7c>)
 800460c:	601a      	str	r2, [r3, #0]
      break;
 800460e:	e00f      	b.n	8004630 <LSM6DSO_ACC_GetSensitivity+0x70>

    case LSM6DSO_4g:
      *Sensitivity = LSM6DSO_ACC_SENSITIVITY_FS_4G;
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	4a0b      	ldr	r2, [pc, #44]	; (8004640 <LSM6DSO_ACC_GetSensitivity+0x80>)
 8004614:	601a      	str	r2, [r3, #0]
      break;
 8004616:	e00b      	b.n	8004630 <LSM6DSO_ACC_GetSensitivity+0x70>

    case LSM6DSO_8g:
      *Sensitivity = LSM6DSO_ACC_SENSITIVITY_FS_8G;
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	4a0a      	ldr	r2, [pc, #40]	; (8004644 <LSM6DSO_ACC_GetSensitivity+0x84>)
 800461c:	601a      	str	r2, [r3, #0]
      break;
 800461e:	e007      	b.n	8004630 <LSM6DSO_ACC_GetSensitivity+0x70>

    case LSM6DSO_16g:
      *Sensitivity = LSM6DSO_ACC_SENSITIVITY_FS_16G;
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	4a09      	ldr	r2, [pc, #36]	; (8004648 <LSM6DSO_ACC_GetSensitivity+0x88>)
 8004624:	601a      	str	r2, [r3, #0]
      break;
 8004626:	e003      	b.n	8004630 <LSM6DSO_ACC_GetSensitivity+0x70>

    default:
      ret = LSM6DSO_ERROR;
 8004628:	f04f 33ff 	mov.w	r3, #4294967295
 800462c:	60fb      	str	r3, [r7, #12]
      break;
 800462e:	bf00      	nop
  }

  return ret;
 8004630:	68fb      	ldr	r3, [r7, #12]
}
 8004632:	4618      	mov	r0, r3
 8004634:	3710      	adds	r7, #16
 8004636:	46bd      	mov	sp, r7
 8004638:	bd80      	pop	{r7, pc}
 800463a:	bf00      	nop
 800463c:	3d79db23 	.word	0x3d79db23
 8004640:	3df9db23 	.word	0x3df9db23
 8004644:	3e79db23 	.word	0x3e79db23
 8004648:	3ef9db23 	.word	0x3ef9db23

0800464c <LSM6DSO_ACC_GetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr pointer where the output data rate is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_GetOutputDataRate(LSM6DSO_Object_t *pObj, float_t *Odr)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b084      	sub	sp, #16
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
 8004654:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO_OK;
 8004656:	2300      	movs	r3, #0
 8004658:	60fb      	str	r3, [r7, #12]
  lsm6dso_odr_xl_t odr_low_level;

  /* Get current output data rate. */
  if (lsm6dso_xl_data_rate_get(&(pObj->Ctx), &odr_low_level) != LSM6DSO_OK)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	3320      	adds	r3, #32
 800465e:	f107 020b 	add.w	r2, r7, #11
 8004662:	4611      	mov	r1, r2
 8004664:	4618      	mov	r0, r3
 8004666:	f001 f9d1 	bl	8005a0c <lsm6dso_xl_data_rate_get>
 800466a:	4603      	mov	r3, r0
 800466c:	2b00      	cmp	r3, #0
 800466e:	d002      	beq.n	8004676 <LSM6DSO_ACC_GetOutputDataRate+0x2a>
  {
    return LSM6DSO_ERROR;
 8004670:	f04f 33ff 	mov.w	r3, #4294967295
 8004674:	e054      	b.n	8004720 <LSM6DSO_ACC_GetOutputDataRate+0xd4>
  }

  switch (odr_low_level)
 8004676:	7afb      	ldrb	r3, [r7, #11]
 8004678:	2b0b      	cmp	r3, #11
 800467a:	d84c      	bhi.n	8004716 <LSM6DSO_ACC_GetOutputDataRate+0xca>
 800467c:	a201      	add	r2, pc, #4	; (adr r2, 8004684 <LSM6DSO_ACC_GetOutputDataRate+0x38>)
 800467e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004682:	bf00      	nop
 8004684:	080046b5 	.word	0x080046b5
 8004688:	080046c7 	.word	0x080046c7
 800468c:	080046cf 	.word	0x080046cf
 8004690:	080046d7 	.word	0x080046d7
 8004694:	080046df 	.word	0x080046df
 8004698:	080046e7 	.word	0x080046e7
 800469c:	080046ef 	.word	0x080046ef
 80046a0:	080046f7 	.word	0x080046f7
 80046a4:	080046ff 	.word	0x080046ff
 80046a8:	08004707 	.word	0x08004707
 80046ac:	0800470f 	.word	0x0800470f
 80046b0:	080046bf 	.word	0x080046bf
  {
    case LSM6DSO_XL_ODR_OFF:
      *Odr = 0.0f;
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	f04f 0200 	mov.w	r2, #0
 80046ba:	601a      	str	r2, [r3, #0]
      break;
 80046bc:	e02f      	b.n	800471e <LSM6DSO_ACC_GetOutputDataRate+0xd2>

    case LSM6DSO_XL_ODR_1Hz6:
      *Odr = 1.6f;
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	4a19      	ldr	r2, [pc, #100]	; (8004728 <LSM6DSO_ACC_GetOutputDataRate+0xdc>)
 80046c2:	601a      	str	r2, [r3, #0]
      break;
 80046c4:	e02b      	b.n	800471e <LSM6DSO_ACC_GetOutputDataRate+0xd2>

    case LSM6DSO_XL_ODR_12Hz5:
      *Odr = 12.5f;
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	4a18      	ldr	r2, [pc, #96]	; (800472c <LSM6DSO_ACC_GetOutputDataRate+0xe0>)
 80046ca:	601a      	str	r2, [r3, #0]
      break;
 80046cc:	e027      	b.n	800471e <LSM6DSO_ACC_GetOutputDataRate+0xd2>

    case LSM6DSO_XL_ODR_26Hz:
      *Odr = 26.0f;
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	4a17      	ldr	r2, [pc, #92]	; (8004730 <LSM6DSO_ACC_GetOutputDataRate+0xe4>)
 80046d2:	601a      	str	r2, [r3, #0]
      break;
 80046d4:	e023      	b.n	800471e <LSM6DSO_ACC_GetOutputDataRate+0xd2>

    case LSM6DSO_XL_ODR_52Hz:
      *Odr = 52.0f;
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	4a16      	ldr	r2, [pc, #88]	; (8004734 <LSM6DSO_ACC_GetOutputDataRate+0xe8>)
 80046da:	601a      	str	r2, [r3, #0]
      break;
 80046dc:	e01f      	b.n	800471e <LSM6DSO_ACC_GetOutputDataRate+0xd2>

    case LSM6DSO_XL_ODR_104Hz:
      *Odr = 104.0f;
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	4a15      	ldr	r2, [pc, #84]	; (8004738 <LSM6DSO_ACC_GetOutputDataRate+0xec>)
 80046e2:	601a      	str	r2, [r3, #0]
      break;
 80046e4:	e01b      	b.n	800471e <LSM6DSO_ACC_GetOutputDataRate+0xd2>

    case LSM6DSO_XL_ODR_208Hz:
      *Odr = 208.0f;
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	4a14      	ldr	r2, [pc, #80]	; (800473c <LSM6DSO_ACC_GetOutputDataRate+0xf0>)
 80046ea:	601a      	str	r2, [r3, #0]
      break;
 80046ec:	e017      	b.n	800471e <LSM6DSO_ACC_GetOutputDataRate+0xd2>

    case LSM6DSO_XL_ODR_417Hz:
      *Odr = 417.0f;
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	4a13      	ldr	r2, [pc, #76]	; (8004740 <LSM6DSO_ACC_GetOutputDataRate+0xf4>)
 80046f2:	601a      	str	r2, [r3, #0]
      break;
 80046f4:	e013      	b.n	800471e <LSM6DSO_ACC_GetOutputDataRate+0xd2>

    case LSM6DSO_XL_ODR_833Hz:
      *Odr = 833.0f;
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	4a12      	ldr	r2, [pc, #72]	; (8004744 <LSM6DSO_ACC_GetOutputDataRate+0xf8>)
 80046fa:	601a      	str	r2, [r3, #0]
      break;
 80046fc:	e00f      	b.n	800471e <LSM6DSO_ACC_GetOutputDataRate+0xd2>

    case LSM6DSO_XL_ODR_1667Hz:
      *Odr = 1667.0f;
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	4a11      	ldr	r2, [pc, #68]	; (8004748 <LSM6DSO_ACC_GetOutputDataRate+0xfc>)
 8004702:	601a      	str	r2, [r3, #0]
      break;
 8004704:	e00b      	b.n	800471e <LSM6DSO_ACC_GetOutputDataRate+0xd2>

    case LSM6DSO_XL_ODR_3333Hz:
      *Odr = 3333.0f;
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	4a10      	ldr	r2, [pc, #64]	; (800474c <LSM6DSO_ACC_GetOutputDataRate+0x100>)
 800470a:	601a      	str	r2, [r3, #0]
      break;
 800470c:	e007      	b.n	800471e <LSM6DSO_ACC_GetOutputDataRate+0xd2>

    case LSM6DSO_XL_ODR_6667Hz:
      *Odr = 6667.0f;
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	4a0f      	ldr	r2, [pc, #60]	; (8004750 <LSM6DSO_ACC_GetOutputDataRate+0x104>)
 8004712:	601a      	str	r2, [r3, #0]
      break;
 8004714:	e003      	b.n	800471e <LSM6DSO_ACC_GetOutputDataRate+0xd2>

    default:
      ret = LSM6DSO_ERROR;
 8004716:	f04f 33ff 	mov.w	r3, #4294967295
 800471a:	60fb      	str	r3, [r7, #12]
      break;
 800471c:	bf00      	nop
  }

  return ret;
 800471e:	68fb      	ldr	r3, [r7, #12]
}
 8004720:	4618      	mov	r0, r3
 8004722:	3710      	adds	r7, #16
 8004724:	46bd      	mov	sp, r7
 8004726:	bd80      	pop	{r7, pc}
 8004728:	3fcccccd 	.word	0x3fcccccd
 800472c:	41480000 	.word	0x41480000
 8004730:	41d00000 	.word	0x41d00000
 8004734:	42500000 	.word	0x42500000
 8004738:	42d00000 	.word	0x42d00000
 800473c:	43500000 	.word	0x43500000
 8004740:	43d08000 	.word	0x43d08000
 8004744:	44504000 	.word	0x44504000
 8004748:	44d06000 	.word	0x44d06000
 800474c:	45505000 	.word	0x45505000
 8004750:	45d05800 	.word	0x45d05800

08004754 <LSM6DSO_ACC_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_SetOutputDataRate(LSM6DSO_Object_t *pObj, float_t Odr)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b082      	sub	sp, #8
 8004758:	af00      	add	r7, sp, #0
 800475a:	6078      	str	r0, [r7, #4]
 800475c:	ed87 0a00 	vstr	s0, [r7]
  return LSM6DSO_ACC_SetOutputDataRate_With_Mode(pObj, Odr, LSM6DSO_ACC_HIGH_PERFORMANCE_MODE);
 8004760:	2100      	movs	r1, #0
 8004762:	ed97 0a00 	vldr	s0, [r7]
 8004766:	6878      	ldr	r0, [r7, #4]
 8004768:	f000 f806 	bl	8004778 <LSM6DSO_ACC_SetOutputDataRate_With_Mode>
 800476c:	4603      	mov	r3, r0
}
 800476e:	4618      	mov	r0, r3
 8004770:	3708      	adds	r7, #8
 8004772:	46bd      	mov	sp, r7
 8004774:	bd80      	pop	{r7, pc}
	...

08004778 <LSM6DSO_ACC_SetOutputDataRate_With_Mode>:
  * @param  Mode the accelerometer operating mode
  * @note   This function switches off the gyroscope if Ultra Low Power Mode is set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_SetOutputDataRate_With_Mode(LSM6DSO_Object_t *pObj, float_t Odr, LSM6DSO_ACC_Operating_Mode_t Mode)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b08c      	sub	sp, #48	; 0x30
 800477c:	af00      	add	r7, sp, #0
 800477e:	60f8      	str	r0, [r7, #12]
 8004780:	ed87 0a02 	vstr	s0, [r7, #8]
 8004784:	460b      	mov	r3, r1
 8004786:	71fb      	strb	r3, [r7, #7]
  int32_t ret = LSM6DSO_OK;
 8004788:	2300      	movs	r3, #0
 800478a:	62fb      	str	r3, [r7, #44]	; 0x2c
  float_t newOdr = Odr;
 800478c:	68bb      	ldr	r3, [r7, #8]
 800478e:	62bb      	str	r3, [r7, #40]	; 0x28

  switch (Mode)
 8004790:	79fb      	ldrb	r3, [r7, #7]
 8004792:	2b02      	cmp	r3, #2
 8004794:	f000 80ea 	beq.w	800496c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x1f4>
 8004798:	2b02      	cmp	r3, #2
 800479a:	f300 8163 	bgt.w	8004a64 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2ec>
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d002      	beq.n	80047a8 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x30>
 80047a2:	2b01      	cmp	r3, #1
 80047a4:	d074      	beq.n	8004890 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x118>
 80047a6:	e15d      	b.n	8004a64 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2ec>
    {
      /* We must uncheck Low Power and Ultra Low Power bits if they are enabled */
      lsm6dso_ctrl5_c_t val1;
      lsm6dso_ctrl6_c_t val2;

      if (lsm6dso_read_reg(&(pObj->Ctx), LSM6DSO_CTRL5_C, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	f103 0020 	add.w	r0, r3, #32
 80047ae:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80047b2:	2301      	movs	r3, #1
 80047b4:	2114      	movs	r1, #20
 80047b6:	f000 ff9f 	bl	80056f8 <lsm6dso_read_reg>
 80047ba:	4603      	mov	r3, r0
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d002      	beq.n	80047c6 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x4e>
      {
        return LSM6DSO_ERROR;
 80047c0:	f04f 33ff 	mov.w	r3, #4294967295
 80047c4:	e16c      	b.n	8004aa0 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
      }

      if (val1.xl_ulp_en != 0U)
 80047c6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80047ca:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80047ce:	b2db      	uxtb	r3, r3
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d025      	beq.n	8004820 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0xa8>
      {
        /* Power off the accelerometer */
        if (pObj->acc_is_enabled == 1U)
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80047da:	2b01      	cmp	r3, #1
 80047dc:	d10b      	bne.n	80047f6 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x7e>
        {
          if (lsm6dso_xl_data_rate_set(&(pObj->Ctx), LSM6DSO_XL_ODR_OFF) != LSM6DSO_OK)
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	3320      	adds	r3, #32
 80047e2:	2100      	movs	r1, #0
 80047e4:	4618      	mov	r0, r3
 80047e6:	f001 f815 	bl	8005814 <lsm6dso_xl_data_rate_set>
 80047ea:	4603      	mov	r3, r0
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d002      	beq.n	80047f6 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x7e>
          {
            return LSM6DSO_ERROR;
 80047f0:	f04f 33ff 	mov.w	r3, #4294967295
 80047f4:	e154      	b.n	8004aa0 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
          }
        }

        val1.xl_ulp_en = 0;
 80047f6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80047fa:	f36f 13c7 	bfc	r3, #7, #1
 80047fe:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
        if (lsm6dso_write_reg(&(pObj->Ctx), LSM6DSO_CTRL5_C, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	f103 0020 	add.w	r0, r3, #32
 8004808:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800480c:	2301      	movs	r3, #1
 800480e:	2114      	movs	r1, #20
 8004810:	f000 ff8a 	bl	8005728 <lsm6dso_write_reg>
 8004814:	4603      	mov	r3, r0
 8004816:	2b00      	cmp	r3, #0
 8004818:	d002      	beq.n	8004820 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0xa8>
        {
          return LSM6DSO_ERROR;
 800481a:	f04f 33ff 	mov.w	r3, #4294967295
 800481e:	e13f      	b.n	8004aa0 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
        }
      }

      if (lsm6dso_read_reg(&(pObj->Ctx), LSM6DSO_CTRL6_C, (uint8_t *)&val2, 1) != LSM6DSO_OK)
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	f103 0020 	add.w	r0, r3, #32
 8004826:	f107 0220 	add.w	r2, r7, #32
 800482a:	2301      	movs	r3, #1
 800482c:	2115      	movs	r1, #21
 800482e:	f000 ff63 	bl	80056f8 <lsm6dso_read_reg>
 8004832:	4603      	mov	r3, r0
 8004834:	2b00      	cmp	r3, #0
 8004836:	d002      	beq.n	800483e <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0xc6>
      {
        return LSM6DSO_ERROR;
 8004838:	f04f 33ff 	mov.w	r3, #4294967295
 800483c:	e130      	b.n	8004aa0 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
      }

      if (val2.xl_hm_mode != 0U)
 800483e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004842:	f003 0310 	and.w	r3, r3, #16
 8004846:	b2db      	uxtb	r3, r3
 8004848:	2b00      	cmp	r3, #0
 800484a:	d014      	beq.n	8004876 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0xfe>
      {
        val2.xl_hm_mode = 0U;
 800484c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004850:	f36f 1304 	bfc	r3, #4, #1
 8004854:	f887 3020 	strb.w	r3, [r7, #32]
        if (lsm6dso_write_reg(&(pObj->Ctx), LSM6DSO_CTRL6_C, (uint8_t *)&val2, 1) != LSM6DSO_OK)
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	f103 0020 	add.w	r0, r3, #32
 800485e:	f107 0220 	add.w	r2, r7, #32
 8004862:	2301      	movs	r3, #1
 8004864:	2115      	movs	r1, #21
 8004866:	f000 ff5f 	bl	8005728 <lsm6dso_write_reg>
 800486a:	4603      	mov	r3, r0
 800486c:	2b00      	cmp	r3, #0
 800486e:	d002      	beq.n	8004876 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0xfe>
        {
          return LSM6DSO_ERROR;
 8004870:	f04f 33ff 	mov.w	r3, #4294967295
 8004874:	e114      	b.n	8004aa0 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
        }
      }

      /* ODR should be at least 12.5Hz */
      if (newOdr < 12.5f)
 8004876:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800487a:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 800487e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004882:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004886:	d400      	bmi.n	800488a <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x112>
      {
        newOdr = 12.5f;
      }
      break;
 8004888:	e0f0      	b.n	8004a6c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2f4>
        newOdr = 12.5f;
 800488a:	4b87      	ldr	r3, [pc, #540]	; (8004aa8 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x330>)
 800488c:	62bb      	str	r3, [r7, #40]	; 0x28
 800488e:	e0ed      	b.n	8004a6c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2f4>
      /* We must uncheck Ultra Low Power bit if it is enabled */
      /* and check the Low Power bit if it is unchecked       */
      lsm6dso_ctrl5_c_t val1;
      lsm6dso_ctrl6_c_t val2;

      if (lsm6dso_read_reg(&(pObj->Ctx), LSM6DSO_CTRL5_C, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	f103 0020 	add.w	r0, r3, #32
 8004896:	f107 021c 	add.w	r2, r7, #28
 800489a:	2301      	movs	r3, #1
 800489c:	2114      	movs	r1, #20
 800489e:	f000 ff2b 	bl	80056f8 <lsm6dso_read_reg>
 80048a2:	4603      	mov	r3, r0
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d002      	beq.n	80048ae <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x136>
      {
        return LSM6DSO_ERROR;
 80048a8:	f04f 33ff 	mov.w	r3, #4294967295
 80048ac:	e0f8      	b.n	8004aa0 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
      }

      if (val1.xl_ulp_en != 0U)
 80048ae:	7f3b      	ldrb	r3, [r7, #28]
 80048b0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80048b4:	b2db      	uxtb	r3, r3
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d023      	beq.n	8004902 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x18a>
      {
        /* Power off the accelerometer */
        if (pObj->acc_is_enabled == 1U)
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80048c0:	2b01      	cmp	r3, #1
 80048c2:	d10b      	bne.n	80048dc <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x164>
        {
          if (lsm6dso_xl_data_rate_set(&(pObj->Ctx), LSM6DSO_XL_ODR_OFF) != LSM6DSO_OK)
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	3320      	adds	r3, #32
 80048c8:	2100      	movs	r1, #0
 80048ca:	4618      	mov	r0, r3
 80048cc:	f000 ffa2 	bl	8005814 <lsm6dso_xl_data_rate_set>
 80048d0:	4603      	mov	r3, r0
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d002      	beq.n	80048dc <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x164>
          {
            return LSM6DSO_ERROR;
 80048d6:	f04f 33ff 	mov.w	r3, #4294967295
 80048da:	e0e1      	b.n	8004aa0 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
          }
        }

        val1.xl_ulp_en = 0;
 80048dc:	7f3b      	ldrb	r3, [r7, #28]
 80048de:	f36f 13c7 	bfc	r3, #7, #1
 80048e2:	773b      	strb	r3, [r7, #28]
        if (lsm6dso_write_reg(&(pObj->Ctx), LSM6DSO_CTRL5_C, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	f103 0020 	add.w	r0, r3, #32
 80048ea:	f107 021c 	add.w	r2, r7, #28
 80048ee:	2301      	movs	r3, #1
 80048f0:	2114      	movs	r1, #20
 80048f2:	f000 ff19 	bl	8005728 <lsm6dso_write_reg>
 80048f6:	4603      	mov	r3, r0
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d002      	beq.n	8004902 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x18a>
        {
          return LSM6DSO_ERROR;
 80048fc:	f04f 33ff 	mov.w	r3, #4294967295
 8004900:	e0ce      	b.n	8004aa0 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
        }
      }

      if (lsm6dso_read_reg(&(pObj->Ctx), LSM6DSO_CTRL6_C, (uint8_t *)&val2, 1) != LSM6DSO_OK)
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	f103 0020 	add.w	r0, r3, #32
 8004908:	f107 0218 	add.w	r2, r7, #24
 800490c:	2301      	movs	r3, #1
 800490e:	2115      	movs	r1, #21
 8004910:	f000 fef2 	bl	80056f8 <lsm6dso_read_reg>
 8004914:	4603      	mov	r3, r0
 8004916:	2b00      	cmp	r3, #0
 8004918:	d002      	beq.n	8004920 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x1a8>
      {
        return LSM6DSO_ERROR;
 800491a:	f04f 33ff 	mov.w	r3, #4294967295
 800491e:	e0bf      	b.n	8004aa0 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
      }

      if (val2.xl_hm_mode == 0U)
 8004920:	7e3b      	ldrb	r3, [r7, #24]
 8004922:	f003 0310 	and.w	r3, r3, #16
 8004926:	b2db      	uxtb	r3, r3
 8004928:	2b00      	cmp	r3, #0
 800492a:	d112      	bne.n	8004952 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x1da>
      {
        val2.xl_hm_mode = 1U;
 800492c:	7e3b      	ldrb	r3, [r7, #24]
 800492e:	f043 0310 	orr.w	r3, r3, #16
 8004932:	763b      	strb	r3, [r7, #24]
        if (lsm6dso_write_reg(&(pObj->Ctx), LSM6DSO_CTRL6_C, (uint8_t *)&val2, 1) != LSM6DSO_OK)
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	f103 0020 	add.w	r0, r3, #32
 800493a:	f107 0218 	add.w	r2, r7, #24
 800493e:	2301      	movs	r3, #1
 8004940:	2115      	movs	r1, #21
 8004942:	f000 fef1 	bl	8005728 <lsm6dso_write_reg>
 8004946:	4603      	mov	r3, r0
 8004948:	2b00      	cmp	r3, #0
 800494a:	d002      	beq.n	8004952 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x1da>
        {
          return LSM6DSO_ERROR;
 800494c:	f04f 33ff 	mov.w	r3, #4294967295
 8004950:	e0a6      	b.n	8004aa0 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
        }
      }

      /* Now we need to limit the ODR to 208 Hz if it is higher */
      if (newOdr > 208.0f)
 8004952:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8004956:	ed9f 7a55 	vldr	s14, [pc, #340]	; 8004aac <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x334>
 800495a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800495e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004962:	dc00      	bgt.n	8004966 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x1ee>
      {
        newOdr = 208.0f;
      }
      break;
 8004964:	e082      	b.n	8004a6c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2f4>
        newOdr = 208.0f;
 8004966:	4b52      	ldr	r3, [pc, #328]	; (8004ab0 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x338>)
 8004968:	62bb      	str	r3, [r7, #40]	; 0x28
 800496a:	e07f      	b.n	8004a6c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2f4>
      /* and check the Ultra Low Power bit if it is unchecked             */
      /* We must switch off gyro otherwise Ultra Low Power does not work  */
      lsm6dso_ctrl5_c_t val1;
      lsm6dso_ctrl6_c_t val2;

      if (lsm6dso_read_reg(&(pObj->Ctx), LSM6DSO_CTRL6_C, (uint8_t *)&val2, 1) != LSM6DSO_OK)
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	f103 0020 	add.w	r0, r3, #32
 8004972:	f107 0210 	add.w	r2, r7, #16
 8004976:	2301      	movs	r3, #1
 8004978:	2115      	movs	r1, #21
 800497a:	f000 febd 	bl	80056f8 <lsm6dso_read_reg>
 800497e:	4603      	mov	r3, r0
 8004980:	2b00      	cmp	r3, #0
 8004982:	d002      	beq.n	800498a <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x212>
      {
        return LSM6DSO_ERROR;
 8004984:	f04f 33ff 	mov.w	r3, #4294967295
 8004988:	e08a      	b.n	8004aa0 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
      }

      if (val2.xl_hm_mode != 0U)
 800498a:	7c3b      	ldrb	r3, [r7, #16]
 800498c:	f003 0310 	and.w	r3, r3, #16
 8004990:	b2db      	uxtb	r3, r3
 8004992:	2b00      	cmp	r3, #0
 8004994:	d012      	beq.n	80049bc <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x244>
      {
        val2.xl_hm_mode = 0U;
 8004996:	7c3b      	ldrb	r3, [r7, #16]
 8004998:	f36f 1304 	bfc	r3, #4, #1
 800499c:	743b      	strb	r3, [r7, #16]
        if (lsm6dso_write_reg(&(pObj->Ctx), LSM6DSO_CTRL6_C, (uint8_t *)&val2, 1) != LSM6DSO_OK)
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	f103 0020 	add.w	r0, r3, #32
 80049a4:	f107 0210 	add.w	r2, r7, #16
 80049a8:	2301      	movs	r3, #1
 80049aa:	2115      	movs	r1, #21
 80049ac:	f000 febc 	bl	8005728 <lsm6dso_write_reg>
 80049b0:	4603      	mov	r3, r0
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d002      	beq.n	80049bc <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x244>
        {
          return LSM6DSO_ERROR;
 80049b6:	f04f 33ff 	mov.w	r3, #4294967295
 80049ba:	e071      	b.n	8004aa0 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
        }
      }

      /* Disable Gyro */
      if (pObj->gyro_is_enabled == 1U)
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80049c2:	2b01      	cmp	r3, #1
 80049c4:	d108      	bne.n	80049d8 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x260>
      {
        if (LSM6DSO_GYRO_Disable(pObj) != LSM6DSO_OK)
 80049c6:	68f8      	ldr	r0, [r7, #12]
 80049c8:	f000 f979 	bl	8004cbe <LSM6DSO_GYRO_Disable>
 80049cc:	4603      	mov	r3, r0
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d002      	beq.n	80049d8 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x260>
        {
          return LSM6DSO_ERROR;
 80049d2:	f04f 33ff 	mov.w	r3, #4294967295
 80049d6:	e063      	b.n	8004aa0 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
        }
      }

      if (lsm6dso_read_reg(&(pObj->Ctx), LSM6DSO_CTRL5_C, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	f103 0020 	add.w	r0, r3, #32
 80049de:	f107 0214 	add.w	r2, r7, #20
 80049e2:	2301      	movs	r3, #1
 80049e4:	2114      	movs	r1, #20
 80049e6:	f000 fe87 	bl	80056f8 <lsm6dso_read_reg>
 80049ea:	4603      	mov	r3, r0
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d002      	beq.n	80049f6 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x27e>
      {
        return LSM6DSO_ERROR;
 80049f0:	f04f 33ff 	mov.w	r3, #4294967295
 80049f4:	e054      	b.n	8004aa0 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
      }

      if (val1.xl_ulp_en == 0U)
 80049f6:	7d3b      	ldrb	r3, [r7, #20]
 80049f8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80049fc:	b2db      	uxtb	r3, r3
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d123      	bne.n	8004a4a <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2d2>
      {
        /* Power off the accelerometer */
        if (pObj->acc_is_enabled == 1U)
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8004a08:	2b01      	cmp	r3, #1
 8004a0a:	d10b      	bne.n	8004a24 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2ac>
        {
          if (lsm6dso_xl_data_rate_set(&(pObj->Ctx), LSM6DSO_XL_ODR_OFF) != LSM6DSO_OK)
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	3320      	adds	r3, #32
 8004a10:	2100      	movs	r1, #0
 8004a12:	4618      	mov	r0, r3
 8004a14:	f000 fefe 	bl	8005814 <lsm6dso_xl_data_rate_set>
 8004a18:	4603      	mov	r3, r0
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d002      	beq.n	8004a24 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2ac>
          {
            return LSM6DSO_ERROR;
 8004a1e:	f04f 33ff 	mov.w	r3, #4294967295
 8004a22:	e03d      	b.n	8004aa0 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
          }
        }

        val1.xl_ulp_en = 1U;
 8004a24:	7d3b      	ldrb	r3, [r7, #20]
 8004a26:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004a2a:	753b      	strb	r3, [r7, #20]
        if (lsm6dso_write_reg(&(pObj->Ctx), LSM6DSO_CTRL5_C, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	f103 0020 	add.w	r0, r3, #32
 8004a32:	f107 0214 	add.w	r2, r7, #20
 8004a36:	2301      	movs	r3, #1
 8004a38:	2114      	movs	r1, #20
 8004a3a:	f000 fe75 	bl	8005728 <lsm6dso_write_reg>
 8004a3e:	4603      	mov	r3, r0
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d002      	beq.n	8004a4a <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2d2>
        {
          return LSM6DSO_ERROR;
 8004a44:	f04f 33ff 	mov.w	r3, #4294967295
 8004a48:	e02a      	b.n	8004aa0 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
        }
      }

      /* Now we need to limit the ODR to 208 Hz if it is higher */
      if (newOdr > 208.0f)
 8004a4a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8004a4e:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8004aac <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x334>
 8004a52:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004a56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a5a:	dc00      	bgt.n	8004a5e <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2e6>
      {
        newOdr = 208.0f;
      }
      break;
 8004a5c:	e006      	b.n	8004a6c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2f4>
        newOdr = 208.0f;
 8004a5e:	4b14      	ldr	r3, [pc, #80]	; (8004ab0 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x338>)
 8004a60:	62bb      	str	r3, [r7, #40]	; 0x28
 8004a62:	e003      	b.n	8004a6c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2f4>
    }
    default:
      ret = LSM6DSO_ERROR;
 8004a64:	f04f 33ff 	mov.w	r3, #4294967295
 8004a68:	62fb      	str	r3, [r7, #44]	; 0x2c
      break;
 8004a6a:	bf00      	nop
  }

  if (ret == LSM6DSO_ERROR)
 8004a6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a72:	d102      	bne.n	8004a7a <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x302>
  {
    return LSM6DSO_ERROR;
 8004a74:	f04f 33ff 	mov.w	r3, #4294967295
 8004a78:	e012      	b.n	8004aa0 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
  }

  if (pObj->acc_is_enabled == 1U)
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8004a80:	2b01      	cmp	r3, #1
 8004a82:	d106      	bne.n	8004a92 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x31a>
  {
    ret = LSM6DSO_ACC_SetOutputDataRate_When_Enabled(pObj, newOdr);
 8004a84:	ed97 0a0a 	vldr	s0, [r7, #40]	; 0x28
 8004a88:	68f8      	ldr	r0, [r7, #12]
 8004a8a:	f000 fbc9 	bl	8005220 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled>
 8004a8e:	62f8      	str	r0, [r7, #44]	; 0x2c
 8004a90:	e005      	b.n	8004a9e <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x326>
  }
  else
  {
    ret = LSM6DSO_ACC_SetOutputDataRate_When_Disabled(pObj, newOdr);
 8004a92:	ed97 0a0a 	vldr	s0, [r7, #40]	; 0x28
 8004a96:	68f8      	ldr	r0, [r7, #12]
 8004a98:	f000 fc5a 	bl	8005350 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled>
 8004a9c:	62f8      	str	r0, [r7, #44]	; 0x2c
  }

  return ret;
 8004a9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	3730      	adds	r7, #48	; 0x30
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	bd80      	pop	{r7, pc}
 8004aa8:	41480000 	.word	0x41480000
 8004aac:	43500000 	.word	0x43500000
 8004ab0:	43500000 	.word	0x43500000

08004ab4 <LSM6DSO_ACC_GetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale pointer where the full scale is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_GetFullScale(LSM6DSO_Object_t *pObj, int32_t *FullScale)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b084      	sub	sp, #16
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
 8004abc:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO_OK;
 8004abe:	2300      	movs	r3, #0
 8004ac0:	60fb      	str	r3, [r7, #12]
  lsm6dso_fs_xl_t fs_low_level;

  /* Read actual full scale selection from sensor. */
  if (lsm6dso_xl_full_scale_get(&(pObj->Ctx), &fs_low_level) != LSM6DSO_OK)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	3320      	adds	r3, #32
 8004ac6:	f107 020b 	add.w	r2, r7, #11
 8004aca:	4611      	mov	r1, r2
 8004acc:	4618      	mov	r0, r3
 8004ace:	f000 fe69 	bl	80057a4 <lsm6dso_xl_full_scale_get>
 8004ad2:	4603      	mov	r3, r0
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d002      	beq.n	8004ade <LSM6DSO_ACC_GetFullScale+0x2a>
  {
    return LSM6DSO_ERROR;
 8004ad8:	f04f 33ff 	mov.w	r3, #4294967295
 8004adc:	e023      	b.n	8004b26 <LSM6DSO_ACC_GetFullScale+0x72>
  }

  switch (fs_low_level)
 8004ade:	7afb      	ldrb	r3, [r7, #11]
 8004ae0:	2b03      	cmp	r3, #3
 8004ae2:	d81b      	bhi.n	8004b1c <LSM6DSO_ACC_GetFullScale+0x68>
 8004ae4:	a201      	add	r2, pc, #4	; (adr r2, 8004aec <LSM6DSO_ACC_GetFullScale+0x38>)
 8004ae6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004aea:	bf00      	nop
 8004aec:	08004afd 	.word	0x08004afd
 8004af0:	08004b15 	.word	0x08004b15
 8004af4:	08004b05 	.word	0x08004b05
 8004af8:	08004b0d 	.word	0x08004b0d
  {
    case LSM6DSO_2g:
      *FullScale =  2;
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	2202      	movs	r2, #2
 8004b00:	601a      	str	r2, [r3, #0]
      break;
 8004b02:	e00f      	b.n	8004b24 <LSM6DSO_ACC_GetFullScale+0x70>

    case LSM6DSO_4g:
      *FullScale =  4;
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	2204      	movs	r2, #4
 8004b08:	601a      	str	r2, [r3, #0]
      break;
 8004b0a:	e00b      	b.n	8004b24 <LSM6DSO_ACC_GetFullScale+0x70>

    case LSM6DSO_8g:
      *FullScale =  8;
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	2208      	movs	r2, #8
 8004b10:	601a      	str	r2, [r3, #0]
      break;
 8004b12:	e007      	b.n	8004b24 <LSM6DSO_ACC_GetFullScale+0x70>

    case LSM6DSO_16g:
      *FullScale = 16;
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	2210      	movs	r2, #16
 8004b18:	601a      	str	r2, [r3, #0]
      break;
 8004b1a:	e003      	b.n	8004b24 <LSM6DSO_ACC_GetFullScale+0x70>

    default:
      ret = LSM6DSO_ERROR;
 8004b1c:	f04f 33ff 	mov.w	r3, #4294967295
 8004b20:	60fb      	str	r3, [r7, #12]
      break;
 8004b22:	bf00      	nop
  }

  return ret;
 8004b24:	68fb      	ldr	r3, [r7, #12]
}
 8004b26:	4618      	mov	r0, r3
 8004b28:	3710      	adds	r7, #16
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	bd80      	pop	{r7, pc}
 8004b2e:	bf00      	nop

08004b30 <LSM6DSO_ACC_SetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale the functional full scale to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_SetFullScale(LSM6DSO_Object_t *pObj, int32_t FullScale)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b084      	sub	sp, #16
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
 8004b38:	6039      	str	r1, [r7, #0]
  lsm6dso_fs_xl_t new_fs;

  /* Seems like MISRA C-2012 rule 14.3a violation but only from single file statical analysis point of view because
     the parameter passed to the function is not known at the moment of analysis */
  new_fs = (FullScale <= 2) ? LSM6DSO_2g
           : (FullScale <= 4) ? LSM6DSO_4g
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	2b02      	cmp	r3, #2
 8004b3e:	dd0b      	ble.n	8004b58 <LSM6DSO_ACC_SetFullScale+0x28>
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	2b04      	cmp	r3, #4
 8004b44:	dd06      	ble.n	8004b54 <LSM6DSO_ACC_SetFullScale+0x24>
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	2b08      	cmp	r3, #8
 8004b4a:	dc01      	bgt.n	8004b50 <LSM6DSO_ACC_SetFullScale+0x20>
 8004b4c:	2303      	movs	r3, #3
 8004b4e:	e004      	b.n	8004b5a <LSM6DSO_ACC_SetFullScale+0x2a>
 8004b50:	2301      	movs	r3, #1
 8004b52:	e002      	b.n	8004b5a <LSM6DSO_ACC_SetFullScale+0x2a>
 8004b54:	2302      	movs	r3, #2
 8004b56:	e000      	b.n	8004b5a <LSM6DSO_ACC_SetFullScale+0x2a>
 8004b58:	2300      	movs	r3, #0
  new_fs = (FullScale <= 2) ? LSM6DSO_2g
 8004b5a:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 8) ? LSM6DSO_8g
           :                    LSM6DSO_16g;

  if (lsm6dso_xl_full_scale_set(&(pObj->Ctx), new_fs) != LSM6DSO_OK)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	3320      	adds	r3, #32
 8004b60:	7bfa      	ldrb	r2, [r7, #15]
 8004b62:	4611      	mov	r1, r2
 8004b64:	4618      	mov	r0, r3
 8004b66:	f000 fdf7 	bl	8005758 <lsm6dso_xl_full_scale_set>
 8004b6a:	4603      	mov	r3, r0
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d002      	beq.n	8004b76 <LSM6DSO_ACC_SetFullScale+0x46>
  {
    return LSM6DSO_ERROR;
 8004b70:	f04f 33ff 	mov.w	r3, #4294967295
 8004b74:	e000      	b.n	8004b78 <LSM6DSO_ACC_SetFullScale+0x48>
  }

  return LSM6DSO_OK;
 8004b76:	2300      	movs	r3, #0
}
 8004b78:	4618      	mov	r0, r3
 8004b7a:	3710      	adds	r7, #16
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	bd80      	pop	{r7, pc}

08004b80 <LSM6DSO_ACC_GetAxesRaw>:
  * @param  pObj the device pObj
  * @param  Value pointer where the raw values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_GetAxesRaw(LSM6DSO_Object_t *pObj, LSM6DSO_AxesRaw_t *Value)
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b084      	sub	sp, #16
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
 8004b88:	6039      	str	r1, [r7, #0]
  lsm6dso_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (lsm6dso_acceleration_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSO_OK)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	3320      	adds	r3, #32
 8004b8e:	f107 0208 	add.w	r2, r7, #8
 8004b92:	4611      	mov	r1, r2
 8004b94:	4618      	mov	r0, r3
 8004b96:	f001 f9d8 	bl	8005f4a <lsm6dso_acceleration_raw_get>
 8004b9a:	4603      	mov	r3, r0
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d002      	beq.n	8004ba6 <LSM6DSO_ACC_GetAxesRaw+0x26>
  {
    return LSM6DSO_ERROR;
 8004ba0:	f04f 33ff 	mov.w	r3, #4294967295
 8004ba4:	e00c      	b.n	8004bc0 <LSM6DSO_ACC_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 8004ba6:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 8004bae:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 8004bb6:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	809a      	strh	r2, [r3, #4]

  return LSM6DSO_OK;
 8004bbe:	2300      	movs	r3, #0
}
 8004bc0:	4618      	mov	r0, r3
 8004bc2:	3710      	adds	r7, #16
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	bd80      	pop	{r7, pc}

08004bc8 <LSM6DSO_ACC_GetAxes>:
  * @param  pObj the device pObj
  * @param  Acceleration pointer where the values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_GetAxes(LSM6DSO_Object_t *pObj, LSM6DSO_Axes_t *Acceleration)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b086      	sub	sp, #24
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]
 8004bd0:	6039      	str	r1, [r7, #0]
  lsm6dso_axis3bit16_t data_raw;
  float_t sensitivity = 0.0f;
 8004bd2:	f04f 0300 	mov.w	r3, #0
 8004bd6:	60fb      	str	r3, [r7, #12]

  /* Read raw data values. */
  if (lsm6dso_acceleration_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSO_OK)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	3320      	adds	r3, #32
 8004bdc:	f107 0210 	add.w	r2, r7, #16
 8004be0:	4611      	mov	r1, r2
 8004be2:	4618      	mov	r0, r3
 8004be4:	f001 f9b1 	bl	8005f4a <lsm6dso_acceleration_raw_get>
 8004be8:	4603      	mov	r3, r0
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d002      	beq.n	8004bf4 <LSM6DSO_ACC_GetAxes+0x2c>
  {
    return LSM6DSO_ERROR;
 8004bee:	f04f 33ff 	mov.w	r3, #4294967295
 8004bf2:	e03c      	b.n	8004c6e <LSM6DSO_ACC_GetAxes+0xa6>
  }

  /* Get LSM6DSO actual sensitivity. */
  if (LSM6DSO_ACC_GetSensitivity(pObj, &sensitivity) != LSM6DSO_OK)
 8004bf4:	f107 030c 	add.w	r3, r7, #12
 8004bf8:	4619      	mov	r1, r3
 8004bfa:	6878      	ldr	r0, [r7, #4]
 8004bfc:	f7ff fce0 	bl	80045c0 <LSM6DSO_ACC_GetSensitivity>
 8004c00:	4603      	mov	r3, r0
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d002      	beq.n	8004c0c <LSM6DSO_ACC_GetAxes+0x44>
  {
    return LSM6DSO_ERROR;
 8004c06:	f04f 33ff 	mov.w	r3, #4294967295
 8004c0a:	e030      	b.n	8004c6e <LSM6DSO_ACC_GetAxes+0xa6>
  }

  /* Calculate the data. */
  Acceleration->x = (int32_t)((float_t)((float_t)data_raw.i16bit[0] * sensitivity));
 8004c0c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004c10:	ee07 3a90 	vmov	s15, r3
 8004c14:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004c18:	edd7 7a03 	vldr	s15, [r7, #12]
 8004c1c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c20:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004c24:	ee17 2a90 	vmov	r2, s15
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	601a      	str	r2, [r3, #0]
  Acceleration->y = (int32_t)((float_t)((float_t)data_raw.i16bit[1] * sensitivity));
 8004c2c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8004c30:	ee07 3a90 	vmov	s15, r3
 8004c34:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004c38:	edd7 7a03 	vldr	s15, [r7, #12]
 8004c3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c40:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004c44:	ee17 2a90 	vmov	r2, s15
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	605a      	str	r2, [r3, #4]
  Acceleration->z = (int32_t)((float_t)((float_t)data_raw.i16bit[2] * sensitivity));
 8004c4c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004c50:	ee07 3a90 	vmov	s15, r3
 8004c54:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004c58:	edd7 7a03 	vldr	s15, [r7, #12]
 8004c5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c60:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004c64:	ee17 2a90 	vmov	r2, s15
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	609a      	str	r2, [r3, #8]

  return LSM6DSO_OK;
 8004c6c:	2300      	movs	r3, #0
}
 8004c6e:	4618      	mov	r0, r3
 8004c70:	3718      	adds	r7, #24
 8004c72:	46bd      	mov	sp, r7
 8004c74:	bd80      	pop	{r7, pc}

08004c76 <LSM6DSO_GYRO_Enable>:
  * @brief  Enable the LSM6DSO gyroscope sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_Enable(LSM6DSO_Object_t *pObj)
{
 8004c76:	b580      	push	{r7, lr}
 8004c78:	b082      	sub	sp, #8
 8004c7a:	af00      	add	r7, sp, #0
 8004c7c:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->gyro_is_enabled == 1U)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8004c84:	2b01      	cmp	r3, #1
 8004c86:	d101      	bne.n	8004c8c <LSM6DSO_GYRO_Enable+0x16>
  {
    return LSM6DSO_OK;
 8004c88:	2300      	movs	r3, #0
 8004c8a:	e014      	b.n	8004cb6 <LSM6DSO_GYRO_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lsm6dso_gy_data_rate_set(&(pObj->Ctx), pObj->gyro_odr) != LSM6DSO_OK)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	f103 0220 	add.w	r2, r3, #32
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004c98:	4619      	mov	r1, r3
 8004c9a:	4610      	mov	r0, r2
 8004c9c:	f000 ff86 	bl	8005bac <lsm6dso_gy_data_rate_set>
 8004ca0:	4603      	mov	r3, r0
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d002      	beq.n	8004cac <LSM6DSO_GYRO_Enable+0x36>
  {
    return LSM6DSO_ERROR;
 8004ca6:	f04f 33ff 	mov.w	r3, #4294967295
 8004caa:	e004      	b.n	8004cb6 <LSM6DSO_GYRO_Enable+0x40>
  }

  pObj->gyro_is_enabled = 1;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2201      	movs	r2, #1
 8004cb0:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32

  return LSM6DSO_OK;
 8004cb4:	2300      	movs	r3, #0
}
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	3708      	adds	r7, #8
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	bd80      	pop	{r7, pc}

08004cbe <LSM6DSO_GYRO_Disable>:
  * @brief  Disable the LSM6DSO gyroscope sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_Disable(LSM6DSO_Object_t *pObj)
{
 8004cbe:	b580      	push	{r7, lr}
 8004cc0:	b082      	sub	sp, #8
 8004cc2:	af00      	add	r7, sp, #0
 8004cc4:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->gyro_is_enabled == 0U)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d101      	bne.n	8004cd4 <LSM6DSO_GYRO_Disable+0x16>
  {
    return LSM6DSO_OK;
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	e01f      	b.n	8004d14 <LSM6DSO_GYRO_Disable+0x56>
  }

  /* Get current output data rate. */
  if (lsm6dso_gy_data_rate_get(&(pObj->Ctx), &pObj->gyro_odr) != LSM6DSO_OK)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	f103 0220 	add.w	r2, r3, #32
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	3334      	adds	r3, #52	; 0x34
 8004cde:	4619      	mov	r1, r3
 8004ce0:	4610      	mov	r0, r2
 8004ce2:	f001 f85f 	bl	8005da4 <lsm6dso_gy_data_rate_get>
 8004ce6:	4603      	mov	r3, r0
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d002      	beq.n	8004cf2 <LSM6DSO_GYRO_Disable+0x34>
  {
    return LSM6DSO_ERROR;
 8004cec:	f04f 33ff 	mov.w	r3, #4294967295
 8004cf0:	e010      	b.n	8004d14 <LSM6DSO_GYRO_Disable+0x56>
  }

  /* Output data rate selection - power down. */
  if (lsm6dso_gy_data_rate_set(&(pObj->Ctx), LSM6DSO_GY_ODR_OFF) != LSM6DSO_OK)
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	3320      	adds	r3, #32
 8004cf6:	2100      	movs	r1, #0
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	f000 ff57 	bl	8005bac <lsm6dso_gy_data_rate_set>
 8004cfe:	4603      	mov	r3, r0
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d002      	beq.n	8004d0a <LSM6DSO_GYRO_Disable+0x4c>
  {
    return LSM6DSO_ERROR;
 8004d04:	f04f 33ff 	mov.w	r3, #4294967295
 8004d08:	e004      	b.n	8004d14 <LSM6DSO_GYRO_Disable+0x56>
  }

  pObj->gyro_is_enabled = 0;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32

  return LSM6DSO_OK;
 8004d12:	2300      	movs	r3, #0
}
 8004d14:	4618      	mov	r0, r3
 8004d16:	3708      	adds	r7, #8
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	bd80      	pop	{r7, pc}

08004d1c <LSM6DSO_GYRO_GetSensitivity>:
  * @param  pObj the device pObj
  * @param  Sensitivity pointer
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_GetSensitivity(LSM6DSO_Object_t *pObj, float_t *Sensitivity)
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	b084      	sub	sp, #16
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
 8004d24:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO_OK;
 8004d26:	2300      	movs	r3, #0
 8004d28:	60fb      	str	r3, [r7, #12]
  lsm6dso_fs_g_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (lsm6dso_gy_full_scale_get(&(pObj->Ctx), &full_scale) != LSM6DSO_OK)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	3320      	adds	r3, #32
 8004d2e:	f107 020b 	add.w	r2, r7, #11
 8004d32:	4611      	mov	r1, r2
 8004d34:	4618      	mov	r0, r3
 8004d36:	f000 fef7 	bl	8005b28 <lsm6dso_gy_full_scale_get>
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d002      	beq.n	8004d46 <LSM6DSO_GYRO_GetSensitivity+0x2a>
  {
    return LSM6DSO_ERROR;
 8004d40:	f04f 33ff 	mov.w	r3, #4294967295
 8004d44:	e02d      	b.n	8004da2 <LSM6DSO_GYRO_GetSensitivity+0x86>
  }

  /* Store the sensitivity based on actual full scale. */
  switch (full_scale)
 8004d46:	7afb      	ldrb	r3, [r7, #11]
 8004d48:	2b06      	cmp	r3, #6
 8004d4a:	d825      	bhi.n	8004d98 <LSM6DSO_GYRO_GetSensitivity+0x7c>
 8004d4c:	a201      	add	r2, pc, #4	; (adr r2, 8004d54 <LSM6DSO_GYRO_GetSensitivity+0x38>)
 8004d4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d52:	bf00      	nop
 8004d54:	08004d79 	.word	0x08004d79
 8004d58:	08004d71 	.word	0x08004d71
 8004d5c:	08004d81 	.word	0x08004d81
 8004d60:	08004d99 	.word	0x08004d99
 8004d64:	08004d89 	.word	0x08004d89
 8004d68:	08004d99 	.word	0x08004d99
 8004d6c:	08004d91 	.word	0x08004d91
  {
    case LSM6DSO_125dps:
      *Sensitivity = LSM6DSO_GYRO_SENSITIVITY_FS_125DPS;
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	4a0e      	ldr	r2, [pc, #56]	; (8004dac <LSM6DSO_GYRO_GetSensitivity+0x90>)
 8004d74:	601a      	str	r2, [r3, #0]
      break;
 8004d76:	e013      	b.n	8004da0 <LSM6DSO_GYRO_GetSensitivity+0x84>

    case LSM6DSO_250dps:
      *Sensitivity = LSM6DSO_GYRO_SENSITIVITY_FS_250DPS;
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	4a0d      	ldr	r2, [pc, #52]	; (8004db0 <LSM6DSO_GYRO_GetSensitivity+0x94>)
 8004d7c:	601a      	str	r2, [r3, #0]
      break;
 8004d7e:	e00f      	b.n	8004da0 <LSM6DSO_GYRO_GetSensitivity+0x84>

    case LSM6DSO_500dps:
      *Sensitivity = LSM6DSO_GYRO_SENSITIVITY_FS_500DPS;
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	4a0c      	ldr	r2, [pc, #48]	; (8004db4 <LSM6DSO_GYRO_GetSensitivity+0x98>)
 8004d84:	601a      	str	r2, [r3, #0]
      break;
 8004d86:	e00b      	b.n	8004da0 <LSM6DSO_GYRO_GetSensitivity+0x84>

    case LSM6DSO_1000dps:
      *Sensitivity = LSM6DSO_GYRO_SENSITIVITY_FS_1000DPS;
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	4a0b      	ldr	r2, [pc, #44]	; (8004db8 <LSM6DSO_GYRO_GetSensitivity+0x9c>)
 8004d8c:	601a      	str	r2, [r3, #0]
      break;
 8004d8e:	e007      	b.n	8004da0 <LSM6DSO_GYRO_GetSensitivity+0x84>

    case LSM6DSO_2000dps:
      *Sensitivity = LSM6DSO_GYRO_SENSITIVITY_FS_2000DPS;
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	4a0a      	ldr	r2, [pc, #40]	; (8004dbc <LSM6DSO_GYRO_GetSensitivity+0xa0>)
 8004d94:	601a      	str	r2, [r3, #0]
      break;
 8004d96:	e003      	b.n	8004da0 <LSM6DSO_GYRO_GetSensitivity+0x84>

    default:
      ret = LSM6DSO_ERROR;
 8004d98:	f04f 33ff 	mov.w	r3, #4294967295
 8004d9c:	60fb      	str	r3, [r7, #12]
      break;
 8004d9e:	bf00      	nop
  }

  return ret;
 8004da0:	68fb      	ldr	r3, [r7, #12]
}
 8004da2:	4618      	mov	r0, r3
 8004da4:	3710      	adds	r7, #16
 8004da6:	46bd      	mov	sp, r7
 8004da8:	bd80      	pop	{r7, pc}
 8004daa:	bf00      	nop
 8004dac:	408c0000 	.word	0x408c0000
 8004db0:	410c0000 	.word	0x410c0000
 8004db4:	418c0000 	.word	0x418c0000
 8004db8:	420c0000 	.word	0x420c0000
 8004dbc:	428c0000 	.word	0x428c0000

08004dc0 <LSM6DSO_GYRO_GetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr pointer where the output data rate is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_GetOutputDataRate(LSM6DSO_Object_t *pObj, float_t *Odr)
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b084      	sub	sp, #16
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
 8004dc8:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO_OK;
 8004dca:	2300      	movs	r3, #0
 8004dcc:	60fb      	str	r3, [r7, #12]
  lsm6dso_odr_g_t odr_low_level;

  /* Get current output data rate. */
  if (lsm6dso_gy_data_rate_get(&(pObj->Ctx), &odr_low_level) != LSM6DSO_OK)
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	3320      	adds	r3, #32
 8004dd2:	f107 020b 	add.w	r2, r7, #11
 8004dd6:	4611      	mov	r1, r2
 8004dd8:	4618      	mov	r0, r3
 8004dda:	f000 ffe3 	bl	8005da4 <lsm6dso_gy_data_rate_get>
 8004dde:	4603      	mov	r3, r0
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d002      	beq.n	8004dea <LSM6DSO_GYRO_GetOutputDataRate+0x2a>
  {
    return LSM6DSO_ERROR;
 8004de4:	f04f 33ff 	mov.w	r3, #4294967295
 8004de8:	e04e      	b.n	8004e88 <LSM6DSO_GYRO_GetOutputDataRate+0xc8>
  }

  switch (odr_low_level)
 8004dea:	7afb      	ldrb	r3, [r7, #11]
 8004dec:	2b0a      	cmp	r3, #10
 8004dee:	d846      	bhi.n	8004e7e <LSM6DSO_GYRO_GetOutputDataRate+0xbe>
 8004df0:	a201      	add	r2, pc, #4	; (adr r2, 8004df8 <LSM6DSO_GYRO_GetOutputDataRate+0x38>)
 8004df2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004df6:	bf00      	nop
 8004df8:	08004e25 	.word	0x08004e25
 8004dfc:	08004e2f 	.word	0x08004e2f
 8004e00:	08004e37 	.word	0x08004e37
 8004e04:	08004e3f 	.word	0x08004e3f
 8004e08:	08004e47 	.word	0x08004e47
 8004e0c:	08004e4f 	.word	0x08004e4f
 8004e10:	08004e57 	.word	0x08004e57
 8004e14:	08004e5f 	.word	0x08004e5f
 8004e18:	08004e67 	.word	0x08004e67
 8004e1c:	08004e6f 	.word	0x08004e6f
 8004e20:	08004e77 	.word	0x08004e77
  {
    case LSM6DSO_GY_ODR_OFF:
      *Odr = 0.0f;
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	f04f 0200 	mov.w	r2, #0
 8004e2a:	601a      	str	r2, [r3, #0]
      break;
 8004e2c:	e02b      	b.n	8004e86 <LSM6DSO_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSO_GY_ODR_12Hz5:
      *Odr = 12.5f;
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	4a17      	ldr	r2, [pc, #92]	; (8004e90 <LSM6DSO_GYRO_GetOutputDataRate+0xd0>)
 8004e32:	601a      	str	r2, [r3, #0]
      break;
 8004e34:	e027      	b.n	8004e86 <LSM6DSO_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSO_GY_ODR_26Hz:
      *Odr = 26.0f;
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	4a16      	ldr	r2, [pc, #88]	; (8004e94 <LSM6DSO_GYRO_GetOutputDataRate+0xd4>)
 8004e3a:	601a      	str	r2, [r3, #0]
      break;
 8004e3c:	e023      	b.n	8004e86 <LSM6DSO_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSO_GY_ODR_52Hz:
      *Odr = 52.0f;
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	4a15      	ldr	r2, [pc, #84]	; (8004e98 <LSM6DSO_GYRO_GetOutputDataRate+0xd8>)
 8004e42:	601a      	str	r2, [r3, #0]
      break;
 8004e44:	e01f      	b.n	8004e86 <LSM6DSO_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSO_GY_ODR_104Hz:
      *Odr = 104.0f;
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	4a14      	ldr	r2, [pc, #80]	; (8004e9c <LSM6DSO_GYRO_GetOutputDataRate+0xdc>)
 8004e4a:	601a      	str	r2, [r3, #0]
      break;
 8004e4c:	e01b      	b.n	8004e86 <LSM6DSO_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSO_GY_ODR_208Hz:
      *Odr = 208.0f;
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	4a13      	ldr	r2, [pc, #76]	; (8004ea0 <LSM6DSO_GYRO_GetOutputDataRate+0xe0>)
 8004e52:	601a      	str	r2, [r3, #0]
      break;
 8004e54:	e017      	b.n	8004e86 <LSM6DSO_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSO_GY_ODR_417Hz:
      *Odr = 417.0f;
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	4a12      	ldr	r2, [pc, #72]	; (8004ea4 <LSM6DSO_GYRO_GetOutputDataRate+0xe4>)
 8004e5a:	601a      	str	r2, [r3, #0]
      break;
 8004e5c:	e013      	b.n	8004e86 <LSM6DSO_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSO_GY_ODR_833Hz:
      *Odr = 833.0f;
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	4a11      	ldr	r2, [pc, #68]	; (8004ea8 <LSM6DSO_GYRO_GetOutputDataRate+0xe8>)
 8004e62:	601a      	str	r2, [r3, #0]
      break;
 8004e64:	e00f      	b.n	8004e86 <LSM6DSO_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSO_GY_ODR_1667Hz:
      *Odr = 1667.0f;
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	4a10      	ldr	r2, [pc, #64]	; (8004eac <LSM6DSO_GYRO_GetOutputDataRate+0xec>)
 8004e6a:	601a      	str	r2, [r3, #0]
      break;
 8004e6c:	e00b      	b.n	8004e86 <LSM6DSO_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSO_GY_ODR_3333Hz:
      *Odr = 3333.0f;
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	4a0f      	ldr	r2, [pc, #60]	; (8004eb0 <LSM6DSO_GYRO_GetOutputDataRate+0xf0>)
 8004e72:	601a      	str	r2, [r3, #0]
      break;
 8004e74:	e007      	b.n	8004e86 <LSM6DSO_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSO_GY_ODR_6667Hz:
      *Odr = 6667.0f;
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	4a0e      	ldr	r2, [pc, #56]	; (8004eb4 <LSM6DSO_GYRO_GetOutputDataRate+0xf4>)
 8004e7a:	601a      	str	r2, [r3, #0]
      break;
 8004e7c:	e003      	b.n	8004e86 <LSM6DSO_GYRO_GetOutputDataRate+0xc6>

    default:
      ret = LSM6DSO_ERROR;
 8004e7e:	f04f 33ff 	mov.w	r3, #4294967295
 8004e82:	60fb      	str	r3, [r7, #12]
      break;
 8004e84:	bf00      	nop
  }

  return ret;
 8004e86:	68fb      	ldr	r3, [r7, #12]
}
 8004e88:	4618      	mov	r0, r3
 8004e8a:	3710      	adds	r7, #16
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	bd80      	pop	{r7, pc}
 8004e90:	41480000 	.word	0x41480000
 8004e94:	41d00000 	.word	0x41d00000
 8004e98:	42500000 	.word	0x42500000
 8004e9c:	42d00000 	.word	0x42d00000
 8004ea0:	43500000 	.word	0x43500000
 8004ea4:	43d08000 	.word	0x43d08000
 8004ea8:	44504000 	.word	0x44504000
 8004eac:	44d06000 	.word	0x44d06000
 8004eb0:	45505000 	.word	0x45505000
 8004eb4:	45d05800 	.word	0x45d05800

08004eb8 <LSM6DSO_GYRO_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_SetOutputDataRate(LSM6DSO_Object_t *pObj, float_t Odr)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b082      	sub	sp, #8
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
 8004ec0:	ed87 0a00 	vstr	s0, [r7]
  return LSM6DSO_GYRO_SetOutputDataRate_With_Mode(pObj, Odr, LSM6DSO_GYRO_HIGH_PERFORMANCE_MODE);
 8004ec4:	2100      	movs	r1, #0
 8004ec6:	ed97 0a00 	vldr	s0, [r7]
 8004eca:	6878      	ldr	r0, [r7, #4]
 8004ecc:	f000 f806 	bl	8004edc <LSM6DSO_GYRO_SetOutputDataRate_With_Mode>
 8004ed0:	4603      	mov	r3, r0
}
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	3708      	adds	r7, #8
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	bd80      	pop	{r7, pc}
	...

08004edc <LSM6DSO_GYRO_SetOutputDataRate_With_Mode>:
  * @param  Mode the gyroscope operating mode
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_SetOutputDataRate_With_Mode(LSM6DSO_Object_t *pObj, float_t Odr,
                                                 LSM6DSO_GYRO_Operating_Mode_t Mode)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b088      	sub	sp, #32
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	60f8      	str	r0, [r7, #12]
 8004ee4:	ed87 0a02 	vstr	s0, [r7, #8]
 8004ee8:	460b      	mov	r3, r1
 8004eea:	71fb      	strb	r3, [r7, #7]
  int32_t ret = LSM6DSO_OK;
 8004eec:	2300      	movs	r3, #0
 8004eee:	61fb      	str	r3, [r7, #28]
  float_t newOdr = Odr;
 8004ef0:	68bb      	ldr	r3, [r7, #8]
 8004ef2:	61bb      	str	r3, [r7, #24]

  switch (Mode)
 8004ef4:	79fb      	ldrb	r3, [r7, #7]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d002      	beq.n	8004f00 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x24>
 8004efa:	2b01      	cmp	r3, #1
 8004efc:	d028      	beq.n	8004f50 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x74>
 8004efe:	e05c      	b.n	8004fba <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xde>
    case LSM6DSO_GYRO_HIGH_PERFORMANCE_MODE:
    {
      /* We must uncheck Low Power bit if it is enabled */
      lsm6dso_ctrl7_g_t val1;

      if (lsm6dso_read_reg(&(pObj->Ctx), LSM6DSO_CTRL7_G, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	f103 0020 	add.w	r0, r3, #32
 8004f06:	f107 0214 	add.w	r2, r7, #20
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	2116      	movs	r1, #22
 8004f0e:	f000 fbf3 	bl	80056f8 <lsm6dso_read_reg>
 8004f12:	4603      	mov	r3, r0
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d002      	beq.n	8004f1e <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x42>
      {
        return LSM6DSO_ERROR;
 8004f18:	f04f 33ff 	mov.w	r3, #4294967295
 8004f1c:	e06c      	b.n	8004ff8 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x11c>
      }

      if (val1.g_hm_mode != 0U)
 8004f1e:	7d3b      	ldrb	r3, [r7, #20]
 8004f20:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8004f24:	b2db      	uxtb	r3, r3
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d04b      	beq.n	8004fc2 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xe6>
      {
        val1.g_hm_mode = 0U;
 8004f2a:	7d3b      	ldrb	r3, [r7, #20]
 8004f2c:	f36f 13c7 	bfc	r3, #7, #1
 8004f30:	753b      	strb	r3, [r7, #20]
        if (lsm6dso_write_reg(&(pObj->Ctx), LSM6DSO_CTRL7_G, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	f103 0020 	add.w	r0, r3, #32
 8004f38:	f107 0214 	add.w	r2, r7, #20
 8004f3c:	2301      	movs	r3, #1
 8004f3e:	2116      	movs	r1, #22
 8004f40:	f000 fbf2 	bl	8005728 <lsm6dso_write_reg>
 8004f44:	4603      	mov	r3, r0
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d03b      	beq.n	8004fc2 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xe6>
        {
          return LSM6DSO_ERROR;
 8004f4a:	f04f 33ff 	mov.w	r3, #4294967295
 8004f4e:	e053      	b.n	8004ff8 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x11c>
    case LSM6DSO_GYRO_LOW_POWER_NORMAL_MODE:
    {
      /* We must check the Low Power bit if it is unchecked */
      lsm6dso_ctrl7_g_t val1;

      if (lsm6dso_read_reg(&(pObj->Ctx), LSM6DSO_CTRL7_G, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	f103 0020 	add.w	r0, r3, #32
 8004f56:	f107 0210 	add.w	r2, r7, #16
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	2116      	movs	r1, #22
 8004f5e:	f000 fbcb 	bl	80056f8 <lsm6dso_read_reg>
 8004f62:	4603      	mov	r3, r0
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d002      	beq.n	8004f6e <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x92>
      {
        return LSM6DSO_ERROR;
 8004f68:	f04f 33ff 	mov.w	r3, #4294967295
 8004f6c:	e044      	b.n	8004ff8 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x11c>
      }

      if (val1.g_hm_mode == 0U)
 8004f6e:	7c3b      	ldrb	r3, [r7, #16]
 8004f70:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8004f74:	b2db      	uxtb	r3, r3
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d112      	bne.n	8004fa0 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xc4>
      {
        val1.g_hm_mode = 1U;
 8004f7a:	7c3b      	ldrb	r3, [r7, #16]
 8004f7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004f80:	743b      	strb	r3, [r7, #16]
        if (lsm6dso_write_reg(&(pObj->Ctx), LSM6DSO_CTRL7_G, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	f103 0020 	add.w	r0, r3, #32
 8004f88:	f107 0210 	add.w	r2, r7, #16
 8004f8c:	2301      	movs	r3, #1
 8004f8e:	2116      	movs	r1, #22
 8004f90:	f000 fbca 	bl	8005728 <lsm6dso_write_reg>
 8004f94:	4603      	mov	r3, r0
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d002      	beq.n	8004fa0 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xc4>
        {
          return LSM6DSO_ERROR;
 8004f9a:	f04f 33ff 	mov.w	r3, #4294967295
 8004f9e:	e02b      	b.n	8004ff8 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x11c>
        }
      }

      /* Now we need to limit the ODR to 208 Hz if it is higher */
      if (newOdr > 208.0f)
 8004fa0:	edd7 7a06 	vldr	s15, [r7, #24]
 8004fa4:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8005000 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x124>
 8004fa8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004fac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fb0:	dc00      	bgt.n	8004fb4 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xd8>
      {
        newOdr = 208.0f;
      }
      break;
 8004fb2:	e007      	b.n	8004fc4 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xe8>
        newOdr = 208.0f;
 8004fb4:	4b13      	ldr	r3, [pc, #76]	; (8005004 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x128>)
 8004fb6:	61bb      	str	r3, [r7, #24]
 8004fb8:	e004      	b.n	8004fc4 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xe8>
    }
    default:
      ret = LSM6DSO_ERROR;
 8004fba:	f04f 33ff 	mov.w	r3, #4294967295
 8004fbe:	61fb      	str	r3, [r7, #28]
      break;
 8004fc0:	e000      	b.n	8004fc4 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xe8>
      break;
 8004fc2:	bf00      	nop
  }

  if (ret == LSM6DSO_ERROR)
 8004fc4:	69fb      	ldr	r3, [r7, #28]
 8004fc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fca:	d102      	bne.n	8004fd2 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xf6>
  {
    return LSM6DSO_ERROR;
 8004fcc:	f04f 33ff 	mov.w	r3, #4294967295
 8004fd0:	e012      	b.n	8004ff8 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x11c>
  }

  if (pObj->gyro_is_enabled == 1U)
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8004fd8:	2b01      	cmp	r3, #1
 8004fda:	d106      	bne.n	8004fea <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x10e>
  {
    ret = LSM6DSO_GYRO_SetOutputDataRate_When_Enabled(pObj, newOdr);
 8004fdc:	ed97 0a06 	vldr	s0, [r7, #24]
 8004fe0:	68f8      	ldr	r0, [r7, #12]
 8004fe2:	f000 fa45 	bl	8005470 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled>
 8004fe6:	61f8      	str	r0, [r7, #28]
 8004fe8:	e005      	b.n	8004ff6 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x11a>
  }
  else
  {
    ret = LSM6DSO_GYRO_SetOutputDataRate_When_Disabled(pObj, newOdr);
 8004fea:	ed97 0a06 	vldr	s0, [r7, #24]
 8004fee:	68f8      	ldr	r0, [r7, #12]
 8004ff0:	f000 faca 	bl	8005588 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled>
 8004ff4:	61f8      	str	r0, [r7, #28]
  }

  return ret;
 8004ff6:	69fb      	ldr	r3, [r7, #28]
}
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	3720      	adds	r7, #32
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	bd80      	pop	{r7, pc}
 8005000:	43500000 	.word	0x43500000
 8005004:	43500000 	.word	0x43500000

08005008 <LSM6DSO_GYRO_GetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale pointer where the full scale is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_GetFullScale(LSM6DSO_Object_t *pObj, int32_t  *FullScale)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b084      	sub	sp, #16
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
 8005010:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO_OK;
 8005012:	2300      	movs	r3, #0
 8005014:	60fb      	str	r3, [r7, #12]
  lsm6dso_fs_g_t fs_low_level;

  /* Read actual full scale selection from sensor. */
  if (lsm6dso_gy_full_scale_get(&(pObj->Ctx), &fs_low_level) != LSM6DSO_OK)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	3320      	adds	r3, #32
 800501a:	f107 020b 	add.w	r2, r7, #11
 800501e:	4611      	mov	r1, r2
 8005020:	4618      	mov	r0, r3
 8005022:	f000 fd81 	bl	8005b28 <lsm6dso_gy_full_scale_get>
 8005026:	4603      	mov	r3, r0
 8005028:	2b00      	cmp	r3, #0
 800502a:	d002      	beq.n	8005032 <LSM6DSO_GYRO_GetFullScale+0x2a>
  {
    return LSM6DSO_ERROR;
 800502c:	f04f 33ff 	mov.w	r3, #4294967295
 8005030:	e030      	b.n	8005094 <LSM6DSO_GYRO_GetFullScale+0x8c>
  }

  switch (fs_low_level)
 8005032:	7afb      	ldrb	r3, [r7, #11]
 8005034:	2b06      	cmp	r3, #6
 8005036:	d828      	bhi.n	800508a <LSM6DSO_GYRO_GetFullScale+0x82>
 8005038:	a201      	add	r2, pc, #4	; (adr r2, 8005040 <LSM6DSO_GYRO_GetFullScale+0x38>)
 800503a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800503e:	bf00      	nop
 8005040:	08005065 	.word	0x08005065
 8005044:	0800505d 	.word	0x0800505d
 8005048:	0800506d 	.word	0x0800506d
 800504c:	0800508b 	.word	0x0800508b
 8005050:	08005077 	.word	0x08005077
 8005054:	0800508b 	.word	0x0800508b
 8005058:	08005081 	.word	0x08005081
  {
    case LSM6DSO_125dps:
      *FullScale =  125;
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	227d      	movs	r2, #125	; 0x7d
 8005060:	601a      	str	r2, [r3, #0]
      break;
 8005062:	e016      	b.n	8005092 <LSM6DSO_GYRO_GetFullScale+0x8a>

    case LSM6DSO_250dps:
      *FullScale =  250;
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	22fa      	movs	r2, #250	; 0xfa
 8005068:	601a      	str	r2, [r3, #0]
      break;
 800506a:	e012      	b.n	8005092 <LSM6DSO_GYRO_GetFullScale+0x8a>

    case LSM6DSO_500dps:
      *FullScale =  500;
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8005072:	601a      	str	r2, [r3, #0]
      break;
 8005074:	e00d      	b.n	8005092 <LSM6DSO_GYRO_GetFullScale+0x8a>

    case LSM6DSO_1000dps:
      *FullScale = 1000;
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800507c:	601a      	str	r2, [r3, #0]
      break;
 800507e:	e008      	b.n	8005092 <LSM6DSO_GYRO_GetFullScale+0x8a>

    case LSM6DSO_2000dps:
      *FullScale = 2000;
 8005080:	683b      	ldr	r3, [r7, #0]
 8005082:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8005086:	601a      	str	r2, [r3, #0]
      break;
 8005088:	e003      	b.n	8005092 <LSM6DSO_GYRO_GetFullScale+0x8a>

    default:
      ret = LSM6DSO_ERROR;
 800508a:	f04f 33ff 	mov.w	r3, #4294967295
 800508e:	60fb      	str	r3, [r7, #12]
      break;
 8005090:	bf00      	nop
  }

  return ret;
 8005092:	68fb      	ldr	r3, [r7, #12]
}
 8005094:	4618      	mov	r0, r3
 8005096:	3710      	adds	r7, #16
 8005098:	46bd      	mov	sp, r7
 800509a:	bd80      	pop	{r7, pc}

0800509c <LSM6DSO_GYRO_SetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale the functional full scale to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_SetFullScale(LSM6DSO_Object_t *pObj, int32_t FullScale)
{
 800509c:	b580      	push	{r7, lr}
 800509e:	b084      	sub	sp, #16
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
 80050a4:	6039      	str	r1, [r7, #0]
  lsm6dso_fs_g_t new_fs;

  new_fs = (FullScale <= 125)  ? LSM6DSO_125dps
           : (FullScale <= 250)  ? LSM6DSO_250dps
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	2b7d      	cmp	r3, #125	; 0x7d
 80050aa:	dd12      	ble.n	80050d2 <LSM6DSO_GYRO_SetFullScale+0x36>
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	2bfa      	cmp	r3, #250	; 0xfa
 80050b0:	dd0d      	ble.n	80050ce <LSM6DSO_GYRO_SetFullScale+0x32>
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80050b8:	dd07      	ble.n	80050ca <LSM6DSO_GYRO_SetFullScale+0x2e>
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80050c0:	dc01      	bgt.n	80050c6 <LSM6DSO_GYRO_SetFullScale+0x2a>
 80050c2:	2304      	movs	r3, #4
 80050c4:	e006      	b.n	80050d4 <LSM6DSO_GYRO_SetFullScale+0x38>
 80050c6:	2306      	movs	r3, #6
 80050c8:	e004      	b.n	80050d4 <LSM6DSO_GYRO_SetFullScale+0x38>
 80050ca:	2302      	movs	r3, #2
 80050cc:	e002      	b.n	80050d4 <LSM6DSO_GYRO_SetFullScale+0x38>
 80050ce:	2300      	movs	r3, #0
 80050d0:	e000      	b.n	80050d4 <LSM6DSO_GYRO_SetFullScale+0x38>
 80050d2:	2301      	movs	r3, #1
  new_fs = (FullScale <= 125)  ? LSM6DSO_125dps
 80050d4:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 500)  ? LSM6DSO_500dps
           : (FullScale <= 1000) ? LSM6DSO_1000dps
           :                       LSM6DSO_2000dps;

  if (lsm6dso_gy_full_scale_set(&(pObj->Ctx), new_fs) != LSM6DSO_OK)
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	3320      	adds	r3, #32
 80050da:	7bfa      	ldrb	r2, [r7, #15]
 80050dc:	4611      	mov	r1, r2
 80050de:	4618      	mov	r0, r3
 80050e0:	f000 fcfc 	bl	8005adc <lsm6dso_gy_full_scale_set>
 80050e4:	4603      	mov	r3, r0
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d002      	beq.n	80050f0 <LSM6DSO_GYRO_SetFullScale+0x54>
  {
    return LSM6DSO_ERROR;
 80050ea:	f04f 33ff 	mov.w	r3, #4294967295
 80050ee:	e000      	b.n	80050f2 <LSM6DSO_GYRO_SetFullScale+0x56>
  }

  return LSM6DSO_OK;
 80050f0:	2300      	movs	r3, #0
}
 80050f2:	4618      	mov	r0, r3
 80050f4:	3710      	adds	r7, #16
 80050f6:	46bd      	mov	sp, r7
 80050f8:	bd80      	pop	{r7, pc}

080050fa <LSM6DSO_GYRO_GetAxesRaw>:
  * @param  pObj the device pObj
  * @param  Value pointer where the raw values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_GetAxesRaw(LSM6DSO_Object_t *pObj, LSM6DSO_AxesRaw_t *Value)
{
 80050fa:	b580      	push	{r7, lr}
 80050fc:	b084      	sub	sp, #16
 80050fe:	af00      	add	r7, sp, #0
 8005100:	6078      	str	r0, [r7, #4]
 8005102:	6039      	str	r1, [r7, #0]
  lsm6dso_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (lsm6dso_angular_rate_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSO_OK)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	3320      	adds	r3, #32
 8005108:	f107 0208 	add.w	r2, r7, #8
 800510c:	4611      	mov	r1, r2
 800510e:	4618      	mov	r0, r3
 8005110:	f000 fed0 	bl	8005eb4 <lsm6dso_angular_rate_raw_get>
 8005114:	4603      	mov	r3, r0
 8005116:	2b00      	cmp	r3, #0
 8005118:	d002      	beq.n	8005120 <LSM6DSO_GYRO_GetAxesRaw+0x26>
  {
    return LSM6DSO_ERROR;
 800511a:	f04f 33ff 	mov.w	r3, #4294967295
 800511e:	e00c      	b.n	800513a <LSM6DSO_GYRO_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 8005120:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 8005128:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 8005130:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	809a      	strh	r2, [r3, #4]

  return LSM6DSO_OK;
 8005138:	2300      	movs	r3, #0
}
 800513a:	4618      	mov	r0, r3
 800513c:	3710      	adds	r7, #16
 800513e:	46bd      	mov	sp, r7
 8005140:	bd80      	pop	{r7, pc}

08005142 <LSM6DSO_GYRO_GetAxes>:
  * @param  pObj the device pObj
  * @param  AngularRate pointer where the values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_GetAxes(LSM6DSO_Object_t *pObj, LSM6DSO_Axes_t *AngularRate)
{
 8005142:	b580      	push	{r7, lr}
 8005144:	b086      	sub	sp, #24
 8005146:	af00      	add	r7, sp, #0
 8005148:	6078      	str	r0, [r7, #4]
 800514a:	6039      	str	r1, [r7, #0]
  lsm6dso_axis3bit16_t data_raw;
  float_t sensitivity;

  /* Read raw data values. */
  if (lsm6dso_angular_rate_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSO_OK)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	3320      	adds	r3, #32
 8005150:	f107 0210 	add.w	r2, r7, #16
 8005154:	4611      	mov	r1, r2
 8005156:	4618      	mov	r0, r3
 8005158:	f000 feac 	bl	8005eb4 <lsm6dso_angular_rate_raw_get>
 800515c:	4603      	mov	r3, r0
 800515e:	2b00      	cmp	r3, #0
 8005160:	d002      	beq.n	8005168 <LSM6DSO_GYRO_GetAxes+0x26>
  {
    return LSM6DSO_ERROR;
 8005162:	f04f 33ff 	mov.w	r3, #4294967295
 8005166:	e03c      	b.n	80051e2 <LSM6DSO_GYRO_GetAxes+0xa0>
  }

  /* Get LSM6DSO actual sensitivity. */
  if (LSM6DSO_GYRO_GetSensitivity(pObj, &sensitivity) != LSM6DSO_OK)
 8005168:	f107 030c 	add.w	r3, r7, #12
 800516c:	4619      	mov	r1, r3
 800516e:	6878      	ldr	r0, [r7, #4]
 8005170:	f7ff fdd4 	bl	8004d1c <LSM6DSO_GYRO_GetSensitivity>
 8005174:	4603      	mov	r3, r0
 8005176:	2b00      	cmp	r3, #0
 8005178:	d002      	beq.n	8005180 <LSM6DSO_GYRO_GetAxes+0x3e>
  {
    return LSM6DSO_ERROR;
 800517a:	f04f 33ff 	mov.w	r3, #4294967295
 800517e:	e030      	b.n	80051e2 <LSM6DSO_GYRO_GetAxes+0xa0>
  }

  /* Calculate the data. */
  AngularRate->x = (int32_t)((float_t)((float_t)data_raw.i16bit[0] * sensitivity));
 8005180:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8005184:	ee07 3a90 	vmov	s15, r3
 8005188:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800518c:	edd7 7a03 	vldr	s15, [r7, #12]
 8005190:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005194:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005198:	ee17 2a90 	vmov	r2, s15
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	601a      	str	r2, [r3, #0]
  AngularRate->y = (int32_t)((float_t)((float_t)data_raw.i16bit[1] * sensitivity));
 80051a0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80051a4:	ee07 3a90 	vmov	s15, r3
 80051a8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80051ac:	edd7 7a03 	vldr	s15, [r7, #12]
 80051b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80051b4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80051b8:	ee17 2a90 	vmov	r2, s15
 80051bc:	683b      	ldr	r3, [r7, #0]
 80051be:	605a      	str	r2, [r3, #4]
  AngularRate->z = (int32_t)((float_t)((float_t)data_raw.i16bit[2] * sensitivity));
 80051c0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80051c4:	ee07 3a90 	vmov	s15, r3
 80051c8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80051cc:	edd7 7a03 	vldr	s15, [r7, #12]
 80051d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80051d4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80051d8:	ee17 2a90 	vmov	r2, s15
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	609a      	str	r2, [r3, #8]

  return LSM6DSO_OK;
 80051e0:	2300      	movs	r3, #0
}
 80051e2:	4618      	mov	r0, r3
 80051e4:	3718      	adds	r7, #24
 80051e6:	46bd      	mov	sp, r7
 80051e8:	bd80      	pop	{r7, pc}

080051ea <LSM6DSO_Write_Reg>:
  * @param  Reg address to be written
  * @param  Data value to be written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_Write_Reg(LSM6DSO_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 80051ea:	b580      	push	{r7, lr}
 80051ec:	b082      	sub	sp, #8
 80051ee:	af00      	add	r7, sp, #0
 80051f0:	6078      	str	r0, [r7, #4]
 80051f2:	460b      	mov	r3, r1
 80051f4:	70fb      	strb	r3, [r7, #3]
 80051f6:	4613      	mov	r3, r2
 80051f8:	70bb      	strb	r3, [r7, #2]
  if (lsm6dso_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LSM6DSO_OK)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	f103 0020 	add.w	r0, r3, #32
 8005200:	1cba      	adds	r2, r7, #2
 8005202:	78f9      	ldrb	r1, [r7, #3]
 8005204:	2301      	movs	r3, #1
 8005206:	f000 fa8f 	bl	8005728 <lsm6dso_write_reg>
 800520a:	4603      	mov	r3, r0
 800520c:	2b00      	cmp	r3, #0
 800520e:	d002      	beq.n	8005216 <LSM6DSO_Write_Reg+0x2c>
  {
    return LSM6DSO_ERROR;
 8005210:	f04f 33ff 	mov.w	r3, #4294967295
 8005214:	e000      	b.n	8005218 <LSM6DSO_Write_Reg+0x2e>
  }

  return LSM6DSO_OK;
 8005216:	2300      	movs	r3, #0
}
 8005218:	4618      	mov	r0, r3
 800521a:	3708      	adds	r7, #8
 800521c:	46bd      	mov	sp, r7
 800521e:	bd80      	pop	{r7, pc}

08005220 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSO_ACC_SetOutputDataRate_When_Enabled(LSM6DSO_Object_t *pObj, float_t Odr)
{
 8005220:	b580      	push	{r7, lr}
 8005222:	b084      	sub	sp, #16
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
 8005228:	ed87 0a00 	vstr	s0, [r7]
  lsm6dso_odr_xl_t new_odr;

  new_odr = (Odr <=    1.6f) ? LSM6DSO_XL_ODR_1Hz6
            : (Odr <=   12.5f) ? LSM6DSO_XL_ODR_12Hz5
 800522c:	edd7 7a00 	vldr	s15, [r7]
 8005230:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 8005330 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x110>
 8005234:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005238:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800523c:	d801      	bhi.n	8005242 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x22>
 800523e:	230b      	movs	r3, #11
 8005240:	e063      	b.n	800530a <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 8005242:	edd7 7a00 	vldr	s15, [r7]
 8005246:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 800524a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800524e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005252:	d801      	bhi.n	8005258 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x38>
 8005254:	2301      	movs	r3, #1
 8005256:	e058      	b.n	800530a <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 8005258:	edd7 7a00 	vldr	s15, [r7]
 800525c:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 8005260:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005264:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005268:	d801      	bhi.n	800526e <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x4e>
 800526a:	2302      	movs	r3, #2
 800526c:	e04d      	b.n	800530a <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 800526e:	edd7 7a00 	vldr	s15, [r7]
 8005272:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8005334 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x114>
 8005276:	eef4 7ac7 	vcmpe.f32	s15, s14
 800527a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800527e:	d801      	bhi.n	8005284 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x64>
 8005280:	2303      	movs	r3, #3
 8005282:	e042      	b.n	800530a <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 8005284:	edd7 7a00 	vldr	s15, [r7]
 8005288:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8005338 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x118>
 800528c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005290:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005294:	d801      	bhi.n	800529a <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x7a>
 8005296:	2304      	movs	r3, #4
 8005298:	e037      	b.n	800530a <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 800529a:	edd7 7a00 	vldr	s15, [r7]
 800529e:	ed9f 7a27 	vldr	s14, [pc, #156]	; 800533c <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x11c>
 80052a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80052a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052aa:	d801      	bhi.n	80052b0 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x90>
 80052ac:	2305      	movs	r3, #5
 80052ae:	e02c      	b.n	800530a <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 80052b0:	edd7 7a00 	vldr	s15, [r7]
 80052b4:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8005340 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x120>
 80052b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80052bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052c0:	d801      	bhi.n	80052c6 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xa6>
 80052c2:	2306      	movs	r3, #6
 80052c4:	e021      	b.n	800530a <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 80052c6:	edd7 7a00 	vldr	s15, [r7]
 80052ca:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8005344 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x124>
 80052ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80052d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052d6:	d801      	bhi.n	80052dc <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xbc>
 80052d8:	2307      	movs	r3, #7
 80052da:	e016      	b.n	800530a <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 80052dc:	edd7 7a00 	vldr	s15, [r7]
 80052e0:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8005348 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x128>
 80052e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80052e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052ec:	d801      	bhi.n	80052f2 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xd2>
 80052ee:	2308      	movs	r3, #8
 80052f0:	e00b      	b.n	800530a <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 80052f2:	edd7 7a00 	vldr	s15, [r7]
 80052f6:	ed9f 7a15 	vldr	s14, [pc, #84]	; 800534c <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x12c>
 80052fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80052fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005302:	d801      	bhi.n	8005308 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xe8>
 8005304:	2309      	movs	r3, #9
 8005306:	e000      	b.n	800530a <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 8005308:	230a      	movs	r3, #10
  new_odr = (Odr <=    1.6f) ? LSM6DSO_XL_ODR_1Hz6
 800530a:	73fb      	strb	r3, [r7, #15]
            : (Odr <= 1667.0f) ? LSM6DSO_XL_ODR_1667Hz
            : (Odr <= 3333.0f) ? LSM6DSO_XL_ODR_3333Hz
            :                    LSM6DSO_XL_ODR_6667Hz;

  /* Output data rate selection. */
  if (lsm6dso_xl_data_rate_set(&(pObj->Ctx), new_odr) != LSM6DSO_OK)
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	3320      	adds	r3, #32
 8005310:	7bfa      	ldrb	r2, [r7, #15]
 8005312:	4611      	mov	r1, r2
 8005314:	4618      	mov	r0, r3
 8005316:	f000 fa7d 	bl	8005814 <lsm6dso_xl_data_rate_set>
 800531a:	4603      	mov	r3, r0
 800531c:	2b00      	cmp	r3, #0
 800531e:	d002      	beq.n	8005326 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x106>
  {
    return LSM6DSO_ERROR;
 8005320:	f04f 33ff 	mov.w	r3, #4294967295
 8005324:	e000      	b.n	8005328 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x108>
  }

  return LSM6DSO_OK;
 8005326:	2300      	movs	r3, #0
}
 8005328:	4618      	mov	r0, r3
 800532a:	3710      	adds	r7, #16
 800532c:	46bd      	mov	sp, r7
 800532e:	bd80      	pop	{r7, pc}
 8005330:	3fcccccd 	.word	0x3fcccccd
 8005334:	42500000 	.word	0x42500000
 8005338:	42d00000 	.word	0x42d00000
 800533c:	43500000 	.word	0x43500000
 8005340:	43d08000 	.word	0x43d08000
 8005344:	44504000 	.word	0x44504000
 8005348:	44d06000 	.word	0x44d06000
 800534c:	45505000 	.word	0x45505000

08005350 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSO_ACC_SetOutputDataRate_When_Disabled(LSM6DSO_Object_t *pObj, float_t Odr)
{
 8005350:	b480      	push	{r7}
 8005352:	b083      	sub	sp, #12
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
 8005358:	ed87 0a00 	vstr	s0, [r7]
  pObj->acc_odr = (Odr <=    1.6f) ? LSM6DSO_XL_ODR_1Hz6
                  : (Odr <=   12.5f) ? LSM6DSO_XL_ODR_12Hz5
 800535c:	edd7 7a00 	vldr	s15, [r7]
 8005360:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8005450 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x100>
 8005364:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005368:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800536c:	d801      	bhi.n	8005372 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x22>
 800536e:	230b      	movs	r3, #11
 8005370:	e063      	b.n	800543a <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 8005372:	edd7 7a00 	vldr	s15, [r7]
 8005376:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 800537a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800537e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005382:	d801      	bhi.n	8005388 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x38>
 8005384:	2301      	movs	r3, #1
 8005386:	e058      	b.n	800543a <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 8005388:	edd7 7a00 	vldr	s15, [r7]
 800538c:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 8005390:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005394:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005398:	d801      	bhi.n	800539e <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x4e>
 800539a:	2302      	movs	r3, #2
 800539c:	e04d      	b.n	800543a <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 800539e:	edd7 7a00 	vldr	s15, [r7]
 80053a2:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8005454 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x104>
 80053a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80053aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053ae:	d801      	bhi.n	80053b4 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x64>
 80053b0:	2303      	movs	r3, #3
 80053b2:	e042      	b.n	800543a <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 80053b4:	edd7 7a00 	vldr	s15, [r7]
 80053b8:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8005458 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x108>
 80053bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80053c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053c4:	d801      	bhi.n	80053ca <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x7a>
 80053c6:	2304      	movs	r3, #4
 80053c8:	e037      	b.n	800543a <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 80053ca:	edd7 7a00 	vldr	s15, [r7]
 80053ce:	ed9f 7a23 	vldr	s14, [pc, #140]	; 800545c <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x10c>
 80053d2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80053d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053da:	d801      	bhi.n	80053e0 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x90>
 80053dc:	2305      	movs	r3, #5
 80053de:	e02c      	b.n	800543a <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 80053e0:	edd7 7a00 	vldr	s15, [r7]
 80053e4:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8005460 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x110>
 80053e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80053ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053f0:	d801      	bhi.n	80053f6 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xa6>
 80053f2:	2306      	movs	r3, #6
 80053f4:	e021      	b.n	800543a <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 80053f6:	edd7 7a00 	vldr	s15, [r7]
 80053fa:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8005464 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x114>
 80053fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005402:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005406:	d801      	bhi.n	800540c <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xbc>
 8005408:	2307      	movs	r3, #7
 800540a:	e016      	b.n	800543a <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 800540c:	edd7 7a00 	vldr	s15, [r7]
 8005410:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8005468 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x118>
 8005414:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005418:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800541c:	d801      	bhi.n	8005422 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xd2>
 800541e:	2308      	movs	r3, #8
 8005420:	e00b      	b.n	800543a <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 8005422:	edd7 7a00 	vldr	s15, [r7]
 8005426:	ed9f 7a11 	vldr	s14, [pc, #68]	; 800546c <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x11c>
 800542a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800542e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005432:	d801      	bhi.n	8005438 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xe8>
 8005434:	2309      	movs	r3, #9
 8005436:	e000      	b.n	800543a <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 8005438:	230a      	movs	r3, #10
  pObj->acc_odr = (Odr <=    1.6f) ? LSM6DSO_XL_ODR_1Hz6
 800543a:	687a      	ldr	r2, [r7, #4]
 800543c:	f882 3033 	strb.w	r3, [r2, #51]	; 0x33
                  : (Odr <=  833.0f) ? LSM6DSO_XL_ODR_833Hz
                  : (Odr <= 1667.0f) ? LSM6DSO_XL_ODR_1667Hz
                  : (Odr <= 3333.0f) ? LSM6DSO_XL_ODR_3333Hz
                  :                    LSM6DSO_XL_ODR_6667Hz;

  return LSM6DSO_OK;
 8005440:	2300      	movs	r3, #0
}
 8005442:	4618      	mov	r0, r3
 8005444:	370c      	adds	r7, #12
 8005446:	46bd      	mov	sp, r7
 8005448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544c:	4770      	bx	lr
 800544e:	bf00      	nop
 8005450:	3fcccccd 	.word	0x3fcccccd
 8005454:	42500000 	.word	0x42500000
 8005458:	42d00000 	.word	0x42d00000
 800545c:	43500000 	.word	0x43500000
 8005460:	43d08000 	.word	0x43d08000
 8005464:	44504000 	.word	0x44504000
 8005468:	44d06000 	.word	0x44d06000
 800546c:	45505000 	.word	0x45505000

08005470 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSO_GYRO_SetOutputDataRate_When_Enabled(LSM6DSO_Object_t *pObj, float_t Odr)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b084      	sub	sp, #16
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
 8005478:	ed87 0a00 	vstr	s0, [r7]
  lsm6dso_odr_g_t new_odr;

  new_odr = (Odr <=   12.5f) ? LSM6DSO_GY_ODR_12Hz5
            : (Odr <=   26.0f) ? LSM6DSO_GY_ODR_26Hz
 800547c:	edd7 7a00 	vldr	s15, [r7]
 8005480:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8005484:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005488:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800548c:	d801      	bhi.n	8005492 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x22>
 800548e:	2301      	movs	r3, #1
 8005490:	e058      	b.n	8005544 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8005492:	edd7 7a00 	vldr	s15, [r7]
 8005496:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 800549a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800549e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054a2:	d801      	bhi.n	80054a8 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x38>
 80054a4:	2302      	movs	r3, #2
 80054a6:	e04d      	b.n	8005544 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 80054a8:	edd7 7a00 	vldr	s15, [r7]
 80054ac:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 800556c <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xfc>
 80054b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80054b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054b8:	d801      	bhi.n	80054be <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x4e>
 80054ba:	2303      	movs	r3, #3
 80054bc:	e042      	b.n	8005544 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 80054be:	edd7 7a00 	vldr	s15, [r7]
 80054c2:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8005570 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x100>
 80054c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80054ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054ce:	d801      	bhi.n	80054d4 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x64>
 80054d0:	2304      	movs	r3, #4
 80054d2:	e037      	b.n	8005544 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 80054d4:	edd7 7a00 	vldr	s15, [r7]
 80054d8:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8005574 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x104>
 80054dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80054e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054e4:	d801      	bhi.n	80054ea <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x7a>
 80054e6:	2305      	movs	r3, #5
 80054e8:	e02c      	b.n	8005544 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 80054ea:	edd7 7a00 	vldr	s15, [r7]
 80054ee:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8005578 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x108>
 80054f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80054f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054fa:	d801      	bhi.n	8005500 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x90>
 80054fc:	2306      	movs	r3, #6
 80054fe:	e021      	b.n	8005544 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8005500:	edd7 7a00 	vldr	s15, [r7]
 8005504:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800557c <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x10c>
 8005508:	eef4 7ac7 	vcmpe.f32	s15, s14
 800550c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005510:	d801      	bhi.n	8005516 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xa6>
 8005512:	2307      	movs	r3, #7
 8005514:	e016      	b.n	8005544 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8005516:	edd7 7a00 	vldr	s15, [r7]
 800551a:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8005580 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x110>
 800551e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005522:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005526:	d801      	bhi.n	800552c <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xbc>
 8005528:	2308      	movs	r3, #8
 800552a:	e00b      	b.n	8005544 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 800552c:	edd7 7a00 	vldr	s15, [r7]
 8005530:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8005584 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x114>
 8005534:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005538:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800553c:	d801      	bhi.n	8005542 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd2>
 800553e:	2309      	movs	r3, #9
 8005540:	e000      	b.n	8005544 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8005542:	230a      	movs	r3, #10
  new_odr = (Odr <=   12.5f) ? LSM6DSO_GY_ODR_12Hz5
 8005544:	73fb      	strb	r3, [r7, #15]
            : (Odr <= 1667.0f) ? LSM6DSO_GY_ODR_1667Hz
            : (Odr <= 3333.0f) ? LSM6DSO_GY_ODR_3333Hz
            :                    LSM6DSO_GY_ODR_6667Hz;

  /* Output data rate selection. */
  if (lsm6dso_gy_data_rate_set(&(pObj->Ctx), new_odr) != LSM6DSO_OK)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	3320      	adds	r3, #32
 800554a:	7bfa      	ldrb	r2, [r7, #15]
 800554c:	4611      	mov	r1, r2
 800554e:	4618      	mov	r0, r3
 8005550:	f000 fb2c 	bl	8005bac <lsm6dso_gy_data_rate_set>
 8005554:	4603      	mov	r3, r0
 8005556:	2b00      	cmp	r3, #0
 8005558:	d002      	beq.n	8005560 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xf0>
  {
    return LSM6DSO_ERROR;
 800555a:	f04f 33ff 	mov.w	r3, #4294967295
 800555e:	e000      	b.n	8005562 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xf2>
  }

  return LSM6DSO_OK;
 8005560:	2300      	movs	r3, #0
}
 8005562:	4618      	mov	r0, r3
 8005564:	3710      	adds	r7, #16
 8005566:	46bd      	mov	sp, r7
 8005568:	bd80      	pop	{r7, pc}
 800556a:	bf00      	nop
 800556c:	42500000 	.word	0x42500000
 8005570:	42d00000 	.word	0x42d00000
 8005574:	43500000 	.word	0x43500000
 8005578:	43d08000 	.word	0x43d08000
 800557c:	44504000 	.word	0x44504000
 8005580:	44d06000 	.word	0x44d06000
 8005584:	45505000 	.word	0x45505000

08005588 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSO_GYRO_SetOutputDataRate_When_Disabled(LSM6DSO_Object_t *pObj, float_t Odr)
{
 8005588:	b480      	push	{r7}
 800558a:	b083      	sub	sp, #12
 800558c:	af00      	add	r7, sp, #0
 800558e:	6078      	str	r0, [r7, #4]
 8005590:	ed87 0a00 	vstr	s0, [r7]
  pObj->gyro_odr = (Odr <=   12.5f) ? LSM6DSO_GY_ODR_12Hz5
                   : (Odr <=   26.0f) ? LSM6DSO_GY_ODR_26Hz
 8005594:	edd7 7a00 	vldr	s15, [r7]
 8005598:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 800559c:	eef4 7ac7 	vcmpe.f32	s15, s14
 80055a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055a4:	d801      	bhi.n	80055aa <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0x22>
 80055a6:	2301      	movs	r3, #1
 80055a8:	e058      	b.n	800565c <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 80055aa:	edd7 7a00 	vldr	s15, [r7]
 80055ae:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 80055b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80055b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055ba:	d801      	bhi.n	80055c0 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0x38>
 80055bc:	2302      	movs	r3, #2
 80055be:	e04d      	b.n	800565c <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 80055c0:	edd7 7a00 	vldr	s15, [r7]
 80055c4:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8005670 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xe8>
 80055c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80055cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055d0:	d801      	bhi.n	80055d6 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0x4e>
 80055d2:	2303      	movs	r3, #3
 80055d4:	e042      	b.n	800565c <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 80055d6:	edd7 7a00 	vldr	s15, [r7]
 80055da:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8005674 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xec>
 80055de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80055e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055e6:	d801      	bhi.n	80055ec <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0x64>
 80055e8:	2304      	movs	r3, #4
 80055ea:	e037      	b.n	800565c <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 80055ec:	edd7 7a00 	vldr	s15, [r7]
 80055f0:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8005678 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xf0>
 80055f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80055f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055fc:	d801      	bhi.n	8005602 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0x7a>
 80055fe:	2305      	movs	r3, #5
 8005600:	e02c      	b.n	800565c <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8005602:	edd7 7a00 	vldr	s15, [r7]
 8005606:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800567c <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xf4>
 800560a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800560e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005612:	d801      	bhi.n	8005618 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0x90>
 8005614:	2306      	movs	r3, #6
 8005616:	e021      	b.n	800565c <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8005618:	edd7 7a00 	vldr	s15, [r7]
 800561c:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8005680 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xf8>
 8005620:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005624:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005628:	d801      	bhi.n	800562e <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xa6>
 800562a:	2307      	movs	r3, #7
 800562c:	e016      	b.n	800565c <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 800562e:	edd7 7a00 	vldr	s15, [r7]
 8005632:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8005684 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xfc>
 8005636:	eef4 7ac7 	vcmpe.f32	s15, s14
 800563a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800563e:	d801      	bhi.n	8005644 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xbc>
 8005640:	2308      	movs	r3, #8
 8005642:	e00b      	b.n	800565c <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8005644:	edd7 7a00 	vldr	s15, [r7]
 8005648:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8005688 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0x100>
 800564c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005650:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005654:	d801      	bhi.n	800565a <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd2>
 8005656:	2309      	movs	r3, #9
 8005658:	e000      	b.n	800565c <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 800565a:	230a      	movs	r3, #10
  pObj->gyro_odr = (Odr <=   12.5f) ? LSM6DSO_GY_ODR_12Hz5
 800565c:	687a      	ldr	r2, [r7, #4]
 800565e:	f882 3034 	strb.w	r3, [r2, #52]	; 0x34
                   : (Odr <=  833.0f) ? LSM6DSO_GY_ODR_833Hz
                   : (Odr <= 1667.0f) ? LSM6DSO_GY_ODR_1667Hz
                   : (Odr <= 3333.0f) ? LSM6DSO_GY_ODR_3333Hz
                   :                    LSM6DSO_GY_ODR_6667Hz;

  return LSM6DSO_OK;
 8005662:	2300      	movs	r3, #0
}
 8005664:	4618      	mov	r0, r3
 8005666:	370c      	adds	r7, #12
 8005668:	46bd      	mov	sp, r7
 800566a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566e:	4770      	bx	lr
 8005670:	42500000 	.word	0x42500000
 8005674:	42d00000 	.word	0x42d00000
 8005678:	43500000 	.word	0x43500000
 800567c:	43d08000 	.word	0x43d08000
 8005680:	44504000 	.word	0x44504000
 8005684:	44d06000 	.word	0x44d06000
 8005688:	45505000 	.word	0x45505000

0800568c <ReadRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 800568c:	b590      	push	{r4, r7, lr}
 800568e:	b087      	sub	sp, #28
 8005690:	af00      	add	r7, sp, #0
 8005692:	60f8      	str	r0, [r7, #12]
 8005694:	607a      	str	r2, [r7, #4]
 8005696:	461a      	mov	r2, r3
 8005698:	460b      	mov	r3, r1
 800569a:	72fb      	strb	r3, [r7, #11]
 800569c:	4613      	mov	r3, r2
 800569e:	813b      	strh	r3, [r7, #8]
  LSM6DSO_Object_t *pObj = (LSM6DSO_Object_t *)Handle;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 80056a4:	697b      	ldr	r3, [r7, #20]
 80056a6:	695c      	ldr	r4, [r3, #20]
 80056a8:	697b      	ldr	r3, [r7, #20]
 80056aa:	7b1b      	ldrb	r3, [r3, #12]
 80056ac:	b298      	uxth	r0, r3
 80056ae:	7afb      	ldrb	r3, [r7, #11]
 80056b0:	b299      	uxth	r1, r3
 80056b2:	893b      	ldrh	r3, [r7, #8]
 80056b4:	687a      	ldr	r2, [r7, #4]
 80056b6:	47a0      	blx	r4
 80056b8:	4603      	mov	r3, r0
}
 80056ba:	4618      	mov	r0, r3
 80056bc:	371c      	adds	r7, #28
 80056be:	46bd      	mov	sp, r7
 80056c0:	bd90      	pop	{r4, r7, pc}

080056c2 <WriteRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 80056c2:	b590      	push	{r4, r7, lr}
 80056c4:	b087      	sub	sp, #28
 80056c6:	af00      	add	r7, sp, #0
 80056c8:	60f8      	str	r0, [r7, #12]
 80056ca:	607a      	str	r2, [r7, #4]
 80056cc:	461a      	mov	r2, r3
 80056ce:	460b      	mov	r3, r1
 80056d0:	72fb      	strb	r3, [r7, #11]
 80056d2:	4613      	mov	r3, r2
 80056d4:	813b      	strh	r3, [r7, #8]
  LSM6DSO_Object_t *pObj = (LSM6DSO_Object_t *)Handle;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 80056da:	697b      	ldr	r3, [r7, #20]
 80056dc:	691c      	ldr	r4, [r3, #16]
 80056de:	697b      	ldr	r3, [r7, #20]
 80056e0:	7b1b      	ldrb	r3, [r3, #12]
 80056e2:	b298      	uxth	r0, r3
 80056e4:	7afb      	ldrb	r3, [r7, #11]
 80056e6:	b299      	uxth	r1, r3
 80056e8:	893b      	ldrh	r3, [r7, #8]
 80056ea:	687a      	ldr	r2, [r7, #4]
 80056ec:	47a0      	blx	r4
 80056ee:	4603      	mov	r3, r0
}
 80056f0:	4618      	mov	r0, r3
 80056f2:	371c      	adds	r7, #28
 80056f4:	46bd      	mov	sp, r7
 80056f6:	bd90      	pop	{r4, r7, pc}

080056f8 <lsm6dso_read_reg>:
  *
  */
int32_t __weak lsm6dso_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                uint8_t *data,
                                uint16_t len)
{
 80056f8:	b590      	push	{r4, r7, lr}
 80056fa:	b087      	sub	sp, #28
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	60f8      	str	r0, [r7, #12]
 8005700:	607a      	str	r2, [r7, #4]
 8005702:	461a      	mov	r2, r3
 8005704:	460b      	mov	r3, r1
 8005706:	72fb      	strb	r3, [r7, #11]
 8005708:	4613      	mov	r3, r2
 800570a:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	685c      	ldr	r4, [r3, #4]
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	68d8      	ldr	r0, [r3, #12]
 8005714:	893b      	ldrh	r3, [r7, #8]
 8005716:	7af9      	ldrb	r1, [r7, #11]
 8005718:	687a      	ldr	r2, [r7, #4]
 800571a:	47a0      	blx	r4
 800571c:	6178      	str	r0, [r7, #20]

  return ret;
 800571e:	697b      	ldr	r3, [r7, #20]
}
 8005720:	4618      	mov	r0, r3
 8005722:	371c      	adds	r7, #28
 8005724:	46bd      	mov	sp, r7
 8005726:	bd90      	pop	{r4, r7, pc}

08005728 <lsm6dso_write_reg>:
  *
  */
int32_t __weak lsm6dso_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                 uint8_t *data,
                                 uint16_t len)
{
 8005728:	b590      	push	{r4, r7, lr}
 800572a:	b087      	sub	sp, #28
 800572c:	af00      	add	r7, sp, #0
 800572e:	60f8      	str	r0, [r7, #12]
 8005730:	607a      	str	r2, [r7, #4]
 8005732:	461a      	mov	r2, r3
 8005734:	460b      	mov	r3, r1
 8005736:	72fb      	strb	r3, [r7, #11]
 8005738:	4613      	mov	r3, r2
 800573a:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681c      	ldr	r4, [r3, #0]
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	68d8      	ldr	r0, [r3, #12]
 8005744:	893b      	ldrh	r3, [r7, #8]
 8005746:	7af9      	ldrb	r1, [r7, #11]
 8005748:	687a      	ldr	r2, [r7, #4]
 800574a:	47a0      	blx	r4
 800574c:	6178      	str	r0, [r7, #20]

  return ret;
 800574e:	697b      	ldr	r3, [r7, #20]
}
 8005750:	4618      	mov	r0, r3
 8005752:	371c      	adds	r7, #28
 8005754:	46bd      	mov	sp, r7
 8005756:	bd90      	pop	{r4, r7, pc}

08005758 <lsm6dso_xl_full_scale_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_xl_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dso_fs_xl_t val)
{
 8005758:	b580      	push	{r7, lr}
 800575a:	b084      	sub	sp, #16
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
 8005760:	460b      	mov	r3, r1
 8005762:	70fb      	strb	r3, [r7, #3]
  lsm6dso_ctrl1_xl_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 8005764:	f107 0208 	add.w	r2, r7, #8
 8005768:	2301      	movs	r3, #1
 800576a:	2110      	movs	r1, #16
 800576c:	6878      	ldr	r0, [r7, #4]
 800576e:	f7ff ffc3 	bl	80056f8 <lsm6dso_read_reg>
 8005772:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	2b00      	cmp	r3, #0
 8005778:	d10f      	bne.n	800579a <lsm6dso_xl_full_scale_set+0x42>
  {
    reg.fs_xl = (uint8_t) val;
 800577a:	78fb      	ldrb	r3, [r7, #3]
 800577c:	f003 0303 	and.w	r3, r3, #3
 8005780:	b2da      	uxtb	r2, r3
 8005782:	7a3b      	ldrb	r3, [r7, #8]
 8005784:	f362 0383 	bfi	r3, r2, #2, #2
 8005788:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 800578a:	f107 0208 	add.w	r2, r7, #8
 800578e:	2301      	movs	r3, #1
 8005790:	2110      	movs	r1, #16
 8005792:	6878      	ldr	r0, [r7, #4]
 8005794:	f7ff ffc8 	bl	8005728 <lsm6dso_write_reg>
 8005798:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800579a:	68fb      	ldr	r3, [r7, #12]
}
 800579c:	4618      	mov	r0, r3
 800579e:	3710      	adds	r7, #16
 80057a0:	46bd      	mov	sp, r7
 80057a2:	bd80      	pop	{r7, pc}

080057a4 <lsm6dso_xl_full_scale_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_xl_full_scale_get(stmdev_ctx_t *ctx,
                                  lsm6dso_fs_xl_t *val)
{
 80057a4:	b580      	push	{r7, lr}
 80057a6:	b084      	sub	sp, #16
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]
 80057ac:	6039      	str	r1, [r7, #0]
  lsm6dso_ctrl1_xl_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 80057ae:	f107 0208 	add.w	r2, r7, #8
 80057b2:	2301      	movs	r3, #1
 80057b4:	2110      	movs	r1, #16
 80057b6:	6878      	ldr	r0, [r7, #4]
 80057b8:	f7ff ff9e 	bl	80056f8 <lsm6dso_read_reg>
 80057bc:	60f8      	str	r0, [r7, #12]

  switch (reg.fs_xl)
 80057be:	7a3b      	ldrb	r3, [r7, #8]
 80057c0:	f3c3 0381 	ubfx	r3, r3, #2, #2
 80057c4:	b2db      	uxtb	r3, r3
 80057c6:	2b03      	cmp	r3, #3
 80057c8:	d81a      	bhi.n	8005800 <lsm6dso_xl_full_scale_get+0x5c>
 80057ca:	a201      	add	r2, pc, #4	; (adr r2, 80057d0 <lsm6dso_xl_full_scale_get+0x2c>)
 80057cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057d0:	080057e1 	.word	0x080057e1
 80057d4:	080057e9 	.word	0x080057e9
 80057d8:	080057f1 	.word	0x080057f1
 80057dc:	080057f9 	.word	0x080057f9
  {
    case LSM6DSO_2g:
      *val = LSM6DSO_2g;
 80057e0:	683b      	ldr	r3, [r7, #0]
 80057e2:	2200      	movs	r2, #0
 80057e4:	701a      	strb	r2, [r3, #0]
      break;
 80057e6:	e00f      	b.n	8005808 <lsm6dso_xl_full_scale_get+0x64>

    case LSM6DSO_16g:
      *val = LSM6DSO_16g;
 80057e8:	683b      	ldr	r3, [r7, #0]
 80057ea:	2201      	movs	r2, #1
 80057ec:	701a      	strb	r2, [r3, #0]
      break;
 80057ee:	e00b      	b.n	8005808 <lsm6dso_xl_full_scale_get+0x64>

    case LSM6DSO_4g:
      *val = LSM6DSO_4g;
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	2202      	movs	r2, #2
 80057f4:	701a      	strb	r2, [r3, #0]
      break;
 80057f6:	e007      	b.n	8005808 <lsm6dso_xl_full_scale_get+0x64>

    case LSM6DSO_8g:
      *val = LSM6DSO_8g;
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	2203      	movs	r2, #3
 80057fc:	701a      	strb	r2, [r3, #0]
      break;
 80057fe:	e003      	b.n	8005808 <lsm6dso_xl_full_scale_get+0x64>

    default:
      *val = LSM6DSO_2g;
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	2200      	movs	r2, #0
 8005804:	701a      	strb	r2, [r3, #0]
      break;
 8005806:	bf00      	nop
  }

  return ret;
 8005808:	68fb      	ldr	r3, [r7, #12]
}
 800580a:	4618      	mov	r0, r3
 800580c:	3710      	adds	r7, #16
 800580e:	46bd      	mov	sp, r7
 8005810:	bd80      	pop	{r7, pc}
 8005812:	bf00      	nop

08005814 <lsm6dso_xl_data_rate_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_xl_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dso_odr_xl_t val)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b086      	sub	sp, #24
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
 800581c:	460b      	mov	r3, r1
 800581e:	70fb      	strb	r3, [r7, #3]
  lsm6dso_odr_xl_t odr_xl =  val;
 8005820:	78fb      	ldrb	r3, [r7, #3]
 8005822:	75fb      	strb	r3, [r7, #23]
  lsm6dso_fsm_odr_t fsm_odr;
  lsm6dso_ctrl1_xl_t reg;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dso_fsm_enable_get(ctx, &fsm_enable);
 8005824:	f107 030c 	add.w	r3, r7, #12
 8005828:	4619      	mov	r1, r3
 800582a:	6878      	ldr	r0, [r7, #4]
 800582c:	f000 fca1 	bl	8006172 <lsm6dso_fsm_enable_get>
 8005830:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 8005832:	693b      	ldr	r3, [r7, #16]
 8005834:	2b00      	cmp	r3, #0
 8005836:	f040 80c4 	bne.w	80059c2 <lsm6dso_xl_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 800583a:	7b3b      	ldrb	r3, [r7, #12]
 800583c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005840:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8005842:	7b3b      	ldrb	r3, [r7, #12]
 8005844:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8005848:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 800584a:	4313      	orrs	r3, r2
 800584c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 800584e:	7b3b      	ldrb	r3, [r7, #12]
 8005850:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8005854:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8005856:	4313      	orrs	r3, r2
 8005858:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 800585a:	7b3b      	ldrb	r3, [r7, #12]
 800585c:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8005860:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8005862:	4313      	orrs	r3, r2
 8005864:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8005866:	7b3b      	ldrb	r3, [r7, #12]
 8005868:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800586c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 800586e:	4313      	orrs	r3, r2
 8005870:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8005872:	7b3b      	ldrb	r3, [r7, #12]
 8005874:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8005878:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 800587a:	4313      	orrs	r3, r2
 800587c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 800587e:	7b3b      	ldrb	r3, [r7, #12]
 8005880:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8005884:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8005886:	4313      	orrs	r3, r2
 8005888:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 800588a:	7b3b      	ldrb	r3, [r7, #12]
 800588c:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8005890:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8005892:	4313      	orrs	r3, r2
 8005894:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8005896:	7b7b      	ldrb	r3, [r7, #13]
 8005898:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800589c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 800589e:	4313      	orrs	r3, r2
 80058a0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 80058a2:	7b7b      	ldrb	r3, [r7, #13]
 80058a4:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80058a8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 80058aa:	4313      	orrs	r3, r2
 80058ac:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 80058ae:	7b7b      	ldrb	r3, [r7, #13]
 80058b0:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80058b4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 80058b6:	4313      	orrs	r3, r2
 80058b8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 80058ba:	7b7b      	ldrb	r3, [r7, #13]
 80058bc:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80058c0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 80058c2:	4313      	orrs	r3, r2
 80058c4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 80058c6:	7b7b      	ldrb	r3, [r7, #13]
 80058c8:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80058cc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 80058ce:	4313      	orrs	r3, r2
 80058d0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 80058d2:	7b7b      	ldrb	r3, [r7, #13]
 80058d4:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80058d8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 80058da:	4313      	orrs	r3, r2
 80058dc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 80058de:	7b7b      	ldrb	r3, [r7, #13]
 80058e0:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80058e4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 80058e6:	4313      	orrs	r3, r2
 80058e8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 80058ea:	7b7b      	ldrb	r3, [r7, #13]
 80058ec:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80058f0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 80058f2:	4313      	orrs	r3, r2
 80058f4:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 80058f6:	2b01      	cmp	r3, #1
 80058f8:	d163      	bne.n	80059c2 <lsm6dso_xl_data_rate_set+0x1ae>
    {
      ret =  lsm6dso_fsm_data_rate_get(ctx, &fsm_odr);
 80058fa:	f107 030b 	add.w	r3, r7, #11
 80058fe:	4619      	mov	r1, r3
 8005900:	6878      	ldr	r0, [r7, #4]
 8005902:	f000 fc57 	bl	80061b4 <lsm6dso_fsm_data_rate_get>
 8005906:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 8005908:	693b      	ldr	r3, [r7, #16]
 800590a:	2b00      	cmp	r3, #0
 800590c:	d159      	bne.n	80059c2 <lsm6dso_xl_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 800590e:	7afb      	ldrb	r3, [r7, #11]
 8005910:	2b03      	cmp	r3, #3
 8005912:	d853      	bhi.n	80059bc <lsm6dso_xl_data_rate_set+0x1a8>
 8005914:	a201      	add	r2, pc, #4	; (adr r2, 800591c <lsm6dso_xl_data_rate_set+0x108>)
 8005916:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800591a:	bf00      	nop
 800591c:	0800592d 	.word	0x0800592d
 8005920:	0800593f 	.word	0x0800593f
 8005924:	0800595d 	.word	0x0800595d
 8005928:	08005987 	.word	0x08005987
        {
          case LSM6DSO_ODR_FSM_12Hz5:
            if (val == LSM6DSO_XL_ODR_OFF)
 800592c:	78fb      	ldrb	r3, [r7, #3]
 800592e:	2b00      	cmp	r3, #0
 8005930:	d102      	bne.n	8005938 <lsm6dso_xl_data_rate_set+0x124>
            {
              odr_xl = LSM6DSO_XL_ODR_12Hz5;
 8005932:	2301      	movs	r3, #1
 8005934:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8005936:	e045      	b.n	80059c4 <lsm6dso_xl_data_rate_set+0x1b0>
              odr_xl = val;
 8005938:	78fb      	ldrb	r3, [r7, #3]
 800593a:	75fb      	strb	r3, [r7, #23]
            break;
 800593c:	e042      	b.n	80059c4 <lsm6dso_xl_data_rate_set+0x1b0>

          case LSM6DSO_ODR_FSM_26Hz:
            if (val == LSM6DSO_XL_ODR_OFF)
 800593e:	78fb      	ldrb	r3, [r7, #3]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d102      	bne.n	800594a <lsm6dso_xl_data_rate_set+0x136>
            {
              odr_xl = LSM6DSO_XL_ODR_26Hz;
 8005944:	2302      	movs	r3, #2
 8005946:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8005948:	e03c      	b.n	80059c4 <lsm6dso_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSO_XL_ODR_12Hz5)
 800594a:	78fb      	ldrb	r3, [r7, #3]
 800594c:	2b01      	cmp	r3, #1
 800594e:	d102      	bne.n	8005956 <lsm6dso_xl_data_rate_set+0x142>
              odr_xl = LSM6DSO_XL_ODR_26Hz;
 8005950:	2302      	movs	r3, #2
 8005952:	75fb      	strb	r3, [r7, #23]
            break;
 8005954:	e036      	b.n	80059c4 <lsm6dso_xl_data_rate_set+0x1b0>
              odr_xl = val;
 8005956:	78fb      	ldrb	r3, [r7, #3]
 8005958:	75fb      	strb	r3, [r7, #23]
            break;
 800595a:	e033      	b.n	80059c4 <lsm6dso_xl_data_rate_set+0x1b0>

          case LSM6DSO_ODR_FSM_52Hz:
            if (val == LSM6DSO_XL_ODR_OFF)
 800595c:	78fb      	ldrb	r3, [r7, #3]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d102      	bne.n	8005968 <lsm6dso_xl_data_rate_set+0x154>
            {
              odr_xl = LSM6DSO_XL_ODR_52Hz;
 8005962:	2303      	movs	r3, #3
 8005964:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8005966:	e02d      	b.n	80059c4 <lsm6dso_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSO_XL_ODR_12Hz5)
 8005968:	78fb      	ldrb	r3, [r7, #3]
 800596a:	2b01      	cmp	r3, #1
 800596c:	d102      	bne.n	8005974 <lsm6dso_xl_data_rate_set+0x160>
              odr_xl = LSM6DSO_XL_ODR_52Hz;
 800596e:	2303      	movs	r3, #3
 8005970:	75fb      	strb	r3, [r7, #23]
            break;
 8005972:	e027      	b.n	80059c4 <lsm6dso_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSO_XL_ODR_26Hz)
 8005974:	78fb      	ldrb	r3, [r7, #3]
 8005976:	2b02      	cmp	r3, #2
 8005978:	d102      	bne.n	8005980 <lsm6dso_xl_data_rate_set+0x16c>
              odr_xl = LSM6DSO_XL_ODR_52Hz;
 800597a:	2303      	movs	r3, #3
 800597c:	75fb      	strb	r3, [r7, #23]
            break;
 800597e:	e021      	b.n	80059c4 <lsm6dso_xl_data_rate_set+0x1b0>
              odr_xl = val;
 8005980:	78fb      	ldrb	r3, [r7, #3]
 8005982:	75fb      	strb	r3, [r7, #23]
            break;
 8005984:	e01e      	b.n	80059c4 <lsm6dso_xl_data_rate_set+0x1b0>

          case LSM6DSO_ODR_FSM_104Hz:
            if (val == LSM6DSO_XL_ODR_OFF)
 8005986:	78fb      	ldrb	r3, [r7, #3]
 8005988:	2b00      	cmp	r3, #0
 800598a:	d102      	bne.n	8005992 <lsm6dso_xl_data_rate_set+0x17e>
            {
              odr_xl = LSM6DSO_XL_ODR_104Hz;
 800598c:	2304      	movs	r3, #4
 800598e:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8005990:	e018      	b.n	80059c4 <lsm6dso_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSO_XL_ODR_12Hz5)
 8005992:	78fb      	ldrb	r3, [r7, #3]
 8005994:	2b01      	cmp	r3, #1
 8005996:	d102      	bne.n	800599e <lsm6dso_xl_data_rate_set+0x18a>
              odr_xl = LSM6DSO_XL_ODR_104Hz;
 8005998:	2304      	movs	r3, #4
 800599a:	75fb      	strb	r3, [r7, #23]
            break;
 800599c:	e012      	b.n	80059c4 <lsm6dso_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSO_XL_ODR_26Hz)
 800599e:	78fb      	ldrb	r3, [r7, #3]
 80059a0:	2b02      	cmp	r3, #2
 80059a2:	d102      	bne.n	80059aa <lsm6dso_xl_data_rate_set+0x196>
              odr_xl = LSM6DSO_XL_ODR_104Hz;
 80059a4:	2304      	movs	r3, #4
 80059a6:	75fb      	strb	r3, [r7, #23]
            break;
 80059a8:	e00c      	b.n	80059c4 <lsm6dso_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSO_XL_ODR_52Hz)
 80059aa:	78fb      	ldrb	r3, [r7, #3]
 80059ac:	2b03      	cmp	r3, #3
 80059ae:	d102      	bne.n	80059b6 <lsm6dso_xl_data_rate_set+0x1a2>
              odr_xl = LSM6DSO_XL_ODR_104Hz;
 80059b0:	2304      	movs	r3, #4
 80059b2:	75fb      	strb	r3, [r7, #23]
            break;
 80059b4:	e006      	b.n	80059c4 <lsm6dso_xl_data_rate_set+0x1b0>
              odr_xl = val;
 80059b6:	78fb      	ldrb	r3, [r7, #3]
 80059b8:	75fb      	strb	r3, [r7, #23]
            break;
 80059ba:	e003      	b.n	80059c4 <lsm6dso_xl_data_rate_set+0x1b0>

          default:
            odr_xl = val;
 80059bc:	78fb      	ldrb	r3, [r7, #3]
 80059be:	75fb      	strb	r3, [r7, #23]
            break;
 80059c0:	e000      	b.n	80059c4 <lsm6dso_xl_data_rate_set+0x1b0>
        }
      }
 80059c2:	bf00      	nop
    }
  }

  if (ret == 0)
 80059c4:	693b      	ldr	r3, [r7, #16]
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d107      	bne.n	80059da <lsm6dso_xl_data_rate_set+0x1c6>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 80059ca:	f107 0208 	add.w	r2, r7, #8
 80059ce:	2301      	movs	r3, #1
 80059d0:	2110      	movs	r1, #16
 80059d2:	6878      	ldr	r0, [r7, #4]
 80059d4:	f7ff fe90 	bl	80056f8 <lsm6dso_read_reg>
 80059d8:	6138      	str	r0, [r7, #16]
  }

  if (ret == 0)
 80059da:	693b      	ldr	r3, [r7, #16]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d10f      	bne.n	8005a00 <lsm6dso_xl_data_rate_set+0x1ec>
  {
    reg.odr_xl = (uint8_t) odr_xl;
 80059e0:	7dfb      	ldrb	r3, [r7, #23]
 80059e2:	f003 030f 	and.w	r3, r3, #15
 80059e6:	b2da      	uxtb	r2, r3
 80059e8:	7a3b      	ldrb	r3, [r7, #8]
 80059ea:	f362 1307 	bfi	r3, r2, #4, #4
 80059ee:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 80059f0:	f107 0208 	add.w	r2, r7, #8
 80059f4:	2301      	movs	r3, #1
 80059f6:	2110      	movs	r1, #16
 80059f8:	6878      	ldr	r0, [r7, #4]
 80059fa:	f7ff fe95 	bl	8005728 <lsm6dso_write_reg>
 80059fe:	6138      	str	r0, [r7, #16]
  }

  return ret;
 8005a00:	693b      	ldr	r3, [r7, #16]
}
 8005a02:	4618      	mov	r0, r3
 8005a04:	3718      	adds	r7, #24
 8005a06:	46bd      	mov	sp, r7
 8005a08:	bd80      	pop	{r7, pc}
 8005a0a:	bf00      	nop

08005a0c <lsm6dso_xl_data_rate_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_xl_data_rate_get(stmdev_ctx_t *ctx,
                                 lsm6dso_odr_xl_t *val)
{
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	b084      	sub	sp, #16
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
 8005a14:	6039      	str	r1, [r7, #0]
  lsm6dso_ctrl1_xl_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 8005a16:	f107 0208 	add.w	r2, r7, #8
 8005a1a:	2301      	movs	r3, #1
 8005a1c:	2110      	movs	r1, #16
 8005a1e:	6878      	ldr	r0, [r7, #4]
 8005a20:	f7ff fe6a 	bl	80056f8 <lsm6dso_read_reg>
 8005a24:	60f8      	str	r0, [r7, #12]

  switch (reg.odr_xl)
 8005a26:	7a3b      	ldrb	r3, [r7, #8]
 8005a28:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8005a2c:	b2db      	uxtb	r3, r3
 8005a2e:	2b0b      	cmp	r3, #11
 8005a30:	d84a      	bhi.n	8005ac8 <lsm6dso_xl_data_rate_get+0xbc>
 8005a32:	a201      	add	r2, pc, #4	; (adr r2, 8005a38 <lsm6dso_xl_data_rate_get+0x2c>)
 8005a34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a38:	08005a69 	.word	0x08005a69
 8005a3c:	08005a71 	.word	0x08005a71
 8005a40:	08005a79 	.word	0x08005a79
 8005a44:	08005a81 	.word	0x08005a81
 8005a48:	08005a89 	.word	0x08005a89
 8005a4c:	08005a91 	.word	0x08005a91
 8005a50:	08005a99 	.word	0x08005a99
 8005a54:	08005aa1 	.word	0x08005aa1
 8005a58:	08005aa9 	.word	0x08005aa9
 8005a5c:	08005ab1 	.word	0x08005ab1
 8005a60:	08005ab9 	.word	0x08005ab9
 8005a64:	08005ac1 	.word	0x08005ac1
  {
    case LSM6DSO_XL_ODR_OFF:
      *val = LSM6DSO_XL_ODR_OFF;
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	701a      	strb	r2, [r3, #0]
      break;
 8005a6e:	e02f      	b.n	8005ad0 <lsm6dso_xl_data_rate_get+0xc4>

    case LSM6DSO_XL_ODR_12Hz5:
      *val = LSM6DSO_XL_ODR_12Hz5;
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	2201      	movs	r2, #1
 8005a74:	701a      	strb	r2, [r3, #0]
      break;
 8005a76:	e02b      	b.n	8005ad0 <lsm6dso_xl_data_rate_get+0xc4>

    case LSM6DSO_XL_ODR_26Hz:
      *val = LSM6DSO_XL_ODR_26Hz;
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	2202      	movs	r2, #2
 8005a7c:	701a      	strb	r2, [r3, #0]
      break;
 8005a7e:	e027      	b.n	8005ad0 <lsm6dso_xl_data_rate_get+0xc4>

    case LSM6DSO_XL_ODR_52Hz:
      *val = LSM6DSO_XL_ODR_52Hz;
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	2203      	movs	r2, #3
 8005a84:	701a      	strb	r2, [r3, #0]
      break;
 8005a86:	e023      	b.n	8005ad0 <lsm6dso_xl_data_rate_get+0xc4>

    case LSM6DSO_XL_ODR_104Hz:
      *val = LSM6DSO_XL_ODR_104Hz;
 8005a88:	683b      	ldr	r3, [r7, #0]
 8005a8a:	2204      	movs	r2, #4
 8005a8c:	701a      	strb	r2, [r3, #0]
      break;
 8005a8e:	e01f      	b.n	8005ad0 <lsm6dso_xl_data_rate_get+0xc4>

    case LSM6DSO_XL_ODR_208Hz:
      *val = LSM6DSO_XL_ODR_208Hz;
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	2205      	movs	r2, #5
 8005a94:	701a      	strb	r2, [r3, #0]
      break;
 8005a96:	e01b      	b.n	8005ad0 <lsm6dso_xl_data_rate_get+0xc4>

    case LSM6DSO_XL_ODR_417Hz:
      *val = LSM6DSO_XL_ODR_417Hz;
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	2206      	movs	r2, #6
 8005a9c:	701a      	strb	r2, [r3, #0]
      break;
 8005a9e:	e017      	b.n	8005ad0 <lsm6dso_xl_data_rate_get+0xc4>

    case LSM6DSO_XL_ODR_833Hz:
      *val = LSM6DSO_XL_ODR_833Hz;
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	2207      	movs	r2, #7
 8005aa4:	701a      	strb	r2, [r3, #0]
      break;
 8005aa6:	e013      	b.n	8005ad0 <lsm6dso_xl_data_rate_get+0xc4>

    case LSM6DSO_XL_ODR_1667Hz:
      *val = LSM6DSO_XL_ODR_1667Hz;
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	2208      	movs	r2, #8
 8005aac:	701a      	strb	r2, [r3, #0]
      break;
 8005aae:	e00f      	b.n	8005ad0 <lsm6dso_xl_data_rate_get+0xc4>

    case LSM6DSO_XL_ODR_3333Hz:
      *val = LSM6DSO_XL_ODR_3333Hz;
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	2209      	movs	r2, #9
 8005ab4:	701a      	strb	r2, [r3, #0]
      break;
 8005ab6:	e00b      	b.n	8005ad0 <lsm6dso_xl_data_rate_get+0xc4>

    case LSM6DSO_XL_ODR_6667Hz:
      *val = LSM6DSO_XL_ODR_6667Hz;
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	220a      	movs	r2, #10
 8005abc:	701a      	strb	r2, [r3, #0]
      break;
 8005abe:	e007      	b.n	8005ad0 <lsm6dso_xl_data_rate_get+0xc4>

    case LSM6DSO_XL_ODR_1Hz6:
      *val = LSM6DSO_XL_ODR_1Hz6;
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	220b      	movs	r2, #11
 8005ac4:	701a      	strb	r2, [r3, #0]
      break;
 8005ac6:	e003      	b.n	8005ad0 <lsm6dso_xl_data_rate_get+0xc4>

    default:
      *val = LSM6DSO_XL_ODR_OFF;
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	2200      	movs	r2, #0
 8005acc:	701a      	strb	r2, [r3, #0]
      break;
 8005ace:	bf00      	nop
  }

  return ret;
 8005ad0:	68fb      	ldr	r3, [r7, #12]
}
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	3710      	adds	r7, #16
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	bd80      	pop	{r7, pc}
 8005ada:	bf00      	nop

08005adc <lsm6dso_gy_full_scale_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_gy_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dso_fs_g_t val)
{
 8005adc:	b580      	push	{r7, lr}
 8005ade:	b084      	sub	sp, #16
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
 8005ae4:	460b      	mov	r3, r1
 8005ae6:	70fb      	strb	r3, [r7, #3]
  lsm6dso_ctrl2_g_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 8005ae8:	f107 0208 	add.w	r2, r7, #8
 8005aec:	2301      	movs	r3, #1
 8005aee:	2111      	movs	r1, #17
 8005af0:	6878      	ldr	r0, [r7, #4]
 8005af2:	f7ff fe01 	bl	80056f8 <lsm6dso_read_reg>
 8005af6:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d10f      	bne.n	8005b1e <lsm6dso_gy_full_scale_set+0x42>
  {
    reg.fs_g = (uint8_t) val;
 8005afe:	78fb      	ldrb	r3, [r7, #3]
 8005b00:	f003 0307 	and.w	r3, r3, #7
 8005b04:	b2da      	uxtb	r2, r3
 8005b06:	7a3b      	ldrb	r3, [r7, #8]
 8005b08:	f362 0343 	bfi	r3, r2, #1, #3
 8005b0c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 8005b0e:	f107 0208 	add.w	r2, r7, #8
 8005b12:	2301      	movs	r3, #1
 8005b14:	2111      	movs	r1, #17
 8005b16:	6878      	ldr	r0, [r7, #4]
 8005b18:	f7ff fe06 	bl	8005728 <lsm6dso_write_reg>
 8005b1c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
}
 8005b20:	4618      	mov	r0, r3
 8005b22:	3710      	adds	r7, #16
 8005b24:	46bd      	mov	sp, r7
 8005b26:	bd80      	pop	{r7, pc}

08005b28 <lsm6dso_gy_full_scale_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_gy_full_scale_get(stmdev_ctx_t *ctx,
                                  lsm6dso_fs_g_t *val)
{
 8005b28:	b580      	push	{r7, lr}
 8005b2a:	b084      	sub	sp, #16
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
 8005b30:	6039      	str	r1, [r7, #0]
  lsm6dso_ctrl2_g_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 8005b32:	f107 0208 	add.w	r2, r7, #8
 8005b36:	2301      	movs	r3, #1
 8005b38:	2111      	movs	r1, #17
 8005b3a:	6878      	ldr	r0, [r7, #4]
 8005b3c:	f7ff fddc 	bl	80056f8 <lsm6dso_read_reg>
 8005b40:	60f8      	str	r0, [r7, #12]

  switch (reg.fs_g)
 8005b42:	7a3b      	ldrb	r3, [r7, #8]
 8005b44:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8005b48:	b2db      	uxtb	r3, r3
 8005b4a:	2b06      	cmp	r3, #6
 8005b4c:	d824      	bhi.n	8005b98 <lsm6dso_gy_full_scale_get+0x70>
 8005b4e:	a201      	add	r2, pc, #4	; (adr r2, 8005b54 <lsm6dso_gy_full_scale_get+0x2c>)
 8005b50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b54:	08005b71 	.word	0x08005b71
 8005b58:	08005b79 	.word	0x08005b79
 8005b5c:	08005b81 	.word	0x08005b81
 8005b60:	08005b99 	.word	0x08005b99
 8005b64:	08005b89 	.word	0x08005b89
 8005b68:	08005b99 	.word	0x08005b99
 8005b6c:	08005b91 	.word	0x08005b91
  {
    case LSM6DSO_250dps:
      *val = LSM6DSO_250dps;
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	2200      	movs	r2, #0
 8005b74:	701a      	strb	r2, [r3, #0]
      break;
 8005b76:	e013      	b.n	8005ba0 <lsm6dso_gy_full_scale_get+0x78>

    case LSM6DSO_125dps:
      *val = LSM6DSO_125dps;
 8005b78:	683b      	ldr	r3, [r7, #0]
 8005b7a:	2201      	movs	r2, #1
 8005b7c:	701a      	strb	r2, [r3, #0]
      break;
 8005b7e:	e00f      	b.n	8005ba0 <lsm6dso_gy_full_scale_get+0x78>

    case LSM6DSO_500dps:
      *val = LSM6DSO_500dps;
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	2202      	movs	r2, #2
 8005b84:	701a      	strb	r2, [r3, #0]
      break;
 8005b86:	e00b      	b.n	8005ba0 <lsm6dso_gy_full_scale_get+0x78>

    case LSM6DSO_1000dps:
      *val = LSM6DSO_1000dps;
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	2204      	movs	r2, #4
 8005b8c:	701a      	strb	r2, [r3, #0]
      break;
 8005b8e:	e007      	b.n	8005ba0 <lsm6dso_gy_full_scale_get+0x78>

    case LSM6DSO_2000dps:
      *val = LSM6DSO_2000dps;
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	2206      	movs	r2, #6
 8005b94:	701a      	strb	r2, [r3, #0]
      break;
 8005b96:	e003      	b.n	8005ba0 <lsm6dso_gy_full_scale_get+0x78>

    default:
      *val = LSM6DSO_250dps;
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	701a      	strb	r2, [r3, #0]
      break;
 8005b9e:	bf00      	nop
  }

  return ret;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
}
 8005ba2:	4618      	mov	r0, r3
 8005ba4:	3710      	adds	r7, #16
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	bd80      	pop	{r7, pc}
 8005baa:	bf00      	nop

08005bac <lsm6dso_gy_data_rate_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_gy_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dso_odr_g_t val)
{
 8005bac:	b580      	push	{r7, lr}
 8005bae:	b086      	sub	sp, #24
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	6078      	str	r0, [r7, #4]
 8005bb4:	460b      	mov	r3, r1
 8005bb6:	70fb      	strb	r3, [r7, #3]
  lsm6dso_odr_g_t odr_gy =  val;
 8005bb8:	78fb      	ldrb	r3, [r7, #3]
 8005bba:	75fb      	strb	r3, [r7, #23]
  lsm6dso_fsm_odr_t fsm_odr;
  lsm6dso_ctrl2_g_t reg;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dso_fsm_enable_get(ctx, &fsm_enable);
 8005bbc:	f107 030c 	add.w	r3, r7, #12
 8005bc0:	4619      	mov	r1, r3
 8005bc2:	6878      	ldr	r0, [r7, #4]
 8005bc4:	f000 fad5 	bl	8006172 <lsm6dso_fsm_enable_get>
 8005bc8:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 8005bca:	693b      	ldr	r3, [r7, #16]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	f040 80c4 	bne.w	8005d5a <lsm6dso_gy_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8005bd2:	7b3b      	ldrb	r3, [r7, #12]
 8005bd4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005bd8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8005bda:	7b3b      	ldrb	r3, [r7, #12]
 8005bdc:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8005be0:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8005be2:	4313      	orrs	r3, r2
 8005be4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8005be6:	7b3b      	ldrb	r3, [r7, #12]
 8005be8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8005bec:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8005bee:	4313      	orrs	r3, r2
 8005bf0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8005bf2:	7b3b      	ldrb	r3, [r7, #12]
 8005bf4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8005bf8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8005bfa:	4313      	orrs	r3, r2
 8005bfc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8005bfe:	7b3b      	ldrb	r3, [r7, #12]
 8005c00:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8005c04:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8005c06:	4313      	orrs	r3, r2
 8005c08:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8005c0a:	7b3b      	ldrb	r3, [r7, #12]
 8005c0c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8005c10:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8005c12:	4313      	orrs	r3, r2
 8005c14:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8005c16:	7b3b      	ldrb	r3, [r7, #12]
 8005c18:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8005c1c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8005c1e:	4313      	orrs	r3, r2
 8005c20:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8005c22:	7b3b      	ldrb	r3, [r7, #12]
 8005c24:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8005c28:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8005c2e:	7b7b      	ldrb	r3, [r7, #13]
 8005c30:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005c34:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8005c36:	4313      	orrs	r3, r2
 8005c38:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8005c3a:	7b7b      	ldrb	r3, [r7, #13]
 8005c3c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8005c40:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8005c42:	4313      	orrs	r3, r2
 8005c44:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8005c46:	7b7b      	ldrb	r3, [r7, #13]
 8005c48:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8005c4c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8005c4e:	4313      	orrs	r3, r2
 8005c50:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8005c52:	7b7b      	ldrb	r3, [r7, #13]
 8005c54:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8005c58:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8005c5a:	4313      	orrs	r3, r2
 8005c5c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8005c5e:	7b7b      	ldrb	r3, [r7, #13]
 8005c60:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8005c64:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8005c66:	4313      	orrs	r3, r2
 8005c68:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8005c6a:	7b7b      	ldrb	r3, [r7, #13]
 8005c6c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8005c70:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8005c72:	4313      	orrs	r3, r2
 8005c74:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8005c76:	7b7b      	ldrb	r3, [r7, #13]
 8005c78:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8005c7c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8005c7e:	4313      	orrs	r3, r2
 8005c80:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 8005c82:	7b7b      	ldrb	r3, [r7, #13]
 8005c84:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8005c88:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8005c8a:	4313      	orrs	r3, r2
 8005c8c:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8005c8e:	2b01      	cmp	r3, #1
 8005c90:	d163      	bne.n	8005d5a <lsm6dso_gy_data_rate_set+0x1ae>
    {
      ret =  lsm6dso_fsm_data_rate_get(ctx, &fsm_odr);
 8005c92:	f107 030b 	add.w	r3, r7, #11
 8005c96:	4619      	mov	r1, r3
 8005c98:	6878      	ldr	r0, [r7, #4]
 8005c9a:	f000 fa8b 	bl	80061b4 <lsm6dso_fsm_data_rate_get>
 8005c9e:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 8005ca0:	693b      	ldr	r3, [r7, #16]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d159      	bne.n	8005d5a <lsm6dso_gy_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 8005ca6:	7afb      	ldrb	r3, [r7, #11]
 8005ca8:	2b03      	cmp	r3, #3
 8005caa:	d853      	bhi.n	8005d54 <lsm6dso_gy_data_rate_set+0x1a8>
 8005cac:	a201      	add	r2, pc, #4	; (adr r2, 8005cb4 <lsm6dso_gy_data_rate_set+0x108>)
 8005cae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cb2:	bf00      	nop
 8005cb4:	08005cc5 	.word	0x08005cc5
 8005cb8:	08005cd7 	.word	0x08005cd7
 8005cbc:	08005cf5 	.word	0x08005cf5
 8005cc0:	08005d1f 	.word	0x08005d1f
        {
          case LSM6DSO_ODR_FSM_12Hz5:
            if (val == LSM6DSO_GY_ODR_OFF)
 8005cc4:	78fb      	ldrb	r3, [r7, #3]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d102      	bne.n	8005cd0 <lsm6dso_gy_data_rate_set+0x124>
            {
              odr_gy = LSM6DSO_GY_ODR_12Hz5;
 8005cca:	2301      	movs	r3, #1
 8005ccc:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8005cce:	e045      	b.n	8005d5c <lsm6dso_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8005cd0:	78fb      	ldrb	r3, [r7, #3]
 8005cd2:	75fb      	strb	r3, [r7, #23]
            break;
 8005cd4:	e042      	b.n	8005d5c <lsm6dso_gy_data_rate_set+0x1b0>

          case LSM6DSO_ODR_FSM_26Hz:
            if (val == LSM6DSO_GY_ODR_OFF)
 8005cd6:	78fb      	ldrb	r3, [r7, #3]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d102      	bne.n	8005ce2 <lsm6dso_gy_data_rate_set+0x136>
            {
              odr_gy = LSM6DSO_GY_ODR_26Hz;
 8005cdc:	2302      	movs	r3, #2
 8005cde:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8005ce0:	e03c      	b.n	8005d5c <lsm6dso_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSO_GY_ODR_12Hz5)
 8005ce2:	78fb      	ldrb	r3, [r7, #3]
 8005ce4:	2b01      	cmp	r3, #1
 8005ce6:	d102      	bne.n	8005cee <lsm6dso_gy_data_rate_set+0x142>
              odr_gy = LSM6DSO_GY_ODR_26Hz;
 8005ce8:	2302      	movs	r3, #2
 8005cea:	75fb      	strb	r3, [r7, #23]
            break;
 8005cec:	e036      	b.n	8005d5c <lsm6dso_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8005cee:	78fb      	ldrb	r3, [r7, #3]
 8005cf0:	75fb      	strb	r3, [r7, #23]
            break;
 8005cf2:	e033      	b.n	8005d5c <lsm6dso_gy_data_rate_set+0x1b0>

          case LSM6DSO_ODR_FSM_52Hz:
            if (val == LSM6DSO_GY_ODR_OFF)
 8005cf4:	78fb      	ldrb	r3, [r7, #3]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d102      	bne.n	8005d00 <lsm6dso_gy_data_rate_set+0x154>
            {
              odr_gy = LSM6DSO_GY_ODR_52Hz;
 8005cfa:	2303      	movs	r3, #3
 8005cfc:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8005cfe:	e02d      	b.n	8005d5c <lsm6dso_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSO_GY_ODR_12Hz5)
 8005d00:	78fb      	ldrb	r3, [r7, #3]
 8005d02:	2b01      	cmp	r3, #1
 8005d04:	d102      	bne.n	8005d0c <lsm6dso_gy_data_rate_set+0x160>
              odr_gy = LSM6DSO_GY_ODR_52Hz;
 8005d06:	2303      	movs	r3, #3
 8005d08:	75fb      	strb	r3, [r7, #23]
            break;
 8005d0a:	e027      	b.n	8005d5c <lsm6dso_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSO_GY_ODR_26Hz)
 8005d0c:	78fb      	ldrb	r3, [r7, #3]
 8005d0e:	2b02      	cmp	r3, #2
 8005d10:	d102      	bne.n	8005d18 <lsm6dso_gy_data_rate_set+0x16c>
              odr_gy = LSM6DSO_GY_ODR_52Hz;
 8005d12:	2303      	movs	r3, #3
 8005d14:	75fb      	strb	r3, [r7, #23]
            break;
 8005d16:	e021      	b.n	8005d5c <lsm6dso_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8005d18:	78fb      	ldrb	r3, [r7, #3]
 8005d1a:	75fb      	strb	r3, [r7, #23]
            break;
 8005d1c:	e01e      	b.n	8005d5c <lsm6dso_gy_data_rate_set+0x1b0>

          case LSM6DSO_ODR_FSM_104Hz:
            if (val == LSM6DSO_GY_ODR_OFF)
 8005d1e:	78fb      	ldrb	r3, [r7, #3]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d102      	bne.n	8005d2a <lsm6dso_gy_data_rate_set+0x17e>
            {
              odr_gy = LSM6DSO_GY_ODR_104Hz;
 8005d24:	2304      	movs	r3, #4
 8005d26:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8005d28:	e018      	b.n	8005d5c <lsm6dso_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSO_GY_ODR_12Hz5)
 8005d2a:	78fb      	ldrb	r3, [r7, #3]
 8005d2c:	2b01      	cmp	r3, #1
 8005d2e:	d102      	bne.n	8005d36 <lsm6dso_gy_data_rate_set+0x18a>
              odr_gy = LSM6DSO_GY_ODR_104Hz;
 8005d30:	2304      	movs	r3, #4
 8005d32:	75fb      	strb	r3, [r7, #23]
            break;
 8005d34:	e012      	b.n	8005d5c <lsm6dso_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSO_GY_ODR_26Hz)
 8005d36:	78fb      	ldrb	r3, [r7, #3]
 8005d38:	2b02      	cmp	r3, #2
 8005d3a:	d102      	bne.n	8005d42 <lsm6dso_gy_data_rate_set+0x196>
              odr_gy = LSM6DSO_GY_ODR_104Hz;
 8005d3c:	2304      	movs	r3, #4
 8005d3e:	75fb      	strb	r3, [r7, #23]
            break;
 8005d40:	e00c      	b.n	8005d5c <lsm6dso_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSO_GY_ODR_52Hz)
 8005d42:	78fb      	ldrb	r3, [r7, #3]
 8005d44:	2b03      	cmp	r3, #3
 8005d46:	d102      	bne.n	8005d4e <lsm6dso_gy_data_rate_set+0x1a2>
              odr_gy = LSM6DSO_GY_ODR_104Hz;
 8005d48:	2304      	movs	r3, #4
 8005d4a:	75fb      	strb	r3, [r7, #23]
            break;
 8005d4c:	e006      	b.n	8005d5c <lsm6dso_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8005d4e:	78fb      	ldrb	r3, [r7, #3]
 8005d50:	75fb      	strb	r3, [r7, #23]
            break;
 8005d52:	e003      	b.n	8005d5c <lsm6dso_gy_data_rate_set+0x1b0>

          default:
            odr_gy = val;
 8005d54:	78fb      	ldrb	r3, [r7, #3]
 8005d56:	75fb      	strb	r3, [r7, #23]
            break;
 8005d58:	e000      	b.n	8005d5c <lsm6dso_gy_data_rate_set+0x1b0>
        }
      }
 8005d5a:	bf00      	nop
    }
  }

  if (ret == 0)
 8005d5c:	693b      	ldr	r3, [r7, #16]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d107      	bne.n	8005d72 <lsm6dso_gy_data_rate_set+0x1c6>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 8005d62:	f107 0208 	add.w	r2, r7, #8
 8005d66:	2301      	movs	r3, #1
 8005d68:	2111      	movs	r1, #17
 8005d6a:	6878      	ldr	r0, [r7, #4]
 8005d6c:	f7ff fcc4 	bl	80056f8 <lsm6dso_read_reg>
 8005d70:	6138      	str	r0, [r7, #16]
  }

  if (ret == 0)
 8005d72:	693b      	ldr	r3, [r7, #16]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d10f      	bne.n	8005d98 <lsm6dso_gy_data_rate_set+0x1ec>
  {
    reg.odr_g = (uint8_t) odr_gy;
 8005d78:	7dfb      	ldrb	r3, [r7, #23]
 8005d7a:	f003 030f 	and.w	r3, r3, #15
 8005d7e:	b2da      	uxtb	r2, r3
 8005d80:	7a3b      	ldrb	r3, [r7, #8]
 8005d82:	f362 1307 	bfi	r3, r2, #4, #4
 8005d86:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 8005d88:	f107 0208 	add.w	r2, r7, #8
 8005d8c:	2301      	movs	r3, #1
 8005d8e:	2111      	movs	r1, #17
 8005d90:	6878      	ldr	r0, [r7, #4]
 8005d92:	f7ff fcc9 	bl	8005728 <lsm6dso_write_reg>
 8005d96:	6138      	str	r0, [r7, #16]
  }

  return ret;
 8005d98:	693b      	ldr	r3, [r7, #16]
}
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	3718      	adds	r7, #24
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	bd80      	pop	{r7, pc}
 8005da2:	bf00      	nop

08005da4 <lsm6dso_gy_data_rate_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_gy_data_rate_get(stmdev_ctx_t *ctx,
                                 lsm6dso_odr_g_t *val)
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b084      	sub	sp, #16
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
 8005dac:	6039      	str	r1, [r7, #0]
  lsm6dso_ctrl2_g_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 8005dae:	f107 0208 	add.w	r2, r7, #8
 8005db2:	2301      	movs	r3, #1
 8005db4:	2111      	movs	r1, #17
 8005db6:	6878      	ldr	r0, [r7, #4]
 8005db8:	f7ff fc9e 	bl	80056f8 <lsm6dso_read_reg>
 8005dbc:	60f8      	str	r0, [r7, #12]

  switch (reg.odr_g)
 8005dbe:	7a3b      	ldrb	r3, [r7, #8]
 8005dc0:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8005dc4:	b2db      	uxtb	r3, r3
 8005dc6:	2b0a      	cmp	r3, #10
 8005dc8:	d844      	bhi.n	8005e54 <lsm6dso_gy_data_rate_get+0xb0>
 8005dca:	a201      	add	r2, pc, #4	; (adr r2, 8005dd0 <lsm6dso_gy_data_rate_get+0x2c>)
 8005dcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dd0:	08005dfd 	.word	0x08005dfd
 8005dd4:	08005e05 	.word	0x08005e05
 8005dd8:	08005e0d 	.word	0x08005e0d
 8005ddc:	08005e15 	.word	0x08005e15
 8005de0:	08005e1d 	.word	0x08005e1d
 8005de4:	08005e25 	.word	0x08005e25
 8005de8:	08005e2d 	.word	0x08005e2d
 8005dec:	08005e35 	.word	0x08005e35
 8005df0:	08005e3d 	.word	0x08005e3d
 8005df4:	08005e45 	.word	0x08005e45
 8005df8:	08005e4d 	.word	0x08005e4d
  {
    case LSM6DSO_GY_ODR_OFF:
      *val = LSM6DSO_GY_ODR_OFF;
 8005dfc:	683b      	ldr	r3, [r7, #0]
 8005dfe:	2200      	movs	r2, #0
 8005e00:	701a      	strb	r2, [r3, #0]
      break;
 8005e02:	e02b      	b.n	8005e5c <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_12Hz5:
      *val = LSM6DSO_GY_ODR_12Hz5;
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	2201      	movs	r2, #1
 8005e08:	701a      	strb	r2, [r3, #0]
      break;
 8005e0a:	e027      	b.n	8005e5c <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_26Hz:
      *val = LSM6DSO_GY_ODR_26Hz;
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	2202      	movs	r2, #2
 8005e10:	701a      	strb	r2, [r3, #0]
      break;
 8005e12:	e023      	b.n	8005e5c <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_52Hz:
      *val = LSM6DSO_GY_ODR_52Hz;
 8005e14:	683b      	ldr	r3, [r7, #0]
 8005e16:	2203      	movs	r2, #3
 8005e18:	701a      	strb	r2, [r3, #0]
      break;
 8005e1a:	e01f      	b.n	8005e5c <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_104Hz:
      *val = LSM6DSO_GY_ODR_104Hz;
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	2204      	movs	r2, #4
 8005e20:	701a      	strb	r2, [r3, #0]
      break;
 8005e22:	e01b      	b.n	8005e5c <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_208Hz:
      *val = LSM6DSO_GY_ODR_208Hz;
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	2205      	movs	r2, #5
 8005e28:	701a      	strb	r2, [r3, #0]
      break;
 8005e2a:	e017      	b.n	8005e5c <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_417Hz:
      *val = LSM6DSO_GY_ODR_417Hz;
 8005e2c:	683b      	ldr	r3, [r7, #0]
 8005e2e:	2206      	movs	r2, #6
 8005e30:	701a      	strb	r2, [r3, #0]
      break;
 8005e32:	e013      	b.n	8005e5c <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_833Hz:
      *val = LSM6DSO_GY_ODR_833Hz;
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	2207      	movs	r2, #7
 8005e38:	701a      	strb	r2, [r3, #0]
      break;
 8005e3a:	e00f      	b.n	8005e5c <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_1667Hz:
      *val = LSM6DSO_GY_ODR_1667Hz;
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	2208      	movs	r2, #8
 8005e40:	701a      	strb	r2, [r3, #0]
      break;
 8005e42:	e00b      	b.n	8005e5c <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_3333Hz:
      *val = LSM6DSO_GY_ODR_3333Hz;
 8005e44:	683b      	ldr	r3, [r7, #0]
 8005e46:	2209      	movs	r2, #9
 8005e48:	701a      	strb	r2, [r3, #0]
      break;
 8005e4a:	e007      	b.n	8005e5c <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_6667Hz:
      *val = LSM6DSO_GY_ODR_6667Hz;
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	220a      	movs	r2, #10
 8005e50:	701a      	strb	r2, [r3, #0]
      break;
 8005e52:	e003      	b.n	8005e5c <lsm6dso_gy_data_rate_get+0xb8>

    default:
      *val = LSM6DSO_GY_ODR_OFF;
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	2200      	movs	r2, #0
 8005e58:	701a      	strb	r2, [r3, #0]
      break;
 8005e5a:	bf00      	nop
  }

  return ret;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
}
 8005e5e:	4618      	mov	r0, r3
 8005e60:	3710      	adds	r7, #16
 8005e62:	46bd      	mov	sp, r7
 8005e64:	bd80      	pop	{r7, pc}
 8005e66:	bf00      	nop

08005e68 <lsm6dso_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL3_C
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b084      	sub	sp, #16
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
 8005e70:	460b      	mov	r3, r1
 8005e72:	70fb      	strb	r3, [r7, #3]
  lsm6dso_ctrl3_c_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 8005e74:	f107 0208 	add.w	r2, r7, #8
 8005e78:	2301      	movs	r3, #1
 8005e7a:	2112      	movs	r1, #18
 8005e7c:	6878      	ldr	r0, [r7, #4]
 8005e7e:	f7ff fc3b 	bl	80056f8 <lsm6dso_read_reg>
 8005e82:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d10f      	bne.n	8005eaa <lsm6dso_block_data_update_set+0x42>
  {
    reg.bdu = val;
 8005e8a:	78fb      	ldrb	r3, [r7, #3]
 8005e8c:	f003 0301 	and.w	r3, r3, #1
 8005e90:	b2da      	uxtb	r2, r3
 8005e92:	7a3b      	ldrb	r3, [r7, #8]
 8005e94:	f362 1386 	bfi	r3, r2, #6, #1
 8005e98:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 8005e9a:	f107 0208 	add.w	r2, r7, #8
 8005e9e:	2301      	movs	r3, #1
 8005ea0:	2112      	movs	r1, #18
 8005ea2:	6878      	ldr	r0, [r7, #4]
 8005ea4:	f7ff fc40 	bl	8005728 <lsm6dso_write_reg>
 8005ea8:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
}
 8005eac:	4618      	mov	r0, r3
 8005eae:	3710      	adds	r7, #16
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	bd80      	pop	{r7, pc}

08005eb4 <lsm6dso_angular_rate_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_angular_rate_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	b086      	sub	sp, #24
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]
 8005ebc:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_OUTX_L_G, buff, 6);
 8005ebe:	f107 020c 	add.w	r2, r7, #12
 8005ec2:	2306      	movs	r3, #6
 8005ec4:	2122      	movs	r1, #34	; 0x22
 8005ec6:	6878      	ldr	r0, [r7, #4]
 8005ec8:	f7ff fc16 	bl	80056f8 <lsm6dso_read_reg>
 8005ecc:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8005ece:	7b7b      	ldrb	r3, [r7, #13]
 8005ed0:	b21a      	sxth	r2, r3
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8005ed6:	683b      	ldr	r3, [r7, #0]
 8005ed8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005edc:	b29b      	uxth	r3, r3
 8005ede:	021b      	lsls	r3, r3, #8
 8005ee0:	b29a      	uxth	r2, r3
 8005ee2:	7b3b      	ldrb	r3, [r7, #12]
 8005ee4:	b29b      	uxth	r3, r3
 8005ee6:	4413      	add	r3, r2
 8005ee8:	b29b      	uxth	r3, r3
 8005eea:	b21a      	sxth	r2, r3
 8005eec:	683b      	ldr	r3, [r7, #0]
 8005eee:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8005ef0:	7bfa      	ldrb	r2, [r7, #15]
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	3302      	adds	r3, #2
 8005ef6:	b212      	sxth	r2, r2
 8005ef8:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8005efa:	683b      	ldr	r3, [r7, #0]
 8005efc:	3302      	adds	r3, #2
 8005efe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005f02:	b29b      	uxth	r3, r3
 8005f04:	021b      	lsls	r3, r3, #8
 8005f06:	b29a      	uxth	r2, r3
 8005f08:	7bbb      	ldrb	r3, [r7, #14]
 8005f0a:	b29b      	uxth	r3, r3
 8005f0c:	4413      	add	r3, r2
 8005f0e:	b29a      	uxth	r2, r3
 8005f10:	683b      	ldr	r3, [r7, #0]
 8005f12:	3302      	adds	r3, #2
 8005f14:	b212      	sxth	r2, r2
 8005f16:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8005f18:	7c7a      	ldrb	r2, [r7, #17]
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	3304      	adds	r3, #4
 8005f1e:	b212      	sxth	r2, r2
 8005f20:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8005f22:	683b      	ldr	r3, [r7, #0]
 8005f24:	3304      	adds	r3, #4
 8005f26:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005f2a:	b29b      	uxth	r3, r3
 8005f2c:	021b      	lsls	r3, r3, #8
 8005f2e:	b29a      	uxth	r2, r3
 8005f30:	7c3b      	ldrb	r3, [r7, #16]
 8005f32:	b29b      	uxth	r3, r3
 8005f34:	4413      	add	r3, r2
 8005f36:	b29a      	uxth	r2, r3
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	3304      	adds	r3, #4
 8005f3c:	b212      	sxth	r2, r2
 8005f3e:	801a      	strh	r2, [r3, #0]

  return ret;
 8005f40:	697b      	ldr	r3, [r7, #20]
}
 8005f42:	4618      	mov	r0, r3
 8005f44:	3718      	adds	r7, #24
 8005f46:	46bd      	mov	sp, r7
 8005f48:	bd80      	pop	{r7, pc}

08005f4a <lsm6dso_acceleration_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8005f4a:	b580      	push	{r7, lr}
 8005f4c:	b086      	sub	sp, #24
 8005f4e:	af00      	add	r7, sp, #0
 8005f50:	6078      	str	r0, [r7, #4]
 8005f52:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_OUTX_L_A, buff, 6);
 8005f54:	f107 020c 	add.w	r2, r7, #12
 8005f58:	2306      	movs	r3, #6
 8005f5a:	2128      	movs	r1, #40	; 0x28
 8005f5c:	6878      	ldr	r0, [r7, #4]
 8005f5e:	f7ff fbcb 	bl	80056f8 <lsm6dso_read_reg>
 8005f62:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8005f64:	7b7b      	ldrb	r3, [r7, #13]
 8005f66:	b21a      	sxth	r2, r3
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8005f6c:	683b      	ldr	r3, [r7, #0]
 8005f6e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005f72:	b29b      	uxth	r3, r3
 8005f74:	021b      	lsls	r3, r3, #8
 8005f76:	b29a      	uxth	r2, r3
 8005f78:	7b3b      	ldrb	r3, [r7, #12]
 8005f7a:	b29b      	uxth	r3, r3
 8005f7c:	4413      	add	r3, r2
 8005f7e:	b29b      	uxth	r3, r3
 8005f80:	b21a      	sxth	r2, r3
 8005f82:	683b      	ldr	r3, [r7, #0]
 8005f84:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8005f86:	7bfa      	ldrb	r2, [r7, #15]
 8005f88:	683b      	ldr	r3, [r7, #0]
 8005f8a:	3302      	adds	r3, #2
 8005f8c:	b212      	sxth	r2, r2
 8005f8e:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	3302      	adds	r3, #2
 8005f94:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005f98:	b29b      	uxth	r3, r3
 8005f9a:	021b      	lsls	r3, r3, #8
 8005f9c:	b29a      	uxth	r2, r3
 8005f9e:	7bbb      	ldrb	r3, [r7, #14]
 8005fa0:	b29b      	uxth	r3, r3
 8005fa2:	4413      	add	r3, r2
 8005fa4:	b29a      	uxth	r2, r3
 8005fa6:	683b      	ldr	r3, [r7, #0]
 8005fa8:	3302      	adds	r3, #2
 8005faa:	b212      	sxth	r2, r2
 8005fac:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8005fae:	7c7a      	ldrb	r2, [r7, #17]
 8005fb0:	683b      	ldr	r3, [r7, #0]
 8005fb2:	3304      	adds	r3, #4
 8005fb4:	b212      	sxth	r2, r2
 8005fb6:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8005fb8:	683b      	ldr	r3, [r7, #0]
 8005fba:	3304      	adds	r3, #4
 8005fbc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005fc0:	b29b      	uxth	r3, r3
 8005fc2:	021b      	lsls	r3, r3, #8
 8005fc4:	b29a      	uxth	r2, r3
 8005fc6:	7c3b      	ldrb	r3, [r7, #16]
 8005fc8:	b29b      	uxth	r3, r3
 8005fca:	4413      	add	r3, r2
 8005fcc:	b29a      	uxth	r2, r3
 8005fce:	683b      	ldr	r3, [r7, #0]
 8005fd0:	3304      	adds	r3, #4
 8005fd2:	b212      	sxth	r2, r2
 8005fd4:	801a      	strh	r2, [r3, #0]

  return ret;
 8005fd6:	697b      	ldr	r3, [r7, #20]
}
 8005fd8:	4618      	mov	r0, r3
 8005fda:	3718      	adds	r7, #24
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	bd80      	pop	{r7, pc}

08005fe0 <lsm6dso_mem_bank_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_mem_bank_set(stmdev_ctx_t *ctx,
                             lsm6dso_reg_access_t val)
{
 8005fe0:	b580      	push	{r7, lr}
 8005fe2:	b084      	sub	sp, #16
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]
 8005fe8:	460b      	mov	r3, r1
 8005fea:	70fb      	strb	r3, [r7, #3]
  lsm6dso_func_cfg_access_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_FUNC_CFG_ACCESS, (uint8_t *)&reg, 1);
 8005fec:	f107 0208 	add.w	r2, r7, #8
 8005ff0:	2301      	movs	r3, #1
 8005ff2:	2101      	movs	r1, #1
 8005ff4:	6878      	ldr	r0, [r7, #4]
 8005ff6:	f7ff fb7f 	bl	80056f8 <lsm6dso_read_reg>
 8005ffa:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d10f      	bne.n	8006022 <lsm6dso_mem_bank_set+0x42>
  {
    reg.reg_access = (uint8_t)val;
 8006002:	78fb      	ldrb	r3, [r7, #3]
 8006004:	f003 0303 	and.w	r3, r3, #3
 8006008:	b2da      	uxtb	r2, r3
 800600a:	7a3b      	ldrb	r3, [r7, #8]
 800600c:	f362 1387 	bfi	r3, r2, #6, #2
 8006010:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_FUNC_CFG_ACCESS, (uint8_t *)&reg, 1);
 8006012:	f107 0208 	add.w	r2, r7, #8
 8006016:	2301      	movs	r3, #1
 8006018:	2101      	movs	r1, #1
 800601a:	6878      	ldr	r0, [r7, #4]
 800601c:	f7ff fb84 	bl	8005728 <lsm6dso_write_reg>
 8006020:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8006022:	68fb      	ldr	r3, [r7, #12]
}
 8006024:	4618      	mov	r0, r3
 8006026:	3710      	adds	r7, #16
 8006028:	46bd      	mov	sp, r7
 800602a:	bd80      	pop	{r7, pc}

0800602c <lsm6dso_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 800602c:	b580      	push	{r7, lr}
 800602e:	b084      	sub	sp, #16
 8006030:	af00      	add	r7, sp, #0
 8006032:	6078      	str	r0, [r7, #4]
 8006034:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_WHO_AM_I, buff, 1);
 8006036:	2301      	movs	r3, #1
 8006038:	683a      	ldr	r2, [r7, #0]
 800603a:	210f      	movs	r1, #15
 800603c:	6878      	ldr	r0, [r7, #4]
 800603e:	f7ff fb5b 	bl	80056f8 <lsm6dso_read_reg>
 8006042:	60f8      	str	r0, [r7, #12]

  return ret;
 8006044:	68fb      	ldr	r3, [r7, #12]
}
 8006046:	4618      	mov	r0, r3
 8006048:	3710      	adds	r7, #16
 800604a:	46bd      	mov	sp, r7
 800604c:	bd80      	pop	{r7, pc}

0800604e <lsm6dso_auto_increment_set>:
  * @param  val      change the values of if_inc in reg CTRL3_C
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_auto_increment_set(stmdev_ctx_t *ctx, uint8_t val)
{
 800604e:	b580      	push	{r7, lr}
 8006050:	b084      	sub	sp, #16
 8006052:	af00      	add	r7, sp, #0
 8006054:	6078      	str	r0, [r7, #4]
 8006056:	460b      	mov	r3, r1
 8006058:	70fb      	strb	r3, [r7, #3]
  lsm6dso_ctrl3_c_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 800605a:	f107 0208 	add.w	r2, r7, #8
 800605e:	2301      	movs	r3, #1
 8006060:	2112      	movs	r1, #18
 8006062:	6878      	ldr	r0, [r7, #4]
 8006064:	f7ff fb48 	bl	80056f8 <lsm6dso_read_reg>
 8006068:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	2b00      	cmp	r3, #0
 800606e:	d10f      	bne.n	8006090 <lsm6dso_auto_increment_set+0x42>
  {
    reg.if_inc = val;
 8006070:	78fb      	ldrb	r3, [r7, #3]
 8006072:	f003 0301 	and.w	r3, r3, #1
 8006076:	b2da      	uxtb	r2, r3
 8006078:	7a3b      	ldrb	r3, [r7, #8]
 800607a:	f362 0382 	bfi	r3, r2, #2, #1
 800607e:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 8006080:	f107 0208 	add.w	r2, r7, #8
 8006084:	2301      	movs	r3, #1
 8006086:	2112      	movs	r1, #18
 8006088:	6878      	ldr	r0, [r7, #4]
 800608a:	f7ff fb4d 	bl	8005728 <lsm6dso_write_reg>
 800608e:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8006090:	68fb      	ldr	r3, [r7, #12]
}
 8006092:	4618      	mov	r0, r3
 8006094:	3710      	adds	r7, #16
 8006096:	46bd      	mov	sp, r7
 8006098:	bd80      	pop	{r7, pc}

0800609a <lsm6dso_i3c_disable_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_i3c_disable_set(stmdev_ctx_t *ctx,
                                lsm6dso_i3c_disable_t val)
{
 800609a:	b580      	push	{r7, lr}
 800609c:	b086      	sub	sp, #24
 800609e:	af00      	add	r7, sp, #0
 80060a0:	6078      	str	r0, [r7, #4]
 80060a2:	460b      	mov	r3, r1
 80060a4:	70fb      	strb	r3, [r7, #3]
  lsm6dso_i3c_bus_avb_t i3c_bus_avb;
  lsm6dso_ctrl9_xl_t ctrl9_xl;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL9_XL, (uint8_t *)&ctrl9_xl, 1);
 80060a6:	f107 020c 	add.w	r2, r7, #12
 80060aa:	2301      	movs	r3, #1
 80060ac:	2118      	movs	r1, #24
 80060ae:	6878      	ldr	r0, [r7, #4]
 80060b0:	f7ff fb22 	bl	80056f8 <lsm6dso_read_reg>
 80060b4:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 80060b6:	697b      	ldr	r3, [r7, #20]
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d111      	bne.n	80060e0 <lsm6dso_i3c_disable_set+0x46>
  {
    ctrl9_xl.i3c_disable = ((uint8_t)val & 0x80U) >> 7;
 80060bc:	78fb      	ldrb	r3, [r7, #3]
 80060be:	09db      	lsrs	r3, r3, #7
 80060c0:	b2db      	uxtb	r3, r3
 80060c2:	f003 0301 	and.w	r3, r3, #1
 80060c6:	b2da      	uxtb	r2, r3
 80060c8:	7b3b      	ldrb	r3, [r7, #12]
 80060ca:	f362 0341 	bfi	r3, r2, #1, #1
 80060ce:	733b      	strb	r3, [r7, #12]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL9_XL, (uint8_t *)&ctrl9_xl, 1);
 80060d0:	f107 020c 	add.w	r2, r7, #12
 80060d4:	2301      	movs	r3, #1
 80060d6:	2118      	movs	r1, #24
 80060d8:	6878      	ldr	r0, [r7, #4]
 80060da:	f7ff fb25 	bl	8005728 <lsm6dso_write_reg>
 80060de:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 80060e0:	697b      	ldr	r3, [r7, #20]
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d107      	bne.n	80060f6 <lsm6dso_i3c_disable_set+0x5c>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_I3C_BUS_AVB,
 80060e6:	f107 0210 	add.w	r2, r7, #16
 80060ea:	2301      	movs	r3, #1
 80060ec:	2162      	movs	r1, #98	; 0x62
 80060ee:	6878      	ldr	r0, [r7, #4]
 80060f0:	f7ff fb02 	bl	80056f8 <lsm6dso_read_reg>
 80060f4:	6178      	str	r0, [r7, #20]
                           (uint8_t *)&i3c_bus_avb, 1);
  }

  if (ret == 0)
 80060f6:	697b      	ldr	r3, [r7, #20]
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d10f      	bne.n	800611c <lsm6dso_i3c_disable_set+0x82>
  {
    i3c_bus_avb.i3c_bus_avb_sel = (uint8_t)val & 0x03U;
 80060fc:	78fb      	ldrb	r3, [r7, #3]
 80060fe:	f003 0303 	and.w	r3, r3, #3
 8006102:	b2da      	uxtb	r2, r3
 8006104:	7c3b      	ldrb	r3, [r7, #16]
 8006106:	f362 03c4 	bfi	r3, r2, #3, #2
 800610a:	743b      	strb	r3, [r7, #16]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_I3C_BUS_AVB,
 800610c:	f107 0210 	add.w	r2, r7, #16
 8006110:	2301      	movs	r3, #1
 8006112:	2162      	movs	r1, #98	; 0x62
 8006114:	6878      	ldr	r0, [r7, #4]
 8006116:	f7ff fb07 	bl	8005728 <lsm6dso_write_reg>
 800611a:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&i3c_bus_avb, 1);
  }

  return ret;
 800611c:	697b      	ldr	r3, [r7, #20]
}
 800611e:	4618      	mov	r0, r3
 8006120:	3718      	adds	r7, #24
 8006122:	46bd      	mov	sp, r7
 8006124:	bd80      	pop	{r7, pc}

08006126 <lsm6dso_fifo_mode_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_fifo_mode_set(stmdev_ctx_t *ctx,
                              lsm6dso_fifo_mode_t val)
{
 8006126:	b580      	push	{r7, lr}
 8006128:	b084      	sub	sp, #16
 800612a:	af00      	add	r7, sp, #0
 800612c:	6078      	str	r0, [r7, #4]
 800612e:	460b      	mov	r3, r1
 8006130:	70fb      	strb	r3, [r7, #3]
  lsm6dso_fifo_ctrl4_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_FIFO_CTRL4, (uint8_t *)&reg, 1);
 8006132:	f107 0208 	add.w	r2, r7, #8
 8006136:	2301      	movs	r3, #1
 8006138:	210a      	movs	r1, #10
 800613a:	6878      	ldr	r0, [r7, #4]
 800613c:	f7ff fadc 	bl	80056f8 <lsm6dso_read_reg>
 8006140:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d10f      	bne.n	8006168 <lsm6dso_fifo_mode_set+0x42>
  {
    reg.fifo_mode = (uint8_t)val;
 8006148:	78fb      	ldrb	r3, [r7, #3]
 800614a:	f003 0307 	and.w	r3, r3, #7
 800614e:	b2da      	uxtb	r2, r3
 8006150:	7a3b      	ldrb	r3, [r7, #8]
 8006152:	f362 0302 	bfi	r3, r2, #0, #3
 8006156:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_FIFO_CTRL4, (uint8_t *)&reg, 1);
 8006158:	f107 0208 	add.w	r2, r7, #8
 800615c:	2301      	movs	r3, #1
 800615e:	210a      	movs	r1, #10
 8006160:	6878      	ldr	r0, [r7, #4]
 8006162:	f7ff fae1 	bl	8005728 <lsm6dso_write_reg>
 8006166:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8006168:	68fb      	ldr	r3, [r7, #12]
}
 800616a:	4618      	mov	r0, r3
 800616c:	3710      	adds	r7, #16
 800616e:	46bd      	mov	sp, r7
 8006170:	bd80      	pop	{r7, pc}

08006172 <lsm6dso_fsm_enable_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_fsm_enable_get(stmdev_ctx_t *ctx,
                               lsm6dso_emb_fsm_enable_t *val)
{
 8006172:	b580      	push	{r7, lr}
 8006174:	b084      	sub	sp, #16
 8006176:	af00      	add	r7, sp, #0
 8006178:	6078      	str	r0, [r7, #4]
 800617a:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_EMBEDDED_FUNC_BANK);
 800617c:	2102      	movs	r1, #2
 800617e:	6878      	ldr	r0, [r7, #4]
 8006180:	f7ff ff2e 	bl	8005fe0 <lsm6dso_mem_bank_set>
 8006184:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	2b00      	cmp	r3, #0
 800618a:	d106      	bne.n	800619a <lsm6dso_fsm_enable_get+0x28>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_FSM_ENABLE_A, (uint8_t *) val, 2);
 800618c:	2302      	movs	r3, #2
 800618e:	683a      	ldr	r2, [r7, #0]
 8006190:	2146      	movs	r1, #70	; 0x46
 8006192:	6878      	ldr	r0, [r7, #4]
 8006194:	f7ff fab0 	bl	80056f8 <lsm6dso_read_reg>
 8006198:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0)
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	2b00      	cmp	r3, #0
 800619e:	d104      	bne.n	80061aa <lsm6dso_fsm_enable_get+0x38>
  {
    ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_USER_BANK);
 80061a0:	2100      	movs	r1, #0
 80061a2:	6878      	ldr	r0, [r7, #4]
 80061a4:	f7ff ff1c 	bl	8005fe0 <lsm6dso_mem_bank_set>
 80061a8:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80061aa:	68fb      	ldr	r3, [r7, #12]
}
 80061ac:	4618      	mov	r0, r3
 80061ae:	3710      	adds	r7, #16
 80061b0:	46bd      	mov	sp, r7
 80061b2:	bd80      	pop	{r7, pc}

080061b4 <lsm6dso_fsm_data_rate_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_fsm_data_rate_get(stmdev_ctx_t *ctx,
                                  lsm6dso_fsm_odr_t *val)
{
 80061b4:	b580      	push	{r7, lr}
 80061b6:	b084      	sub	sp, #16
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
 80061bc:	6039      	str	r1, [r7, #0]
  lsm6dso_emb_func_odr_cfg_b_t reg;
  int32_t ret;

  ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_EMBEDDED_FUNC_BANK);
 80061be:	2102      	movs	r1, #2
 80061c0:	6878      	ldr	r0, [r7, #4]
 80061c2:	f7ff ff0d 	bl	8005fe0 <lsm6dso_mem_bank_set>
 80061c6:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d107      	bne.n	80061de <lsm6dso_fsm_data_rate_get+0x2a>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_EMB_FUNC_ODR_CFG_B,
 80061ce:	f107 0208 	add.w	r2, r7, #8
 80061d2:	2301      	movs	r3, #1
 80061d4:	215f      	movs	r1, #95	; 0x5f
 80061d6:	6878      	ldr	r0, [r7, #4]
 80061d8:	f7ff fa8e 	bl	80056f8 <lsm6dso_read_reg>
 80061dc:	60f8      	str	r0, [r7, #12]
                           (uint8_t *)&reg, 1);
  }

  if (ret == 0)
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d12a      	bne.n	800623a <lsm6dso_fsm_data_rate_get+0x86>
  {
    switch (reg.fsm_odr)
 80061e4:	7a3b      	ldrb	r3, [r7, #8]
 80061e6:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80061ea:	b2db      	uxtb	r3, r3
 80061ec:	2b03      	cmp	r3, #3
 80061ee:	d81b      	bhi.n	8006228 <lsm6dso_fsm_data_rate_get+0x74>
 80061f0:	a201      	add	r2, pc, #4	; (adr r2, 80061f8 <lsm6dso_fsm_data_rate_get+0x44>)
 80061f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061f6:	bf00      	nop
 80061f8:	08006209 	.word	0x08006209
 80061fc:	08006211 	.word	0x08006211
 8006200:	08006219 	.word	0x08006219
 8006204:	08006221 	.word	0x08006221
    {
      case LSM6DSO_ODR_FSM_12Hz5:
        *val = LSM6DSO_ODR_FSM_12Hz5;
 8006208:	683b      	ldr	r3, [r7, #0]
 800620a:	2200      	movs	r2, #0
 800620c:	701a      	strb	r2, [r3, #0]
        break;
 800620e:	e00f      	b.n	8006230 <lsm6dso_fsm_data_rate_get+0x7c>

      case LSM6DSO_ODR_FSM_26Hz:
        *val = LSM6DSO_ODR_FSM_26Hz;
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	2201      	movs	r2, #1
 8006214:	701a      	strb	r2, [r3, #0]
        break;
 8006216:	e00b      	b.n	8006230 <lsm6dso_fsm_data_rate_get+0x7c>

      case LSM6DSO_ODR_FSM_52Hz:
        *val = LSM6DSO_ODR_FSM_52Hz;
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	2202      	movs	r2, #2
 800621c:	701a      	strb	r2, [r3, #0]
        break;
 800621e:	e007      	b.n	8006230 <lsm6dso_fsm_data_rate_get+0x7c>

      case LSM6DSO_ODR_FSM_104Hz:
        *val = LSM6DSO_ODR_FSM_104Hz;
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	2203      	movs	r2, #3
 8006224:	701a      	strb	r2, [r3, #0]
        break;
 8006226:	e003      	b.n	8006230 <lsm6dso_fsm_data_rate_get+0x7c>

      default:
        *val = LSM6DSO_ODR_FSM_12Hz5;
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	2200      	movs	r2, #0
 800622c:	701a      	strb	r2, [r3, #0]
        break;
 800622e:	bf00      	nop
    }

    ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_USER_BANK);
 8006230:	2100      	movs	r1, #0
 8006232:	6878      	ldr	r0, [r7, #4]
 8006234:	f7ff fed4 	bl	8005fe0 <lsm6dso_mem_bank_set>
 8006238:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800623a:	68fb      	ldr	r3, [r7, #12]
}
 800623c:	4618      	mov	r0, r3
 800623e:	3710      	adds	r7, #16
 8006240:	46bd      	mov	sp, r7
 8006242:	bd80      	pop	{r7, pc}

08006244 <IKS01A3_MOTION_SENSOR_Init>:
  *         - MOTION_ACCELERO for instance 1
  *         - MOTION_MAGNETO for instance 2
  * @retval BSP status
  */
int32_t IKS01A3_MOTION_SENSOR_Init(uint32_t Instance, uint32_t Functions)
{
 8006244:	b580      	push	{r7, lr}
 8006246:	b08e      	sub	sp, #56	; 0x38
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
 800624c:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 800624e:	2300      	movs	r3, #0
 8006250:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t function = MOTION_GYRO;
 8006252:	2301      	movs	r3, #1
 8006254:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t i;
  uint32_t component_functions = 0;
 8006256:	2300      	movs	r3, #0
 8006258:	62bb      	str	r3, [r7, #40]	; 0x28
  IKS01A3_MOTION_SENSOR_Capabilities_t cap;

  switch (Instance)
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	2b02      	cmp	r3, #2
 800625e:	d06e      	beq.n	800633e <IKS01A3_MOTION_SENSOR_Init+0xfa>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2b02      	cmp	r3, #2
 8006264:	f200 809d 	bhi.w	80063a2 <IKS01A3_MOTION_SENSOR_Init+0x15e>
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2b00      	cmp	r3, #0
 800626c:	d003      	beq.n	8006276 <IKS01A3_MOTION_SENSOR_Init+0x32>
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2b01      	cmp	r3, #1
 8006272:	d032      	beq.n	80062da <IKS01A3_MOTION_SENSOR_Init+0x96>
 8006274:	e095      	b.n	80063a2 <IKS01A3_MOTION_SENSOR_Init+0x15e>
  {
#if (USE_IKS01A3_MOTION_SENSOR_LSM6DSO_0 == 1)
    case IKS01A3_LSM6DSO_0:
      if (LSM6DSO_0_Probe(Functions) != BSP_ERROR_NONE)
 8006276:	6838      	ldr	r0, [r7, #0]
 8006278:	f000 fa5a 	bl	8006730 <LSM6DSO_0_Probe>
 800627c:	4603      	mov	r3, r0
 800627e:	2b00      	cmp	r3, #0
 8006280:	d002      	beq.n	8006288 <IKS01A3_MOTION_SENSOR_Init+0x44>
      {
        return BSP_ERROR_NO_INIT;
 8006282:	f04f 33ff 	mov.w	r3, #4294967295
 8006286:	e0cc      	b.n	8006422 <IKS01A3_MOTION_SENSOR_Init+0x1de>
      }
      if (MotionDrv[Instance]->GetCapabilities(MotionCompObj[Instance], (void *)&cap) != BSP_ERROR_NONE)
 8006288:	4a68      	ldr	r2, [pc, #416]	; (800642c <IKS01A3_MOTION_SENSOR_Init+0x1e8>)
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006290:	68db      	ldr	r3, [r3, #12]
 8006292:	4967      	ldr	r1, [pc, #412]	; (8006430 <IKS01A3_MOTION_SENSOR_Init+0x1ec>)
 8006294:	687a      	ldr	r2, [r7, #4]
 8006296:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800629a:	f107 010c 	add.w	r1, r7, #12
 800629e:	4610      	mov	r0, r2
 80062a0:	4798      	blx	r3
 80062a2:	4603      	mov	r3, r0
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d002      	beq.n	80062ae <IKS01A3_MOTION_SENSOR_Init+0x6a>
      {
        return BSP_ERROR_UNKNOWN_COMPONENT;
 80062a8:	f06f 0306 	mvn.w	r3, #6
 80062ac:	e0b9      	b.n	8006422 <IKS01A3_MOTION_SENSOR_Init+0x1de>
      }
      if (cap.Acc == 1U)
 80062ae:	7b3b      	ldrb	r3, [r7, #12]
 80062b0:	2b01      	cmp	r3, #1
 80062b2:	d103      	bne.n	80062bc <IKS01A3_MOTION_SENSOR_Init+0x78>
      {
        component_functions |= MOTION_ACCELERO;
 80062b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062b6:	f043 0302 	orr.w	r3, r3, #2
 80062ba:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      if (cap.Gyro == 1U)
 80062bc:	7b7b      	ldrb	r3, [r7, #13]
 80062be:	2b01      	cmp	r3, #1
 80062c0:	d103      	bne.n	80062ca <IKS01A3_MOTION_SENSOR_Init+0x86>
      {
        component_functions |= MOTION_GYRO;
 80062c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062c4:	f043 0301 	orr.w	r3, r3, #1
 80062c8:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      if (cap.Magneto == 1U)
 80062ca:	7bbb      	ldrb	r3, [r7, #14]
 80062cc:	2b01      	cmp	r3, #1
 80062ce:	d16c      	bne.n	80063aa <IKS01A3_MOTION_SENSOR_Init+0x166>
      {
        component_functions |= MOTION_MAGNETO;
 80062d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062d2:	f043 0304 	orr.w	r3, r3, #4
 80062d6:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      break;
 80062d8:	e067      	b.n	80063aa <IKS01A3_MOTION_SENSOR_Init+0x166>
#endif

#if (USE_IKS01A3_MOTION_SENSOR_LIS2DW12_0 == 1)
    case IKS01A3_LIS2DW12_0:
      if (LIS2DW12_0_Probe(Functions) != BSP_ERROR_NONE)
 80062da:	6838      	ldr	r0, [r7, #0]
 80062dc:	f000 fae8 	bl	80068b0 <LIS2DW12_0_Probe>
 80062e0:	4603      	mov	r3, r0
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d002      	beq.n	80062ec <IKS01A3_MOTION_SENSOR_Init+0xa8>
      {
        return BSP_ERROR_NO_INIT;
 80062e6:	f04f 33ff 	mov.w	r3, #4294967295
 80062ea:	e09a      	b.n	8006422 <IKS01A3_MOTION_SENSOR_Init+0x1de>
      }
      if (MotionDrv[Instance]->GetCapabilities(MotionCompObj[Instance], (void *)&cap) != BSP_ERROR_NONE)
 80062ec:	4a4f      	ldr	r2, [pc, #316]	; (800642c <IKS01A3_MOTION_SENSOR_Init+0x1e8>)
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80062f4:	68db      	ldr	r3, [r3, #12]
 80062f6:	494e      	ldr	r1, [pc, #312]	; (8006430 <IKS01A3_MOTION_SENSOR_Init+0x1ec>)
 80062f8:	687a      	ldr	r2, [r7, #4]
 80062fa:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80062fe:	f107 010c 	add.w	r1, r7, #12
 8006302:	4610      	mov	r0, r2
 8006304:	4798      	blx	r3
 8006306:	4603      	mov	r3, r0
 8006308:	2b00      	cmp	r3, #0
 800630a:	d002      	beq.n	8006312 <IKS01A3_MOTION_SENSOR_Init+0xce>
      {
        return BSP_ERROR_UNKNOWN_COMPONENT;
 800630c:	f06f 0306 	mvn.w	r3, #6
 8006310:	e087      	b.n	8006422 <IKS01A3_MOTION_SENSOR_Init+0x1de>
      }
      if (cap.Acc == 1U)
 8006312:	7b3b      	ldrb	r3, [r7, #12]
 8006314:	2b01      	cmp	r3, #1
 8006316:	d103      	bne.n	8006320 <IKS01A3_MOTION_SENSOR_Init+0xdc>
      {
        component_functions |= MOTION_ACCELERO;
 8006318:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800631a:	f043 0302 	orr.w	r3, r3, #2
 800631e:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      if (cap.Gyro == 1U)
 8006320:	7b7b      	ldrb	r3, [r7, #13]
 8006322:	2b01      	cmp	r3, #1
 8006324:	d103      	bne.n	800632e <IKS01A3_MOTION_SENSOR_Init+0xea>
      {
        component_functions |= MOTION_GYRO;
 8006326:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006328:	f043 0301 	orr.w	r3, r3, #1
 800632c:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      if (cap.Magneto == 1U)
 800632e:	7bbb      	ldrb	r3, [r7, #14]
 8006330:	2b01      	cmp	r3, #1
 8006332:	d13c      	bne.n	80063ae <IKS01A3_MOTION_SENSOR_Init+0x16a>
      {
        component_functions |= MOTION_MAGNETO;
 8006334:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006336:	f043 0304 	orr.w	r3, r3, #4
 800633a:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      break;
 800633c:	e037      	b.n	80063ae <IKS01A3_MOTION_SENSOR_Init+0x16a>
#endif

#if (USE_IKS01A3_MOTION_SENSOR_LIS2MDL_0 == 1)
    case IKS01A3_LIS2MDL_0:
      if (LIS2MDL_0_Probe(Functions) != BSP_ERROR_NONE)
 800633e:	6838      	ldr	r0, [r7, #0]
 8006340:	f000 fb5e 	bl	8006a00 <LIS2MDL_0_Probe>
 8006344:	4603      	mov	r3, r0
 8006346:	2b00      	cmp	r3, #0
 8006348:	d002      	beq.n	8006350 <IKS01A3_MOTION_SENSOR_Init+0x10c>
      {
        return BSP_ERROR_NO_INIT;
 800634a:	f04f 33ff 	mov.w	r3, #4294967295
 800634e:	e068      	b.n	8006422 <IKS01A3_MOTION_SENSOR_Init+0x1de>
      }
      if (MotionDrv[Instance]->GetCapabilities(MotionCompObj[Instance], (void *)&cap) != BSP_ERROR_NONE)
 8006350:	4a36      	ldr	r2, [pc, #216]	; (800642c <IKS01A3_MOTION_SENSOR_Init+0x1e8>)
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006358:	68db      	ldr	r3, [r3, #12]
 800635a:	4935      	ldr	r1, [pc, #212]	; (8006430 <IKS01A3_MOTION_SENSOR_Init+0x1ec>)
 800635c:	687a      	ldr	r2, [r7, #4]
 800635e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8006362:	f107 010c 	add.w	r1, r7, #12
 8006366:	4610      	mov	r0, r2
 8006368:	4798      	blx	r3
 800636a:	4603      	mov	r3, r0
 800636c:	2b00      	cmp	r3, #0
 800636e:	d002      	beq.n	8006376 <IKS01A3_MOTION_SENSOR_Init+0x132>
      {
        return BSP_ERROR_UNKNOWN_COMPONENT;
 8006370:	f06f 0306 	mvn.w	r3, #6
 8006374:	e055      	b.n	8006422 <IKS01A3_MOTION_SENSOR_Init+0x1de>
      }
      if (cap.Acc == 1U)
 8006376:	7b3b      	ldrb	r3, [r7, #12]
 8006378:	2b01      	cmp	r3, #1
 800637a:	d103      	bne.n	8006384 <IKS01A3_MOTION_SENSOR_Init+0x140>
      {
        component_functions |= MOTION_ACCELERO;
 800637c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800637e:	f043 0302 	orr.w	r3, r3, #2
 8006382:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      if (cap.Gyro == 1U)
 8006384:	7b7b      	ldrb	r3, [r7, #13]
 8006386:	2b01      	cmp	r3, #1
 8006388:	d103      	bne.n	8006392 <IKS01A3_MOTION_SENSOR_Init+0x14e>
      {
        component_functions |= MOTION_GYRO;
 800638a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800638c:	f043 0301 	orr.w	r3, r3, #1
 8006390:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      if (cap.Magneto == 1U)
 8006392:	7bbb      	ldrb	r3, [r7, #14]
 8006394:	2b01      	cmp	r3, #1
 8006396:	d10c      	bne.n	80063b2 <IKS01A3_MOTION_SENSOR_Init+0x16e>
      {
        component_functions |= MOTION_MAGNETO;
 8006398:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800639a:	f043 0304 	orr.w	r3, r3, #4
 800639e:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      break;
 80063a0:	e007      	b.n	80063b2 <IKS01A3_MOTION_SENSOR_Init+0x16e>
      }
      break;
#endif

    default:
      ret = BSP_ERROR_WRONG_PARAM;
 80063a2:	f06f 0301 	mvn.w	r3, #1
 80063a6:	637b      	str	r3, [r7, #52]	; 0x34
      break;
 80063a8:	e004      	b.n	80063b4 <IKS01A3_MOTION_SENSOR_Init+0x170>
      break;
 80063aa:	bf00      	nop
 80063ac:	e002      	b.n	80063b4 <IKS01A3_MOTION_SENSOR_Init+0x170>
      break;
 80063ae:	bf00      	nop
 80063b0:	e000      	b.n	80063b4 <IKS01A3_MOTION_SENSOR_Init+0x170>
      break;
 80063b2:	bf00      	nop
  }

  if (ret != BSP_ERROR_NONE)
 80063b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d001      	beq.n	80063be <IKS01A3_MOTION_SENSOR_Init+0x17a>
  {
    return ret;
 80063ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80063bc:	e031      	b.n	8006422 <IKS01A3_MOTION_SENSOR_Init+0x1de>
  }

  for (i = 0; i < IKS01A3_MOTION_FUNCTIONS_NBR; i++)
 80063be:	2300      	movs	r3, #0
 80063c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80063c2:	e02a      	b.n	800641a <IKS01A3_MOTION_SENSOR_Init+0x1d6>
  {
    if (((Functions & function) == function) && ((component_functions & function) == function))
 80063c4:	683a      	ldr	r2, [r7, #0]
 80063c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063c8:	4013      	ands	r3, r2
 80063ca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80063cc:	429a      	cmp	r2, r3
 80063ce:	d11e      	bne.n	800640e <IKS01A3_MOTION_SENSOR_Init+0x1ca>
 80063d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80063d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063d4:	4013      	ands	r3, r2
 80063d6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80063d8:	429a      	cmp	r2, r3
 80063da:	d118      	bne.n	800640e <IKS01A3_MOTION_SENSOR_Init+0x1ca>
    {
      if (MotionFuncDrv[Instance][FunctionIndex[function]]->Enable(MotionCompObj[Instance]) != BSP_ERROR_NONE)
 80063dc:	4a15      	ldr	r2, [pc, #84]	; (8006434 <IKS01A3_MOTION_SENSOR_Init+0x1f0>)
 80063de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063e0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80063e4:	4814      	ldr	r0, [pc, #80]	; (8006438 <IKS01A3_MOTION_SENSOR_Init+0x1f4>)
 80063e6:	687a      	ldr	r2, [r7, #4]
 80063e8:	4613      	mov	r3, r2
 80063ea:	005b      	lsls	r3, r3, #1
 80063ec:	4413      	add	r3, r2
 80063ee:	440b      	add	r3, r1
 80063f0:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	490e      	ldr	r1, [pc, #56]	; (8006430 <IKS01A3_MOTION_SENSOR_Init+0x1ec>)
 80063f8:	687a      	ldr	r2, [r7, #4]
 80063fa:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80063fe:	4610      	mov	r0, r2
 8006400:	4798      	blx	r3
 8006402:	4603      	mov	r3, r0
 8006404:	2b00      	cmp	r3, #0
 8006406:	d002      	beq.n	800640e <IKS01A3_MOTION_SENSOR_Init+0x1ca>
      {
        return BSP_ERROR_COMPONENT_FAILURE;
 8006408:	f06f 0304 	mvn.w	r3, #4
 800640c:	e009      	b.n	8006422 <IKS01A3_MOTION_SENSOR_Init+0x1de>
      }
    }
    function = function << 1;
 800640e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006410:	005b      	lsls	r3, r3, #1
 8006412:	633b      	str	r3, [r7, #48]	; 0x30
  for (i = 0; i < IKS01A3_MOTION_FUNCTIONS_NBR; i++)
 8006414:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006416:	3301      	adds	r3, #1
 8006418:	62fb      	str	r3, [r7, #44]	; 0x2c
 800641a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800641c:	2b02      	cmp	r3, #2
 800641e:	d9d1      	bls.n	80063c4 <IKS01A3_MOTION_SENSOR_Init+0x180>
  }

  return ret;
 8006420:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006422:	4618      	mov	r0, r3
 8006424:	3738      	adds	r7, #56	; 0x38
 8006426:	46bd      	mov	sp, r7
 8006428:	bd80      	pop	{r7, pc}
 800642a:	bf00      	nop
 800642c:	20016dac 	.word	0x20016dac
 8006430:	20016d7c 	.word	0x20016d7c
 8006434:	200000c8 	.word	0x200000c8
 8006438:	20016d88 	.word	0x20016d88

0800643c <IKS01A3_MOTION_SENSOR_DeInit>:
  * @brief  Deinitialize Motion sensor
  * @param  Instance Motion sensor instance
  * @retval BSP status
  */
int32_t IKS01A3_MOTION_SENSOR_DeInit(uint32_t Instance)
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b084      	sub	sp, #16
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
  int32_t ret;

  if (Instance >= IKS01A3_MOTION_INSTANCES_NBR)
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2b02      	cmp	r3, #2
 8006448:	d903      	bls.n	8006452 <IKS01A3_MOTION_SENSOR_DeInit+0x16>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800644a:	f06f 0301 	mvn.w	r3, #1
 800644e:	60fb      	str	r3, [r7, #12]
 8006450:	e013      	b.n	800647a <IKS01A3_MOTION_SENSOR_DeInit+0x3e>
  }
  else if (MotionDrv[Instance]->DeInit(MotionCompObj[Instance]) != BSP_ERROR_NONE)
 8006452:	4a0c      	ldr	r2, [pc, #48]	; (8006484 <IKS01A3_MOTION_SENSOR_DeInit+0x48>)
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800645a:	685b      	ldr	r3, [r3, #4]
 800645c:	490a      	ldr	r1, [pc, #40]	; (8006488 <IKS01A3_MOTION_SENSOR_DeInit+0x4c>)
 800645e:	687a      	ldr	r2, [r7, #4]
 8006460:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8006464:	4610      	mov	r0, r2
 8006466:	4798      	blx	r3
 8006468:	4603      	mov	r3, r0
 800646a:	2b00      	cmp	r3, #0
 800646c:	d003      	beq.n	8006476 <IKS01A3_MOTION_SENSOR_DeInit+0x3a>
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 800646e:	f06f 0304 	mvn.w	r3, #4
 8006472:	60fb      	str	r3, [r7, #12]
 8006474:	e001      	b.n	800647a <IKS01A3_MOTION_SENSOR_DeInit+0x3e>
  }
  else
  {
    ret = BSP_ERROR_NONE;
 8006476:	2300      	movs	r3, #0
 8006478:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800647a:	68fb      	ldr	r3, [r7, #12]
}
 800647c:	4618      	mov	r0, r3
 800647e:	3710      	adds	r7, #16
 8006480:	46bd      	mov	sp, r7
 8006482:	bd80      	pop	{r7, pc}
 8006484:	20016dac 	.word	0x20016dac
 8006488:	20016d7c 	.word	0x20016d7c

0800648c <IKS01A3_MOTION_SENSOR_Enable>:
  *         - MOTION_ACCELERO for instance 1
  *         - MOTION_MAGNETO for instance 2
  * @retval BSP status
  */
int32_t IKS01A3_MOTION_SENSOR_Enable(uint32_t Instance, uint32_t Function)
{
 800648c:	b580      	push	{r7, lr}
 800648e:	b084      	sub	sp, #16
 8006490:	af00      	add	r7, sp, #0
 8006492:	6078      	str	r0, [r7, #4]
 8006494:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (Instance >= IKS01A3_MOTION_INSTANCES_NBR)
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	2b02      	cmp	r3, #2
 800649a:	d903      	bls.n	80064a4 <IKS01A3_MOTION_SENSOR_Enable+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800649c:	f06f 0301 	mvn.w	r3, #1
 80064a0:	60fb      	str	r3, [r7, #12]
 80064a2:	e028      	b.n	80064f6 <IKS01A3_MOTION_SENSOR_Enable+0x6a>
  }
  else
  {
    if ((MotionCtx[Instance].Functions & Function) == Function)
 80064a4:	4a16      	ldr	r2, [pc, #88]	; (8006500 <IKS01A3_MOTION_SENSOR_Enable+0x74>)
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80064ac:	683b      	ldr	r3, [r7, #0]
 80064ae:	4013      	ands	r3, r2
 80064b0:	683a      	ldr	r2, [r7, #0]
 80064b2:	429a      	cmp	r2, r3
 80064b4:	d11c      	bne.n	80064f0 <IKS01A3_MOTION_SENSOR_Enable+0x64>
    {
      if (MotionFuncDrv[Instance][FunctionIndex[Function]]->Enable(MotionCompObj[Instance]) != BSP_ERROR_NONE)
 80064b6:	4a13      	ldr	r2, [pc, #76]	; (8006504 <IKS01A3_MOTION_SENSOR_Enable+0x78>)
 80064b8:	683b      	ldr	r3, [r7, #0]
 80064ba:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80064be:	4812      	ldr	r0, [pc, #72]	; (8006508 <IKS01A3_MOTION_SENSOR_Enable+0x7c>)
 80064c0:	687a      	ldr	r2, [r7, #4]
 80064c2:	4613      	mov	r3, r2
 80064c4:	005b      	lsls	r3, r3, #1
 80064c6:	4413      	add	r3, r2
 80064c8:	440b      	add	r3, r1
 80064ca:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	490e      	ldr	r1, [pc, #56]	; (800650c <IKS01A3_MOTION_SENSOR_Enable+0x80>)
 80064d2:	687a      	ldr	r2, [r7, #4]
 80064d4:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80064d8:	4610      	mov	r0, r2
 80064da:	4798      	blx	r3
 80064dc:	4603      	mov	r3, r0
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d003      	beq.n	80064ea <IKS01A3_MOTION_SENSOR_Enable+0x5e>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 80064e2:	f06f 0304 	mvn.w	r3, #4
 80064e6:	60fb      	str	r3, [r7, #12]
 80064e8:	e005      	b.n	80064f6 <IKS01A3_MOTION_SENSOR_Enable+0x6a>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 80064ea:	2300      	movs	r3, #0
 80064ec:	60fb      	str	r3, [r7, #12]
 80064ee:	e002      	b.n	80064f6 <IKS01A3_MOTION_SENSOR_Enable+0x6a>
      }
    }
    else
    {
      ret = BSP_ERROR_WRONG_PARAM;
 80064f0:	f06f 0301 	mvn.w	r3, #1
 80064f4:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 80064f6:	68fb      	ldr	r3, [r7, #12]
}
 80064f8:	4618      	mov	r0, r3
 80064fa:	3710      	adds	r7, #16
 80064fc:	46bd      	mov	sp, r7
 80064fe:	bd80      	pop	{r7, pc}
 8006500:	20016db8 	.word	0x20016db8
 8006504:	200000c8 	.word	0x200000c8
 8006508:	20016d88 	.word	0x20016d88
 800650c:	20016d7c 	.word	0x20016d7c

08006510 <IKS01A3_MOTION_SENSOR_Disable>:
  *         - MOTION_ACCELERO for instance 1
  *         - MOTION_MAGNETO for instance 2
  * @retval BSP status
  */
int32_t IKS01A3_MOTION_SENSOR_Disable(uint32_t Instance, uint32_t Function)
{
 8006510:	b580      	push	{r7, lr}
 8006512:	b084      	sub	sp, #16
 8006514:	af00      	add	r7, sp, #0
 8006516:	6078      	str	r0, [r7, #4]
 8006518:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (Instance >= IKS01A3_MOTION_INSTANCES_NBR)
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	2b02      	cmp	r3, #2
 800651e:	d903      	bls.n	8006528 <IKS01A3_MOTION_SENSOR_Disable+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8006520:	f06f 0301 	mvn.w	r3, #1
 8006524:	60fb      	str	r3, [r7, #12]
 8006526:	e028      	b.n	800657a <IKS01A3_MOTION_SENSOR_Disable+0x6a>
  }
  else
  {
    if ((MotionCtx[Instance].Functions & Function) == Function)
 8006528:	4a16      	ldr	r2, [pc, #88]	; (8006584 <IKS01A3_MOTION_SENSOR_Disable+0x74>)
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8006530:	683b      	ldr	r3, [r7, #0]
 8006532:	4013      	ands	r3, r2
 8006534:	683a      	ldr	r2, [r7, #0]
 8006536:	429a      	cmp	r2, r3
 8006538:	d11c      	bne.n	8006574 <IKS01A3_MOTION_SENSOR_Disable+0x64>
    {
      if (MotionFuncDrv[Instance][FunctionIndex[Function]]->Disable(MotionCompObj[Instance]) != BSP_ERROR_NONE)
 800653a:	4a13      	ldr	r2, [pc, #76]	; (8006588 <IKS01A3_MOTION_SENSOR_Disable+0x78>)
 800653c:	683b      	ldr	r3, [r7, #0]
 800653e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8006542:	4812      	ldr	r0, [pc, #72]	; (800658c <IKS01A3_MOTION_SENSOR_Disable+0x7c>)
 8006544:	687a      	ldr	r2, [r7, #4]
 8006546:	4613      	mov	r3, r2
 8006548:	005b      	lsls	r3, r3, #1
 800654a:	4413      	add	r3, r2
 800654c:	440b      	add	r3, r1
 800654e:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8006552:	685b      	ldr	r3, [r3, #4]
 8006554:	490e      	ldr	r1, [pc, #56]	; (8006590 <IKS01A3_MOTION_SENSOR_Disable+0x80>)
 8006556:	687a      	ldr	r2, [r7, #4]
 8006558:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800655c:	4610      	mov	r0, r2
 800655e:	4798      	blx	r3
 8006560:	4603      	mov	r3, r0
 8006562:	2b00      	cmp	r3, #0
 8006564:	d003      	beq.n	800656e <IKS01A3_MOTION_SENSOR_Disable+0x5e>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8006566:	f06f 0304 	mvn.w	r3, #4
 800656a:	60fb      	str	r3, [r7, #12]
 800656c:	e005      	b.n	800657a <IKS01A3_MOTION_SENSOR_Disable+0x6a>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800656e:	2300      	movs	r3, #0
 8006570:	60fb      	str	r3, [r7, #12]
 8006572:	e002      	b.n	800657a <IKS01A3_MOTION_SENSOR_Disable+0x6a>
      }
    }
    else
    {
      ret = BSP_ERROR_WRONG_PARAM;
 8006574:	f06f 0301 	mvn.w	r3, #1
 8006578:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 800657a:	68fb      	ldr	r3, [r7, #12]
}
 800657c:	4618      	mov	r0, r3
 800657e:	3710      	adds	r7, #16
 8006580:	46bd      	mov	sp, r7
 8006582:	bd80      	pop	{r7, pc}
 8006584:	20016db8 	.word	0x20016db8
 8006588:	200000c8 	.word	0x200000c8
 800658c:	20016d88 	.word	0x20016d88
 8006590:	20016d7c 	.word	0x20016d7c

08006594 <IKS01A3_MOTION_SENSOR_GetAxes>:
  *         - MOTION_MAGNETO for instance 2
  * @param  Axes pointer to axes data structure
  * @retval BSP status
  */
int32_t IKS01A3_MOTION_SENSOR_GetAxes(uint32_t Instance, uint32_t Function, IKS01A3_MOTION_SENSOR_Axes_t *Axes)
{
 8006594:	b580      	push	{r7, lr}
 8006596:	b086      	sub	sp, #24
 8006598:	af00      	add	r7, sp, #0
 800659a:	60f8      	str	r0, [r7, #12]
 800659c:	60b9      	str	r1, [r7, #8]
 800659e:	607a      	str	r2, [r7, #4]
  int32_t ret;

  if (Instance >= IKS01A3_MOTION_INSTANCES_NBR)
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	2b02      	cmp	r3, #2
 80065a4:	d903      	bls.n	80065ae <IKS01A3_MOTION_SENSOR_GetAxes+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80065a6:	f06f 0301 	mvn.w	r3, #1
 80065aa:	617b      	str	r3, [r7, #20]
 80065ac:	e029      	b.n	8006602 <IKS01A3_MOTION_SENSOR_GetAxes+0x6e>
  }
  else
  {
    if ((MotionCtx[Instance].Functions & Function) == Function)
 80065ae:	4a17      	ldr	r2, [pc, #92]	; (800660c <IKS01A3_MOTION_SENSOR_GetAxes+0x78>)
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80065b6:	68bb      	ldr	r3, [r7, #8]
 80065b8:	4013      	ands	r3, r2
 80065ba:	68ba      	ldr	r2, [r7, #8]
 80065bc:	429a      	cmp	r2, r3
 80065be:	d11d      	bne.n	80065fc <IKS01A3_MOTION_SENSOR_GetAxes+0x68>
    {
      if (MotionFuncDrv[Instance][FunctionIndex[Function]]->GetAxes(MotionCompObj[Instance], Axes) != BSP_ERROR_NONE)
 80065c0:	4a13      	ldr	r2, [pc, #76]	; (8006610 <IKS01A3_MOTION_SENSOR_GetAxes+0x7c>)
 80065c2:	68bb      	ldr	r3, [r7, #8]
 80065c4:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80065c8:	4812      	ldr	r0, [pc, #72]	; (8006614 <IKS01A3_MOTION_SENSOR_GetAxes+0x80>)
 80065ca:	68fa      	ldr	r2, [r7, #12]
 80065cc:	4613      	mov	r3, r2
 80065ce:	005b      	lsls	r3, r3, #1
 80065d0:	4413      	add	r3, r2
 80065d2:	440b      	add	r3, r1
 80065d4:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80065d8:	69db      	ldr	r3, [r3, #28]
 80065da:	490f      	ldr	r1, [pc, #60]	; (8006618 <IKS01A3_MOTION_SENSOR_GetAxes+0x84>)
 80065dc:	68fa      	ldr	r2, [r7, #12]
 80065de:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80065e2:	6879      	ldr	r1, [r7, #4]
 80065e4:	4610      	mov	r0, r2
 80065e6:	4798      	blx	r3
 80065e8:	4603      	mov	r3, r0
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d003      	beq.n	80065f6 <IKS01A3_MOTION_SENSOR_GetAxes+0x62>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 80065ee:	f06f 0304 	mvn.w	r3, #4
 80065f2:	617b      	str	r3, [r7, #20]
 80065f4:	e005      	b.n	8006602 <IKS01A3_MOTION_SENSOR_GetAxes+0x6e>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 80065f6:	2300      	movs	r3, #0
 80065f8:	617b      	str	r3, [r7, #20]
 80065fa:	e002      	b.n	8006602 <IKS01A3_MOTION_SENSOR_GetAxes+0x6e>
      }
    }
    else
    {
      ret = BSP_ERROR_WRONG_PARAM;
 80065fc:	f06f 0301 	mvn.w	r3, #1
 8006600:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 8006602:	697b      	ldr	r3, [r7, #20]
}
 8006604:	4618      	mov	r0, r3
 8006606:	3718      	adds	r7, #24
 8006608:	46bd      	mov	sp, r7
 800660a:	bd80      	pop	{r7, pc}
 800660c:	20016db8 	.word	0x20016db8
 8006610:	200000c8 	.word	0x200000c8
 8006614:	20016d88 	.word	0x20016d88
 8006618:	20016d7c 	.word	0x20016d7c

0800661c <IKS01A3_MOTION_SENSOR_GetOutputDataRate>:
  *         - MOTION_MAGNETO for instance 2
  * @param  Odr pointer to Output Data Rate read value
  * @retval BSP status
  */
int32_t IKS01A3_MOTION_SENSOR_GetOutputDataRate(uint32_t Instance, uint32_t Function, float *Odr)
{
 800661c:	b580      	push	{r7, lr}
 800661e:	b086      	sub	sp, #24
 8006620:	af00      	add	r7, sp, #0
 8006622:	60f8      	str	r0, [r7, #12]
 8006624:	60b9      	str	r1, [r7, #8]
 8006626:	607a      	str	r2, [r7, #4]
  int32_t ret;

  if (Instance >= IKS01A3_MOTION_INSTANCES_NBR)
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	2b02      	cmp	r3, #2
 800662c:	d903      	bls.n	8006636 <IKS01A3_MOTION_SENSOR_GetOutputDataRate+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800662e:	f06f 0301 	mvn.w	r3, #1
 8006632:	617b      	str	r3, [r7, #20]
 8006634:	e029      	b.n	800668a <IKS01A3_MOTION_SENSOR_GetOutputDataRate+0x6e>
  }
  else
  {
    if ((MotionCtx[Instance].Functions & Function) == Function)
 8006636:	4a17      	ldr	r2, [pc, #92]	; (8006694 <IKS01A3_MOTION_SENSOR_GetOutputDataRate+0x78>)
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800663e:	68bb      	ldr	r3, [r7, #8]
 8006640:	4013      	ands	r3, r2
 8006642:	68ba      	ldr	r2, [r7, #8]
 8006644:	429a      	cmp	r2, r3
 8006646:	d11d      	bne.n	8006684 <IKS01A3_MOTION_SENSOR_GetOutputDataRate+0x68>
    {
      if (MotionFuncDrv[Instance][FunctionIndex[Function]]->GetOutputDataRate(MotionCompObj[Instance], Odr) != BSP_ERROR_NONE)
 8006648:	4a13      	ldr	r2, [pc, #76]	; (8006698 <IKS01A3_MOTION_SENSOR_GetOutputDataRate+0x7c>)
 800664a:	68bb      	ldr	r3, [r7, #8]
 800664c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8006650:	4812      	ldr	r0, [pc, #72]	; (800669c <IKS01A3_MOTION_SENSOR_GetOutputDataRate+0x80>)
 8006652:	68fa      	ldr	r2, [r7, #12]
 8006654:	4613      	mov	r3, r2
 8006656:	005b      	lsls	r3, r3, #1
 8006658:	4413      	add	r3, r2
 800665a:	440b      	add	r3, r1
 800665c:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8006660:	68db      	ldr	r3, [r3, #12]
 8006662:	490f      	ldr	r1, [pc, #60]	; (80066a0 <IKS01A3_MOTION_SENSOR_GetOutputDataRate+0x84>)
 8006664:	68fa      	ldr	r2, [r7, #12]
 8006666:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800666a:	6879      	ldr	r1, [r7, #4]
 800666c:	4610      	mov	r0, r2
 800666e:	4798      	blx	r3
 8006670:	4603      	mov	r3, r0
 8006672:	2b00      	cmp	r3, #0
 8006674:	d003      	beq.n	800667e <IKS01A3_MOTION_SENSOR_GetOutputDataRate+0x62>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8006676:	f06f 0304 	mvn.w	r3, #4
 800667a:	617b      	str	r3, [r7, #20]
 800667c:	e005      	b.n	800668a <IKS01A3_MOTION_SENSOR_GetOutputDataRate+0x6e>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800667e:	2300      	movs	r3, #0
 8006680:	617b      	str	r3, [r7, #20]
 8006682:	e002      	b.n	800668a <IKS01A3_MOTION_SENSOR_GetOutputDataRate+0x6e>
      }
    }
    else
    {
      ret = BSP_ERROR_WRONG_PARAM;
 8006684:	f06f 0301 	mvn.w	r3, #1
 8006688:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 800668a:	697b      	ldr	r3, [r7, #20]
}
 800668c:	4618      	mov	r0, r3
 800668e:	3718      	adds	r7, #24
 8006690:	46bd      	mov	sp, r7
 8006692:	bd80      	pop	{r7, pc}
 8006694:	20016db8 	.word	0x20016db8
 8006698:	200000c8 	.word	0x200000c8
 800669c:	20016d88 	.word	0x20016d88
 80066a0:	20016d7c 	.word	0x20016d7c

080066a4 <IKS01A3_MOTION_SENSOR_SetOutputDataRate>:
  *         - MOTION_MAGNETO for instance 2
  * @param  Odr Output Data Rate value to be set
  * @retval BSP status
  */
int32_t IKS01A3_MOTION_SENSOR_SetOutputDataRate(uint32_t Instance, uint32_t Function, float Odr)
{
 80066a4:	b580      	push	{r7, lr}
 80066a6:	b086      	sub	sp, #24
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	60f8      	str	r0, [r7, #12]
 80066ac:	60b9      	str	r1, [r7, #8]
 80066ae:	ed87 0a01 	vstr	s0, [r7, #4]
  int32_t ret;

  if (Instance >= IKS01A3_MOTION_INSTANCES_NBR)
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	2b02      	cmp	r3, #2
 80066b6:	d903      	bls.n	80066c0 <IKS01A3_MOTION_SENSOR_SetOutputDataRate+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80066b8:	f06f 0301 	mvn.w	r3, #1
 80066bc:	617b      	str	r3, [r7, #20]
 80066be:	e02a      	b.n	8006716 <IKS01A3_MOTION_SENSOR_SetOutputDataRate+0x72>
  }
  else
  {
    if ((MotionCtx[Instance].Functions & Function) == Function)
 80066c0:	4a17      	ldr	r2, [pc, #92]	; (8006720 <IKS01A3_MOTION_SENSOR_SetOutputDataRate+0x7c>)
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80066c8:	68bb      	ldr	r3, [r7, #8]
 80066ca:	4013      	ands	r3, r2
 80066cc:	68ba      	ldr	r2, [r7, #8]
 80066ce:	429a      	cmp	r2, r3
 80066d0:	d11e      	bne.n	8006710 <IKS01A3_MOTION_SENSOR_SetOutputDataRate+0x6c>
    {
      if (MotionFuncDrv[Instance][FunctionIndex[Function]]->SetOutputDataRate(MotionCompObj[Instance], Odr) != BSP_ERROR_NONE)
 80066d2:	4a14      	ldr	r2, [pc, #80]	; (8006724 <IKS01A3_MOTION_SENSOR_SetOutputDataRate+0x80>)
 80066d4:	68bb      	ldr	r3, [r7, #8]
 80066d6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80066da:	4813      	ldr	r0, [pc, #76]	; (8006728 <IKS01A3_MOTION_SENSOR_SetOutputDataRate+0x84>)
 80066dc:	68fa      	ldr	r2, [r7, #12]
 80066de:	4613      	mov	r3, r2
 80066e0:	005b      	lsls	r3, r3, #1
 80066e2:	4413      	add	r3, r2
 80066e4:	440b      	add	r3, r1
 80066e6:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80066ea:	691b      	ldr	r3, [r3, #16]
 80066ec:	490f      	ldr	r1, [pc, #60]	; (800672c <IKS01A3_MOTION_SENSOR_SetOutputDataRate+0x88>)
 80066ee:	68fa      	ldr	r2, [r7, #12]
 80066f0:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80066f4:	ed97 0a01 	vldr	s0, [r7, #4]
 80066f8:	4610      	mov	r0, r2
 80066fa:	4798      	blx	r3
 80066fc:	4603      	mov	r3, r0
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d003      	beq.n	800670a <IKS01A3_MOTION_SENSOR_SetOutputDataRate+0x66>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8006702:	f06f 0304 	mvn.w	r3, #4
 8006706:	617b      	str	r3, [r7, #20]
 8006708:	e005      	b.n	8006716 <IKS01A3_MOTION_SENSOR_SetOutputDataRate+0x72>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800670a:	2300      	movs	r3, #0
 800670c:	617b      	str	r3, [r7, #20]
 800670e:	e002      	b.n	8006716 <IKS01A3_MOTION_SENSOR_SetOutputDataRate+0x72>
      }
    }
    else
    {
      ret = BSP_ERROR_WRONG_PARAM;
 8006710:	f06f 0301 	mvn.w	r3, #1
 8006714:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 8006716:	697b      	ldr	r3, [r7, #20]
}
 8006718:	4618      	mov	r0, r3
 800671a:	3718      	adds	r7, #24
 800671c:	46bd      	mov	sp, r7
 800671e:	bd80      	pop	{r7, pc}
 8006720:	20016db8 	.word	0x20016db8
 8006724:	200000c8 	.word	0x200000c8
 8006728:	20016d88 	.word	0x20016d88
 800672c:	20016d7c 	.word	0x20016d7c

08006730 <LSM6DSO_0_Probe>:
/**
  * @brief  Register Bus IOs for instance 0 if component ID is OK
  * @retval BSP status
  */
static int32_t LSM6DSO_0_Probe(uint32_t Functions)
{
 8006730:	b580      	push	{r7, lr}
 8006732:	b094      	sub	sp, #80	; 0x50
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
  LSM6DSO_IO_t            io_ctx;
  uint8_t                 id;
  static LSM6DSO_Object_t lsm6dso_obj_0;
  LSM6DSO_Capabilities_t  cap;
  int32_t ret = BSP_ERROR_NONE;
 8006738:	2300      	movs	r3, #0
 800673a:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* Configure the accelero driver */
  io_ctx.BusType     = LSM6DSO_I2C_BUS; /* I2C */
 800673c:	2300      	movs	r3, #0
 800673e:	637b      	str	r3, [r7, #52]	; 0x34
  io_ctx.Address     = LSM6DSO_I2C_ADD_H;
 8006740:	23d7      	movs	r3, #215	; 0xd7
 8006742:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  io_ctx.Init        = IKS01A3_I2C_Init;
 8006746:	4b4b      	ldr	r3, [pc, #300]	; (8006874 <LSM6DSO_0_Probe+0x144>)
 8006748:	62fb      	str	r3, [r7, #44]	; 0x2c
  io_ctx.DeInit      = IKS01A3_I2C_DeInit;
 800674a:	4b4b      	ldr	r3, [pc, #300]	; (8006878 <LSM6DSO_0_Probe+0x148>)
 800674c:	633b      	str	r3, [r7, #48]	; 0x30
  io_ctx.ReadReg     = IKS01A3_I2C_ReadReg;
 800674e:	4b4b      	ldr	r3, [pc, #300]	; (800687c <LSM6DSO_0_Probe+0x14c>)
 8006750:	643b      	str	r3, [r7, #64]	; 0x40
  io_ctx.WriteReg    = IKS01A3_I2C_WriteReg;
 8006752:	4b4b      	ldr	r3, [pc, #300]	; (8006880 <LSM6DSO_0_Probe+0x150>)
 8006754:	63fb      	str	r3, [r7, #60]	; 0x3c
  io_ctx.GetTick     = IKS01A3_GetTick;
 8006756:	4b4b      	ldr	r3, [pc, #300]	; (8006884 <LSM6DSO_0_Probe+0x154>)
 8006758:	647b      	str	r3, [r7, #68]	; 0x44
  io_ctx.Delay       = IKS01A3_Delay;
 800675a:	4b4b      	ldr	r3, [pc, #300]	; (8006888 <LSM6DSO_0_Probe+0x158>)
 800675c:	64bb      	str	r3, [r7, #72]	; 0x48

  if (LSM6DSO_RegisterBusIO(&lsm6dso_obj_0, &io_ctx) != LSM6DSO_OK)
 800675e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8006762:	4619      	mov	r1, r3
 8006764:	4849      	ldr	r0, [pc, #292]	; (800688c <LSM6DSO_0_Probe+0x15c>)
 8006766:	f7fd fd8d 	bl	8004284 <LSM6DSO_RegisterBusIO>
 800676a:	4603      	mov	r3, r0
 800676c:	2b00      	cmp	r3, #0
 800676e:	d003      	beq.n	8006778 <LSM6DSO_0_Probe+0x48>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8006770:	f06f 0306 	mvn.w	r3, #6
 8006774:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006776:	e077      	b.n	8006868 <LSM6DSO_0_Probe+0x138>
  }
  else if (LSM6DSO_ReadID(&lsm6dso_obj_0, &id) != LSM6DSO_OK)
 8006778:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 800677c:	4619      	mov	r1, r3
 800677e:	4843      	ldr	r0, [pc, #268]	; (800688c <LSM6DSO_0_Probe+0x15c>)
 8006780:	f7fd fe86 	bl	8004490 <LSM6DSO_ReadID>
 8006784:	4603      	mov	r3, r0
 8006786:	2b00      	cmp	r3, #0
 8006788:	d003      	beq.n	8006792 <LSM6DSO_0_Probe+0x62>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800678a:	f06f 0306 	mvn.w	r3, #6
 800678e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006790:	e06a      	b.n	8006868 <LSM6DSO_0_Probe+0x138>
  }
  else if (id != LSM6DSO_ID)
 8006792:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006796:	2b6c      	cmp	r3, #108	; 0x6c
 8006798:	d003      	beq.n	80067a2 <LSM6DSO_0_Probe+0x72>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800679a:	f06f 0306 	mvn.w	r3, #6
 800679e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80067a0:	e062      	b.n	8006868 <LSM6DSO_0_Probe+0x138>
  }
  else
  {
    (void)LSM6DSO_GetCapabilities(&lsm6dso_obj_0, &cap);
 80067a2:	f107 030c 	add.w	r3, r7, #12
 80067a6:	4619      	mov	r1, r3
 80067a8:	4838      	ldr	r0, [pc, #224]	; (800688c <LSM6DSO_0_Probe+0x15c>)
 80067aa:	f7fd fe87 	bl	80044bc <LSM6DSO_GetCapabilities>
    MotionCtx[IKS01A3_LSM6DSO_0].Functions = ((uint32_t)cap.Gyro) | ((uint32_t)cap.Acc << 1) | ((uint32_t)cap.Magneto << 2);
 80067ae:	7b7b      	ldrb	r3, [r7, #13]
 80067b0:	461a      	mov	r2, r3
 80067b2:	7b3b      	ldrb	r3, [r7, #12]
 80067b4:	005b      	lsls	r3, r3, #1
 80067b6:	431a      	orrs	r2, r3
 80067b8:	7bbb      	ldrb	r3, [r7, #14]
 80067ba:	009b      	lsls	r3, r3, #2
 80067bc:	4313      	orrs	r3, r2
 80067be:	4a34      	ldr	r2, [pc, #208]	; (8006890 <LSM6DSO_0_Probe+0x160>)
 80067c0:	6013      	str	r3, [r2, #0]

    MotionCompObj[IKS01A3_LSM6DSO_0] = &lsm6dso_obj_0;
 80067c2:	4b34      	ldr	r3, [pc, #208]	; (8006894 <LSM6DSO_0_Probe+0x164>)
 80067c4:	4a31      	ldr	r2, [pc, #196]	; (800688c <LSM6DSO_0_Probe+0x15c>)
 80067c6:	601a      	str	r2, [r3, #0]
    /* The second cast (void *) is added to bypass Misra R11.3 rule */
    MotionDrv[IKS01A3_LSM6DSO_0] = (MOTION_SENSOR_CommonDrv_t *)(void *)&LSM6DSO_COMMON_Driver;
 80067c8:	4b33      	ldr	r3, [pc, #204]	; (8006898 <LSM6DSO_0_Probe+0x168>)
 80067ca:	4a34      	ldr	r2, [pc, #208]	; (800689c <LSM6DSO_0_Probe+0x16c>)
 80067cc:	601a      	str	r2, [r3, #0]

    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_GYRO) == MOTION_GYRO) && (cap.Gyro == 1U))
 80067ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d11d      	bne.n	8006810 <LSM6DSO_0_Probe+0xe0>
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	f003 0301 	and.w	r3, r3, #1
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d018      	beq.n	8006810 <LSM6DSO_0_Probe+0xe0>
 80067de:	7b7b      	ldrb	r3, [r7, #13]
 80067e0:	2b01      	cmp	r3, #1
 80067e2:	d115      	bne.n	8006810 <LSM6DSO_0_Probe+0xe0>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      MotionFuncDrv[IKS01A3_LSM6DSO_0][FunctionIndex[MOTION_GYRO]] = (MOTION_SENSOR_FuncDrv_t *)(void *)&LSM6DSO_GYRO_Driver;
 80067e4:	4b2e      	ldr	r3, [pc, #184]	; (80068a0 <LSM6DSO_0_Probe+0x170>)
 80067e6:	685b      	ldr	r3, [r3, #4]
 80067e8:	4a2e      	ldr	r2, [pc, #184]	; (80068a4 <LSM6DSO_0_Probe+0x174>)
 80067ea:	492f      	ldr	r1, [pc, #188]	; (80068a8 <LSM6DSO_0_Probe+0x178>)
 80067ec:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

      if (MotionDrv[IKS01A3_LSM6DSO_0]->Init(MotionCompObj[IKS01A3_LSM6DSO_0]) != LSM6DSO_OK)
 80067f0:	4b29      	ldr	r3, [pc, #164]	; (8006898 <LSM6DSO_0_Probe+0x168>)
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	4a27      	ldr	r2, [pc, #156]	; (8006894 <LSM6DSO_0_Probe+0x164>)
 80067f8:	6812      	ldr	r2, [r2, #0]
 80067fa:	4610      	mov	r0, r2
 80067fc:	4798      	blx	r3
 80067fe:	4603      	mov	r3, r0
 8006800:	2b00      	cmp	r3, #0
 8006802:	d003      	beq.n	800680c <LSM6DSO_0_Probe+0xdc>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8006804:	f06f 0304 	mvn.w	r3, #4
 8006808:	64fb      	str	r3, [r7, #76]	; 0x4c
 800680a:	e001      	b.n	8006810 <LSM6DSO_0_Probe+0xe0>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800680c:	2300      	movs	r3, #0
 800680e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_ACCELERO) == MOTION_ACCELERO) && (cap.Acc == 1U))
 8006810:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006812:	2b00      	cmp	r3, #0
 8006814:	d11d      	bne.n	8006852 <LSM6DSO_0_Probe+0x122>
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	f003 0302 	and.w	r3, r3, #2
 800681c:	2b00      	cmp	r3, #0
 800681e:	d018      	beq.n	8006852 <LSM6DSO_0_Probe+0x122>
 8006820:	7b3b      	ldrb	r3, [r7, #12]
 8006822:	2b01      	cmp	r3, #1
 8006824:	d115      	bne.n	8006852 <LSM6DSO_0_Probe+0x122>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      MotionFuncDrv[IKS01A3_LSM6DSO_0][FunctionIndex[MOTION_ACCELERO]] = (MOTION_SENSOR_FuncDrv_t *)(
 8006826:	4b1e      	ldr	r3, [pc, #120]	; (80068a0 <LSM6DSO_0_Probe+0x170>)
 8006828:	689b      	ldr	r3, [r3, #8]
 800682a:	4a1e      	ldr	r2, [pc, #120]	; (80068a4 <LSM6DSO_0_Probe+0x174>)
 800682c:	491f      	ldr	r1, [pc, #124]	; (80068ac <LSM6DSO_0_Probe+0x17c>)
 800682e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                                                           void *)&LSM6DSO_ACC_Driver;

      if (MotionDrv[IKS01A3_LSM6DSO_0]->Init(MotionCompObj[IKS01A3_LSM6DSO_0]) != LSM6DSO_OK)
 8006832:	4b19      	ldr	r3, [pc, #100]	; (8006898 <LSM6DSO_0_Probe+0x168>)
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	4a16      	ldr	r2, [pc, #88]	; (8006894 <LSM6DSO_0_Probe+0x164>)
 800683a:	6812      	ldr	r2, [r2, #0]
 800683c:	4610      	mov	r0, r2
 800683e:	4798      	blx	r3
 8006840:	4603      	mov	r3, r0
 8006842:	2b00      	cmp	r3, #0
 8006844:	d003      	beq.n	800684e <LSM6DSO_0_Probe+0x11e>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8006846:	f06f 0304 	mvn.w	r3, #4
 800684a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800684c:	e001      	b.n	8006852 <LSM6DSO_0_Probe+0x122>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800684e:	2300      	movs	r3, #0
 8006850:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_MAGNETO) == MOTION_MAGNETO))
 8006852:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006854:	2b00      	cmp	r3, #0
 8006856:	d107      	bne.n	8006868 <LSM6DSO_0_Probe+0x138>
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	f003 0304 	and.w	r3, r3, #4
 800685e:	2b00      	cmp	r3, #0
 8006860:	d002      	beq.n	8006868 <LSM6DSO_0_Probe+0x138>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8006862:	f06f 0304 	mvn.w	r3, #4
 8006866:	64fb      	str	r3, [r7, #76]	; 0x4c
    }
  }
  return ret;
 8006868:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 800686a:	4618      	mov	r0, r3
 800686c:	3750      	adds	r7, #80	; 0x50
 800686e:	46bd      	mov	sp, r7
 8006870:	bd80      	pop	{r7, pc}
 8006872:	bf00      	nop
 8006874:	0800182d 	.word	0x0800182d
 8006878:	08001891 	.word	0x08001891
 800687c:	08001945 	.word	0x08001945
 8006880:	080018e1 	.word	0x080018e1
 8006884:	080019a9 	.word	0x080019a9
 8006888:	08006c35 	.word	0x08006c35
 800688c:	20016dc4 	.word	0x20016dc4
 8006890:	20016db8 	.word	0x20016db8
 8006894:	20016d7c 	.word	0x20016d7c
 8006898:	20016dac 	.word	0x20016dac
 800689c:	20000070 	.word	0x20000070
 80068a0:	200000c8 	.word	0x200000c8
 80068a4:	20016d88 	.word	0x20016d88
 80068a8:	200000a4 	.word	0x200000a4
 80068ac:	20000080 	.word	0x20000080

080068b0 <LIS2DW12_0_Probe>:
/**
  * @brief  Register Bus IOs for instance 1 if component ID is OK
  * @retval BSP status
  */
static int32_t LIS2DW12_0_Probe(uint32_t Functions)
{
 80068b0:	b580      	push	{r7, lr}
 80068b2:	b094      	sub	sp, #80	; 0x50
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	6078      	str	r0, [r7, #4]
  LIS2DW12_IO_t            io_ctx;
  uint8_t                  id;
  static LIS2DW12_Object_t lis2dw12_obj_0;
  LIS2DW12_Capabilities_t  cap;
  int32_t ret = BSP_ERROR_NONE;
 80068b8:	2300      	movs	r3, #0
 80068ba:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* Configure the accelero driver */
  io_ctx.BusType     = LIS2DW12_I2C_BUS; /* I2C */
 80068bc:	2300      	movs	r3, #0
 80068be:	637b      	str	r3, [r7, #52]	; 0x34
  io_ctx.Address     = LIS2DW12_I2C_ADD_H;
 80068c0:	2333      	movs	r3, #51	; 0x33
 80068c2:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  io_ctx.Init        = IKS01A3_I2C_Init;
 80068c6:	4b40      	ldr	r3, [pc, #256]	; (80069c8 <LIS2DW12_0_Probe+0x118>)
 80068c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  io_ctx.DeInit      = IKS01A3_I2C_DeInit;
 80068ca:	4b40      	ldr	r3, [pc, #256]	; (80069cc <LIS2DW12_0_Probe+0x11c>)
 80068cc:	633b      	str	r3, [r7, #48]	; 0x30
  io_ctx.ReadReg     = IKS01A3_I2C_ReadReg;
 80068ce:	4b40      	ldr	r3, [pc, #256]	; (80069d0 <LIS2DW12_0_Probe+0x120>)
 80068d0:	643b      	str	r3, [r7, #64]	; 0x40
  io_ctx.WriteReg    = IKS01A3_I2C_WriteReg;
 80068d2:	4b40      	ldr	r3, [pc, #256]	; (80069d4 <LIS2DW12_0_Probe+0x124>)
 80068d4:	63fb      	str	r3, [r7, #60]	; 0x3c
  io_ctx.GetTick     = IKS01A3_GetTick;
 80068d6:	4b40      	ldr	r3, [pc, #256]	; (80069d8 <LIS2DW12_0_Probe+0x128>)
 80068d8:	647b      	str	r3, [r7, #68]	; 0x44
  io_ctx.Delay       = IKS01A3_Delay;
 80068da:	4b40      	ldr	r3, [pc, #256]	; (80069dc <LIS2DW12_0_Probe+0x12c>)
 80068dc:	64bb      	str	r3, [r7, #72]	; 0x48

  if (LIS2DW12_RegisterBusIO(&lis2dw12_obj_0, &io_ctx) != LIS2DW12_OK)
 80068de:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80068e2:	4619      	mov	r1, r3
 80068e4:	483e      	ldr	r0, [pc, #248]	; (80069e0 <LIS2DW12_0_Probe+0x130>)
 80068e6:	f7fb f973 	bl	8001bd0 <LIS2DW12_RegisterBusIO>
 80068ea:	4603      	mov	r3, r0
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d003      	beq.n	80068f8 <LIS2DW12_0_Probe+0x48>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 80068f0:	f06f 0306 	mvn.w	r3, #6
 80068f4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80068f6:	e062      	b.n	80069be <LIS2DW12_0_Probe+0x10e>
  }
  else if (LIS2DW12_ReadID(&lis2dw12_obj_0, &id) != LIS2DW12_OK)
 80068f8:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 80068fc:	4619      	mov	r1, r3
 80068fe:	4838      	ldr	r0, [pc, #224]	; (80069e0 <LIS2DW12_0_Probe+0x130>)
 8006900:	f7fb fa54 	bl	8001dac <LIS2DW12_ReadID>
 8006904:	4603      	mov	r3, r0
 8006906:	2b00      	cmp	r3, #0
 8006908:	d003      	beq.n	8006912 <LIS2DW12_0_Probe+0x62>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800690a:	f06f 0306 	mvn.w	r3, #6
 800690e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006910:	e055      	b.n	80069be <LIS2DW12_0_Probe+0x10e>
  }
  else if (id != LIS2DW12_ID)
 8006912:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006916:	2b44      	cmp	r3, #68	; 0x44
 8006918:	d003      	beq.n	8006922 <LIS2DW12_0_Probe+0x72>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800691a:	f06f 0306 	mvn.w	r3, #6
 800691e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006920:	e04d      	b.n	80069be <LIS2DW12_0_Probe+0x10e>
  }
  else
  {
    (void)LIS2DW12_GetCapabilities(&lis2dw12_obj_0, &cap);
 8006922:	f107 030c 	add.w	r3, r7, #12
 8006926:	4619      	mov	r1, r3
 8006928:	482d      	ldr	r0, [pc, #180]	; (80069e0 <LIS2DW12_0_Probe+0x130>)
 800692a:	f7fb fa55 	bl	8001dd8 <LIS2DW12_GetCapabilities>
    MotionCtx[IKS01A3_LIS2DW12_0].Functions = ((uint32_t)cap.Gyro) | ((uint32_t)cap.Acc << 1) | ((uint32_t)cap.Magneto << 2);
 800692e:	7b7b      	ldrb	r3, [r7, #13]
 8006930:	461a      	mov	r2, r3
 8006932:	7b3b      	ldrb	r3, [r7, #12]
 8006934:	005b      	lsls	r3, r3, #1
 8006936:	431a      	orrs	r2, r3
 8006938:	7bbb      	ldrb	r3, [r7, #14]
 800693a:	009b      	lsls	r3, r3, #2
 800693c:	4313      	orrs	r3, r2
 800693e:	4a29      	ldr	r2, [pc, #164]	; (80069e4 <LIS2DW12_0_Probe+0x134>)
 8006940:	6053      	str	r3, [r2, #4]

    MotionCompObj[IKS01A3_LIS2DW12_0] = &lis2dw12_obj_0;
 8006942:	4b29      	ldr	r3, [pc, #164]	; (80069e8 <LIS2DW12_0_Probe+0x138>)
 8006944:	4a26      	ldr	r2, [pc, #152]	; (80069e0 <LIS2DW12_0_Probe+0x130>)
 8006946:	605a      	str	r2, [r3, #4]
    /* The second cast (void *) is added to bypass Misra R11.3 rule */
    MotionDrv[IKS01A3_LIS2DW12_0] = (MOTION_SENSOR_CommonDrv_t *)(void *)&LIS2DW12_COMMON_Driver;
 8006948:	4b28      	ldr	r3, [pc, #160]	; (80069ec <LIS2DW12_0_Probe+0x13c>)
 800694a:	4a29      	ldr	r2, [pc, #164]	; (80069f0 <LIS2DW12_0_Probe+0x140>)
 800694c:	605a      	str	r2, [r3, #4]

    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_ACCELERO) == MOTION_ACCELERO) && (cap.Acc == 1U))
 800694e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006950:	2b00      	cmp	r3, #0
 8006952:	d11e      	bne.n	8006992 <LIS2DW12_0_Probe+0xe2>
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	f003 0302 	and.w	r3, r3, #2
 800695a:	2b00      	cmp	r3, #0
 800695c:	d019      	beq.n	8006992 <LIS2DW12_0_Probe+0xe2>
 800695e:	7b3b      	ldrb	r3, [r7, #12]
 8006960:	2b01      	cmp	r3, #1
 8006962:	d116      	bne.n	8006992 <LIS2DW12_0_Probe+0xe2>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      MotionFuncDrv[IKS01A3_LIS2DW12_0][FunctionIndex[MOTION_ACCELERO]] = (MOTION_SENSOR_FuncDrv_t *)(
 8006964:	4b23      	ldr	r3, [pc, #140]	; (80069f4 <LIS2DW12_0_Probe+0x144>)
 8006966:	689b      	ldr	r3, [r3, #8]
 8006968:	4a23      	ldr	r2, [pc, #140]	; (80069f8 <LIS2DW12_0_Probe+0x148>)
 800696a:	3303      	adds	r3, #3
 800696c:	4923      	ldr	r1, [pc, #140]	; (80069fc <LIS2DW12_0_Probe+0x14c>)
 800696e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                                                            void *)&LIS2DW12_ACC_Driver;

      if (MotionDrv[IKS01A3_LIS2DW12_0]->Init(MotionCompObj[IKS01A3_LIS2DW12_0]) != LIS2DW12_OK)
 8006972:	4b1e      	ldr	r3, [pc, #120]	; (80069ec <LIS2DW12_0_Probe+0x13c>)
 8006974:	685b      	ldr	r3, [r3, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	4a1b      	ldr	r2, [pc, #108]	; (80069e8 <LIS2DW12_0_Probe+0x138>)
 800697a:	6852      	ldr	r2, [r2, #4]
 800697c:	4610      	mov	r0, r2
 800697e:	4798      	blx	r3
 8006980:	4603      	mov	r3, r0
 8006982:	2b00      	cmp	r3, #0
 8006984:	d003      	beq.n	800698e <LIS2DW12_0_Probe+0xde>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8006986:	f06f 0304 	mvn.w	r3, #4
 800698a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800698c:	e001      	b.n	8006992 <LIS2DW12_0_Probe+0xe2>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800698e:	2300      	movs	r3, #0
 8006990:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_GYRO) == MOTION_GYRO))
 8006992:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006994:	2b00      	cmp	r3, #0
 8006996:	d107      	bne.n	80069a8 <LIS2DW12_0_Probe+0xf8>
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	f003 0301 	and.w	r3, r3, #1
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d002      	beq.n	80069a8 <LIS2DW12_0_Probe+0xf8>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 80069a2:	f06f 0304 	mvn.w	r3, #4
 80069a6:	64fb      	str	r3, [r7, #76]	; 0x4c
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_MAGNETO) == MOTION_MAGNETO))
 80069a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d107      	bne.n	80069be <LIS2DW12_0_Probe+0x10e>
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	f003 0304 	and.w	r3, r3, #4
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d002      	beq.n	80069be <LIS2DW12_0_Probe+0x10e>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 80069b8:	f06f 0304 	mvn.w	r3, #4
 80069bc:	64fb      	str	r3, [r7, #76]	; 0x4c
    }
  }
  return ret;
 80069be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 80069c0:	4618      	mov	r0, r3
 80069c2:	3750      	adds	r7, #80	; 0x50
 80069c4:	46bd      	mov	sp, r7
 80069c6:	bd80      	pop	{r7, pc}
 80069c8:	0800182d 	.word	0x0800182d
 80069cc:	08001891 	.word	0x08001891
 80069d0:	08001945 	.word	0x08001945
 80069d4:	080018e1 	.word	0x080018e1
 80069d8:	080019a9 	.word	0x080019a9
 80069dc:	08006c35 	.word	0x08006c35
 80069e0:	20016dfc 	.word	0x20016dfc
 80069e4:	20016db8 	.word	0x20016db8
 80069e8:	20016d7c 	.word	0x20016d7c
 80069ec:	20016dac 	.word	0x20016dac
 80069f0:	20000008 	.word	0x20000008
 80069f4:	200000c8 	.word	0x200000c8
 80069f8:	20016d88 	.word	0x20016d88
 80069fc:	20000018 	.word	0x20000018

08006a00 <LIS2MDL_0_Probe>:
/**
  * @brief  Register Bus IOs for instance 1 if component ID is OK
  * @retval BSP status
  */
static int32_t LIS2MDL_0_Probe(uint32_t Functions)
{
 8006a00:	b580      	push	{r7, lr}
 8006a02:	b094      	sub	sp, #80	; 0x50
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
  LIS2MDL_IO_t            io_ctx;
  uint8_t                 id;
  static LIS2MDL_Object_t lis2mdl_obj_0;
  LIS2MDL_Capabilities_t  cap;
  int32_t                 ret = BSP_ERROR_NONE;
 8006a08:	2300      	movs	r3, #0
 8006a0a:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* Configure the accelero driver */
  io_ctx.BusType     = LIS2MDL_I2C_BUS; /* I2C */
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	637b      	str	r3, [r7, #52]	; 0x34
  io_ctx.Address     = LIS2MDL_I2C_ADD;
 8006a10:	233d      	movs	r3, #61	; 0x3d
 8006a12:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  io_ctx.Init        = IKS01A3_I2C_Init;
 8006a16:	4b40      	ldr	r3, [pc, #256]	; (8006b18 <LIS2MDL_0_Probe+0x118>)
 8006a18:	62fb      	str	r3, [r7, #44]	; 0x2c
  io_ctx.DeInit      = IKS01A3_I2C_DeInit;
 8006a1a:	4b40      	ldr	r3, [pc, #256]	; (8006b1c <LIS2MDL_0_Probe+0x11c>)
 8006a1c:	633b      	str	r3, [r7, #48]	; 0x30
  io_ctx.ReadReg     = IKS01A3_I2C_ReadReg;
 8006a1e:	4b40      	ldr	r3, [pc, #256]	; (8006b20 <LIS2MDL_0_Probe+0x120>)
 8006a20:	643b      	str	r3, [r7, #64]	; 0x40
  io_ctx.WriteReg    = IKS01A3_I2C_WriteReg;
 8006a22:	4b40      	ldr	r3, [pc, #256]	; (8006b24 <LIS2MDL_0_Probe+0x124>)
 8006a24:	63fb      	str	r3, [r7, #60]	; 0x3c
  io_ctx.GetTick     = IKS01A3_GetTick;
 8006a26:	4b40      	ldr	r3, [pc, #256]	; (8006b28 <LIS2MDL_0_Probe+0x128>)
 8006a28:	647b      	str	r3, [r7, #68]	; 0x44
  io_ctx.Delay       = IKS01A3_Delay;
 8006a2a:	4b40      	ldr	r3, [pc, #256]	; (8006b2c <LIS2MDL_0_Probe+0x12c>)
 8006a2c:	64bb      	str	r3, [r7, #72]	; 0x48

  if (LIS2MDL_RegisterBusIO(&lis2mdl_obj_0, &io_ctx) != LIS2MDL_OK)
 8006a2e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8006a32:	4619      	mov	r1, r3
 8006a34:	483e      	ldr	r0, [pc, #248]	; (8006b30 <LIS2MDL_0_Probe+0x130>)
 8006a36:	f7fc fc1f 	bl	8003278 <LIS2MDL_RegisterBusIO>
 8006a3a:	4603      	mov	r3, r0
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d003      	beq.n	8006a48 <LIS2MDL_0_Probe+0x48>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8006a40:	f06f 0306 	mvn.w	r3, #6
 8006a44:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006a46:	e062      	b.n	8006b0e <LIS2MDL_0_Probe+0x10e>
  }
  else if (LIS2MDL_ReadID(&lis2mdl_obj_0, &id) != LIS2MDL_OK)
 8006a48:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 8006a4c:	4619      	mov	r1, r3
 8006a4e:	4838      	ldr	r0, [pc, #224]	; (8006b30 <LIS2MDL_0_Probe+0x130>)
 8006a50:	f7fc fd2e 	bl	80034b0 <LIS2MDL_ReadID>
 8006a54:	4603      	mov	r3, r0
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d003      	beq.n	8006a62 <LIS2MDL_0_Probe+0x62>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8006a5a:	f06f 0306 	mvn.w	r3, #6
 8006a5e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006a60:	e055      	b.n	8006b0e <LIS2MDL_0_Probe+0x10e>
  }
  else if (id != LIS2MDL_ID)
 8006a62:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006a66:	2b40      	cmp	r3, #64	; 0x40
 8006a68:	d003      	beq.n	8006a72 <LIS2MDL_0_Probe+0x72>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8006a6a:	f06f 0306 	mvn.w	r3, #6
 8006a6e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006a70:	e04d      	b.n	8006b0e <LIS2MDL_0_Probe+0x10e>
  }
  else
  {
    (void)LIS2MDL_GetCapabilities(&lis2mdl_obj_0, &cap);
 8006a72:	f107 030c 	add.w	r3, r7, #12
 8006a76:	4619      	mov	r1, r3
 8006a78:	482d      	ldr	r0, [pc, #180]	; (8006b30 <LIS2MDL_0_Probe+0x130>)
 8006a7a:	f7fc fd3f 	bl	80034fc <LIS2MDL_GetCapabilities>
    MotionCtx[IKS01A3_LIS2MDL_0].Functions = ((uint32_t)cap.Gyro) | ((uint32_t)cap.Acc << 1) | ((uint32_t)cap.Magneto << 2);
 8006a7e:	7b7b      	ldrb	r3, [r7, #13]
 8006a80:	461a      	mov	r2, r3
 8006a82:	7b3b      	ldrb	r3, [r7, #12]
 8006a84:	005b      	lsls	r3, r3, #1
 8006a86:	431a      	orrs	r2, r3
 8006a88:	7bbb      	ldrb	r3, [r7, #14]
 8006a8a:	009b      	lsls	r3, r3, #2
 8006a8c:	4313      	orrs	r3, r2
 8006a8e:	4a29      	ldr	r2, [pc, #164]	; (8006b34 <LIS2MDL_0_Probe+0x134>)
 8006a90:	6093      	str	r3, [r2, #8]

    MotionCompObj[IKS01A3_LIS2MDL_0] = &lis2mdl_obj_0;
 8006a92:	4b29      	ldr	r3, [pc, #164]	; (8006b38 <LIS2MDL_0_Probe+0x138>)
 8006a94:	4a26      	ldr	r2, [pc, #152]	; (8006b30 <LIS2MDL_0_Probe+0x130>)
 8006a96:	609a      	str	r2, [r3, #8]
    /* The second cast (void *) is added to bypass Misra R11.3 rule */
    MotionDrv[IKS01A3_LIS2MDL_0] = (MOTION_SENSOR_CommonDrv_t *)(void *)&LIS2MDL_COMMON_Driver;
 8006a98:	4b28      	ldr	r3, [pc, #160]	; (8006b3c <LIS2MDL_0_Probe+0x13c>)
 8006a9a:	4a29      	ldr	r2, [pc, #164]	; (8006b40 <LIS2MDL_0_Probe+0x140>)
 8006a9c:	609a      	str	r2, [r3, #8]

    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_MAGNETO) == MOTION_MAGNETO) && (cap.Magneto == 1U))
 8006a9e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d11e      	bne.n	8006ae2 <LIS2MDL_0_Probe+0xe2>
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	f003 0304 	and.w	r3, r3, #4
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d019      	beq.n	8006ae2 <LIS2MDL_0_Probe+0xe2>
 8006aae:	7bbb      	ldrb	r3, [r7, #14]
 8006ab0:	2b01      	cmp	r3, #1
 8006ab2:	d116      	bne.n	8006ae2 <LIS2MDL_0_Probe+0xe2>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      MotionFuncDrv[IKS01A3_LIS2MDL_0][FunctionIndex[MOTION_MAGNETO]] = (MOTION_SENSOR_FuncDrv_t *)(
 8006ab4:	4b23      	ldr	r3, [pc, #140]	; (8006b44 <LIS2MDL_0_Probe+0x144>)
 8006ab6:	691b      	ldr	r3, [r3, #16]
 8006ab8:	4a23      	ldr	r2, [pc, #140]	; (8006b48 <LIS2MDL_0_Probe+0x148>)
 8006aba:	3306      	adds	r3, #6
 8006abc:	4923      	ldr	r1, [pc, #140]	; (8006b4c <LIS2MDL_0_Probe+0x14c>)
 8006abe:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                                                          void *)&LIS2MDL_MAG_Driver;

      if (MotionDrv[IKS01A3_LIS2MDL_0]->Init(MotionCompObj[IKS01A3_LIS2MDL_0]) != LIS2MDL_OK)
 8006ac2:	4b1e      	ldr	r3, [pc, #120]	; (8006b3c <LIS2MDL_0_Probe+0x13c>)
 8006ac4:	689b      	ldr	r3, [r3, #8]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	4a1b      	ldr	r2, [pc, #108]	; (8006b38 <LIS2MDL_0_Probe+0x138>)
 8006aca:	6892      	ldr	r2, [r2, #8]
 8006acc:	4610      	mov	r0, r2
 8006ace:	4798      	blx	r3
 8006ad0:	4603      	mov	r3, r0
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d003      	beq.n	8006ade <LIS2MDL_0_Probe+0xde>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8006ad6:	f06f 0304 	mvn.w	r3, #4
 8006ada:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006adc:	e001      	b.n	8006ae2 <LIS2MDL_0_Probe+0xe2>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 8006ade:	2300      	movs	r3, #0
 8006ae0:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_ACCELERO) == MOTION_ACCELERO))
 8006ae2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d107      	bne.n	8006af8 <LIS2MDL_0_Probe+0xf8>
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	f003 0302 	and.w	r3, r3, #2
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d002      	beq.n	8006af8 <LIS2MDL_0_Probe+0xf8>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8006af2:	f06f 0304 	mvn.w	r3, #4
 8006af6:	64fb      	str	r3, [r7, #76]	; 0x4c
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_GYRO) == MOTION_GYRO))
 8006af8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d107      	bne.n	8006b0e <LIS2MDL_0_Probe+0x10e>
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	f003 0301 	and.w	r3, r3, #1
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d002      	beq.n	8006b0e <LIS2MDL_0_Probe+0x10e>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8006b08:	f06f 0304 	mvn.w	r3, #4
 8006b0c:	64fb      	str	r3, [r7, #76]	; 0x4c
    }
  }
  return ret;
 8006b0e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 8006b10:	4618      	mov	r0, r3
 8006b12:	3750      	adds	r7, #80	; 0x50
 8006b14:	46bd      	mov	sp, r7
 8006b16:	bd80      	pop	{r7, pc}
 8006b18:	0800182d 	.word	0x0800182d
 8006b1c:	08001891 	.word	0x08001891
 8006b20:	08001945 	.word	0x08001945
 8006b24:	080018e1 	.word	0x080018e1
 8006b28:	080019a9 	.word	0x080019a9
 8006b2c:	08006c35 	.word	0x08006c35
 8006b30:	20016e38 	.word	0x20016e38
 8006b34:	20016db8 	.word	0x20016db8
 8006b38:	20016d7c 	.word	0x20016d7c
 8006b3c:	20016dac 	.word	0x20016dac
 8006b40:	2000003c 	.word	0x2000003c
 8006b44:	200000c8 	.word	0x200000c8
 8006b48:	20016d88 	.word	0x20016d88
 8006b4c:	2000004c 	.word	0x2000004c

08006b50 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006b50:	b580      	push	{r7, lr}
 8006b52:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006b54:	4b0e      	ldr	r3, [pc, #56]	; (8006b90 <HAL_Init+0x40>)
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	4a0d      	ldr	r2, [pc, #52]	; (8006b90 <HAL_Init+0x40>)
 8006b5a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006b5e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8006b60:	4b0b      	ldr	r3, [pc, #44]	; (8006b90 <HAL_Init+0x40>)
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	4a0a      	ldr	r2, [pc, #40]	; (8006b90 <HAL_Init+0x40>)
 8006b66:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006b6a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006b6c:	4b08      	ldr	r3, [pc, #32]	; (8006b90 <HAL_Init+0x40>)
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	4a07      	ldr	r2, [pc, #28]	; (8006b90 <HAL_Init+0x40>)
 8006b72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006b76:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006b78:	2003      	movs	r0, #3
 8006b7a:	f000 f94f 	bl	8006e1c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006b7e:	2000      	movs	r0, #0
 8006b80:	f000 f808 	bl	8006b94 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006b84:	f7fa fcd2 	bl	800152c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006b88:	2300      	movs	r3, #0
}
 8006b8a:	4618      	mov	r0, r3
 8006b8c:	bd80      	pop	{r7, pc}
 8006b8e:	bf00      	nop
 8006b90:	40023c00 	.word	0x40023c00

08006b94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006b94:	b580      	push	{r7, lr}
 8006b96:	b082      	sub	sp, #8
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006b9c:	4b12      	ldr	r3, [pc, #72]	; (8006be8 <HAL_InitTick+0x54>)
 8006b9e:	681a      	ldr	r2, [r3, #0]
 8006ba0:	4b12      	ldr	r3, [pc, #72]	; (8006bec <HAL_InitTick+0x58>)
 8006ba2:	781b      	ldrb	r3, [r3, #0]
 8006ba4:	4619      	mov	r1, r3
 8006ba6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006baa:	fbb3 f3f1 	udiv	r3, r3, r1
 8006bae:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bb2:	4618      	mov	r0, r3
 8006bb4:	f000 f967 	bl	8006e86 <HAL_SYSTICK_Config>
 8006bb8:	4603      	mov	r3, r0
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d001      	beq.n	8006bc2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8006bbe:	2301      	movs	r3, #1
 8006bc0:	e00e      	b.n	8006be0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	2b0f      	cmp	r3, #15
 8006bc6:	d80a      	bhi.n	8006bde <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006bc8:	2200      	movs	r2, #0
 8006bca:	6879      	ldr	r1, [r7, #4]
 8006bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8006bd0:	f000 f92f 	bl	8006e32 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006bd4:	4a06      	ldr	r2, [pc, #24]	; (8006bf0 <HAL_InitTick+0x5c>)
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006bda:	2300      	movs	r3, #0
 8006bdc:	e000      	b.n	8006be0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006bde:	2301      	movs	r3, #1
}
 8006be0:	4618      	mov	r0, r3
 8006be2:	3708      	adds	r7, #8
 8006be4:	46bd      	mov	sp, r7
 8006be6:	bd80      	pop	{r7, pc}
 8006be8:	20000004 	.word	0x20000004
 8006bec:	200000e0 	.word	0x200000e0
 8006bf0:	200000dc 	.word	0x200000dc

08006bf4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006bf4:	b480      	push	{r7}
 8006bf6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006bf8:	4b06      	ldr	r3, [pc, #24]	; (8006c14 <HAL_IncTick+0x20>)
 8006bfa:	781b      	ldrb	r3, [r3, #0]
 8006bfc:	461a      	mov	r2, r3
 8006bfe:	4b06      	ldr	r3, [pc, #24]	; (8006c18 <HAL_IncTick+0x24>)
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	4413      	add	r3, r2
 8006c04:	4a04      	ldr	r2, [pc, #16]	; (8006c18 <HAL_IncTick+0x24>)
 8006c06:	6013      	str	r3, [r2, #0]
}
 8006c08:	bf00      	nop
 8006c0a:	46bd      	mov	sp, r7
 8006c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c10:	4770      	bx	lr
 8006c12:	bf00      	nop
 8006c14:	200000e0 	.word	0x200000e0
 8006c18:	20016e6c 	.word	0x20016e6c

08006c1c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006c1c:	b480      	push	{r7}
 8006c1e:	af00      	add	r7, sp, #0
  return uwTick;
 8006c20:	4b03      	ldr	r3, [pc, #12]	; (8006c30 <HAL_GetTick+0x14>)
 8006c22:	681b      	ldr	r3, [r3, #0]
}
 8006c24:	4618      	mov	r0, r3
 8006c26:	46bd      	mov	sp, r7
 8006c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2c:	4770      	bx	lr
 8006c2e:	bf00      	nop
 8006c30:	20016e6c 	.word	0x20016e6c

08006c34 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006c34:	b580      	push	{r7, lr}
 8006c36:	b084      	sub	sp, #16
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006c3c:	f7ff ffee 	bl	8006c1c <HAL_GetTick>
 8006c40:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c4c:	d005      	beq.n	8006c5a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006c4e:	4b0a      	ldr	r3, [pc, #40]	; (8006c78 <HAL_Delay+0x44>)
 8006c50:	781b      	ldrb	r3, [r3, #0]
 8006c52:	461a      	mov	r2, r3
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	4413      	add	r3, r2
 8006c58:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8006c5a:	bf00      	nop
 8006c5c:	f7ff ffde 	bl	8006c1c <HAL_GetTick>
 8006c60:	4602      	mov	r2, r0
 8006c62:	68bb      	ldr	r3, [r7, #8]
 8006c64:	1ad3      	subs	r3, r2, r3
 8006c66:	68fa      	ldr	r2, [r7, #12]
 8006c68:	429a      	cmp	r2, r3
 8006c6a:	d8f7      	bhi.n	8006c5c <HAL_Delay+0x28>
  {
  }
}
 8006c6c:	bf00      	nop
 8006c6e:	bf00      	nop
 8006c70:	3710      	adds	r7, #16
 8006c72:	46bd      	mov	sp, r7
 8006c74:	bd80      	pop	{r7, pc}
 8006c76:	bf00      	nop
 8006c78:	200000e0 	.word	0x200000e0

08006c7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006c7c:	b480      	push	{r7}
 8006c7e:	b085      	sub	sp, #20
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	f003 0307 	and.w	r3, r3, #7
 8006c8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006c8c:	4b0c      	ldr	r3, [pc, #48]	; (8006cc0 <__NVIC_SetPriorityGrouping+0x44>)
 8006c8e:	68db      	ldr	r3, [r3, #12]
 8006c90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006c92:	68ba      	ldr	r2, [r7, #8]
 8006c94:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006c98:	4013      	ands	r3, r2
 8006c9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006ca0:	68bb      	ldr	r3, [r7, #8]
 8006ca2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006ca4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006ca8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006cac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006cae:	4a04      	ldr	r2, [pc, #16]	; (8006cc0 <__NVIC_SetPriorityGrouping+0x44>)
 8006cb0:	68bb      	ldr	r3, [r7, #8]
 8006cb2:	60d3      	str	r3, [r2, #12]
}
 8006cb4:	bf00      	nop
 8006cb6:	3714      	adds	r7, #20
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cbe:	4770      	bx	lr
 8006cc0:	e000ed00 	.word	0xe000ed00

08006cc4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006cc4:	b480      	push	{r7}
 8006cc6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006cc8:	4b04      	ldr	r3, [pc, #16]	; (8006cdc <__NVIC_GetPriorityGrouping+0x18>)
 8006cca:	68db      	ldr	r3, [r3, #12]
 8006ccc:	0a1b      	lsrs	r3, r3, #8
 8006cce:	f003 0307 	and.w	r3, r3, #7
}
 8006cd2:	4618      	mov	r0, r3
 8006cd4:	46bd      	mov	sp, r7
 8006cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cda:	4770      	bx	lr
 8006cdc:	e000ed00 	.word	0xe000ed00

08006ce0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006ce0:	b480      	push	{r7}
 8006ce2:	b083      	sub	sp, #12
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	4603      	mov	r3, r0
 8006ce8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006cea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	db0b      	blt.n	8006d0a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006cf2:	79fb      	ldrb	r3, [r7, #7]
 8006cf4:	f003 021f 	and.w	r2, r3, #31
 8006cf8:	4907      	ldr	r1, [pc, #28]	; (8006d18 <__NVIC_EnableIRQ+0x38>)
 8006cfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006cfe:	095b      	lsrs	r3, r3, #5
 8006d00:	2001      	movs	r0, #1
 8006d02:	fa00 f202 	lsl.w	r2, r0, r2
 8006d06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006d0a:	bf00      	nop
 8006d0c:	370c      	adds	r7, #12
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d14:	4770      	bx	lr
 8006d16:	bf00      	nop
 8006d18:	e000e100 	.word	0xe000e100

08006d1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006d1c:	b480      	push	{r7}
 8006d1e:	b083      	sub	sp, #12
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	4603      	mov	r3, r0
 8006d24:	6039      	str	r1, [r7, #0]
 8006d26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006d28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	db0a      	blt.n	8006d46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006d30:	683b      	ldr	r3, [r7, #0]
 8006d32:	b2da      	uxtb	r2, r3
 8006d34:	490c      	ldr	r1, [pc, #48]	; (8006d68 <__NVIC_SetPriority+0x4c>)
 8006d36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d3a:	0112      	lsls	r2, r2, #4
 8006d3c:	b2d2      	uxtb	r2, r2
 8006d3e:	440b      	add	r3, r1
 8006d40:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006d44:	e00a      	b.n	8006d5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	b2da      	uxtb	r2, r3
 8006d4a:	4908      	ldr	r1, [pc, #32]	; (8006d6c <__NVIC_SetPriority+0x50>)
 8006d4c:	79fb      	ldrb	r3, [r7, #7]
 8006d4e:	f003 030f 	and.w	r3, r3, #15
 8006d52:	3b04      	subs	r3, #4
 8006d54:	0112      	lsls	r2, r2, #4
 8006d56:	b2d2      	uxtb	r2, r2
 8006d58:	440b      	add	r3, r1
 8006d5a:	761a      	strb	r2, [r3, #24]
}
 8006d5c:	bf00      	nop
 8006d5e:	370c      	adds	r7, #12
 8006d60:	46bd      	mov	sp, r7
 8006d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d66:	4770      	bx	lr
 8006d68:	e000e100 	.word	0xe000e100
 8006d6c:	e000ed00 	.word	0xe000ed00

08006d70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006d70:	b480      	push	{r7}
 8006d72:	b089      	sub	sp, #36	; 0x24
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	60f8      	str	r0, [r7, #12]
 8006d78:	60b9      	str	r1, [r7, #8]
 8006d7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	f003 0307 	and.w	r3, r3, #7
 8006d82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006d84:	69fb      	ldr	r3, [r7, #28]
 8006d86:	f1c3 0307 	rsb	r3, r3, #7
 8006d8a:	2b04      	cmp	r3, #4
 8006d8c:	bf28      	it	cs
 8006d8e:	2304      	movcs	r3, #4
 8006d90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006d92:	69fb      	ldr	r3, [r7, #28]
 8006d94:	3304      	adds	r3, #4
 8006d96:	2b06      	cmp	r3, #6
 8006d98:	d902      	bls.n	8006da0 <NVIC_EncodePriority+0x30>
 8006d9a:	69fb      	ldr	r3, [r7, #28]
 8006d9c:	3b03      	subs	r3, #3
 8006d9e:	e000      	b.n	8006da2 <NVIC_EncodePriority+0x32>
 8006da0:	2300      	movs	r3, #0
 8006da2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006da4:	f04f 32ff 	mov.w	r2, #4294967295
 8006da8:	69bb      	ldr	r3, [r7, #24]
 8006daa:	fa02 f303 	lsl.w	r3, r2, r3
 8006dae:	43da      	mvns	r2, r3
 8006db0:	68bb      	ldr	r3, [r7, #8]
 8006db2:	401a      	ands	r2, r3
 8006db4:	697b      	ldr	r3, [r7, #20]
 8006db6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006db8:	f04f 31ff 	mov.w	r1, #4294967295
 8006dbc:	697b      	ldr	r3, [r7, #20]
 8006dbe:	fa01 f303 	lsl.w	r3, r1, r3
 8006dc2:	43d9      	mvns	r1, r3
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006dc8:	4313      	orrs	r3, r2
         );
}
 8006dca:	4618      	mov	r0, r3
 8006dcc:	3724      	adds	r7, #36	; 0x24
 8006dce:	46bd      	mov	sp, r7
 8006dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd4:	4770      	bx	lr
	...

08006dd8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006dd8:	b580      	push	{r7, lr}
 8006dda:	b082      	sub	sp, #8
 8006ddc:	af00      	add	r7, sp, #0
 8006dde:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	3b01      	subs	r3, #1
 8006de4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006de8:	d301      	bcc.n	8006dee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006dea:	2301      	movs	r3, #1
 8006dec:	e00f      	b.n	8006e0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006dee:	4a0a      	ldr	r2, [pc, #40]	; (8006e18 <SysTick_Config+0x40>)
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	3b01      	subs	r3, #1
 8006df4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006df6:	210f      	movs	r1, #15
 8006df8:	f04f 30ff 	mov.w	r0, #4294967295
 8006dfc:	f7ff ff8e 	bl	8006d1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006e00:	4b05      	ldr	r3, [pc, #20]	; (8006e18 <SysTick_Config+0x40>)
 8006e02:	2200      	movs	r2, #0
 8006e04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006e06:	4b04      	ldr	r3, [pc, #16]	; (8006e18 <SysTick_Config+0x40>)
 8006e08:	2207      	movs	r2, #7
 8006e0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006e0c:	2300      	movs	r3, #0
}
 8006e0e:	4618      	mov	r0, r3
 8006e10:	3708      	adds	r7, #8
 8006e12:	46bd      	mov	sp, r7
 8006e14:	bd80      	pop	{r7, pc}
 8006e16:	bf00      	nop
 8006e18:	e000e010 	.word	0xe000e010

08006e1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006e1c:	b580      	push	{r7, lr}
 8006e1e:	b082      	sub	sp, #8
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006e24:	6878      	ldr	r0, [r7, #4]
 8006e26:	f7ff ff29 	bl	8006c7c <__NVIC_SetPriorityGrouping>
}
 8006e2a:	bf00      	nop
 8006e2c:	3708      	adds	r7, #8
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	bd80      	pop	{r7, pc}

08006e32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006e32:	b580      	push	{r7, lr}
 8006e34:	b086      	sub	sp, #24
 8006e36:	af00      	add	r7, sp, #0
 8006e38:	4603      	mov	r3, r0
 8006e3a:	60b9      	str	r1, [r7, #8]
 8006e3c:	607a      	str	r2, [r7, #4]
 8006e3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006e40:	2300      	movs	r3, #0
 8006e42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006e44:	f7ff ff3e 	bl	8006cc4 <__NVIC_GetPriorityGrouping>
 8006e48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006e4a:	687a      	ldr	r2, [r7, #4]
 8006e4c:	68b9      	ldr	r1, [r7, #8]
 8006e4e:	6978      	ldr	r0, [r7, #20]
 8006e50:	f7ff ff8e 	bl	8006d70 <NVIC_EncodePriority>
 8006e54:	4602      	mov	r2, r0
 8006e56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006e5a:	4611      	mov	r1, r2
 8006e5c:	4618      	mov	r0, r3
 8006e5e:	f7ff ff5d 	bl	8006d1c <__NVIC_SetPriority>
}
 8006e62:	bf00      	nop
 8006e64:	3718      	adds	r7, #24
 8006e66:	46bd      	mov	sp, r7
 8006e68:	bd80      	pop	{r7, pc}

08006e6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006e6a:	b580      	push	{r7, lr}
 8006e6c:	b082      	sub	sp, #8
 8006e6e:	af00      	add	r7, sp, #0
 8006e70:	4603      	mov	r3, r0
 8006e72:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006e74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e78:	4618      	mov	r0, r3
 8006e7a:	f7ff ff31 	bl	8006ce0 <__NVIC_EnableIRQ>
}
 8006e7e:	bf00      	nop
 8006e80:	3708      	adds	r7, #8
 8006e82:	46bd      	mov	sp, r7
 8006e84:	bd80      	pop	{r7, pc}

08006e86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006e86:	b580      	push	{r7, lr}
 8006e88:	b082      	sub	sp, #8
 8006e8a:	af00      	add	r7, sp, #0
 8006e8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006e8e:	6878      	ldr	r0, [r7, #4]
 8006e90:	f7ff ffa2 	bl	8006dd8 <SysTick_Config>
 8006e94:	4603      	mov	r3, r0
}
 8006e96:	4618      	mov	r0, r3
 8006e98:	3708      	adds	r7, #8
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	bd80      	pop	{r7, pc}
	...

08006ea0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006ea0:	b480      	push	{r7}
 8006ea2:	b089      	sub	sp, #36	; 0x24
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	6078      	str	r0, [r7, #4]
 8006ea8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006eaa:	2300      	movs	r3, #0
 8006eac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006eae:	2300      	movs	r3, #0
 8006eb0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006eb2:	2300      	movs	r3, #0
 8006eb4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	61fb      	str	r3, [r7, #28]
 8006eba:	e159      	b.n	8007170 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006ebc:	2201      	movs	r2, #1
 8006ebe:	69fb      	ldr	r3, [r7, #28]
 8006ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8006ec4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006ec6:	683b      	ldr	r3, [r7, #0]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	697a      	ldr	r2, [r7, #20]
 8006ecc:	4013      	ands	r3, r2
 8006ece:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006ed0:	693a      	ldr	r2, [r7, #16]
 8006ed2:	697b      	ldr	r3, [r7, #20]
 8006ed4:	429a      	cmp	r2, r3
 8006ed6:	f040 8148 	bne.w	800716a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006eda:	683b      	ldr	r3, [r7, #0]
 8006edc:	685b      	ldr	r3, [r3, #4]
 8006ede:	f003 0303 	and.w	r3, r3, #3
 8006ee2:	2b01      	cmp	r3, #1
 8006ee4:	d005      	beq.n	8006ef2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006ee6:	683b      	ldr	r3, [r7, #0]
 8006ee8:	685b      	ldr	r3, [r3, #4]
 8006eea:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006eee:	2b02      	cmp	r3, #2
 8006ef0:	d130      	bne.n	8006f54 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	689b      	ldr	r3, [r3, #8]
 8006ef6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006ef8:	69fb      	ldr	r3, [r7, #28]
 8006efa:	005b      	lsls	r3, r3, #1
 8006efc:	2203      	movs	r2, #3
 8006efe:	fa02 f303 	lsl.w	r3, r2, r3
 8006f02:	43db      	mvns	r3, r3
 8006f04:	69ba      	ldr	r2, [r7, #24]
 8006f06:	4013      	ands	r3, r2
 8006f08:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006f0a:	683b      	ldr	r3, [r7, #0]
 8006f0c:	68da      	ldr	r2, [r3, #12]
 8006f0e:	69fb      	ldr	r3, [r7, #28]
 8006f10:	005b      	lsls	r3, r3, #1
 8006f12:	fa02 f303 	lsl.w	r3, r2, r3
 8006f16:	69ba      	ldr	r2, [r7, #24]
 8006f18:	4313      	orrs	r3, r2
 8006f1a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	69ba      	ldr	r2, [r7, #24]
 8006f20:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	685b      	ldr	r3, [r3, #4]
 8006f26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006f28:	2201      	movs	r2, #1
 8006f2a:	69fb      	ldr	r3, [r7, #28]
 8006f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8006f30:	43db      	mvns	r3, r3
 8006f32:	69ba      	ldr	r2, [r7, #24]
 8006f34:	4013      	ands	r3, r2
 8006f36:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006f38:	683b      	ldr	r3, [r7, #0]
 8006f3a:	685b      	ldr	r3, [r3, #4]
 8006f3c:	091b      	lsrs	r3, r3, #4
 8006f3e:	f003 0201 	and.w	r2, r3, #1
 8006f42:	69fb      	ldr	r3, [r7, #28]
 8006f44:	fa02 f303 	lsl.w	r3, r2, r3
 8006f48:	69ba      	ldr	r2, [r7, #24]
 8006f4a:	4313      	orrs	r3, r2
 8006f4c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	69ba      	ldr	r2, [r7, #24]
 8006f52:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006f54:	683b      	ldr	r3, [r7, #0]
 8006f56:	685b      	ldr	r3, [r3, #4]
 8006f58:	f003 0303 	and.w	r3, r3, #3
 8006f5c:	2b03      	cmp	r3, #3
 8006f5e:	d017      	beq.n	8006f90 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	68db      	ldr	r3, [r3, #12]
 8006f64:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006f66:	69fb      	ldr	r3, [r7, #28]
 8006f68:	005b      	lsls	r3, r3, #1
 8006f6a:	2203      	movs	r2, #3
 8006f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8006f70:	43db      	mvns	r3, r3
 8006f72:	69ba      	ldr	r2, [r7, #24]
 8006f74:	4013      	ands	r3, r2
 8006f76:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006f78:	683b      	ldr	r3, [r7, #0]
 8006f7a:	689a      	ldr	r2, [r3, #8]
 8006f7c:	69fb      	ldr	r3, [r7, #28]
 8006f7e:	005b      	lsls	r3, r3, #1
 8006f80:	fa02 f303 	lsl.w	r3, r2, r3
 8006f84:	69ba      	ldr	r2, [r7, #24]
 8006f86:	4313      	orrs	r3, r2
 8006f88:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	69ba      	ldr	r2, [r7, #24]
 8006f8e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006f90:	683b      	ldr	r3, [r7, #0]
 8006f92:	685b      	ldr	r3, [r3, #4]
 8006f94:	f003 0303 	and.w	r3, r3, #3
 8006f98:	2b02      	cmp	r3, #2
 8006f9a:	d123      	bne.n	8006fe4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006f9c:	69fb      	ldr	r3, [r7, #28]
 8006f9e:	08da      	lsrs	r2, r3, #3
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	3208      	adds	r2, #8
 8006fa4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006fa8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006faa:	69fb      	ldr	r3, [r7, #28]
 8006fac:	f003 0307 	and.w	r3, r3, #7
 8006fb0:	009b      	lsls	r3, r3, #2
 8006fb2:	220f      	movs	r2, #15
 8006fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8006fb8:	43db      	mvns	r3, r3
 8006fba:	69ba      	ldr	r2, [r7, #24]
 8006fbc:	4013      	ands	r3, r2
 8006fbe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006fc0:	683b      	ldr	r3, [r7, #0]
 8006fc2:	691a      	ldr	r2, [r3, #16]
 8006fc4:	69fb      	ldr	r3, [r7, #28]
 8006fc6:	f003 0307 	and.w	r3, r3, #7
 8006fca:	009b      	lsls	r3, r3, #2
 8006fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8006fd0:	69ba      	ldr	r2, [r7, #24]
 8006fd2:	4313      	orrs	r3, r2
 8006fd4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006fd6:	69fb      	ldr	r3, [r7, #28]
 8006fd8:	08da      	lsrs	r2, r3, #3
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	3208      	adds	r2, #8
 8006fde:	69b9      	ldr	r1, [r7, #24]
 8006fe0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006fea:	69fb      	ldr	r3, [r7, #28]
 8006fec:	005b      	lsls	r3, r3, #1
 8006fee:	2203      	movs	r2, #3
 8006ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8006ff4:	43db      	mvns	r3, r3
 8006ff6:	69ba      	ldr	r2, [r7, #24]
 8006ff8:	4013      	ands	r3, r2
 8006ffa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	685b      	ldr	r3, [r3, #4]
 8007000:	f003 0203 	and.w	r2, r3, #3
 8007004:	69fb      	ldr	r3, [r7, #28]
 8007006:	005b      	lsls	r3, r3, #1
 8007008:	fa02 f303 	lsl.w	r3, r2, r3
 800700c:	69ba      	ldr	r2, [r7, #24]
 800700e:	4313      	orrs	r3, r2
 8007010:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	69ba      	ldr	r2, [r7, #24]
 8007016:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007018:	683b      	ldr	r3, [r7, #0]
 800701a:	685b      	ldr	r3, [r3, #4]
 800701c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007020:	2b00      	cmp	r3, #0
 8007022:	f000 80a2 	beq.w	800716a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007026:	2300      	movs	r3, #0
 8007028:	60fb      	str	r3, [r7, #12]
 800702a:	4b57      	ldr	r3, [pc, #348]	; (8007188 <HAL_GPIO_Init+0x2e8>)
 800702c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800702e:	4a56      	ldr	r2, [pc, #344]	; (8007188 <HAL_GPIO_Init+0x2e8>)
 8007030:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007034:	6453      	str	r3, [r2, #68]	; 0x44
 8007036:	4b54      	ldr	r3, [pc, #336]	; (8007188 <HAL_GPIO_Init+0x2e8>)
 8007038:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800703a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800703e:	60fb      	str	r3, [r7, #12]
 8007040:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007042:	4a52      	ldr	r2, [pc, #328]	; (800718c <HAL_GPIO_Init+0x2ec>)
 8007044:	69fb      	ldr	r3, [r7, #28]
 8007046:	089b      	lsrs	r3, r3, #2
 8007048:	3302      	adds	r3, #2
 800704a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800704e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8007050:	69fb      	ldr	r3, [r7, #28]
 8007052:	f003 0303 	and.w	r3, r3, #3
 8007056:	009b      	lsls	r3, r3, #2
 8007058:	220f      	movs	r2, #15
 800705a:	fa02 f303 	lsl.w	r3, r2, r3
 800705e:	43db      	mvns	r3, r3
 8007060:	69ba      	ldr	r2, [r7, #24]
 8007062:	4013      	ands	r3, r2
 8007064:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	4a49      	ldr	r2, [pc, #292]	; (8007190 <HAL_GPIO_Init+0x2f0>)
 800706a:	4293      	cmp	r3, r2
 800706c:	d019      	beq.n	80070a2 <HAL_GPIO_Init+0x202>
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	4a48      	ldr	r2, [pc, #288]	; (8007194 <HAL_GPIO_Init+0x2f4>)
 8007072:	4293      	cmp	r3, r2
 8007074:	d013      	beq.n	800709e <HAL_GPIO_Init+0x1fe>
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	4a47      	ldr	r2, [pc, #284]	; (8007198 <HAL_GPIO_Init+0x2f8>)
 800707a:	4293      	cmp	r3, r2
 800707c:	d00d      	beq.n	800709a <HAL_GPIO_Init+0x1fa>
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	4a46      	ldr	r2, [pc, #280]	; (800719c <HAL_GPIO_Init+0x2fc>)
 8007082:	4293      	cmp	r3, r2
 8007084:	d007      	beq.n	8007096 <HAL_GPIO_Init+0x1f6>
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	4a45      	ldr	r2, [pc, #276]	; (80071a0 <HAL_GPIO_Init+0x300>)
 800708a:	4293      	cmp	r3, r2
 800708c:	d101      	bne.n	8007092 <HAL_GPIO_Init+0x1f2>
 800708e:	2304      	movs	r3, #4
 8007090:	e008      	b.n	80070a4 <HAL_GPIO_Init+0x204>
 8007092:	2307      	movs	r3, #7
 8007094:	e006      	b.n	80070a4 <HAL_GPIO_Init+0x204>
 8007096:	2303      	movs	r3, #3
 8007098:	e004      	b.n	80070a4 <HAL_GPIO_Init+0x204>
 800709a:	2302      	movs	r3, #2
 800709c:	e002      	b.n	80070a4 <HAL_GPIO_Init+0x204>
 800709e:	2301      	movs	r3, #1
 80070a0:	e000      	b.n	80070a4 <HAL_GPIO_Init+0x204>
 80070a2:	2300      	movs	r3, #0
 80070a4:	69fa      	ldr	r2, [r7, #28]
 80070a6:	f002 0203 	and.w	r2, r2, #3
 80070aa:	0092      	lsls	r2, r2, #2
 80070ac:	4093      	lsls	r3, r2
 80070ae:	69ba      	ldr	r2, [r7, #24]
 80070b0:	4313      	orrs	r3, r2
 80070b2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80070b4:	4935      	ldr	r1, [pc, #212]	; (800718c <HAL_GPIO_Init+0x2ec>)
 80070b6:	69fb      	ldr	r3, [r7, #28]
 80070b8:	089b      	lsrs	r3, r3, #2
 80070ba:	3302      	adds	r3, #2
 80070bc:	69ba      	ldr	r2, [r7, #24]
 80070be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80070c2:	4b38      	ldr	r3, [pc, #224]	; (80071a4 <HAL_GPIO_Init+0x304>)
 80070c4:	689b      	ldr	r3, [r3, #8]
 80070c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80070c8:	693b      	ldr	r3, [r7, #16]
 80070ca:	43db      	mvns	r3, r3
 80070cc:	69ba      	ldr	r2, [r7, #24]
 80070ce:	4013      	ands	r3, r2
 80070d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80070d2:	683b      	ldr	r3, [r7, #0]
 80070d4:	685b      	ldr	r3, [r3, #4]
 80070d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d003      	beq.n	80070e6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80070de:	69ba      	ldr	r2, [r7, #24]
 80070e0:	693b      	ldr	r3, [r7, #16]
 80070e2:	4313      	orrs	r3, r2
 80070e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80070e6:	4a2f      	ldr	r2, [pc, #188]	; (80071a4 <HAL_GPIO_Init+0x304>)
 80070e8:	69bb      	ldr	r3, [r7, #24]
 80070ea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80070ec:	4b2d      	ldr	r3, [pc, #180]	; (80071a4 <HAL_GPIO_Init+0x304>)
 80070ee:	68db      	ldr	r3, [r3, #12]
 80070f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80070f2:	693b      	ldr	r3, [r7, #16]
 80070f4:	43db      	mvns	r3, r3
 80070f6:	69ba      	ldr	r2, [r7, #24]
 80070f8:	4013      	ands	r3, r2
 80070fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80070fc:	683b      	ldr	r3, [r7, #0]
 80070fe:	685b      	ldr	r3, [r3, #4]
 8007100:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007104:	2b00      	cmp	r3, #0
 8007106:	d003      	beq.n	8007110 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8007108:	69ba      	ldr	r2, [r7, #24]
 800710a:	693b      	ldr	r3, [r7, #16]
 800710c:	4313      	orrs	r3, r2
 800710e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007110:	4a24      	ldr	r2, [pc, #144]	; (80071a4 <HAL_GPIO_Init+0x304>)
 8007112:	69bb      	ldr	r3, [r7, #24]
 8007114:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8007116:	4b23      	ldr	r3, [pc, #140]	; (80071a4 <HAL_GPIO_Init+0x304>)
 8007118:	685b      	ldr	r3, [r3, #4]
 800711a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800711c:	693b      	ldr	r3, [r7, #16]
 800711e:	43db      	mvns	r3, r3
 8007120:	69ba      	ldr	r2, [r7, #24]
 8007122:	4013      	ands	r3, r2
 8007124:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007126:	683b      	ldr	r3, [r7, #0]
 8007128:	685b      	ldr	r3, [r3, #4]
 800712a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800712e:	2b00      	cmp	r3, #0
 8007130:	d003      	beq.n	800713a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8007132:	69ba      	ldr	r2, [r7, #24]
 8007134:	693b      	ldr	r3, [r7, #16]
 8007136:	4313      	orrs	r3, r2
 8007138:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800713a:	4a1a      	ldr	r2, [pc, #104]	; (80071a4 <HAL_GPIO_Init+0x304>)
 800713c:	69bb      	ldr	r3, [r7, #24]
 800713e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007140:	4b18      	ldr	r3, [pc, #96]	; (80071a4 <HAL_GPIO_Init+0x304>)
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007146:	693b      	ldr	r3, [r7, #16]
 8007148:	43db      	mvns	r3, r3
 800714a:	69ba      	ldr	r2, [r7, #24]
 800714c:	4013      	ands	r3, r2
 800714e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007150:	683b      	ldr	r3, [r7, #0]
 8007152:	685b      	ldr	r3, [r3, #4]
 8007154:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007158:	2b00      	cmp	r3, #0
 800715a:	d003      	beq.n	8007164 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800715c:	69ba      	ldr	r2, [r7, #24]
 800715e:	693b      	ldr	r3, [r7, #16]
 8007160:	4313      	orrs	r3, r2
 8007162:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007164:	4a0f      	ldr	r2, [pc, #60]	; (80071a4 <HAL_GPIO_Init+0x304>)
 8007166:	69bb      	ldr	r3, [r7, #24]
 8007168:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800716a:	69fb      	ldr	r3, [r7, #28]
 800716c:	3301      	adds	r3, #1
 800716e:	61fb      	str	r3, [r7, #28]
 8007170:	69fb      	ldr	r3, [r7, #28]
 8007172:	2b0f      	cmp	r3, #15
 8007174:	f67f aea2 	bls.w	8006ebc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8007178:	bf00      	nop
 800717a:	bf00      	nop
 800717c:	3724      	adds	r7, #36	; 0x24
 800717e:	46bd      	mov	sp, r7
 8007180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007184:	4770      	bx	lr
 8007186:	bf00      	nop
 8007188:	40023800 	.word	0x40023800
 800718c:	40013800 	.word	0x40013800
 8007190:	40020000 	.word	0x40020000
 8007194:	40020400 	.word	0x40020400
 8007198:	40020800 	.word	0x40020800
 800719c:	40020c00 	.word	0x40020c00
 80071a0:	40021000 	.word	0x40021000
 80071a4:	40013c00 	.word	0x40013c00

080071a8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80071a8:	b480      	push	{r7}
 80071aa:	b087      	sub	sp, #28
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]
 80071b0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80071b2:	2300      	movs	r3, #0
 80071b4:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80071b6:	2300      	movs	r3, #0
 80071b8:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80071ba:	2300      	movs	r3, #0
 80071bc:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80071be:	2300      	movs	r3, #0
 80071c0:	617b      	str	r3, [r7, #20]
 80071c2:	e0bb      	b.n	800733c <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80071c4:	2201      	movs	r2, #1
 80071c6:	697b      	ldr	r3, [r7, #20]
 80071c8:	fa02 f303 	lsl.w	r3, r2, r3
 80071cc:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80071ce:	683a      	ldr	r2, [r7, #0]
 80071d0:	693b      	ldr	r3, [r7, #16]
 80071d2:	4013      	ands	r3, r2
 80071d4:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80071d6:	68fa      	ldr	r2, [r7, #12]
 80071d8:	693b      	ldr	r3, [r7, #16]
 80071da:	429a      	cmp	r2, r3
 80071dc:	f040 80ab 	bne.w	8007336 <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80071e0:	4a5c      	ldr	r2, [pc, #368]	; (8007354 <HAL_GPIO_DeInit+0x1ac>)
 80071e2:	697b      	ldr	r3, [r7, #20]
 80071e4:	089b      	lsrs	r3, r3, #2
 80071e6:	3302      	adds	r3, #2
 80071e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80071ec:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80071ee:	697b      	ldr	r3, [r7, #20]
 80071f0:	f003 0303 	and.w	r3, r3, #3
 80071f4:	009b      	lsls	r3, r3, #2
 80071f6:	220f      	movs	r2, #15
 80071f8:	fa02 f303 	lsl.w	r3, r2, r3
 80071fc:	68ba      	ldr	r2, [r7, #8]
 80071fe:	4013      	ands	r3, r2
 8007200:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	4a54      	ldr	r2, [pc, #336]	; (8007358 <HAL_GPIO_DeInit+0x1b0>)
 8007206:	4293      	cmp	r3, r2
 8007208:	d019      	beq.n	800723e <HAL_GPIO_DeInit+0x96>
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	4a53      	ldr	r2, [pc, #332]	; (800735c <HAL_GPIO_DeInit+0x1b4>)
 800720e:	4293      	cmp	r3, r2
 8007210:	d013      	beq.n	800723a <HAL_GPIO_DeInit+0x92>
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	4a52      	ldr	r2, [pc, #328]	; (8007360 <HAL_GPIO_DeInit+0x1b8>)
 8007216:	4293      	cmp	r3, r2
 8007218:	d00d      	beq.n	8007236 <HAL_GPIO_DeInit+0x8e>
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	4a51      	ldr	r2, [pc, #324]	; (8007364 <HAL_GPIO_DeInit+0x1bc>)
 800721e:	4293      	cmp	r3, r2
 8007220:	d007      	beq.n	8007232 <HAL_GPIO_DeInit+0x8a>
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	4a50      	ldr	r2, [pc, #320]	; (8007368 <HAL_GPIO_DeInit+0x1c0>)
 8007226:	4293      	cmp	r3, r2
 8007228:	d101      	bne.n	800722e <HAL_GPIO_DeInit+0x86>
 800722a:	2304      	movs	r3, #4
 800722c:	e008      	b.n	8007240 <HAL_GPIO_DeInit+0x98>
 800722e:	2307      	movs	r3, #7
 8007230:	e006      	b.n	8007240 <HAL_GPIO_DeInit+0x98>
 8007232:	2303      	movs	r3, #3
 8007234:	e004      	b.n	8007240 <HAL_GPIO_DeInit+0x98>
 8007236:	2302      	movs	r3, #2
 8007238:	e002      	b.n	8007240 <HAL_GPIO_DeInit+0x98>
 800723a:	2301      	movs	r3, #1
 800723c:	e000      	b.n	8007240 <HAL_GPIO_DeInit+0x98>
 800723e:	2300      	movs	r3, #0
 8007240:	697a      	ldr	r2, [r7, #20]
 8007242:	f002 0203 	and.w	r2, r2, #3
 8007246:	0092      	lsls	r2, r2, #2
 8007248:	4093      	lsls	r3, r2
 800724a:	68ba      	ldr	r2, [r7, #8]
 800724c:	429a      	cmp	r2, r3
 800724e:	d132      	bne.n	80072b6 <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8007250:	4b46      	ldr	r3, [pc, #280]	; (800736c <HAL_GPIO_DeInit+0x1c4>)
 8007252:	681a      	ldr	r2, [r3, #0]
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	43db      	mvns	r3, r3
 8007258:	4944      	ldr	r1, [pc, #272]	; (800736c <HAL_GPIO_DeInit+0x1c4>)
 800725a:	4013      	ands	r3, r2
 800725c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800725e:	4b43      	ldr	r3, [pc, #268]	; (800736c <HAL_GPIO_DeInit+0x1c4>)
 8007260:	685a      	ldr	r2, [r3, #4]
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	43db      	mvns	r3, r3
 8007266:	4941      	ldr	r1, [pc, #260]	; (800736c <HAL_GPIO_DeInit+0x1c4>)
 8007268:	4013      	ands	r3, r2
 800726a:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800726c:	4b3f      	ldr	r3, [pc, #252]	; (800736c <HAL_GPIO_DeInit+0x1c4>)
 800726e:	68da      	ldr	r2, [r3, #12]
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	43db      	mvns	r3, r3
 8007274:	493d      	ldr	r1, [pc, #244]	; (800736c <HAL_GPIO_DeInit+0x1c4>)
 8007276:	4013      	ands	r3, r2
 8007278:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800727a:	4b3c      	ldr	r3, [pc, #240]	; (800736c <HAL_GPIO_DeInit+0x1c4>)
 800727c:	689a      	ldr	r2, [r3, #8]
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	43db      	mvns	r3, r3
 8007282:	493a      	ldr	r1, [pc, #232]	; (800736c <HAL_GPIO_DeInit+0x1c4>)
 8007284:	4013      	ands	r3, r2
 8007286:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8007288:	697b      	ldr	r3, [r7, #20]
 800728a:	f003 0303 	and.w	r3, r3, #3
 800728e:	009b      	lsls	r3, r3, #2
 8007290:	220f      	movs	r2, #15
 8007292:	fa02 f303 	lsl.w	r3, r2, r3
 8007296:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8007298:	4a2e      	ldr	r2, [pc, #184]	; (8007354 <HAL_GPIO_DeInit+0x1ac>)
 800729a:	697b      	ldr	r3, [r7, #20]
 800729c:	089b      	lsrs	r3, r3, #2
 800729e:	3302      	adds	r3, #2
 80072a0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80072a4:	68bb      	ldr	r3, [r7, #8]
 80072a6:	43da      	mvns	r2, r3
 80072a8:	482a      	ldr	r0, [pc, #168]	; (8007354 <HAL_GPIO_DeInit+0x1ac>)
 80072aa:	697b      	ldr	r3, [r7, #20]
 80072ac:	089b      	lsrs	r3, r3, #2
 80072ae:	400a      	ands	r2, r1
 80072b0:	3302      	adds	r3, #2
 80072b2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681a      	ldr	r2, [r3, #0]
 80072ba:	697b      	ldr	r3, [r7, #20]
 80072bc:	005b      	lsls	r3, r3, #1
 80072be:	2103      	movs	r1, #3
 80072c0:	fa01 f303 	lsl.w	r3, r1, r3
 80072c4:	43db      	mvns	r3, r3
 80072c6:	401a      	ands	r2, r3
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80072cc:	697b      	ldr	r3, [r7, #20]
 80072ce:	08da      	lsrs	r2, r3, #3
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	3208      	adds	r2, #8
 80072d4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80072d8:	697b      	ldr	r3, [r7, #20]
 80072da:	f003 0307 	and.w	r3, r3, #7
 80072de:	009b      	lsls	r3, r3, #2
 80072e0:	220f      	movs	r2, #15
 80072e2:	fa02 f303 	lsl.w	r3, r2, r3
 80072e6:	43db      	mvns	r3, r3
 80072e8:	697a      	ldr	r2, [r7, #20]
 80072ea:	08d2      	lsrs	r2, r2, #3
 80072ec:	4019      	ands	r1, r3
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	3208      	adds	r2, #8
 80072f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	68da      	ldr	r2, [r3, #12]
 80072fa:	697b      	ldr	r3, [r7, #20]
 80072fc:	005b      	lsls	r3, r3, #1
 80072fe:	2103      	movs	r1, #3
 8007300:	fa01 f303 	lsl.w	r3, r1, r3
 8007304:	43db      	mvns	r3, r3
 8007306:	401a      	ands	r2, r3
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	685a      	ldr	r2, [r3, #4]
 8007310:	2101      	movs	r1, #1
 8007312:	697b      	ldr	r3, [r7, #20]
 8007314:	fa01 f303 	lsl.w	r3, r1, r3
 8007318:	43db      	mvns	r3, r3
 800731a:	401a      	ands	r2, r3
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	689a      	ldr	r2, [r3, #8]
 8007324:	697b      	ldr	r3, [r7, #20]
 8007326:	005b      	lsls	r3, r3, #1
 8007328:	2103      	movs	r1, #3
 800732a:	fa01 f303 	lsl.w	r3, r1, r3
 800732e:	43db      	mvns	r3, r3
 8007330:	401a      	ands	r2, r3
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007336:	697b      	ldr	r3, [r7, #20]
 8007338:	3301      	adds	r3, #1
 800733a:	617b      	str	r3, [r7, #20]
 800733c:	697b      	ldr	r3, [r7, #20]
 800733e:	2b0f      	cmp	r3, #15
 8007340:	f67f af40 	bls.w	80071c4 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8007344:	bf00      	nop
 8007346:	bf00      	nop
 8007348:	371c      	adds	r7, #28
 800734a:	46bd      	mov	sp, r7
 800734c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007350:	4770      	bx	lr
 8007352:	bf00      	nop
 8007354:	40013800 	.word	0x40013800
 8007358:	40020000 	.word	0x40020000
 800735c:	40020400 	.word	0x40020400
 8007360:	40020800 	.word	0x40020800
 8007364:	40020c00 	.word	0x40020c00
 8007368:	40021000 	.word	0x40021000
 800736c:	40013c00 	.word	0x40013c00

08007370 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007370:	b480      	push	{r7}
 8007372:	b085      	sub	sp, #20
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
 8007378:	460b      	mov	r3, r1
 800737a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	691a      	ldr	r2, [r3, #16]
 8007380:	887b      	ldrh	r3, [r7, #2]
 8007382:	4013      	ands	r3, r2
 8007384:	2b00      	cmp	r3, #0
 8007386:	d002      	beq.n	800738e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007388:	2301      	movs	r3, #1
 800738a:	73fb      	strb	r3, [r7, #15]
 800738c:	e001      	b.n	8007392 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800738e:	2300      	movs	r3, #0
 8007390:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007392:	7bfb      	ldrb	r3, [r7, #15]
}
 8007394:	4618      	mov	r0, r3
 8007396:	3714      	adds	r7, #20
 8007398:	46bd      	mov	sp, r7
 800739a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739e:	4770      	bx	lr

080073a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80073a0:	b480      	push	{r7}
 80073a2:	b083      	sub	sp, #12
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	6078      	str	r0, [r7, #4]
 80073a8:	460b      	mov	r3, r1
 80073aa:	807b      	strh	r3, [r7, #2]
 80073ac:	4613      	mov	r3, r2
 80073ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80073b0:	787b      	ldrb	r3, [r7, #1]
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d003      	beq.n	80073be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80073b6:	887a      	ldrh	r2, [r7, #2]
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80073bc:	e003      	b.n	80073c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80073be:	887b      	ldrh	r3, [r7, #2]
 80073c0:	041a      	lsls	r2, r3, #16
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	619a      	str	r2, [r3, #24]
}
 80073c6:	bf00      	nop
 80073c8:	370c      	adds	r7, #12
 80073ca:	46bd      	mov	sp, r7
 80073cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d0:	4770      	bx	lr
	...

080073d4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80073d4:	b580      	push	{r7, lr}
 80073d6:	b084      	sub	sp, #16
 80073d8:	af00      	add	r7, sp, #0
 80073da:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d101      	bne.n	80073e6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80073e2:	2301      	movs	r3, #1
 80073e4:	e12b      	b.n	800763e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80073ec:	b2db      	uxtb	r3, r3
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d106      	bne.n	8007400 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	2200      	movs	r2, #0
 80073f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80073fa:	6878      	ldr	r0, [r7, #4]
 80073fc:	f000 f95d 	bl	80076ba <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	2224      	movs	r2, #36	; 0x24
 8007404:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	681a      	ldr	r2, [r3, #0]
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	f022 0201 	bic.w	r2, r2, #1
 8007416:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	681a      	ldr	r2, [r3, #0]
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007426:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	681a      	ldr	r2, [r3, #0]
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007436:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8007438:	f001 fc5a 	bl	8008cf0 <HAL_RCC_GetPCLK1Freq>
 800743c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	685b      	ldr	r3, [r3, #4]
 8007442:	4a81      	ldr	r2, [pc, #516]	; (8007648 <HAL_I2C_Init+0x274>)
 8007444:	4293      	cmp	r3, r2
 8007446:	d807      	bhi.n	8007458 <HAL_I2C_Init+0x84>
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	4a80      	ldr	r2, [pc, #512]	; (800764c <HAL_I2C_Init+0x278>)
 800744c:	4293      	cmp	r3, r2
 800744e:	bf94      	ite	ls
 8007450:	2301      	movls	r3, #1
 8007452:	2300      	movhi	r3, #0
 8007454:	b2db      	uxtb	r3, r3
 8007456:	e006      	b.n	8007466 <HAL_I2C_Init+0x92>
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	4a7d      	ldr	r2, [pc, #500]	; (8007650 <HAL_I2C_Init+0x27c>)
 800745c:	4293      	cmp	r3, r2
 800745e:	bf94      	ite	ls
 8007460:	2301      	movls	r3, #1
 8007462:	2300      	movhi	r3, #0
 8007464:	b2db      	uxtb	r3, r3
 8007466:	2b00      	cmp	r3, #0
 8007468:	d001      	beq.n	800746e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800746a:	2301      	movs	r3, #1
 800746c:	e0e7      	b.n	800763e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	4a78      	ldr	r2, [pc, #480]	; (8007654 <HAL_I2C_Init+0x280>)
 8007472:	fba2 2303 	umull	r2, r3, r2, r3
 8007476:	0c9b      	lsrs	r3, r3, #18
 8007478:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	685b      	ldr	r3, [r3, #4]
 8007480:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	68ba      	ldr	r2, [r7, #8]
 800748a:	430a      	orrs	r2, r1
 800748c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	6a1b      	ldr	r3, [r3, #32]
 8007494:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	685b      	ldr	r3, [r3, #4]
 800749c:	4a6a      	ldr	r2, [pc, #424]	; (8007648 <HAL_I2C_Init+0x274>)
 800749e:	4293      	cmp	r3, r2
 80074a0:	d802      	bhi.n	80074a8 <HAL_I2C_Init+0xd4>
 80074a2:	68bb      	ldr	r3, [r7, #8]
 80074a4:	3301      	adds	r3, #1
 80074a6:	e009      	b.n	80074bc <HAL_I2C_Init+0xe8>
 80074a8:	68bb      	ldr	r3, [r7, #8]
 80074aa:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80074ae:	fb02 f303 	mul.w	r3, r2, r3
 80074b2:	4a69      	ldr	r2, [pc, #420]	; (8007658 <HAL_I2C_Init+0x284>)
 80074b4:	fba2 2303 	umull	r2, r3, r2, r3
 80074b8:	099b      	lsrs	r3, r3, #6
 80074ba:	3301      	adds	r3, #1
 80074bc:	687a      	ldr	r2, [r7, #4]
 80074be:	6812      	ldr	r2, [r2, #0]
 80074c0:	430b      	orrs	r3, r1
 80074c2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	69db      	ldr	r3, [r3, #28]
 80074ca:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80074ce:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	685b      	ldr	r3, [r3, #4]
 80074d6:	495c      	ldr	r1, [pc, #368]	; (8007648 <HAL_I2C_Init+0x274>)
 80074d8:	428b      	cmp	r3, r1
 80074da:	d819      	bhi.n	8007510 <HAL_I2C_Init+0x13c>
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	1e59      	subs	r1, r3, #1
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	685b      	ldr	r3, [r3, #4]
 80074e4:	005b      	lsls	r3, r3, #1
 80074e6:	fbb1 f3f3 	udiv	r3, r1, r3
 80074ea:	1c59      	adds	r1, r3, #1
 80074ec:	f640 73fc 	movw	r3, #4092	; 0xffc
 80074f0:	400b      	ands	r3, r1
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d00a      	beq.n	800750c <HAL_I2C_Init+0x138>
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	1e59      	subs	r1, r3, #1
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	685b      	ldr	r3, [r3, #4]
 80074fe:	005b      	lsls	r3, r3, #1
 8007500:	fbb1 f3f3 	udiv	r3, r1, r3
 8007504:	3301      	adds	r3, #1
 8007506:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800750a:	e051      	b.n	80075b0 <HAL_I2C_Init+0x1dc>
 800750c:	2304      	movs	r3, #4
 800750e:	e04f      	b.n	80075b0 <HAL_I2C_Init+0x1dc>
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	689b      	ldr	r3, [r3, #8]
 8007514:	2b00      	cmp	r3, #0
 8007516:	d111      	bne.n	800753c <HAL_I2C_Init+0x168>
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	1e58      	subs	r0, r3, #1
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	6859      	ldr	r1, [r3, #4]
 8007520:	460b      	mov	r3, r1
 8007522:	005b      	lsls	r3, r3, #1
 8007524:	440b      	add	r3, r1
 8007526:	fbb0 f3f3 	udiv	r3, r0, r3
 800752a:	3301      	adds	r3, #1
 800752c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007530:	2b00      	cmp	r3, #0
 8007532:	bf0c      	ite	eq
 8007534:	2301      	moveq	r3, #1
 8007536:	2300      	movne	r3, #0
 8007538:	b2db      	uxtb	r3, r3
 800753a:	e012      	b.n	8007562 <HAL_I2C_Init+0x18e>
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	1e58      	subs	r0, r3, #1
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	6859      	ldr	r1, [r3, #4]
 8007544:	460b      	mov	r3, r1
 8007546:	009b      	lsls	r3, r3, #2
 8007548:	440b      	add	r3, r1
 800754a:	0099      	lsls	r1, r3, #2
 800754c:	440b      	add	r3, r1
 800754e:	fbb0 f3f3 	udiv	r3, r0, r3
 8007552:	3301      	adds	r3, #1
 8007554:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007558:	2b00      	cmp	r3, #0
 800755a:	bf0c      	ite	eq
 800755c:	2301      	moveq	r3, #1
 800755e:	2300      	movne	r3, #0
 8007560:	b2db      	uxtb	r3, r3
 8007562:	2b00      	cmp	r3, #0
 8007564:	d001      	beq.n	800756a <HAL_I2C_Init+0x196>
 8007566:	2301      	movs	r3, #1
 8007568:	e022      	b.n	80075b0 <HAL_I2C_Init+0x1dc>
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	689b      	ldr	r3, [r3, #8]
 800756e:	2b00      	cmp	r3, #0
 8007570:	d10e      	bne.n	8007590 <HAL_I2C_Init+0x1bc>
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	1e58      	subs	r0, r3, #1
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	6859      	ldr	r1, [r3, #4]
 800757a:	460b      	mov	r3, r1
 800757c:	005b      	lsls	r3, r3, #1
 800757e:	440b      	add	r3, r1
 8007580:	fbb0 f3f3 	udiv	r3, r0, r3
 8007584:	3301      	adds	r3, #1
 8007586:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800758a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800758e:	e00f      	b.n	80075b0 <HAL_I2C_Init+0x1dc>
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	1e58      	subs	r0, r3, #1
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	6859      	ldr	r1, [r3, #4]
 8007598:	460b      	mov	r3, r1
 800759a:	009b      	lsls	r3, r3, #2
 800759c:	440b      	add	r3, r1
 800759e:	0099      	lsls	r1, r3, #2
 80075a0:	440b      	add	r3, r1
 80075a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80075a6:	3301      	adds	r3, #1
 80075a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80075ac:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80075b0:	6879      	ldr	r1, [r7, #4]
 80075b2:	6809      	ldr	r1, [r1, #0]
 80075b4:	4313      	orrs	r3, r2
 80075b6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	69da      	ldr	r2, [r3, #28]
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	6a1b      	ldr	r3, [r3, #32]
 80075ca:	431a      	orrs	r2, r3
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	430a      	orrs	r2, r1
 80075d2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	689b      	ldr	r3, [r3, #8]
 80075da:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80075de:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80075e2:	687a      	ldr	r2, [r7, #4]
 80075e4:	6911      	ldr	r1, [r2, #16]
 80075e6:	687a      	ldr	r2, [r7, #4]
 80075e8:	68d2      	ldr	r2, [r2, #12]
 80075ea:	4311      	orrs	r1, r2
 80075ec:	687a      	ldr	r2, [r7, #4]
 80075ee:	6812      	ldr	r2, [r2, #0]
 80075f0:	430b      	orrs	r3, r1
 80075f2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	68db      	ldr	r3, [r3, #12]
 80075fa:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	695a      	ldr	r2, [r3, #20]
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	699b      	ldr	r3, [r3, #24]
 8007606:	431a      	orrs	r2, r3
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	430a      	orrs	r2, r1
 800760e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	681a      	ldr	r2, [r3, #0]
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	f042 0201 	orr.w	r2, r2, #1
 800761e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	2200      	movs	r2, #0
 8007624:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	2220      	movs	r2, #32
 800762a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	2200      	movs	r2, #0
 8007632:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	2200      	movs	r2, #0
 8007638:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800763c:	2300      	movs	r3, #0
}
 800763e:	4618      	mov	r0, r3
 8007640:	3710      	adds	r7, #16
 8007642:	46bd      	mov	sp, r7
 8007644:	bd80      	pop	{r7, pc}
 8007646:	bf00      	nop
 8007648:	000186a0 	.word	0x000186a0
 800764c:	001e847f 	.word	0x001e847f
 8007650:	003d08ff 	.word	0x003d08ff
 8007654:	431bde83 	.word	0x431bde83
 8007658:	10624dd3 	.word	0x10624dd3

0800765c <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800765c:	b580      	push	{r7, lr}
 800765e:	b082      	sub	sp, #8
 8007660:	af00      	add	r7, sp, #0
 8007662:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	2b00      	cmp	r3, #0
 8007668:	d101      	bne.n	800766e <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800766a:	2301      	movs	r3, #1
 800766c:	e021      	b.n	80076b2 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	2224      	movs	r2, #36	; 0x24
 8007672:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	681a      	ldr	r2, [r3, #0]
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	f022 0201 	bic.w	r2, r2, #1
 8007684:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8007686:	6878      	ldr	r0, [r7, #4]
 8007688:	f000 f821 	bl	80076ce <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2200      	movs	r2, #0
 8007690:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	2200      	movs	r2, #0
 8007696:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	2200      	movs	r2, #0
 800769e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	2200      	movs	r2, #0
 80076a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	2200      	movs	r2, #0
 80076ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80076b0:	2300      	movs	r3, #0
}
 80076b2:	4618      	mov	r0, r3
 80076b4:	3708      	adds	r7, #8
 80076b6:	46bd      	mov	sp, r7
 80076b8:	bd80      	pop	{r7, pc}

080076ba <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 80076ba:	b480      	push	{r7}
 80076bc:	b083      	sub	sp, #12
 80076be:	af00      	add	r7, sp, #0
 80076c0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 80076c2:	bf00      	nop
 80076c4:	370c      	adds	r7, #12
 80076c6:	46bd      	mov	sp, r7
 80076c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076cc:	4770      	bx	lr

080076ce <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 80076ce:	b480      	push	{r7}
 80076d0:	b083      	sub	sp, #12
 80076d2:	af00      	add	r7, sp, #0
 80076d4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 80076d6:	bf00      	nop
 80076d8:	370c      	adds	r7, #12
 80076da:	46bd      	mov	sp, r7
 80076dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e0:	4770      	bx	lr
	...

080076e4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80076e4:	b580      	push	{r7, lr}
 80076e6:	b088      	sub	sp, #32
 80076e8:	af02      	add	r7, sp, #8
 80076ea:	60f8      	str	r0, [r7, #12]
 80076ec:	4608      	mov	r0, r1
 80076ee:	4611      	mov	r1, r2
 80076f0:	461a      	mov	r2, r3
 80076f2:	4603      	mov	r3, r0
 80076f4:	817b      	strh	r3, [r7, #10]
 80076f6:	460b      	mov	r3, r1
 80076f8:	813b      	strh	r3, [r7, #8]
 80076fa:	4613      	mov	r3, r2
 80076fc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80076fe:	f7ff fa8d 	bl	8006c1c <HAL_GetTick>
 8007702:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800770a:	b2db      	uxtb	r3, r3
 800770c:	2b20      	cmp	r3, #32
 800770e:	f040 80d9 	bne.w	80078c4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007712:	697b      	ldr	r3, [r7, #20]
 8007714:	9300      	str	r3, [sp, #0]
 8007716:	2319      	movs	r3, #25
 8007718:	2201      	movs	r2, #1
 800771a:	496d      	ldr	r1, [pc, #436]	; (80078d0 <HAL_I2C_Mem_Write+0x1ec>)
 800771c:	68f8      	ldr	r0, [r7, #12]
 800771e:	f000 fc99 	bl	8008054 <I2C_WaitOnFlagUntilTimeout>
 8007722:	4603      	mov	r3, r0
 8007724:	2b00      	cmp	r3, #0
 8007726:	d001      	beq.n	800772c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8007728:	2302      	movs	r3, #2
 800772a:	e0cc      	b.n	80078c6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007732:	2b01      	cmp	r3, #1
 8007734:	d101      	bne.n	800773a <HAL_I2C_Mem_Write+0x56>
 8007736:	2302      	movs	r3, #2
 8007738:	e0c5      	b.n	80078c6 <HAL_I2C_Mem_Write+0x1e2>
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	2201      	movs	r2, #1
 800773e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	f003 0301 	and.w	r3, r3, #1
 800774c:	2b01      	cmp	r3, #1
 800774e:	d007      	beq.n	8007760 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	681a      	ldr	r2, [r3, #0]
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	f042 0201 	orr.w	r2, r2, #1
 800775e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	681a      	ldr	r2, [r3, #0]
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800776e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	2221      	movs	r2, #33	; 0x21
 8007774:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	2240      	movs	r2, #64	; 0x40
 800777c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	2200      	movs	r2, #0
 8007784:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	6a3a      	ldr	r2, [r7, #32]
 800778a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8007790:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007796:	b29a      	uxth	r2, r3
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	4a4d      	ldr	r2, [pc, #308]	; (80078d4 <HAL_I2C_Mem_Write+0x1f0>)
 80077a0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80077a2:	88f8      	ldrh	r0, [r7, #6]
 80077a4:	893a      	ldrh	r2, [r7, #8]
 80077a6:	8979      	ldrh	r1, [r7, #10]
 80077a8:	697b      	ldr	r3, [r7, #20]
 80077aa:	9301      	str	r3, [sp, #4]
 80077ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077ae:	9300      	str	r3, [sp, #0]
 80077b0:	4603      	mov	r3, r0
 80077b2:	68f8      	ldr	r0, [r7, #12]
 80077b4:	f000 fad0 	bl	8007d58 <I2C_RequestMemoryWrite>
 80077b8:	4603      	mov	r3, r0
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d052      	beq.n	8007864 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80077be:	2301      	movs	r3, #1
 80077c0:	e081      	b.n	80078c6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80077c2:	697a      	ldr	r2, [r7, #20]
 80077c4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80077c6:	68f8      	ldr	r0, [r7, #12]
 80077c8:	f000 fd1a 	bl	8008200 <I2C_WaitOnTXEFlagUntilTimeout>
 80077cc:	4603      	mov	r3, r0
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d00d      	beq.n	80077ee <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077d6:	2b04      	cmp	r3, #4
 80077d8:	d107      	bne.n	80077ea <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	681a      	ldr	r2, [r3, #0]
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80077e8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80077ea:	2301      	movs	r3, #1
 80077ec:	e06b      	b.n	80078c6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077f2:	781a      	ldrb	r2, [r3, #0]
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077fe:	1c5a      	adds	r2, r3, #1
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007808:	3b01      	subs	r3, #1
 800780a:	b29a      	uxth	r2, r3
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007814:	b29b      	uxth	r3, r3
 8007816:	3b01      	subs	r3, #1
 8007818:	b29a      	uxth	r2, r3
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	695b      	ldr	r3, [r3, #20]
 8007824:	f003 0304 	and.w	r3, r3, #4
 8007828:	2b04      	cmp	r3, #4
 800782a:	d11b      	bne.n	8007864 <HAL_I2C_Mem_Write+0x180>
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007830:	2b00      	cmp	r3, #0
 8007832:	d017      	beq.n	8007864 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007838:	781a      	ldrb	r2, [r3, #0]
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007844:	1c5a      	adds	r2, r3, #1
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800784e:	3b01      	subs	r3, #1
 8007850:	b29a      	uxth	r2, r3
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800785a:	b29b      	uxth	r3, r3
 800785c:	3b01      	subs	r3, #1
 800785e:	b29a      	uxth	r2, r3
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007868:	2b00      	cmp	r3, #0
 800786a:	d1aa      	bne.n	80077c2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800786c:	697a      	ldr	r2, [r7, #20]
 800786e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007870:	68f8      	ldr	r0, [r7, #12]
 8007872:	f000 fd06 	bl	8008282 <I2C_WaitOnBTFFlagUntilTimeout>
 8007876:	4603      	mov	r3, r0
 8007878:	2b00      	cmp	r3, #0
 800787a:	d00d      	beq.n	8007898 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007880:	2b04      	cmp	r3, #4
 8007882:	d107      	bne.n	8007894 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	681a      	ldr	r2, [r3, #0]
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007892:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007894:	2301      	movs	r3, #1
 8007896:	e016      	b.n	80078c6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	681a      	ldr	r2, [r3, #0]
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80078a6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	2220      	movs	r2, #32
 80078ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	2200      	movs	r2, #0
 80078b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	2200      	movs	r2, #0
 80078bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80078c0:	2300      	movs	r3, #0
 80078c2:	e000      	b.n	80078c6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80078c4:	2302      	movs	r3, #2
  }
}
 80078c6:	4618      	mov	r0, r3
 80078c8:	3718      	adds	r7, #24
 80078ca:	46bd      	mov	sp, r7
 80078cc:	bd80      	pop	{r7, pc}
 80078ce:	bf00      	nop
 80078d0:	00100002 	.word	0x00100002
 80078d4:	ffff0000 	.word	0xffff0000

080078d8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80078d8:	b580      	push	{r7, lr}
 80078da:	b08c      	sub	sp, #48	; 0x30
 80078dc:	af02      	add	r7, sp, #8
 80078de:	60f8      	str	r0, [r7, #12]
 80078e0:	4608      	mov	r0, r1
 80078e2:	4611      	mov	r1, r2
 80078e4:	461a      	mov	r2, r3
 80078e6:	4603      	mov	r3, r0
 80078e8:	817b      	strh	r3, [r7, #10]
 80078ea:	460b      	mov	r3, r1
 80078ec:	813b      	strh	r3, [r7, #8]
 80078ee:	4613      	mov	r3, r2
 80078f0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80078f2:	f7ff f993 	bl	8006c1c <HAL_GetTick>
 80078f6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80078fe:	b2db      	uxtb	r3, r3
 8007900:	2b20      	cmp	r3, #32
 8007902:	f040 8208 	bne.w	8007d16 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007908:	9300      	str	r3, [sp, #0]
 800790a:	2319      	movs	r3, #25
 800790c:	2201      	movs	r2, #1
 800790e:	497b      	ldr	r1, [pc, #492]	; (8007afc <HAL_I2C_Mem_Read+0x224>)
 8007910:	68f8      	ldr	r0, [r7, #12]
 8007912:	f000 fb9f 	bl	8008054 <I2C_WaitOnFlagUntilTimeout>
 8007916:	4603      	mov	r3, r0
 8007918:	2b00      	cmp	r3, #0
 800791a:	d001      	beq.n	8007920 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800791c:	2302      	movs	r3, #2
 800791e:	e1fb      	b.n	8007d18 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007926:	2b01      	cmp	r3, #1
 8007928:	d101      	bne.n	800792e <HAL_I2C_Mem_Read+0x56>
 800792a:	2302      	movs	r3, #2
 800792c:	e1f4      	b.n	8007d18 <HAL_I2C_Mem_Read+0x440>
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	2201      	movs	r2, #1
 8007932:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	f003 0301 	and.w	r3, r3, #1
 8007940:	2b01      	cmp	r3, #1
 8007942:	d007      	beq.n	8007954 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	681a      	ldr	r2, [r3, #0]
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	f042 0201 	orr.w	r2, r2, #1
 8007952:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	681a      	ldr	r2, [r3, #0]
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007962:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	2222      	movs	r2, #34	; 0x22
 8007968:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	2240      	movs	r2, #64	; 0x40
 8007970:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	2200      	movs	r2, #0
 8007978:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800797e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8007984:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800798a:	b29a      	uxth	r2, r3
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	4a5b      	ldr	r2, [pc, #364]	; (8007b00 <HAL_I2C_Mem_Read+0x228>)
 8007994:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007996:	88f8      	ldrh	r0, [r7, #6]
 8007998:	893a      	ldrh	r2, [r7, #8]
 800799a:	8979      	ldrh	r1, [r7, #10]
 800799c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800799e:	9301      	str	r3, [sp, #4]
 80079a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079a2:	9300      	str	r3, [sp, #0]
 80079a4:	4603      	mov	r3, r0
 80079a6:	68f8      	ldr	r0, [r7, #12]
 80079a8:	f000 fa6c 	bl	8007e84 <I2C_RequestMemoryRead>
 80079ac:	4603      	mov	r3, r0
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d001      	beq.n	80079b6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80079b2:	2301      	movs	r3, #1
 80079b4:	e1b0      	b.n	8007d18 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d113      	bne.n	80079e6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80079be:	2300      	movs	r3, #0
 80079c0:	623b      	str	r3, [r7, #32]
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	695b      	ldr	r3, [r3, #20]
 80079c8:	623b      	str	r3, [r7, #32]
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	699b      	ldr	r3, [r3, #24]
 80079d0:	623b      	str	r3, [r7, #32]
 80079d2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	681a      	ldr	r2, [r3, #0]
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80079e2:	601a      	str	r2, [r3, #0]
 80079e4:	e184      	b.n	8007cf0 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80079ea:	2b01      	cmp	r3, #1
 80079ec:	d11b      	bne.n	8007a26 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	681a      	ldr	r2, [r3, #0]
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80079fc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80079fe:	2300      	movs	r3, #0
 8007a00:	61fb      	str	r3, [r7, #28]
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	695b      	ldr	r3, [r3, #20]
 8007a08:	61fb      	str	r3, [r7, #28]
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	699b      	ldr	r3, [r3, #24]
 8007a10:	61fb      	str	r3, [r7, #28]
 8007a12:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	681a      	ldr	r2, [r3, #0]
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007a22:	601a      	str	r2, [r3, #0]
 8007a24:	e164      	b.n	8007cf0 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007a2a:	2b02      	cmp	r3, #2
 8007a2c:	d11b      	bne.n	8007a66 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	681a      	ldr	r2, [r3, #0]
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007a3c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	681a      	ldr	r2, [r3, #0]
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007a4c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007a4e:	2300      	movs	r3, #0
 8007a50:	61bb      	str	r3, [r7, #24]
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	695b      	ldr	r3, [r3, #20]
 8007a58:	61bb      	str	r3, [r7, #24]
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	699b      	ldr	r3, [r3, #24]
 8007a60:	61bb      	str	r3, [r7, #24]
 8007a62:	69bb      	ldr	r3, [r7, #24]
 8007a64:	e144      	b.n	8007cf0 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007a66:	2300      	movs	r3, #0
 8007a68:	617b      	str	r3, [r7, #20]
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	695b      	ldr	r3, [r3, #20]
 8007a70:	617b      	str	r3, [r7, #20]
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	699b      	ldr	r3, [r3, #24]
 8007a78:	617b      	str	r3, [r7, #20]
 8007a7a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8007a7c:	e138      	b.n	8007cf0 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007a82:	2b03      	cmp	r3, #3
 8007a84:	f200 80f1 	bhi.w	8007c6a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007a8c:	2b01      	cmp	r3, #1
 8007a8e:	d123      	bne.n	8007ad8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007a90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007a92:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007a94:	68f8      	ldr	r0, [r7, #12]
 8007a96:	f000 fc35 	bl	8008304 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007a9a:	4603      	mov	r3, r0
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d001      	beq.n	8007aa4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8007aa0:	2301      	movs	r3, #1
 8007aa2:	e139      	b.n	8007d18 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	691a      	ldr	r2, [r3, #16]
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007aae:	b2d2      	uxtb	r2, r2
 8007ab0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ab6:	1c5a      	adds	r2, r3, #1
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ac0:	3b01      	subs	r3, #1
 8007ac2:	b29a      	uxth	r2, r3
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007acc:	b29b      	uxth	r3, r3
 8007ace:	3b01      	subs	r3, #1
 8007ad0:	b29a      	uxth	r2, r3
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007ad6:	e10b      	b.n	8007cf0 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007adc:	2b02      	cmp	r3, #2
 8007ade:	d14e      	bne.n	8007b7e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007ae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ae2:	9300      	str	r3, [sp, #0]
 8007ae4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	4906      	ldr	r1, [pc, #24]	; (8007b04 <HAL_I2C_Mem_Read+0x22c>)
 8007aea:	68f8      	ldr	r0, [r7, #12]
 8007aec:	f000 fab2 	bl	8008054 <I2C_WaitOnFlagUntilTimeout>
 8007af0:	4603      	mov	r3, r0
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d008      	beq.n	8007b08 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8007af6:	2301      	movs	r3, #1
 8007af8:	e10e      	b.n	8007d18 <HAL_I2C_Mem_Read+0x440>
 8007afa:	bf00      	nop
 8007afc:	00100002 	.word	0x00100002
 8007b00:	ffff0000 	.word	0xffff0000
 8007b04:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	681a      	ldr	r2, [r3, #0]
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007b16:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	691a      	ldr	r2, [r3, #16]
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b22:	b2d2      	uxtb	r2, r2
 8007b24:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b2a:	1c5a      	adds	r2, r3, #1
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b34:	3b01      	subs	r3, #1
 8007b36:	b29a      	uxth	r2, r3
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b40:	b29b      	uxth	r3, r3
 8007b42:	3b01      	subs	r3, #1
 8007b44:	b29a      	uxth	r2, r3
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	691a      	ldr	r2, [r3, #16]
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b54:	b2d2      	uxtb	r2, r2
 8007b56:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b5c:	1c5a      	adds	r2, r3, #1
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b66:	3b01      	subs	r3, #1
 8007b68:	b29a      	uxth	r2, r3
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b72:	b29b      	uxth	r3, r3
 8007b74:	3b01      	subs	r3, #1
 8007b76:	b29a      	uxth	r2, r3
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007b7c:	e0b8      	b.n	8007cf0 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b80:	9300      	str	r3, [sp, #0]
 8007b82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b84:	2200      	movs	r2, #0
 8007b86:	4966      	ldr	r1, [pc, #408]	; (8007d20 <HAL_I2C_Mem_Read+0x448>)
 8007b88:	68f8      	ldr	r0, [r7, #12]
 8007b8a:	f000 fa63 	bl	8008054 <I2C_WaitOnFlagUntilTimeout>
 8007b8e:	4603      	mov	r3, r0
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d001      	beq.n	8007b98 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8007b94:	2301      	movs	r3, #1
 8007b96:	e0bf      	b.n	8007d18 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	681a      	ldr	r2, [r3, #0]
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007ba6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	691a      	ldr	r2, [r3, #16]
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bb2:	b2d2      	uxtb	r2, r2
 8007bb4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bba:	1c5a      	adds	r2, r3, #1
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007bc4:	3b01      	subs	r3, #1
 8007bc6:	b29a      	uxth	r2, r3
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007bd0:	b29b      	uxth	r3, r3
 8007bd2:	3b01      	subs	r3, #1
 8007bd4:	b29a      	uxth	r2, r3
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bdc:	9300      	str	r3, [sp, #0]
 8007bde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007be0:	2200      	movs	r2, #0
 8007be2:	494f      	ldr	r1, [pc, #316]	; (8007d20 <HAL_I2C_Mem_Read+0x448>)
 8007be4:	68f8      	ldr	r0, [r7, #12]
 8007be6:	f000 fa35 	bl	8008054 <I2C_WaitOnFlagUntilTimeout>
 8007bea:	4603      	mov	r3, r0
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d001      	beq.n	8007bf4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8007bf0:	2301      	movs	r3, #1
 8007bf2:	e091      	b.n	8007d18 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	681a      	ldr	r2, [r3, #0]
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007c02:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	691a      	ldr	r2, [r3, #16]
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c0e:	b2d2      	uxtb	r2, r2
 8007c10:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c16:	1c5a      	adds	r2, r3, #1
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c20:	3b01      	subs	r3, #1
 8007c22:	b29a      	uxth	r2, r3
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c2c:	b29b      	uxth	r3, r3
 8007c2e:	3b01      	subs	r3, #1
 8007c30:	b29a      	uxth	r2, r3
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	691a      	ldr	r2, [r3, #16]
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c40:	b2d2      	uxtb	r2, r2
 8007c42:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c48:	1c5a      	adds	r2, r3, #1
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c52:	3b01      	subs	r3, #1
 8007c54:	b29a      	uxth	r2, r3
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c5e:	b29b      	uxth	r3, r3
 8007c60:	3b01      	subs	r3, #1
 8007c62:	b29a      	uxth	r2, r3
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007c68:	e042      	b.n	8007cf0 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007c6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007c6c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007c6e:	68f8      	ldr	r0, [r7, #12]
 8007c70:	f000 fb48 	bl	8008304 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007c74:	4603      	mov	r3, r0
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d001      	beq.n	8007c7e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8007c7a:	2301      	movs	r3, #1
 8007c7c:	e04c      	b.n	8007d18 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	691a      	ldr	r2, [r3, #16]
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c88:	b2d2      	uxtb	r2, r2
 8007c8a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c90:	1c5a      	adds	r2, r3, #1
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c9a:	3b01      	subs	r3, #1
 8007c9c:	b29a      	uxth	r2, r3
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ca6:	b29b      	uxth	r3, r3
 8007ca8:	3b01      	subs	r3, #1
 8007caa:	b29a      	uxth	r2, r3
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	695b      	ldr	r3, [r3, #20]
 8007cb6:	f003 0304 	and.w	r3, r3, #4
 8007cba:	2b04      	cmp	r3, #4
 8007cbc:	d118      	bne.n	8007cf0 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	691a      	ldr	r2, [r3, #16]
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cc8:	b2d2      	uxtb	r2, r2
 8007cca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cd0:	1c5a      	adds	r2, r3, #1
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007cda:	3b01      	subs	r3, #1
 8007cdc:	b29a      	uxth	r2, r3
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ce6:	b29b      	uxth	r3, r3
 8007ce8:	3b01      	subs	r3, #1
 8007cea:	b29a      	uxth	r2, r3
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	f47f aec2 	bne.w	8007a7e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	2220      	movs	r2, #32
 8007cfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	2200      	movs	r2, #0
 8007d06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	2200      	movs	r2, #0
 8007d0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007d12:	2300      	movs	r3, #0
 8007d14:	e000      	b.n	8007d18 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8007d16:	2302      	movs	r3, #2
  }
}
 8007d18:	4618      	mov	r0, r3
 8007d1a:	3728      	adds	r7, #40	; 0x28
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	bd80      	pop	{r7, pc}
 8007d20:	00010004 	.word	0x00010004

08007d24 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8007d24:	b480      	push	{r7}
 8007d26:	b083      	sub	sp, #12
 8007d28:	af00      	add	r7, sp, #0
 8007d2a:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d32:	b2db      	uxtb	r3, r3
}
 8007d34:	4618      	mov	r0, r3
 8007d36:	370c      	adds	r7, #12
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d3e:	4770      	bx	lr

08007d40 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 8007d40:	b480      	push	{r7}
 8007d42:	b083      	sub	sp, #12
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8007d4c:	4618      	mov	r0, r3
 8007d4e:	370c      	adds	r7, #12
 8007d50:	46bd      	mov	sp, r7
 8007d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d56:	4770      	bx	lr

08007d58 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007d58:	b580      	push	{r7, lr}
 8007d5a:	b088      	sub	sp, #32
 8007d5c:	af02      	add	r7, sp, #8
 8007d5e:	60f8      	str	r0, [r7, #12]
 8007d60:	4608      	mov	r0, r1
 8007d62:	4611      	mov	r1, r2
 8007d64:	461a      	mov	r2, r3
 8007d66:	4603      	mov	r3, r0
 8007d68:	817b      	strh	r3, [r7, #10]
 8007d6a:	460b      	mov	r3, r1
 8007d6c:	813b      	strh	r3, [r7, #8]
 8007d6e:	4613      	mov	r3, r2
 8007d70:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	681a      	ldr	r2, [r3, #0]
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007d80:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d84:	9300      	str	r3, [sp, #0]
 8007d86:	6a3b      	ldr	r3, [r7, #32]
 8007d88:	2200      	movs	r2, #0
 8007d8a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007d8e:	68f8      	ldr	r0, [r7, #12]
 8007d90:	f000 f960 	bl	8008054 <I2C_WaitOnFlagUntilTimeout>
 8007d94:	4603      	mov	r3, r0
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d00d      	beq.n	8007db6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007da4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007da8:	d103      	bne.n	8007db2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007db0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007db2:	2303      	movs	r3, #3
 8007db4:	e05f      	b.n	8007e76 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007db6:	897b      	ldrh	r3, [r7, #10]
 8007db8:	b2db      	uxtb	r3, r3
 8007dba:	461a      	mov	r2, r3
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007dc4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dc8:	6a3a      	ldr	r2, [r7, #32]
 8007dca:	492d      	ldr	r1, [pc, #180]	; (8007e80 <I2C_RequestMemoryWrite+0x128>)
 8007dcc:	68f8      	ldr	r0, [r7, #12]
 8007dce:	f000 f998 	bl	8008102 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007dd2:	4603      	mov	r3, r0
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d001      	beq.n	8007ddc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8007dd8:	2301      	movs	r3, #1
 8007dda:	e04c      	b.n	8007e76 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007ddc:	2300      	movs	r3, #0
 8007dde:	617b      	str	r3, [r7, #20]
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	695b      	ldr	r3, [r3, #20]
 8007de6:	617b      	str	r3, [r7, #20]
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	699b      	ldr	r3, [r3, #24]
 8007dee:	617b      	str	r3, [r7, #20]
 8007df0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007df2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007df4:	6a39      	ldr	r1, [r7, #32]
 8007df6:	68f8      	ldr	r0, [r7, #12]
 8007df8:	f000 fa02 	bl	8008200 <I2C_WaitOnTXEFlagUntilTimeout>
 8007dfc:	4603      	mov	r3, r0
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d00d      	beq.n	8007e1e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e06:	2b04      	cmp	r3, #4
 8007e08:	d107      	bne.n	8007e1a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	681a      	ldr	r2, [r3, #0]
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007e18:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007e1a:	2301      	movs	r3, #1
 8007e1c:	e02b      	b.n	8007e76 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007e1e:	88fb      	ldrh	r3, [r7, #6]
 8007e20:	2b01      	cmp	r3, #1
 8007e22:	d105      	bne.n	8007e30 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007e24:	893b      	ldrh	r3, [r7, #8]
 8007e26:	b2da      	uxtb	r2, r3
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	611a      	str	r2, [r3, #16]
 8007e2e:	e021      	b.n	8007e74 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007e30:	893b      	ldrh	r3, [r7, #8]
 8007e32:	0a1b      	lsrs	r3, r3, #8
 8007e34:	b29b      	uxth	r3, r3
 8007e36:	b2da      	uxtb	r2, r3
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007e3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007e40:	6a39      	ldr	r1, [r7, #32]
 8007e42:	68f8      	ldr	r0, [r7, #12]
 8007e44:	f000 f9dc 	bl	8008200 <I2C_WaitOnTXEFlagUntilTimeout>
 8007e48:	4603      	mov	r3, r0
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d00d      	beq.n	8007e6a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e52:	2b04      	cmp	r3, #4
 8007e54:	d107      	bne.n	8007e66 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	681a      	ldr	r2, [r3, #0]
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007e64:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007e66:	2301      	movs	r3, #1
 8007e68:	e005      	b.n	8007e76 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007e6a:	893b      	ldrh	r3, [r7, #8]
 8007e6c:	b2da      	uxtb	r2, r3
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007e74:	2300      	movs	r3, #0
}
 8007e76:	4618      	mov	r0, r3
 8007e78:	3718      	adds	r7, #24
 8007e7a:	46bd      	mov	sp, r7
 8007e7c:	bd80      	pop	{r7, pc}
 8007e7e:	bf00      	nop
 8007e80:	00010002 	.word	0x00010002

08007e84 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007e84:	b580      	push	{r7, lr}
 8007e86:	b088      	sub	sp, #32
 8007e88:	af02      	add	r7, sp, #8
 8007e8a:	60f8      	str	r0, [r7, #12]
 8007e8c:	4608      	mov	r0, r1
 8007e8e:	4611      	mov	r1, r2
 8007e90:	461a      	mov	r2, r3
 8007e92:	4603      	mov	r3, r0
 8007e94:	817b      	strh	r3, [r7, #10]
 8007e96:	460b      	mov	r3, r1
 8007e98:	813b      	strh	r3, [r7, #8]
 8007e9a:	4613      	mov	r3, r2
 8007e9c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	681a      	ldr	r2, [r3, #0]
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007eac:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	681a      	ldr	r2, [r3, #0]
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007ebc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ec0:	9300      	str	r3, [sp, #0]
 8007ec2:	6a3b      	ldr	r3, [r7, #32]
 8007ec4:	2200      	movs	r2, #0
 8007ec6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007eca:	68f8      	ldr	r0, [r7, #12]
 8007ecc:	f000 f8c2 	bl	8008054 <I2C_WaitOnFlagUntilTimeout>
 8007ed0:	4603      	mov	r3, r0
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d00d      	beq.n	8007ef2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ee0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007ee4:	d103      	bne.n	8007eee <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007eec:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007eee:	2303      	movs	r3, #3
 8007ef0:	e0aa      	b.n	8008048 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007ef2:	897b      	ldrh	r3, [r7, #10]
 8007ef4:	b2db      	uxtb	r3, r3
 8007ef6:	461a      	mov	r2, r3
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007f00:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f04:	6a3a      	ldr	r2, [r7, #32]
 8007f06:	4952      	ldr	r1, [pc, #328]	; (8008050 <I2C_RequestMemoryRead+0x1cc>)
 8007f08:	68f8      	ldr	r0, [r7, #12]
 8007f0a:	f000 f8fa 	bl	8008102 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007f0e:	4603      	mov	r3, r0
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d001      	beq.n	8007f18 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007f14:	2301      	movs	r3, #1
 8007f16:	e097      	b.n	8008048 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007f18:	2300      	movs	r3, #0
 8007f1a:	617b      	str	r3, [r7, #20]
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	695b      	ldr	r3, [r3, #20]
 8007f22:	617b      	str	r3, [r7, #20]
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	699b      	ldr	r3, [r3, #24]
 8007f2a:	617b      	str	r3, [r7, #20]
 8007f2c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007f2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007f30:	6a39      	ldr	r1, [r7, #32]
 8007f32:	68f8      	ldr	r0, [r7, #12]
 8007f34:	f000 f964 	bl	8008200 <I2C_WaitOnTXEFlagUntilTimeout>
 8007f38:	4603      	mov	r3, r0
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d00d      	beq.n	8007f5a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f42:	2b04      	cmp	r3, #4
 8007f44:	d107      	bne.n	8007f56 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	681a      	ldr	r2, [r3, #0]
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007f54:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007f56:	2301      	movs	r3, #1
 8007f58:	e076      	b.n	8008048 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007f5a:	88fb      	ldrh	r3, [r7, #6]
 8007f5c:	2b01      	cmp	r3, #1
 8007f5e:	d105      	bne.n	8007f6c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007f60:	893b      	ldrh	r3, [r7, #8]
 8007f62:	b2da      	uxtb	r2, r3
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	611a      	str	r2, [r3, #16]
 8007f6a:	e021      	b.n	8007fb0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007f6c:	893b      	ldrh	r3, [r7, #8]
 8007f6e:	0a1b      	lsrs	r3, r3, #8
 8007f70:	b29b      	uxth	r3, r3
 8007f72:	b2da      	uxtb	r2, r3
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007f7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007f7c:	6a39      	ldr	r1, [r7, #32]
 8007f7e:	68f8      	ldr	r0, [r7, #12]
 8007f80:	f000 f93e 	bl	8008200 <I2C_WaitOnTXEFlagUntilTimeout>
 8007f84:	4603      	mov	r3, r0
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d00d      	beq.n	8007fa6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f8e:	2b04      	cmp	r3, #4
 8007f90:	d107      	bne.n	8007fa2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	681a      	ldr	r2, [r3, #0]
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007fa0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007fa2:	2301      	movs	r3, #1
 8007fa4:	e050      	b.n	8008048 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007fa6:	893b      	ldrh	r3, [r7, #8]
 8007fa8:	b2da      	uxtb	r2, r3
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007fb0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007fb2:	6a39      	ldr	r1, [r7, #32]
 8007fb4:	68f8      	ldr	r0, [r7, #12]
 8007fb6:	f000 f923 	bl	8008200 <I2C_WaitOnTXEFlagUntilTimeout>
 8007fba:	4603      	mov	r3, r0
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d00d      	beq.n	8007fdc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fc4:	2b04      	cmp	r3, #4
 8007fc6:	d107      	bne.n	8007fd8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	681a      	ldr	r2, [r3, #0]
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007fd6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007fd8:	2301      	movs	r3, #1
 8007fda:	e035      	b.n	8008048 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	681a      	ldr	r2, [r3, #0]
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007fea:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007fec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fee:	9300      	str	r3, [sp, #0]
 8007ff0:	6a3b      	ldr	r3, [r7, #32]
 8007ff2:	2200      	movs	r2, #0
 8007ff4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007ff8:	68f8      	ldr	r0, [r7, #12]
 8007ffa:	f000 f82b 	bl	8008054 <I2C_WaitOnFlagUntilTimeout>
 8007ffe:	4603      	mov	r3, r0
 8008000:	2b00      	cmp	r3, #0
 8008002:	d00d      	beq.n	8008020 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800800e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008012:	d103      	bne.n	800801c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	f44f 7200 	mov.w	r2, #512	; 0x200
 800801a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800801c:	2303      	movs	r3, #3
 800801e:	e013      	b.n	8008048 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8008020:	897b      	ldrh	r3, [r7, #10]
 8008022:	b2db      	uxtb	r3, r3
 8008024:	f043 0301 	orr.w	r3, r3, #1
 8008028:	b2da      	uxtb	r2, r3
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008032:	6a3a      	ldr	r2, [r7, #32]
 8008034:	4906      	ldr	r1, [pc, #24]	; (8008050 <I2C_RequestMemoryRead+0x1cc>)
 8008036:	68f8      	ldr	r0, [r7, #12]
 8008038:	f000 f863 	bl	8008102 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800803c:	4603      	mov	r3, r0
 800803e:	2b00      	cmp	r3, #0
 8008040:	d001      	beq.n	8008046 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8008042:	2301      	movs	r3, #1
 8008044:	e000      	b.n	8008048 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8008046:	2300      	movs	r3, #0
}
 8008048:	4618      	mov	r0, r3
 800804a:	3718      	adds	r7, #24
 800804c:	46bd      	mov	sp, r7
 800804e:	bd80      	pop	{r7, pc}
 8008050:	00010002 	.word	0x00010002

08008054 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8008054:	b580      	push	{r7, lr}
 8008056:	b084      	sub	sp, #16
 8008058:	af00      	add	r7, sp, #0
 800805a:	60f8      	str	r0, [r7, #12]
 800805c:	60b9      	str	r1, [r7, #8]
 800805e:	603b      	str	r3, [r7, #0]
 8008060:	4613      	mov	r3, r2
 8008062:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008064:	e025      	b.n	80080b2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008066:	683b      	ldr	r3, [r7, #0]
 8008068:	f1b3 3fff 	cmp.w	r3, #4294967295
 800806c:	d021      	beq.n	80080b2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800806e:	f7fe fdd5 	bl	8006c1c <HAL_GetTick>
 8008072:	4602      	mov	r2, r0
 8008074:	69bb      	ldr	r3, [r7, #24]
 8008076:	1ad3      	subs	r3, r2, r3
 8008078:	683a      	ldr	r2, [r7, #0]
 800807a:	429a      	cmp	r2, r3
 800807c:	d302      	bcc.n	8008084 <I2C_WaitOnFlagUntilTimeout+0x30>
 800807e:	683b      	ldr	r3, [r7, #0]
 8008080:	2b00      	cmp	r3, #0
 8008082:	d116      	bne.n	80080b2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	2200      	movs	r2, #0
 8008088:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	2220      	movs	r2, #32
 800808e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	2200      	movs	r2, #0
 8008096:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800809e:	f043 0220 	orr.w	r2, r3, #32
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	2200      	movs	r2, #0
 80080aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80080ae:	2301      	movs	r3, #1
 80080b0:	e023      	b.n	80080fa <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80080b2:	68bb      	ldr	r3, [r7, #8]
 80080b4:	0c1b      	lsrs	r3, r3, #16
 80080b6:	b2db      	uxtb	r3, r3
 80080b8:	2b01      	cmp	r3, #1
 80080ba:	d10d      	bne.n	80080d8 <I2C_WaitOnFlagUntilTimeout+0x84>
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	695b      	ldr	r3, [r3, #20]
 80080c2:	43da      	mvns	r2, r3
 80080c4:	68bb      	ldr	r3, [r7, #8]
 80080c6:	4013      	ands	r3, r2
 80080c8:	b29b      	uxth	r3, r3
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	bf0c      	ite	eq
 80080ce:	2301      	moveq	r3, #1
 80080d0:	2300      	movne	r3, #0
 80080d2:	b2db      	uxtb	r3, r3
 80080d4:	461a      	mov	r2, r3
 80080d6:	e00c      	b.n	80080f2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	699b      	ldr	r3, [r3, #24]
 80080de:	43da      	mvns	r2, r3
 80080e0:	68bb      	ldr	r3, [r7, #8]
 80080e2:	4013      	ands	r3, r2
 80080e4:	b29b      	uxth	r3, r3
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	bf0c      	ite	eq
 80080ea:	2301      	moveq	r3, #1
 80080ec:	2300      	movne	r3, #0
 80080ee:	b2db      	uxtb	r3, r3
 80080f0:	461a      	mov	r2, r3
 80080f2:	79fb      	ldrb	r3, [r7, #7]
 80080f4:	429a      	cmp	r2, r3
 80080f6:	d0b6      	beq.n	8008066 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80080f8:	2300      	movs	r3, #0
}
 80080fa:	4618      	mov	r0, r3
 80080fc:	3710      	adds	r7, #16
 80080fe:	46bd      	mov	sp, r7
 8008100:	bd80      	pop	{r7, pc}

08008102 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8008102:	b580      	push	{r7, lr}
 8008104:	b084      	sub	sp, #16
 8008106:	af00      	add	r7, sp, #0
 8008108:	60f8      	str	r0, [r7, #12]
 800810a:	60b9      	str	r1, [r7, #8]
 800810c:	607a      	str	r2, [r7, #4]
 800810e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008110:	e051      	b.n	80081b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	695b      	ldr	r3, [r3, #20]
 8008118:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800811c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008120:	d123      	bne.n	800816a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	681a      	ldr	r2, [r3, #0]
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008130:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800813a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	2200      	movs	r2, #0
 8008140:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	2220      	movs	r2, #32
 8008146:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	2200      	movs	r2, #0
 800814e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008156:	f043 0204 	orr.w	r2, r3, #4
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	2200      	movs	r2, #0
 8008162:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008166:	2301      	movs	r3, #1
 8008168:	e046      	b.n	80081f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008170:	d021      	beq.n	80081b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008172:	f7fe fd53 	bl	8006c1c <HAL_GetTick>
 8008176:	4602      	mov	r2, r0
 8008178:	683b      	ldr	r3, [r7, #0]
 800817a:	1ad3      	subs	r3, r2, r3
 800817c:	687a      	ldr	r2, [r7, #4]
 800817e:	429a      	cmp	r2, r3
 8008180:	d302      	bcc.n	8008188 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	2b00      	cmp	r3, #0
 8008186:	d116      	bne.n	80081b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	2200      	movs	r2, #0
 800818c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	2220      	movs	r2, #32
 8008192:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	2200      	movs	r2, #0
 800819a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081a2:	f043 0220 	orr.w	r2, r3, #32
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	2200      	movs	r2, #0
 80081ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80081b2:	2301      	movs	r3, #1
 80081b4:	e020      	b.n	80081f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80081b6:	68bb      	ldr	r3, [r7, #8]
 80081b8:	0c1b      	lsrs	r3, r3, #16
 80081ba:	b2db      	uxtb	r3, r3
 80081bc:	2b01      	cmp	r3, #1
 80081be:	d10c      	bne.n	80081da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	695b      	ldr	r3, [r3, #20]
 80081c6:	43da      	mvns	r2, r3
 80081c8:	68bb      	ldr	r3, [r7, #8]
 80081ca:	4013      	ands	r3, r2
 80081cc:	b29b      	uxth	r3, r3
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	bf14      	ite	ne
 80081d2:	2301      	movne	r3, #1
 80081d4:	2300      	moveq	r3, #0
 80081d6:	b2db      	uxtb	r3, r3
 80081d8:	e00b      	b.n	80081f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	699b      	ldr	r3, [r3, #24]
 80081e0:	43da      	mvns	r2, r3
 80081e2:	68bb      	ldr	r3, [r7, #8]
 80081e4:	4013      	ands	r3, r2
 80081e6:	b29b      	uxth	r3, r3
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	bf14      	ite	ne
 80081ec:	2301      	movne	r3, #1
 80081ee:	2300      	moveq	r3, #0
 80081f0:	b2db      	uxtb	r3, r3
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d18d      	bne.n	8008112 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80081f6:	2300      	movs	r3, #0
}
 80081f8:	4618      	mov	r0, r3
 80081fa:	3710      	adds	r7, #16
 80081fc:	46bd      	mov	sp, r7
 80081fe:	bd80      	pop	{r7, pc}

08008200 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008200:	b580      	push	{r7, lr}
 8008202:	b084      	sub	sp, #16
 8008204:	af00      	add	r7, sp, #0
 8008206:	60f8      	str	r0, [r7, #12]
 8008208:	60b9      	str	r1, [r7, #8]
 800820a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800820c:	e02d      	b.n	800826a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800820e:	68f8      	ldr	r0, [r7, #12]
 8008210:	f000 f8ce 	bl	80083b0 <I2C_IsAcknowledgeFailed>
 8008214:	4603      	mov	r3, r0
 8008216:	2b00      	cmp	r3, #0
 8008218:	d001      	beq.n	800821e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800821a:	2301      	movs	r3, #1
 800821c:	e02d      	b.n	800827a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800821e:	68bb      	ldr	r3, [r7, #8]
 8008220:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008224:	d021      	beq.n	800826a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008226:	f7fe fcf9 	bl	8006c1c <HAL_GetTick>
 800822a:	4602      	mov	r2, r0
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	1ad3      	subs	r3, r2, r3
 8008230:	68ba      	ldr	r2, [r7, #8]
 8008232:	429a      	cmp	r2, r3
 8008234:	d302      	bcc.n	800823c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8008236:	68bb      	ldr	r3, [r7, #8]
 8008238:	2b00      	cmp	r3, #0
 800823a:	d116      	bne.n	800826a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	2200      	movs	r2, #0
 8008240:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	2220      	movs	r2, #32
 8008246:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	2200      	movs	r2, #0
 800824e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008256:	f043 0220 	orr.w	r2, r3, #32
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	2200      	movs	r2, #0
 8008262:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008266:	2301      	movs	r3, #1
 8008268:	e007      	b.n	800827a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	695b      	ldr	r3, [r3, #20]
 8008270:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008274:	2b80      	cmp	r3, #128	; 0x80
 8008276:	d1ca      	bne.n	800820e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008278:	2300      	movs	r3, #0
}
 800827a:	4618      	mov	r0, r3
 800827c:	3710      	adds	r7, #16
 800827e:	46bd      	mov	sp, r7
 8008280:	bd80      	pop	{r7, pc}

08008282 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008282:	b580      	push	{r7, lr}
 8008284:	b084      	sub	sp, #16
 8008286:	af00      	add	r7, sp, #0
 8008288:	60f8      	str	r0, [r7, #12]
 800828a:	60b9      	str	r1, [r7, #8]
 800828c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800828e:	e02d      	b.n	80082ec <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008290:	68f8      	ldr	r0, [r7, #12]
 8008292:	f000 f88d 	bl	80083b0 <I2C_IsAcknowledgeFailed>
 8008296:	4603      	mov	r3, r0
 8008298:	2b00      	cmp	r3, #0
 800829a:	d001      	beq.n	80082a0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800829c:	2301      	movs	r3, #1
 800829e:	e02d      	b.n	80082fc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80082a0:	68bb      	ldr	r3, [r7, #8]
 80082a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082a6:	d021      	beq.n	80082ec <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80082a8:	f7fe fcb8 	bl	8006c1c <HAL_GetTick>
 80082ac:	4602      	mov	r2, r0
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	1ad3      	subs	r3, r2, r3
 80082b2:	68ba      	ldr	r2, [r7, #8]
 80082b4:	429a      	cmp	r2, r3
 80082b6:	d302      	bcc.n	80082be <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80082b8:	68bb      	ldr	r3, [r7, #8]
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d116      	bne.n	80082ec <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	2200      	movs	r2, #0
 80082c2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	2220      	movs	r2, #32
 80082c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	2200      	movs	r2, #0
 80082d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082d8:	f043 0220 	orr.w	r2, r3, #32
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	2200      	movs	r2, #0
 80082e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80082e8:	2301      	movs	r3, #1
 80082ea:	e007      	b.n	80082fc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	695b      	ldr	r3, [r3, #20]
 80082f2:	f003 0304 	and.w	r3, r3, #4
 80082f6:	2b04      	cmp	r3, #4
 80082f8:	d1ca      	bne.n	8008290 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80082fa:	2300      	movs	r3, #0
}
 80082fc:	4618      	mov	r0, r3
 80082fe:	3710      	adds	r7, #16
 8008300:	46bd      	mov	sp, r7
 8008302:	bd80      	pop	{r7, pc}

08008304 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008304:	b580      	push	{r7, lr}
 8008306:	b084      	sub	sp, #16
 8008308:	af00      	add	r7, sp, #0
 800830a:	60f8      	str	r0, [r7, #12]
 800830c:	60b9      	str	r1, [r7, #8]
 800830e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008310:	e042      	b.n	8008398 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	695b      	ldr	r3, [r3, #20]
 8008318:	f003 0310 	and.w	r3, r3, #16
 800831c:	2b10      	cmp	r3, #16
 800831e:	d119      	bne.n	8008354 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	f06f 0210 	mvn.w	r2, #16
 8008328:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	2200      	movs	r2, #0
 800832e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	2220      	movs	r2, #32
 8008334:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	2200      	movs	r2, #0
 800833c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	2200      	movs	r2, #0
 800834c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008350:	2301      	movs	r3, #1
 8008352:	e029      	b.n	80083a8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008354:	f7fe fc62 	bl	8006c1c <HAL_GetTick>
 8008358:	4602      	mov	r2, r0
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	1ad3      	subs	r3, r2, r3
 800835e:	68ba      	ldr	r2, [r7, #8]
 8008360:	429a      	cmp	r2, r3
 8008362:	d302      	bcc.n	800836a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8008364:	68bb      	ldr	r3, [r7, #8]
 8008366:	2b00      	cmp	r3, #0
 8008368:	d116      	bne.n	8008398 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	2200      	movs	r2, #0
 800836e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	2220      	movs	r2, #32
 8008374:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	2200      	movs	r2, #0
 800837c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008384:	f043 0220 	orr.w	r2, r3, #32
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	2200      	movs	r2, #0
 8008390:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008394:	2301      	movs	r3, #1
 8008396:	e007      	b.n	80083a8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	695b      	ldr	r3, [r3, #20]
 800839e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083a2:	2b40      	cmp	r3, #64	; 0x40
 80083a4:	d1b5      	bne.n	8008312 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80083a6:	2300      	movs	r3, #0
}
 80083a8:	4618      	mov	r0, r3
 80083aa:	3710      	adds	r7, #16
 80083ac:	46bd      	mov	sp, r7
 80083ae:	bd80      	pop	{r7, pc}

080083b0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80083b0:	b480      	push	{r7}
 80083b2:	b083      	sub	sp, #12
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	695b      	ldr	r3, [r3, #20]
 80083be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80083c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80083c6:	d11b      	bne.n	8008400 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80083d0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	2200      	movs	r2, #0
 80083d6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	2220      	movs	r2, #32
 80083dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	2200      	movs	r2, #0
 80083e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083ec:	f043 0204 	orr.w	r2, r3, #4
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2200      	movs	r2, #0
 80083f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80083fc:	2301      	movs	r3, #1
 80083fe:	e000      	b.n	8008402 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8008400:	2300      	movs	r3, #0
}
 8008402:	4618      	mov	r0, r3
 8008404:	370c      	adds	r7, #12
 8008406:	46bd      	mov	sp, r7
 8008408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800840c:	4770      	bx	lr
	...

08008410 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008410:	b580      	push	{r7, lr}
 8008412:	b086      	sub	sp, #24
 8008414:	af00      	add	r7, sp, #0
 8008416:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	2b00      	cmp	r3, #0
 800841c:	d101      	bne.n	8008422 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800841e:	2301      	movs	r3, #1
 8008420:	e267      	b.n	80088f2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	f003 0301 	and.w	r3, r3, #1
 800842a:	2b00      	cmp	r3, #0
 800842c:	d075      	beq.n	800851a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800842e:	4b88      	ldr	r3, [pc, #544]	; (8008650 <HAL_RCC_OscConfig+0x240>)
 8008430:	689b      	ldr	r3, [r3, #8]
 8008432:	f003 030c 	and.w	r3, r3, #12
 8008436:	2b04      	cmp	r3, #4
 8008438:	d00c      	beq.n	8008454 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800843a:	4b85      	ldr	r3, [pc, #532]	; (8008650 <HAL_RCC_OscConfig+0x240>)
 800843c:	689b      	ldr	r3, [r3, #8]
 800843e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008442:	2b08      	cmp	r3, #8
 8008444:	d112      	bne.n	800846c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008446:	4b82      	ldr	r3, [pc, #520]	; (8008650 <HAL_RCC_OscConfig+0x240>)
 8008448:	685b      	ldr	r3, [r3, #4]
 800844a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800844e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008452:	d10b      	bne.n	800846c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008454:	4b7e      	ldr	r3, [pc, #504]	; (8008650 <HAL_RCC_OscConfig+0x240>)
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800845c:	2b00      	cmp	r3, #0
 800845e:	d05b      	beq.n	8008518 <HAL_RCC_OscConfig+0x108>
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	685b      	ldr	r3, [r3, #4]
 8008464:	2b00      	cmp	r3, #0
 8008466:	d157      	bne.n	8008518 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008468:	2301      	movs	r3, #1
 800846a:	e242      	b.n	80088f2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	685b      	ldr	r3, [r3, #4]
 8008470:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008474:	d106      	bne.n	8008484 <HAL_RCC_OscConfig+0x74>
 8008476:	4b76      	ldr	r3, [pc, #472]	; (8008650 <HAL_RCC_OscConfig+0x240>)
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	4a75      	ldr	r2, [pc, #468]	; (8008650 <HAL_RCC_OscConfig+0x240>)
 800847c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008480:	6013      	str	r3, [r2, #0]
 8008482:	e01d      	b.n	80084c0 <HAL_RCC_OscConfig+0xb0>
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	685b      	ldr	r3, [r3, #4]
 8008488:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800848c:	d10c      	bne.n	80084a8 <HAL_RCC_OscConfig+0x98>
 800848e:	4b70      	ldr	r3, [pc, #448]	; (8008650 <HAL_RCC_OscConfig+0x240>)
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	4a6f      	ldr	r2, [pc, #444]	; (8008650 <HAL_RCC_OscConfig+0x240>)
 8008494:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008498:	6013      	str	r3, [r2, #0]
 800849a:	4b6d      	ldr	r3, [pc, #436]	; (8008650 <HAL_RCC_OscConfig+0x240>)
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	4a6c      	ldr	r2, [pc, #432]	; (8008650 <HAL_RCC_OscConfig+0x240>)
 80084a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80084a4:	6013      	str	r3, [r2, #0]
 80084a6:	e00b      	b.n	80084c0 <HAL_RCC_OscConfig+0xb0>
 80084a8:	4b69      	ldr	r3, [pc, #420]	; (8008650 <HAL_RCC_OscConfig+0x240>)
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	4a68      	ldr	r2, [pc, #416]	; (8008650 <HAL_RCC_OscConfig+0x240>)
 80084ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80084b2:	6013      	str	r3, [r2, #0]
 80084b4:	4b66      	ldr	r3, [pc, #408]	; (8008650 <HAL_RCC_OscConfig+0x240>)
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	4a65      	ldr	r2, [pc, #404]	; (8008650 <HAL_RCC_OscConfig+0x240>)
 80084ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80084be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	685b      	ldr	r3, [r3, #4]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d013      	beq.n	80084f0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80084c8:	f7fe fba8 	bl	8006c1c <HAL_GetTick>
 80084cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80084ce:	e008      	b.n	80084e2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80084d0:	f7fe fba4 	bl	8006c1c <HAL_GetTick>
 80084d4:	4602      	mov	r2, r0
 80084d6:	693b      	ldr	r3, [r7, #16]
 80084d8:	1ad3      	subs	r3, r2, r3
 80084da:	2b64      	cmp	r3, #100	; 0x64
 80084dc:	d901      	bls.n	80084e2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80084de:	2303      	movs	r3, #3
 80084e0:	e207      	b.n	80088f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80084e2:	4b5b      	ldr	r3, [pc, #364]	; (8008650 <HAL_RCC_OscConfig+0x240>)
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d0f0      	beq.n	80084d0 <HAL_RCC_OscConfig+0xc0>
 80084ee:	e014      	b.n	800851a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80084f0:	f7fe fb94 	bl	8006c1c <HAL_GetTick>
 80084f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80084f6:	e008      	b.n	800850a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80084f8:	f7fe fb90 	bl	8006c1c <HAL_GetTick>
 80084fc:	4602      	mov	r2, r0
 80084fe:	693b      	ldr	r3, [r7, #16]
 8008500:	1ad3      	subs	r3, r2, r3
 8008502:	2b64      	cmp	r3, #100	; 0x64
 8008504:	d901      	bls.n	800850a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008506:	2303      	movs	r3, #3
 8008508:	e1f3      	b.n	80088f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800850a:	4b51      	ldr	r3, [pc, #324]	; (8008650 <HAL_RCC_OscConfig+0x240>)
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008512:	2b00      	cmp	r3, #0
 8008514:	d1f0      	bne.n	80084f8 <HAL_RCC_OscConfig+0xe8>
 8008516:	e000      	b.n	800851a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008518:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	f003 0302 	and.w	r3, r3, #2
 8008522:	2b00      	cmp	r3, #0
 8008524:	d063      	beq.n	80085ee <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008526:	4b4a      	ldr	r3, [pc, #296]	; (8008650 <HAL_RCC_OscConfig+0x240>)
 8008528:	689b      	ldr	r3, [r3, #8]
 800852a:	f003 030c 	and.w	r3, r3, #12
 800852e:	2b00      	cmp	r3, #0
 8008530:	d00b      	beq.n	800854a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008532:	4b47      	ldr	r3, [pc, #284]	; (8008650 <HAL_RCC_OscConfig+0x240>)
 8008534:	689b      	ldr	r3, [r3, #8]
 8008536:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800853a:	2b08      	cmp	r3, #8
 800853c:	d11c      	bne.n	8008578 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800853e:	4b44      	ldr	r3, [pc, #272]	; (8008650 <HAL_RCC_OscConfig+0x240>)
 8008540:	685b      	ldr	r3, [r3, #4]
 8008542:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008546:	2b00      	cmp	r3, #0
 8008548:	d116      	bne.n	8008578 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800854a:	4b41      	ldr	r3, [pc, #260]	; (8008650 <HAL_RCC_OscConfig+0x240>)
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	f003 0302 	and.w	r3, r3, #2
 8008552:	2b00      	cmp	r3, #0
 8008554:	d005      	beq.n	8008562 <HAL_RCC_OscConfig+0x152>
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	68db      	ldr	r3, [r3, #12]
 800855a:	2b01      	cmp	r3, #1
 800855c:	d001      	beq.n	8008562 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800855e:	2301      	movs	r3, #1
 8008560:	e1c7      	b.n	80088f2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008562:	4b3b      	ldr	r3, [pc, #236]	; (8008650 <HAL_RCC_OscConfig+0x240>)
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	691b      	ldr	r3, [r3, #16]
 800856e:	00db      	lsls	r3, r3, #3
 8008570:	4937      	ldr	r1, [pc, #220]	; (8008650 <HAL_RCC_OscConfig+0x240>)
 8008572:	4313      	orrs	r3, r2
 8008574:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008576:	e03a      	b.n	80085ee <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	68db      	ldr	r3, [r3, #12]
 800857c:	2b00      	cmp	r3, #0
 800857e:	d020      	beq.n	80085c2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008580:	4b34      	ldr	r3, [pc, #208]	; (8008654 <HAL_RCC_OscConfig+0x244>)
 8008582:	2201      	movs	r2, #1
 8008584:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008586:	f7fe fb49 	bl	8006c1c <HAL_GetTick>
 800858a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800858c:	e008      	b.n	80085a0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800858e:	f7fe fb45 	bl	8006c1c <HAL_GetTick>
 8008592:	4602      	mov	r2, r0
 8008594:	693b      	ldr	r3, [r7, #16]
 8008596:	1ad3      	subs	r3, r2, r3
 8008598:	2b02      	cmp	r3, #2
 800859a:	d901      	bls.n	80085a0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800859c:	2303      	movs	r3, #3
 800859e:	e1a8      	b.n	80088f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80085a0:	4b2b      	ldr	r3, [pc, #172]	; (8008650 <HAL_RCC_OscConfig+0x240>)
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	f003 0302 	and.w	r3, r3, #2
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d0f0      	beq.n	800858e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80085ac:	4b28      	ldr	r3, [pc, #160]	; (8008650 <HAL_RCC_OscConfig+0x240>)
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	691b      	ldr	r3, [r3, #16]
 80085b8:	00db      	lsls	r3, r3, #3
 80085ba:	4925      	ldr	r1, [pc, #148]	; (8008650 <HAL_RCC_OscConfig+0x240>)
 80085bc:	4313      	orrs	r3, r2
 80085be:	600b      	str	r3, [r1, #0]
 80085c0:	e015      	b.n	80085ee <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80085c2:	4b24      	ldr	r3, [pc, #144]	; (8008654 <HAL_RCC_OscConfig+0x244>)
 80085c4:	2200      	movs	r2, #0
 80085c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085c8:	f7fe fb28 	bl	8006c1c <HAL_GetTick>
 80085cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80085ce:	e008      	b.n	80085e2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80085d0:	f7fe fb24 	bl	8006c1c <HAL_GetTick>
 80085d4:	4602      	mov	r2, r0
 80085d6:	693b      	ldr	r3, [r7, #16]
 80085d8:	1ad3      	subs	r3, r2, r3
 80085da:	2b02      	cmp	r3, #2
 80085dc:	d901      	bls.n	80085e2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80085de:	2303      	movs	r3, #3
 80085e0:	e187      	b.n	80088f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80085e2:	4b1b      	ldr	r3, [pc, #108]	; (8008650 <HAL_RCC_OscConfig+0x240>)
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	f003 0302 	and.w	r3, r3, #2
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d1f0      	bne.n	80085d0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	f003 0308 	and.w	r3, r3, #8
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d036      	beq.n	8008668 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	695b      	ldr	r3, [r3, #20]
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d016      	beq.n	8008630 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008602:	4b15      	ldr	r3, [pc, #84]	; (8008658 <HAL_RCC_OscConfig+0x248>)
 8008604:	2201      	movs	r2, #1
 8008606:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008608:	f7fe fb08 	bl	8006c1c <HAL_GetTick>
 800860c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800860e:	e008      	b.n	8008622 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008610:	f7fe fb04 	bl	8006c1c <HAL_GetTick>
 8008614:	4602      	mov	r2, r0
 8008616:	693b      	ldr	r3, [r7, #16]
 8008618:	1ad3      	subs	r3, r2, r3
 800861a:	2b02      	cmp	r3, #2
 800861c:	d901      	bls.n	8008622 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800861e:	2303      	movs	r3, #3
 8008620:	e167      	b.n	80088f2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008622:	4b0b      	ldr	r3, [pc, #44]	; (8008650 <HAL_RCC_OscConfig+0x240>)
 8008624:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008626:	f003 0302 	and.w	r3, r3, #2
 800862a:	2b00      	cmp	r3, #0
 800862c:	d0f0      	beq.n	8008610 <HAL_RCC_OscConfig+0x200>
 800862e:	e01b      	b.n	8008668 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008630:	4b09      	ldr	r3, [pc, #36]	; (8008658 <HAL_RCC_OscConfig+0x248>)
 8008632:	2200      	movs	r2, #0
 8008634:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008636:	f7fe faf1 	bl	8006c1c <HAL_GetTick>
 800863a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800863c:	e00e      	b.n	800865c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800863e:	f7fe faed 	bl	8006c1c <HAL_GetTick>
 8008642:	4602      	mov	r2, r0
 8008644:	693b      	ldr	r3, [r7, #16]
 8008646:	1ad3      	subs	r3, r2, r3
 8008648:	2b02      	cmp	r3, #2
 800864a:	d907      	bls.n	800865c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800864c:	2303      	movs	r3, #3
 800864e:	e150      	b.n	80088f2 <HAL_RCC_OscConfig+0x4e2>
 8008650:	40023800 	.word	0x40023800
 8008654:	42470000 	.word	0x42470000
 8008658:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800865c:	4b88      	ldr	r3, [pc, #544]	; (8008880 <HAL_RCC_OscConfig+0x470>)
 800865e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008660:	f003 0302 	and.w	r3, r3, #2
 8008664:	2b00      	cmp	r3, #0
 8008666:	d1ea      	bne.n	800863e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	f003 0304 	and.w	r3, r3, #4
 8008670:	2b00      	cmp	r3, #0
 8008672:	f000 8097 	beq.w	80087a4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008676:	2300      	movs	r3, #0
 8008678:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800867a:	4b81      	ldr	r3, [pc, #516]	; (8008880 <HAL_RCC_OscConfig+0x470>)
 800867c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800867e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008682:	2b00      	cmp	r3, #0
 8008684:	d10f      	bne.n	80086a6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008686:	2300      	movs	r3, #0
 8008688:	60bb      	str	r3, [r7, #8]
 800868a:	4b7d      	ldr	r3, [pc, #500]	; (8008880 <HAL_RCC_OscConfig+0x470>)
 800868c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800868e:	4a7c      	ldr	r2, [pc, #496]	; (8008880 <HAL_RCC_OscConfig+0x470>)
 8008690:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008694:	6413      	str	r3, [r2, #64]	; 0x40
 8008696:	4b7a      	ldr	r3, [pc, #488]	; (8008880 <HAL_RCC_OscConfig+0x470>)
 8008698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800869a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800869e:	60bb      	str	r3, [r7, #8]
 80086a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80086a2:	2301      	movs	r3, #1
 80086a4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80086a6:	4b77      	ldr	r3, [pc, #476]	; (8008884 <HAL_RCC_OscConfig+0x474>)
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d118      	bne.n	80086e4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80086b2:	4b74      	ldr	r3, [pc, #464]	; (8008884 <HAL_RCC_OscConfig+0x474>)
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	4a73      	ldr	r2, [pc, #460]	; (8008884 <HAL_RCC_OscConfig+0x474>)
 80086b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80086bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80086be:	f7fe faad 	bl	8006c1c <HAL_GetTick>
 80086c2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80086c4:	e008      	b.n	80086d8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80086c6:	f7fe faa9 	bl	8006c1c <HAL_GetTick>
 80086ca:	4602      	mov	r2, r0
 80086cc:	693b      	ldr	r3, [r7, #16]
 80086ce:	1ad3      	subs	r3, r2, r3
 80086d0:	2b02      	cmp	r3, #2
 80086d2:	d901      	bls.n	80086d8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80086d4:	2303      	movs	r3, #3
 80086d6:	e10c      	b.n	80088f2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80086d8:	4b6a      	ldr	r3, [pc, #424]	; (8008884 <HAL_RCC_OscConfig+0x474>)
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d0f0      	beq.n	80086c6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	689b      	ldr	r3, [r3, #8]
 80086e8:	2b01      	cmp	r3, #1
 80086ea:	d106      	bne.n	80086fa <HAL_RCC_OscConfig+0x2ea>
 80086ec:	4b64      	ldr	r3, [pc, #400]	; (8008880 <HAL_RCC_OscConfig+0x470>)
 80086ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80086f0:	4a63      	ldr	r2, [pc, #396]	; (8008880 <HAL_RCC_OscConfig+0x470>)
 80086f2:	f043 0301 	orr.w	r3, r3, #1
 80086f6:	6713      	str	r3, [r2, #112]	; 0x70
 80086f8:	e01c      	b.n	8008734 <HAL_RCC_OscConfig+0x324>
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	689b      	ldr	r3, [r3, #8]
 80086fe:	2b05      	cmp	r3, #5
 8008700:	d10c      	bne.n	800871c <HAL_RCC_OscConfig+0x30c>
 8008702:	4b5f      	ldr	r3, [pc, #380]	; (8008880 <HAL_RCC_OscConfig+0x470>)
 8008704:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008706:	4a5e      	ldr	r2, [pc, #376]	; (8008880 <HAL_RCC_OscConfig+0x470>)
 8008708:	f043 0304 	orr.w	r3, r3, #4
 800870c:	6713      	str	r3, [r2, #112]	; 0x70
 800870e:	4b5c      	ldr	r3, [pc, #368]	; (8008880 <HAL_RCC_OscConfig+0x470>)
 8008710:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008712:	4a5b      	ldr	r2, [pc, #364]	; (8008880 <HAL_RCC_OscConfig+0x470>)
 8008714:	f043 0301 	orr.w	r3, r3, #1
 8008718:	6713      	str	r3, [r2, #112]	; 0x70
 800871a:	e00b      	b.n	8008734 <HAL_RCC_OscConfig+0x324>
 800871c:	4b58      	ldr	r3, [pc, #352]	; (8008880 <HAL_RCC_OscConfig+0x470>)
 800871e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008720:	4a57      	ldr	r2, [pc, #348]	; (8008880 <HAL_RCC_OscConfig+0x470>)
 8008722:	f023 0301 	bic.w	r3, r3, #1
 8008726:	6713      	str	r3, [r2, #112]	; 0x70
 8008728:	4b55      	ldr	r3, [pc, #340]	; (8008880 <HAL_RCC_OscConfig+0x470>)
 800872a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800872c:	4a54      	ldr	r2, [pc, #336]	; (8008880 <HAL_RCC_OscConfig+0x470>)
 800872e:	f023 0304 	bic.w	r3, r3, #4
 8008732:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	689b      	ldr	r3, [r3, #8]
 8008738:	2b00      	cmp	r3, #0
 800873a:	d015      	beq.n	8008768 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800873c:	f7fe fa6e 	bl	8006c1c <HAL_GetTick>
 8008740:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008742:	e00a      	b.n	800875a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008744:	f7fe fa6a 	bl	8006c1c <HAL_GetTick>
 8008748:	4602      	mov	r2, r0
 800874a:	693b      	ldr	r3, [r7, #16]
 800874c:	1ad3      	subs	r3, r2, r3
 800874e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008752:	4293      	cmp	r3, r2
 8008754:	d901      	bls.n	800875a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8008756:	2303      	movs	r3, #3
 8008758:	e0cb      	b.n	80088f2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800875a:	4b49      	ldr	r3, [pc, #292]	; (8008880 <HAL_RCC_OscConfig+0x470>)
 800875c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800875e:	f003 0302 	and.w	r3, r3, #2
 8008762:	2b00      	cmp	r3, #0
 8008764:	d0ee      	beq.n	8008744 <HAL_RCC_OscConfig+0x334>
 8008766:	e014      	b.n	8008792 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008768:	f7fe fa58 	bl	8006c1c <HAL_GetTick>
 800876c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800876e:	e00a      	b.n	8008786 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008770:	f7fe fa54 	bl	8006c1c <HAL_GetTick>
 8008774:	4602      	mov	r2, r0
 8008776:	693b      	ldr	r3, [r7, #16]
 8008778:	1ad3      	subs	r3, r2, r3
 800877a:	f241 3288 	movw	r2, #5000	; 0x1388
 800877e:	4293      	cmp	r3, r2
 8008780:	d901      	bls.n	8008786 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8008782:	2303      	movs	r3, #3
 8008784:	e0b5      	b.n	80088f2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008786:	4b3e      	ldr	r3, [pc, #248]	; (8008880 <HAL_RCC_OscConfig+0x470>)
 8008788:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800878a:	f003 0302 	and.w	r3, r3, #2
 800878e:	2b00      	cmp	r3, #0
 8008790:	d1ee      	bne.n	8008770 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008792:	7dfb      	ldrb	r3, [r7, #23]
 8008794:	2b01      	cmp	r3, #1
 8008796:	d105      	bne.n	80087a4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008798:	4b39      	ldr	r3, [pc, #228]	; (8008880 <HAL_RCC_OscConfig+0x470>)
 800879a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800879c:	4a38      	ldr	r2, [pc, #224]	; (8008880 <HAL_RCC_OscConfig+0x470>)
 800879e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80087a2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	699b      	ldr	r3, [r3, #24]
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	f000 80a1 	beq.w	80088f0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80087ae:	4b34      	ldr	r3, [pc, #208]	; (8008880 <HAL_RCC_OscConfig+0x470>)
 80087b0:	689b      	ldr	r3, [r3, #8]
 80087b2:	f003 030c 	and.w	r3, r3, #12
 80087b6:	2b08      	cmp	r3, #8
 80087b8:	d05c      	beq.n	8008874 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	699b      	ldr	r3, [r3, #24]
 80087be:	2b02      	cmp	r3, #2
 80087c0:	d141      	bne.n	8008846 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80087c2:	4b31      	ldr	r3, [pc, #196]	; (8008888 <HAL_RCC_OscConfig+0x478>)
 80087c4:	2200      	movs	r2, #0
 80087c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80087c8:	f7fe fa28 	bl	8006c1c <HAL_GetTick>
 80087cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80087ce:	e008      	b.n	80087e2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80087d0:	f7fe fa24 	bl	8006c1c <HAL_GetTick>
 80087d4:	4602      	mov	r2, r0
 80087d6:	693b      	ldr	r3, [r7, #16]
 80087d8:	1ad3      	subs	r3, r2, r3
 80087da:	2b02      	cmp	r3, #2
 80087dc:	d901      	bls.n	80087e2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80087de:	2303      	movs	r3, #3
 80087e0:	e087      	b.n	80088f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80087e2:	4b27      	ldr	r3, [pc, #156]	; (8008880 <HAL_RCC_OscConfig+0x470>)
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d1f0      	bne.n	80087d0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	69da      	ldr	r2, [r3, #28]
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	6a1b      	ldr	r3, [r3, #32]
 80087f6:	431a      	orrs	r2, r3
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087fc:	019b      	lsls	r3, r3, #6
 80087fe:	431a      	orrs	r2, r3
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008804:	085b      	lsrs	r3, r3, #1
 8008806:	3b01      	subs	r3, #1
 8008808:	041b      	lsls	r3, r3, #16
 800880a:	431a      	orrs	r2, r3
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008810:	061b      	lsls	r3, r3, #24
 8008812:	491b      	ldr	r1, [pc, #108]	; (8008880 <HAL_RCC_OscConfig+0x470>)
 8008814:	4313      	orrs	r3, r2
 8008816:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008818:	4b1b      	ldr	r3, [pc, #108]	; (8008888 <HAL_RCC_OscConfig+0x478>)
 800881a:	2201      	movs	r2, #1
 800881c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800881e:	f7fe f9fd 	bl	8006c1c <HAL_GetTick>
 8008822:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008824:	e008      	b.n	8008838 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008826:	f7fe f9f9 	bl	8006c1c <HAL_GetTick>
 800882a:	4602      	mov	r2, r0
 800882c:	693b      	ldr	r3, [r7, #16]
 800882e:	1ad3      	subs	r3, r2, r3
 8008830:	2b02      	cmp	r3, #2
 8008832:	d901      	bls.n	8008838 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008834:	2303      	movs	r3, #3
 8008836:	e05c      	b.n	80088f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008838:	4b11      	ldr	r3, [pc, #68]	; (8008880 <HAL_RCC_OscConfig+0x470>)
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008840:	2b00      	cmp	r3, #0
 8008842:	d0f0      	beq.n	8008826 <HAL_RCC_OscConfig+0x416>
 8008844:	e054      	b.n	80088f0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008846:	4b10      	ldr	r3, [pc, #64]	; (8008888 <HAL_RCC_OscConfig+0x478>)
 8008848:	2200      	movs	r2, #0
 800884a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800884c:	f7fe f9e6 	bl	8006c1c <HAL_GetTick>
 8008850:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008852:	e008      	b.n	8008866 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008854:	f7fe f9e2 	bl	8006c1c <HAL_GetTick>
 8008858:	4602      	mov	r2, r0
 800885a:	693b      	ldr	r3, [r7, #16]
 800885c:	1ad3      	subs	r3, r2, r3
 800885e:	2b02      	cmp	r3, #2
 8008860:	d901      	bls.n	8008866 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8008862:	2303      	movs	r3, #3
 8008864:	e045      	b.n	80088f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008866:	4b06      	ldr	r3, [pc, #24]	; (8008880 <HAL_RCC_OscConfig+0x470>)
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800886e:	2b00      	cmp	r3, #0
 8008870:	d1f0      	bne.n	8008854 <HAL_RCC_OscConfig+0x444>
 8008872:	e03d      	b.n	80088f0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	699b      	ldr	r3, [r3, #24]
 8008878:	2b01      	cmp	r3, #1
 800887a:	d107      	bne.n	800888c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800887c:	2301      	movs	r3, #1
 800887e:	e038      	b.n	80088f2 <HAL_RCC_OscConfig+0x4e2>
 8008880:	40023800 	.word	0x40023800
 8008884:	40007000 	.word	0x40007000
 8008888:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800888c:	4b1b      	ldr	r3, [pc, #108]	; (80088fc <HAL_RCC_OscConfig+0x4ec>)
 800888e:	685b      	ldr	r3, [r3, #4]
 8008890:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	699b      	ldr	r3, [r3, #24]
 8008896:	2b01      	cmp	r3, #1
 8008898:	d028      	beq.n	80088ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80088a4:	429a      	cmp	r2, r3
 80088a6:	d121      	bne.n	80088ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80088b2:	429a      	cmp	r2, r3
 80088b4:	d11a      	bne.n	80088ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80088b6:	68fa      	ldr	r2, [r7, #12]
 80088b8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80088bc:	4013      	ands	r3, r2
 80088be:	687a      	ldr	r2, [r7, #4]
 80088c0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80088c2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80088c4:	4293      	cmp	r3, r2
 80088c6:	d111      	bne.n	80088ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80088d2:	085b      	lsrs	r3, r3, #1
 80088d4:	3b01      	subs	r3, #1
 80088d6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80088d8:	429a      	cmp	r2, r3
 80088da:	d107      	bne.n	80088ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088e6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80088e8:	429a      	cmp	r2, r3
 80088ea:	d001      	beq.n	80088f0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80088ec:	2301      	movs	r3, #1
 80088ee:	e000      	b.n	80088f2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80088f0:	2300      	movs	r3, #0
}
 80088f2:	4618      	mov	r0, r3
 80088f4:	3718      	adds	r7, #24
 80088f6:	46bd      	mov	sp, r7
 80088f8:	bd80      	pop	{r7, pc}
 80088fa:	bf00      	nop
 80088fc:	40023800 	.word	0x40023800

08008900 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008900:	b580      	push	{r7, lr}
 8008902:	b084      	sub	sp, #16
 8008904:	af00      	add	r7, sp, #0
 8008906:	6078      	str	r0, [r7, #4]
 8008908:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	2b00      	cmp	r3, #0
 800890e:	d101      	bne.n	8008914 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008910:	2301      	movs	r3, #1
 8008912:	e0cc      	b.n	8008aae <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008914:	4b68      	ldr	r3, [pc, #416]	; (8008ab8 <HAL_RCC_ClockConfig+0x1b8>)
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	f003 0307 	and.w	r3, r3, #7
 800891c:	683a      	ldr	r2, [r7, #0]
 800891e:	429a      	cmp	r2, r3
 8008920:	d90c      	bls.n	800893c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008922:	4b65      	ldr	r3, [pc, #404]	; (8008ab8 <HAL_RCC_ClockConfig+0x1b8>)
 8008924:	683a      	ldr	r2, [r7, #0]
 8008926:	b2d2      	uxtb	r2, r2
 8008928:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800892a:	4b63      	ldr	r3, [pc, #396]	; (8008ab8 <HAL_RCC_ClockConfig+0x1b8>)
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	f003 0307 	and.w	r3, r3, #7
 8008932:	683a      	ldr	r2, [r7, #0]
 8008934:	429a      	cmp	r2, r3
 8008936:	d001      	beq.n	800893c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008938:	2301      	movs	r3, #1
 800893a:	e0b8      	b.n	8008aae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	f003 0302 	and.w	r3, r3, #2
 8008944:	2b00      	cmp	r3, #0
 8008946:	d020      	beq.n	800898a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	f003 0304 	and.w	r3, r3, #4
 8008950:	2b00      	cmp	r3, #0
 8008952:	d005      	beq.n	8008960 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008954:	4b59      	ldr	r3, [pc, #356]	; (8008abc <HAL_RCC_ClockConfig+0x1bc>)
 8008956:	689b      	ldr	r3, [r3, #8]
 8008958:	4a58      	ldr	r2, [pc, #352]	; (8008abc <HAL_RCC_ClockConfig+0x1bc>)
 800895a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800895e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	f003 0308 	and.w	r3, r3, #8
 8008968:	2b00      	cmp	r3, #0
 800896a:	d005      	beq.n	8008978 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800896c:	4b53      	ldr	r3, [pc, #332]	; (8008abc <HAL_RCC_ClockConfig+0x1bc>)
 800896e:	689b      	ldr	r3, [r3, #8]
 8008970:	4a52      	ldr	r2, [pc, #328]	; (8008abc <HAL_RCC_ClockConfig+0x1bc>)
 8008972:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8008976:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008978:	4b50      	ldr	r3, [pc, #320]	; (8008abc <HAL_RCC_ClockConfig+0x1bc>)
 800897a:	689b      	ldr	r3, [r3, #8]
 800897c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	689b      	ldr	r3, [r3, #8]
 8008984:	494d      	ldr	r1, [pc, #308]	; (8008abc <HAL_RCC_ClockConfig+0x1bc>)
 8008986:	4313      	orrs	r3, r2
 8008988:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	f003 0301 	and.w	r3, r3, #1
 8008992:	2b00      	cmp	r3, #0
 8008994:	d044      	beq.n	8008a20 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	685b      	ldr	r3, [r3, #4]
 800899a:	2b01      	cmp	r3, #1
 800899c:	d107      	bne.n	80089ae <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800899e:	4b47      	ldr	r3, [pc, #284]	; (8008abc <HAL_RCC_ClockConfig+0x1bc>)
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d119      	bne.n	80089de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80089aa:	2301      	movs	r3, #1
 80089ac:	e07f      	b.n	8008aae <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	685b      	ldr	r3, [r3, #4]
 80089b2:	2b02      	cmp	r3, #2
 80089b4:	d003      	beq.n	80089be <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80089ba:	2b03      	cmp	r3, #3
 80089bc:	d107      	bne.n	80089ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80089be:	4b3f      	ldr	r3, [pc, #252]	; (8008abc <HAL_RCC_ClockConfig+0x1bc>)
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d109      	bne.n	80089de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80089ca:	2301      	movs	r3, #1
 80089cc:	e06f      	b.n	8008aae <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80089ce:	4b3b      	ldr	r3, [pc, #236]	; (8008abc <HAL_RCC_ClockConfig+0x1bc>)
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	f003 0302 	and.w	r3, r3, #2
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d101      	bne.n	80089de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80089da:	2301      	movs	r3, #1
 80089dc:	e067      	b.n	8008aae <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80089de:	4b37      	ldr	r3, [pc, #220]	; (8008abc <HAL_RCC_ClockConfig+0x1bc>)
 80089e0:	689b      	ldr	r3, [r3, #8]
 80089e2:	f023 0203 	bic.w	r2, r3, #3
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	685b      	ldr	r3, [r3, #4]
 80089ea:	4934      	ldr	r1, [pc, #208]	; (8008abc <HAL_RCC_ClockConfig+0x1bc>)
 80089ec:	4313      	orrs	r3, r2
 80089ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80089f0:	f7fe f914 	bl	8006c1c <HAL_GetTick>
 80089f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80089f6:	e00a      	b.n	8008a0e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80089f8:	f7fe f910 	bl	8006c1c <HAL_GetTick>
 80089fc:	4602      	mov	r2, r0
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	1ad3      	subs	r3, r2, r3
 8008a02:	f241 3288 	movw	r2, #5000	; 0x1388
 8008a06:	4293      	cmp	r3, r2
 8008a08:	d901      	bls.n	8008a0e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008a0a:	2303      	movs	r3, #3
 8008a0c:	e04f      	b.n	8008aae <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008a0e:	4b2b      	ldr	r3, [pc, #172]	; (8008abc <HAL_RCC_ClockConfig+0x1bc>)
 8008a10:	689b      	ldr	r3, [r3, #8]
 8008a12:	f003 020c 	and.w	r2, r3, #12
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	685b      	ldr	r3, [r3, #4]
 8008a1a:	009b      	lsls	r3, r3, #2
 8008a1c:	429a      	cmp	r2, r3
 8008a1e:	d1eb      	bne.n	80089f8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008a20:	4b25      	ldr	r3, [pc, #148]	; (8008ab8 <HAL_RCC_ClockConfig+0x1b8>)
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	f003 0307 	and.w	r3, r3, #7
 8008a28:	683a      	ldr	r2, [r7, #0]
 8008a2a:	429a      	cmp	r2, r3
 8008a2c:	d20c      	bcs.n	8008a48 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008a2e:	4b22      	ldr	r3, [pc, #136]	; (8008ab8 <HAL_RCC_ClockConfig+0x1b8>)
 8008a30:	683a      	ldr	r2, [r7, #0]
 8008a32:	b2d2      	uxtb	r2, r2
 8008a34:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008a36:	4b20      	ldr	r3, [pc, #128]	; (8008ab8 <HAL_RCC_ClockConfig+0x1b8>)
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	f003 0307 	and.w	r3, r3, #7
 8008a3e:	683a      	ldr	r2, [r7, #0]
 8008a40:	429a      	cmp	r2, r3
 8008a42:	d001      	beq.n	8008a48 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008a44:	2301      	movs	r3, #1
 8008a46:	e032      	b.n	8008aae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	f003 0304 	and.w	r3, r3, #4
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d008      	beq.n	8008a66 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008a54:	4b19      	ldr	r3, [pc, #100]	; (8008abc <HAL_RCC_ClockConfig+0x1bc>)
 8008a56:	689b      	ldr	r3, [r3, #8]
 8008a58:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	68db      	ldr	r3, [r3, #12]
 8008a60:	4916      	ldr	r1, [pc, #88]	; (8008abc <HAL_RCC_ClockConfig+0x1bc>)
 8008a62:	4313      	orrs	r3, r2
 8008a64:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	f003 0308 	and.w	r3, r3, #8
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d009      	beq.n	8008a86 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008a72:	4b12      	ldr	r3, [pc, #72]	; (8008abc <HAL_RCC_ClockConfig+0x1bc>)
 8008a74:	689b      	ldr	r3, [r3, #8]
 8008a76:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	691b      	ldr	r3, [r3, #16]
 8008a7e:	00db      	lsls	r3, r3, #3
 8008a80:	490e      	ldr	r1, [pc, #56]	; (8008abc <HAL_RCC_ClockConfig+0x1bc>)
 8008a82:	4313      	orrs	r3, r2
 8008a84:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008a86:	f000 f821 	bl	8008acc <HAL_RCC_GetSysClockFreq>
 8008a8a:	4602      	mov	r2, r0
 8008a8c:	4b0b      	ldr	r3, [pc, #44]	; (8008abc <HAL_RCC_ClockConfig+0x1bc>)
 8008a8e:	689b      	ldr	r3, [r3, #8]
 8008a90:	091b      	lsrs	r3, r3, #4
 8008a92:	f003 030f 	and.w	r3, r3, #15
 8008a96:	490a      	ldr	r1, [pc, #40]	; (8008ac0 <HAL_RCC_ClockConfig+0x1c0>)
 8008a98:	5ccb      	ldrb	r3, [r1, r3]
 8008a9a:	fa22 f303 	lsr.w	r3, r2, r3
 8008a9e:	4a09      	ldr	r2, [pc, #36]	; (8008ac4 <HAL_RCC_ClockConfig+0x1c4>)
 8008aa0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8008aa2:	4b09      	ldr	r3, [pc, #36]	; (8008ac8 <HAL_RCC_ClockConfig+0x1c8>)
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	4618      	mov	r0, r3
 8008aa8:	f7fe f874 	bl	8006b94 <HAL_InitTick>

  return HAL_OK;
 8008aac:	2300      	movs	r3, #0
}
 8008aae:	4618      	mov	r0, r3
 8008ab0:	3710      	adds	r7, #16
 8008ab2:	46bd      	mov	sp, r7
 8008ab4:	bd80      	pop	{r7, pc}
 8008ab6:	bf00      	nop
 8008ab8:	40023c00 	.word	0x40023c00
 8008abc:	40023800 	.word	0x40023800
 8008ac0:	0800dfec 	.word	0x0800dfec
 8008ac4:	20000004 	.word	0x20000004
 8008ac8:	200000dc 	.word	0x200000dc

08008acc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008acc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008ad0:	b094      	sub	sp, #80	; 0x50
 8008ad2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8008ad4:	2300      	movs	r3, #0
 8008ad6:	647b      	str	r3, [r7, #68]	; 0x44
 8008ad8:	2300      	movs	r3, #0
 8008ada:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008adc:	2300      	movs	r3, #0
 8008ade:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8008ae0:	2300      	movs	r3, #0
 8008ae2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008ae4:	4b79      	ldr	r3, [pc, #484]	; (8008ccc <HAL_RCC_GetSysClockFreq+0x200>)
 8008ae6:	689b      	ldr	r3, [r3, #8]
 8008ae8:	f003 030c 	and.w	r3, r3, #12
 8008aec:	2b08      	cmp	r3, #8
 8008aee:	d00d      	beq.n	8008b0c <HAL_RCC_GetSysClockFreq+0x40>
 8008af0:	2b08      	cmp	r3, #8
 8008af2:	f200 80e1 	bhi.w	8008cb8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d002      	beq.n	8008b00 <HAL_RCC_GetSysClockFreq+0x34>
 8008afa:	2b04      	cmp	r3, #4
 8008afc:	d003      	beq.n	8008b06 <HAL_RCC_GetSysClockFreq+0x3a>
 8008afe:	e0db      	b.n	8008cb8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008b00:	4b73      	ldr	r3, [pc, #460]	; (8008cd0 <HAL_RCC_GetSysClockFreq+0x204>)
 8008b02:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8008b04:	e0db      	b.n	8008cbe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008b06:	4b73      	ldr	r3, [pc, #460]	; (8008cd4 <HAL_RCC_GetSysClockFreq+0x208>)
 8008b08:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008b0a:	e0d8      	b.n	8008cbe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008b0c:	4b6f      	ldr	r3, [pc, #444]	; (8008ccc <HAL_RCC_GetSysClockFreq+0x200>)
 8008b0e:	685b      	ldr	r3, [r3, #4]
 8008b10:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008b14:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008b16:	4b6d      	ldr	r3, [pc, #436]	; (8008ccc <HAL_RCC_GetSysClockFreq+0x200>)
 8008b18:	685b      	ldr	r3, [r3, #4]
 8008b1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d063      	beq.n	8008bea <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008b22:	4b6a      	ldr	r3, [pc, #424]	; (8008ccc <HAL_RCC_GetSysClockFreq+0x200>)
 8008b24:	685b      	ldr	r3, [r3, #4]
 8008b26:	099b      	lsrs	r3, r3, #6
 8008b28:	2200      	movs	r2, #0
 8008b2a:	63bb      	str	r3, [r7, #56]	; 0x38
 8008b2c:	63fa      	str	r2, [r7, #60]	; 0x3c
 8008b2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b30:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008b34:	633b      	str	r3, [r7, #48]	; 0x30
 8008b36:	2300      	movs	r3, #0
 8008b38:	637b      	str	r3, [r7, #52]	; 0x34
 8008b3a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8008b3e:	4622      	mov	r2, r4
 8008b40:	462b      	mov	r3, r5
 8008b42:	f04f 0000 	mov.w	r0, #0
 8008b46:	f04f 0100 	mov.w	r1, #0
 8008b4a:	0159      	lsls	r1, r3, #5
 8008b4c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008b50:	0150      	lsls	r0, r2, #5
 8008b52:	4602      	mov	r2, r0
 8008b54:	460b      	mov	r3, r1
 8008b56:	4621      	mov	r1, r4
 8008b58:	1a51      	subs	r1, r2, r1
 8008b5a:	6139      	str	r1, [r7, #16]
 8008b5c:	4629      	mov	r1, r5
 8008b5e:	eb63 0301 	sbc.w	r3, r3, r1
 8008b62:	617b      	str	r3, [r7, #20]
 8008b64:	f04f 0200 	mov.w	r2, #0
 8008b68:	f04f 0300 	mov.w	r3, #0
 8008b6c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008b70:	4659      	mov	r1, fp
 8008b72:	018b      	lsls	r3, r1, #6
 8008b74:	4651      	mov	r1, sl
 8008b76:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008b7a:	4651      	mov	r1, sl
 8008b7c:	018a      	lsls	r2, r1, #6
 8008b7e:	4651      	mov	r1, sl
 8008b80:	ebb2 0801 	subs.w	r8, r2, r1
 8008b84:	4659      	mov	r1, fp
 8008b86:	eb63 0901 	sbc.w	r9, r3, r1
 8008b8a:	f04f 0200 	mov.w	r2, #0
 8008b8e:	f04f 0300 	mov.w	r3, #0
 8008b92:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008b96:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008b9a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008b9e:	4690      	mov	r8, r2
 8008ba0:	4699      	mov	r9, r3
 8008ba2:	4623      	mov	r3, r4
 8008ba4:	eb18 0303 	adds.w	r3, r8, r3
 8008ba8:	60bb      	str	r3, [r7, #8]
 8008baa:	462b      	mov	r3, r5
 8008bac:	eb49 0303 	adc.w	r3, r9, r3
 8008bb0:	60fb      	str	r3, [r7, #12]
 8008bb2:	f04f 0200 	mov.w	r2, #0
 8008bb6:	f04f 0300 	mov.w	r3, #0
 8008bba:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8008bbe:	4629      	mov	r1, r5
 8008bc0:	024b      	lsls	r3, r1, #9
 8008bc2:	4621      	mov	r1, r4
 8008bc4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8008bc8:	4621      	mov	r1, r4
 8008bca:	024a      	lsls	r2, r1, #9
 8008bcc:	4610      	mov	r0, r2
 8008bce:	4619      	mov	r1, r3
 8008bd0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008bd2:	2200      	movs	r2, #0
 8008bd4:	62bb      	str	r3, [r7, #40]	; 0x28
 8008bd6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008bd8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008bdc:	f7f7 fb58 	bl	8000290 <__aeabi_uldivmod>
 8008be0:	4602      	mov	r2, r0
 8008be2:	460b      	mov	r3, r1
 8008be4:	4613      	mov	r3, r2
 8008be6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008be8:	e058      	b.n	8008c9c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008bea:	4b38      	ldr	r3, [pc, #224]	; (8008ccc <HAL_RCC_GetSysClockFreq+0x200>)
 8008bec:	685b      	ldr	r3, [r3, #4]
 8008bee:	099b      	lsrs	r3, r3, #6
 8008bf0:	2200      	movs	r2, #0
 8008bf2:	4618      	mov	r0, r3
 8008bf4:	4611      	mov	r1, r2
 8008bf6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8008bfa:	623b      	str	r3, [r7, #32]
 8008bfc:	2300      	movs	r3, #0
 8008bfe:	627b      	str	r3, [r7, #36]	; 0x24
 8008c00:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8008c04:	4642      	mov	r2, r8
 8008c06:	464b      	mov	r3, r9
 8008c08:	f04f 0000 	mov.w	r0, #0
 8008c0c:	f04f 0100 	mov.w	r1, #0
 8008c10:	0159      	lsls	r1, r3, #5
 8008c12:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008c16:	0150      	lsls	r0, r2, #5
 8008c18:	4602      	mov	r2, r0
 8008c1a:	460b      	mov	r3, r1
 8008c1c:	4641      	mov	r1, r8
 8008c1e:	ebb2 0a01 	subs.w	sl, r2, r1
 8008c22:	4649      	mov	r1, r9
 8008c24:	eb63 0b01 	sbc.w	fp, r3, r1
 8008c28:	f04f 0200 	mov.w	r2, #0
 8008c2c:	f04f 0300 	mov.w	r3, #0
 8008c30:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8008c34:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8008c38:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8008c3c:	ebb2 040a 	subs.w	r4, r2, sl
 8008c40:	eb63 050b 	sbc.w	r5, r3, fp
 8008c44:	f04f 0200 	mov.w	r2, #0
 8008c48:	f04f 0300 	mov.w	r3, #0
 8008c4c:	00eb      	lsls	r3, r5, #3
 8008c4e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008c52:	00e2      	lsls	r2, r4, #3
 8008c54:	4614      	mov	r4, r2
 8008c56:	461d      	mov	r5, r3
 8008c58:	4643      	mov	r3, r8
 8008c5a:	18e3      	adds	r3, r4, r3
 8008c5c:	603b      	str	r3, [r7, #0]
 8008c5e:	464b      	mov	r3, r9
 8008c60:	eb45 0303 	adc.w	r3, r5, r3
 8008c64:	607b      	str	r3, [r7, #4]
 8008c66:	f04f 0200 	mov.w	r2, #0
 8008c6a:	f04f 0300 	mov.w	r3, #0
 8008c6e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008c72:	4629      	mov	r1, r5
 8008c74:	028b      	lsls	r3, r1, #10
 8008c76:	4621      	mov	r1, r4
 8008c78:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008c7c:	4621      	mov	r1, r4
 8008c7e:	028a      	lsls	r2, r1, #10
 8008c80:	4610      	mov	r0, r2
 8008c82:	4619      	mov	r1, r3
 8008c84:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008c86:	2200      	movs	r2, #0
 8008c88:	61bb      	str	r3, [r7, #24]
 8008c8a:	61fa      	str	r2, [r7, #28]
 8008c8c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008c90:	f7f7 fafe 	bl	8000290 <__aeabi_uldivmod>
 8008c94:	4602      	mov	r2, r0
 8008c96:	460b      	mov	r3, r1
 8008c98:	4613      	mov	r3, r2
 8008c9a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008c9c:	4b0b      	ldr	r3, [pc, #44]	; (8008ccc <HAL_RCC_GetSysClockFreq+0x200>)
 8008c9e:	685b      	ldr	r3, [r3, #4]
 8008ca0:	0c1b      	lsrs	r3, r3, #16
 8008ca2:	f003 0303 	and.w	r3, r3, #3
 8008ca6:	3301      	adds	r3, #1
 8008ca8:	005b      	lsls	r3, r3, #1
 8008caa:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8008cac:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008cae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008cb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8008cb4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008cb6:	e002      	b.n	8008cbe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008cb8:	4b05      	ldr	r3, [pc, #20]	; (8008cd0 <HAL_RCC_GetSysClockFreq+0x204>)
 8008cba:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008cbc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008cbe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8008cc0:	4618      	mov	r0, r3
 8008cc2:	3750      	adds	r7, #80	; 0x50
 8008cc4:	46bd      	mov	sp, r7
 8008cc6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008cca:	bf00      	nop
 8008ccc:	40023800 	.word	0x40023800
 8008cd0:	00f42400 	.word	0x00f42400
 8008cd4:	007a1200 	.word	0x007a1200

08008cd8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008cd8:	b480      	push	{r7}
 8008cda:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008cdc:	4b03      	ldr	r3, [pc, #12]	; (8008cec <HAL_RCC_GetHCLKFreq+0x14>)
 8008cde:	681b      	ldr	r3, [r3, #0]
}
 8008ce0:	4618      	mov	r0, r3
 8008ce2:	46bd      	mov	sp, r7
 8008ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce8:	4770      	bx	lr
 8008cea:	bf00      	nop
 8008cec:	20000004 	.word	0x20000004

08008cf0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008cf0:	b580      	push	{r7, lr}
 8008cf2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008cf4:	f7ff fff0 	bl	8008cd8 <HAL_RCC_GetHCLKFreq>
 8008cf8:	4602      	mov	r2, r0
 8008cfa:	4b05      	ldr	r3, [pc, #20]	; (8008d10 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008cfc:	689b      	ldr	r3, [r3, #8]
 8008cfe:	0a9b      	lsrs	r3, r3, #10
 8008d00:	f003 0307 	and.w	r3, r3, #7
 8008d04:	4903      	ldr	r1, [pc, #12]	; (8008d14 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008d06:	5ccb      	ldrb	r3, [r1, r3]
 8008d08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008d0c:	4618      	mov	r0, r3
 8008d0e:	bd80      	pop	{r7, pc}
 8008d10:	40023800 	.word	0x40023800
 8008d14:	0800dffc 	.word	0x0800dffc

08008d18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008d18:	b580      	push	{r7, lr}
 8008d1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8008d1c:	f7ff ffdc 	bl	8008cd8 <HAL_RCC_GetHCLKFreq>
 8008d20:	4602      	mov	r2, r0
 8008d22:	4b05      	ldr	r3, [pc, #20]	; (8008d38 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008d24:	689b      	ldr	r3, [r3, #8]
 8008d26:	0b5b      	lsrs	r3, r3, #13
 8008d28:	f003 0307 	and.w	r3, r3, #7
 8008d2c:	4903      	ldr	r1, [pc, #12]	; (8008d3c <HAL_RCC_GetPCLK2Freq+0x24>)
 8008d2e:	5ccb      	ldrb	r3, [r1, r3]
 8008d30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008d34:	4618      	mov	r0, r3
 8008d36:	bd80      	pop	{r7, pc}
 8008d38:	40023800 	.word	0x40023800
 8008d3c:	0800dffc 	.word	0x0800dffc

08008d40 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008d40:	b580      	push	{r7, lr}
 8008d42:	b082      	sub	sp, #8
 8008d44:	af00      	add	r7, sp, #0
 8008d46:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d101      	bne.n	8008d52 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008d4e:	2301      	movs	r3, #1
 8008d50:	e07b      	b.n	8008e4a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d108      	bne.n	8008d6c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	685b      	ldr	r3, [r3, #4]
 8008d5e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008d62:	d009      	beq.n	8008d78 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	2200      	movs	r2, #0
 8008d68:	61da      	str	r2, [r3, #28]
 8008d6a:	e005      	b.n	8008d78 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	2200      	movs	r2, #0
 8008d70:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	2200      	movs	r2, #0
 8008d76:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	2200      	movs	r2, #0
 8008d7c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008d84:	b2db      	uxtb	r3, r3
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d106      	bne.n	8008d98 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	2200      	movs	r2, #0
 8008d8e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008d92:	6878      	ldr	r0, [r7, #4]
 8008d94:	f7f8 fbf2 	bl	800157c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	2202      	movs	r2, #2
 8008d9c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	681a      	ldr	r2, [r3, #0]
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008dae:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	685b      	ldr	r3, [r3, #4]
 8008db4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	689b      	ldr	r3, [r3, #8]
 8008dbc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008dc0:	431a      	orrs	r2, r3
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	68db      	ldr	r3, [r3, #12]
 8008dc6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008dca:	431a      	orrs	r2, r3
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	691b      	ldr	r3, [r3, #16]
 8008dd0:	f003 0302 	and.w	r3, r3, #2
 8008dd4:	431a      	orrs	r2, r3
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	695b      	ldr	r3, [r3, #20]
 8008dda:	f003 0301 	and.w	r3, r3, #1
 8008dde:	431a      	orrs	r2, r3
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	699b      	ldr	r3, [r3, #24]
 8008de4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008de8:	431a      	orrs	r2, r3
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	69db      	ldr	r3, [r3, #28]
 8008dee:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008df2:	431a      	orrs	r2, r3
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	6a1b      	ldr	r3, [r3, #32]
 8008df8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008dfc:	ea42 0103 	orr.w	r1, r2, r3
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e04:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	430a      	orrs	r2, r1
 8008e0e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	699b      	ldr	r3, [r3, #24]
 8008e14:	0c1b      	lsrs	r3, r3, #16
 8008e16:	f003 0104 	and.w	r1, r3, #4
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e1e:	f003 0210 	and.w	r2, r3, #16
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	430a      	orrs	r2, r1
 8008e28:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	69da      	ldr	r2, [r3, #28]
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008e38:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	2200      	movs	r2, #0
 8008e3e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	2201      	movs	r2, #1
 8008e44:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8008e48:	2300      	movs	r3, #0
}
 8008e4a:	4618      	mov	r0, r3
 8008e4c:	3708      	adds	r7, #8
 8008e4e:	46bd      	mov	sp, r7
 8008e50:	bd80      	pop	{r7, pc}

08008e52 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008e52:	b580      	push	{r7, lr}
 8008e54:	b088      	sub	sp, #32
 8008e56:	af00      	add	r7, sp, #0
 8008e58:	60f8      	str	r0, [r7, #12]
 8008e5a:	60b9      	str	r1, [r7, #8]
 8008e5c:	603b      	str	r3, [r7, #0]
 8008e5e:	4613      	mov	r3, r2
 8008e60:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008e62:	2300      	movs	r3, #0
 8008e64:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008e6c:	2b01      	cmp	r3, #1
 8008e6e:	d101      	bne.n	8008e74 <HAL_SPI_Transmit+0x22>
 8008e70:	2302      	movs	r3, #2
 8008e72:	e126      	b.n	80090c2 <HAL_SPI_Transmit+0x270>
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	2201      	movs	r2, #1
 8008e78:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008e7c:	f7fd fece 	bl	8006c1c <HAL_GetTick>
 8008e80:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8008e82:	88fb      	ldrh	r3, [r7, #6]
 8008e84:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008e8c:	b2db      	uxtb	r3, r3
 8008e8e:	2b01      	cmp	r3, #1
 8008e90:	d002      	beq.n	8008e98 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8008e92:	2302      	movs	r3, #2
 8008e94:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008e96:	e10b      	b.n	80090b0 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8008e98:	68bb      	ldr	r3, [r7, #8]
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d002      	beq.n	8008ea4 <HAL_SPI_Transmit+0x52>
 8008e9e:	88fb      	ldrh	r3, [r7, #6]
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d102      	bne.n	8008eaa <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8008ea4:	2301      	movs	r3, #1
 8008ea6:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008ea8:	e102      	b.n	80090b0 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	2203      	movs	r2, #3
 8008eae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	2200      	movs	r2, #0
 8008eb6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	68ba      	ldr	r2, [r7, #8]
 8008ebc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	88fa      	ldrh	r2, [r7, #6]
 8008ec2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	88fa      	ldrh	r2, [r7, #6]
 8008ec8:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	2200      	movs	r2, #0
 8008ece:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	2200      	movs	r2, #0
 8008ed4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	2200      	movs	r2, #0
 8008eda:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	2200      	movs	r2, #0
 8008ee0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	2200      	movs	r2, #0
 8008ee6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	689b      	ldr	r3, [r3, #8]
 8008eec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008ef0:	d10f      	bne.n	8008f12 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	681a      	ldr	r2, [r3, #0]
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008f00:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	681a      	ldr	r2, [r3, #0]
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008f10:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f1c:	2b40      	cmp	r3, #64	; 0x40
 8008f1e:	d007      	beq.n	8008f30 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	681a      	ldr	r2, [r3, #0]
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008f2e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	68db      	ldr	r3, [r3, #12]
 8008f34:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008f38:	d14b      	bne.n	8008fd2 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	685b      	ldr	r3, [r3, #4]
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d002      	beq.n	8008f48 <HAL_SPI_Transmit+0xf6>
 8008f42:	8afb      	ldrh	r3, [r7, #22]
 8008f44:	2b01      	cmp	r3, #1
 8008f46:	d13e      	bne.n	8008fc6 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f4c:	881a      	ldrh	r2, [r3, #0]
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f58:	1c9a      	adds	r2, r3, #2
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008f62:	b29b      	uxth	r3, r3
 8008f64:	3b01      	subs	r3, #1
 8008f66:	b29a      	uxth	r2, r3
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008f6c:	e02b      	b.n	8008fc6 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	689b      	ldr	r3, [r3, #8]
 8008f74:	f003 0302 	and.w	r3, r3, #2
 8008f78:	2b02      	cmp	r3, #2
 8008f7a:	d112      	bne.n	8008fa2 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f80:	881a      	ldrh	r2, [r3, #0]
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f8c:	1c9a      	adds	r2, r3, #2
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008f96:	b29b      	uxth	r3, r3
 8008f98:	3b01      	subs	r3, #1
 8008f9a:	b29a      	uxth	r2, r3
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	86da      	strh	r2, [r3, #54]	; 0x36
 8008fa0:	e011      	b.n	8008fc6 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008fa2:	f7fd fe3b 	bl	8006c1c <HAL_GetTick>
 8008fa6:	4602      	mov	r2, r0
 8008fa8:	69bb      	ldr	r3, [r7, #24]
 8008faa:	1ad3      	subs	r3, r2, r3
 8008fac:	683a      	ldr	r2, [r7, #0]
 8008fae:	429a      	cmp	r2, r3
 8008fb0:	d803      	bhi.n	8008fba <HAL_SPI_Transmit+0x168>
 8008fb2:	683b      	ldr	r3, [r7, #0]
 8008fb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fb8:	d102      	bne.n	8008fc0 <HAL_SPI_Transmit+0x16e>
 8008fba:	683b      	ldr	r3, [r7, #0]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d102      	bne.n	8008fc6 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8008fc0:	2303      	movs	r3, #3
 8008fc2:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008fc4:	e074      	b.n	80090b0 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008fca:	b29b      	uxth	r3, r3
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d1ce      	bne.n	8008f6e <HAL_SPI_Transmit+0x11c>
 8008fd0:	e04c      	b.n	800906c <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	685b      	ldr	r3, [r3, #4]
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d002      	beq.n	8008fe0 <HAL_SPI_Transmit+0x18e>
 8008fda:	8afb      	ldrh	r3, [r7, #22]
 8008fdc:	2b01      	cmp	r3, #1
 8008fde:	d140      	bne.n	8009062 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	330c      	adds	r3, #12
 8008fea:	7812      	ldrb	r2, [r2, #0]
 8008fec:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ff2:	1c5a      	adds	r2, r3, #1
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008ffc:	b29b      	uxth	r3, r3
 8008ffe:	3b01      	subs	r3, #1
 8009000:	b29a      	uxth	r2, r3
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8009006:	e02c      	b.n	8009062 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	689b      	ldr	r3, [r3, #8]
 800900e:	f003 0302 	and.w	r3, r3, #2
 8009012:	2b02      	cmp	r3, #2
 8009014:	d113      	bne.n	800903e <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	330c      	adds	r3, #12
 8009020:	7812      	ldrb	r2, [r2, #0]
 8009022:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009028:	1c5a      	adds	r2, r3, #1
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009032:	b29b      	uxth	r3, r3
 8009034:	3b01      	subs	r3, #1
 8009036:	b29a      	uxth	r2, r3
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	86da      	strh	r2, [r3, #54]	; 0x36
 800903c:	e011      	b.n	8009062 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800903e:	f7fd fded 	bl	8006c1c <HAL_GetTick>
 8009042:	4602      	mov	r2, r0
 8009044:	69bb      	ldr	r3, [r7, #24]
 8009046:	1ad3      	subs	r3, r2, r3
 8009048:	683a      	ldr	r2, [r7, #0]
 800904a:	429a      	cmp	r2, r3
 800904c:	d803      	bhi.n	8009056 <HAL_SPI_Transmit+0x204>
 800904e:	683b      	ldr	r3, [r7, #0]
 8009050:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009054:	d102      	bne.n	800905c <HAL_SPI_Transmit+0x20a>
 8009056:	683b      	ldr	r3, [r7, #0]
 8009058:	2b00      	cmp	r3, #0
 800905a:	d102      	bne.n	8009062 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800905c:	2303      	movs	r3, #3
 800905e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8009060:	e026      	b.n	80090b0 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009066:	b29b      	uxth	r3, r3
 8009068:	2b00      	cmp	r3, #0
 800906a:	d1cd      	bne.n	8009008 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800906c:	69ba      	ldr	r2, [r7, #24]
 800906e:	6839      	ldr	r1, [r7, #0]
 8009070:	68f8      	ldr	r0, [r7, #12]
 8009072:	f000 fa55 	bl	8009520 <SPI_EndRxTxTransaction>
 8009076:	4603      	mov	r3, r0
 8009078:	2b00      	cmp	r3, #0
 800907a:	d002      	beq.n	8009082 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	2220      	movs	r2, #32
 8009080:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	689b      	ldr	r3, [r3, #8]
 8009086:	2b00      	cmp	r3, #0
 8009088:	d10a      	bne.n	80090a0 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800908a:	2300      	movs	r3, #0
 800908c:	613b      	str	r3, [r7, #16]
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	68db      	ldr	r3, [r3, #12]
 8009094:	613b      	str	r3, [r7, #16]
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	689b      	ldr	r3, [r3, #8]
 800909c:	613b      	str	r3, [r7, #16]
 800909e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d002      	beq.n	80090ae <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80090a8:	2301      	movs	r3, #1
 80090aa:	77fb      	strb	r3, [r7, #31]
 80090ac:	e000      	b.n	80090b0 <HAL_SPI_Transmit+0x25e>
  }

error:
 80090ae:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	2201      	movs	r2, #1
 80090b4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	2200      	movs	r2, #0
 80090bc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80090c0:	7ffb      	ldrb	r3, [r7, #31]
}
 80090c2:	4618      	mov	r0, r3
 80090c4:	3720      	adds	r7, #32
 80090c6:	46bd      	mov	sp, r7
 80090c8:	bd80      	pop	{r7, pc}

080090ca <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80090ca:	b580      	push	{r7, lr}
 80090cc:	b08c      	sub	sp, #48	; 0x30
 80090ce:	af00      	add	r7, sp, #0
 80090d0:	60f8      	str	r0, [r7, #12]
 80090d2:	60b9      	str	r1, [r7, #8]
 80090d4:	607a      	str	r2, [r7, #4]
 80090d6:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80090d8:	2301      	movs	r3, #1
 80090da:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80090dc:	2300      	movs	r3, #0
 80090de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80090e8:	2b01      	cmp	r3, #1
 80090ea:	d101      	bne.n	80090f0 <HAL_SPI_TransmitReceive+0x26>
 80090ec:	2302      	movs	r3, #2
 80090ee:	e18a      	b.n	8009406 <HAL_SPI_TransmitReceive+0x33c>
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	2201      	movs	r2, #1
 80090f4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80090f8:	f7fd fd90 	bl	8006c1c <HAL_GetTick>
 80090fc:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009104:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	685b      	ldr	r3, [r3, #4]
 800910c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800910e:	887b      	ldrh	r3, [r7, #2]
 8009110:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009112:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009116:	2b01      	cmp	r3, #1
 8009118:	d00f      	beq.n	800913a <HAL_SPI_TransmitReceive+0x70>
 800911a:	69fb      	ldr	r3, [r7, #28]
 800911c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009120:	d107      	bne.n	8009132 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	689b      	ldr	r3, [r3, #8]
 8009126:	2b00      	cmp	r3, #0
 8009128:	d103      	bne.n	8009132 <HAL_SPI_TransmitReceive+0x68>
 800912a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800912e:	2b04      	cmp	r3, #4
 8009130:	d003      	beq.n	800913a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8009132:	2302      	movs	r3, #2
 8009134:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8009138:	e15b      	b.n	80093f2 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800913a:	68bb      	ldr	r3, [r7, #8]
 800913c:	2b00      	cmp	r3, #0
 800913e:	d005      	beq.n	800914c <HAL_SPI_TransmitReceive+0x82>
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	2b00      	cmp	r3, #0
 8009144:	d002      	beq.n	800914c <HAL_SPI_TransmitReceive+0x82>
 8009146:	887b      	ldrh	r3, [r7, #2]
 8009148:	2b00      	cmp	r3, #0
 800914a:	d103      	bne.n	8009154 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800914c:	2301      	movs	r3, #1
 800914e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8009152:	e14e      	b.n	80093f2 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800915a:	b2db      	uxtb	r3, r3
 800915c:	2b04      	cmp	r3, #4
 800915e:	d003      	beq.n	8009168 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	2205      	movs	r2, #5
 8009164:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	2200      	movs	r2, #0
 800916c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	687a      	ldr	r2, [r7, #4]
 8009172:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	887a      	ldrh	r2, [r7, #2]
 8009178:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	887a      	ldrh	r2, [r7, #2]
 800917e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	68ba      	ldr	r2, [r7, #8]
 8009184:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	887a      	ldrh	r2, [r7, #2]
 800918a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	887a      	ldrh	r2, [r7, #2]
 8009190:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	2200      	movs	r2, #0
 8009196:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	2200      	movs	r2, #0
 800919c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80091a8:	2b40      	cmp	r3, #64	; 0x40
 80091aa:	d007      	beq.n	80091bc <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	681a      	ldr	r2, [r3, #0]
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80091ba:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	68db      	ldr	r3, [r3, #12]
 80091c0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80091c4:	d178      	bne.n	80092b8 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	685b      	ldr	r3, [r3, #4]
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d002      	beq.n	80091d4 <HAL_SPI_TransmitReceive+0x10a>
 80091ce:	8b7b      	ldrh	r3, [r7, #26]
 80091d0:	2b01      	cmp	r3, #1
 80091d2:	d166      	bne.n	80092a2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091d8:	881a      	ldrh	r2, [r3, #0]
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091e4:	1c9a      	adds	r2, r3, #2
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80091ee:	b29b      	uxth	r3, r3
 80091f0:	3b01      	subs	r3, #1
 80091f2:	b29a      	uxth	r2, r3
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80091f8:	e053      	b.n	80092a2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	689b      	ldr	r3, [r3, #8]
 8009200:	f003 0302 	and.w	r3, r3, #2
 8009204:	2b02      	cmp	r3, #2
 8009206:	d11b      	bne.n	8009240 <HAL_SPI_TransmitReceive+0x176>
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800920c:	b29b      	uxth	r3, r3
 800920e:	2b00      	cmp	r3, #0
 8009210:	d016      	beq.n	8009240 <HAL_SPI_TransmitReceive+0x176>
 8009212:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009214:	2b01      	cmp	r3, #1
 8009216:	d113      	bne.n	8009240 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800921c:	881a      	ldrh	r2, [r3, #0]
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009228:	1c9a      	adds	r2, r3, #2
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009232:	b29b      	uxth	r3, r3
 8009234:	3b01      	subs	r3, #1
 8009236:	b29a      	uxth	r2, r3
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800923c:	2300      	movs	r3, #0
 800923e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	689b      	ldr	r3, [r3, #8]
 8009246:	f003 0301 	and.w	r3, r3, #1
 800924a:	2b01      	cmp	r3, #1
 800924c:	d119      	bne.n	8009282 <HAL_SPI_TransmitReceive+0x1b8>
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009252:	b29b      	uxth	r3, r3
 8009254:	2b00      	cmp	r3, #0
 8009256:	d014      	beq.n	8009282 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	68da      	ldr	r2, [r3, #12]
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009262:	b292      	uxth	r2, r2
 8009264:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800926a:	1c9a      	adds	r2, r3, #2
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009274:	b29b      	uxth	r3, r3
 8009276:	3b01      	subs	r3, #1
 8009278:	b29a      	uxth	r2, r3
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800927e:	2301      	movs	r3, #1
 8009280:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009282:	f7fd fccb 	bl	8006c1c <HAL_GetTick>
 8009286:	4602      	mov	r2, r0
 8009288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800928a:	1ad3      	subs	r3, r2, r3
 800928c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800928e:	429a      	cmp	r2, r3
 8009290:	d807      	bhi.n	80092a2 <HAL_SPI_TransmitReceive+0x1d8>
 8009292:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009294:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009298:	d003      	beq.n	80092a2 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800929a:	2303      	movs	r3, #3
 800929c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80092a0:	e0a7      	b.n	80093f2 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80092a6:	b29b      	uxth	r3, r3
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d1a6      	bne.n	80091fa <HAL_SPI_TransmitReceive+0x130>
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80092b0:	b29b      	uxth	r3, r3
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d1a1      	bne.n	80091fa <HAL_SPI_TransmitReceive+0x130>
 80092b6:	e07c      	b.n	80093b2 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	685b      	ldr	r3, [r3, #4]
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d002      	beq.n	80092c6 <HAL_SPI_TransmitReceive+0x1fc>
 80092c0:	8b7b      	ldrh	r3, [r7, #26]
 80092c2:	2b01      	cmp	r3, #1
 80092c4:	d16b      	bne.n	800939e <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	330c      	adds	r3, #12
 80092d0:	7812      	ldrb	r2, [r2, #0]
 80092d2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092d8:	1c5a      	adds	r2, r3, #1
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80092e2:	b29b      	uxth	r3, r3
 80092e4:	3b01      	subs	r3, #1
 80092e6:	b29a      	uxth	r2, r3
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80092ec:	e057      	b.n	800939e <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	689b      	ldr	r3, [r3, #8]
 80092f4:	f003 0302 	and.w	r3, r3, #2
 80092f8:	2b02      	cmp	r3, #2
 80092fa:	d11c      	bne.n	8009336 <HAL_SPI_TransmitReceive+0x26c>
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009300:	b29b      	uxth	r3, r3
 8009302:	2b00      	cmp	r3, #0
 8009304:	d017      	beq.n	8009336 <HAL_SPI_TransmitReceive+0x26c>
 8009306:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009308:	2b01      	cmp	r3, #1
 800930a:	d114      	bne.n	8009336 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	330c      	adds	r3, #12
 8009316:	7812      	ldrb	r2, [r2, #0]
 8009318:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800931e:	1c5a      	adds	r2, r3, #1
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009328:	b29b      	uxth	r3, r3
 800932a:	3b01      	subs	r3, #1
 800932c:	b29a      	uxth	r2, r3
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009332:	2300      	movs	r3, #0
 8009334:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	689b      	ldr	r3, [r3, #8]
 800933c:	f003 0301 	and.w	r3, r3, #1
 8009340:	2b01      	cmp	r3, #1
 8009342:	d119      	bne.n	8009378 <HAL_SPI_TransmitReceive+0x2ae>
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009348:	b29b      	uxth	r3, r3
 800934a:	2b00      	cmp	r3, #0
 800934c:	d014      	beq.n	8009378 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	68da      	ldr	r2, [r3, #12]
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009358:	b2d2      	uxtb	r2, r2
 800935a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009360:	1c5a      	adds	r2, r3, #1
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800936a:	b29b      	uxth	r3, r3
 800936c:	3b01      	subs	r3, #1
 800936e:	b29a      	uxth	r2, r3
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009374:	2301      	movs	r3, #1
 8009376:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009378:	f7fd fc50 	bl	8006c1c <HAL_GetTick>
 800937c:	4602      	mov	r2, r0
 800937e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009380:	1ad3      	subs	r3, r2, r3
 8009382:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009384:	429a      	cmp	r2, r3
 8009386:	d803      	bhi.n	8009390 <HAL_SPI_TransmitReceive+0x2c6>
 8009388:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800938a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800938e:	d102      	bne.n	8009396 <HAL_SPI_TransmitReceive+0x2cc>
 8009390:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009392:	2b00      	cmp	r3, #0
 8009394:	d103      	bne.n	800939e <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8009396:	2303      	movs	r3, #3
 8009398:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800939c:	e029      	b.n	80093f2 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80093a2:	b29b      	uxth	r3, r3
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d1a2      	bne.n	80092ee <HAL_SPI_TransmitReceive+0x224>
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80093ac:	b29b      	uxth	r3, r3
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d19d      	bne.n	80092ee <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80093b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80093b4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80093b6:	68f8      	ldr	r0, [r7, #12]
 80093b8:	f000 f8b2 	bl	8009520 <SPI_EndRxTxTransaction>
 80093bc:	4603      	mov	r3, r0
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d006      	beq.n	80093d0 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80093c2:	2301      	movs	r3, #1
 80093c4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	2220      	movs	r2, #32
 80093cc:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80093ce:	e010      	b.n	80093f2 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	689b      	ldr	r3, [r3, #8]
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d10b      	bne.n	80093f0 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80093d8:	2300      	movs	r3, #0
 80093da:	617b      	str	r3, [r7, #20]
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	68db      	ldr	r3, [r3, #12]
 80093e2:	617b      	str	r3, [r7, #20]
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	689b      	ldr	r3, [r3, #8]
 80093ea:	617b      	str	r3, [r7, #20]
 80093ec:	697b      	ldr	r3, [r7, #20]
 80093ee:	e000      	b.n	80093f2 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80093f0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	2201      	movs	r2, #1
 80093f6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	2200      	movs	r2, #0
 80093fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8009402:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8009406:	4618      	mov	r0, r3
 8009408:	3730      	adds	r7, #48	; 0x30
 800940a:	46bd      	mov	sp, r7
 800940c:	bd80      	pop	{r7, pc}
	...

08009410 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009410:	b580      	push	{r7, lr}
 8009412:	b088      	sub	sp, #32
 8009414:	af00      	add	r7, sp, #0
 8009416:	60f8      	str	r0, [r7, #12]
 8009418:	60b9      	str	r1, [r7, #8]
 800941a:	603b      	str	r3, [r7, #0]
 800941c:	4613      	mov	r3, r2
 800941e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009420:	f7fd fbfc 	bl	8006c1c <HAL_GetTick>
 8009424:	4602      	mov	r2, r0
 8009426:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009428:	1a9b      	subs	r3, r3, r2
 800942a:	683a      	ldr	r2, [r7, #0]
 800942c:	4413      	add	r3, r2
 800942e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009430:	f7fd fbf4 	bl	8006c1c <HAL_GetTick>
 8009434:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009436:	4b39      	ldr	r3, [pc, #228]	; (800951c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	015b      	lsls	r3, r3, #5
 800943c:	0d1b      	lsrs	r3, r3, #20
 800943e:	69fa      	ldr	r2, [r7, #28]
 8009440:	fb02 f303 	mul.w	r3, r2, r3
 8009444:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009446:	e054      	b.n	80094f2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009448:	683b      	ldr	r3, [r7, #0]
 800944a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800944e:	d050      	beq.n	80094f2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009450:	f7fd fbe4 	bl	8006c1c <HAL_GetTick>
 8009454:	4602      	mov	r2, r0
 8009456:	69bb      	ldr	r3, [r7, #24]
 8009458:	1ad3      	subs	r3, r2, r3
 800945a:	69fa      	ldr	r2, [r7, #28]
 800945c:	429a      	cmp	r2, r3
 800945e:	d902      	bls.n	8009466 <SPI_WaitFlagStateUntilTimeout+0x56>
 8009460:	69fb      	ldr	r3, [r7, #28]
 8009462:	2b00      	cmp	r3, #0
 8009464:	d13d      	bne.n	80094e2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	685a      	ldr	r2, [r3, #4]
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009474:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	685b      	ldr	r3, [r3, #4]
 800947a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800947e:	d111      	bne.n	80094a4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	689b      	ldr	r3, [r3, #8]
 8009484:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009488:	d004      	beq.n	8009494 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	689b      	ldr	r3, [r3, #8]
 800948e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009492:	d107      	bne.n	80094a4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	681a      	ldr	r2, [r3, #0]
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80094a2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80094a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80094ac:	d10f      	bne.n	80094ce <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	681a      	ldr	r2, [r3, #0]
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80094bc:	601a      	str	r2, [r3, #0]
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	681a      	ldr	r2, [r3, #0]
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80094cc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	2201      	movs	r2, #1
 80094d2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	2200      	movs	r2, #0
 80094da:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80094de:	2303      	movs	r3, #3
 80094e0:	e017      	b.n	8009512 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80094e2:	697b      	ldr	r3, [r7, #20]
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d101      	bne.n	80094ec <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80094e8:	2300      	movs	r3, #0
 80094ea:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80094ec:	697b      	ldr	r3, [r7, #20]
 80094ee:	3b01      	subs	r3, #1
 80094f0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	689a      	ldr	r2, [r3, #8]
 80094f8:	68bb      	ldr	r3, [r7, #8]
 80094fa:	4013      	ands	r3, r2
 80094fc:	68ba      	ldr	r2, [r7, #8]
 80094fe:	429a      	cmp	r2, r3
 8009500:	bf0c      	ite	eq
 8009502:	2301      	moveq	r3, #1
 8009504:	2300      	movne	r3, #0
 8009506:	b2db      	uxtb	r3, r3
 8009508:	461a      	mov	r2, r3
 800950a:	79fb      	ldrb	r3, [r7, #7]
 800950c:	429a      	cmp	r2, r3
 800950e:	d19b      	bne.n	8009448 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009510:	2300      	movs	r3, #0
}
 8009512:	4618      	mov	r0, r3
 8009514:	3720      	adds	r7, #32
 8009516:	46bd      	mov	sp, r7
 8009518:	bd80      	pop	{r7, pc}
 800951a:	bf00      	nop
 800951c:	20000004 	.word	0x20000004

08009520 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009520:	b580      	push	{r7, lr}
 8009522:	b088      	sub	sp, #32
 8009524:	af02      	add	r7, sp, #8
 8009526:	60f8      	str	r0, [r7, #12]
 8009528:	60b9      	str	r1, [r7, #8]
 800952a:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800952c:	4b1b      	ldr	r3, [pc, #108]	; (800959c <SPI_EndRxTxTransaction+0x7c>)
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	4a1b      	ldr	r2, [pc, #108]	; (80095a0 <SPI_EndRxTxTransaction+0x80>)
 8009532:	fba2 2303 	umull	r2, r3, r2, r3
 8009536:	0d5b      	lsrs	r3, r3, #21
 8009538:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800953c:	fb02 f303 	mul.w	r3, r2, r3
 8009540:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	685b      	ldr	r3, [r3, #4]
 8009546:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800954a:	d112      	bne.n	8009572 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	9300      	str	r3, [sp, #0]
 8009550:	68bb      	ldr	r3, [r7, #8]
 8009552:	2200      	movs	r2, #0
 8009554:	2180      	movs	r1, #128	; 0x80
 8009556:	68f8      	ldr	r0, [r7, #12]
 8009558:	f7ff ff5a 	bl	8009410 <SPI_WaitFlagStateUntilTimeout>
 800955c:	4603      	mov	r3, r0
 800955e:	2b00      	cmp	r3, #0
 8009560:	d016      	beq.n	8009590 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009566:	f043 0220 	orr.w	r2, r3, #32
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800956e:	2303      	movs	r3, #3
 8009570:	e00f      	b.n	8009592 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8009572:	697b      	ldr	r3, [r7, #20]
 8009574:	2b00      	cmp	r3, #0
 8009576:	d00a      	beq.n	800958e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8009578:	697b      	ldr	r3, [r7, #20]
 800957a:	3b01      	subs	r3, #1
 800957c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	689b      	ldr	r3, [r3, #8]
 8009584:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009588:	2b80      	cmp	r3, #128	; 0x80
 800958a:	d0f2      	beq.n	8009572 <SPI_EndRxTxTransaction+0x52>
 800958c:	e000      	b.n	8009590 <SPI_EndRxTxTransaction+0x70>
        break;
 800958e:	bf00      	nop
  }

  return HAL_OK;
 8009590:	2300      	movs	r3, #0
}
 8009592:	4618      	mov	r0, r3
 8009594:	3718      	adds	r7, #24
 8009596:	46bd      	mov	sp, r7
 8009598:	bd80      	pop	{r7, pc}
 800959a:	bf00      	nop
 800959c:	20000004 	.word	0x20000004
 80095a0:	165e9f81 	.word	0x165e9f81

080095a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80095a4:	b580      	push	{r7, lr}
 80095a6:	b082      	sub	sp, #8
 80095a8:	af00      	add	r7, sp, #0
 80095aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d101      	bne.n	80095b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80095b2:	2301      	movs	r3, #1
 80095b4:	e041      	b.n	800963a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80095bc:	b2db      	uxtb	r3, r3
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d106      	bne.n	80095d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	2200      	movs	r2, #0
 80095c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80095ca:	6878      	ldr	r0, [r7, #4]
 80095cc:	f7f8 f83e 	bl	800164c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	2202      	movs	r2, #2
 80095d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	681a      	ldr	r2, [r3, #0]
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	3304      	adds	r3, #4
 80095e0:	4619      	mov	r1, r3
 80095e2:	4610      	mov	r0, r2
 80095e4:	f000 fac0 	bl	8009b68 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	2201      	movs	r2, #1
 80095ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	2201      	movs	r2, #1
 80095f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	2201      	movs	r2, #1
 80095fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	2201      	movs	r2, #1
 8009604:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	2201      	movs	r2, #1
 800960c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	2201      	movs	r2, #1
 8009614:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	2201      	movs	r2, #1
 800961c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	2201      	movs	r2, #1
 8009624:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	2201      	movs	r2, #1
 800962c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	2201      	movs	r2, #1
 8009634:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009638:	2300      	movs	r3, #0
}
 800963a:	4618      	mov	r0, r3
 800963c:	3708      	adds	r7, #8
 800963e:	46bd      	mov	sp, r7
 8009640:	bd80      	pop	{r7, pc}
	...

08009644 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009644:	b480      	push	{r7}
 8009646:	b085      	sub	sp, #20
 8009648:	af00      	add	r7, sp, #0
 800964a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009652:	b2db      	uxtb	r3, r3
 8009654:	2b01      	cmp	r3, #1
 8009656:	d001      	beq.n	800965c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009658:	2301      	movs	r3, #1
 800965a:	e044      	b.n	80096e6 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	2202      	movs	r2, #2
 8009660:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	68da      	ldr	r2, [r3, #12]
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	f042 0201 	orr.w	r2, r2, #1
 8009672:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	4a1e      	ldr	r2, [pc, #120]	; (80096f4 <HAL_TIM_Base_Start_IT+0xb0>)
 800967a:	4293      	cmp	r3, r2
 800967c:	d018      	beq.n	80096b0 <HAL_TIM_Base_Start_IT+0x6c>
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009686:	d013      	beq.n	80096b0 <HAL_TIM_Base_Start_IT+0x6c>
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	4a1a      	ldr	r2, [pc, #104]	; (80096f8 <HAL_TIM_Base_Start_IT+0xb4>)
 800968e:	4293      	cmp	r3, r2
 8009690:	d00e      	beq.n	80096b0 <HAL_TIM_Base_Start_IT+0x6c>
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	4a19      	ldr	r2, [pc, #100]	; (80096fc <HAL_TIM_Base_Start_IT+0xb8>)
 8009698:	4293      	cmp	r3, r2
 800969a:	d009      	beq.n	80096b0 <HAL_TIM_Base_Start_IT+0x6c>
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	4a17      	ldr	r2, [pc, #92]	; (8009700 <HAL_TIM_Base_Start_IT+0xbc>)
 80096a2:	4293      	cmp	r3, r2
 80096a4:	d004      	beq.n	80096b0 <HAL_TIM_Base_Start_IT+0x6c>
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	4a16      	ldr	r2, [pc, #88]	; (8009704 <HAL_TIM_Base_Start_IT+0xc0>)
 80096ac:	4293      	cmp	r3, r2
 80096ae:	d111      	bne.n	80096d4 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	689b      	ldr	r3, [r3, #8]
 80096b6:	f003 0307 	and.w	r3, r3, #7
 80096ba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	2b06      	cmp	r3, #6
 80096c0:	d010      	beq.n	80096e4 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	681a      	ldr	r2, [r3, #0]
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	f042 0201 	orr.w	r2, r2, #1
 80096d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80096d2:	e007      	b.n	80096e4 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	681a      	ldr	r2, [r3, #0]
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	f042 0201 	orr.w	r2, r2, #1
 80096e2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80096e4:	2300      	movs	r3, #0
}
 80096e6:	4618      	mov	r0, r3
 80096e8:	3714      	adds	r7, #20
 80096ea:	46bd      	mov	sp, r7
 80096ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f0:	4770      	bx	lr
 80096f2:	bf00      	nop
 80096f4:	40010000 	.word	0x40010000
 80096f8:	40000400 	.word	0x40000400
 80096fc:	40000800 	.word	0x40000800
 8009700:	40000c00 	.word	0x40000c00
 8009704:	40014000 	.word	0x40014000

08009708 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8009708:	b480      	push	{r7}
 800970a:	b083      	sub	sp, #12
 800970c:	af00      	add	r7, sp, #0
 800970e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	68da      	ldr	r2, [r3, #12]
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	f022 0201 	bic.w	r2, r2, #1
 800971e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	6a1a      	ldr	r2, [r3, #32]
 8009726:	f241 1311 	movw	r3, #4369	; 0x1111
 800972a:	4013      	ands	r3, r2
 800972c:	2b00      	cmp	r3, #0
 800972e:	d10f      	bne.n	8009750 <HAL_TIM_Base_Stop_IT+0x48>
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	6a1a      	ldr	r2, [r3, #32]
 8009736:	f240 4344 	movw	r3, #1092	; 0x444
 800973a:	4013      	ands	r3, r2
 800973c:	2b00      	cmp	r3, #0
 800973e:	d107      	bne.n	8009750 <HAL_TIM_Base_Stop_IT+0x48>
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	681a      	ldr	r2, [r3, #0]
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	f022 0201 	bic.w	r2, r2, #1
 800974e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	2201      	movs	r2, #1
 8009754:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8009758:	2300      	movs	r3, #0
}
 800975a:	4618      	mov	r0, r3
 800975c:	370c      	adds	r7, #12
 800975e:	46bd      	mov	sp, r7
 8009760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009764:	4770      	bx	lr

08009766 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009766:	b580      	push	{r7, lr}
 8009768:	b082      	sub	sp, #8
 800976a:	af00      	add	r7, sp, #0
 800976c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	691b      	ldr	r3, [r3, #16]
 8009774:	f003 0302 	and.w	r3, r3, #2
 8009778:	2b02      	cmp	r3, #2
 800977a:	d122      	bne.n	80097c2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	68db      	ldr	r3, [r3, #12]
 8009782:	f003 0302 	and.w	r3, r3, #2
 8009786:	2b02      	cmp	r3, #2
 8009788:	d11b      	bne.n	80097c2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	f06f 0202 	mvn.w	r2, #2
 8009792:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	2201      	movs	r2, #1
 8009798:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	699b      	ldr	r3, [r3, #24]
 80097a0:	f003 0303 	and.w	r3, r3, #3
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d003      	beq.n	80097b0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80097a8:	6878      	ldr	r0, [r7, #4]
 80097aa:	f000 f9bf 	bl	8009b2c <HAL_TIM_IC_CaptureCallback>
 80097ae:	e005      	b.n	80097bc <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80097b0:	6878      	ldr	r0, [r7, #4]
 80097b2:	f000 f9b1 	bl	8009b18 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80097b6:	6878      	ldr	r0, [r7, #4]
 80097b8:	f000 f9c2 	bl	8009b40 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	2200      	movs	r2, #0
 80097c0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	691b      	ldr	r3, [r3, #16]
 80097c8:	f003 0304 	and.w	r3, r3, #4
 80097cc:	2b04      	cmp	r3, #4
 80097ce:	d122      	bne.n	8009816 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	68db      	ldr	r3, [r3, #12]
 80097d6:	f003 0304 	and.w	r3, r3, #4
 80097da:	2b04      	cmp	r3, #4
 80097dc:	d11b      	bne.n	8009816 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	f06f 0204 	mvn.w	r2, #4
 80097e6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	2202      	movs	r2, #2
 80097ec:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	699b      	ldr	r3, [r3, #24]
 80097f4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d003      	beq.n	8009804 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80097fc:	6878      	ldr	r0, [r7, #4]
 80097fe:	f000 f995 	bl	8009b2c <HAL_TIM_IC_CaptureCallback>
 8009802:	e005      	b.n	8009810 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009804:	6878      	ldr	r0, [r7, #4]
 8009806:	f000 f987 	bl	8009b18 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800980a:	6878      	ldr	r0, [r7, #4]
 800980c:	f000 f998 	bl	8009b40 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	2200      	movs	r2, #0
 8009814:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	691b      	ldr	r3, [r3, #16]
 800981c:	f003 0308 	and.w	r3, r3, #8
 8009820:	2b08      	cmp	r3, #8
 8009822:	d122      	bne.n	800986a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	68db      	ldr	r3, [r3, #12]
 800982a:	f003 0308 	and.w	r3, r3, #8
 800982e:	2b08      	cmp	r3, #8
 8009830:	d11b      	bne.n	800986a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	f06f 0208 	mvn.w	r2, #8
 800983a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	2204      	movs	r2, #4
 8009840:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	69db      	ldr	r3, [r3, #28]
 8009848:	f003 0303 	and.w	r3, r3, #3
 800984c:	2b00      	cmp	r3, #0
 800984e:	d003      	beq.n	8009858 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009850:	6878      	ldr	r0, [r7, #4]
 8009852:	f000 f96b 	bl	8009b2c <HAL_TIM_IC_CaptureCallback>
 8009856:	e005      	b.n	8009864 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009858:	6878      	ldr	r0, [r7, #4]
 800985a:	f000 f95d 	bl	8009b18 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800985e:	6878      	ldr	r0, [r7, #4]
 8009860:	f000 f96e 	bl	8009b40 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	2200      	movs	r2, #0
 8009868:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	691b      	ldr	r3, [r3, #16]
 8009870:	f003 0310 	and.w	r3, r3, #16
 8009874:	2b10      	cmp	r3, #16
 8009876:	d122      	bne.n	80098be <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	68db      	ldr	r3, [r3, #12]
 800987e:	f003 0310 	and.w	r3, r3, #16
 8009882:	2b10      	cmp	r3, #16
 8009884:	d11b      	bne.n	80098be <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	f06f 0210 	mvn.w	r2, #16
 800988e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	2208      	movs	r2, #8
 8009894:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	69db      	ldr	r3, [r3, #28]
 800989c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d003      	beq.n	80098ac <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80098a4:	6878      	ldr	r0, [r7, #4]
 80098a6:	f000 f941 	bl	8009b2c <HAL_TIM_IC_CaptureCallback>
 80098aa:	e005      	b.n	80098b8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80098ac:	6878      	ldr	r0, [r7, #4]
 80098ae:	f000 f933 	bl	8009b18 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80098b2:	6878      	ldr	r0, [r7, #4]
 80098b4:	f000 f944 	bl	8009b40 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	2200      	movs	r2, #0
 80098bc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	691b      	ldr	r3, [r3, #16]
 80098c4:	f003 0301 	and.w	r3, r3, #1
 80098c8:	2b01      	cmp	r3, #1
 80098ca:	d10e      	bne.n	80098ea <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	68db      	ldr	r3, [r3, #12]
 80098d2:	f003 0301 	and.w	r3, r3, #1
 80098d6:	2b01      	cmp	r3, #1
 80098d8:	d107      	bne.n	80098ea <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	f06f 0201 	mvn.w	r2, #1
 80098e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80098e4:	6878      	ldr	r0, [r7, #4]
 80098e6:	f000 f90d 	bl	8009b04 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	691b      	ldr	r3, [r3, #16]
 80098f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80098f4:	2b80      	cmp	r3, #128	; 0x80
 80098f6:	d10e      	bne.n	8009916 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	68db      	ldr	r3, [r3, #12]
 80098fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009902:	2b80      	cmp	r3, #128	; 0x80
 8009904:	d107      	bne.n	8009916 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800990e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009910:	6878      	ldr	r0, [r7, #4]
 8009912:	f000 fabb 	bl	8009e8c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	691b      	ldr	r3, [r3, #16]
 800991c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009920:	2b40      	cmp	r3, #64	; 0x40
 8009922:	d10e      	bne.n	8009942 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	68db      	ldr	r3, [r3, #12]
 800992a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800992e:	2b40      	cmp	r3, #64	; 0x40
 8009930:	d107      	bne.n	8009942 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800993a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800993c:	6878      	ldr	r0, [r7, #4]
 800993e:	f000 f909 	bl	8009b54 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	691b      	ldr	r3, [r3, #16]
 8009948:	f003 0320 	and.w	r3, r3, #32
 800994c:	2b20      	cmp	r3, #32
 800994e:	d10e      	bne.n	800996e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	68db      	ldr	r3, [r3, #12]
 8009956:	f003 0320 	and.w	r3, r3, #32
 800995a:	2b20      	cmp	r3, #32
 800995c:	d107      	bne.n	800996e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	f06f 0220 	mvn.w	r2, #32
 8009966:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009968:	6878      	ldr	r0, [r7, #4]
 800996a:	f000 fa85 	bl	8009e78 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800996e:	bf00      	nop
 8009970:	3708      	adds	r7, #8
 8009972:	46bd      	mov	sp, r7
 8009974:	bd80      	pop	{r7, pc}

08009976 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009976:	b580      	push	{r7, lr}
 8009978:	b084      	sub	sp, #16
 800997a:	af00      	add	r7, sp, #0
 800997c:	6078      	str	r0, [r7, #4]
 800997e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009980:	2300      	movs	r3, #0
 8009982:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800998a:	2b01      	cmp	r3, #1
 800998c:	d101      	bne.n	8009992 <HAL_TIM_ConfigClockSource+0x1c>
 800998e:	2302      	movs	r3, #2
 8009990:	e0b4      	b.n	8009afc <HAL_TIM_ConfigClockSource+0x186>
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	2201      	movs	r2, #1
 8009996:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	2202      	movs	r2, #2
 800999e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	689b      	ldr	r3, [r3, #8]
 80099a8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80099aa:	68bb      	ldr	r3, [r7, #8]
 80099ac:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80099b0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80099b2:	68bb      	ldr	r3, [r7, #8]
 80099b4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80099b8:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	68ba      	ldr	r2, [r7, #8]
 80099c0:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80099c2:	683b      	ldr	r3, [r7, #0]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80099ca:	d03e      	beq.n	8009a4a <HAL_TIM_ConfigClockSource+0xd4>
 80099cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80099d0:	f200 8087 	bhi.w	8009ae2 <HAL_TIM_ConfigClockSource+0x16c>
 80099d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80099d8:	f000 8086 	beq.w	8009ae8 <HAL_TIM_ConfigClockSource+0x172>
 80099dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80099e0:	d87f      	bhi.n	8009ae2 <HAL_TIM_ConfigClockSource+0x16c>
 80099e2:	2b70      	cmp	r3, #112	; 0x70
 80099e4:	d01a      	beq.n	8009a1c <HAL_TIM_ConfigClockSource+0xa6>
 80099e6:	2b70      	cmp	r3, #112	; 0x70
 80099e8:	d87b      	bhi.n	8009ae2 <HAL_TIM_ConfigClockSource+0x16c>
 80099ea:	2b60      	cmp	r3, #96	; 0x60
 80099ec:	d050      	beq.n	8009a90 <HAL_TIM_ConfigClockSource+0x11a>
 80099ee:	2b60      	cmp	r3, #96	; 0x60
 80099f0:	d877      	bhi.n	8009ae2 <HAL_TIM_ConfigClockSource+0x16c>
 80099f2:	2b50      	cmp	r3, #80	; 0x50
 80099f4:	d03c      	beq.n	8009a70 <HAL_TIM_ConfigClockSource+0xfa>
 80099f6:	2b50      	cmp	r3, #80	; 0x50
 80099f8:	d873      	bhi.n	8009ae2 <HAL_TIM_ConfigClockSource+0x16c>
 80099fa:	2b40      	cmp	r3, #64	; 0x40
 80099fc:	d058      	beq.n	8009ab0 <HAL_TIM_ConfigClockSource+0x13a>
 80099fe:	2b40      	cmp	r3, #64	; 0x40
 8009a00:	d86f      	bhi.n	8009ae2 <HAL_TIM_ConfigClockSource+0x16c>
 8009a02:	2b30      	cmp	r3, #48	; 0x30
 8009a04:	d064      	beq.n	8009ad0 <HAL_TIM_ConfigClockSource+0x15a>
 8009a06:	2b30      	cmp	r3, #48	; 0x30
 8009a08:	d86b      	bhi.n	8009ae2 <HAL_TIM_ConfigClockSource+0x16c>
 8009a0a:	2b20      	cmp	r3, #32
 8009a0c:	d060      	beq.n	8009ad0 <HAL_TIM_ConfigClockSource+0x15a>
 8009a0e:	2b20      	cmp	r3, #32
 8009a10:	d867      	bhi.n	8009ae2 <HAL_TIM_ConfigClockSource+0x16c>
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d05c      	beq.n	8009ad0 <HAL_TIM_ConfigClockSource+0x15a>
 8009a16:	2b10      	cmp	r3, #16
 8009a18:	d05a      	beq.n	8009ad0 <HAL_TIM_ConfigClockSource+0x15a>
 8009a1a:	e062      	b.n	8009ae2 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	6818      	ldr	r0, [r3, #0]
 8009a20:	683b      	ldr	r3, [r7, #0]
 8009a22:	6899      	ldr	r1, [r3, #8]
 8009a24:	683b      	ldr	r3, [r7, #0]
 8009a26:	685a      	ldr	r2, [r3, #4]
 8009a28:	683b      	ldr	r3, [r7, #0]
 8009a2a:	68db      	ldr	r3, [r3, #12]
 8009a2c:	f000 f996 	bl	8009d5c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	689b      	ldr	r3, [r3, #8]
 8009a36:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009a38:	68bb      	ldr	r3, [r7, #8]
 8009a3a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009a3e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	68ba      	ldr	r2, [r7, #8]
 8009a46:	609a      	str	r2, [r3, #8]
      break;
 8009a48:	e04f      	b.n	8009aea <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	6818      	ldr	r0, [r3, #0]
 8009a4e:	683b      	ldr	r3, [r7, #0]
 8009a50:	6899      	ldr	r1, [r3, #8]
 8009a52:	683b      	ldr	r3, [r7, #0]
 8009a54:	685a      	ldr	r2, [r3, #4]
 8009a56:	683b      	ldr	r3, [r7, #0]
 8009a58:	68db      	ldr	r3, [r3, #12]
 8009a5a:	f000 f97f 	bl	8009d5c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	689a      	ldr	r2, [r3, #8]
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009a6c:	609a      	str	r2, [r3, #8]
      break;
 8009a6e:	e03c      	b.n	8009aea <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	6818      	ldr	r0, [r3, #0]
 8009a74:	683b      	ldr	r3, [r7, #0]
 8009a76:	6859      	ldr	r1, [r3, #4]
 8009a78:	683b      	ldr	r3, [r7, #0]
 8009a7a:	68db      	ldr	r3, [r3, #12]
 8009a7c:	461a      	mov	r2, r3
 8009a7e:	f000 f8f3 	bl	8009c68 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	2150      	movs	r1, #80	; 0x50
 8009a88:	4618      	mov	r0, r3
 8009a8a:	f000 f94c 	bl	8009d26 <TIM_ITRx_SetConfig>
      break;
 8009a8e:	e02c      	b.n	8009aea <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	6818      	ldr	r0, [r3, #0]
 8009a94:	683b      	ldr	r3, [r7, #0]
 8009a96:	6859      	ldr	r1, [r3, #4]
 8009a98:	683b      	ldr	r3, [r7, #0]
 8009a9a:	68db      	ldr	r3, [r3, #12]
 8009a9c:	461a      	mov	r2, r3
 8009a9e:	f000 f912 	bl	8009cc6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	2160      	movs	r1, #96	; 0x60
 8009aa8:	4618      	mov	r0, r3
 8009aaa:	f000 f93c 	bl	8009d26 <TIM_ITRx_SetConfig>
      break;
 8009aae:	e01c      	b.n	8009aea <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	6818      	ldr	r0, [r3, #0]
 8009ab4:	683b      	ldr	r3, [r7, #0]
 8009ab6:	6859      	ldr	r1, [r3, #4]
 8009ab8:	683b      	ldr	r3, [r7, #0]
 8009aba:	68db      	ldr	r3, [r3, #12]
 8009abc:	461a      	mov	r2, r3
 8009abe:	f000 f8d3 	bl	8009c68 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	2140      	movs	r1, #64	; 0x40
 8009ac8:	4618      	mov	r0, r3
 8009aca:	f000 f92c 	bl	8009d26 <TIM_ITRx_SetConfig>
      break;
 8009ace:	e00c      	b.n	8009aea <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	681a      	ldr	r2, [r3, #0]
 8009ad4:	683b      	ldr	r3, [r7, #0]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	4619      	mov	r1, r3
 8009ada:	4610      	mov	r0, r2
 8009adc:	f000 f923 	bl	8009d26 <TIM_ITRx_SetConfig>
      break;
 8009ae0:	e003      	b.n	8009aea <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009ae2:	2301      	movs	r3, #1
 8009ae4:	73fb      	strb	r3, [r7, #15]
      break;
 8009ae6:	e000      	b.n	8009aea <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009ae8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	2201      	movs	r2, #1
 8009aee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	2200      	movs	r2, #0
 8009af6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009afa:	7bfb      	ldrb	r3, [r7, #15]
}
 8009afc:	4618      	mov	r0, r3
 8009afe:	3710      	adds	r7, #16
 8009b00:	46bd      	mov	sp, r7
 8009b02:	bd80      	pop	{r7, pc}

08009b04 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009b04:	b480      	push	{r7}
 8009b06:	b083      	sub	sp, #12
 8009b08:	af00      	add	r7, sp, #0
 8009b0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8009b0c:	bf00      	nop
 8009b0e:	370c      	adds	r7, #12
 8009b10:	46bd      	mov	sp, r7
 8009b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b16:	4770      	bx	lr

08009b18 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009b18:	b480      	push	{r7}
 8009b1a:	b083      	sub	sp, #12
 8009b1c:	af00      	add	r7, sp, #0
 8009b1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009b20:	bf00      	nop
 8009b22:	370c      	adds	r7, #12
 8009b24:	46bd      	mov	sp, r7
 8009b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b2a:	4770      	bx	lr

08009b2c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009b2c:	b480      	push	{r7}
 8009b2e:	b083      	sub	sp, #12
 8009b30:	af00      	add	r7, sp, #0
 8009b32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009b34:	bf00      	nop
 8009b36:	370c      	adds	r7, #12
 8009b38:	46bd      	mov	sp, r7
 8009b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b3e:	4770      	bx	lr

08009b40 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009b40:	b480      	push	{r7}
 8009b42:	b083      	sub	sp, #12
 8009b44:	af00      	add	r7, sp, #0
 8009b46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009b48:	bf00      	nop
 8009b4a:	370c      	adds	r7, #12
 8009b4c:	46bd      	mov	sp, r7
 8009b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b52:	4770      	bx	lr

08009b54 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009b54:	b480      	push	{r7}
 8009b56:	b083      	sub	sp, #12
 8009b58:	af00      	add	r7, sp, #0
 8009b5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009b5c:	bf00      	nop
 8009b5e:	370c      	adds	r7, #12
 8009b60:	46bd      	mov	sp, r7
 8009b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b66:	4770      	bx	lr

08009b68 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009b68:	b480      	push	{r7}
 8009b6a:	b085      	sub	sp, #20
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	6078      	str	r0, [r7, #4]
 8009b70:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	4a34      	ldr	r2, [pc, #208]	; (8009c4c <TIM_Base_SetConfig+0xe4>)
 8009b7c:	4293      	cmp	r3, r2
 8009b7e:	d00f      	beq.n	8009ba0 <TIM_Base_SetConfig+0x38>
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009b86:	d00b      	beq.n	8009ba0 <TIM_Base_SetConfig+0x38>
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	4a31      	ldr	r2, [pc, #196]	; (8009c50 <TIM_Base_SetConfig+0xe8>)
 8009b8c:	4293      	cmp	r3, r2
 8009b8e:	d007      	beq.n	8009ba0 <TIM_Base_SetConfig+0x38>
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	4a30      	ldr	r2, [pc, #192]	; (8009c54 <TIM_Base_SetConfig+0xec>)
 8009b94:	4293      	cmp	r3, r2
 8009b96:	d003      	beq.n	8009ba0 <TIM_Base_SetConfig+0x38>
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	4a2f      	ldr	r2, [pc, #188]	; (8009c58 <TIM_Base_SetConfig+0xf0>)
 8009b9c:	4293      	cmp	r3, r2
 8009b9e:	d108      	bne.n	8009bb2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009ba6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009ba8:	683b      	ldr	r3, [r7, #0]
 8009baa:	685b      	ldr	r3, [r3, #4]
 8009bac:	68fa      	ldr	r2, [r7, #12]
 8009bae:	4313      	orrs	r3, r2
 8009bb0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	4a25      	ldr	r2, [pc, #148]	; (8009c4c <TIM_Base_SetConfig+0xe4>)
 8009bb6:	4293      	cmp	r3, r2
 8009bb8:	d01b      	beq.n	8009bf2 <TIM_Base_SetConfig+0x8a>
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009bc0:	d017      	beq.n	8009bf2 <TIM_Base_SetConfig+0x8a>
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	4a22      	ldr	r2, [pc, #136]	; (8009c50 <TIM_Base_SetConfig+0xe8>)
 8009bc6:	4293      	cmp	r3, r2
 8009bc8:	d013      	beq.n	8009bf2 <TIM_Base_SetConfig+0x8a>
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	4a21      	ldr	r2, [pc, #132]	; (8009c54 <TIM_Base_SetConfig+0xec>)
 8009bce:	4293      	cmp	r3, r2
 8009bd0:	d00f      	beq.n	8009bf2 <TIM_Base_SetConfig+0x8a>
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	4a20      	ldr	r2, [pc, #128]	; (8009c58 <TIM_Base_SetConfig+0xf0>)
 8009bd6:	4293      	cmp	r3, r2
 8009bd8:	d00b      	beq.n	8009bf2 <TIM_Base_SetConfig+0x8a>
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	4a1f      	ldr	r2, [pc, #124]	; (8009c5c <TIM_Base_SetConfig+0xf4>)
 8009bde:	4293      	cmp	r3, r2
 8009be0:	d007      	beq.n	8009bf2 <TIM_Base_SetConfig+0x8a>
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	4a1e      	ldr	r2, [pc, #120]	; (8009c60 <TIM_Base_SetConfig+0xf8>)
 8009be6:	4293      	cmp	r3, r2
 8009be8:	d003      	beq.n	8009bf2 <TIM_Base_SetConfig+0x8a>
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	4a1d      	ldr	r2, [pc, #116]	; (8009c64 <TIM_Base_SetConfig+0xfc>)
 8009bee:	4293      	cmp	r3, r2
 8009bf0:	d108      	bne.n	8009c04 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009bf8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009bfa:	683b      	ldr	r3, [r7, #0]
 8009bfc:	68db      	ldr	r3, [r3, #12]
 8009bfe:	68fa      	ldr	r2, [r7, #12]
 8009c00:	4313      	orrs	r3, r2
 8009c02:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009c0a:	683b      	ldr	r3, [r7, #0]
 8009c0c:	695b      	ldr	r3, [r3, #20]
 8009c0e:	4313      	orrs	r3, r2
 8009c10:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	68fa      	ldr	r2, [r7, #12]
 8009c16:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009c18:	683b      	ldr	r3, [r7, #0]
 8009c1a:	689a      	ldr	r2, [r3, #8]
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009c20:	683b      	ldr	r3, [r7, #0]
 8009c22:	681a      	ldr	r2, [r3, #0]
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	4a08      	ldr	r2, [pc, #32]	; (8009c4c <TIM_Base_SetConfig+0xe4>)
 8009c2c:	4293      	cmp	r3, r2
 8009c2e:	d103      	bne.n	8009c38 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009c30:	683b      	ldr	r3, [r7, #0]
 8009c32:	691a      	ldr	r2, [r3, #16]
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	2201      	movs	r2, #1
 8009c3c:	615a      	str	r2, [r3, #20]
}
 8009c3e:	bf00      	nop
 8009c40:	3714      	adds	r7, #20
 8009c42:	46bd      	mov	sp, r7
 8009c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c48:	4770      	bx	lr
 8009c4a:	bf00      	nop
 8009c4c:	40010000 	.word	0x40010000
 8009c50:	40000400 	.word	0x40000400
 8009c54:	40000800 	.word	0x40000800
 8009c58:	40000c00 	.word	0x40000c00
 8009c5c:	40014000 	.word	0x40014000
 8009c60:	40014400 	.word	0x40014400
 8009c64:	40014800 	.word	0x40014800

08009c68 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009c68:	b480      	push	{r7}
 8009c6a:	b087      	sub	sp, #28
 8009c6c:	af00      	add	r7, sp, #0
 8009c6e:	60f8      	str	r0, [r7, #12]
 8009c70:	60b9      	str	r1, [r7, #8]
 8009c72:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	6a1b      	ldr	r3, [r3, #32]
 8009c78:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	6a1b      	ldr	r3, [r3, #32]
 8009c7e:	f023 0201 	bic.w	r2, r3, #1
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	699b      	ldr	r3, [r3, #24]
 8009c8a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009c8c:	693b      	ldr	r3, [r7, #16]
 8009c8e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009c92:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	011b      	lsls	r3, r3, #4
 8009c98:	693a      	ldr	r2, [r7, #16]
 8009c9a:	4313      	orrs	r3, r2
 8009c9c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009c9e:	697b      	ldr	r3, [r7, #20]
 8009ca0:	f023 030a 	bic.w	r3, r3, #10
 8009ca4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009ca6:	697a      	ldr	r2, [r7, #20]
 8009ca8:	68bb      	ldr	r3, [r7, #8]
 8009caa:	4313      	orrs	r3, r2
 8009cac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	693a      	ldr	r2, [r7, #16]
 8009cb2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	697a      	ldr	r2, [r7, #20]
 8009cb8:	621a      	str	r2, [r3, #32]
}
 8009cba:	bf00      	nop
 8009cbc:	371c      	adds	r7, #28
 8009cbe:	46bd      	mov	sp, r7
 8009cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc4:	4770      	bx	lr

08009cc6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009cc6:	b480      	push	{r7}
 8009cc8:	b087      	sub	sp, #28
 8009cca:	af00      	add	r7, sp, #0
 8009ccc:	60f8      	str	r0, [r7, #12]
 8009cce:	60b9      	str	r1, [r7, #8]
 8009cd0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	6a1b      	ldr	r3, [r3, #32]
 8009cd6:	f023 0210 	bic.w	r2, r3, #16
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	699b      	ldr	r3, [r3, #24]
 8009ce2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	6a1b      	ldr	r3, [r3, #32]
 8009ce8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009cea:	697b      	ldr	r3, [r7, #20]
 8009cec:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009cf0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	031b      	lsls	r3, r3, #12
 8009cf6:	697a      	ldr	r2, [r7, #20]
 8009cf8:	4313      	orrs	r3, r2
 8009cfa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009cfc:	693b      	ldr	r3, [r7, #16]
 8009cfe:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009d02:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009d04:	68bb      	ldr	r3, [r7, #8]
 8009d06:	011b      	lsls	r3, r3, #4
 8009d08:	693a      	ldr	r2, [r7, #16]
 8009d0a:	4313      	orrs	r3, r2
 8009d0c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	697a      	ldr	r2, [r7, #20]
 8009d12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	693a      	ldr	r2, [r7, #16]
 8009d18:	621a      	str	r2, [r3, #32]
}
 8009d1a:	bf00      	nop
 8009d1c:	371c      	adds	r7, #28
 8009d1e:	46bd      	mov	sp, r7
 8009d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d24:	4770      	bx	lr

08009d26 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009d26:	b480      	push	{r7}
 8009d28:	b085      	sub	sp, #20
 8009d2a:	af00      	add	r7, sp, #0
 8009d2c:	6078      	str	r0, [r7, #4]
 8009d2e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	689b      	ldr	r3, [r3, #8]
 8009d34:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009d3c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009d3e:	683a      	ldr	r2, [r7, #0]
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	4313      	orrs	r3, r2
 8009d44:	f043 0307 	orr.w	r3, r3, #7
 8009d48:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	68fa      	ldr	r2, [r7, #12]
 8009d4e:	609a      	str	r2, [r3, #8]
}
 8009d50:	bf00      	nop
 8009d52:	3714      	adds	r7, #20
 8009d54:	46bd      	mov	sp, r7
 8009d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d5a:	4770      	bx	lr

08009d5c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009d5c:	b480      	push	{r7}
 8009d5e:	b087      	sub	sp, #28
 8009d60:	af00      	add	r7, sp, #0
 8009d62:	60f8      	str	r0, [r7, #12]
 8009d64:	60b9      	str	r1, [r7, #8]
 8009d66:	607a      	str	r2, [r7, #4]
 8009d68:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	689b      	ldr	r3, [r3, #8]
 8009d6e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009d70:	697b      	ldr	r3, [r7, #20]
 8009d72:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009d76:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009d78:	683b      	ldr	r3, [r7, #0]
 8009d7a:	021a      	lsls	r2, r3, #8
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	431a      	orrs	r2, r3
 8009d80:	68bb      	ldr	r3, [r7, #8]
 8009d82:	4313      	orrs	r3, r2
 8009d84:	697a      	ldr	r2, [r7, #20]
 8009d86:	4313      	orrs	r3, r2
 8009d88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	697a      	ldr	r2, [r7, #20]
 8009d8e:	609a      	str	r2, [r3, #8]
}
 8009d90:	bf00      	nop
 8009d92:	371c      	adds	r7, #28
 8009d94:	46bd      	mov	sp, r7
 8009d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d9a:	4770      	bx	lr

08009d9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009d9c:	b480      	push	{r7}
 8009d9e:	b085      	sub	sp, #20
 8009da0:	af00      	add	r7, sp, #0
 8009da2:	6078      	str	r0, [r7, #4]
 8009da4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009dac:	2b01      	cmp	r3, #1
 8009dae:	d101      	bne.n	8009db4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009db0:	2302      	movs	r3, #2
 8009db2:	e050      	b.n	8009e56 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	2201      	movs	r2, #1
 8009db8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	2202      	movs	r2, #2
 8009dc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	685b      	ldr	r3, [r3, #4]
 8009dca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	689b      	ldr	r3, [r3, #8]
 8009dd2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009dda:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009ddc:	683b      	ldr	r3, [r7, #0]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	68fa      	ldr	r2, [r7, #12]
 8009de2:	4313      	orrs	r3, r2
 8009de4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	68fa      	ldr	r2, [r7, #12]
 8009dec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	4a1c      	ldr	r2, [pc, #112]	; (8009e64 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8009df4:	4293      	cmp	r3, r2
 8009df6:	d018      	beq.n	8009e2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009e00:	d013      	beq.n	8009e2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	4a18      	ldr	r2, [pc, #96]	; (8009e68 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8009e08:	4293      	cmp	r3, r2
 8009e0a:	d00e      	beq.n	8009e2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	4a16      	ldr	r2, [pc, #88]	; (8009e6c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8009e12:	4293      	cmp	r3, r2
 8009e14:	d009      	beq.n	8009e2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	4a15      	ldr	r2, [pc, #84]	; (8009e70 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8009e1c:	4293      	cmp	r3, r2
 8009e1e:	d004      	beq.n	8009e2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	4a13      	ldr	r2, [pc, #76]	; (8009e74 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8009e26:	4293      	cmp	r3, r2
 8009e28:	d10c      	bne.n	8009e44 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009e2a:	68bb      	ldr	r3, [r7, #8]
 8009e2c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009e30:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009e32:	683b      	ldr	r3, [r7, #0]
 8009e34:	685b      	ldr	r3, [r3, #4]
 8009e36:	68ba      	ldr	r2, [r7, #8]
 8009e38:	4313      	orrs	r3, r2
 8009e3a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	68ba      	ldr	r2, [r7, #8]
 8009e42:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	2201      	movs	r2, #1
 8009e48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	2200      	movs	r2, #0
 8009e50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009e54:	2300      	movs	r3, #0
}
 8009e56:	4618      	mov	r0, r3
 8009e58:	3714      	adds	r7, #20
 8009e5a:	46bd      	mov	sp, r7
 8009e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e60:	4770      	bx	lr
 8009e62:	bf00      	nop
 8009e64:	40010000 	.word	0x40010000
 8009e68:	40000400 	.word	0x40000400
 8009e6c:	40000800 	.word	0x40000800
 8009e70:	40000c00 	.word	0x40000c00
 8009e74:	40014000 	.word	0x40014000

08009e78 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009e78:	b480      	push	{r7}
 8009e7a:	b083      	sub	sp, #12
 8009e7c:	af00      	add	r7, sp, #0
 8009e7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009e80:	bf00      	nop
 8009e82:	370c      	adds	r7, #12
 8009e84:	46bd      	mov	sp, r7
 8009e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e8a:	4770      	bx	lr

08009e8c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009e8c:	b480      	push	{r7}
 8009e8e:	b083      	sub	sp, #12
 8009e90:	af00      	add	r7, sp, #0
 8009e92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009e94:	bf00      	nop
 8009e96:	370c      	adds	r7, #12
 8009e98:	46bd      	mov	sp, r7
 8009e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e9e:	4770      	bx	lr

08009ea0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009ea0:	b580      	push	{r7, lr}
 8009ea2:	b082      	sub	sp, #8
 8009ea4:	af00      	add	r7, sp, #0
 8009ea6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d101      	bne.n	8009eb2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009eae:	2301      	movs	r3, #1
 8009eb0:	e03f      	b.n	8009f32 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009eb8:	b2db      	uxtb	r3, r3
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d106      	bne.n	8009ecc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	2200      	movs	r2, #0
 8009ec2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009ec6:	6878      	ldr	r0, [r7, #4]
 8009ec8:	f7f7 fbe8 	bl	800169c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	2224      	movs	r2, #36	; 0x24
 8009ed0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	68da      	ldr	r2, [r3, #12]
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009ee2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009ee4:	6878      	ldr	r0, [r7, #4]
 8009ee6:	f000 f929 	bl	800a13c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	691a      	ldr	r2, [r3, #16]
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009ef8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	695a      	ldr	r2, [r3, #20]
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009f08:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	68da      	ldr	r2, [r3, #12]
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009f18:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	2200      	movs	r2, #0
 8009f1e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	2220      	movs	r2, #32
 8009f24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	2220      	movs	r2, #32
 8009f2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8009f30:	2300      	movs	r3, #0
}
 8009f32:	4618      	mov	r0, r3
 8009f34:	3708      	adds	r7, #8
 8009f36:	46bd      	mov	sp, r7
 8009f38:	bd80      	pop	{r7, pc}

08009f3a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009f3a:	b580      	push	{r7, lr}
 8009f3c:	b08a      	sub	sp, #40	; 0x28
 8009f3e:	af02      	add	r7, sp, #8
 8009f40:	60f8      	str	r0, [r7, #12]
 8009f42:	60b9      	str	r1, [r7, #8]
 8009f44:	603b      	str	r3, [r7, #0]
 8009f46:	4613      	mov	r3, r2
 8009f48:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009f4a:	2300      	movs	r3, #0
 8009f4c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009f54:	b2db      	uxtb	r3, r3
 8009f56:	2b20      	cmp	r3, #32
 8009f58:	d17c      	bne.n	800a054 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8009f5a:	68bb      	ldr	r3, [r7, #8]
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d002      	beq.n	8009f66 <HAL_UART_Transmit+0x2c>
 8009f60:	88fb      	ldrh	r3, [r7, #6]
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d101      	bne.n	8009f6a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8009f66:	2301      	movs	r3, #1
 8009f68:	e075      	b.n	800a056 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009f70:	2b01      	cmp	r3, #1
 8009f72:	d101      	bne.n	8009f78 <HAL_UART_Transmit+0x3e>
 8009f74:	2302      	movs	r3, #2
 8009f76:	e06e      	b.n	800a056 <HAL_UART_Transmit+0x11c>
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	2201      	movs	r2, #1
 8009f7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	2200      	movs	r2, #0
 8009f84:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	2221      	movs	r2, #33	; 0x21
 8009f8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009f8e:	f7fc fe45 	bl	8006c1c <HAL_GetTick>
 8009f92:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	88fa      	ldrh	r2, [r7, #6]
 8009f98:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	88fa      	ldrh	r2, [r7, #6]
 8009f9e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	689b      	ldr	r3, [r3, #8]
 8009fa4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009fa8:	d108      	bne.n	8009fbc <HAL_UART_Transmit+0x82>
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	691b      	ldr	r3, [r3, #16]
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d104      	bne.n	8009fbc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8009fb2:	2300      	movs	r3, #0
 8009fb4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009fb6:	68bb      	ldr	r3, [r7, #8]
 8009fb8:	61bb      	str	r3, [r7, #24]
 8009fba:	e003      	b.n	8009fc4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8009fbc:	68bb      	ldr	r3, [r7, #8]
 8009fbe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009fc0:	2300      	movs	r3, #0
 8009fc2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	2200      	movs	r2, #0
 8009fc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8009fcc:	e02a      	b.n	800a024 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009fce:	683b      	ldr	r3, [r7, #0]
 8009fd0:	9300      	str	r3, [sp, #0]
 8009fd2:	697b      	ldr	r3, [r7, #20]
 8009fd4:	2200      	movs	r2, #0
 8009fd6:	2180      	movs	r1, #128	; 0x80
 8009fd8:	68f8      	ldr	r0, [r7, #12]
 8009fda:	f000 f840 	bl	800a05e <UART_WaitOnFlagUntilTimeout>
 8009fde:	4603      	mov	r3, r0
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d001      	beq.n	8009fe8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8009fe4:	2303      	movs	r3, #3
 8009fe6:	e036      	b.n	800a056 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8009fe8:	69fb      	ldr	r3, [r7, #28]
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d10b      	bne.n	800a006 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009fee:	69bb      	ldr	r3, [r7, #24]
 8009ff0:	881b      	ldrh	r3, [r3, #0]
 8009ff2:	461a      	mov	r2, r3
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009ffc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009ffe:	69bb      	ldr	r3, [r7, #24]
 800a000:	3302      	adds	r3, #2
 800a002:	61bb      	str	r3, [r7, #24]
 800a004:	e007      	b.n	800a016 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800a006:	69fb      	ldr	r3, [r7, #28]
 800a008:	781a      	ldrb	r2, [r3, #0]
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800a010:	69fb      	ldr	r3, [r7, #28]
 800a012:	3301      	adds	r3, #1
 800a014:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a01a:	b29b      	uxth	r3, r3
 800a01c:	3b01      	subs	r3, #1
 800a01e:	b29a      	uxth	r2, r3
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a028:	b29b      	uxth	r3, r3
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d1cf      	bne.n	8009fce <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a02e:	683b      	ldr	r3, [r7, #0]
 800a030:	9300      	str	r3, [sp, #0]
 800a032:	697b      	ldr	r3, [r7, #20]
 800a034:	2200      	movs	r2, #0
 800a036:	2140      	movs	r1, #64	; 0x40
 800a038:	68f8      	ldr	r0, [r7, #12]
 800a03a:	f000 f810 	bl	800a05e <UART_WaitOnFlagUntilTimeout>
 800a03e:	4603      	mov	r3, r0
 800a040:	2b00      	cmp	r3, #0
 800a042:	d001      	beq.n	800a048 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800a044:	2303      	movs	r3, #3
 800a046:	e006      	b.n	800a056 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	2220      	movs	r2, #32
 800a04c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800a050:	2300      	movs	r3, #0
 800a052:	e000      	b.n	800a056 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800a054:	2302      	movs	r3, #2
  }
}
 800a056:	4618      	mov	r0, r3
 800a058:	3720      	adds	r7, #32
 800a05a:	46bd      	mov	sp, r7
 800a05c:	bd80      	pop	{r7, pc}

0800a05e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800a05e:	b580      	push	{r7, lr}
 800a060:	b090      	sub	sp, #64	; 0x40
 800a062:	af00      	add	r7, sp, #0
 800a064:	60f8      	str	r0, [r7, #12]
 800a066:	60b9      	str	r1, [r7, #8]
 800a068:	603b      	str	r3, [r7, #0]
 800a06a:	4613      	mov	r3, r2
 800a06c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a06e:	e050      	b.n	800a112 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a070:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a072:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a076:	d04c      	beq.n	800a112 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800a078:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d007      	beq.n	800a08e <UART_WaitOnFlagUntilTimeout+0x30>
 800a07e:	f7fc fdcd 	bl	8006c1c <HAL_GetTick>
 800a082:	4602      	mov	r2, r0
 800a084:	683b      	ldr	r3, [r7, #0]
 800a086:	1ad3      	subs	r3, r2, r3
 800a088:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a08a:	429a      	cmp	r2, r3
 800a08c:	d241      	bcs.n	800a112 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	330c      	adds	r3, #12
 800a094:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a096:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a098:	e853 3f00 	ldrex	r3, [r3]
 800a09c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a09e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0a0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a0a4:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	330c      	adds	r3, #12
 800a0ac:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a0ae:	637a      	str	r2, [r7, #52]	; 0x34
 800a0b0:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0b2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a0b4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a0b6:	e841 2300 	strex	r3, r2, [r1]
 800a0ba:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a0bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d1e5      	bne.n	800a08e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	3314      	adds	r3, #20
 800a0c8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0ca:	697b      	ldr	r3, [r7, #20]
 800a0cc:	e853 3f00 	ldrex	r3, [r3]
 800a0d0:	613b      	str	r3, [r7, #16]
   return(result);
 800a0d2:	693b      	ldr	r3, [r7, #16]
 800a0d4:	f023 0301 	bic.w	r3, r3, #1
 800a0d8:	63bb      	str	r3, [r7, #56]	; 0x38
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	3314      	adds	r3, #20
 800a0e0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a0e2:	623a      	str	r2, [r7, #32]
 800a0e4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0e6:	69f9      	ldr	r1, [r7, #28]
 800a0e8:	6a3a      	ldr	r2, [r7, #32]
 800a0ea:	e841 2300 	strex	r3, r2, [r1]
 800a0ee:	61bb      	str	r3, [r7, #24]
   return(result);
 800a0f0:	69bb      	ldr	r3, [r7, #24]
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d1e5      	bne.n	800a0c2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	2220      	movs	r2, #32
 800a0fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	2220      	movs	r2, #32
 800a102:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	2200      	movs	r2, #0
 800a10a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800a10e:	2303      	movs	r3, #3
 800a110:	e00f      	b.n	800a132 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	681a      	ldr	r2, [r3, #0]
 800a118:	68bb      	ldr	r3, [r7, #8]
 800a11a:	4013      	ands	r3, r2
 800a11c:	68ba      	ldr	r2, [r7, #8]
 800a11e:	429a      	cmp	r2, r3
 800a120:	bf0c      	ite	eq
 800a122:	2301      	moveq	r3, #1
 800a124:	2300      	movne	r3, #0
 800a126:	b2db      	uxtb	r3, r3
 800a128:	461a      	mov	r2, r3
 800a12a:	79fb      	ldrb	r3, [r7, #7]
 800a12c:	429a      	cmp	r2, r3
 800a12e:	d09f      	beq.n	800a070 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a130:	2300      	movs	r3, #0
}
 800a132:	4618      	mov	r0, r3
 800a134:	3740      	adds	r7, #64	; 0x40
 800a136:	46bd      	mov	sp, r7
 800a138:	bd80      	pop	{r7, pc}
	...

0800a13c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a13c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a140:	b0c0      	sub	sp, #256	; 0x100
 800a142:	af00      	add	r7, sp, #0
 800a144:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a148:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	691b      	ldr	r3, [r3, #16]
 800a150:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800a154:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a158:	68d9      	ldr	r1, [r3, #12]
 800a15a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a15e:	681a      	ldr	r2, [r3, #0]
 800a160:	ea40 0301 	orr.w	r3, r0, r1
 800a164:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a166:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a16a:	689a      	ldr	r2, [r3, #8]
 800a16c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a170:	691b      	ldr	r3, [r3, #16]
 800a172:	431a      	orrs	r2, r3
 800a174:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a178:	695b      	ldr	r3, [r3, #20]
 800a17a:	431a      	orrs	r2, r3
 800a17c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a180:	69db      	ldr	r3, [r3, #28]
 800a182:	4313      	orrs	r3, r2
 800a184:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a188:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	68db      	ldr	r3, [r3, #12]
 800a190:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800a194:	f021 010c 	bic.w	r1, r1, #12
 800a198:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a19c:	681a      	ldr	r2, [r3, #0]
 800a19e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a1a2:	430b      	orrs	r3, r1
 800a1a4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a1a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	695b      	ldr	r3, [r3, #20]
 800a1ae:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800a1b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a1b6:	6999      	ldr	r1, [r3, #24]
 800a1b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a1bc:	681a      	ldr	r2, [r3, #0]
 800a1be:	ea40 0301 	orr.w	r3, r0, r1
 800a1c2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a1c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a1c8:	681a      	ldr	r2, [r3, #0]
 800a1ca:	4b8f      	ldr	r3, [pc, #572]	; (800a408 <UART_SetConfig+0x2cc>)
 800a1cc:	429a      	cmp	r2, r3
 800a1ce:	d005      	beq.n	800a1dc <UART_SetConfig+0xa0>
 800a1d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a1d4:	681a      	ldr	r2, [r3, #0]
 800a1d6:	4b8d      	ldr	r3, [pc, #564]	; (800a40c <UART_SetConfig+0x2d0>)
 800a1d8:	429a      	cmp	r2, r3
 800a1da:	d104      	bne.n	800a1e6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a1dc:	f7fe fd9c 	bl	8008d18 <HAL_RCC_GetPCLK2Freq>
 800a1e0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800a1e4:	e003      	b.n	800a1ee <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a1e6:	f7fe fd83 	bl	8008cf0 <HAL_RCC_GetPCLK1Freq>
 800a1ea:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a1ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a1f2:	69db      	ldr	r3, [r3, #28]
 800a1f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a1f8:	f040 810c 	bne.w	800a414 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a1fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a200:	2200      	movs	r2, #0
 800a202:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800a206:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800a20a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800a20e:	4622      	mov	r2, r4
 800a210:	462b      	mov	r3, r5
 800a212:	1891      	adds	r1, r2, r2
 800a214:	65b9      	str	r1, [r7, #88]	; 0x58
 800a216:	415b      	adcs	r3, r3
 800a218:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a21a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800a21e:	4621      	mov	r1, r4
 800a220:	eb12 0801 	adds.w	r8, r2, r1
 800a224:	4629      	mov	r1, r5
 800a226:	eb43 0901 	adc.w	r9, r3, r1
 800a22a:	f04f 0200 	mov.w	r2, #0
 800a22e:	f04f 0300 	mov.w	r3, #0
 800a232:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a236:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a23a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a23e:	4690      	mov	r8, r2
 800a240:	4699      	mov	r9, r3
 800a242:	4623      	mov	r3, r4
 800a244:	eb18 0303 	adds.w	r3, r8, r3
 800a248:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800a24c:	462b      	mov	r3, r5
 800a24e:	eb49 0303 	adc.w	r3, r9, r3
 800a252:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800a256:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a25a:	685b      	ldr	r3, [r3, #4]
 800a25c:	2200      	movs	r2, #0
 800a25e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800a262:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800a266:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800a26a:	460b      	mov	r3, r1
 800a26c:	18db      	adds	r3, r3, r3
 800a26e:	653b      	str	r3, [r7, #80]	; 0x50
 800a270:	4613      	mov	r3, r2
 800a272:	eb42 0303 	adc.w	r3, r2, r3
 800a276:	657b      	str	r3, [r7, #84]	; 0x54
 800a278:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800a27c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800a280:	f7f6 f806 	bl	8000290 <__aeabi_uldivmod>
 800a284:	4602      	mov	r2, r0
 800a286:	460b      	mov	r3, r1
 800a288:	4b61      	ldr	r3, [pc, #388]	; (800a410 <UART_SetConfig+0x2d4>)
 800a28a:	fba3 2302 	umull	r2, r3, r3, r2
 800a28e:	095b      	lsrs	r3, r3, #5
 800a290:	011c      	lsls	r4, r3, #4
 800a292:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a296:	2200      	movs	r2, #0
 800a298:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a29c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800a2a0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800a2a4:	4642      	mov	r2, r8
 800a2a6:	464b      	mov	r3, r9
 800a2a8:	1891      	adds	r1, r2, r2
 800a2aa:	64b9      	str	r1, [r7, #72]	; 0x48
 800a2ac:	415b      	adcs	r3, r3
 800a2ae:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a2b0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800a2b4:	4641      	mov	r1, r8
 800a2b6:	eb12 0a01 	adds.w	sl, r2, r1
 800a2ba:	4649      	mov	r1, r9
 800a2bc:	eb43 0b01 	adc.w	fp, r3, r1
 800a2c0:	f04f 0200 	mov.w	r2, #0
 800a2c4:	f04f 0300 	mov.w	r3, #0
 800a2c8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a2cc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a2d0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a2d4:	4692      	mov	sl, r2
 800a2d6:	469b      	mov	fp, r3
 800a2d8:	4643      	mov	r3, r8
 800a2da:	eb1a 0303 	adds.w	r3, sl, r3
 800a2de:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a2e2:	464b      	mov	r3, r9
 800a2e4:	eb4b 0303 	adc.w	r3, fp, r3
 800a2e8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800a2ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a2f0:	685b      	ldr	r3, [r3, #4]
 800a2f2:	2200      	movs	r2, #0
 800a2f4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a2f8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800a2fc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800a300:	460b      	mov	r3, r1
 800a302:	18db      	adds	r3, r3, r3
 800a304:	643b      	str	r3, [r7, #64]	; 0x40
 800a306:	4613      	mov	r3, r2
 800a308:	eb42 0303 	adc.w	r3, r2, r3
 800a30c:	647b      	str	r3, [r7, #68]	; 0x44
 800a30e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800a312:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800a316:	f7f5 ffbb 	bl	8000290 <__aeabi_uldivmod>
 800a31a:	4602      	mov	r2, r0
 800a31c:	460b      	mov	r3, r1
 800a31e:	4611      	mov	r1, r2
 800a320:	4b3b      	ldr	r3, [pc, #236]	; (800a410 <UART_SetConfig+0x2d4>)
 800a322:	fba3 2301 	umull	r2, r3, r3, r1
 800a326:	095b      	lsrs	r3, r3, #5
 800a328:	2264      	movs	r2, #100	; 0x64
 800a32a:	fb02 f303 	mul.w	r3, r2, r3
 800a32e:	1acb      	subs	r3, r1, r3
 800a330:	00db      	lsls	r3, r3, #3
 800a332:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800a336:	4b36      	ldr	r3, [pc, #216]	; (800a410 <UART_SetConfig+0x2d4>)
 800a338:	fba3 2302 	umull	r2, r3, r3, r2
 800a33c:	095b      	lsrs	r3, r3, #5
 800a33e:	005b      	lsls	r3, r3, #1
 800a340:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a344:	441c      	add	r4, r3
 800a346:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a34a:	2200      	movs	r2, #0
 800a34c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a350:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800a354:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800a358:	4642      	mov	r2, r8
 800a35a:	464b      	mov	r3, r9
 800a35c:	1891      	adds	r1, r2, r2
 800a35e:	63b9      	str	r1, [r7, #56]	; 0x38
 800a360:	415b      	adcs	r3, r3
 800a362:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a364:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800a368:	4641      	mov	r1, r8
 800a36a:	1851      	adds	r1, r2, r1
 800a36c:	6339      	str	r1, [r7, #48]	; 0x30
 800a36e:	4649      	mov	r1, r9
 800a370:	414b      	adcs	r3, r1
 800a372:	637b      	str	r3, [r7, #52]	; 0x34
 800a374:	f04f 0200 	mov.w	r2, #0
 800a378:	f04f 0300 	mov.w	r3, #0
 800a37c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800a380:	4659      	mov	r1, fp
 800a382:	00cb      	lsls	r3, r1, #3
 800a384:	4651      	mov	r1, sl
 800a386:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a38a:	4651      	mov	r1, sl
 800a38c:	00ca      	lsls	r2, r1, #3
 800a38e:	4610      	mov	r0, r2
 800a390:	4619      	mov	r1, r3
 800a392:	4603      	mov	r3, r0
 800a394:	4642      	mov	r2, r8
 800a396:	189b      	adds	r3, r3, r2
 800a398:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a39c:	464b      	mov	r3, r9
 800a39e:	460a      	mov	r2, r1
 800a3a0:	eb42 0303 	adc.w	r3, r2, r3
 800a3a4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a3a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a3ac:	685b      	ldr	r3, [r3, #4]
 800a3ae:	2200      	movs	r2, #0
 800a3b0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800a3b4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800a3b8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800a3bc:	460b      	mov	r3, r1
 800a3be:	18db      	adds	r3, r3, r3
 800a3c0:	62bb      	str	r3, [r7, #40]	; 0x28
 800a3c2:	4613      	mov	r3, r2
 800a3c4:	eb42 0303 	adc.w	r3, r2, r3
 800a3c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a3ca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a3ce:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800a3d2:	f7f5 ff5d 	bl	8000290 <__aeabi_uldivmod>
 800a3d6:	4602      	mov	r2, r0
 800a3d8:	460b      	mov	r3, r1
 800a3da:	4b0d      	ldr	r3, [pc, #52]	; (800a410 <UART_SetConfig+0x2d4>)
 800a3dc:	fba3 1302 	umull	r1, r3, r3, r2
 800a3e0:	095b      	lsrs	r3, r3, #5
 800a3e2:	2164      	movs	r1, #100	; 0x64
 800a3e4:	fb01 f303 	mul.w	r3, r1, r3
 800a3e8:	1ad3      	subs	r3, r2, r3
 800a3ea:	00db      	lsls	r3, r3, #3
 800a3ec:	3332      	adds	r3, #50	; 0x32
 800a3ee:	4a08      	ldr	r2, [pc, #32]	; (800a410 <UART_SetConfig+0x2d4>)
 800a3f0:	fba2 2303 	umull	r2, r3, r2, r3
 800a3f4:	095b      	lsrs	r3, r3, #5
 800a3f6:	f003 0207 	and.w	r2, r3, #7
 800a3fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	4422      	add	r2, r4
 800a402:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a404:	e105      	b.n	800a612 <UART_SetConfig+0x4d6>
 800a406:	bf00      	nop
 800a408:	40011000 	.word	0x40011000
 800a40c:	40011400 	.word	0x40011400
 800a410:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a414:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a418:	2200      	movs	r2, #0
 800a41a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800a41e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a422:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800a426:	4642      	mov	r2, r8
 800a428:	464b      	mov	r3, r9
 800a42a:	1891      	adds	r1, r2, r2
 800a42c:	6239      	str	r1, [r7, #32]
 800a42e:	415b      	adcs	r3, r3
 800a430:	627b      	str	r3, [r7, #36]	; 0x24
 800a432:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a436:	4641      	mov	r1, r8
 800a438:	1854      	adds	r4, r2, r1
 800a43a:	4649      	mov	r1, r9
 800a43c:	eb43 0501 	adc.w	r5, r3, r1
 800a440:	f04f 0200 	mov.w	r2, #0
 800a444:	f04f 0300 	mov.w	r3, #0
 800a448:	00eb      	lsls	r3, r5, #3
 800a44a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a44e:	00e2      	lsls	r2, r4, #3
 800a450:	4614      	mov	r4, r2
 800a452:	461d      	mov	r5, r3
 800a454:	4643      	mov	r3, r8
 800a456:	18e3      	adds	r3, r4, r3
 800a458:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800a45c:	464b      	mov	r3, r9
 800a45e:	eb45 0303 	adc.w	r3, r5, r3
 800a462:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800a466:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a46a:	685b      	ldr	r3, [r3, #4]
 800a46c:	2200      	movs	r2, #0
 800a46e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800a472:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800a476:	f04f 0200 	mov.w	r2, #0
 800a47a:	f04f 0300 	mov.w	r3, #0
 800a47e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800a482:	4629      	mov	r1, r5
 800a484:	008b      	lsls	r3, r1, #2
 800a486:	4621      	mov	r1, r4
 800a488:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a48c:	4621      	mov	r1, r4
 800a48e:	008a      	lsls	r2, r1, #2
 800a490:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800a494:	f7f5 fefc 	bl	8000290 <__aeabi_uldivmod>
 800a498:	4602      	mov	r2, r0
 800a49a:	460b      	mov	r3, r1
 800a49c:	4b60      	ldr	r3, [pc, #384]	; (800a620 <UART_SetConfig+0x4e4>)
 800a49e:	fba3 2302 	umull	r2, r3, r3, r2
 800a4a2:	095b      	lsrs	r3, r3, #5
 800a4a4:	011c      	lsls	r4, r3, #4
 800a4a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a4aa:	2200      	movs	r2, #0
 800a4ac:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800a4b0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800a4b4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800a4b8:	4642      	mov	r2, r8
 800a4ba:	464b      	mov	r3, r9
 800a4bc:	1891      	adds	r1, r2, r2
 800a4be:	61b9      	str	r1, [r7, #24]
 800a4c0:	415b      	adcs	r3, r3
 800a4c2:	61fb      	str	r3, [r7, #28]
 800a4c4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a4c8:	4641      	mov	r1, r8
 800a4ca:	1851      	adds	r1, r2, r1
 800a4cc:	6139      	str	r1, [r7, #16]
 800a4ce:	4649      	mov	r1, r9
 800a4d0:	414b      	adcs	r3, r1
 800a4d2:	617b      	str	r3, [r7, #20]
 800a4d4:	f04f 0200 	mov.w	r2, #0
 800a4d8:	f04f 0300 	mov.w	r3, #0
 800a4dc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a4e0:	4659      	mov	r1, fp
 800a4e2:	00cb      	lsls	r3, r1, #3
 800a4e4:	4651      	mov	r1, sl
 800a4e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a4ea:	4651      	mov	r1, sl
 800a4ec:	00ca      	lsls	r2, r1, #3
 800a4ee:	4610      	mov	r0, r2
 800a4f0:	4619      	mov	r1, r3
 800a4f2:	4603      	mov	r3, r0
 800a4f4:	4642      	mov	r2, r8
 800a4f6:	189b      	adds	r3, r3, r2
 800a4f8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800a4fc:	464b      	mov	r3, r9
 800a4fe:	460a      	mov	r2, r1
 800a500:	eb42 0303 	adc.w	r3, r2, r3
 800a504:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800a508:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a50c:	685b      	ldr	r3, [r3, #4]
 800a50e:	2200      	movs	r2, #0
 800a510:	67bb      	str	r3, [r7, #120]	; 0x78
 800a512:	67fa      	str	r2, [r7, #124]	; 0x7c
 800a514:	f04f 0200 	mov.w	r2, #0
 800a518:	f04f 0300 	mov.w	r3, #0
 800a51c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800a520:	4649      	mov	r1, r9
 800a522:	008b      	lsls	r3, r1, #2
 800a524:	4641      	mov	r1, r8
 800a526:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a52a:	4641      	mov	r1, r8
 800a52c:	008a      	lsls	r2, r1, #2
 800a52e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800a532:	f7f5 fead 	bl	8000290 <__aeabi_uldivmod>
 800a536:	4602      	mov	r2, r0
 800a538:	460b      	mov	r3, r1
 800a53a:	4b39      	ldr	r3, [pc, #228]	; (800a620 <UART_SetConfig+0x4e4>)
 800a53c:	fba3 1302 	umull	r1, r3, r3, r2
 800a540:	095b      	lsrs	r3, r3, #5
 800a542:	2164      	movs	r1, #100	; 0x64
 800a544:	fb01 f303 	mul.w	r3, r1, r3
 800a548:	1ad3      	subs	r3, r2, r3
 800a54a:	011b      	lsls	r3, r3, #4
 800a54c:	3332      	adds	r3, #50	; 0x32
 800a54e:	4a34      	ldr	r2, [pc, #208]	; (800a620 <UART_SetConfig+0x4e4>)
 800a550:	fba2 2303 	umull	r2, r3, r2, r3
 800a554:	095b      	lsrs	r3, r3, #5
 800a556:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a55a:	441c      	add	r4, r3
 800a55c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a560:	2200      	movs	r2, #0
 800a562:	673b      	str	r3, [r7, #112]	; 0x70
 800a564:	677a      	str	r2, [r7, #116]	; 0x74
 800a566:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800a56a:	4642      	mov	r2, r8
 800a56c:	464b      	mov	r3, r9
 800a56e:	1891      	adds	r1, r2, r2
 800a570:	60b9      	str	r1, [r7, #8]
 800a572:	415b      	adcs	r3, r3
 800a574:	60fb      	str	r3, [r7, #12]
 800a576:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a57a:	4641      	mov	r1, r8
 800a57c:	1851      	adds	r1, r2, r1
 800a57e:	6039      	str	r1, [r7, #0]
 800a580:	4649      	mov	r1, r9
 800a582:	414b      	adcs	r3, r1
 800a584:	607b      	str	r3, [r7, #4]
 800a586:	f04f 0200 	mov.w	r2, #0
 800a58a:	f04f 0300 	mov.w	r3, #0
 800a58e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a592:	4659      	mov	r1, fp
 800a594:	00cb      	lsls	r3, r1, #3
 800a596:	4651      	mov	r1, sl
 800a598:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a59c:	4651      	mov	r1, sl
 800a59e:	00ca      	lsls	r2, r1, #3
 800a5a0:	4610      	mov	r0, r2
 800a5a2:	4619      	mov	r1, r3
 800a5a4:	4603      	mov	r3, r0
 800a5a6:	4642      	mov	r2, r8
 800a5a8:	189b      	adds	r3, r3, r2
 800a5aa:	66bb      	str	r3, [r7, #104]	; 0x68
 800a5ac:	464b      	mov	r3, r9
 800a5ae:	460a      	mov	r2, r1
 800a5b0:	eb42 0303 	adc.w	r3, r2, r3
 800a5b4:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a5b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a5ba:	685b      	ldr	r3, [r3, #4]
 800a5bc:	2200      	movs	r2, #0
 800a5be:	663b      	str	r3, [r7, #96]	; 0x60
 800a5c0:	667a      	str	r2, [r7, #100]	; 0x64
 800a5c2:	f04f 0200 	mov.w	r2, #0
 800a5c6:	f04f 0300 	mov.w	r3, #0
 800a5ca:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800a5ce:	4649      	mov	r1, r9
 800a5d0:	008b      	lsls	r3, r1, #2
 800a5d2:	4641      	mov	r1, r8
 800a5d4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a5d8:	4641      	mov	r1, r8
 800a5da:	008a      	lsls	r2, r1, #2
 800a5dc:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800a5e0:	f7f5 fe56 	bl	8000290 <__aeabi_uldivmod>
 800a5e4:	4602      	mov	r2, r0
 800a5e6:	460b      	mov	r3, r1
 800a5e8:	4b0d      	ldr	r3, [pc, #52]	; (800a620 <UART_SetConfig+0x4e4>)
 800a5ea:	fba3 1302 	umull	r1, r3, r3, r2
 800a5ee:	095b      	lsrs	r3, r3, #5
 800a5f0:	2164      	movs	r1, #100	; 0x64
 800a5f2:	fb01 f303 	mul.w	r3, r1, r3
 800a5f6:	1ad3      	subs	r3, r2, r3
 800a5f8:	011b      	lsls	r3, r3, #4
 800a5fa:	3332      	adds	r3, #50	; 0x32
 800a5fc:	4a08      	ldr	r2, [pc, #32]	; (800a620 <UART_SetConfig+0x4e4>)
 800a5fe:	fba2 2303 	umull	r2, r3, r2, r3
 800a602:	095b      	lsrs	r3, r3, #5
 800a604:	f003 020f 	and.w	r2, r3, #15
 800a608:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	4422      	add	r2, r4
 800a610:	609a      	str	r2, [r3, #8]
}
 800a612:	bf00      	nop
 800a614:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800a618:	46bd      	mov	sp, r7
 800a61a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a61e:	bf00      	nop
 800a620:	51eb851f 	.word	0x51eb851f

0800a624 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800a624:	b580      	push	{r7, lr}
 800a626:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800a628:	4904      	ldr	r1, [pc, #16]	; (800a63c <MX_FATFS_Init+0x18>)
 800a62a:	4805      	ldr	r0, [pc, #20]	; (800a640 <MX_FATFS_Init+0x1c>)
 800a62c:	f002 fede 	bl	800d3ec <FATFS_LinkDriver>
 800a630:	4603      	mov	r3, r0
 800a632:	461a      	mov	r2, r3
 800a634:	4b03      	ldr	r3, [pc, #12]	; (800a644 <MX_FATFS_Init+0x20>)
 800a636:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800a638:	bf00      	nop
 800a63a:	bd80      	pop	{r7, pc}
 800a63c:	20016e74 	.word	0x20016e74
 800a640:	200000e4 	.word	0x200000e4
 800a644:	20016e70 	.word	0x20016e70

0800a648 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800a648:	b480      	push	{r7}
 800a64a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800a64c:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800a64e:	4618      	mov	r0, r3
 800a650:	46bd      	mov	sp, r7
 800a652:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a656:	4770      	bx	lr

0800a658 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800a658:	b580      	push	{r7, lr}
 800a65a:	b082      	sub	sp, #8
 800a65c:	af00      	add	r7, sp, #0
 800a65e:	4603      	mov	r3, r0
 800a660:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return SD_disk_initialize (pdrv);
 800a662:	79fb      	ldrb	r3, [r7, #7]
 800a664:	4618      	mov	r0, r3
 800a666:	f7f6 f94b 	bl	8000900 <SD_disk_initialize>
 800a66a:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 800a66c:	4618      	mov	r0, r3
 800a66e:	3708      	adds	r7, #8
 800a670:	46bd      	mov	sp, r7
 800a672:	bd80      	pop	{r7, pc}

0800a674 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800a674:	b580      	push	{r7, lr}
 800a676:	b082      	sub	sp, #8
 800a678:	af00      	add	r7, sp, #0
 800a67a:	4603      	mov	r3, r0
 800a67c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return SD_disk_status (pdrv);
 800a67e:	79fb      	ldrb	r3, [r7, #7]
 800a680:	4618      	mov	r0, r3
 800a682:	f7f6 fa29 	bl	8000ad8 <SD_disk_status>
 800a686:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 800a688:	4618      	mov	r0, r3
 800a68a:	3708      	adds	r7, #8
 800a68c:	46bd      	mov	sp, r7
 800a68e:	bd80      	pop	{r7, pc}

0800a690 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800a690:	b580      	push	{r7, lr}
 800a692:	b084      	sub	sp, #16
 800a694:	af00      	add	r7, sp, #0
 800a696:	60b9      	str	r1, [r7, #8]
 800a698:	607a      	str	r2, [r7, #4]
 800a69a:	603b      	str	r3, [r7, #0]
 800a69c:	4603      	mov	r3, r0
 800a69e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return SD_disk_read (pdrv, buff, sector, count);
 800a6a0:	7bf8      	ldrb	r0, [r7, #15]
 800a6a2:	683b      	ldr	r3, [r7, #0]
 800a6a4:	687a      	ldr	r2, [r7, #4]
 800a6a6:	68b9      	ldr	r1, [r7, #8]
 800a6a8:	f7f6 fa2c 	bl	8000b04 <SD_disk_read>
 800a6ac:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800a6ae:	4618      	mov	r0, r3
 800a6b0:	3710      	adds	r7, #16
 800a6b2:	46bd      	mov	sp, r7
 800a6b4:	bd80      	pop	{r7, pc}

0800a6b6 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800a6b6:	b580      	push	{r7, lr}
 800a6b8:	b084      	sub	sp, #16
 800a6ba:	af00      	add	r7, sp, #0
 800a6bc:	60b9      	str	r1, [r7, #8]
 800a6be:	607a      	str	r2, [r7, #4]
 800a6c0:	603b      	str	r3, [r7, #0]
 800a6c2:	4603      	mov	r3, r0
 800a6c4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
	/* USER CODE HERE */
	return SD_disk_write (pdrv, buff, sector, count);
 800a6c6:	7bf8      	ldrb	r0, [r7, #15]
 800a6c8:	683b      	ldr	r3, [r7, #0]
 800a6ca:	687a      	ldr	r2, [r7, #4]
 800a6cc:	68b9      	ldr	r1, [r7, #8]
 800a6ce:	f7f6 fa83 	bl	8000bd8 <SD_disk_write>
 800a6d2:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 800a6d4:	4618      	mov	r0, r3
 800a6d6:	3710      	adds	r7, #16
 800a6d8:	46bd      	mov	sp, r7
 800a6da:	bd80      	pop	{r7, pc}

0800a6dc <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800a6dc:	b580      	push	{r7, lr}
 800a6de:	b082      	sub	sp, #8
 800a6e0:	af00      	add	r7, sp, #0
 800a6e2:	4603      	mov	r3, r0
 800a6e4:	603a      	str	r2, [r7, #0]
 800a6e6:	71fb      	strb	r3, [r7, #7]
 800a6e8:	460b      	mov	r3, r1
 800a6ea:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return SD_disk_ioctl (pdrv, cmd, buff);
 800a6ec:	79b9      	ldrb	r1, [r7, #6]
 800a6ee:	79fb      	ldrb	r3, [r7, #7]
 800a6f0:	683a      	ldr	r2, [r7, #0]
 800a6f2:	4618      	mov	r0, r3
 800a6f4:	f7f6 faf4 	bl	8000ce0 <SD_disk_ioctl>
 800a6f8:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 800a6fa:	4618      	mov	r0, r3
 800a6fc:	3708      	adds	r7, #8
 800a6fe:	46bd      	mov	sp, r7
 800a700:	bd80      	pop	{r7, pc}
	...

0800a704 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800a704:	b580      	push	{r7, lr}
 800a706:	b084      	sub	sp, #16
 800a708:	af00      	add	r7, sp, #0
 800a70a:	4603      	mov	r3, r0
 800a70c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800a70e:	79fb      	ldrb	r3, [r7, #7]
 800a710:	4a08      	ldr	r2, [pc, #32]	; (800a734 <disk_status+0x30>)
 800a712:	009b      	lsls	r3, r3, #2
 800a714:	4413      	add	r3, r2
 800a716:	685b      	ldr	r3, [r3, #4]
 800a718:	685b      	ldr	r3, [r3, #4]
 800a71a:	79fa      	ldrb	r2, [r7, #7]
 800a71c:	4905      	ldr	r1, [pc, #20]	; (800a734 <disk_status+0x30>)
 800a71e:	440a      	add	r2, r1
 800a720:	7a12      	ldrb	r2, [r2, #8]
 800a722:	4610      	mov	r0, r2
 800a724:	4798      	blx	r3
 800a726:	4603      	mov	r3, r0
 800a728:	73fb      	strb	r3, [r7, #15]
  return stat;
 800a72a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a72c:	4618      	mov	r0, r3
 800a72e:	3710      	adds	r7, #16
 800a730:	46bd      	mov	sp, r7
 800a732:	bd80      	pop	{r7, pc}
 800a734:	200170a0 	.word	0x200170a0

0800a738 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800a738:	b580      	push	{r7, lr}
 800a73a:	b084      	sub	sp, #16
 800a73c:	af00      	add	r7, sp, #0
 800a73e:	4603      	mov	r3, r0
 800a740:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800a742:	2300      	movs	r3, #0
 800a744:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800a746:	79fb      	ldrb	r3, [r7, #7]
 800a748:	4a0d      	ldr	r2, [pc, #52]	; (800a780 <disk_initialize+0x48>)
 800a74a:	5cd3      	ldrb	r3, [r2, r3]
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d111      	bne.n	800a774 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800a750:	79fb      	ldrb	r3, [r7, #7]
 800a752:	4a0b      	ldr	r2, [pc, #44]	; (800a780 <disk_initialize+0x48>)
 800a754:	2101      	movs	r1, #1
 800a756:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800a758:	79fb      	ldrb	r3, [r7, #7]
 800a75a:	4a09      	ldr	r2, [pc, #36]	; (800a780 <disk_initialize+0x48>)
 800a75c:	009b      	lsls	r3, r3, #2
 800a75e:	4413      	add	r3, r2
 800a760:	685b      	ldr	r3, [r3, #4]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	79fa      	ldrb	r2, [r7, #7]
 800a766:	4906      	ldr	r1, [pc, #24]	; (800a780 <disk_initialize+0x48>)
 800a768:	440a      	add	r2, r1
 800a76a:	7a12      	ldrb	r2, [r2, #8]
 800a76c:	4610      	mov	r0, r2
 800a76e:	4798      	blx	r3
 800a770:	4603      	mov	r3, r0
 800a772:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800a774:	7bfb      	ldrb	r3, [r7, #15]
}
 800a776:	4618      	mov	r0, r3
 800a778:	3710      	adds	r7, #16
 800a77a:	46bd      	mov	sp, r7
 800a77c:	bd80      	pop	{r7, pc}
 800a77e:	bf00      	nop
 800a780:	200170a0 	.word	0x200170a0

0800a784 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800a784:	b590      	push	{r4, r7, lr}
 800a786:	b087      	sub	sp, #28
 800a788:	af00      	add	r7, sp, #0
 800a78a:	60b9      	str	r1, [r7, #8]
 800a78c:	607a      	str	r2, [r7, #4]
 800a78e:	603b      	str	r3, [r7, #0]
 800a790:	4603      	mov	r3, r0
 800a792:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800a794:	7bfb      	ldrb	r3, [r7, #15]
 800a796:	4a0a      	ldr	r2, [pc, #40]	; (800a7c0 <disk_read+0x3c>)
 800a798:	009b      	lsls	r3, r3, #2
 800a79a:	4413      	add	r3, r2
 800a79c:	685b      	ldr	r3, [r3, #4]
 800a79e:	689c      	ldr	r4, [r3, #8]
 800a7a0:	7bfb      	ldrb	r3, [r7, #15]
 800a7a2:	4a07      	ldr	r2, [pc, #28]	; (800a7c0 <disk_read+0x3c>)
 800a7a4:	4413      	add	r3, r2
 800a7a6:	7a18      	ldrb	r0, [r3, #8]
 800a7a8:	683b      	ldr	r3, [r7, #0]
 800a7aa:	687a      	ldr	r2, [r7, #4]
 800a7ac:	68b9      	ldr	r1, [r7, #8]
 800a7ae:	47a0      	blx	r4
 800a7b0:	4603      	mov	r3, r0
 800a7b2:	75fb      	strb	r3, [r7, #23]
  return res;
 800a7b4:	7dfb      	ldrb	r3, [r7, #23]
}
 800a7b6:	4618      	mov	r0, r3
 800a7b8:	371c      	adds	r7, #28
 800a7ba:	46bd      	mov	sp, r7
 800a7bc:	bd90      	pop	{r4, r7, pc}
 800a7be:	bf00      	nop
 800a7c0:	200170a0 	.word	0x200170a0

0800a7c4 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800a7c4:	b590      	push	{r4, r7, lr}
 800a7c6:	b087      	sub	sp, #28
 800a7c8:	af00      	add	r7, sp, #0
 800a7ca:	60b9      	str	r1, [r7, #8]
 800a7cc:	607a      	str	r2, [r7, #4]
 800a7ce:	603b      	str	r3, [r7, #0]
 800a7d0:	4603      	mov	r3, r0
 800a7d2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800a7d4:	7bfb      	ldrb	r3, [r7, #15]
 800a7d6:	4a0a      	ldr	r2, [pc, #40]	; (800a800 <disk_write+0x3c>)
 800a7d8:	009b      	lsls	r3, r3, #2
 800a7da:	4413      	add	r3, r2
 800a7dc:	685b      	ldr	r3, [r3, #4]
 800a7de:	68dc      	ldr	r4, [r3, #12]
 800a7e0:	7bfb      	ldrb	r3, [r7, #15]
 800a7e2:	4a07      	ldr	r2, [pc, #28]	; (800a800 <disk_write+0x3c>)
 800a7e4:	4413      	add	r3, r2
 800a7e6:	7a18      	ldrb	r0, [r3, #8]
 800a7e8:	683b      	ldr	r3, [r7, #0]
 800a7ea:	687a      	ldr	r2, [r7, #4]
 800a7ec:	68b9      	ldr	r1, [r7, #8]
 800a7ee:	47a0      	blx	r4
 800a7f0:	4603      	mov	r3, r0
 800a7f2:	75fb      	strb	r3, [r7, #23]
  return res;
 800a7f4:	7dfb      	ldrb	r3, [r7, #23]
}
 800a7f6:	4618      	mov	r0, r3
 800a7f8:	371c      	adds	r7, #28
 800a7fa:	46bd      	mov	sp, r7
 800a7fc:	bd90      	pop	{r4, r7, pc}
 800a7fe:	bf00      	nop
 800a800:	200170a0 	.word	0x200170a0

0800a804 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800a804:	b580      	push	{r7, lr}
 800a806:	b084      	sub	sp, #16
 800a808:	af00      	add	r7, sp, #0
 800a80a:	4603      	mov	r3, r0
 800a80c:	603a      	str	r2, [r7, #0]
 800a80e:	71fb      	strb	r3, [r7, #7]
 800a810:	460b      	mov	r3, r1
 800a812:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800a814:	79fb      	ldrb	r3, [r7, #7]
 800a816:	4a09      	ldr	r2, [pc, #36]	; (800a83c <disk_ioctl+0x38>)
 800a818:	009b      	lsls	r3, r3, #2
 800a81a:	4413      	add	r3, r2
 800a81c:	685b      	ldr	r3, [r3, #4]
 800a81e:	691b      	ldr	r3, [r3, #16]
 800a820:	79fa      	ldrb	r2, [r7, #7]
 800a822:	4906      	ldr	r1, [pc, #24]	; (800a83c <disk_ioctl+0x38>)
 800a824:	440a      	add	r2, r1
 800a826:	7a10      	ldrb	r0, [r2, #8]
 800a828:	79b9      	ldrb	r1, [r7, #6]
 800a82a:	683a      	ldr	r2, [r7, #0]
 800a82c:	4798      	blx	r3
 800a82e:	4603      	mov	r3, r0
 800a830:	73fb      	strb	r3, [r7, #15]
  return res;
 800a832:	7bfb      	ldrb	r3, [r7, #15]
}
 800a834:	4618      	mov	r0, r3
 800a836:	3710      	adds	r7, #16
 800a838:	46bd      	mov	sp, r7
 800a83a:	bd80      	pop	{r7, pc}
 800a83c:	200170a0 	.word	0x200170a0

0800a840 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800a840:	b480      	push	{r7}
 800a842:	b085      	sub	sp, #20
 800a844:	af00      	add	r7, sp, #0
 800a846:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	3301      	adds	r3, #1
 800a84c:	781b      	ldrb	r3, [r3, #0]
 800a84e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800a850:	89fb      	ldrh	r3, [r7, #14]
 800a852:	021b      	lsls	r3, r3, #8
 800a854:	b21a      	sxth	r2, r3
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	781b      	ldrb	r3, [r3, #0]
 800a85a:	b21b      	sxth	r3, r3
 800a85c:	4313      	orrs	r3, r2
 800a85e:	b21b      	sxth	r3, r3
 800a860:	81fb      	strh	r3, [r7, #14]
	return rv;
 800a862:	89fb      	ldrh	r3, [r7, #14]
}
 800a864:	4618      	mov	r0, r3
 800a866:	3714      	adds	r7, #20
 800a868:	46bd      	mov	sp, r7
 800a86a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a86e:	4770      	bx	lr

0800a870 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800a870:	b480      	push	{r7}
 800a872:	b085      	sub	sp, #20
 800a874:	af00      	add	r7, sp, #0
 800a876:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	3303      	adds	r3, #3
 800a87c:	781b      	ldrb	r3, [r3, #0]
 800a87e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800a880:	68fb      	ldr	r3, [r7, #12]
 800a882:	021b      	lsls	r3, r3, #8
 800a884:	687a      	ldr	r2, [r7, #4]
 800a886:	3202      	adds	r2, #2
 800a888:	7812      	ldrb	r2, [r2, #0]
 800a88a:	4313      	orrs	r3, r2
 800a88c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	021b      	lsls	r3, r3, #8
 800a892:	687a      	ldr	r2, [r7, #4]
 800a894:	3201      	adds	r2, #1
 800a896:	7812      	ldrb	r2, [r2, #0]
 800a898:	4313      	orrs	r3, r2
 800a89a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	021b      	lsls	r3, r3, #8
 800a8a0:	687a      	ldr	r2, [r7, #4]
 800a8a2:	7812      	ldrb	r2, [r2, #0]
 800a8a4:	4313      	orrs	r3, r2
 800a8a6:	60fb      	str	r3, [r7, #12]
	return rv;
 800a8a8:	68fb      	ldr	r3, [r7, #12]
}
 800a8aa:	4618      	mov	r0, r3
 800a8ac:	3714      	adds	r7, #20
 800a8ae:	46bd      	mov	sp, r7
 800a8b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b4:	4770      	bx	lr

0800a8b6 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800a8b6:	b480      	push	{r7}
 800a8b8:	b083      	sub	sp, #12
 800a8ba:	af00      	add	r7, sp, #0
 800a8bc:	6078      	str	r0, [r7, #4]
 800a8be:	460b      	mov	r3, r1
 800a8c0:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	1c5a      	adds	r2, r3, #1
 800a8c6:	607a      	str	r2, [r7, #4]
 800a8c8:	887a      	ldrh	r2, [r7, #2]
 800a8ca:	b2d2      	uxtb	r2, r2
 800a8cc:	701a      	strb	r2, [r3, #0]
 800a8ce:	887b      	ldrh	r3, [r7, #2]
 800a8d0:	0a1b      	lsrs	r3, r3, #8
 800a8d2:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	1c5a      	adds	r2, r3, #1
 800a8d8:	607a      	str	r2, [r7, #4]
 800a8da:	887a      	ldrh	r2, [r7, #2]
 800a8dc:	b2d2      	uxtb	r2, r2
 800a8de:	701a      	strb	r2, [r3, #0]
}
 800a8e0:	bf00      	nop
 800a8e2:	370c      	adds	r7, #12
 800a8e4:	46bd      	mov	sp, r7
 800a8e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ea:	4770      	bx	lr

0800a8ec <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800a8ec:	b480      	push	{r7}
 800a8ee:	b083      	sub	sp, #12
 800a8f0:	af00      	add	r7, sp, #0
 800a8f2:	6078      	str	r0, [r7, #4]
 800a8f4:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	1c5a      	adds	r2, r3, #1
 800a8fa:	607a      	str	r2, [r7, #4]
 800a8fc:	683a      	ldr	r2, [r7, #0]
 800a8fe:	b2d2      	uxtb	r2, r2
 800a900:	701a      	strb	r2, [r3, #0]
 800a902:	683b      	ldr	r3, [r7, #0]
 800a904:	0a1b      	lsrs	r3, r3, #8
 800a906:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	1c5a      	adds	r2, r3, #1
 800a90c:	607a      	str	r2, [r7, #4]
 800a90e:	683a      	ldr	r2, [r7, #0]
 800a910:	b2d2      	uxtb	r2, r2
 800a912:	701a      	strb	r2, [r3, #0]
 800a914:	683b      	ldr	r3, [r7, #0]
 800a916:	0a1b      	lsrs	r3, r3, #8
 800a918:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	1c5a      	adds	r2, r3, #1
 800a91e:	607a      	str	r2, [r7, #4]
 800a920:	683a      	ldr	r2, [r7, #0]
 800a922:	b2d2      	uxtb	r2, r2
 800a924:	701a      	strb	r2, [r3, #0]
 800a926:	683b      	ldr	r3, [r7, #0]
 800a928:	0a1b      	lsrs	r3, r3, #8
 800a92a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	1c5a      	adds	r2, r3, #1
 800a930:	607a      	str	r2, [r7, #4]
 800a932:	683a      	ldr	r2, [r7, #0]
 800a934:	b2d2      	uxtb	r2, r2
 800a936:	701a      	strb	r2, [r3, #0]
}
 800a938:	bf00      	nop
 800a93a:	370c      	adds	r7, #12
 800a93c:	46bd      	mov	sp, r7
 800a93e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a942:	4770      	bx	lr

0800a944 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800a944:	b480      	push	{r7}
 800a946:	b087      	sub	sp, #28
 800a948:	af00      	add	r7, sp, #0
 800a94a:	60f8      	str	r0, [r7, #12]
 800a94c:	60b9      	str	r1, [r7, #8]
 800a94e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800a950:	68fb      	ldr	r3, [r7, #12]
 800a952:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800a954:	68bb      	ldr	r3, [r7, #8]
 800a956:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d00d      	beq.n	800a97a <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800a95e:	693a      	ldr	r2, [r7, #16]
 800a960:	1c53      	adds	r3, r2, #1
 800a962:	613b      	str	r3, [r7, #16]
 800a964:	697b      	ldr	r3, [r7, #20]
 800a966:	1c59      	adds	r1, r3, #1
 800a968:	6179      	str	r1, [r7, #20]
 800a96a:	7812      	ldrb	r2, [r2, #0]
 800a96c:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	3b01      	subs	r3, #1
 800a972:	607b      	str	r3, [r7, #4]
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	2b00      	cmp	r3, #0
 800a978:	d1f1      	bne.n	800a95e <mem_cpy+0x1a>
	}
}
 800a97a:	bf00      	nop
 800a97c:	371c      	adds	r7, #28
 800a97e:	46bd      	mov	sp, r7
 800a980:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a984:	4770      	bx	lr

0800a986 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800a986:	b480      	push	{r7}
 800a988:	b087      	sub	sp, #28
 800a98a:	af00      	add	r7, sp, #0
 800a98c:	60f8      	str	r0, [r7, #12]
 800a98e:	60b9      	str	r1, [r7, #8]
 800a990:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800a996:	697b      	ldr	r3, [r7, #20]
 800a998:	1c5a      	adds	r2, r3, #1
 800a99a:	617a      	str	r2, [r7, #20]
 800a99c:	68ba      	ldr	r2, [r7, #8]
 800a99e:	b2d2      	uxtb	r2, r2
 800a9a0:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	3b01      	subs	r3, #1
 800a9a6:	607b      	str	r3, [r7, #4]
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d1f3      	bne.n	800a996 <mem_set+0x10>
}
 800a9ae:	bf00      	nop
 800a9b0:	bf00      	nop
 800a9b2:	371c      	adds	r7, #28
 800a9b4:	46bd      	mov	sp, r7
 800a9b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ba:	4770      	bx	lr

0800a9bc <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800a9bc:	b480      	push	{r7}
 800a9be:	b089      	sub	sp, #36	; 0x24
 800a9c0:	af00      	add	r7, sp, #0
 800a9c2:	60f8      	str	r0, [r7, #12]
 800a9c4:	60b9      	str	r1, [r7, #8]
 800a9c6:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	61fb      	str	r3, [r7, #28]
 800a9cc:	68bb      	ldr	r3, [r7, #8]
 800a9ce:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800a9d0:	2300      	movs	r3, #0
 800a9d2:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800a9d4:	69fb      	ldr	r3, [r7, #28]
 800a9d6:	1c5a      	adds	r2, r3, #1
 800a9d8:	61fa      	str	r2, [r7, #28]
 800a9da:	781b      	ldrb	r3, [r3, #0]
 800a9dc:	4619      	mov	r1, r3
 800a9de:	69bb      	ldr	r3, [r7, #24]
 800a9e0:	1c5a      	adds	r2, r3, #1
 800a9e2:	61ba      	str	r2, [r7, #24]
 800a9e4:	781b      	ldrb	r3, [r3, #0]
 800a9e6:	1acb      	subs	r3, r1, r3
 800a9e8:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	3b01      	subs	r3, #1
 800a9ee:	607b      	str	r3, [r7, #4]
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d002      	beq.n	800a9fc <mem_cmp+0x40>
 800a9f6:	697b      	ldr	r3, [r7, #20]
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	d0eb      	beq.n	800a9d4 <mem_cmp+0x18>

	return r;
 800a9fc:	697b      	ldr	r3, [r7, #20]
}
 800a9fe:	4618      	mov	r0, r3
 800aa00:	3724      	adds	r7, #36	; 0x24
 800aa02:	46bd      	mov	sp, r7
 800aa04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa08:	4770      	bx	lr

0800aa0a <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800aa0a:	b480      	push	{r7}
 800aa0c:	b083      	sub	sp, #12
 800aa0e:	af00      	add	r7, sp, #0
 800aa10:	6078      	str	r0, [r7, #4]
 800aa12:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800aa14:	e002      	b.n	800aa1c <chk_chr+0x12>
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	3301      	adds	r3, #1
 800aa1a:	607b      	str	r3, [r7, #4]
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	781b      	ldrb	r3, [r3, #0]
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	d005      	beq.n	800aa30 <chk_chr+0x26>
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	781b      	ldrb	r3, [r3, #0]
 800aa28:	461a      	mov	r2, r3
 800aa2a:	683b      	ldr	r3, [r7, #0]
 800aa2c:	4293      	cmp	r3, r2
 800aa2e:	d1f2      	bne.n	800aa16 <chk_chr+0xc>
	return *str;
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	781b      	ldrb	r3, [r3, #0]
}
 800aa34:	4618      	mov	r0, r3
 800aa36:	370c      	adds	r7, #12
 800aa38:	46bd      	mov	sp, r7
 800aa3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa3e:	4770      	bx	lr

0800aa40 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800aa40:	b480      	push	{r7}
 800aa42:	b085      	sub	sp, #20
 800aa44:	af00      	add	r7, sp, #0
 800aa46:	6078      	str	r0, [r7, #4]
 800aa48:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800aa4a:	2300      	movs	r3, #0
 800aa4c:	60bb      	str	r3, [r7, #8]
 800aa4e:	68bb      	ldr	r3, [r7, #8]
 800aa50:	60fb      	str	r3, [r7, #12]
 800aa52:	e029      	b.n	800aaa8 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800aa54:	4a27      	ldr	r2, [pc, #156]	; (800aaf4 <chk_lock+0xb4>)
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	011b      	lsls	r3, r3, #4
 800aa5a:	4413      	add	r3, r2
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d01d      	beq.n	800aa9e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800aa62:	4a24      	ldr	r2, [pc, #144]	; (800aaf4 <chk_lock+0xb4>)
 800aa64:	68fb      	ldr	r3, [r7, #12]
 800aa66:	011b      	lsls	r3, r3, #4
 800aa68:	4413      	add	r3, r2
 800aa6a:	681a      	ldr	r2, [r3, #0]
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	429a      	cmp	r2, r3
 800aa72:	d116      	bne.n	800aaa2 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800aa74:	4a1f      	ldr	r2, [pc, #124]	; (800aaf4 <chk_lock+0xb4>)
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	011b      	lsls	r3, r3, #4
 800aa7a:	4413      	add	r3, r2
 800aa7c:	3304      	adds	r3, #4
 800aa7e:	681a      	ldr	r2, [r3, #0]
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800aa84:	429a      	cmp	r2, r3
 800aa86:	d10c      	bne.n	800aaa2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800aa88:	4a1a      	ldr	r2, [pc, #104]	; (800aaf4 <chk_lock+0xb4>)
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	011b      	lsls	r3, r3, #4
 800aa8e:	4413      	add	r3, r2
 800aa90:	3308      	adds	r3, #8
 800aa92:	681a      	ldr	r2, [r3, #0]
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800aa98:	429a      	cmp	r2, r3
 800aa9a:	d102      	bne.n	800aaa2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800aa9c:	e007      	b.n	800aaae <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800aa9e:	2301      	movs	r3, #1
 800aaa0:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	3301      	adds	r3, #1
 800aaa6:	60fb      	str	r3, [r7, #12]
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	2b01      	cmp	r3, #1
 800aaac:	d9d2      	bls.n	800aa54 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	2b02      	cmp	r3, #2
 800aab2:	d109      	bne.n	800aac8 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800aab4:	68bb      	ldr	r3, [r7, #8]
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d102      	bne.n	800aac0 <chk_lock+0x80>
 800aaba:	683b      	ldr	r3, [r7, #0]
 800aabc:	2b02      	cmp	r3, #2
 800aabe:	d101      	bne.n	800aac4 <chk_lock+0x84>
 800aac0:	2300      	movs	r3, #0
 800aac2:	e010      	b.n	800aae6 <chk_lock+0xa6>
 800aac4:	2312      	movs	r3, #18
 800aac6:	e00e      	b.n	800aae6 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800aac8:	683b      	ldr	r3, [r7, #0]
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d108      	bne.n	800aae0 <chk_lock+0xa0>
 800aace:	4a09      	ldr	r2, [pc, #36]	; (800aaf4 <chk_lock+0xb4>)
 800aad0:	68fb      	ldr	r3, [r7, #12]
 800aad2:	011b      	lsls	r3, r3, #4
 800aad4:	4413      	add	r3, r2
 800aad6:	330c      	adds	r3, #12
 800aad8:	881b      	ldrh	r3, [r3, #0]
 800aada:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800aade:	d101      	bne.n	800aae4 <chk_lock+0xa4>
 800aae0:	2310      	movs	r3, #16
 800aae2:	e000      	b.n	800aae6 <chk_lock+0xa6>
 800aae4:	2300      	movs	r3, #0
}
 800aae6:	4618      	mov	r0, r3
 800aae8:	3714      	adds	r7, #20
 800aaea:	46bd      	mov	sp, r7
 800aaec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaf0:	4770      	bx	lr
 800aaf2:	bf00      	nop
 800aaf4:	20016e80 	.word	0x20016e80

0800aaf8 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800aaf8:	b480      	push	{r7}
 800aafa:	b083      	sub	sp, #12
 800aafc:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800aafe:	2300      	movs	r3, #0
 800ab00:	607b      	str	r3, [r7, #4]
 800ab02:	e002      	b.n	800ab0a <enq_lock+0x12>
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	3301      	adds	r3, #1
 800ab08:	607b      	str	r3, [r7, #4]
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	2b01      	cmp	r3, #1
 800ab0e:	d806      	bhi.n	800ab1e <enq_lock+0x26>
 800ab10:	4a09      	ldr	r2, [pc, #36]	; (800ab38 <enq_lock+0x40>)
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	011b      	lsls	r3, r3, #4
 800ab16:	4413      	add	r3, r2
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d1f2      	bne.n	800ab04 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	2b02      	cmp	r3, #2
 800ab22:	bf14      	ite	ne
 800ab24:	2301      	movne	r3, #1
 800ab26:	2300      	moveq	r3, #0
 800ab28:	b2db      	uxtb	r3, r3
}
 800ab2a:	4618      	mov	r0, r3
 800ab2c:	370c      	adds	r7, #12
 800ab2e:	46bd      	mov	sp, r7
 800ab30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab34:	4770      	bx	lr
 800ab36:	bf00      	nop
 800ab38:	20016e80 	.word	0x20016e80

0800ab3c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800ab3c:	b480      	push	{r7}
 800ab3e:	b085      	sub	sp, #20
 800ab40:	af00      	add	r7, sp, #0
 800ab42:	6078      	str	r0, [r7, #4]
 800ab44:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800ab46:	2300      	movs	r3, #0
 800ab48:	60fb      	str	r3, [r7, #12]
 800ab4a:	e01f      	b.n	800ab8c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800ab4c:	4a41      	ldr	r2, [pc, #260]	; (800ac54 <inc_lock+0x118>)
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	011b      	lsls	r3, r3, #4
 800ab52:	4413      	add	r3, r2
 800ab54:	681a      	ldr	r2, [r3, #0]
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	429a      	cmp	r2, r3
 800ab5c:	d113      	bne.n	800ab86 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800ab5e:	4a3d      	ldr	r2, [pc, #244]	; (800ac54 <inc_lock+0x118>)
 800ab60:	68fb      	ldr	r3, [r7, #12]
 800ab62:	011b      	lsls	r3, r3, #4
 800ab64:	4413      	add	r3, r2
 800ab66:	3304      	adds	r3, #4
 800ab68:	681a      	ldr	r2, [r3, #0]
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800ab6e:	429a      	cmp	r2, r3
 800ab70:	d109      	bne.n	800ab86 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800ab72:	4a38      	ldr	r2, [pc, #224]	; (800ac54 <inc_lock+0x118>)
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	011b      	lsls	r3, r3, #4
 800ab78:	4413      	add	r3, r2
 800ab7a:	3308      	adds	r3, #8
 800ab7c:	681a      	ldr	r2, [r3, #0]
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800ab82:	429a      	cmp	r2, r3
 800ab84:	d006      	beq.n	800ab94 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	3301      	adds	r3, #1
 800ab8a:	60fb      	str	r3, [r7, #12]
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	2b01      	cmp	r3, #1
 800ab90:	d9dc      	bls.n	800ab4c <inc_lock+0x10>
 800ab92:	e000      	b.n	800ab96 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800ab94:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	2b02      	cmp	r3, #2
 800ab9a:	d132      	bne.n	800ac02 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800ab9c:	2300      	movs	r3, #0
 800ab9e:	60fb      	str	r3, [r7, #12]
 800aba0:	e002      	b.n	800aba8 <inc_lock+0x6c>
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	3301      	adds	r3, #1
 800aba6:	60fb      	str	r3, [r7, #12]
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	2b01      	cmp	r3, #1
 800abac:	d806      	bhi.n	800abbc <inc_lock+0x80>
 800abae:	4a29      	ldr	r2, [pc, #164]	; (800ac54 <inc_lock+0x118>)
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	011b      	lsls	r3, r3, #4
 800abb4:	4413      	add	r3, r2
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d1f2      	bne.n	800aba2 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	2b02      	cmp	r3, #2
 800abc0:	d101      	bne.n	800abc6 <inc_lock+0x8a>
 800abc2:	2300      	movs	r3, #0
 800abc4:	e040      	b.n	800ac48 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	681a      	ldr	r2, [r3, #0]
 800abca:	4922      	ldr	r1, [pc, #136]	; (800ac54 <inc_lock+0x118>)
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	011b      	lsls	r3, r3, #4
 800abd0:	440b      	add	r3, r1
 800abd2:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	689a      	ldr	r2, [r3, #8]
 800abd8:	491e      	ldr	r1, [pc, #120]	; (800ac54 <inc_lock+0x118>)
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	011b      	lsls	r3, r3, #4
 800abde:	440b      	add	r3, r1
 800abe0:	3304      	adds	r3, #4
 800abe2:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	695a      	ldr	r2, [r3, #20]
 800abe8:	491a      	ldr	r1, [pc, #104]	; (800ac54 <inc_lock+0x118>)
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	011b      	lsls	r3, r3, #4
 800abee:	440b      	add	r3, r1
 800abf0:	3308      	adds	r3, #8
 800abf2:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800abf4:	4a17      	ldr	r2, [pc, #92]	; (800ac54 <inc_lock+0x118>)
 800abf6:	68fb      	ldr	r3, [r7, #12]
 800abf8:	011b      	lsls	r3, r3, #4
 800abfa:	4413      	add	r3, r2
 800abfc:	330c      	adds	r3, #12
 800abfe:	2200      	movs	r2, #0
 800ac00:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800ac02:	683b      	ldr	r3, [r7, #0]
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d009      	beq.n	800ac1c <inc_lock+0xe0>
 800ac08:	4a12      	ldr	r2, [pc, #72]	; (800ac54 <inc_lock+0x118>)
 800ac0a:	68fb      	ldr	r3, [r7, #12]
 800ac0c:	011b      	lsls	r3, r3, #4
 800ac0e:	4413      	add	r3, r2
 800ac10:	330c      	adds	r3, #12
 800ac12:	881b      	ldrh	r3, [r3, #0]
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	d001      	beq.n	800ac1c <inc_lock+0xe0>
 800ac18:	2300      	movs	r3, #0
 800ac1a:	e015      	b.n	800ac48 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800ac1c:	683b      	ldr	r3, [r7, #0]
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d108      	bne.n	800ac34 <inc_lock+0xf8>
 800ac22:	4a0c      	ldr	r2, [pc, #48]	; (800ac54 <inc_lock+0x118>)
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	011b      	lsls	r3, r3, #4
 800ac28:	4413      	add	r3, r2
 800ac2a:	330c      	adds	r3, #12
 800ac2c:	881b      	ldrh	r3, [r3, #0]
 800ac2e:	3301      	adds	r3, #1
 800ac30:	b29a      	uxth	r2, r3
 800ac32:	e001      	b.n	800ac38 <inc_lock+0xfc>
 800ac34:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ac38:	4906      	ldr	r1, [pc, #24]	; (800ac54 <inc_lock+0x118>)
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	011b      	lsls	r3, r3, #4
 800ac3e:	440b      	add	r3, r1
 800ac40:	330c      	adds	r3, #12
 800ac42:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	3301      	adds	r3, #1
}
 800ac48:	4618      	mov	r0, r3
 800ac4a:	3714      	adds	r7, #20
 800ac4c:	46bd      	mov	sp, r7
 800ac4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac52:	4770      	bx	lr
 800ac54:	20016e80 	.word	0x20016e80

0800ac58 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800ac58:	b480      	push	{r7}
 800ac5a:	b085      	sub	sp, #20
 800ac5c:	af00      	add	r7, sp, #0
 800ac5e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	3b01      	subs	r3, #1
 800ac64:	607b      	str	r3, [r7, #4]
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	2b01      	cmp	r3, #1
 800ac6a:	d825      	bhi.n	800acb8 <dec_lock+0x60>
		n = Files[i].ctr;
 800ac6c:	4a17      	ldr	r2, [pc, #92]	; (800accc <dec_lock+0x74>)
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	011b      	lsls	r3, r3, #4
 800ac72:	4413      	add	r3, r2
 800ac74:	330c      	adds	r3, #12
 800ac76:	881b      	ldrh	r3, [r3, #0]
 800ac78:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800ac7a:	89fb      	ldrh	r3, [r7, #14]
 800ac7c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ac80:	d101      	bne.n	800ac86 <dec_lock+0x2e>
 800ac82:	2300      	movs	r3, #0
 800ac84:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800ac86:	89fb      	ldrh	r3, [r7, #14]
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d002      	beq.n	800ac92 <dec_lock+0x3a>
 800ac8c:	89fb      	ldrh	r3, [r7, #14]
 800ac8e:	3b01      	subs	r3, #1
 800ac90:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800ac92:	4a0e      	ldr	r2, [pc, #56]	; (800accc <dec_lock+0x74>)
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	011b      	lsls	r3, r3, #4
 800ac98:	4413      	add	r3, r2
 800ac9a:	330c      	adds	r3, #12
 800ac9c:	89fa      	ldrh	r2, [r7, #14]
 800ac9e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800aca0:	89fb      	ldrh	r3, [r7, #14]
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d105      	bne.n	800acb2 <dec_lock+0x5a>
 800aca6:	4a09      	ldr	r2, [pc, #36]	; (800accc <dec_lock+0x74>)
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	011b      	lsls	r3, r3, #4
 800acac:	4413      	add	r3, r2
 800acae:	2200      	movs	r2, #0
 800acb0:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800acb2:	2300      	movs	r3, #0
 800acb4:	737b      	strb	r3, [r7, #13]
 800acb6:	e001      	b.n	800acbc <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800acb8:	2302      	movs	r3, #2
 800acba:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800acbc:	7b7b      	ldrb	r3, [r7, #13]
}
 800acbe:	4618      	mov	r0, r3
 800acc0:	3714      	adds	r7, #20
 800acc2:	46bd      	mov	sp, r7
 800acc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acc8:	4770      	bx	lr
 800acca:	bf00      	nop
 800accc:	20016e80 	.word	0x20016e80

0800acd0 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800acd0:	b480      	push	{r7}
 800acd2:	b085      	sub	sp, #20
 800acd4:	af00      	add	r7, sp, #0
 800acd6:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800acd8:	2300      	movs	r3, #0
 800acda:	60fb      	str	r3, [r7, #12]
 800acdc:	e010      	b.n	800ad00 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800acde:	4a0d      	ldr	r2, [pc, #52]	; (800ad14 <clear_lock+0x44>)
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	011b      	lsls	r3, r3, #4
 800ace4:	4413      	add	r3, r2
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	687a      	ldr	r2, [r7, #4]
 800acea:	429a      	cmp	r2, r3
 800acec:	d105      	bne.n	800acfa <clear_lock+0x2a>
 800acee:	4a09      	ldr	r2, [pc, #36]	; (800ad14 <clear_lock+0x44>)
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	011b      	lsls	r3, r3, #4
 800acf4:	4413      	add	r3, r2
 800acf6:	2200      	movs	r2, #0
 800acf8:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	3301      	adds	r3, #1
 800acfe:	60fb      	str	r3, [r7, #12]
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	2b01      	cmp	r3, #1
 800ad04:	d9eb      	bls.n	800acde <clear_lock+0xe>
	}
}
 800ad06:	bf00      	nop
 800ad08:	bf00      	nop
 800ad0a:	3714      	adds	r7, #20
 800ad0c:	46bd      	mov	sp, r7
 800ad0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad12:	4770      	bx	lr
 800ad14:	20016e80 	.word	0x20016e80

0800ad18 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800ad18:	b580      	push	{r7, lr}
 800ad1a:	b086      	sub	sp, #24
 800ad1c:	af00      	add	r7, sp, #0
 800ad1e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800ad20:	2300      	movs	r3, #0
 800ad22:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	78db      	ldrb	r3, [r3, #3]
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d034      	beq.n	800ad96 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ad30:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	7858      	ldrb	r0, [r3, #1]
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800ad3c:	2301      	movs	r3, #1
 800ad3e:	697a      	ldr	r2, [r7, #20]
 800ad40:	f7ff fd40 	bl	800a7c4 <disk_write>
 800ad44:	4603      	mov	r3, r0
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d002      	beq.n	800ad50 <sync_window+0x38>
			res = FR_DISK_ERR;
 800ad4a:	2301      	movs	r3, #1
 800ad4c:	73fb      	strb	r3, [r7, #15]
 800ad4e:	e022      	b.n	800ad96 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	2200      	movs	r2, #0
 800ad54:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad5a:	697a      	ldr	r2, [r7, #20]
 800ad5c:	1ad2      	subs	r2, r2, r3
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	6a1b      	ldr	r3, [r3, #32]
 800ad62:	429a      	cmp	r2, r3
 800ad64:	d217      	bcs.n	800ad96 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	789b      	ldrb	r3, [r3, #2]
 800ad6a:	613b      	str	r3, [r7, #16]
 800ad6c:	e010      	b.n	800ad90 <sync_window+0x78>
					wsect += fs->fsize;
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	6a1b      	ldr	r3, [r3, #32]
 800ad72:	697a      	ldr	r2, [r7, #20]
 800ad74:	4413      	add	r3, r2
 800ad76:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	7858      	ldrb	r0, [r3, #1]
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800ad82:	2301      	movs	r3, #1
 800ad84:	697a      	ldr	r2, [r7, #20]
 800ad86:	f7ff fd1d 	bl	800a7c4 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ad8a:	693b      	ldr	r3, [r7, #16]
 800ad8c:	3b01      	subs	r3, #1
 800ad8e:	613b      	str	r3, [r7, #16]
 800ad90:	693b      	ldr	r3, [r7, #16]
 800ad92:	2b01      	cmp	r3, #1
 800ad94:	d8eb      	bhi.n	800ad6e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800ad96:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad98:	4618      	mov	r0, r3
 800ad9a:	3718      	adds	r7, #24
 800ad9c:	46bd      	mov	sp, r7
 800ad9e:	bd80      	pop	{r7, pc}

0800ada0 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800ada0:	b580      	push	{r7, lr}
 800ada2:	b084      	sub	sp, #16
 800ada4:	af00      	add	r7, sp, #0
 800ada6:	6078      	str	r0, [r7, #4]
 800ada8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800adaa:	2300      	movs	r3, #0
 800adac:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800adb2:	683a      	ldr	r2, [r7, #0]
 800adb4:	429a      	cmp	r2, r3
 800adb6:	d01b      	beq.n	800adf0 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800adb8:	6878      	ldr	r0, [r7, #4]
 800adba:	f7ff ffad 	bl	800ad18 <sync_window>
 800adbe:	4603      	mov	r3, r0
 800adc0:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800adc2:	7bfb      	ldrb	r3, [r7, #15]
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d113      	bne.n	800adf0 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	7858      	ldrb	r0, [r3, #1]
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800add2:	2301      	movs	r3, #1
 800add4:	683a      	ldr	r2, [r7, #0]
 800add6:	f7ff fcd5 	bl	800a784 <disk_read>
 800adda:	4603      	mov	r3, r0
 800addc:	2b00      	cmp	r3, #0
 800adde:	d004      	beq.n	800adea <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800ade0:	f04f 33ff 	mov.w	r3, #4294967295
 800ade4:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800ade6:	2301      	movs	r3, #1
 800ade8:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	683a      	ldr	r2, [r7, #0]
 800adee:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 800adf0:	7bfb      	ldrb	r3, [r7, #15]
}
 800adf2:	4618      	mov	r0, r3
 800adf4:	3710      	adds	r7, #16
 800adf6:	46bd      	mov	sp, r7
 800adf8:	bd80      	pop	{r7, pc}
	...

0800adfc <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800adfc:	b580      	push	{r7, lr}
 800adfe:	b084      	sub	sp, #16
 800ae00:	af00      	add	r7, sp, #0
 800ae02:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800ae04:	6878      	ldr	r0, [r7, #4]
 800ae06:	f7ff ff87 	bl	800ad18 <sync_window>
 800ae0a:	4603      	mov	r3, r0
 800ae0c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800ae0e:	7bfb      	ldrb	r3, [r7, #15]
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d159      	bne.n	800aec8 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	781b      	ldrb	r3, [r3, #0]
 800ae18:	2b03      	cmp	r3, #3
 800ae1a:	d149      	bne.n	800aeb0 <sync_fs+0xb4>
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	791b      	ldrb	r3, [r3, #4]
 800ae20:	2b01      	cmp	r3, #1
 800ae22:	d145      	bne.n	800aeb0 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	f103 0038 	add.w	r0, r3, #56	; 0x38
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	899b      	ldrh	r3, [r3, #12]
 800ae2e:	461a      	mov	r2, r3
 800ae30:	2100      	movs	r1, #0
 800ae32:	f7ff fda8 	bl	800a986 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	3338      	adds	r3, #56	; 0x38
 800ae3a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800ae3e:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800ae42:	4618      	mov	r0, r3
 800ae44:	f7ff fd37 	bl	800a8b6 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	3338      	adds	r3, #56	; 0x38
 800ae4c:	4921      	ldr	r1, [pc, #132]	; (800aed4 <sync_fs+0xd8>)
 800ae4e:	4618      	mov	r0, r3
 800ae50:	f7ff fd4c 	bl	800a8ec <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	3338      	adds	r3, #56	; 0x38
 800ae58:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800ae5c:	491e      	ldr	r1, [pc, #120]	; (800aed8 <sync_fs+0xdc>)
 800ae5e:	4618      	mov	r0, r3
 800ae60:	f7ff fd44 	bl	800a8ec <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	3338      	adds	r3, #56	; 0x38
 800ae68:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	699b      	ldr	r3, [r3, #24]
 800ae70:	4619      	mov	r1, r3
 800ae72:	4610      	mov	r0, r2
 800ae74:	f7ff fd3a 	bl	800a8ec <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	3338      	adds	r3, #56	; 0x38
 800ae7c:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	695b      	ldr	r3, [r3, #20]
 800ae84:	4619      	mov	r1, r3
 800ae86:	4610      	mov	r0, r2
 800ae88:	f7ff fd30 	bl	800a8ec <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae90:	1c5a      	adds	r2, r3, #1
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	7858      	ldrb	r0, [r3, #1]
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800aea4:	2301      	movs	r3, #1
 800aea6:	f7ff fc8d 	bl	800a7c4 <disk_write>
			fs->fsi_flag = 0;
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	2200      	movs	r2, #0
 800aeae:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	785b      	ldrb	r3, [r3, #1]
 800aeb4:	2200      	movs	r2, #0
 800aeb6:	2100      	movs	r1, #0
 800aeb8:	4618      	mov	r0, r3
 800aeba:	f7ff fca3 	bl	800a804 <disk_ioctl>
 800aebe:	4603      	mov	r3, r0
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d001      	beq.n	800aec8 <sync_fs+0xcc>
 800aec4:	2301      	movs	r3, #1
 800aec6:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800aec8:	7bfb      	ldrb	r3, [r7, #15]
}
 800aeca:	4618      	mov	r0, r3
 800aecc:	3710      	adds	r7, #16
 800aece:	46bd      	mov	sp, r7
 800aed0:	bd80      	pop	{r7, pc}
 800aed2:	bf00      	nop
 800aed4:	41615252 	.word	0x41615252
 800aed8:	61417272 	.word	0x61417272

0800aedc <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800aedc:	b480      	push	{r7}
 800aede:	b083      	sub	sp, #12
 800aee0:	af00      	add	r7, sp, #0
 800aee2:	6078      	str	r0, [r7, #4]
 800aee4:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800aee6:	683b      	ldr	r3, [r7, #0]
 800aee8:	3b02      	subs	r3, #2
 800aeea:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	69db      	ldr	r3, [r3, #28]
 800aef0:	3b02      	subs	r3, #2
 800aef2:	683a      	ldr	r2, [r7, #0]
 800aef4:	429a      	cmp	r2, r3
 800aef6:	d301      	bcc.n	800aefc <clust2sect+0x20>
 800aef8:	2300      	movs	r3, #0
 800aefa:	e008      	b.n	800af0e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	895b      	ldrh	r3, [r3, #10]
 800af00:	461a      	mov	r2, r3
 800af02:	683b      	ldr	r3, [r7, #0]
 800af04:	fb03 f202 	mul.w	r2, r3, r2
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af0c:	4413      	add	r3, r2
}
 800af0e:	4618      	mov	r0, r3
 800af10:	370c      	adds	r7, #12
 800af12:	46bd      	mov	sp, r7
 800af14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af18:	4770      	bx	lr

0800af1a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800af1a:	b580      	push	{r7, lr}
 800af1c:	b086      	sub	sp, #24
 800af1e:	af00      	add	r7, sp, #0
 800af20:	6078      	str	r0, [r7, #4]
 800af22:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800af2a:	683b      	ldr	r3, [r7, #0]
 800af2c:	2b01      	cmp	r3, #1
 800af2e:	d904      	bls.n	800af3a <get_fat+0x20>
 800af30:	693b      	ldr	r3, [r7, #16]
 800af32:	69db      	ldr	r3, [r3, #28]
 800af34:	683a      	ldr	r2, [r7, #0]
 800af36:	429a      	cmp	r2, r3
 800af38:	d302      	bcc.n	800af40 <get_fat+0x26>
		val = 1;	/* Internal error */
 800af3a:	2301      	movs	r3, #1
 800af3c:	617b      	str	r3, [r7, #20]
 800af3e:	e0bb      	b.n	800b0b8 <get_fat+0x19e>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800af40:	f04f 33ff 	mov.w	r3, #4294967295
 800af44:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800af46:	693b      	ldr	r3, [r7, #16]
 800af48:	781b      	ldrb	r3, [r3, #0]
 800af4a:	2b03      	cmp	r3, #3
 800af4c:	f000 8083 	beq.w	800b056 <get_fat+0x13c>
 800af50:	2b03      	cmp	r3, #3
 800af52:	f300 80a7 	bgt.w	800b0a4 <get_fat+0x18a>
 800af56:	2b01      	cmp	r3, #1
 800af58:	d002      	beq.n	800af60 <get_fat+0x46>
 800af5a:	2b02      	cmp	r3, #2
 800af5c:	d056      	beq.n	800b00c <get_fat+0xf2>
 800af5e:	e0a1      	b.n	800b0a4 <get_fat+0x18a>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800af60:	683b      	ldr	r3, [r7, #0]
 800af62:	60fb      	str	r3, [r7, #12]
 800af64:	68fb      	ldr	r3, [r7, #12]
 800af66:	085b      	lsrs	r3, r3, #1
 800af68:	68fa      	ldr	r2, [r7, #12]
 800af6a:	4413      	add	r3, r2
 800af6c:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800af6e:	693b      	ldr	r3, [r7, #16]
 800af70:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800af72:	693b      	ldr	r3, [r7, #16]
 800af74:	899b      	ldrh	r3, [r3, #12]
 800af76:	4619      	mov	r1, r3
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	fbb3 f3f1 	udiv	r3, r3, r1
 800af7e:	4413      	add	r3, r2
 800af80:	4619      	mov	r1, r3
 800af82:	6938      	ldr	r0, [r7, #16]
 800af84:	f7ff ff0c 	bl	800ada0 <move_window>
 800af88:	4603      	mov	r3, r0
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	f040 808d 	bne.w	800b0aa <get_fat+0x190>
			wc = fs->win[bc++ % SS(fs)];
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	1c5a      	adds	r2, r3, #1
 800af94:	60fa      	str	r2, [r7, #12]
 800af96:	693a      	ldr	r2, [r7, #16]
 800af98:	8992      	ldrh	r2, [r2, #12]
 800af9a:	fbb3 f1f2 	udiv	r1, r3, r2
 800af9e:	fb01 f202 	mul.w	r2, r1, r2
 800afa2:	1a9b      	subs	r3, r3, r2
 800afa4:	693a      	ldr	r2, [r7, #16]
 800afa6:	4413      	add	r3, r2
 800afa8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800afac:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800afae:	693b      	ldr	r3, [r7, #16]
 800afb0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800afb2:	693b      	ldr	r3, [r7, #16]
 800afb4:	899b      	ldrh	r3, [r3, #12]
 800afb6:	4619      	mov	r1, r3
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	fbb3 f3f1 	udiv	r3, r3, r1
 800afbe:	4413      	add	r3, r2
 800afc0:	4619      	mov	r1, r3
 800afc2:	6938      	ldr	r0, [r7, #16]
 800afc4:	f7ff feec 	bl	800ada0 <move_window>
 800afc8:	4603      	mov	r3, r0
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d16f      	bne.n	800b0ae <get_fat+0x194>
			wc |= fs->win[bc % SS(fs)] << 8;
 800afce:	693b      	ldr	r3, [r7, #16]
 800afd0:	899b      	ldrh	r3, [r3, #12]
 800afd2:	461a      	mov	r2, r3
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	fbb3 f1f2 	udiv	r1, r3, r2
 800afda:	fb01 f202 	mul.w	r2, r1, r2
 800afde:	1a9b      	subs	r3, r3, r2
 800afe0:	693a      	ldr	r2, [r7, #16]
 800afe2:	4413      	add	r3, r2
 800afe4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800afe8:	021b      	lsls	r3, r3, #8
 800afea:	461a      	mov	r2, r3
 800afec:	68bb      	ldr	r3, [r7, #8]
 800afee:	4313      	orrs	r3, r2
 800aff0:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800aff2:	683b      	ldr	r3, [r7, #0]
 800aff4:	f003 0301 	and.w	r3, r3, #1
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d002      	beq.n	800b002 <get_fat+0xe8>
 800affc:	68bb      	ldr	r3, [r7, #8]
 800affe:	091b      	lsrs	r3, r3, #4
 800b000:	e002      	b.n	800b008 <get_fat+0xee>
 800b002:	68bb      	ldr	r3, [r7, #8]
 800b004:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b008:	617b      	str	r3, [r7, #20]
			break;
 800b00a:	e055      	b.n	800b0b8 <get_fat+0x19e>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800b00c:	693b      	ldr	r3, [r7, #16]
 800b00e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b010:	693b      	ldr	r3, [r7, #16]
 800b012:	899b      	ldrh	r3, [r3, #12]
 800b014:	085b      	lsrs	r3, r3, #1
 800b016:	b29b      	uxth	r3, r3
 800b018:	4619      	mov	r1, r3
 800b01a:	683b      	ldr	r3, [r7, #0]
 800b01c:	fbb3 f3f1 	udiv	r3, r3, r1
 800b020:	4413      	add	r3, r2
 800b022:	4619      	mov	r1, r3
 800b024:	6938      	ldr	r0, [r7, #16]
 800b026:	f7ff febb 	bl	800ada0 <move_window>
 800b02a:	4603      	mov	r3, r0
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d140      	bne.n	800b0b2 <get_fat+0x198>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800b030:	693b      	ldr	r3, [r7, #16]
 800b032:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800b036:	683b      	ldr	r3, [r7, #0]
 800b038:	005b      	lsls	r3, r3, #1
 800b03a:	693a      	ldr	r2, [r7, #16]
 800b03c:	8992      	ldrh	r2, [r2, #12]
 800b03e:	fbb3 f0f2 	udiv	r0, r3, r2
 800b042:	fb00 f202 	mul.w	r2, r0, r2
 800b046:	1a9b      	subs	r3, r3, r2
 800b048:	440b      	add	r3, r1
 800b04a:	4618      	mov	r0, r3
 800b04c:	f7ff fbf8 	bl	800a840 <ld_word>
 800b050:	4603      	mov	r3, r0
 800b052:	617b      	str	r3, [r7, #20]
			break;
 800b054:	e030      	b.n	800b0b8 <get_fat+0x19e>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800b056:	693b      	ldr	r3, [r7, #16]
 800b058:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b05a:	693b      	ldr	r3, [r7, #16]
 800b05c:	899b      	ldrh	r3, [r3, #12]
 800b05e:	089b      	lsrs	r3, r3, #2
 800b060:	b29b      	uxth	r3, r3
 800b062:	4619      	mov	r1, r3
 800b064:	683b      	ldr	r3, [r7, #0]
 800b066:	fbb3 f3f1 	udiv	r3, r3, r1
 800b06a:	4413      	add	r3, r2
 800b06c:	4619      	mov	r1, r3
 800b06e:	6938      	ldr	r0, [r7, #16]
 800b070:	f7ff fe96 	bl	800ada0 <move_window>
 800b074:	4603      	mov	r3, r0
 800b076:	2b00      	cmp	r3, #0
 800b078:	d11d      	bne.n	800b0b6 <get_fat+0x19c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800b07a:	693b      	ldr	r3, [r7, #16]
 800b07c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800b080:	683b      	ldr	r3, [r7, #0]
 800b082:	009b      	lsls	r3, r3, #2
 800b084:	693a      	ldr	r2, [r7, #16]
 800b086:	8992      	ldrh	r2, [r2, #12]
 800b088:	fbb3 f0f2 	udiv	r0, r3, r2
 800b08c:	fb00 f202 	mul.w	r2, r0, r2
 800b090:	1a9b      	subs	r3, r3, r2
 800b092:	440b      	add	r3, r1
 800b094:	4618      	mov	r0, r3
 800b096:	f7ff fbeb 	bl	800a870 <ld_dword>
 800b09a:	4603      	mov	r3, r0
 800b09c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800b0a0:	617b      	str	r3, [r7, #20]
			break;
 800b0a2:	e009      	b.n	800b0b8 <get_fat+0x19e>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800b0a4:	2301      	movs	r3, #1
 800b0a6:	617b      	str	r3, [r7, #20]
 800b0a8:	e006      	b.n	800b0b8 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b0aa:	bf00      	nop
 800b0ac:	e004      	b.n	800b0b8 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b0ae:	bf00      	nop
 800b0b0:	e002      	b.n	800b0b8 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800b0b2:	bf00      	nop
 800b0b4:	e000      	b.n	800b0b8 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800b0b6:	bf00      	nop
		}
	}

	return val;
 800b0b8:	697b      	ldr	r3, [r7, #20]
}
 800b0ba:	4618      	mov	r0, r3
 800b0bc:	3718      	adds	r7, #24
 800b0be:	46bd      	mov	sp, r7
 800b0c0:	bd80      	pop	{r7, pc}

0800b0c2 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800b0c2:	b590      	push	{r4, r7, lr}
 800b0c4:	b089      	sub	sp, #36	; 0x24
 800b0c6:	af00      	add	r7, sp, #0
 800b0c8:	60f8      	str	r0, [r7, #12]
 800b0ca:	60b9      	str	r1, [r7, #8]
 800b0cc:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800b0ce:	2302      	movs	r3, #2
 800b0d0:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800b0d2:	68bb      	ldr	r3, [r7, #8]
 800b0d4:	2b01      	cmp	r3, #1
 800b0d6:	f240 8102 	bls.w	800b2de <put_fat+0x21c>
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	69db      	ldr	r3, [r3, #28]
 800b0de:	68ba      	ldr	r2, [r7, #8]
 800b0e0:	429a      	cmp	r2, r3
 800b0e2:	f080 80fc 	bcs.w	800b2de <put_fat+0x21c>
		switch (fs->fs_type) {
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	781b      	ldrb	r3, [r3, #0]
 800b0ea:	2b03      	cmp	r3, #3
 800b0ec:	f000 80b6 	beq.w	800b25c <put_fat+0x19a>
 800b0f0:	2b03      	cmp	r3, #3
 800b0f2:	f300 80fd 	bgt.w	800b2f0 <put_fat+0x22e>
 800b0f6:	2b01      	cmp	r3, #1
 800b0f8:	d003      	beq.n	800b102 <put_fat+0x40>
 800b0fa:	2b02      	cmp	r3, #2
 800b0fc:	f000 8083 	beq.w	800b206 <put_fat+0x144>
 800b100:	e0f6      	b.n	800b2f0 <put_fat+0x22e>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800b102:	68bb      	ldr	r3, [r7, #8]
 800b104:	61bb      	str	r3, [r7, #24]
 800b106:	69bb      	ldr	r3, [r7, #24]
 800b108:	085b      	lsrs	r3, r3, #1
 800b10a:	69ba      	ldr	r2, [r7, #24]
 800b10c:	4413      	add	r3, r2
 800b10e:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	899b      	ldrh	r3, [r3, #12]
 800b118:	4619      	mov	r1, r3
 800b11a:	69bb      	ldr	r3, [r7, #24]
 800b11c:	fbb3 f3f1 	udiv	r3, r3, r1
 800b120:	4413      	add	r3, r2
 800b122:	4619      	mov	r1, r3
 800b124:	68f8      	ldr	r0, [r7, #12]
 800b126:	f7ff fe3b 	bl	800ada0 <move_window>
 800b12a:	4603      	mov	r3, r0
 800b12c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b12e:	7ffb      	ldrb	r3, [r7, #31]
 800b130:	2b00      	cmp	r3, #0
 800b132:	f040 80d6 	bne.w	800b2e2 <put_fat+0x220>
			p = fs->win + bc++ % SS(fs);
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800b13c:	69bb      	ldr	r3, [r7, #24]
 800b13e:	1c5a      	adds	r2, r3, #1
 800b140:	61ba      	str	r2, [r7, #24]
 800b142:	68fa      	ldr	r2, [r7, #12]
 800b144:	8992      	ldrh	r2, [r2, #12]
 800b146:	fbb3 f0f2 	udiv	r0, r3, r2
 800b14a:	fb00 f202 	mul.w	r2, r0, r2
 800b14e:	1a9b      	subs	r3, r3, r2
 800b150:	440b      	add	r3, r1
 800b152:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800b154:	68bb      	ldr	r3, [r7, #8]
 800b156:	f003 0301 	and.w	r3, r3, #1
 800b15a:	2b00      	cmp	r3, #0
 800b15c:	d00d      	beq.n	800b17a <put_fat+0xb8>
 800b15e:	697b      	ldr	r3, [r7, #20]
 800b160:	781b      	ldrb	r3, [r3, #0]
 800b162:	b25b      	sxtb	r3, r3
 800b164:	f003 030f 	and.w	r3, r3, #15
 800b168:	b25a      	sxtb	r2, r3
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	b2db      	uxtb	r3, r3
 800b16e:	011b      	lsls	r3, r3, #4
 800b170:	b25b      	sxtb	r3, r3
 800b172:	4313      	orrs	r3, r2
 800b174:	b25b      	sxtb	r3, r3
 800b176:	b2db      	uxtb	r3, r3
 800b178:	e001      	b.n	800b17e <put_fat+0xbc>
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	b2db      	uxtb	r3, r3
 800b17e:	697a      	ldr	r2, [r7, #20]
 800b180:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	2201      	movs	r2, #1
 800b186:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	899b      	ldrh	r3, [r3, #12]
 800b190:	4619      	mov	r1, r3
 800b192:	69bb      	ldr	r3, [r7, #24]
 800b194:	fbb3 f3f1 	udiv	r3, r3, r1
 800b198:	4413      	add	r3, r2
 800b19a:	4619      	mov	r1, r3
 800b19c:	68f8      	ldr	r0, [r7, #12]
 800b19e:	f7ff fdff 	bl	800ada0 <move_window>
 800b1a2:	4603      	mov	r3, r0
 800b1a4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b1a6:	7ffb      	ldrb	r3, [r7, #31]
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	f040 809c 	bne.w	800b2e6 <put_fat+0x224>
			p = fs->win + bc % SS(fs);
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800b1b4:	68fb      	ldr	r3, [r7, #12]
 800b1b6:	899b      	ldrh	r3, [r3, #12]
 800b1b8:	461a      	mov	r2, r3
 800b1ba:	69bb      	ldr	r3, [r7, #24]
 800b1bc:	fbb3 f0f2 	udiv	r0, r3, r2
 800b1c0:	fb00 f202 	mul.w	r2, r0, r2
 800b1c4:	1a9b      	subs	r3, r3, r2
 800b1c6:	440b      	add	r3, r1
 800b1c8:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800b1ca:	68bb      	ldr	r3, [r7, #8]
 800b1cc:	f003 0301 	and.w	r3, r3, #1
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	d003      	beq.n	800b1dc <put_fat+0x11a>
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	091b      	lsrs	r3, r3, #4
 800b1d8:	b2db      	uxtb	r3, r3
 800b1da:	e00e      	b.n	800b1fa <put_fat+0x138>
 800b1dc:	697b      	ldr	r3, [r7, #20]
 800b1de:	781b      	ldrb	r3, [r3, #0]
 800b1e0:	b25b      	sxtb	r3, r3
 800b1e2:	f023 030f 	bic.w	r3, r3, #15
 800b1e6:	b25a      	sxtb	r2, r3
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	0a1b      	lsrs	r3, r3, #8
 800b1ec:	b25b      	sxtb	r3, r3
 800b1ee:	f003 030f 	and.w	r3, r3, #15
 800b1f2:	b25b      	sxtb	r3, r3
 800b1f4:	4313      	orrs	r3, r2
 800b1f6:	b25b      	sxtb	r3, r3
 800b1f8:	b2db      	uxtb	r3, r3
 800b1fa:	697a      	ldr	r2, [r7, #20]
 800b1fc:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800b1fe:	68fb      	ldr	r3, [r7, #12]
 800b200:	2201      	movs	r2, #1
 800b202:	70da      	strb	r2, [r3, #3]
			break;
 800b204:	e074      	b.n	800b2f0 <put_fat+0x22e>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	899b      	ldrh	r3, [r3, #12]
 800b20e:	085b      	lsrs	r3, r3, #1
 800b210:	b29b      	uxth	r3, r3
 800b212:	4619      	mov	r1, r3
 800b214:	68bb      	ldr	r3, [r7, #8]
 800b216:	fbb3 f3f1 	udiv	r3, r3, r1
 800b21a:	4413      	add	r3, r2
 800b21c:	4619      	mov	r1, r3
 800b21e:	68f8      	ldr	r0, [r7, #12]
 800b220:	f7ff fdbe 	bl	800ada0 <move_window>
 800b224:	4603      	mov	r3, r0
 800b226:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b228:	7ffb      	ldrb	r3, [r7, #31]
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	d15d      	bne.n	800b2ea <put_fat+0x228>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800b234:	68bb      	ldr	r3, [r7, #8]
 800b236:	005b      	lsls	r3, r3, #1
 800b238:	68fa      	ldr	r2, [r7, #12]
 800b23a:	8992      	ldrh	r2, [r2, #12]
 800b23c:	fbb3 f0f2 	udiv	r0, r3, r2
 800b240:	fb00 f202 	mul.w	r2, r0, r2
 800b244:	1a9b      	subs	r3, r3, r2
 800b246:	440b      	add	r3, r1
 800b248:	687a      	ldr	r2, [r7, #4]
 800b24a:	b292      	uxth	r2, r2
 800b24c:	4611      	mov	r1, r2
 800b24e:	4618      	mov	r0, r3
 800b250:	f7ff fb31 	bl	800a8b6 <st_word>
			fs->wflag = 1;
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	2201      	movs	r2, #1
 800b258:	70da      	strb	r2, [r3, #3]
			break;
 800b25a:	e049      	b.n	800b2f0 <put_fat+0x22e>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b260:	68fb      	ldr	r3, [r7, #12]
 800b262:	899b      	ldrh	r3, [r3, #12]
 800b264:	089b      	lsrs	r3, r3, #2
 800b266:	b29b      	uxth	r3, r3
 800b268:	4619      	mov	r1, r3
 800b26a:	68bb      	ldr	r3, [r7, #8]
 800b26c:	fbb3 f3f1 	udiv	r3, r3, r1
 800b270:	4413      	add	r3, r2
 800b272:	4619      	mov	r1, r3
 800b274:	68f8      	ldr	r0, [r7, #12]
 800b276:	f7ff fd93 	bl	800ada0 <move_window>
 800b27a:	4603      	mov	r3, r0
 800b27c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b27e:	7ffb      	ldrb	r3, [r7, #31]
 800b280:	2b00      	cmp	r3, #0
 800b282:	d134      	bne.n	800b2ee <put_fat+0x22c>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800b28a:	68fb      	ldr	r3, [r7, #12]
 800b28c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800b290:	68bb      	ldr	r3, [r7, #8]
 800b292:	009b      	lsls	r3, r3, #2
 800b294:	68fa      	ldr	r2, [r7, #12]
 800b296:	8992      	ldrh	r2, [r2, #12]
 800b298:	fbb3 f0f2 	udiv	r0, r3, r2
 800b29c:	fb00 f202 	mul.w	r2, r0, r2
 800b2a0:	1a9b      	subs	r3, r3, r2
 800b2a2:	440b      	add	r3, r1
 800b2a4:	4618      	mov	r0, r3
 800b2a6:	f7ff fae3 	bl	800a870 <ld_dword>
 800b2aa:	4603      	mov	r3, r0
 800b2ac:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800b2b0:	4323      	orrs	r3, r4
 800b2b2:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800b2ba:	68bb      	ldr	r3, [r7, #8]
 800b2bc:	009b      	lsls	r3, r3, #2
 800b2be:	68fa      	ldr	r2, [r7, #12]
 800b2c0:	8992      	ldrh	r2, [r2, #12]
 800b2c2:	fbb3 f0f2 	udiv	r0, r3, r2
 800b2c6:	fb00 f202 	mul.w	r2, r0, r2
 800b2ca:	1a9b      	subs	r3, r3, r2
 800b2cc:	440b      	add	r3, r1
 800b2ce:	6879      	ldr	r1, [r7, #4]
 800b2d0:	4618      	mov	r0, r3
 800b2d2:	f7ff fb0b 	bl	800a8ec <st_dword>
			fs->wflag = 1;
 800b2d6:	68fb      	ldr	r3, [r7, #12]
 800b2d8:	2201      	movs	r2, #1
 800b2da:	70da      	strb	r2, [r3, #3]
			break;
 800b2dc:	e008      	b.n	800b2f0 <put_fat+0x22e>
		}
	}
 800b2de:	bf00      	nop
 800b2e0:	e006      	b.n	800b2f0 <put_fat+0x22e>
			if (res != FR_OK) break;
 800b2e2:	bf00      	nop
 800b2e4:	e004      	b.n	800b2f0 <put_fat+0x22e>
			if (res != FR_OK) break;
 800b2e6:	bf00      	nop
 800b2e8:	e002      	b.n	800b2f0 <put_fat+0x22e>
			if (res != FR_OK) break;
 800b2ea:	bf00      	nop
 800b2ec:	e000      	b.n	800b2f0 <put_fat+0x22e>
			if (res != FR_OK) break;
 800b2ee:	bf00      	nop
	return res;
 800b2f0:	7ffb      	ldrb	r3, [r7, #31]
}
 800b2f2:	4618      	mov	r0, r3
 800b2f4:	3724      	adds	r7, #36	; 0x24
 800b2f6:	46bd      	mov	sp, r7
 800b2f8:	bd90      	pop	{r4, r7, pc}

0800b2fa <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800b2fa:	b580      	push	{r7, lr}
 800b2fc:	b088      	sub	sp, #32
 800b2fe:	af00      	add	r7, sp, #0
 800b300:	60f8      	str	r0, [r7, #12]
 800b302:	60b9      	str	r1, [r7, #8]
 800b304:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800b306:	2300      	movs	r3, #0
 800b308:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800b310:	68bb      	ldr	r3, [r7, #8]
 800b312:	2b01      	cmp	r3, #1
 800b314:	d904      	bls.n	800b320 <remove_chain+0x26>
 800b316:	69bb      	ldr	r3, [r7, #24]
 800b318:	69db      	ldr	r3, [r3, #28]
 800b31a:	68ba      	ldr	r2, [r7, #8]
 800b31c:	429a      	cmp	r2, r3
 800b31e:	d301      	bcc.n	800b324 <remove_chain+0x2a>
 800b320:	2302      	movs	r3, #2
 800b322:	e04b      	b.n	800b3bc <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	2b00      	cmp	r3, #0
 800b328:	d00c      	beq.n	800b344 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800b32a:	f04f 32ff 	mov.w	r2, #4294967295
 800b32e:	6879      	ldr	r1, [r7, #4]
 800b330:	69b8      	ldr	r0, [r7, #24]
 800b332:	f7ff fec6 	bl	800b0c2 <put_fat>
 800b336:	4603      	mov	r3, r0
 800b338:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800b33a:	7ffb      	ldrb	r3, [r7, #31]
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	d001      	beq.n	800b344 <remove_chain+0x4a>
 800b340:	7ffb      	ldrb	r3, [r7, #31]
 800b342:	e03b      	b.n	800b3bc <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800b344:	68b9      	ldr	r1, [r7, #8]
 800b346:	68f8      	ldr	r0, [r7, #12]
 800b348:	f7ff fde7 	bl	800af1a <get_fat>
 800b34c:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800b34e:	697b      	ldr	r3, [r7, #20]
 800b350:	2b00      	cmp	r3, #0
 800b352:	d031      	beq.n	800b3b8 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800b354:	697b      	ldr	r3, [r7, #20]
 800b356:	2b01      	cmp	r3, #1
 800b358:	d101      	bne.n	800b35e <remove_chain+0x64>
 800b35a:	2302      	movs	r3, #2
 800b35c:	e02e      	b.n	800b3bc <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800b35e:	697b      	ldr	r3, [r7, #20]
 800b360:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b364:	d101      	bne.n	800b36a <remove_chain+0x70>
 800b366:	2301      	movs	r3, #1
 800b368:	e028      	b.n	800b3bc <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800b36a:	2200      	movs	r2, #0
 800b36c:	68b9      	ldr	r1, [r7, #8]
 800b36e:	69b8      	ldr	r0, [r7, #24]
 800b370:	f7ff fea7 	bl	800b0c2 <put_fat>
 800b374:	4603      	mov	r3, r0
 800b376:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800b378:	7ffb      	ldrb	r3, [r7, #31]
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	d001      	beq.n	800b382 <remove_chain+0x88>
 800b37e:	7ffb      	ldrb	r3, [r7, #31]
 800b380:	e01c      	b.n	800b3bc <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800b382:	69bb      	ldr	r3, [r7, #24]
 800b384:	699a      	ldr	r2, [r3, #24]
 800b386:	69bb      	ldr	r3, [r7, #24]
 800b388:	69db      	ldr	r3, [r3, #28]
 800b38a:	3b02      	subs	r3, #2
 800b38c:	429a      	cmp	r2, r3
 800b38e:	d20b      	bcs.n	800b3a8 <remove_chain+0xae>
			fs->free_clst++;
 800b390:	69bb      	ldr	r3, [r7, #24]
 800b392:	699b      	ldr	r3, [r3, #24]
 800b394:	1c5a      	adds	r2, r3, #1
 800b396:	69bb      	ldr	r3, [r7, #24]
 800b398:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 800b39a:	69bb      	ldr	r3, [r7, #24]
 800b39c:	791b      	ldrb	r3, [r3, #4]
 800b39e:	f043 0301 	orr.w	r3, r3, #1
 800b3a2:	b2da      	uxtb	r2, r3
 800b3a4:	69bb      	ldr	r3, [r7, #24]
 800b3a6:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800b3a8:	697b      	ldr	r3, [r7, #20]
 800b3aa:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800b3ac:	69bb      	ldr	r3, [r7, #24]
 800b3ae:	69db      	ldr	r3, [r3, #28]
 800b3b0:	68ba      	ldr	r2, [r7, #8]
 800b3b2:	429a      	cmp	r2, r3
 800b3b4:	d3c6      	bcc.n	800b344 <remove_chain+0x4a>
 800b3b6:	e000      	b.n	800b3ba <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800b3b8:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800b3ba:	2300      	movs	r3, #0
}
 800b3bc:	4618      	mov	r0, r3
 800b3be:	3720      	adds	r7, #32
 800b3c0:	46bd      	mov	sp, r7
 800b3c2:	bd80      	pop	{r7, pc}

0800b3c4 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800b3c4:	b580      	push	{r7, lr}
 800b3c6:	b088      	sub	sp, #32
 800b3c8:	af00      	add	r7, sp, #0
 800b3ca:	6078      	str	r0, [r7, #4]
 800b3cc:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800b3d4:	683b      	ldr	r3, [r7, #0]
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d10d      	bne.n	800b3f6 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800b3da:	693b      	ldr	r3, [r7, #16]
 800b3dc:	695b      	ldr	r3, [r3, #20]
 800b3de:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800b3e0:	69bb      	ldr	r3, [r7, #24]
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d004      	beq.n	800b3f0 <create_chain+0x2c>
 800b3e6:	693b      	ldr	r3, [r7, #16]
 800b3e8:	69db      	ldr	r3, [r3, #28]
 800b3ea:	69ba      	ldr	r2, [r7, #24]
 800b3ec:	429a      	cmp	r2, r3
 800b3ee:	d31b      	bcc.n	800b428 <create_chain+0x64>
 800b3f0:	2301      	movs	r3, #1
 800b3f2:	61bb      	str	r3, [r7, #24]
 800b3f4:	e018      	b.n	800b428 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800b3f6:	6839      	ldr	r1, [r7, #0]
 800b3f8:	6878      	ldr	r0, [r7, #4]
 800b3fa:	f7ff fd8e 	bl	800af1a <get_fat>
 800b3fe:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800b400:	68fb      	ldr	r3, [r7, #12]
 800b402:	2b01      	cmp	r3, #1
 800b404:	d801      	bhi.n	800b40a <create_chain+0x46>
 800b406:	2301      	movs	r3, #1
 800b408:	e070      	b.n	800b4ec <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b410:	d101      	bne.n	800b416 <create_chain+0x52>
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	e06a      	b.n	800b4ec <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800b416:	693b      	ldr	r3, [r7, #16]
 800b418:	69db      	ldr	r3, [r3, #28]
 800b41a:	68fa      	ldr	r2, [r7, #12]
 800b41c:	429a      	cmp	r2, r3
 800b41e:	d201      	bcs.n	800b424 <create_chain+0x60>
 800b420:	68fb      	ldr	r3, [r7, #12]
 800b422:	e063      	b.n	800b4ec <create_chain+0x128>
		scl = clst;
 800b424:	683b      	ldr	r3, [r7, #0]
 800b426:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800b428:	69bb      	ldr	r3, [r7, #24]
 800b42a:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800b42c:	69fb      	ldr	r3, [r7, #28]
 800b42e:	3301      	adds	r3, #1
 800b430:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800b432:	693b      	ldr	r3, [r7, #16]
 800b434:	69db      	ldr	r3, [r3, #28]
 800b436:	69fa      	ldr	r2, [r7, #28]
 800b438:	429a      	cmp	r2, r3
 800b43a:	d307      	bcc.n	800b44c <create_chain+0x88>
				ncl = 2;
 800b43c:	2302      	movs	r3, #2
 800b43e:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800b440:	69fa      	ldr	r2, [r7, #28]
 800b442:	69bb      	ldr	r3, [r7, #24]
 800b444:	429a      	cmp	r2, r3
 800b446:	d901      	bls.n	800b44c <create_chain+0x88>
 800b448:	2300      	movs	r3, #0
 800b44a:	e04f      	b.n	800b4ec <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800b44c:	69f9      	ldr	r1, [r7, #28]
 800b44e:	6878      	ldr	r0, [r7, #4]
 800b450:	f7ff fd63 	bl	800af1a <get_fat>
 800b454:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d00e      	beq.n	800b47a <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800b45c:	68fb      	ldr	r3, [r7, #12]
 800b45e:	2b01      	cmp	r3, #1
 800b460:	d003      	beq.n	800b46a <create_chain+0xa6>
 800b462:	68fb      	ldr	r3, [r7, #12]
 800b464:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b468:	d101      	bne.n	800b46e <create_chain+0xaa>
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	e03e      	b.n	800b4ec <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800b46e:	69fa      	ldr	r2, [r7, #28]
 800b470:	69bb      	ldr	r3, [r7, #24]
 800b472:	429a      	cmp	r2, r3
 800b474:	d1da      	bne.n	800b42c <create_chain+0x68>
 800b476:	2300      	movs	r3, #0
 800b478:	e038      	b.n	800b4ec <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800b47a:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800b47c:	f04f 32ff 	mov.w	r2, #4294967295
 800b480:	69f9      	ldr	r1, [r7, #28]
 800b482:	6938      	ldr	r0, [r7, #16]
 800b484:	f7ff fe1d 	bl	800b0c2 <put_fat>
 800b488:	4603      	mov	r3, r0
 800b48a:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800b48c:	7dfb      	ldrb	r3, [r7, #23]
 800b48e:	2b00      	cmp	r3, #0
 800b490:	d109      	bne.n	800b4a6 <create_chain+0xe2>
 800b492:	683b      	ldr	r3, [r7, #0]
 800b494:	2b00      	cmp	r3, #0
 800b496:	d006      	beq.n	800b4a6 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800b498:	69fa      	ldr	r2, [r7, #28]
 800b49a:	6839      	ldr	r1, [r7, #0]
 800b49c:	6938      	ldr	r0, [r7, #16]
 800b49e:	f7ff fe10 	bl	800b0c2 <put_fat>
 800b4a2:	4603      	mov	r3, r0
 800b4a4:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800b4a6:	7dfb      	ldrb	r3, [r7, #23]
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d116      	bne.n	800b4da <create_chain+0x116>
		fs->last_clst = ncl;
 800b4ac:	693b      	ldr	r3, [r7, #16]
 800b4ae:	69fa      	ldr	r2, [r7, #28]
 800b4b0:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800b4b2:	693b      	ldr	r3, [r7, #16]
 800b4b4:	699a      	ldr	r2, [r3, #24]
 800b4b6:	693b      	ldr	r3, [r7, #16]
 800b4b8:	69db      	ldr	r3, [r3, #28]
 800b4ba:	3b02      	subs	r3, #2
 800b4bc:	429a      	cmp	r2, r3
 800b4be:	d804      	bhi.n	800b4ca <create_chain+0x106>
 800b4c0:	693b      	ldr	r3, [r7, #16]
 800b4c2:	699b      	ldr	r3, [r3, #24]
 800b4c4:	1e5a      	subs	r2, r3, #1
 800b4c6:	693b      	ldr	r3, [r7, #16]
 800b4c8:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 800b4ca:	693b      	ldr	r3, [r7, #16]
 800b4cc:	791b      	ldrb	r3, [r3, #4]
 800b4ce:	f043 0301 	orr.w	r3, r3, #1
 800b4d2:	b2da      	uxtb	r2, r3
 800b4d4:	693b      	ldr	r3, [r7, #16]
 800b4d6:	711a      	strb	r2, [r3, #4]
 800b4d8:	e007      	b.n	800b4ea <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800b4da:	7dfb      	ldrb	r3, [r7, #23]
 800b4dc:	2b01      	cmp	r3, #1
 800b4de:	d102      	bne.n	800b4e6 <create_chain+0x122>
 800b4e0:	f04f 33ff 	mov.w	r3, #4294967295
 800b4e4:	e000      	b.n	800b4e8 <create_chain+0x124>
 800b4e6:	2301      	movs	r3, #1
 800b4e8:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800b4ea:	69fb      	ldr	r3, [r7, #28]
}
 800b4ec:	4618      	mov	r0, r3
 800b4ee:	3720      	adds	r7, #32
 800b4f0:	46bd      	mov	sp, r7
 800b4f2:	bd80      	pop	{r7, pc}

0800b4f4 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800b4f4:	b480      	push	{r7}
 800b4f6:	b087      	sub	sp, #28
 800b4f8:	af00      	add	r7, sp, #0
 800b4fa:	6078      	str	r0, [r7, #4]
 800b4fc:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b508:	3304      	adds	r3, #4
 800b50a:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800b50c:	68fb      	ldr	r3, [r7, #12]
 800b50e:	899b      	ldrh	r3, [r3, #12]
 800b510:	461a      	mov	r2, r3
 800b512:	683b      	ldr	r3, [r7, #0]
 800b514:	fbb3 f3f2 	udiv	r3, r3, r2
 800b518:	68fa      	ldr	r2, [r7, #12]
 800b51a:	8952      	ldrh	r2, [r2, #10]
 800b51c:	fbb3 f3f2 	udiv	r3, r3, r2
 800b520:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800b522:	693b      	ldr	r3, [r7, #16]
 800b524:	1d1a      	adds	r2, r3, #4
 800b526:	613a      	str	r2, [r7, #16]
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800b52c:	68bb      	ldr	r3, [r7, #8]
 800b52e:	2b00      	cmp	r3, #0
 800b530:	d101      	bne.n	800b536 <clmt_clust+0x42>
 800b532:	2300      	movs	r3, #0
 800b534:	e010      	b.n	800b558 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 800b536:	697a      	ldr	r2, [r7, #20]
 800b538:	68bb      	ldr	r3, [r7, #8]
 800b53a:	429a      	cmp	r2, r3
 800b53c:	d307      	bcc.n	800b54e <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800b53e:	697a      	ldr	r2, [r7, #20]
 800b540:	68bb      	ldr	r3, [r7, #8]
 800b542:	1ad3      	subs	r3, r2, r3
 800b544:	617b      	str	r3, [r7, #20]
 800b546:	693b      	ldr	r3, [r7, #16]
 800b548:	3304      	adds	r3, #4
 800b54a:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800b54c:	e7e9      	b.n	800b522 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 800b54e:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800b550:	693b      	ldr	r3, [r7, #16]
 800b552:	681a      	ldr	r2, [r3, #0]
 800b554:	697b      	ldr	r3, [r7, #20]
 800b556:	4413      	add	r3, r2
}
 800b558:	4618      	mov	r0, r3
 800b55a:	371c      	adds	r7, #28
 800b55c:	46bd      	mov	sp, r7
 800b55e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b562:	4770      	bx	lr

0800b564 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800b564:	b580      	push	{r7, lr}
 800b566:	b086      	sub	sp, #24
 800b568:	af00      	add	r7, sp, #0
 800b56a:	6078      	str	r0, [r7, #4]
 800b56c:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800b574:	683b      	ldr	r3, [r7, #0]
 800b576:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b57a:	d204      	bcs.n	800b586 <dir_sdi+0x22>
 800b57c:	683b      	ldr	r3, [r7, #0]
 800b57e:	f003 031f 	and.w	r3, r3, #31
 800b582:	2b00      	cmp	r3, #0
 800b584:	d001      	beq.n	800b58a <dir_sdi+0x26>
		return FR_INT_ERR;
 800b586:	2302      	movs	r3, #2
 800b588:	e071      	b.n	800b66e <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	683a      	ldr	r2, [r7, #0]
 800b58e:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	689b      	ldr	r3, [r3, #8]
 800b594:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800b596:	697b      	ldr	r3, [r7, #20]
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d106      	bne.n	800b5aa <dir_sdi+0x46>
 800b59c:	693b      	ldr	r3, [r7, #16]
 800b59e:	781b      	ldrb	r3, [r3, #0]
 800b5a0:	2b02      	cmp	r3, #2
 800b5a2:	d902      	bls.n	800b5aa <dir_sdi+0x46>
		clst = fs->dirbase;
 800b5a4:	693b      	ldr	r3, [r7, #16]
 800b5a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b5a8:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800b5aa:	697b      	ldr	r3, [r7, #20]
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d10c      	bne.n	800b5ca <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800b5b0:	683b      	ldr	r3, [r7, #0]
 800b5b2:	095b      	lsrs	r3, r3, #5
 800b5b4:	693a      	ldr	r2, [r7, #16]
 800b5b6:	8912      	ldrh	r2, [r2, #8]
 800b5b8:	4293      	cmp	r3, r2
 800b5ba:	d301      	bcc.n	800b5c0 <dir_sdi+0x5c>
 800b5bc:	2302      	movs	r3, #2
 800b5be:	e056      	b.n	800b66e <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800b5c0:	693b      	ldr	r3, [r7, #16]
 800b5c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	61da      	str	r2, [r3, #28]
 800b5c8:	e02d      	b.n	800b626 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800b5ca:	693b      	ldr	r3, [r7, #16]
 800b5cc:	895b      	ldrh	r3, [r3, #10]
 800b5ce:	461a      	mov	r2, r3
 800b5d0:	693b      	ldr	r3, [r7, #16]
 800b5d2:	899b      	ldrh	r3, [r3, #12]
 800b5d4:	fb02 f303 	mul.w	r3, r2, r3
 800b5d8:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800b5da:	e019      	b.n	800b610 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	6979      	ldr	r1, [r7, #20]
 800b5e0:	4618      	mov	r0, r3
 800b5e2:	f7ff fc9a 	bl	800af1a <get_fat>
 800b5e6:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800b5e8:	697b      	ldr	r3, [r7, #20]
 800b5ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b5ee:	d101      	bne.n	800b5f4 <dir_sdi+0x90>
 800b5f0:	2301      	movs	r3, #1
 800b5f2:	e03c      	b.n	800b66e <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800b5f4:	697b      	ldr	r3, [r7, #20]
 800b5f6:	2b01      	cmp	r3, #1
 800b5f8:	d904      	bls.n	800b604 <dir_sdi+0xa0>
 800b5fa:	693b      	ldr	r3, [r7, #16]
 800b5fc:	69db      	ldr	r3, [r3, #28]
 800b5fe:	697a      	ldr	r2, [r7, #20]
 800b600:	429a      	cmp	r2, r3
 800b602:	d301      	bcc.n	800b608 <dir_sdi+0xa4>
 800b604:	2302      	movs	r3, #2
 800b606:	e032      	b.n	800b66e <dir_sdi+0x10a>
			ofs -= csz;
 800b608:	683a      	ldr	r2, [r7, #0]
 800b60a:	68fb      	ldr	r3, [r7, #12]
 800b60c:	1ad3      	subs	r3, r2, r3
 800b60e:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800b610:	683a      	ldr	r2, [r7, #0]
 800b612:	68fb      	ldr	r3, [r7, #12]
 800b614:	429a      	cmp	r2, r3
 800b616:	d2e1      	bcs.n	800b5dc <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800b618:	6979      	ldr	r1, [r7, #20]
 800b61a:	6938      	ldr	r0, [r7, #16]
 800b61c:	f7ff fc5e 	bl	800aedc <clust2sect>
 800b620:	4602      	mov	r2, r0
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	697a      	ldr	r2, [r7, #20]
 800b62a:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	69db      	ldr	r3, [r3, #28]
 800b630:	2b00      	cmp	r3, #0
 800b632:	d101      	bne.n	800b638 <dir_sdi+0xd4>
 800b634:	2302      	movs	r3, #2
 800b636:	e01a      	b.n	800b66e <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	69da      	ldr	r2, [r3, #28]
 800b63c:	693b      	ldr	r3, [r7, #16]
 800b63e:	899b      	ldrh	r3, [r3, #12]
 800b640:	4619      	mov	r1, r3
 800b642:	683b      	ldr	r3, [r7, #0]
 800b644:	fbb3 f3f1 	udiv	r3, r3, r1
 800b648:	441a      	add	r2, r3
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800b64e:	693b      	ldr	r3, [r7, #16]
 800b650:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800b654:	693b      	ldr	r3, [r7, #16]
 800b656:	899b      	ldrh	r3, [r3, #12]
 800b658:	461a      	mov	r2, r3
 800b65a:	683b      	ldr	r3, [r7, #0]
 800b65c:	fbb3 f0f2 	udiv	r0, r3, r2
 800b660:	fb00 f202 	mul.w	r2, r0, r2
 800b664:	1a9b      	subs	r3, r3, r2
 800b666:	18ca      	adds	r2, r1, r3
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800b66c:	2300      	movs	r3, #0
}
 800b66e:	4618      	mov	r0, r3
 800b670:	3718      	adds	r7, #24
 800b672:	46bd      	mov	sp, r7
 800b674:	bd80      	pop	{r7, pc}

0800b676 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800b676:	b580      	push	{r7, lr}
 800b678:	b086      	sub	sp, #24
 800b67a:	af00      	add	r7, sp, #0
 800b67c:	6078      	str	r0, [r7, #4]
 800b67e:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	695b      	ldr	r3, [r3, #20]
 800b68a:	3320      	adds	r3, #32
 800b68c:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	69db      	ldr	r3, [r3, #28]
 800b692:	2b00      	cmp	r3, #0
 800b694:	d003      	beq.n	800b69e <dir_next+0x28>
 800b696:	68bb      	ldr	r3, [r7, #8]
 800b698:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b69c:	d301      	bcc.n	800b6a2 <dir_next+0x2c>
 800b69e:	2304      	movs	r3, #4
 800b6a0:	e0bb      	b.n	800b81a <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800b6a2:	68fb      	ldr	r3, [r7, #12]
 800b6a4:	899b      	ldrh	r3, [r3, #12]
 800b6a6:	461a      	mov	r2, r3
 800b6a8:	68bb      	ldr	r3, [r7, #8]
 800b6aa:	fbb3 f1f2 	udiv	r1, r3, r2
 800b6ae:	fb01 f202 	mul.w	r2, r1, r2
 800b6b2:	1a9b      	subs	r3, r3, r2
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	f040 809d 	bne.w	800b7f4 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	69db      	ldr	r3, [r3, #28]
 800b6be:	1c5a      	adds	r2, r3, #1
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	699b      	ldr	r3, [r3, #24]
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	d10b      	bne.n	800b6e4 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800b6cc:	68bb      	ldr	r3, [r7, #8]
 800b6ce:	095b      	lsrs	r3, r3, #5
 800b6d0:	68fa      	ldr	r2, [r7, #12]
 800b6d2:	8912      	ldrh	r2, [r2, #8]
 800b6d4:	4293      	cmp	r3, r2
 800b6d6:	f0c0 808d 	bcc.w	800b7f4 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	2200      	movs	r2, #0
 800b6de:	61da      	str	r2, [r3, #28]
 800b6e0:	2304      	movs	r3, #4
 800b6e2:	e09a      	b.n	800b81a <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800b6e4:	68fb      	ldr	r3, [r7, #12]
 800b6e6:	899b      	ldrh	r3, [r3, #12]
 800b6e8:	461a      	mov	r2, r3
 800b6ea:	68bb      	ldr	r3, [r7, #8]
 800b6ec:	fbb3 f3f2 	udiv	r3, r3, r2
 800b6f0:	68fa      	ldr	r2, [r7, #12]
 800b6f2:	8952      	ldrh	r2, [r2, #10]
 800b6f4:	3a01      	subs	r2, #1
 800b6f6:	4013      	ands	r3, r2
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d17b      	bne.n	800b7f4 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800b6fc:	687a      	ldr	r2, [r7, #4]
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	699b      	ldr	r3, [r3, #24]
 800b702:	4619      	mov	r1, r3
 800b704:	4610      	mov	r0, r2
 800b706:	f7ff fc08 	bl	800af1a <get_fat>
 800b70a:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800b70c:	697b      	ldr	r3, [r7, #20]
 800b70e:	2b01      	cmp	r3, #1
 800b710:	d801      	bhi.n	800b716 <dir_next+0xa0>
 800b712:	2302      	movs	r3, #2
 800b714:	e081      	b.n	800b81a <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800b716:	697b      	ldr	r3, [r7, #20]
 800b718:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b71c:	d101      	bne.n	800b722 <dir_next+0xac>
 800b71e:	2301      	movs	r3, #1
 800b720:	e07b      	b.n	800b81a <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800b722:	68fb      	ldr	r3, [r7, #12]
 800b724:	69db      	ldr	r3, [r3, #28]
 800b726:	697a      	ldr	r2, [r7, #20]
 800b728:	429a      	cmp	r2, r3
 800b72a:	d359      	bcc.n	800b7e0 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800b72c:	683b      	ldr	r3, [r7, #0]
 800b72e:	2b00      	cmp	r3, #0
 800b730:	d104      	bne.n	800b73c <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	2200      	movs	r2, #0
 800b736:	61da      	str	r2, [r3, #28]
 800b738:	2304      	movs	r3, #4
 800b73a:	e06e      	b.n	800b81a <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800b73c:	687a      	ldr	r2, [r7, #4]
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	699b      	ldr	r3, [r3, #24]
 800b742:	4619      	mov	r1, r3
 800b744:	4610      	mov	r0, r2
 800b746:	f7ff fe3d 	bl	800b3c4 <create_chain>
 800b74a:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800b74c:	697b      	ldr	r3, [r7, #20]
 800b74e:	2b00      	cmp	r3, #0
 800b750:	d101      	bne.n	800b756 <dir_next+0xe0>
 800b752:	2307      	movs	r3, #7
 800b754:	e061      	b.n	800b81a <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800b756:	697b      	ldr	r3, [r7, #20]
 800b758:	2b01      	cmp	r3, #1
 800b75a:	d101      	bne.n	800b760 <dir_next+0xea>
 800b75c:	2302      	movs	r3, #2
 800b75e:	e05c      	b.n	800b81a <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800b760:	697b      	ldr	r3, [r7, #20]
 800b762:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b766:	d101      	bne.n	800b76c <dir_next+0xf6>
 800b768:	2301      	movs	r3, #1
 800b76a:	e056      	b.n	800b81a <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800b76c:	68f8      	ldr	r0, [r7, #12]
 800b76e:	f7ff fad3 	bl	800ad18 <sync_window>
 800b772:	4603      	mov	r3, r0
 800b774:	2b00      	cmp	r3, #0
 800b776:	d001      	beq.n	800b77c <dir_next+0x106>
 800b778:	2301      	movs	r3, #1
 800b77a:	e04e      	b.n	800b81a <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800b77c:	68fb      	ldr	r3, [r7, #12]
 800b77e:	f103 0038 	add.w	r0, r3, #56	; 0x38
 800b782:	68fb      	ldr	r3, [r7, #12]
 800b784:	899b      	ldrh	r3, [r3, #12]
 800b786:	461a      	mov	r2, r3
 800b788:	2100      	movs	r1, #0
 800b78a:	f7ff f8fc 	bl	800a986 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800b78e:	2300      	movs	r3, #0
 800b790:	613b      	str	r3, [r7, #16]
 800b792:	6979      	ldr	r1, [r7, #20]
 800b794:	68f8      	ldr	r0, [r7, #12]
 800b796:	f7ff fba1 	bl	800aedc <clust2sect>
 800b79a:	4602      	mov	r2, r0
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	635a      	str	r2, [r3, #52]	; 0x34
 800b7a0:	e012      	b.n	800b7c8 <dir_next+0x152>
						fs->wflag = 1;
 800b7a2:	68fb      	ldr	r3, [r7, #12]
 800b7a4:	2201      	movs	r2, #1
 800b7a6:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800b7a8:	68f8      	ldr	r0, [r7, #12]
 800b7aa:	f7ff fab5 	bl	800ad18 <sync_window>
 800b7ae:	4603      	mov	r3, r0
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d001      	beq.n	800b7b8 <dir_next+0x142>
 800b7b4:	2301      	movs	r3, #1
 800b7b6:	e030      	b.n	800b81a <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800b7b8:	693b      	ldr	r3, [r7, #16]
 800b7ba:	3301      	adds	r3, #1
 800b7bc:	613b      	str	r3, [r7, #16]
 800b7be:	68fb      	ldr	r3, [r7, #12]
 800b7c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b7c2:	1c5a      	adds	r2, r3, #1
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	635a      	str	r2, [r3, #52]	; 0x34
 800b7c8:	68fb      	ldr	r3, [r7, #12]
 800b7ca:	895b      	ldrh	r3, [r3, #10]
 800b7cc:	461a      	mov	r2, r3
 800b7ce:	693b      	ldr	r3, [r7, #16]
 800b7d0:	4293      	cmp	r3, r2
 800b7d2:	d3e6      	bcc.n	800b7a2 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b7d8:	693b      	ldr	r3, [r7, #16]
 800b7da:	1ad2      	subs	r2, r2, r3
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	697a      	ldr	r2, [r7, #20]
 800b7e4:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800b7e6:	6979      	ldr	r1, [r7, #20]
 800b7e8:	68f8      	ldr	r0, [r7, #12]
 800b7ea:	f7ff fb77 	bl	800aedc <clust2sect>
 800b7ee:	4602      	mov	r2, r0
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	68ba      	ldr	r2, [r7, #8]
 800b7f8:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800b7fa:	68fb      	ldr	r3, [r7, #12]
 800b7fc:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800b800:	68fb      	ldr	r3, [r7, #12]
 800b802:	899b      	ldrh	r3, [r3, #12]
 800b804:	461a      	mov	r2, r3
 800b806:	68bb      	ldr	r3, [r7, #8]
 800b808:	fbb3 f0f2 	udiv	r0, r3, r2
 800b80c:	fb00 f202 	mul.w	r2, r0, r2
 800b810:	1a9b      	subs	r3, r3, r2
 800b812:	18ca      	adds	r2, r1, r3
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800b818:	2300      	movs	r3, #0
}
 800b81a:	4618      	mov	r0, r3
 800b81c:	3718      	adds	r7, #24
 800b81e:	46bd      	mov	sp, r7
 800b820:	bd80      	pop	{r7, pc}

0800b822 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800b822:	b580      	push	{r7, lr}
 800b824:	b086      	sub	sp, #24
 800b826:	af00      	add	r7, sp, #0
 800b828:	6078      	str	r0, [r7, #4]
 800b82a:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800b832:	2100      	movs	r1, #0
 800b834:	6878      	ldr	r0, [r7, #4]
 800b836:	f7ff fe95 	bl	800b564 <dir_sdi>
 800b83a:	4603      	mov	r3, r0
 800b83c:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800b83e:	7dfb      	ldrb	r3, [r7, #23]
 800b840:	2b00      	cmp	r3, #0
 800b842:	d12b      	bne.n	800b89c <dir_alloc+0x7a>
		n = 0;
 800b844:	2300      	movs	r3, #0
 800b846:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	69db      	ldr	r3, [r3, #28]
 800b84c:	4619      	mov	r1, r3
 800b84e:	68f8      	ldr	r0, [r7, #12]
 800b850:	f7ff faa6 	bl	800ada0 <move_window>
 800b854:	4603      	mov	r3, r0
 800b856:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800b858:	7dfb      	ldrb	r3, [r7, #23]
 800b85a:	2b00      	cmp	r3, #0
 800b85c:	d11d      	bne.n	800b89a <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	6a1b      	ldr	r3, [r3, #32]
 800b862:	781b      	ldrb	r3, [r3, #0]
 800b864:	2be5      	cmp	r3, #229	; 0xe5
 800b866:	d004      	beq.n	800b872 <dir_alloc+0x50>
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	6a1b      	ldr	r3, [r3, #32]
 800b86c:	781b      	ldrb	r3, [r3, #0]
 800b86e:	2b00      	cmp	r3, #0
 800b870:	d107      	bne.n	800b882 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800b872:	693b      	ldr	r3, [r7, #16]
 800b874:	3301      	adds	r3, #1
 800b876:	613b      	str	r3, [r7, #16]
 800b878:	693a      	ldr	r2, [r7, #16]
 800b87a:	683b      	ldr	r3, [r7, #0]
 800b87c:	429a      	cmp	r2, r3
 800b87e:	d102      	bne.n	800b886 <dir_alloc+0x64>
 800b880:	e00c      	b.n	800b89c <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800b882:	2300      	movs	r3, #0
 800b884:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800b886:	2101      	movs	r1, #1
 800b888:	6878      	ldr	r0, [r7, #4]
 800b88a:	f7ff fef4 	bl	800b676 <dir_next>
 800b88e:	4603      	mov	r3, r0
 800b890:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800b892:	7dfb      	ldrb	r3, [r7, #23]
 800b894:	2b00      	cmp	r3, #0
 800b896:	d0d7      	beq.n	800b848 <dir_alloc+0x26>
 800b898:	e000      	b.n	800b89c <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800b89a:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800b89c:	7dfb      	ldrb	r3, [r7, #23]
 800b89e:	2b04      	cmp	r3, #4
 800b8a0:	d101      	bne.n	800b8a6 <dir_alloc+0x84>
 800b8a2:	2307      	movs	r3, #7
 800b8a4:	75fb      	strb	r3, [r7, #23]
	return res;
 800b8a6:	7dfb      	ldrb	r3, [r7, #23]
}
 800b8a8:	4618      	mov	r0, r3
 800b8aa:	3718      	adds	r7, #24
 800b8ac:	46bd      	mov	sp, r7
 800b8ae:	bd80      	pop	{r7, pc}

0800b8b0 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800b8b0:	b580      	push	{r7, lr}
 800b8b2:	b084      	sub	sp, #16
 800b8b4:	af00      	add	r7, sp, #0
 800b8b6:	6078      	str	r0, [r7, #4]
 800b8b8:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800b8ba:	683b      	ldr	r3, [r7, #0]
 800b8bc:	331a      	adds	r3, #26
 800b8be:	4618      	mov	r0, r3
 800b8c0:	f7fe ffbe 	bl	800a840 <ld_word>
 800b8c4:	4603      	mov	r3, r0
 800b8c6:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	781b      	ldrb	r3, [r3, #0]
 800b8cc:	2b03      	cmp	r3, #3
 800b8ce:	d109      	bne.n	800b8e4 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800b8d0:	683b      	ldr	r3, [r7, #0]
 800b8d2:	3314      	adds	r3, #20
 800b8d4:	4618      	mov	r0, r3
 800b8d6:	f7fe ffb3 	bl	800a840 <ld_word>
 800b8da:	4603      	mov	r3, r0
 800b8dc:	041b      	lsls	r3, r3, #16
 800b8de:	68fa      	ldr	r2, [r7, #12]
 800b8e0:	4313      	orrs	r3, r2
 800b8e2:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800b8e4:	68fb      	ldr	r3, [r7, #12]
}
 800b8e6:	4618      	mov	r0, r3
 800b8e8:	3710      	adds	r7, #16
 800b8ea:	46bd      	mov	sp, r7
 800b8ec:	bd80      	pop	{r7, pc}

0800b8ee <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800b8ee:	b580      	push	{r7, lr}
 800b8f0:	b084      	sub	sp, #16
 800b8f2:	af00      	add	r7, sp, #0
 800b8f4:	60f8      	str	r0, [r7, #12]
 800b8f6:	60b9      	str	r1, [r7, #8]
 800b8f8:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800b8fa:	68bb      	ldr	r3, [r7, #8]
 800b8fc:	331a      	adds	r3, #26
 800b8fe:	687a      	ldr	r2, [r7, #4]
 800b900:	b292      	uxth	r2, r2
 800b902:	4611      	mov	r1, r2
 800b904:	4618      	mov	r0, r3
 800b906:	f7fe ffd6 	bl	800a8b6 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800b90a:	68fb      	ldr	r3, [r7, #12]
 800b90c:	781b      	ldrb	r3, [r3, #0]
 800b90e:	2b03      	cmp	r3, #3
 800b910:	d109      	bne.n	800b926 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800b912:	68bb      	ldr	r3, [r7, #8]
 800b914:	f103 0214 	add.w	r2, r3, #20
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	0c1b      	lsrs	r3, r3, #16
 800b91c:	b29b      	uxth	r3, r3
 800b91e:	4619      	mov	r1, r3
 800b920:	4610      	mov	r0, r2
 800b922:	f7fe ffc8 	bl	800a8b6 <st_word>
	}
}
 800b926:	bf00      	nop
 800b928:	3710      	adds	r7, #16
 800b92a:	46bd      	mov	sp, r7
 800b92c:	bd80      	pop	{r7, pc}
	...

0800b930 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800b930:	b590      	push	{r4, r7, lr}
 800b932:	b087      	sub	sp, #28
 800b934:	af00      	add	r7, sp, #0
 800b936:	6078      	str	r0, [r7, #4]
 800b938:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800b93a:	683b      	ldr	r3, [r7, #0]
 800b93c:	331a      	adds	r3, #26
 800b93e:	4618      	mov	r0, r3
 800b940:	f7fe ff7e 	bl	800a840 <ld_word>
 800b944:	4603      	mov	r3, r0
 800b946:	2b00      	cmp	r3, #0
 800b948:	d001      	beq.n	800b94e <cmp_lfn+0x1e>
 800b94a:	2300      	movs	r3, #0
 800b94c:	e059      	b.n	800ba02 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800b94e:	683b      	ldr	r3, [r7, #0]
 800b950:	781b      	ldrb	r3, [r3, #0]
 800b952:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b956:	1e5a      	subs	r2, r3, #1
 800b958:	4613      	mov	r3, r2
 800b95a:	005b      	lsls	r3, r3, #1
 800b95c:	4413      	add	r3, r2
 800b95e:	009b      	lsls	r3, r3, #2
 800b960:	4413      	add	r3, r2
 800b962:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800b964:	2301      	movs	r3, #1
 800b966:	81fb      	strh	r3, [r7, #14]
 800b968:	2300      	movs	r3, #0
 800b96a:	613b      	str	r3, [r7, #16]
 800b96c:	e033      	b.n	800b9d6 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800b96e:	4a27      	ldr	r2, [pc, #156]	; (800ba0c <cmp_lfn+0xdc>)
 800b970:	693b      	ldr	r3, [r7, #16]
 800b972:	4413      	add	r3, r2
 800b974:	781b      	ldrb	r3, [r3, #0]
 800b976:	461a      	mov	r2, r3
 800b978:	683b      	ldr	r3, [r7, #0]
 800b97a:	4413      	add	r3, r2
 800b97c:	4618      	mov	r0, r3
 800b97e:	f7fe ff5f 	bl	800a840 <ld_word>
 800b982:	4603      	mov	r3, r0
 800b984:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800b986:	89fb      	ldrh	r3, [r7, #14]
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d01a      	beq.n	800b9c2 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800b98c:	697b      	ldr	r3, [r7, #20]
 800b98e:	2bfe      	cmp	r3, #254	; 0xfe
 800b990:	d812      	bhi.n	800b9b8 <cmp_lfn+0x88>
 800b992:	89bb      	ldrh	r3, [r7, #12]
 800b994:	4618      	mov	r0, r3
 800b996:	f001 fd75 	bl	800d484 <ff_wtoupper>
 800b99a:	4603      	mov	r3, r0
 800b99c:	461c      	mov	r4, r3
 800b99e:	697b      	ldr	r3, [r7, #20]
 800b9a0:	1c5a      	adds	r2, r3, #1
 800b9a2:	617a      	str	r2, [r7, #20]
 800b9a4:	005b      	lsls	r3, r3, #1
 800b9a6:	687a      	ldr	r2, [r7, #4]
 800b9a8:	4413      	add	r3, r2
 800b9aa:	881b      	ldrh	r3, [r3, #0]
 800b9ac:	4618      	mov	r0, r3
 800b9ae:	f001 fd69 	bl	800d484 <ff_wtoupper>
 800b9b2:	4603      	mov	r3, r0
 800b9b4:	429c      	cmp	r4, r3
 800b9b6:	d001      	beq.n	800b9bc <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800b9b8:	2300      	movs	r3, #0
 800b9ba:	e022      	b.n	800ba02 <cmp_lfn+0xd2>
			}
			wc = uc;
 800b9bc:	89bb      	ldrh	r3, [r7, #12]
 800b9be:	81fb      	strh	r3, [r7, #14]
 800b9c0:	e006      	b.n	800b9d0 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800b9c2:	89bb      	ldrh	r3, [r7, #12]
 800b9c4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b9c8:	4293      	cmp	r3, r2
 800b9ca:	d001      	beq.n	800b9d0 <cmp_lfn+0xa0>
 800b9cc:	2300      	movs	r3, #0
 800b9ce:	e018      	b.n	800ba02 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800b9d0:	693b      	ldr	r3, [r7, #16]
 800b9d2:	3301      	adds	r3, #1
 800b9d4:	613b      	str	r3, [r7, #16]
 800b9d6:	693b      	ldr	r3, [r7, #16]
 800b9d8:	2b0c      	cmp	r3, #12
 800b9da:	d9c8      	bls.n	800b96e <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800b9dc:	683b      	ldr	r3, [r7, #0]
 800b9de:	781b      	ldrb	r3, [r3, #0]
 800b9e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b9e4:	2b00      	cmp	r3, #0
 800b9e6:	d00b      	beq.n	800ba00 <cmp_lfn+0xd0>
 800b9e8:	89fb      	ldrh	r3, [r7, #14]
 800b9ea:	2b00      	cmp	r3, #0
 800b9ec:	d008      	beq.n	800ba00 <cmp_lfn+0xd0>
 800b9ee:	697b      	ldr	r3, [r7, #20]
 800b9f0:	005b      	lsls	r3, r3, #1
 800b9f2:	687a      	ldr	r2, [r7, #4]
 800b9f4:	4413      	add	r3, r2
 800b9f6:	881b      	ldrh	r3, [r3, #0]
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d001      	beq.n	800ba00 <cmp_lfn+0xd0>
 800b9fc:	2300      	movs	r3, #0
 800b9fe:	e000      	b.n	800ba02 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800ba00:	2301      	movs	r3, #1
}
 800ba02:	4618      	mov	r0, r3
 800ba04:	371c      	adds	r7, #28
 800ba06:	46bd      	mov	sp, r7
 800ba08:	bd90      	pop	{r4, r7, pc}
 800ba0a:	bf00      	nop
 800ba0c:	0800e084 	.word	0x0800e084

0800ba10 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800ba10:	b580      	push	{r7, lr}
 800ba12:	b088      	sub	sp, #32
 800ba14:	af00      	add	r7, sp, #0
 800ba16:	60f8      	str	r0, [r7, #12]
 800ba18:	60b9      	str	r1, [r7, #8]
 800ba1a:	4611      	mov	r1, r2
 800ba1c:	461a      	mov	r2, r3
 800ba1e:	460b      	mov	r3, r1
 800ba20:	71fb      	strb	r3, [r7, #7]
 800ba22:	4613      	mov	r3, r2
 800ba24:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800ba26:	68bb      	ldr	r3, [r7, #8]
 800ba28:	330d      	adds	r3, #13
 800ba2a:	79ba      	ldrb	r2, [r7, #6]
 800ba2c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800ba2e:	68bb      	ldr	r3, [r7, #8]
 800ba30:	330b      	adds	r3, #11
 800ba32:	220f      	movs	r2, #15
 800ba34:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800ba36:	68bb      	ldr	r3, [r7, #8]
 800ba38:	330c      	adds	r3, #12
 800ba3a:	2200      	movs	r2, #0
 800ba3c:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800ba3e:	68bb      	ldr	r3, [r7, #8]
 800ba40:	331a      	adds	r3, #26
 800ba42:	2100      	movs	r1, #0
 800ba44:	4618      	mov	r0, r3
 800ba46:	f7fe ff36 	bl	800a8b6 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800ba4a:	79fb      	ldrb	r3, [r7, #7]
 800ba4c:	1e5a      	subs	r2, r3, #1
 800ba4e:	4613      	mov	r3, r2
 800ba50:	005b      	lsls	r3, r3, #1
 800ba52:	4413      	add	r3, r2
 800ba54:	009b      	lsls	r3, r3, #2
 800ba56:	4413      	add	r3, r2
 800ba58:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800ba5a:	2300      	movs	r3, #0
 800ba5c:	82fb      	strh	r3, [r7, #22]
 800ba5e:	2300      	movs	r3, #0
 800ba60:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800ba62:	8afb      	ldrh	r3, [r7, #22]
 800ba64:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ba68:	4293      	cmp	r3, r2
 800ba6a:	d007      	beq.n	800ba7c <put_lfn+0x6c>
 800ba6c:	69fb      	ldr	r3, [r7, #28]
 800ba6e:	1c5a      	adds	r2, r3, #1
 800ba70:	61fa      	str	r2, [r7, #28]
 800ba72:	005b      	lsls	r3, r3, #1
 800ba74:	68fa      	ldr	r2, [r7, #12]
 800ba76:	4413      	add	r3, r2
 800ba78:	881b      	ldrh	r3, [r3, #0]
 800ba7a:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800ba7c:	4a17      	ldr	r2, [pc, #92]	; (800badc <put_lfn+0xcc>)
 800ba7e:	69bb      	ldr	r3, [r7, #24]
 800ba80:	4413      	add	r3, r2
 800ba82:	781b      	ldrb	r3, [r3, #0]
 800ba84:	461a      	mov	r2, r3
 800ba86:	68bb      	ldr	r3, [r7, #8]
 800ba88:	4413      	add	r3, r2
 800ba8a:	8afa      	ldrh	r2, [r7, #22]
 800ba8c:	4611      	mov	r1, r2
 800ba8e:	4618      	mov	r0, r3
 800ba90:	f7fe ff11 	bl	800a8b6 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800ba94:	8afb      	ldrh	r3, [r7, #22]
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	d102      	bne.n	800baa0 <put_lfn+0x90>
 800ba9a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800ba9e:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800baa0:	69bb      	ldr	r3, [r7, #24]
 800baa2:	3301      	adds	r3, #1
 800baa4:	61bb      	str	r3, [r7, #24]
 800baa6:	69bb      	ldr	r3, [r7, #24]
 800baa8:	2b0c      	cmp	r3, #12
 800baaa:	d9da      	bls.n	800ba62 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800baac:	8afb      	ldrh	r3, [r7, #22]
 800baae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800bab2:	4293      	cmp	r3, r2
 800bab4:	d006      	beq.n	800bac4 <put_lfn+0xb4>
 800bab6:	69fb      	ldr	r3, [r7, #28]
 800bab8:	005b      	lsls	r3, r3, #1
 800baba:	68fa      	ldr	r2, [r7, #12]
 800babc:	4413      	add	r3, r2
 800babe:	881b      	ldrh	r3, [r3, #0]
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d103      	bne.n	800bacc <put_lfn+0xbc>
 800bac4:	79fb      	ldrb	r3, [r7, #7]
 800bac6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800baca:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800bacc:	68bb      	ldr	r3, [r7, #8]
 800bace:	79fa      	ldrb	r2, [r7, #7]
 800bad0:	701a      	strb	r2, [r3, #0]
}
 800bad2:	bf00      	nop
 800bad4:	3720      	adds	r7, #32
 800bad6:	46bd      	mov	sp, r7
 800bad8:	bd80      	pop	{r7, pc}
 800bada:	bf00      	nop
 800badc:	0800e084 	.word	0x0800e084

0800bae0 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800bae0:	b580      	push	{r7, lr}
 800bae2:	b08c      	sub	sp, #48	; 0x30
 800bae4:	af00      	add	r7, sp, #0
 800bae6:	60f8      	str	r0, [r7, #12]
 800bae8:	60b9      	str	r1, [r7, #8]
 800baea:	607a      	str	r2, [r7, #4]
 800baec:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800baee:	220b      	movs	r2, #11
 800baf0:	68b9      	ldr	r1, [r7, #8]
 800baf2:	68f8      	ldr	r0, [r7, #12]
 800baf4:	f7fe ff26 	bl	800a944 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800baf8:	683b      	ldr	r3, [r7, #0]
 800bafa:	2b05      	cmp	r3, #5
 800bafc:	d92b      	bls.n	800bb56 <gen_numname+0x76>
		sr = seq;
 800bafe:	683b      	ldr	r3, [r7, #0]
 800bb00:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800bb02:	e022      	b.n	800bb4a <gen_numname+0x6a>
			wc = *lfn++;
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	1c9a      	adds	r2, r3, #2
 800bb08:	607a      	str	r2, [r7, #4]
 800bb0a:	881b      	ldrh	r3, [r3, #0]
 800bb0c:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 800bb0e:	2300      	movs	r3, #0
 800bb10:	62bb      	str	r3, [r7, #40]	; 0x28
 800bb12:	e017      	b.n	800bb44 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800bb14:	69fb      	ldr	r3, [r7, #28]
 800bb16:	005a      	lsls	r2, r3, #1
 800bb18:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800bb1a:	f003 0301 	and.w	r3, r3, #1
 800bb1e:	4413      	add	r3, r2
 800bb20:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800bb22:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800bb24:	085b      	lsrs	r3, r3, #1
 800bb26:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800bb28:	69fb      	ldr	r3, [r7, #28]
 800bb2a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	d005      	beq.n	800bb3e <gen_numname+0x5e>
 800bb32:	69fb      	ldr	r3, [r7, #28]
 800bb34:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 800bb38:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 800bb3c:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800bb3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb40:	3301      	adds	r3, #1
 800bb42:	62bb      	str	r3, [r7, #40]	; 0x28
 800bb44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb46:	2b0f      	cmp	r3, #15
 800bb48:	d9e4      	bls.n	800bb14 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	881b      	ldrh	r3, [r3, #0]
 800bb4e:	2b00      	cmp	r3, #0
 800bb50:	d1d8      	bne.n	800bb04 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800bb52:	69fb      	ldr	r3, [r7, #28]
 800bb54:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800bb56:	2307      	movs	r3, #7
 800bb58:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800bb5a:	683b      	ldr	r3, [r7, #0]
 800bb5c:	b2db      	uxtb	r3, r3
 800bb5e:	f003 030f 	and.w	r3, r3, #15
 800bb62:	b2db      	uxtb	r3, r3
 800bb64:	3330      	adds	r3, #48	; 0x30
 800bb66:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 800bb6a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800bb6e:	2b39      	cmp	r3, #57	; 0x39
 800bb70:	d904      	bls.n	800bb7c <gen_numname+0x9c>
 800bb72:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800bb76:	3307      	adds	r3, #7
 800bb78:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 800bb7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb7e:	1e5a      	subs	r2, r3, #1
 800bb80:	62ba      	str	r2, [r7, #40]	; 0x28
 800bb82:	3330      	adds	r3, #48	; 0x30
 800bb84:	443b      	add	r3, r7
 800bb86:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800bb8a:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800bb8e:	683b      	ldr	r3, [r7, #0]
 800bb90:	091b      	lsrs	r3, r3, #4
 800bb92:	603b      	str	r3, [r7, #0]
	} while (seq);
 800bb94:	683b      	ldr	r3, [r7, #0]
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d1df      	bne.n	800bb5a <gen_numname+0x7a>
	ns[i] = '~';
 800bb9a:	f107 0214 	add.w	r2, r7, #20
 800bb9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bba0:	4413      	add	r3, r2
 800bba2:	227e      	movs	r2, #126	; 0x7e
 800bba4:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800bba6:	2300      	movs	r3, #0
 800bba8:	627b      	str	r3, [r7, #36]	; 0x24
 800bbaa:	e002      	b.n	800bbb2 <gen_numname+0xd2>
 800bbac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbae:	3301      	adds	r3, #1
 800bbb0:	627b      	str	r3, [r7, #36]	; 0x24
 800bbb2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bbb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bbb6:	429a      	cmp	r2, r3
 800bbb8:	d205      	bcs.n	800bbc6 <gen_numname+0xe6>
 800bbba:	68fa      	ldr	r2, [r7, #12]
 800bbbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbbe:	4413      	add	r3, r2
 800bbc0:	781b      	ldrb	r3, [r3, #0]
 800bbc2:	2b20      	cmp	r3, #32
 800bbc4:	d1f2      	bne.n	800bbac <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800bbc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bbc8:	2b07      	cmp	r3, #7
 800bbca:	d807      	bhi.n	800bbdc <gen_numname+0xfc>
 800bbcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bbce:	1c5a      	adds	r2, r3, #1
 800bbd0:	62ba      	str	r2, [r7, #40]	; 0x28
 800bbd2:	3330      	adds	r3, #48	; 0x30
 800bbd4:	443b      	add	r3, r7
 800bbd6:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800bbda:	e000      	b.n	800bbde <gen_numname+0xfe>
 800bbdc:	2120      	movs	r1, #32
 800bbde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbe0:	1c5a      	adds	r2, r3, #1
 800bbe2:	627a      	str	r2, [r7, #36]	; 0x24
 800bbe4:	68fa      	ldr	r2, [r7, #12]
 800bbe6:	4413      	add	r3, r2
 800bbe8:	460a      	mov	r2, r1
 800bbea:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800bbec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbee:	2b07      	cmp	r3, #7
 800bbf0:	d9e9      	bls.n	800bbc6 <gen_numname+0xe6>
}
 800bbf2:	bf00      	nop
 800bbf4:	bf00      	nop
 800bbf6:	3730      	adds	r7, #48	; 0x30
 800bbf8:	46bd      	mov	sp, r7
 800bbfa:	bd80      	pop	{r7, pc}

0800bbfc <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800bbfc:	b480      	push	{r7}
 800bbfe:	b085      	sub	sp, #20
 800bc00:	af00      	add	r7, sp, #0
 800bc02:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800bc04:	2300      	movs	r3, #0
 800bc06:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800bc08:	230b      	movs	r3, #11
 800bc0a:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800bc0c:	7bfb      	ldrb	r3, [r7, #15]
 800bc0e:	b2da      	uxtb	r2, r3
 800bc10:	0852      	lsrs	r2, r2, #1
 800bc12:	01db      	lsls	r3, r3, #7
 800bc14:	4313      	orrs	r3, r2
 800bc16:	b2da      	uxtb	r2, r3
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	1c59      	adds	r1, r3, #1
 800bc1c:	6079      	str	r1, [r7, #4]
 800bc1e:	781b      	ldrb	r3, [r3, #0]
 800bc20:	4413      	add	r3, r2
 800bc22:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800bc24:	68bb      	ldr	r3, [r7, #8]
 800bc26:	3b01      	subs	r3, #1
 800bc28:	60bb      	str	r3, [r7, #8]
 800bc2a:	68bb      	ldr	r3, [r7, #8]
 800bc2c:	2b00      	cmp	r3, #0
 800bc2e:	d1ed      	bne.n	800bc0c <sum_sfn+0x10>
	return sum;
 800bc30:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc32:	4618      	mov	r0, r3
 800bc34:	3714      	adds	r7, #20
 800bc36:	46bd      	mov	sp, r7
 800bc38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc3c:	4770      	bx	lr

0800bc3e <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800bc3e:	b580      	push	{r7, lr}
 800bc40:	b086      	sub	sp, #24
 800bc42:	af00      	add	r7, sp, #0
 800bc44:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	681b      	ldr	r3, [r3, #0]
 800bc4a:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800bc4c:	2100      	movs	r1, #0
 800bc4e:	6878      	ldr	r0, [r7, #4]
 800bc50:	f7ff fc88 	bl	800b564 <dir_sdi>
 800bc54:	4603      	mov	r3, r0
 800bc56:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800bc58:	7dfb      	ldrb	r3, [r7, #23]
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d001      	beq.n	800bc62 <dir_find+0x24>
 800bc5e:	7dfb      	ldrb	r3, [r7, #23]
 800bc60:	e0a9      	b.n	800bdb6 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800bc62:	23ff      	movs	r3, #255	; 0xff
 800bc64:	753b      	strb	r3, [r7, #20]
 800bc66:	7d3b      	ldrb	r3, [r7, #20]
 800bc68:	757b      	strb	r3, [r7, #21]
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	f04f 32ff 	mov.w	r2, #4294967295
 800bc70:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	69db      	ldr	r3, [r3, #28]
 800bc76:	4619      	mov	r1, r3
 800bc78:	6938      	ldr	r0, [r7, #16]
 800bc7a:	f7ff f891 	bl	800ada0 <move_window>
 800bc7e:	4603      	mov	r3, r0
 800bc80:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800bc82:	7dfb      	ldrb	r3, [r7, #23]
 800bc84:	2b00      	cmp	r3, #0
 800bc86:	f040 8090 	bne.w	800bdaa <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	6a1b      	ldr	r3, [r3, #32]
 800bc8e:	781b      	ldrb	r3, [r3, #0]
 800bc90:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800bc92:	7dbb      	ldrb	r3, [r7, #22]
 800bc94:	2b00      	cmp	r3, #0
 800bc96:	d102      	bne.n	800bc9e <dir_find+0x60>
 800bc98:	2304      	movs	r3, #4
 800bc9a:	75fb      	strb	r3, [r7, #23]
 800bc9c:	e08a      	b.n	800bdb4 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	6a1b      	ldr	r3, [r3, #32]
 800bca2:	330b      	adds	r3, #11
 800bca4:	781b      	ldrb	r3, [r3, #0]
 800bca6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800bcaa:	73fb      	strb	r3, [r7, #15]
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	7bfa      	ldrb	r2, [r7, #15]
 800bcb0:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800bcb2:	7dbb      	ldrb	r3, [r7, #22]
 800bcb4:	2be5      	cmp	r3, #229	; 0xe5
 800bcb6:	d007      	beq.n	800bcc8 <dir_find+0x8a>
 800bcb8:	7bfb      	ldrb	r3, [r7, #15]
 800bcba:	f003 0308 	and.w	r3, r3, #8
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	d009      	beq.n	800bcd6 <dir_find+0x98>
 800bcc2:	7bfb      	ldrb	r3, [r7, #15]
 800bcc4:	2b0f      	cmp	r3, #15
 800bcc6:	d006      	beq.n	800bcd6 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800bcc8:	23ff      	movs	r3, #255	; 0xff
 800bcca:	757b      	strb	r3, [r7, #21]
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	f04f 32ff 	mov.w	r2, #4294967295
 800bcd2:	631a      	str	r2, [r3, #48]	; 0x30
 800bcd4:	e05e      	b.n	800bd94 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800bcd6:	7bfb      	ldrb	r3, [r7, #15]
 800bcd8:	2b0f      	cmp	r3, #15
 800bcda:	d136      	bne.n	800bd4a <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800bce2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d154      	bne.n	800bd94 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800bcea:	7dbb      	ldrb	r3, [r7, #22]
 800bcec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	d00d      	beq.n	800bd10 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	6a1b      	ldr	r3, [r3, #32]
 800bcf8:	7b5b      	ldrb	r3, [r3, #13]
 800bcfa:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800bcfc:	7dbb      	ldrb	r3, [r7, #22]
 800bcfe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bd02:	75bb      	strb	r3, [r7, #22]
 800bd04:	7dbb      	ldrb	r3, [r7, #22]
 800bd06:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	695a      	ldr	r2, [r3, #20]
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800bd10:	7dba      	ldrb	r2, [r7, #22]
 800bd12:	7d7b      	ldrb	r3, [r7, #21]
 800bd14:	429a      	cmp	r2, r3
 800bd16:	d115      	bne.n	800bd44 <dir_find+0x106>
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	6a1b      	ldr	r3, [r3, #32]
 800bd1c:	330d      	adds	r3, #13
 800bd1e:	781b      	ldrb	r3, [r3, #0]
 800bd20:	7d3a      	ldrb	r2, [r7, #20]
 800bd22:	429a      	cmp	r2, r3
 800bd24:	d10e      	bne.n	800bd44 <dir_find+0x106>
 800bd26:	693b      	ldr	r3, [r7, #16]
 800bd28:	691a      	ldr	r2, [r3, #16]
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	6a1b      	ldr	r3, [r3, #32]
 800bd2e:	4619      	mov	r1, r3
 800bd30:	4610      	mov	r0, r2
 800bd32:	f7ff fdfd 	bl	800b930 <cmp_lfn>
 800bd36:	4603      	mov	r3, r0
 800bd38:	2b00      	cmp	r3, #0
 800bd3a:	d003      	beq.n	800bd44 <dir_find+0x106>
 800bd3c:	7d7b      	ldrb	r3, [r7, #21]
 800bd3e:	3b01      	subs	r3, #1
 800bd40:	b2db      	uxtb	r3, r3
 800bd42:	e000      	b.n	800bd46 <dir_find+0x108>
 800bd44:	23ff      	movs	r3, #255	; 0xff
 800bd46:	757b      	strb	r3, [r7, #21]
 800bd48:	e024      	b.n	800bd94 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800bd4a:	7d7b      	ldrb	r3, [r7, #21]
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	d109      	bne.n	800bd64 <dir_find+0x126>
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	6a1b      	ldr	r3, [r3, #32]
 800bd54:	4618      	mov	r0, r3
 800bd56:	f7ff ff51 	bl	800bbfc <sum_sfn>
 800bd5a:	4603      	mov	r3, r0
 800bd5c:	461a      	mov	r2, r3
 800bd5e:	7d3b      	ldrb	r3, [r7, #20]
 800bd60:	4293      	cmp	r3, r2
 800bd62:	d024      	beq.n	800bdae <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800bd6a:	f003 0301 	and.w	r3, r3, #1
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	d10a      	bne.n	800bd88 <dir_find+0x14a>
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	6a18      	ldr	r0, [r3, #32]
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	3324      	adds	r3, #36	; 0x24
 800bd7a:	220b      	movs	r2, #11
 800bd7c:	4619      	mov	r1, r3
 800bd7e:	f7fe fe1d 	bl	800a9bc <mem_cmp>
 800bd82:	4603      	mov	r3, r0
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d014      	beq.n	800bdb2 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800bd88:	23ff      	movs	r3, #255	; 0xff
 800bd8a:	757b      	strb	r3, [r7, #21]
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	f04f 32ff 	mov.w	r2, #4294967295
 800bd92:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800bd94:	2100      	movs	r1, #0
 800bd96:	6878      	ldr	r0, [r7, #4]
 800bd98:	f7ff fc6d 	bl	800b676 <dir_next>
 800bd9c:	4603      	mov	r3, r0
 800bd9e:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800bda0:	7dfb      	ldrb	r3, [r7, #23]
 800bda2:	2b00      	cmp	r3, #0
 800bda4:	f43f af65 	beq.w	800bc72 <dir_find+0x34>
 800bda8:	e004      	b.n	800bdb4 <dir_find+0x176>
		if (res != FR_OK) break;
 800bdaa:	bf00      	nop
 800bdac:	e002      	b.n	800bdb4 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800bdae:	bf00      	nop
 800bdb0:	e000      	b.n	800bdb4 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800bdb2:	bf00      	nop

	return res;
 800bdb4:	7dfb      	ldrb	r3, [r7, #23]
}
 800bdb6:	4618      	mov	r0, r3
 800bdb8:	3718      	adds	r7, #24
 800bdba:	46bd      	mov	sp, r7
 800bdbc:	bd80      	pop	{r7, pc}
	...

0800bdc0 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800bdc0:	b580      	push	{r7, lr}
 800bdc2:	b08c      	sub	sp, #48	; 0x30
 800bdc4:	af00      	add	r7, sp, #0
 800bdc6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800bdd4:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800bdd8:	2b00      	cmp	r3, #0
 800bdda:	d001      	beq.n	800bde0 <dir_register+0x20>
 800bddc:	2306      	movs	r3, #6
 800bdde:	e0e0      	b.n	800bfa2 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800bde0:	2300      	movs	r3, #0
 800bde2:	627b      	str	r3, [r7, #36]	; 0x24
 800bde4:	e002      	b.n	800bdec <dir_register+0x2c>
 800bde6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bde8:	3301      	adds	r3, #1
 800bdea:	627b      	str	r3, [r7, #36]	; 0x24
 800bdec:	69fb      	ldr	r3, [r7, #28]
 800bdee:	691a      	ldr	r2, [r3, #16]
 800bdf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bdf2:	005b      	lsls	r3, r3, #1
 800bdf4:	4413      	add	r3, r2
 800bdf6:	881b      	ldrh	r3, [r3, #0]
 800bdf8:	2b00      	cmp	r3, #0
 800bdfa:	d1f4      	bne.n	800bde6 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	f103 0124 	add.w	r1, r3, #36	; 0x24
 800be02:	f107 030c 	add.w	r3, r7, #12
 800be06:	220c      	movs	r2, #12
 800be08:	4618      	mov	r0, r3
 800be0a:	f7fe fd9b 	bl	800a944 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800be0e:	7dfb      	ldrb	r3, [r7, #23]
 800be10:	f003 0301 	and.w	r3, r3, #1
 800be14:	2b00      	cmp	r3, #0
 800be16:	d032      	beq.n	800be7e <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	2240      	movs	r2, #64	; 0x40
 800be1c:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 800be20:	2301      	movs	r3, #1
 800be22:	62bb      	str	r3, [r7, #40]	; 0x28
 800be24:	e016      	b.n	800be54 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	f103 0024 	add.w	r0, r3, #36	; 0x24
 800be2c:	69fb      	ldr	r3, [r7, #28]
 800be2e:	691a      	ldr	r2, [r3, #16]
 800be30:	f107 010c 	add.w	r1, r7, #12
 800be34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be36:	f7ff fe53 	bl	800bae0 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800be3a:	6878      	ldr	r0, [r7, #4]
 800be3c:	f7ff feff 	bl	800bc3e <dir_find>
 800be40:	4603      	mov	r3, r0
 800be42:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 800be46:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800be4a:	2b00      	cmp	r3, #0
 800be4c:	d106      	bne.n	800be5c <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800be4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be50:	3301      	adds	r3, #1
 800be52:	62bb      	str	r3, [r7, #40]	; 0x28
 800be54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be56:	2b63      	cmp	r3, #99	; 0x63
 800be58:	d9e5      	bls.n	800be26 <dir_register+0x66>
 800be5a:	e000      	b.n	800be5e <dir_register+0x9e>
			if (res != FR_OK) break;
 800be5c:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800be5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be60:	2b64      	cmp	r3, #100	; 0x64
 800be62:	d101      	bne.n	800be68 <dir_register+0xa8>
 800be64:	2307      	movs	r3, #7
 800be66:	e09c      	b.n	800bfa2 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800be68:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800be6c:	2b04      	cmp	r3, #4
 800be6e:	d002      	beq.n	800be76 <dir_register+0xb6>
 800be70:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800be74:	e095      	b.n	800bfa2 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800be76:	7dfa      	ldrb	r2, [r7, #23]
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800be7e:	7dfb      	ldrb	r3, [r7, #23]
 800be80:	f003 0302 	and.w	r3, r3, #2
 800be84:	2b00      	cmp	r3, #0
 800be86:	d007      	beq.n	800be98 <dir_register+0xd8>
 800be88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be8a:	330c      	adds	r3, #12
 800be8c:	4a47      	ldr	r2, [pc, #284]	; (800bfac <dir_register+0x1ec>)
 800be8e:	fba2 2303 	umull	r2, r3, r2, r3
 800be92:	089b      	lsrs	r3, r3, #2
 800be94:	3301      	adds	r3, #1
 800be96:	e000      	b.n	800be9a <dir_register+0xda>
 800be98:	2301      	movs	r3, #1
 800be9a:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800be9c:	6a39      	ldr	r1, [r7, #32]
 800be9e:	6878      	ldr	r0, [r7, #4]
 800bea0:	f7ff fcbf 	bl	800b822 <dir_alloc>
 800bea4:	4603      	mov	r3, r0
 800bea6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800beaa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800beae:	2b00      	cmp	r3, #0
 800beb0:	d148      	bne.n	800bf44 <dir_register+0x184>
 800beb2:	6a3b      	ldr	r3, [r7, #32]
 800beb4:	3b01      	subs	r3, #1
 800beb6:	623b      	str	r3, [r7, #32]
 800beb8:	6a3b      	ldr	r3, [r7, #32]
 800beba:	2b00      	cmp	r3, #0
 800bebc:	d042      	beq.n	800bf44 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	695a      	ldr	r2, [r3, #20]
 800bec2:	6a3b      	ldr	r3, [r7, #32]
 800bec4:	015b      	lsls	r3, r3, #5
 800bec6:	1ad3      	subs	r3, r2, r3
 800bec8:	4619      	mov	r1, r3
 800beca:	6878      	ldr	r0, [r7, #4]
 800becc:	f7ff fb4a 	bl	800b564 <dir_sdi>
 800bed0:	4603      	mov	r3, r0
 800bed2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800bed6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800beda:	2b00      	cmp	r3, #0
 800bedc:	d132      	bne.n	800bf44 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	3324      	adds	r3, #36	; 0x24
 800bee2:	4618      	mov	r0, r3
 800bee4:	f7ff fe8a 	bl	800bbfc <sum_sfn>
 800bee8:	4603      	mov	r3, r0
 800beea:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	69db      	ldr	r3, [r3, #28]
 800bef0:	4619      	mov	r1, r3
 800bef2:	69f8      	ldr	r0, [r7, #28]
 800bef4:	f7fe ff54 	bl	800ada0 <move_window>
 800bef8:	4603      	mov	r3, r0
 800befa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 800befe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800bf02:	2b00      	cmp	r3, #0
 800bf04:	d11d      	bne.n	800bf42 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800bf06:	69fb      	ldr	r3, [r7, #28]
 800bf08:	6918      	ldr	r0, [r3, #16]
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	6a19      	ldr	r1, [r3, #32]
 800bf0e:	6a3b      	ldr	r3, [r7, #32]
 800bf10:	b2da      	uxtb	r2, r3
 800bf12:	7efb      	ldrb	r3, [r7, #27]
 800bf14:	f7ff fd7c 	bl	800ba10 <put_lfn>
				fs->wflag = 1;
 800bf18:	69fb      	ldr	r3, [r7, #28]
 800bf1a:	2201      	movs	r2, #1
 800bf1c:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800bf1e:	2100      	movs	r1, #0
 800bf20:	6878      	ldr	r0, [r7, #4]
 800bf22:	f7ff fba8 	bl	800b676 <dir_next>
 800bf26:	4603      	mov	r3, r0
 800bf28:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 800bf2c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	d107      	bne.n	800bf44 <dir_register+0x184>
 800bf34:	6a3b      	ldr	r3, [r7, #32]
 800bf36:	3b01      	subs	r3, #1
 800bf38:	623b      	str	r3, [r7, #32]
 800bf3a:	6a3b      	ldr	r3, [r7, #32]
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	d1d5      	bne.n	800beec <dir_register+0x12c>
 800bf40:	e000      	b.n	800bf44 <dir_register+0x184>
				if (res != FR_OK) break;
 800bf42:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800bf44:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800bf48:	2b00      	cmp	r3, #0
 800bf4a:	d128      	bne.n	800bf9e <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	69db      	ldr	r3, [r3, #28]
 800bf50:	4619      	mov	r1, r3
 800bf52:	69f8      	ldr	r0, [r7, #28]
 800bf54:	f7fe ff24 	bl	800ada0 <move_window>
 800bf58:	4603      	mov	r3, r0
 800bf5a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800bf5e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800bf62:	2b00      	cmp	r3, #0
 800bf64:	d11b      	bne.n	800bf9e <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	6a1b      	ldr	r3, [r3, #32]
 800bf6a:	2220      	movs	r2, #32
 800bf6c:	2100      	movs	r1, #0
 800bf6e:	4618      	mov	r0, r3
 800bf70:	f7fe fd09 	bl	800a986 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	6a18      	ldr	r0, [r3, #32]
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	3324      	adds	r3, #36	; 0x24
 800bf7c:	220b      	movs	r2, #11
 800bf7e:	4619      	mov	r1, r3
 800bf80:	f7fe fce0 	bl	800a944 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	6a1b      	ldr	r3, [r3, #32]
 800bf8e:	330c      	adds	r3, #12
 800bf90:	f002 0218 	and.w	r2, r2, #24
 800bf94:	b2d2      	uxtb	r2, r2
 800bf96:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800bf98:	69fb      	ldr	r3, [r7, #28]
 800bf9a:	2201      	movs	r2, #1
 800bf9c:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800bf9e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800bfa2:	4618      	mov	r0, r3
 800bfa4:	3730      	adds	r7, #48	; 0x30
 800bfa6:	46bd      	mov	sp, r7
 800bfa8:	bd80      	pop	{r7, pc}
 800bfaa:	bf00      	nop
 800bfac:	4ec4ec4f 	.word	0x4ec4ec4f

0800bfb0 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800bfb0:	b580      	push	{r7, lr}
 800bfb2:	b08a      	sub	sp, #40	; 0x28
 800bfb4:	af00      	add	r7, sp, #0
 800bfb6:	6078      	str	r0, [r7, #4]
 800bfb8:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800bfba:	683b      	ldr	r3, [r7, #0]
 800bfbc:	681b      	ldr	r3, [r3, #0]
 800bfbe:	613b      	str	r3, [r7, #16]
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	681b      	ldr	r3, [r3, #0]
 800bfc4:	691b      	ldr	r3, [r3, #16]
 800bfc6:	60fb      	str	r3, [r7, #12]
 800bfc8:	2300      	movs	r3, #0
 800bfca:	617b      	str	r3, [r7, #20]
 800bfcc:	697b      	ldr	r3, [r7, #20]
 800bfce:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800bfd0:	69bb      	ldr	r3, [r7, #24]
 800bfd2:	1c5a      	adds	r2, r3, #1
 800bfd4:	61ba      	str	r2, [r7, #24]
 800bfd6:	693a      	ldr	r2, [r7, #16]
 800bfd8:	4413      	add	r3, r2
 800bfda:	781b      	ldrb	r3, [r3, #0]
 800bfdc:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800bfde:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800bfe0:	2b1f      	cmp	r3, #31
 800bfe2:	d940      	bls.n	800c066 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800bfe4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800bfe6:	2b2f      	cmp	r3, #47	; 0x2f
 800bfe8:	d006      	beq.n	800bff8 <create_name+0x48>
 800bfea:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800bfec:	2b5c      	cmp	r3, #92	; 0x5c
 800bfee:	d110      	bne.n	800c012 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800bff0:	e002      	b.n	800bff8 <create_name+0x48>
 800bff2:	69bb      	ldr	r3, [r7, #24]
 800bff4:	3301      	adds	r3, #1
 800bff6:	61bb      	str	r3, [r7, #24]
 800bff8:	693a      	ldr	r2, [r7, #16]
 800bffa:	69bb      	ldr	r3, [r7, #24]
 800bffc:	4413      	add	r3, r2
 800bffe:	781b      	ldrb	r3, [r3, #0]
 800c000:	2b2f      	cmp	r3, #47	; 0x2f
 800c002:	d0f6      	beq.n	800bff2 <create_name+0x42>
 800c004:	693a      	ldr	r2, [r7, #16]
 800c006:	69bb      	ldr	r3, [r7, #24]
 800c008:	4413      	add	r3, r2
 800c00a:	781b      	ldrb	r3, [r3, #0]
 800c00c:	2b5c      	cmp	r3, #92	; 0x5c
 800c00e:	d0f0      	beq.n	800bff2 <create_name+0x42>
			break;
 800c010:	e02a      	b.n	800c068 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800c012:	697b      	ldr	r3, [r7, #20]
 800c014:	2bfe      	cmp	r3, #254	; 0xfe
 800c016:	d901      	bls.n	800c01c <create_name+0x6c>
 800c018:	2306      	movs	r3, #6
 800c01a:	e17d      	b.n	800c318 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 800c01c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c01e:	b2db      	uxtb	r3, r3
 800c020:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800c022:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c024:	2101      	movs	r1, #1
 800c026:	4618      	mov	r0, r3
 800c028:	f001 f9f0 	bl	800d40c <ff_convert>
 800c02c:	4603      	mov	r3, r0
 800c02e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800c030:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c032:	2b00      	cmp	r3, #0
 800c034:	d101      	bne.n	800c03a <create_name+0x8a>
 800c036:	2306      	movs	r3, #6
 800c038:	e16e      	b.n	800c318 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800c03a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c03c:	2b7f      	cmp	r3, #127	; 0x7f
 800c03e:	d809      	bhi.n	800c054 <create_name+0xa4>
 800c040:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c042:	4619      	mov	r1, r3
 800c044:	488d      	ldr	r0, [pc, #564]	; (800c27c <create_name+0x2cc>)
 800c046:	f7fe fce0 	bl	800aa0a <chk_chr>
 800c04a:	4603      	mov	r3, r0
 800c04c:	2b00      	cmp	r3, #0
 800c04e:	d001      	beq.n	800c054 <create_name+0xa4>
 800c050:	2306      	movs	r3, #6
 800c052:	e161      	b.n	800c318 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 800c054:	697b      	ldr	r3, [r7, #20]
 800c056:	1c5a      	adds	r2, r3, #1
 800c058:	617a      	str	r2, [r7, #20]
 800c05a:	005b      	lsls	r3, r3, #1
 800c05c:	68fa      	ldr	r2, [r7, #12]
 800c05e:	4413      	add	r3, r2
 800c060:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800c062:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800c064:	e7b4      	b.n	800bfd0 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800c066:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800c068:	693a      	ldr	r2, [r7, #16]
 800c06a:	69bb      	ldr	r3, [r7, #24]
 800c06c:	441a      	add	r2, r3
 800c06e:	683b      	ldr	r3, [r7, #0]
 800c070:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800c072:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c074:	2b1f      	cmp	r3, #31
 800c076:	d801      	bhi.n	800c07c <create_name+0xcc>
 800c078:	2304      	movs	r3, #4
 800c07a:	e000      	b.n	800c07e <create_name+0xce>
 800c07c:	2300      	movs	r3, #0
 800c07e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800c082:	e011      	b.n	800c0a8 <create_name+0xf8>
		w = lfn[di - 1];
 800c084:	697b      	ldr	r3, [r7, #20]
 800c086:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800c08a:	3b01      	subs	r3, #1
 800c08c:	005b      	lsls	r3, r3, #1
 800c08e:	68fa      	ldr	r2, [r7, #12]
 800c090:	4413      	add	r3, r2
 800c092:	881b      	ldrh	r3, [r3, #0]
 800c094:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 800c096:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c098:	2b20      	cmp	r3, #32
 800c09a:	d002      	beq.n	800c0a2 <create_name+0xf2>
 800c09c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c09e:	2b2e      	cmp	r3, #46	; 0x2e
 800c0a0:	d106      	bne.n	800c0b0 <create_name+0x100>
		di--;
 800c0a2:	697b      	ldr	r3, [r7, #20]
 800c0a4:	3b01      	subs	r3, #1
 800c0a6:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800c0a8:	697b      	ldr	r3, [r7, #20]
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	d1ea      	bne.n	800c084 <create_name+0xd4>
 800c0ae:	e000      	b.n	800c0b2 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800c0b0:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800c0b2:	697b      	ldr	r3, [r7, #20]
 800c0b4:	005b      	lsls	r3, r3, #1
 800c0b6:	68fa      	ldr	r2, [r7, #12]
 800c0b8:	4413      	add	r3, r2
 800c0ba:	2200      	movs	r2, #0
 800c0bc:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800c0be:	697b      	ldr	r3, [r7, #20]
 800c0c0:	2b00      	cmp	r3, #0
 800c0c2:	d101      	bne.n	800c0c8 <create_name+0x118>
 800c0c4:	2306      	movs	r3, #6
 800c0c6:	e127      	b.n	800c318 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	3324      	adds	r3, #36	; 0x24
 800c0cc:	220b      	movs	r2, #11
 800c0ce:	2120      	movs	r1, #32
 800c0d0:	4618      	mov	r0, r3
 800c0d2:	f7fe fc58 	bl	800a986 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800c0d6:	2300      	movs	r3, #0
 800c0d8:	61bb      	str	r3, [r7, #24]
 800c0da:	e002      	b.n	800c0e2 <create_name+0x132>
 800c0dc:	69bb      	ldr	r3, [r7, #24]
 800c0de:	3301      	adds	r3, #1
 800c0e0:	61bb      	str	r3, [r7, #24]
 800c0e2:	69bb      	ldr	r3, [r7, #24]
 800c0e4:	005b      	lsls	r3, r3, #1
 800c0e6:	68fa      	ldr	r2, [r7, #12]
 800c0e8:	4413      	add	r3, r2
 800c0ea:	881b      	ldrh	r3, [r3, #0]
 800c0ec:	2b20      	cmp	r3, #32
 800c0ee:	d0f5      	beq.n	800c0dc <create_name+0x12c>
 800c0f0:	69bb      	ldr	r3, [r7, #24]
 800c0f2:	005b      	lsls	r3, r3, #1
 800c0f4:	68fa      	ldr	r2, [r7, #12]
 800c0f6:	4413      	add	r3, r2
 800c0f8:	881b      	ldrh	r3, [r3, #0]
 800c0fa:	2b2e      	cmp	r3, #46	; 0x2e
 800c0fc:	d0ee      	beq.n	800c0dc <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800c0fe:	69bb      	ldr	r3, [r7, #24]
 800c100:	2b00      	cmp	r3, #0
 800c102:	d009      	beq.n	800c118 <create_name+0x168>
 800c104:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c108:	f043 0303 	orr.w	r3, r3, #3
 800c10c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800c110:	e002      	b.n	800c118 <create_name+0x168>
 800c112:	697b      	ldr	r3, [r7, #20]
 800c114:	3b01      	subs	r3, #1
 800c116:	617b      	str	r3, [r7, #20]
 800c118:	697b      	ldr	r3, [r7, #20]
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	d009      	beq.n	800c132 <create_name+0x182>
 800c11e:	697b      	ldr	r3, [r7, #20]
 800c120:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800c124:	3b01      	subs	r3, #1
 800c126:	005b      	lsls	r3, r3, #1
 800c128:	68fa      	ldr	r2, [r7, #12]
 800c12a:	4413      	add	r3, r2
 800c12c:	881b      	ldrh	r3, [r3, #0]
 800c12e:	2b2e      	cmp	r3, #46	; 0x2e
 800c130:	d1ef      	bne.n	800c112 <create_name+0x162>

	i = b = 0; ni = 8;
 800c132:	2300      	movs	r3, #0
 800c134:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800c138:	2300      	movs	r3, #0
 800c13a:	623b      	str	r3, [r7, #32]
 800c13c:	2308      	movs	r3, #8
 800c13e:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800c140:	69bb      	ldr	r3, [r7, #24]
 800c142:	1c5a      	adds	r2, r3, #1
 800c144:	61ba      	str	r2, [r7, #24]
 800c146:	005b      	lsls	r3, r3, #1
 800c148:	68fa      	ldr	r2, [r7, #12]
 800c14a:	4413      	add	r3, r2
 800c14c:	881b      	ldrh	r3, [r3, #0]
 800c14e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 800c150:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c152:	2b00      	cmp	r3, #0
 800c154:	f000 8090 	beq.w	800c278 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800c158:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c15a:	2b20      	cmp	r3, #32
 800c15c:	d006      	beq.n	800c16c <create_name+0x1bc>
 800c15e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c160:	2b2e      	cmp	r3, #46	; 0x2e
 800c162:	d10a      	bne.n	800c17a <create_name+0x1ca>
 800c164:	69ba      	ldr	r2, [r7, #24]
 800c166:	697b      	ldr	r3, [r7, #20]
 800c168:	429a      	cmp	r2, r3
 800c16a:	d006      	beq.n	800c17a <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800c16c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c170:	f043 0303 	orr.w	r3, r3, #3
 800c174:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800c178:	e07d      	b.n	800c276 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800c17a:	6a3a      	ldr	r2, [r7, #32]
 800c17c:	69fb      	ldr	r3, [r7, #28]
 800c17e:	429a      	cmp	r2, r3
 800c180:	d203      	bcs.n	800c18a <create_name+0x1da>
 800c182:	69ba      	ldr	r2, [r7, #24]
 800c184:	697b      	ldr	r3, [r7, #20]
 800c186:	429a      	cmp	r2, r3
 800c188:	d123      	bne.n	800c1d2 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800c18a:	69fb      	ldr	r3, [r7, #28]
 800c18c:	2b0b      	cmp	r3, #11
 800c18e:	d106      	bne.n	800c19e <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800c190:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c194:	f043 0303 	orr.w	r3, r3, #3
 800c198:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800c19c:	e075      	b.n	800c28a <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800c19e:	69ba      	ldr	r2, [r7, #24]
 800c1a0:	697b      	ldr	r3, [r7, #20]
 800c1a2:	429a      	cmp	r2, r3
 800c1a4:	d005      	beq.n	800c1b2 <create_name+0x202>
 800c1a6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c1aa:	f043 0303 	orr.w	r3, r3, #3
 800c1ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 800c1b2:	69ba      	ldr	r2, [r7, #24]
 800c1b4:	697b      	ldr	r3, [r7, #20]
 800c1b6:	429a      	cmp	r2, r3
 800c1b8:	d866      	bhi.n	800c288 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800c1ba:	697b      	ldr	r3, [r7, #20]
 800c1bc:	61bb      	str	r3, [r7, #24]
 800c1be:	2308      	movs	r3, #8
 800c1c0:	623b      	str	r3, [r7, #32]
 800c1c2:	230b      	movs	r3, #11
 800c1c4:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800c1c6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c1ca:	009b      	lsls	r3, r3, #2
 800c1cc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800c1d0:	e051      	b.n	800c276 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800c1d2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c1d4:	2b7f      	cmp	r3, #127	; 0x7f
 800c1d6:	d914      	bls.n	800c202 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800c1d8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c1da:	2100      	movs	r1, #0
 800c1dc:	4618      	mov	r0, r3
 800c1de:	f001 f915 	bl	800d40c <ff_convert>
 800c1e2:	4603      	mov	r3, r0
 800c1e4:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800c1e6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c1e8:	2b00      	cmp	r3, #0
 800c1ea:	d004      	beq.n	800c1f6 <create_name+0x246>
 800c1ec:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c1ee:	3b80      	subs	r3, #128	; 0x80
 800c1f0:	4a23      	ldr	r2, [pc, #140]	; (800c280 <create_name+0x2d0>)
 800c1f2:	5cd3      	ldrb	r3, [r2, r3]
 800c1f4:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800c1f6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c1fa:	f043 0302 	orr.w	r3, r3, #2
 800c1fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800c202:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c204:	2b00      	cmp	r3, #0
 800c206:	d007      	beq.n	800c218 <create_name+0x268>
 800c208:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c20a:	4619      	mov	r1, r3
 800c20c:	481d      	ldr	r0, [pc, #116]	; (800c284 <create_name+0x2d4>)
 800c20e:	f7fe fbfc 	bl	800aa0a <chk_chr>
 800c212:	4603      	mov	r3, r0
 800c214:	2b00      	cmp	r3, #0
 800c216:	d008      	beq.n	800c22a <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800c218:	235f      	movs	r3, #95	; 0x5f
 800c21a:	84bb      	strh	r3, [r7, #36]	; 0x24
 800c21c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c220:	f043 0303 	orr.w	r3, r3, #3
 800c224:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800c228:	e01b      	b.n	800c262 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800c22a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c22c:	2b40      	cmp	r3, #64	; 0x40
 800c22e:	d909      	bls.n	800c244 <create_name+0x294>
 800c230:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c232:	2b5a      	cmp	r3, #90	; 0x5a
 800c234:	d806      	bhi.n	800c244 <create_name+0x294>
					b |= 2;
 800c236:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c23a:	f043 0302 	orr.w	r3, r3, #2
 800c23e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800c242:	e00e      	b.n	800c262 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800c244:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c246:	2b60      	cmp	r3, #96	; 0x60
 800c248:	d90b      	bls.n	800c262 <create_name+0x2b2>
 800c24a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c24c:	2b7a      	cmp	r3, #122	; 0x7a
 800c24e:	d808      	bhi.n	800c262 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800c250:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c254:	f043 0301 	orr.w	r3, r3, #1
 800c258:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800c25c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c25e:	3b20      	subs	r3, #32
 800c260:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800c262:	6a3b      	ldr	r3, [r7, #32]
 800c264:	1c5a      	adds	r2, r3, #1
 800c266:	623a      	str	r2, [r7, #32]
 800c268:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800c26a:	b2d1      	uxtb	r1, r2
 800c26c:	687a      	ldr	r2, [r7, #4]
 800c26e:	4413      	add	r3, r2
 800c270:	460a      	mov	r2, r1
 800c272:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 800c276:	e763      	b.n	800c140 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800c278:	bf00      	nop
 800c27a:	e006      	b.n	800c28a <create_name+0x2da>
 800c27c:	0800dfa4 	.word	0x0800dfa4
 800c280:	0800e004 	.word	0x0800e004
 800c284:	0800dfb0 	.word	0x0800dfb0
			if (si > di) break;			/* No extension */
 800c288:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800c290:	2be5      	cmp	r3, #229	; 0xe5
 800c292:	d103      	bne.n	800c29c <create_name+0x2ec>
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	2205      	movs	r2, #5
 800c298:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 800c29c:	69fb      	ldr	r3, [r7, #28]
 800c29e:	2b08      	cmp	r3, #8
 800c2a0:	d104      	bne.n	800c2ac <create_name+0x2fc>
 800c2a2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c2a6:	009b      	lsls	r3, r3, #2
 800c2a8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800c2ac:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c2b0:	f003 030c 	and.w	r3, r3, #12
 800c2b4:	2b0c      	cmp	r3, #12
 800c2b6:	d005      	beq.n	800c2c4 <create_name+0x314>
 800c2b8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c2bc:	f003 0303 	and.w	r3, r3, #3
 800c2c0:	2b03      	cmp	r3, #3
 800c2c2:	d105      	bne.n	800c2d0 <create_name+0x320>
 800c2c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c2c8:	f043 0302 	orr.w	r3, r3, #2
 800c2cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800c2d0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c2d4:	f003 0302 	and.w	r3, r3, #2
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	d117      	bne.n	800c30c <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800c2dc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c2e0:	f003 0303 	and.w	r3, r3, #3
 800c2e4:	2b01      	cmp	r3, #1
 800c2e6:	d105      	bne.n	800c2f4 <create_name+0x344>
 800c2e8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c2ec:	f043 0310 	orr.w	r3, r3, #16
 800c2f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800c2f4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c2f8:	f003 030c 	and.w	r3, r3, #12
 800c2fc:	2b04      	cmp	r3, #4
 800c2fe:	d105      	bne.n	800c30c <create_name+0x35c>
 800c300:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c304:	f043 0308 	orr.w	r3, r3, #8
 800c308:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800c312:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 800c316:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800c318:	4618      	mov	r0, r3
 800c31a:	3728      	adds	r7, #40	; 0x28
 800c31c:	46bd      	mov	sp, r7
 800c31e:	bd80      	pop	{r7, pc}

0800c320 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800c320:	b580      	push	{r7, lr}
 800c322:	b086      	sub	sp, #24
 800c324:	af00      	add	r7, sp, #0
 800c326:	6078      	str	r0, [r7, #4]
 800c328:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800c32e:	693b      	ldr	r3, [r7, #16]
 800c330:	681b      	ldr	r3, [r3, #0]
 800c332:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800c334:	e002      	b.n	800c33c <follow_path+0x1c>
 800c336:	683b      	ldr	r3, [r7, #0]
 800c338:	3301      	adds	r3, #1
 800c33a:	603b      	str	r3, [r7, #0]
 800c33c:	683b      	ldr	r3, [r7, #0]
 800c33e:	781b      	ldrb	r3, [r3, #0]
 800c340:	2b2f      	cmp	r3, #47	; 0x2f
 800c342:	d0f8      	beq.n	800c336 <follow_path+0x16>
 800c344:	683b      	ldr	r3, [r7, #0]
 800c346:	781b      	ldrb	r3, [r3, #0]
 800c348:	2b5c      	cmp	r3, #92	; 0x5c
 800c34a:	d0f4      	beq.n	800c336 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800c34c:	693b      	ldr	r3, [r7, #16]
 800c34e:	2200      	movs	r2, #0
 800c350:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800c352:	683b      	ldr	r3, [r7, #0]
 800c354:	781b      	ldrb	r3, [r3, #0]
 800c356:	2b1f      	cmp	r3, #31
 800c358:	d80a      	bhi.n	800c370 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	2280      	movs	r2, #128	; 0x80
 800c35e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800c362:	2100      	movs	r1, #0
 800c364:	6878      	ldr	r0, [r7, #4]
 800c366:	f7ff f8fd 	bl	800b564 <dir_sdi>
 800c36a:	4603      	mov	r3, r0
 800c36c:	75fb      	strb	r3, [r7, #23]
 800c36e:	e048      	b.n	800c402 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800c370:	463b      	mov	r3, r7
 800c372:	4619      	mov	r1, r3
 800c374:	6878      	ldr	r0, [r7, #4]
 800c376:	f7ff fe1b 	bl	800bfb0 <create_name>
 800c37a:	4603      	mov	r3, r0
 800c37c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800c37e:	7dfb      	ldrb	r3, [r7, #23]
 800c380:	2b00      	cmp	r3, #0
 800c382:	d139      	bne.n	800c3f8 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 800c384:	6878      	ldr	r0, [r7, #4]
 800c386:	f7ff fc5a 	bl	800bc3e <dir_find>
 800c38a:	4603      	mov	r3, r0
 800c38c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800c394:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800c396:	7dfb      	ldrb	r3, [r7, #23]
 800c398:	2b00      	cmp	r3, #0
 800c39a:	d00a      	beq.n	800c3b2 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800c39c:	7dfb      	ldrb	r3, [r7, #23]
 800c39e:	2b04      	cmp	r3, #4
 800c3a0:	d12c      	bne.n	800c3fc <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800c3a2:	7afb      	ldrb	r3, [r7, #11]
 800c3a4:	f003 0304 	and.w	r3, r3, #4
 800c3a8:	2b00      	cmp	r3, #0
 800c3aa:	d127      	bne.n	800c3fc <follow_path+0xdc>
 800c3ac:	2305      	movs	r3, #5
 800c3ae:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800c3b0:	e024      	b.n	800c3fc <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800c3b2:	7afb      	ldrb	r3, [r7, #11]
 800c3b4:	f003 0304 	and.w	r3, r3, #4
 800c3b8:	2b00      	cmp	r3, #0
 800c3ba:	d121      	bne.n	800c400 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800c3bc:	693b      	ldr	r3, [r7, #16]
 800c3be:	799b      	ldrb	r3, [r3, #6]
 800c3c0:	f003 0310 	and.w	r3, r3, #16
 800c3c4:	2b00      	cmp	r3, #0
 800c3c6:	d102      	bne.n	800c3ce <follow_path+0xae>
				res = FR_NO_PATH; break;
 800c3c8:	2305      	movs	r3, #5
 800c3ca:	75fb      	strb	r3, [r7, #23]
 800c3cc:	e019      	b.n	800c402 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800c3ce:	68fb      	ldr	r3, [r7, #12]
 800c3d0:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	695b      	ldr	r3, [r3, #20]
 800c3d8:	68fa      	ldr	r2, [r7, #12]
 800c3da:	8992      	ldrh	r2, [r2, #12]
 800c3dc:	fbb3 f0f2 	udiv	r0, r3, r2
 800c3e0:	fb00 f202 	mul.w	r2, r0, r2
 800c3e4:	1a9b      	subs	r3, r3, r2
 800c3e6:	440b      	add	r3, r1
 800c3e8:	4619      	mov	r1, r3
 800c3ea:	68f8      	ldr	r0, [r7, #12]
 800c3ec:	f7ff fa60 	bl	800b8b0 <ld_clust>
 800c3f0:	4602      	mov	r2, r0
 800c3f2:	693b      	ldr	r3, [r7, #16]
 800c3f4:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800c3f6:	e7bb      	b.n	800c370 <follow_path+0x50>
			if (res != FR_OK) break;
 800c3f8:	bf00      	nop
 800c3fa:	e002      	b.n	800c402 <follow_path+0xe2>
				break;
 800c3fc:	bf00      	nop
 800c3fe:	e000      	b.n	800c402 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800c400:	bf00      	nop
			}
		}
	}

	return res;
 800c402:	7dfb      	ldrb	r3, [r7, #23]
}
 800c404:	4618      	mov	r0, r3
 800c406:	3718      	adds	r7, #24
 800c408:	46bd      	mov	sp, r7
 800c40a:	bd80      	pop	{r7, pc}

0800c40c <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800c40c:	b480      	push	{r7}
 800c40e:	b087      	sub	sp, #28
 800c410:	af00      	add	r7, sp, #0
 800c412:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800c414:	f04f 33ff 	mov.w	r3, #4294967295
 800c418:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	681b      	ldr	r3, [r3, #0]
 800c41e:	2b00      	cmp	r3, #0
 800c420:	d031      	beq.n	800c486 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	681b      	ldr	r3, [r3, #0]
 800c426:	617b      	str	r3, [r7, #20]
 800c428:	e002      	b.n	800c430 <get_ldnumber+0x24>
 800c42a:	697b      	ldr	r3, [r7, #20]
 800c42c:	3301      	adds	r3, #1
 800c42e:	617b      	str	r3, [r7, #20]
 800c430:	697b      	ldr	r3, [r7, #20]
 800c432:	781b      	ldrb	r3, [r3, #0]
 800c434:	2b1f      	cmp	r3, #31
 800c436:	d903      	bls.n	800c440 <get_ldnumber+0x34>
 800c438:	697b      	ldr	r3, [r7, #20]
 800c43a:	781b      	ldrb	r3, [r3, #0]
 800c43c:	2b3a      	cmp	r3, #58	; 0x3a
 800c43e:	d1f4      	bne.n	800c42a <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800c440:	697b      	ldr	r3, [r7, #20]
 800c442:	781b      	ldrb	r3, [r3, #0]
 800c444:	2b3a      	cmp	r3, #58	; 0x3a
 800c446:	d11c      	bne.n	800c482 <get_ldnumber+0x76>
			tp = *path;
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	681b      	ldr	r3, [r3, #0]
 800c44c:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800c44e:	68fb      	ldr	r3, [r7, #12]
 800c450:	1c5a      	adds	r2, r3, #1
 800c452:	60fa      	str	r2, [r7, #12]
 800c454:	781b      	ldrb	r3, [r3, #0]
 800c456:	3b30      	subs	r3, #48	; 0x30
 800c458:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800c45a:	68bb      	ldr	r3, [r7, #8]
 800c45c:	2b09      	cmp	r3, #9
 800c45e:	d80e      	bhi.n	800c47e <get_ldnumber+0x72>
 800c460:	68fa      	ldr	r2, [r7, #12]
 800c462:	697b      	ldr	r3, [r7, #20]
 800c464:	429a      	cmp	r2, r3
 800c466:	d10a      	bne.n	800c47e <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800c468:	68bb      	ldr	r3, [r7, #8]
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	d107      	bne.n	800c47e <get_ldnumber+0x72>
					vol = (int)i;
 800c46e:	68bb      	ldr	r3, [r7, #8]
 800c470:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800c472:	697b      	ldr	r3, [r7, #20]
 800c474:	3301      	adds	r3, #1
 800c476:	617b      	str	r3, [r7, #20]
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	697a      	ldr	r2, [r7, #20]
 800c47c:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800c47e:	693b      	ldr	r3, [r7, #16]
 800c480:	e002      	b.n	800c488 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800c482:	2300      	movs	r3, #0
 800c484:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800c486:	693b      	ldr	r3, [r7, #16]
}
 800c488:	4618      	mov	r0, r3
 800c48a:	371c      	adds	r7, #28
 800c48c:	46bd      	mov	sp, r7
 800c48e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c492:	4770      	bx	lr

0800c494 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800c494:	b580      	push	{r7, lr}
 800c496:	b082      	sub	sp, #8
 800c498:	af00      	add	r7, sp, #0
 800c49a:	6078      	str	r0, [r7, #4]
 800c49c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	2200      	movs	r2, #0
 800c4a2:	70da      	strb	r2, [r3, #3]
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	f04f 32ff 	mov.w	r2, #4294967295
 800c4aa:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800c4ac:	6839      	ldr	r1, [r7, #0]
 800c4ae:	6878      	ldr	r0, [r7, #4]
 800c4b0:	f7fe fc76 	bl	800ada0 <move_window>
 800c4b4:	4603      	mov	r3, r0
 800c4b6:	2b00      	cmp	r3, #0
 800c4b8:	d001      	beq.n	800c4be <check_fs+0x2a>
 800c4ba:	2304      	movs	r3, #4
 800c4bc:	e038      	b.n	800c530 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	3338      	adds	r3, #56	; 0x38
 800c4c2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800c4c6:	4618      	mov	r0, r3
 800c4c8:	f7fe f9ba 	bl	800a840 <ld_word>
 800c4cc:	4603      	mov	r3, r0
 800c4ce:	461a      	mov	r2, r3
 800c4d0:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800c4d4:	429a      	cmp	r2, r3
 800c4d6:	d001      	beq.n	800c4dc <check_fs+0x48>
 800c4d8:	2303      	movs	r3, #3
 800c4da:	e029      	b.n	800c530 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800c4e2:	2be9      	cmp	r3, #233	; 0xe9
 800c4e4:	d009      	beq.n	800c4fa <check_fs+0x66>
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800c4ec:	2beb      	cmp	r3, #235	; 0xeb
 800c4ee:	d11e      	bne.n	800c52e <check_fs+0x9a>
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800c4f6:	2b90      	cmp	r3, #144	; 0x90
 800c4f8:	d119      	bne.n	800c52e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	3338      	adds	r3, #56	; 0x38
 800c4fe:	3336      	adds	r3, #54	; 0x36
 800c500:	4618      	mov	r0, r3
 800c502:	f7fe f9b5 	bl	800a870 <ld_dword>
 800c506:	4603      	mov	r3, r0
 800c508:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800c50c:	4a0a      	ldr	r2, [pc, #40]	; (800c538 <check_fs+0xa4>)
 800c50e:	4293      	cmp	r3, r2
 800c510:	d101      	bne.n	800c516 <check_fs+0x82>
 800c512:	2300      	movs	r3, #0
 800c514:	e00c      	b.n	800c530 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	3338      	adds	r3, #56	; 0x38
 800c51a:	3352      	adds	r3, #82	; 0x52
 800c51c:	4618      	mov	r0, r3
 800c51e:	f7fe f9a7 	bl	800a870 <ld_dword>
 800c522:	4603      	mov	r3, r0
 800c524:	4a05      	ldr	r2, [pc, #20]	; (800c53c <check_fs+0xa8>)
 800c526:	4293      	cmp	r3, r2
 800c528:	d101      	bne.n	800c52e <check_fs+0x9a>
 800c52a:	2300      	movs	r3, #0
 800c52c:	e000      	b.n	800c530 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800c52e:	2302      	movs	r3, #2
}
 800c530:	4618      	mov	r0, r3
 800c532:	3708      	adds	r7, #8
 800c534:	46bd      	mov	sp, r7
 800c536:	bd80      	pop	{r7, pc}
 800c538:	00544146 	.word	0x00544146
 800c53c:	33544146 	.word	0x33544146

0800c540 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800c540:	b580      	push	{r7, lr}
 800c542:	b096      	sub	sp, #88	; 0x58
 800c544:	af00      	add	r7, sp, #0
 800c546:	60f8      	str	r0, [r7, #12]
 800c548:	60b9      	str	r1, [r7, #8]
 800c54a:	4613      	mov	r3, r2
 800c54c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800c54e:	68bb      	ldr	r3, [r7, #8]
 800c550:	2200      	movs	r2, #0
 800c552:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800c554:	68f8      	ldr	r0, [r7, #12]
 800c556:	f7ff ff59 	bl	800c40c <get_ldnumber>
 800c55a:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800c55c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c55e:	2b00      	cmp	r3, #0
 800c560:	da01      	bge.n	800c566 <find_volume+0x26>
 800c562:	230b      	movs	r3, #11
 800c564:	e265      	b.n	800ca32 <find_volume+0x4f2>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800c566:	4a9f      	ldr	r2, [pc, #636]	; (800c7e4 <find_volume+0x2a4>)
 800c568:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c56a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c56e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800c570:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c572:	2b00      	cmp	r3, #0
 800c574:	d101      	bne.n	800c57a <find_volume+0x3a>
 800c576:	230c      	movs	r3, #12
 800c578:	e25b      	b.n	800ca32 <find_volume+0x4f2>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800c57a:	68bb      	ldr	r3, [r7, #8]
 800c57c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c57e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800c580:	79fb      	ldrb	r3, [r7, #7]
 800c582:	f023 0301 	bic.w	r3, r3, #1
 800c586:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800c588:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c58a:	781b      	ldrb	r3, [r3, #0]
 800c58c:	2b00      	cmp	r3, #0
 800c58e:	d01a      	beq.n	800c5c6 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800c590:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c592:	785b      	ldrb	r3, [r3, #1]
 800c594:	4618      	mov	r0, r3
 800c596:	f7fe f8b5 	bl	800a704 <disk_status>
 800c59a:	4603      	mov	r3, r0
 800c59c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800c5a0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800c5a4:	f003 0301 	and.w	r3, r3, #1
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	d10c      	bne.n	800c5c6 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800c5ac:	79fb      	ldrb	r3, [r7, #7]
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	d007      	beq.n	800c5c2 <find_volume+0x82>
 800c5b2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800c5b6:	f003 0304 	and.w	r3, r3, #4
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	d001      	beq.n	800c5c2 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800c5be:	230a      	movs	r3, #10
 800c5c0:	e237      	b.n	800ca32 <find_volume+0x4f2>
			}
			return FR_OK;				/* The file system object is valid */
 800c5c2:	2300      	movs	r3, #0
 800c5c4:	e235      	b.n	800ca32 <find_volume+0x4f2>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800c5c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c5c8:	2200      	movs	r2, #0
 800c5ca:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800c5cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c5ce:	b2da      	uxtb	r2, r3
 800c5d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c5d2:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800c5d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c5d6:	785b      	ldrb	r3, [r3, #1]
 800c5d8:	4618      	mov	r0, r3
 800c5da:	f7fe f8ad 	bl	800a738 <disk_initialize>
 800c5de:	4603      	mov	r3, r0
 800c5e0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800c5e4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800c5e8:	f003 0301 	and.w	r3, r3, #1
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	d001      	beq.n	800c5f4 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800c5f0:	2303      	movs	r3, #3
 800c5f2:	e21e      	b.n	800ca32 <find_volume+0x4f2>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800c5f4:	79fb      	ldrb	r3, [r7, #7]
 800c5f6:	2b00      	cmp	r3, #0
 800c5f8:	d007      	beq.n	800c60a <find_volume+0xca>
 800c5fa:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800c5fe:	f003 0304 	and.w	r3, r3, #4
 800c602:	2b00      	cmp	r3, #0
 800c604:	d001      	beq.n	800c60a <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800c606:	230a      	movs	r3, #10
 800c608:	e213      	b.n	800ca32 <find_volume+0x4f2>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800c60a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c60c:	7858      	ldrb	r0, [r3, #1]
 800c60e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c610:	330c      	adds	r3, #12
 800c612:	461a      	mov	r2, r3
 800c614:	2102      	movs	r1, #2
 800c616:	f7fe f8f5 	bl	800a804 <disk_ioctl>
 800c61a:	4603      	mov	r3, r0
 800c61c:	2b00      	cmp	r3, #0
 800c61e:	d001      	beq.n	800c624 <find_volume+0xe4>
 800c620:	2301      	movs	r3, #1
 800c622:	e206      	b.n	800ca32 <find_volume+0x4f2>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800c624:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c626:	899b      	ldrh	r3, [r3, #12]
 800c628:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c62c:	d80d      	bhi.n	800c64a <find_volume+0x10a>
 800c62e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c630:	899b      	ldrh	r3, [r3, #12]
 800c632:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c636:	d308      	bcc.n	800c64a <find_volume+0x10a>
 800c638:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c63a:	899b      	ldrh	r3, [r3, #12]
 800c63c:	461a      	mov	r2, r3
 800c63e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c640:	899b      	ldrh	r3, [r3, #12]
 800c642:	3b01      	subs	r3, #1
 800c644:	4013      	ands	r3, r2
 800c646:	2b00      	cmp	r3, #0
 800c648:	d001      	beq.n	800c64e <find_volume+0x10e>
 800c64a:	2301      	movs	r3, #1
 800c64c:	e1f1      	b.n	800ca32 <find_volume+0x4f2>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800c64e:	2300      	movs	r3, #0
 800c650:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800c652:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c654:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800c656:	f7ff ff1d 	bl	800c494 <check_fs>
 800c65a:	4603      	mov	r3, r0
 800c65c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800c660:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c664:	2b02      	cmp	r3, #2
 800c666:	d149      	bne.n	800c6fc <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800c668:	2300      	movs	r3, #0
 800c66a:	643b      	str	r3, [r7, #64]	; 0x40
 800c66c:	e01e      	b.n	800c6ac <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800c66e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c670:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800c674:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c676:	011b      	lsls	r3, r3, #4
 800c678:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800c67c:	4413      	add	r3, r2
 800c67e:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800c680:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c682:	3304      	adds	r3, #4
 800c684:	781b      	ldrb	r3, [r3, #0]
 800c686:	2b00      	cmp	r3, #0
 800c688:	d006      	beq.n	800c698 <find_volume+0x158>
 800c68a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c68c:	3308      	adds	r3, #8
 800c68e:	4618      	mov	r0, r3
 800c690:	f7fe f8ee 	bl	800a870 <ld_dword>
 800c694:	4602      	mov	r2, r0
 800c696:	e000      	b.n	800c69a <find_volume+0x15a>
 800c698:	2200      	movs	r2, #0
 800c69a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c69c:	009b      	lsls	r3, r3, #2
 800c69e:	3358      	adds	r3, #88	; 0x58
 800c6a0:	443b      	add	r3, r7
 800c6a2:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800c6a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c6a8:	3301      	adds	r3, #1
 800c6aa:	643b      	str	r3, [r7, #64]	; 0x40
 800c6ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c6ae:	2b03      	cmp	r3, #3
 800c6b0:	d9dd      	bls.n	800c66e <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800c6b2:	2300      	movs	r3, #0
 800c6b4:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800c6b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c6b8:	2b00      	cmp	r3, #0
 800c6ba:	d002      	beq.n	800c6c2 <find_volume+0x182>
 800c6bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c6be:	3b01      	subs	r3, #1
 800c6c0:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800c6c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c6c4:	009b      	lsls	r3, r3, #2
 800c6c6:	3358      	adds	r3, #88	; 0x58
 800c6c8:	443b      	add	r3, r7
 800c6ca:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800c6ce:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800c6d0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c6d2:	2b00      	cmp	r3, #0
 800c6d4:	d005      	beq.n	800c6e2 <find_volume+0x1a2>
 800c6d6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c6d8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800c6da:	f7ff fedb 	bl	800c494 <check_fs>
 800c6de:	4603      	mov	r3, r0
 800c6e0:	e000      	b.n	800c6e4 <find_volume+0x1a4>
 800c6e2:	2303      	movs	r3, #3
 800c6e4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800c6e8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c6ec:	2b01      	cmp	r3, #1
 800c6ee:	d905      	bls.n	800c6fc <find_volume+0x1bc>
 800c6f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c6f2:	3301      	adds	r3, #1
 800c6f4:	643b      	str	r3, [r7, #64]	; 0x40
 800c6f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c6f8:	2b03      	cmp	r3, #3
 800c6fa:	d9e2      	bls.n	800c6c2 <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800c6fc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c700:	2b04      	cmp	r3, #4
 800c702:	d101      	bne.n	800c708 <find_volume+0x1c8>
 800c704:	2301      	movs	r3, #1
 800c706:	e194      	b.n	800ca32 <find_volume+0x4f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800c708:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c70c:	2b01      	cmp	r3, #1
 800c70e:	d901      	bls.n	800c714 <find_volume+0x1d4>
 800c710:	230d      	movs	r3, #13
 800c712:	e18e      	b.n	800ca32 <find_volume+0x4f2>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800c714:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c716:	3338      	adds	r3, #56	; 0x38
 800c718:	330b      	adds	r3, #11
 800c71a:	4618      	mov	r0, r3
 800c71c:	f7fe f890 	bl	800a840 <ld_word>
 800c720:	4603      	mov	r3, r0
 800c722:	461a      	mov	r2, r3
 800c724:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c726:	899b      	ldrh	r3, [r3, #12]
 800c728:	429a      	cmp	r2, r3
 800c72a:	d001      	beq.n	800c730 <find_volume+0x1f0>
 800c72c:	230d      	movs	r3, #13
 800c72e:	e180      	b.n	800ca32 <find_volume+0x4f2>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800c730:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c732:	3338      	adds	r3, #56	; 0x38
 800c734:	3316      	adds	r3, #22
 800c736:	4618      	mov	r0, r3
 800c738:	f7fe f882 	bl	800a840 <ld_word>
 800c73c:	4603      	mov	r3, r0
 800c73e:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800c740:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c742:	2b00      	cmp	r3, #0
 800c744:	d106      	bne.n	800c754 <find_volume+0x214>
 800c746:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c748:	3338      	adds	r3, #56	; 0x38
 800c74a:	3324      	adds	r3, #36	; 0x24
 800c74c:	4618      	mov	r0, r3
 800c74e:	f7fe f88f 	bl	800a870 <ld_dword>
 800c752:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800c754:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c756:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800c758:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800c75a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c75c:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 800c760:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c762:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800c764:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c766:	789b      	ldrb	r3, [r3, #2]
 800c768:	2b01      	cmp	r3, #1
 800c76a:	d005      	beq.n	800c778 <find_volume+0x238>
 800c76c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c76e:	789b      	ldrb	r3, [r3, #2]
 800c770:	2b02      	cmp	r3, #2
 800c772:	d001      	beq.n	800c778 <find_volume+0x238>
 800c774:	230d      	movs	r3, #13
 800c776:	e15c      	b.n	800ca32 <find_volume+0x4f2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800c778:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c77a:	789b      	ldrb	r3, [r3, #2]
 800c77c:	461a      	mov	r2, r3
 800c77e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c780:	fb02 f303 	mul.w	r3, r2, r3
 800c784:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800c786:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c788:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c78c:	b29a      	uxth	r2, r3
 800c78e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c790:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800c792:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c794:	895b      	ldrh	r3, [r3, #10]
 800c796:	2b00      	cmp	r3, #0
 800c798:	d008      	beq.n	800c7ac <find_volume+0x26c>
 800c79a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c79c:	895b      	ldrh	r3, [r3, #10]
 800c79e:	461a      	mov	r2, r3
 800c7a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c7a2:	895b      	ldrh	r3, [r3, #10]
 800c7a4:	3b01      	subs	r3, #1
 800c7a6:	4013      	ands	r3, r2
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	d001      	beq.n	800c7b0 <find_volume+0x270>
 800c7ac:	230d      	movs	r3, #13
 800c7ae:	e140      	b.n	800ca32 <find_volume+0x4f2>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800c7b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c7b2:	3338      	adds	r3, #56	; 0x38
 800c7b4:	3311      	adds	r3, #17
 800c7b6:	4618      	mov	r0, r3
 800c7b8:	f7fe f842 	bl	800a840 <ld_word>
 800c7bc:	4603      	mov	r3, r0
 800c7be:	461a      	mov	r2, r3
 800c7c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c7c2:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800c7c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c7c6:	891b      	ldrh	r3, [r3, #8]
 800c7c8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c7ca:	8992      	ldrh	r2, [r2, #12]
 800c7cc:	0952      	lsrs	r2, r2, #5
 800c7ce:	b292      	uxth	r2, r2
 800c7d0:	fbb3 f1f2 	udiv	r1, r3, r2
 800c7d4:	fb01 f202 	mul.w	r2, r1, r2
 800c7d8:	1a9b      	subs	r3, r3, r2
 800c7da:	b29b      	uxth	r3, r3
 800c7dc:	2b00      	cmp	r3, #0
 800c7de:	d003      	beq.n	800c7e8 <find_volume+0x2a8>
 800c7e0:	230d      	movs	r3, #13
 800c7e2:	e126      	b.n	800ca32 <find_volume+0x4f2>
 800c7e4:	20016e78 	.word	0x20016e78

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800c7e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c7ea:	3338      	adds	r3, #56	; 0x38
 800c7ec:	3313      	adds	r3, #19
 800c7ee:	4618      	mov	r0, r3
 800c7f0:	f7fe f826 	bl	800a840 <ld_word>
 800c7f4:	4603      	mov	r3, r0
 800c7f6:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800c7f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c7fa:	2b00      	cmp	r3, #0
 800c7fc:	d106      	bne.n	800c80c <find_volume+0x2cc>
 800c7fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c800:	3338      	adds	r3, #56	; 0x38
 800c802:	3320      	adds	r3, #32
 800c804:	4618      	mov	r0, r3
 800c806:	f7fe f833 	bl	800a870 <ld_dword>
 800c80a:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800c80c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c80e:	3338      	adds	r3, #56	; 0x38
 800c810:	330e      	adds	r3, #14
 800c812:	4618      	mov	r0, r3
 800c814:	f7fe f814 	bl	800a840 <ld_word>
 800c818:	4603      	mov	r3, r0
 800c81a:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800c81c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800c81e:	2b00      	cmp	r3, #0
 800c820:	d101      	bne.n	800c826 <find_volume+0x2e6>
 800c822:	230d      	movs	r3, #13
 800c824:	e105      	b.n	800ca32 <find_volume+0x4f2>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800c826:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800c828:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c82a:	4413      	add	r3, r2
 800c82c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c82e:	8911      	ldrh	r1, [r2, #8]
 800c830:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c832:	8992      	ldrh	r2, [r2, #12]
 800c834:	0952      	lsrs	r2, r2, #5
 800c836:	b292      	uxth	r2, r2
 800c838:	fbb1 f2f2 	udiv	r2, r1, r2
 800c83c:	b292      	uxth	r2, r2
 800c83e:	4413      	add	r3, r2
 800c840:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800c842:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c844:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c846:	429a      	cmp	r2, r3
 800c848:	d201      	bcs.n	800c84e <find_volume+0x30e>
 800c84a:	230d      	movs	r3, #13
 800c84c:	e0f1      	b.n	800ca32 <find_volume+0x4f2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800c84e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c850:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c852:	1ad3      	subs	r3, r2, r3
 800c854:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c856:	8952      	ldrh	r2, [r2, #10]
 800c858:	fbb3 f3f2 	udiv	r3, r3, r2
 800c85c:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800c85e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c860:	2b00      	cmp	r3, #0
 800c862:	d101      	bne.n	800c868 <find_volume+0x328>
 800c864:	230d      	movs	r3, #13
 800c866:	e0e4      	b.n	800ca32 <find_volume+0x4f2>
		fmt = FS_FAT32;
 800c868:	2303      	movs	r3, #3
 800c86a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800c86e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c870:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800c874:	4293      	cmp	r3, r2
 800c876:	d802      	bhi.n	800c87e <find_volume+0x33e>
 800c878:	2302      	movs	r3, #2
 800c87a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800c87e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c880:	f640 72f5 	movw	r2, #4085	; 0xff5
 800c884:	4293      	cmp	r3, r2
 800c886:	d802      	bhi.n	800c88e <find_volume+0x34e>
 800c888:	2301      	movs	r3, #1
 800c88a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800c88e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c890:	1c9a      	adds	r2, r3, #2
 800c892:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c894:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800c896:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c898:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800c89a:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800c89c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800c89e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c8a0:	441a      	add	r2, r3
 800c8a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c8a4:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800c8a6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800c8a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8aa:	441a      	add	r2, r3
 800c8ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c8ae:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 800c8b0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c8b4:	2b03      	cmp	r3, #3
 800c8b6:	d11e      	bne.n	800c8f6 <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800c8b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c8ba:	3338      	adds	r3, #56	; 0x38
 800c8bc:	332a      	adds	r3, #42	; 0x2a
 800c8be:	4618      	mov	r0, r3
 800c8c0:	f7fd ffbe 	bl	800a840 <ld_word>
 800c8c4:	4603      	mov	r3, r0
 800c8c6:	2b00      	cmp	r3, #0
 800c8c8:	d001      	beq.n	800c8ce <find_volume+0x38e>
 800c8ca:	230d      	movs	r3, #13
 800c8cc:	e0b1      	b.n	800ca32 <find_volume+0x4f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800c8ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c8d0:	891b      	ldrh	r3, [r3, #8]
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d001      	beq.n	800c8da <find_volume+0x39a>
 800c8d6:	230d      	movs	r3, #13
 800c8d8:	e0ab      	b.n	800ca32 <find_volume+0x4f2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800c8da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c8dc:	3338      	adds	r3, #56	; 0x38
 800c8de:	332c      	adds	r3, #44	; 0x2c
 800c8e0:	4618      	mov	r0, r3
 800c8e2:	f7fd ffc5 	bl	800a870 <ld_dword>
 800c8e6:	4602      	mov	r2, r0
 800c8e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c8ea:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800c8ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c8ee:	69db      	ldr	r3, [r3, #28]
 800c8f0:	009b      	lsls	r3, r3, #2
 800c8f2:	647b      	str	r3, [r7, #68]	; 0x44
 800c8f4:	e01f      	b.n	800c936 <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800c8f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c8f8:	891b      	ldrh	r3, [r3, #8]
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	d101      	bne.n	800c902 <find_volume+0x3c2>
 800c8fe:	230d      	movs	r3, #13
 800c900:	e097      	b.n	800ca32 <find_volume+0x4f2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800c902:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c904:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c906:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c908:	441a      	add	r2, r3
 800c90a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c90c:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800c90e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c912:	2b02      	cmp	r3, #2
 800c914:	d103      	bne.n	800c91e <find_volume+0x3de>
 800c916:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c918:	69db      	ldr	r3, [r3, #28]
 800c91a:	005b      	lsls	r3, r3, #1
 800c91c:	e00a      	b.n	800c934 <find_volume+0x3f4>
 800c91e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c920:	69da      	ldr	r2, [r3, #28]
 800c922:	4613      	mov	r3, r2
 800c924:	005b      	lsls	r3, r3, #1
 800c926:	4413      	add	r3, r2
 800c928:	085a      	lsrs	r2, r3, #1
 800c92a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c92c:	69db      	ldr	r3, [r3, #28]
 800c92e:	f003 0301 	and.w	r3, r3, #1
 800c932:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800c934:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800c936:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c938:	6a1a      	ldr	r2, [r3, #32]
 800c93a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c93c:	899b      	ldrh	r3, [r3, #12]
 800c93e:	4619      	mov	r1, r3
 800c940:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c942:	440b      	add	r3, r1
 800c944:	3b01      	subs	r3, #1
 800c946:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800c948:	8989      	ldrh	r1, [r1, #12]
 800c94a:	fbb3 f3f1 	udiv	r3, r3, r1
 800c94e:	429a      	cmp	r2, r3
 800c950:	d201      	bcs.n	800c956 <find_volume+0x416>
 800c952:	230d      	movs	r3, #13
 800c954:	e06d      	b.n	800ca32 <find_volume+0x4f2>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800c956:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c958:	f04f 32ff 	mov.w	r2, #4294967295
 800c95c:	619a      	str	r2, [r3, #24]
 800c95e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c960:	699a      	ldr	r2, [r3, #24]
 800c962:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c964:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800c966:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c968:	2280      	movs	r2, #128	; 0x80
 800c96a:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800c96c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c970:	2b03      	cmp	r3, #3
 800c972:	d149      	bne.n	800ca08 <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800c974:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c976:	3338      	adds	r3, #56	; 0x38
 800c978:	3330      	adds	r3, #48	; 0x30
 800c97a:	4618      	mov	r0, r3
 800c97c:	f7fd ff60 	bl	800a840 <ld_word>
 800c980:	4603      	mov	r3, r0
 800c982:	2b01      	cmp	r3, #1
 800c984:	d140      	bne.n	800ca08 <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 800c986:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c988:	3301      	adds	r3, #1
 800c98a:	4619      	mov	r1, r3
 800c98c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800c98e:	f7fe fa07 	bl	800ada0 <move_window>
 800c992:	4603      	mov	r3, r0
 800c994:	2b00      	cmp	r3, #0
 800c996:	d137      	bne.n	800ca08 <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 800c998:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c99a:	2200      	movs	r2, #0
 800c99c:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800c99e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9a0:	3338      	adds	r3, #56	; 0x38
 800c9a2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800c9a6:	4618      	mov	r0, r3
 800c9a8:	f7fd ff4a 	bl	800a840 <ld_word>
 800c9ac:	4603      	mov	r3, r0
 800c9ae:	461a      	mov	r2, r3
 800c9b0:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800c9b4:	429a      	cmp	r2, r3
 800c9b6:	d127      	bne.n	800ca08 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800c9b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9ba:	3338      	adds	r3, #56	; 0x38
 800c9bc:	4618      	mov	r0, r3
 800c9be:	f7fd ff57 	bl	800a870 <ld_dword>
 800c9c2:	4603      	mov	r3, r0
 800c9c4:	4a1d      	ldr	r2, [pc, #116]	; (800ca3c <find_volume+0x4fc>)
 800c9c6:	4293      	cmp	r3, r2
 800c9c8:	d11e      	bne.n	800ca08 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800c9ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9cc:	3338      	adds	r3, #56	; 0x38
 800c9ce:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800c9d2:	4618      	mov	r0, r3
 800c9d4:	f7fd ff4c 	bl	800a870 <ld_dword>
 800c9d8:	4603      	mov	r3, r0
 800c9da:	4a19      	ldr	r2, [pc, #100]	; (800ca40 <find_volume+0x500>)
 800c9dc:	4293      	cmp	r3, r2
 800c9de:	d113      	bne.n	800ca08 <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800c9e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9e2:	3338      	adds	r3, #56	; 0x38
 800c9e4:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800c9e8:	4618      	mov	r0, r3
 800c9ea:	f7fd ff41 	bl	800a870 <ld_dword>
 800c9ee:	4602      	mov	r2, r0
 800c9f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9f2:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800c9f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9f6:	3338      	adds	r3, #56	; 0x38
 800c9f8:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800c9fc:	4618      	mov	r0, r3
 800c9fe:	f7fd ff37 	bl	800a870 <ld_dword>
 800ca02:	4602      	mov	r2, r0
 800ca04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca06:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800ca08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca0a:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800ca0e:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800ca10:	4b0c      	ldr	r3, [pc, #48]	; (800ca44 <find_volume+0x504>)
 800ca12:	881b      	ldrh	r3, [r3, #0]
 800ca14:	3301      	adds	r3, #1
 800ca16:	b29a      	uxth	r2, r3
 800ca18:	4b0a      	ldr	r3, [pc, #40]	; (800ca44 <find_volume+0x504>)
 800ca1a:	801a      	strh	r2, [r3, #0]
 800ca1c:	4b09      	ldr	r3, [pc, #36]	; (800ca44 <find_volume+0x504>)
 800ca1e:	881a      	ldrh	r2, [r3, #0]
 800ca20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca22:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 800ca24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca26:	4a08      	ldr	r2, [pc, #32]	; (800ca48 <find_volume+0x508>)
 800ca28:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800ca2a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800ca2c:	f7fe f950 	bl	800acd0 <clear_lock>
#endif
	return FR_OK;
 800ca30:	2300      	movs	r3, #0
}
 800ca32:	4618      	mov	r0, r3
 800ca34:	3758      	adds	r7, #88	; 0x58
 800ca36:	46bd      	mov	sp, r7
 800ca38:	bd80      	pop	{r7, pc}
 800ca3a:	bf00      	nop
 800ca3c:	41615252 	.word	0x41615252
 800ca40:	61417272 	.word	0x61417272
 800ca44:	20016e7c 	.word	0x20016e7c
 800ca48:	20016ea0 	.word	0x20016ea0

0800ca4c <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800ca4c:	b580      	push	{r7, lr}
 800ca4e:	b084      	sub	sp, #16
 800ca50:	af00      	add	r7, sp, #0
 800ca52:	6078      	str	r0, [r7, #4]
 800ca54:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800ca56:	2309      	movs	r3, #9
 800ca58:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	d01c      	beq.n	800ca9a <validate+0x4e>
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	681b      	ldr	r3, [r3, #0]
 800ca64:	2b00      	cmp	r3, #0
 800ca66:	d018      	beq.n	800ca9a <validate+0x4e>
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	681b      	ldr	r3, [r3, #0]
 800ca6c:	781b      	ldrb	r3, [r3, #0]
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	d013      	beq.n	800ca9a <validate+0x4e>
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	889a      	ldrh	r2, [r3, #4]
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	681b      	ldr	r3, [r3, #0]
 800ca7a:	88db      	ldrh	r3, [r3, #6]
 800ca7c:	429a      	cmp	r2, r3
 800ca7e:	d10c      	bne.n	800ca9a <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	681b      	ldr	r3, [r3, #0]
 800ca84:	785b      	ldrb	r3, [r3, #1]
 800ca86:	4618      	mov	r0, r3
 800ca88:	f7fd fe3c 	bl	800a704 <disk_status>
 800ca8c:	4603      	mov	r3, r0
 800ca8e:	f003 0301 	and.w	r3, r3, #1
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	d101      	bne.n	800ca9a <validate+0x4e>
			res = FR_OK;
 800ca96:	2300      	movs	r3, #0
 800ca98:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800ca9a:	7bfb      	ldrb	r3, [r7, #15]
 800ca9c:	2b00      	cmp	r3, #0
 800ca9e:	d102      	bne.n	800caa6 <validate+0x5a>
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	681b      	ldr	r3, [r3, #0]
 800caa4:	e000      	b.n	800caa8 <validate+0x5c>
 800caa6:	2300      	movs	r3, #0
 800caa8:	683a      	ldr	r2, [r7, #0]
 800caaa:	6013      	str	r3, [r2, #0]
	return res;
 800caac:	7bfb      	ldrb	r3, [r7, #15]
}
 800caae:	4618      	mov	r0, r3
 800cab0:	3710      	adds	r7, #16
 800cab2:	46bd      	mov	sp, r7
 800cab4:	bd80      	pop	{r7, pc}
	...

0800cab8 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800cab8:	b580      	push	{r7, lr}
 800caba:	b088      	sub	sp, #32
 800cabc:	af00      	add	r7, sp, #0
 800cabe:	60f8      	str	r0, [r7, #12]
 800cac0:	60b9      	str	r1, [r7, #8]
 800cac2:	4613      	mov	r3, r2
 800cac4:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800cac6:	68bb      	ldr	r3, [r7, #8]
 800cac8:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800caca:	f107 0310 	add.w	r3, r7, #16
 800cace:	4618      	mov	r0, r3
 800cad0:	f7ff fc9c 	bl	800c40c <get_ldnumber>
 800cad4:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800cad6:	69fb      	ldr	r3, [r7, #28]
 800cad8:	2b00      	cmp	r3, #0
 800cada:	da01      	bge.n	800cae0 <f_mount+0x28>
 800cadc:	230b      	movs	r3, #11
 800cade:	e02b      	b.n	800cb38 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800cae0:	4a17      	ldr	r2, [pc, #92]	; (800cb40 <f_mount+0x88>)
 800cae2:	69fb      	ldr	r3, [r7, #28]
 800cae4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cae8:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800caea:	69bb      	ldr	r3, [r7, #24]
 800caec:	2b00      	cmp	r3, #0
 800caee:	d005      	beq.n	800cafc <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800caf0:	69b8      	ldr	r0, [r7, #24]
 800caf2:	f7fe f8ed 	bl	800acd0 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800caf6:	69bb      	ldr	r3, [r7, #24]
 800caf8:	2200      	movs	r2, #0
 800cafa:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800cafc:	68fb      	ldr	r3, [r7, #12]
 800cafe:	2b00      	cmp	r3, #0
 800cb00:	d002      	beq.n	800cb08 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800cb02:	68fb      	ldr	r3, [r7, #12]
 800cb04:	2200      	movs	r2, #0
 800cb06:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800cb08:	68fa      	ldr	r2, [r7, #12]
 800cb0a:	490d      	ldr	r1, [pc, #52]	; (800cb40 <f_mount+0x88>)
 800cb0c:	69fb      	ldr	r3, [r7, #28]
 800cb0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800cb12:	68fb      	ldr	r3, [r7, #12]
 800cb14:	2b00      	cmp	r3, #0
 800cb16:	d002      	beq.n	800cb1e <f_mount+0x66>
 800cb18:	79fb      	ldrb	r3, [r7, #7]
 800cb1a:	2b01      	cmp	r3, #1
 800cb1c:	d001      	beq.n	800cb22 <f_mount+0x6a>
 800cb1e:	2300      	movs	r3, #0
 800cb20:	e00a      	b.n	800cb38 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800cb22:	f107 010c 	add.w	r1, r7, #12
 800cb26:	f107 0308 	add.w	r3, r7, #8
 800cb2a:	2200      	movs	r2, #0
 800cb2c:	4618      	mov	r0, r3
 800cb2e:	f7ff fd07 	bl	800c540 <find_volume>
 800cb32:	4603      	mov	r3, r0
 800cb34:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800cb36:	7dfb      	ldrb	r3, [r7, #23]
}
 800cb38:	4618      	mov	r0, r3
 800cb3a:	3720      	adds	r7, #32
 800cb3c:	46bd      	mov	sp, r7
 800cb3e:	bd80      	pop	{r7, pc}
 800cb40:	20016e78 	.word	0x20016e78

0800cb44 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800cb44:	b580      	push	{r7, lr}
 800cb46:	b09a      	sub	sp, #104	; 0x68
 800cb48:	af00      	add	r7, sp, #0
 800cb4a:	60f8      	str	r0, [r7, #12]
 800cb4c:	60b9      	str	r1, [r7, #8]
 800cb4e:	4613      	mov	r3, r2
 800cb50:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800cb52:	68fb      	ldr	r3, [r7, #12]
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	d101      	bne.n	800cb5c <f_open+0x18>
 800cb58:	2309      	movs	r3, #9
 800cb5a:	e1bb      	b.n	800ced4 <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800cb5c:	79fb      	ldrb	r3, [r7, #7]
 800cb5e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800cb62:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800cb64:	79fa      	ldrb	r2, [r7, #7]
 800cb66:	f107 0114 	add.w	r1, r7, #20
 800cb6a:	f107 0308 	add.w	r3, r7, #8
 800cb6e:	4618      	mov	r0, r3
 800cb70:	f7ff fce6 	bl	800c540 <find_volume>
 800cb74:	4603      	mov	r3, r0
 800cb76:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 800cb7a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800cb7e:	2b00      	cmp	r3, #0
 800cb80:	f040 819f 	bne.w	800cec2 <f_open+0x37e>
		dj.obj.fs = fs;
 800cb84:	697b      	ldr	r3, [r7, #20]
 800cb86:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800cb88:	68ba      	ldr	r2, [r7, #8]
 800cb8a:	f107 0318 	add.w	r3, r7, #24
 800cb8e:	4611      	mov	r1, r2
 800cb90:	4618      	mov	r0, r3
 800cb92:	f7ff fbc5 	bl	800c320 <follow_path>
 800cb96:	4603      	mov	r3, r0
 800cb98:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800cb9c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800cba0:	2b00      	cmp	r3, #0
 800cba2:	d11a      	bne.n	800cbda <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800cba4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800cba8:	b25b      	sxtb	r3, r3
 800cbaa:	2b00      	cmp	r3, #0
 800cbac:	da03      	bge.n	800cbb6 <f_open+0x72>
				res = FR_INVALID_NAME;
 800cbae:	2306      	movs	r3, #6
 800cbb0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800cbb4:	e011      	b.n	800cbda <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800cbb6:	79fb      	ldrb	r3, [r7, #7]
 800cbb8:	f023 0301 	bic.w	r3, r3, #1
 800cbbc:	2b00      	cmp	r3, #0
 800cbbe:	bf14      	ite	ne
 800cbc0:	2301      	movne	r3, #1
 800cbc2:	2300      	moveq	r3, #0
 800cbc4:	b2db      	uxtb	r3, r3
 800cbc6:	461a      	mov	r2, r3
 800cbc8:	f107 0318 	add.w	r3, r7, #24
 800cbcc:	4611      	mov	r1, r2
 800cbce:	4618      	mov	r0, r3
 800cbd0:	f7fd ff36 	bl	800aa40 <chk_lock>
 800cbd4:	4603      	mov	r3, r0
 800cbd6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800cbda:	79fb      	ldrb	r3, [r7, #7]
 800cbdc:	f003 031c 	and.w	r3, r3, #28
 800cbe0:	2b00      	cmp	r3, #0
 800cbe2:	d07f      	beq.n	800cce4 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800cbe4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800cbe8:	2b00      	cmp	r3, #0
 800cbea:	d017      	beq.n	800cc1c <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800cbec:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800cbf0:	2b04      	cmp	r3, #4
 800cbf2:	d10e      	bne.n	800cc12 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800cbf4:	f7fd ff80 	bl	800aaf8 <enq_lock>
 800cbf8:	4603      	mov	r3, r0
 800cbfa:	2b00      	cmp	r3, #0
 800cbfc:	d006      	beq.n	800cc0c <f_open+0xc8>
 800cbfe:	f107 0318 	add.w	r3, r7, #24
 800cc02:	4618      	mov	r0, r3
 800cc04:	f7ff f8dc 	bl	800bdc0 <dir_register>
 800cc08:	4603      	mov	r3, r0
 800cc0a:	e000      	b.n	800cc0e <f_open+0xca>
 800cc0c:	2312      	movs	r3, #18
 800cc0e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800cc12:	79fb      	ldrb	r3, [r7, #7]
 800cc14:	f043 0308 	orr.w	r3, r3, #8
 800cc18:	71fb      	strb	r3, [r7, #7]
 800cc1a:	e010      	b.n	800cc3e <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800cc1c:	7fbb      	ldrb	r3, [r7, #30]
 800cc1e:	f003 0311 	and.w	r3, r3, #17
 800cc22:	2b00      	cmp	r3, #0
 800cc24:	d003      	beq.n	800cc2e <f_open+0xea>
					res = FR_DENIED;
 800cc26:	2307      	movs	r3, #7
 800cc28:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800cc2c:	e007      	b.n	800cc3e <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800cc2e:	79fb      	ldrb	r3, [r7, #7]
 800cc30:	f003 0304 	and.w	r3, r3, #4
 800cc34:	2b00      	cmp	r3, #0
 800cc36:	d002      	beq.n	800cc3e <f_open+0xfa>
 800cc38:	2308      	movs	r3, #8
 800cc3a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800cc3e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800cc42:	2b00      	cmp	r3, #0
 800cc44:	d168      	bne.n	800cd18 <f_open+0x1d4>
 800cc46:	79fb      	ldrb	r3, [r7, #7]
 800cc48:	f003 0308 	and.w	r3, r3, #8
 800cc4c:	2b00      	cmp	r3, #0
 800cc4e:	d063      	beq.n	800cd18 <f_open+0x1d4>
				dw = GET_FATTIME();
 800cc50:	f7fd fcfa 	bl	800a648 <get_fattime>
 800cc54:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800cc56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc58:	330e      	adds	r3, #14
 800cc5a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800cc5c:	4618      	mov	r0, r3
 800cc5e:	f7fd fe45 	bl	800a8ec <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800cc62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc64:	3316      	adds	r3, #22
 800cc66:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800cc68:	4618      	mov	r0, r3
 800cc6a:	f7fd fe3f 	bl	800a8ec <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800cc6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc70:	330b      	adds	r3, #11
 800cc72:	2220      	movs	r2, #32
 800cc74:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800cc76:	697b      	ldr	r3, [r7, #20]
 800cc78:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800cc7a:	4611      	mov	r1, r2
 800cc7c:	4618      	mov	r0, r3
 800cc7e:	f7fe fe17 	bl	800b8b0 <ld_clust>
 800cc82:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800cc84:	697b      	ldr	r3, [r7, #20]
 800cc86:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800cc88:	2200      	movs	r2, #0
 800cc8a:	4618      	mov	r0, r3
 800cc8c:	f7fe fe2f 	bl	800b8ee <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800cc90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc92:	331c      	adds	r3, #28
 800cc94:	2100      	movs	r1, #0
 800cc96:	4618      	mov	r0, r3
 800cc98:	f7fd fe28 	bl	800a8ec <st_dword>
					fs->wflag = 1;
 800cc9c:	697b      	ldr	r3, [r7, #20]
 800cc9e:	2201      	movs	r2, #1
 800cca0:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800cca2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d037      	beq.n	800cd18 <f_open+0x1d4>
						dw = fs->winsect;
 800cca8:	697b      	ldr	r3, [r7, #20]
 800ccaa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ccac:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 800ccae:	f107 0318 	add.w	r3, r7, #24
 800ccb2:	2200      	movs	r2, #0
 800ccb4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800ccb6:	4618      	mov	r0, r3
 800ccb8:	f7fe fb1f 	bl	800b2fa <remove_chain>
 800ccbc:	4603      	mov	r3, r0
 800ccbe:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 800ccc2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800ccc6:	2b00      	cmp	r3, #0
 800ccc8:	d126      	bne.n	800cd18 <f_open+0x1d4>
							res = move_window(fs, dw);
 800ccca:	697b      	ldr	r3, [r7, #20]
 800cccc:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800ccce:	4618      	mov	r0, r3
 800ccd0:	f7fe f866 	bl	800ada0 <move_window>
 800ccd4:	4603      	mov	r3, r0
 800ccd6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800ccda:	697b      	ldr	r3, [r7, #20]
 800ccdc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800ccde:	3a01      	subs	r2, #1
 800cce0:	615a      	str	r2, [r3, #20]
 800cce2:	e019      	b.n	800cd18 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800cce4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800cce8:	2b00      	cmp	r3, #0
 800ccea:	d115      	bne.n	800cd18 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800ccec:	7fbb      	ldrb	r3, [r7, #30]
 800ccee:	f003 0310 	and.w	r3, r3, #16
 800ccf2:	2b00      	cmp	r3, #0
 800ccf4:	d003      	beq.n	800ccfe <f_open+0x1ba>
					res = FR_NO_FILE;
 800ccf6:	2304      	movs	r3, #4
 800ccf8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800ccfc:	e00c      	b.n	800cd18 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800ccfe:	79fb      	ldrb	r3, [r7, #7]
 800cd00:	f003 0302 	and.w	r3, r3, #2
 800cd04:	2b00      	cmp	r3, #0
 800cd06:	d007      	beq.n	800cd18 <f_open+0x1d4>
 800cd08:	7fbb      	ldrb	r3, [r7, #30]
 800cd0a:	f003 0301 	and.w	r3, r3, #1
 800cd0e:	2b00      	cmp	r3, #0
 800cd10:	d002      	beq.n	800cd18 <f_open+0x1d4>
						res = FR_DENIED;
 800cd12:	2307      	movs	r3, #7
 800cd14:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800cd18:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800cd1c:	2b00      	cmp	r3, #0
 800cd1e:	d128      	bne.n	800cd72 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800cd20:	79fb      	ldrb	r3, [r7, #7]
 800cd22:	f003 0308 	and.w	r3, r3, #8
 800cd26:	2b00      	cmp	r3, #0
 800cd28:	d003      	beq.n	800cd32 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800cd2a:	79fb      	ldrb	r3, [r7, #7]
 800cd2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cd30:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800cd32:	697b      	ldr	r3, [r7, #20]
 800cd34:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800cd36:	68fb      	ldr	r3, [r7, #12]
 800cd38:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800cd3a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800cd3c:	68fb      	ldr	r3, [r7, #12]
 800cd3e:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800cd40:	79fb      	ldrb	r3, [r7, #7]
 800cd42:	f023 0301 	bic.w	r3, r3, #1
 800cd46:	2b00      	cmp	r3, #0
 800cd48:	bf14      	ite	ne
 800cd4a:	2301      	movne	r3, #1
 800cd4c:	2300      	moveq	r3, #0
 800cd4e:	b2db      	uxtb	r3, r3
 800cd50:	461a      	mov	r2, r3
 800cd52:	f107 0318 	add.w	r3, r7, #24
 800cd56:	4611      	mov	r1, r2
 800cd58:	4618      	mov	r0, r3
 800cd5a:	f7fd feef 	bl	800ab3c <inc_lock>
 800cd5e:	4602      	mov	r2, r0
 800cd60:	68fb      	ldr	r3, [r7, #12]
 800cd62:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800cd64:	68fb      	ldr	r3, [r7, #12]
 800cd66:	691b      	ldr	r3, [r3, #16]
 800cd68:	2b00      	cmp	r3, #0
 800cd6a:	d102      	bne.n	800cd72 <f_open+0x22e>
 800cd6c:	2302      	movs	r3, #2
 800cd6e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800cd72:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800cd76:	2b00      	cmp	r3, #0
 800cd78:	f040 80a3 	bne.w	800cec2 <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800cd7c:	697b      	ldr	r3, [r7, #20]
 800cd7e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800cd80:	4611      	mov	r1, r2
 800cd82:	4618      	mov	r0, r3
 800cd84:	f7fe fd94 	bl	800b8b0 <ld_clust>
 800cd88:	4602      	mov	r2, r0
 800cd8a:	68fb      	ldr	r3, [r7, #12]
 800cd8c:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800cd8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cd90:	331c      	adds	r3, #28
 800cd92:	4618      	mov	r0, r3
 800cd94:	f7fd fd6c 	bl	800a870 <ld_dword>
 800cd98:	4602      	mov	r2, r0
 800cd9a:	68fb      	ldr	r3, [r7, #12]
 800cd9c:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800cd9e:	68fb      	ldr	r3, [r7, #12]
 800cda0:	2200      	movs	r2, #0
 800cda2:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800cda4:	697a      	ldr	r2, [r7, #20]
 800cda6:	68fb      	ldr	r3, [r7, #12]
 800cda8:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800cdaa:	697b      	ldr	r3, [r7, #20]
 800cdac:	88da      	ldrh	r2, [r3, #6]
 800cdae:	68fb      	ldr	r3, [r7, #12]
 800cdb0:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800cdb2:	68fb      	ldr	r3, [r7, #12]
 800cdb4:	79fa      	ldrb	r2, [r7, #7]
 800cdb6:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800cdb8:	68fb      	ldr	r3, [r7, #12]
 800cdba:	2200      	movs	r2, #0
 800cdbc:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800cdbe:	68fb      	ldr	r3, [r7, #12]
 800cdc0:	2200      	movs	r2, #0
 800cdc2:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800cdc4:	68fb      	ldr	r3, [r7, #12]
 800cdc6:	2200      	movs	r2, #0
 800cdc8:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800cdca:	68fb      	ldr	r3, [r7, #12]
 800cdcc:	3330      	adds	r3, #48	; 0x30
 800cdce:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800cdd2:	2100      	movs	r1, #0
 800cdd4:	4618      	mov	r0, r3
 800cdd6:	f7fd fdd6 	bl	800a986 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800cdda:	79fb      	ldrb	r3, [r7, #7]
 800cddc:	f003 0320 	and.w	r3, r3, #32
 800cde0:	2b00      	cmp	r3, #0
 800cde2:	d06e      	beq.n	800cec2 <f_open+0x37e>
 800cde4:	68fb      	ldr	r3, [r7, #12]
 800cde6:	68db      	ldr	r3, [r3, #12]
 800cde8:	2b00      	cmp	r3, #0
 800cdea:	d06a      	beq.n	800cec2 <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800cdec:	68fb      	ldr	r3, [r7, #12]
 800cdee:	68da      	ldr	r2, [r3, #12]
 800cdf0:	68fb      	ldr	r3, [r7, #12]
 800cdf2:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800cdf4:	697b      	ldr	r3, [r7, #20]
 800cdf6:	895b      	ldrh	r3, [r3, #10]
 800cdf8:	461a      	mov	r2, r3
 800cdfa:	697b      	ldr	r3, [r7, #20]
 800cdfc:	899b      	ldrh	r3, [r3, #12]
 800cdfe:	fb02 f303 	mul.w	r3, r2, r3
 800ce02:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800ce04:	68fb      	ldr	r3, [r7, #12]
 800ce06:	689b      	ldr	r3, [r3, #8]
 800ce08:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800ce0a:	68fb      	ldr	r3, [r7, #12]
 800ce0c:	68db      	ldr	r3, [r3, #12]
 800ce0e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ce10:	e016      	b.n	800ce40 <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 800ce12:	68fb      	ldr	r3, [r7, #12]
 800ce14:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800ce16:	4618      	mov	r0, r3
 800ce18:	f7fe f87f 	bl	800af1a <get_fat>
 800ce1c:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800ce1e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ce20:	2b01      	cmp	r3, #1
 800ce22:	d802      	bhi.n	800ce2a <f_open+0x2e6>
 800ce24:	2302      	movs	r3, #2
 800ce26:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800ce2a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ce2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce30:	d102      	bne.n	800ce38 <f_open+0x2f4>
 800ce32:	2301      	movs	r3, #1
 800ce34:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800ce38:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800ce3a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ce3c:	1ad3      	subs	r3, r2, r3
 800ce3e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ce40:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	d103      	bne.n	800ce50 <f_open+0x30c>
 800ce48:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800ce4a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ce4c:	429a      	cmp	r2, r3
 800ce4e:	d8e0      	bhi.n	800ce12 <f_open+0x2ce>
				}
				fp->clust = clst;
 800ce50:	68fb      	ldr	r3, [r7, #12]
 800ce52:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800ce54:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800ce56:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	d131      	bne.n	800cec2 <f_open+0x37e>
 800ce5e:	697b      	ldr	r3, [r7, #20]
 800ce60:	899b      	ldrh	r3, [r3, #12]
 800ce62:	461a      	mov	r2, r3
 800ce64:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ce66:	fbb3 f1f2 	udiv	r1, r3, r2
 800ce6a:	fb01 f202 	mul.w	r2, r1, r2
 800ce6e:	1a9b      	subs	r3, r3, r2
 800ce70:	2b00      	cmp	r3, #0
 800ce72:	d026      	beq.n	800cec2 <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800ce74:	697b      	ldr	r3, [r7, #20]
 800ce76:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800ce78:	4618      	mov	r0, r3
 800ce7a:	f7fe f82f 	bl	800aedc <clust2sect>
 800ce7e:	64f8      	str	r0, [r7, #76]	; 0x4c
 800ce80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ce82:	2b00      	cmp	r3, #0
 800ce84:	d103      	bne.n	800ce8e <f_open+0x34a>
						res = FR_INT_ERR;
 800ce86:	2302      	movs	r3, #2
 800ce88:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800ce8c:	e019      	b.n	800cec2 <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800ce8e:	697b      	ldr	r3, [r7, #20]
 800ce90:	899b      	ldrh	r3, [r3, #12]
 800ce92:	461a      	mov	r2, r3
 800ce94:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ce96:	fbb3 f2f2 	udiv	r2, r3, r2
 800ce9a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ce9c:	441a      	add	r2, r3
 800ce9e:	68fb      	ldr	r3, [r7, #12]
 800cea0:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800cea2:	697b      	ldr	r3, [r7, #20]
 800cea4:	7858      	ldrb	r0, [r3, #1]
 800cea6:	68fb      	ldr	r3, [r7, #12]
 800cea8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ceac:	68fb      	ldr	r3, [r7, #12]
 800ceae:	6a1a      	ldr	r2, [r3, #32]
 800ceb0:	2301      	movs	r3, #1
 800ceb2:	f7fd fc67 	bl	800a784 <disk_read>
 800ceb6:	4603      	mov	r3, r0
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	d002      	beq.n	800cec2 <f_open+0x37e>
 800cebc:	2301      	movs	r3, #1
 800cebe:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800cec2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800cec6:	2b00      	cmp	r3, #0
 800cec8:	d002      	beq.n	800ced0 <f_open+0x38c>
 800ceca:	68fb      	ldr	r3, [r7, #12]
 800cecc:	2200      	movs	r2, #0
 800cece:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800ced0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800ced4:	4618      	mov	r0, r3
 800ced6:	3768      	adds	r7, #104	; 0x68
 800ced8:	46bd      	mov	sp, r7
 800ceda:	bd80      	pop	{r7, pc}

0800cedc <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800cedc:	b580      	push	{r7, lr}
 800cede:	b08c      	sub	sp, #48	; 0x30
 800cee0:	af00      	add	r7, sp, #0
 800cee2:	60f8      	str	r0, [r7, #12]
 800cee4:	60b9      	str	r1, [r7, #8]
 800cee6:	607a      	str	r2, [r7, #4]
 800cee8:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800ceea:	68bb      	ldr	r3, [r7, #8]
 800ceec:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800ceee:	683b      	ldr	r3, [r7, #0]
 800cef0:	2200      	movs	r2, #0
 800cef2:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800cef4:	68fb      	ldr	r3, [r7, #12]
 800cef6:	f107 0210 	add.w	r2, r7, #16
 800cefa:	4611      	mov	r1, r2
 800cefc:	4618      	mov	r0, r3
 800cefe:	f7ff fda5 	bl	800ca4c <validate>
 800cf02:	4603      	mov	r3, r0
 800cf04:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800cf08:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cf0c:	2b00      	cmp	r3, #0
 800cf0e:	d107      	bne.n	800cf20 <f_write+0x44>
 800cf10:	68fb      	ldr	r3, [r7, #12]
 800cf12:	7d5b      	ldrb	r3, [r3, #21]
 800cf14:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800cf18:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cf1c:	2b00      	cmp	r3, #0
 800cf1e:	d002      	beq.n	800cf26 <f_write+0x4a>
 800cf20:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cf24:	e16a      	b.n	800d1fc <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800cf26:	68fb      	ldr	r3, [r7, #12]
 800cf28:	7d1b      	ldrb	r3, [r3, #20]
 800cf2a:	f003 0302 	and.w	r3, r3, #2
 800cf2e:	2b00      	cmp	r3, #0
 800cf30:	d101      	bne.n	800cf36 <f_write+0x5a>
 800cf32:	2307      	movs	r3, #7
 800cf34:	e162      	b.n	800d1fc <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800cf36:	68fb      	ldr	r3, [r7, #12]
 800cf38:	699a      	ldr	r2, [r3, #24]
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	441a      	add	r2, r3
 800cf3e:	68fb      	ldr	r3, [r7, #12]
 800cf40:	699b      	ldr	r3, [r3, #24]
 800cf42:	429a      	cmp	r2, r3
 800cf44:	f080 814c 	bcs.w	800d1e0 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800cf48:	68fb      	ldr	r3, [r7, #12]
 800cf4a:	699b      	ldr	r3, [r3, #24]
 800cf4c:	43db      	mvns	r3, r3
 800cf4e:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800cf50:	e146      	b.n	800d1e0 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800cf52:	68fb      	ldr	r3, [r7, #12]
 800cf54:	699b      	ldr	r3, [r3, #24]
 800cf56:	693a      	ldr	r2, [r7, #16]
 800cf58:	8992      	ldrh	r2, [r2, #12]
 800cf5a:	fbb3 f1f2 	udiv	r1, r3, r2
 800cf5e:	fb01 f202 	mul.w	r2, r1, r2
 800cf62:	1a9b      	subs	r3, r3, r2
 800cf64:	2b00      	cmp	r3, #0
 800cf66:	f040 80f1 	bne.w	800d14c <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800cf6a:	68fb      	ldr	r3, [r7, #12]
 800cf6c:	699b      	ldr	r3, [r3, #24]
 800cf6e:	693a      	ldr	r2, [r7, #16]
 800cf70:	8992      	ldrh	r2, [r2, #12]
 800cf72:	fbb3 f3f2 	udiv	r3, r3, r2
 800cf76:	693a      	ldr	r2, [r7, #16]
 800cf78:	8952      	ldrh	r2, [r2, #10]
 800cf7a:	3a01      	subs	r2, #1
 800cf7c:	4013      	ands	r3, r2
 800cf7e:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800cf80:	69bb      	ldr	r3, [r7, #24]
 800cf82:	2b00      	cmp	r3, #0
 800cf84:	d143      	bne.n	800d00e <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800cf86:	68fb      	ldr	r3, [r7, #12]
 800cf88:	699b      	ldr	r3, [r3, #24]
 800cf8a:	2b00      	cmp	r3, #0
 800cf8c:	d10c      	bne.n	800cfa8 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800cf8e:	68fb      	ldr	r3, [r7, #12]
 800cf90:	689b      	ldr	r3, [r3, #8]
 800cf92:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800cf94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf96:	2b00      	cmp	r3, #0
 800cf98:	d11a      	bne.n	800cfd0 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800cf9a:	68fb      	ldr	r3, [r7, #12]
 800cf9c:	2100      	movs	r1, #0
 800cf9e:	4618      	mov	r0, r3
 800cfa0:	f7fe fa10 	bl	800b3c4 <create_chain>
 800cfa4:	62b8      	str	r0, [r7, #40]	; 0x28
 800cfa6:	e013      	b.n	800cfd0 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800cfa8:	68fb      	ldr	r3, [r7, #12]
 800cfaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	d007      	beq.n	800cfc0 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800cfb0:	68fb      	ldr	r3, [r7, #12]
 800cfb2:	699b      	ldr	r3, [r3, #24]
 800cfb4:	4619      	mov	r1, r3
 800cfb6:	68f8      	ldr	r0, [r7, #12]
 800cfb8:	f7fe fa9c 	bl	800b4f4 <clmt_clust>
 800cfbc:	62b8      	str	r0, [r7, #40]	; 0x28
 800cfbe:	e007      	b.n	800cfd0 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800cfc0:	68fa      	ldr	r2, [r7, #12]
 800cfc2:	68fb      	ldr	r3, [r7, #12]
 800cfc4:	69db      	ldr	r3, [r3, #28]
 800cfc6:	4619      	mov	r1, r3
 800cfc8:	4610      	mov	r0, r2
 800cfca:	f7fe f9fb 	bl	800b3c4 <create_chain>
 800cfce:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800cfd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfd2:	2b00      	cmp	r3, #0
 800cfd4:	f000 8109 	beq.w	800d1ea <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800cfd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfda:	2b01      	cmp	r3, #1
 800cfdc:	d104      	bne.n	800cfe8 <f_write+0x10c>
 800cfde:	68fb      	ldr	r3, [r7, #12]
 800cfe0:	2202      	movs	r2, #2
 800cfe2:	755a      	strb	r2, [r3, #21]
 800cfe4:	2302      	movs	r3, #2
 800cfe6:	e109      	b.n	800d1fc <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800cfe8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cfee:	d104      	bne.n	800cffa <f_write+0x11e>
 800cff0:	68fb      	ldr	r3, [r7, #12]
 800cff2:	2201      	movs	r2, #1
 800cff4:	755a      	strb	r2, [r3, #21]
 800cff6:	2301      	movs	r3, #1
 800cff8:	e100      	b.n	800d1fc <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 800cffa:	68fb      	ldr	r3, [r7, #12]
 800cffc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cffe:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800d000:	68fb      	ldr	r3, [r7, #12]
 800d002:	689b      	ldr	r3, [r3, #8]
 800d004:	2b00      	cmp	r3, #0
 800d006:	d102      	bne.n	800d00e <f_write+0x132>
 800d008:	68fb      	ldr	r3, [r7, #12]
 800d00a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d00c:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800d00e:	68fb      	ldr	r3, [r7, #12]
 800d010:	7d1b      	ldrb	r3, [r3, #20]
 800d012:	b25b      	sxtb	r3, r3
 800d014:	2b00      	cmp	r3, #0
 800d016:	da18      	bge.n	800d04a <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d018:	693b      	ldr	r3, [r7, #16]
 800d01a:	7858      	ldrb	r0, [r3, #1]
 800d01c:	68fb      	ldr	r3, [r7, #12]
 800d01e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d022:	68fb      	ldr	r3, [r7, #12]
 800d024:	6a1a      	ldr	r2, [r3, #32]
 800d026:	2301      	movs	r3, #1
 800d028:	f7fd fbcc 	bl	800a7c4 <disk_write>
 800d02c:	4603      	mov	r3, r0
 800d02e:	2b00      	cmp	r3, #0
 800d030:	d004      	beq.n	800d03c <f_write+0x160>
 800d032:	68fb      	ldr	r3, [r7, #12]
 800d034:	2201      	movs	r2, #1
 800d036:	755a      	strb	r2, [r3, #21]
 800d038:	2301      	movs	r3, #1
 800d03a:	e0df      	b.n	800d1fc <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 800d03c:	68fb      	ldr	r3, [r7, #12]
 800d03e:	7d1b      	ldrb	r3, [r3, #20]
 800d040:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d044:	b2da      	uxtb	r2, r3
 800d046:	68fb      	ldr	r3, [r7, #12]
 800d048:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800d04a:	693a      	ldr	r2, [r7, #16]
 800d04c:	68fb      	ldr	r3, [r7, #12]
 800d04e:	69db      	ldr	r3, [r3, #28]
 800d050:	4619      	mov	r1, r3
 800d052:	4610      	mov	r0, r2
 800d054:	f7fd ff42 	bl	800aedc <clust2sect>
 800d058:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800d05a:	697b      	ldr	r3, [r7, #20]
 800d05c:	2b00      	cmp	r3, #0
 800d05e:	d104      	bne.n	800d06a <f_write+0x18e>
 800d060:	68fb      	ldr	r3, [r7, #12]
 800d062:	2202      	movs	r2, #2
 800d064:	755a      	strb	r2, [r3, #21]
 800d066:	2302      	movs	r3, #2
 800d068:	e0c8      	b.n	800d1fc <f_write+0x320>
			sect += csect;
 800d06a:	697a      	ldr	r2, [r7, #20]
 800d06c:	69bb      	ldr	r3, [r7, #24]
 800d06e:	4413      	add	r3, r2
 800d070:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800d072:	693b      	ldr	r3, [r7, #16]
 800d074:	899b      	ldrh	r3, [r3, #12]
 800d076:	461a      	mov	r2, r3
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	fbb3 f3f2 	udiv	r3, r3, r2
 800d07e:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800d080:	6a3b      	ldr	r3, [r7, #32]
 800d082:	2b00      	cmp	r3, #0
 800d084:	d043      	beq.n	800d10e <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800d086:	69ba      	ldr	r2, [r7, #24]
 800d088:	6a3b      	ldr	r3, [r7, #32]
 800d08a:	4413      	add	r3, r2
 800d08c:	693a      	ldr	r2, [r7, #16]
 800d08e:	8952      	ldrh	r2, [r2, #10]
 800d090:	4293      	cmp	r3, r2
 800d092:	d905      	bls.n	800d0a0 <f_write+0x1c4>
					cc = fs->csize - csect;
 800d094:	693b      	ldr	r3, [r7, #16]
 800d096:	895b      	ldrh	r3, [r3, #10]
 800d098:	461a      	mov	r2, r3
 800d09a:	69bb      	ldr	r3, [r7, #24]
 800d09c:	1ad3      	subs	r3, r2, r3
 800d09e:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d0a0:	693b      	ldr	r3, [r7, #16]
 800d0a2:	7858      	ldrb	r0, [r3, #1]
 800d0a4:	6a3b      	ldr	r3, [r7, #32]
 800d0a6:	697a      	ldr	r2, [r7, #20]
 800d0a8:	69f9      	ldr	r1, [r7, #28]
 800d0aa:	f7fd fb8b 	bl	800a7c4 <disk_write>
 800d0ae:	4603      	mov	r3, r0
 800d0b0:	2b00      	cmp	r3, #0
 800d0b2:	d004      	beq.n	800d0be <f_write+0x1e2>
 800d0b4:	68fb      	ldr	r3, [r7, #12]
 800d0b6:	2201      	movs	r2, #1
 800d0b8:	755a      	strb	r2, [r3, #21]
 800d0ba:	2301      	movs	r3, #1
 800d0bc:	e09e      	b.n	800d1fc <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800d0be:	68fb      	ldr	r3, [r7, #12]
 800d0c0:	6a1a      	ldr	r2, [r3, #32]
 800d0c2:	697b      	ldr	r3, [r7, #20]
 800d0c4:	1ad3      	subs	r3, r2, r3
 800d0c6:	6a3a      	ldr	r2, [r7, #32]
 800d0c8:	429a      	cmp	r2, r3
 800d0ca:	d918      	bls.n	800d0fe <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800d0cc:	68fb      	ldr	r3, [r7, #12]
 800d0ce:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800d0d2:	68fb      	ldr	r3, [r7, #12]
 800d0d4:	6a1a      	ldr	r2, [r3, #32]
 800d0d6:	697b      	ldr	r3, [r7, #20]
 800d0d8:	1ad3      	subs	r3, r2, r3
 800d0da:	693a      	ldr	r2, [r7, #16]
 800d0dc:	8992      	ldrh	r2, [r2, #12]
 800d0de:	fb02 f303 	mul.w	r3, r2, r3
 800d0e2:	69fa      	ldr	r2, [r7, #28]
 800d0e4:	18d1      	adds	r1, r2, r3
 800d0e6:	693b      	ldr	r3, [r7, #16]
 800d0e8:	899b      	ldrh	r3, [r3, #12]
 800d0ea:	461a      	mov	r2, r3
 800d0ec:	f7fd fc2a 	bl	800a944 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800d0f0:	68fb      	ldr	r3, [r7, #12]
 800d0f2:	7d1b      	ldrb	r3, [r3, #20]
 800d0f4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d0f8:	b2da      	uxtb	r2, r3
 800d0fa:	68fb      	ldr	r3, [r7, #12]
 800d0fc:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800d0fe:	693b      	ldr	r3, [r7, #16]
 800d100:	899b      	ldrh	r3, [r3, #12]
 800d102:	461a      	mov	r2, r3
 800d104:	6a3b      	ldr	r3, [r7, #32]
 800d106:	fb02 f303 	mul.w	r3, r2, r3
 800d10a:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800d10c:	e04b      	b.n	800d1a6 <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800d10e:	68fb      	ldr	r3, [r7, #12]
 800d110:	6a1b      	ldr	r3, [r3, #32]
 800d112:	697a      	ldr	r2, [r7, #20]
 800d114:	429a      	cmp	r2, r3
 800d116:	d016      	beq.n	800d146 <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 800d118:	68fb      	ldr	r3, [r7, #12]
 800d11a:	699a      	ldr	r2, [r3, #24]
 800d11c:	68fb      	ldr	r3, [r7, #12]
 800d11e:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800d120:	429a      	cmp	r2, r3
 800d122:	d210      	bcs.n	800d146 <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800d124:	693b      	ldr	r3, [r7, #16]
 800d126:	7858      	ldrb	r0, [r3, #1]
 800d128:	68fb      	ldr	r3, [r7, #12]
 800d12a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d12e:	2301      	movs	r3, #1
 800d130:	697a      	ldr	r2, [r7, #20]
 800d132:	f7fd fb27 	bl	800a784 <disk_read>
 800d136:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800d138:	2b00      	cmp	r3, #0
 800d13a:	d004      	beq.n	800d146 <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 800d13c:	68fb      	ldr	r3, [r7, #12]
 800d13e:	2201      	movs	r2, #1
 800d140:	755a      	strb	r2, [r3, #21]
 800d142:	2301      	movs	r3, #1
 800d144:	e05a      	b.n	800d1fc <f_write+0x320>
			}
#endif
			fp->sect = sect;
 800d146:	68fb      	ldr	r3, [r7, #12]
 800d148:	697a      	ldr	r2, [r7, #20]
 800d14a:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800d14c:	693b      	ldr	r3, [r7, #16]
 800d14e:	899b      	ldrh	r3, [r3, #12]
 800d150:	4618      	mov	r0, r3
 800d152:	68fb      	ldr	r3, [r7, #12]
 800d154:	699b      	ldr	r3, [r3, #24]
 800d156:	693a      	ldr	r2, [r7, #16]
 800d158:	8992      	ldrh	r2, [r2, #12]
 800d15a:	fbb3 f1f2 	udiv	r1, r3, r2
 800d15e:	fb01 f202 	mul.w	r2, r1, r2
 800d162:	1a9b      	subs	r3, r3, r2
 800d164:	1ac3      	subs	r3, r0, r3
 800d166:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800d168:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d16a:	687b      	ldr	r3, [r7, #4]
 800d16c:	429a      	cmp	r2, r3
 800d16e:	d901      	bls.n	800d174 <f_write+0x298>
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800d174:	68fb      	ldr	r3, [r7, #12]
 800d176:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d17a:	68fb      	ldr	r3, [r7, #12]
 800d17c:	699b      	ldr	r3, [r3, #24]
 800d17e:	693a      	ldr	r2, [r7, #16]
 800d180:	8992      	ldrh	r2, [r2, #12]
 800d182:	fbb3 f0f2 	udiv	r0, r3, r2
 800d186:	fb00 f202 	mul.w	r2, r0, r2
 800d18a:	1a9b      	subs	r3, r3, r2
 800d18c:	440b      	add	r3, r1
 800d18e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d190:	69f9      	ldr	r1, [r7, #28]
 800d192:	4618      	mov	r0, r3
 800d194:	f7fd fbd6 	bl	800a944 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800d198:	68fb      	ldr	r3, [r7, #12]
 800d19a:	7d1b      	ldrb	r3, [r3, #20]
 800d19c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800d1a0:	b2da      	uxtb	r2, r3
 800d1a2:	68fb      	ldr	r3, [r7, #12]
 800d1a4:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800d1a6:	69fa      	ldr	r2, [r7, #28]
 800d1a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1aa:	4413      	add	r3, r2
 800d1ac:	61fb      	str	r3, [r7, #28]
 800d1ae:	68fb      	ldr	r3, [r7, #12]
 800d1b0:	699a      	ldr	r2, [r3, #24]
 800d1b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1b4:	441a      	add	r2, r3
 800d1b6:	68fb      	ldr	r3, [r7, #12]
 800d1b8:	619a      	str	r2, [r3, #24]
 800d1ba:	68fb      	ldr	r3, [r7, #12]
 800d1bc:	68da      	ldr	r2, [r3, #12]
 800d1be:	68fb      	ldr	r3, [r7, #12]
 800d1c0:	699b      	ldr	r3, [r3, #24]
 800d1c2:	429a      	cmp	r2, r3
 800d1c4:	bf38      	it	cc
 800d1c6:	461a      	movcc	r2, r3
 800d1c8:	68fb      	ldr	r3, [r7, #12]
 800d1ca:	60da      	str	r2, [r3, #12]
 800d1cc:	683b      	ldr	r3, [r7, #0]
 800d1ce:	681a      	ldr	r2, [r3, #0]
 800d1d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1d2:	441a      	add	r2, r3
 800d1d4:	683b      	ldr	r3, [r7, #0]
 800d1d6:	601a      	str	r2, [r3, #0]
 800d1d8:	687a      	ldr	r2, [r7, #4]
 800d1da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1dc:	1ad3      	subs	r3, r2, r3
 800d1de:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	2b00      	cmp	r3, #0
 800d1e4:	f47f aeb5 	bne.w	800cf52 <f_write+0x76>
 800d1e8:	e000      	b.n	800d1ec <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800d1ea:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800d1ec:	68fb      	ldr	r3, [r7, #12]
 800d1ee:	7d1b      	ldrb	r3, [r3, #20]
 800d1f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d1f4:	b2da      	uxtb	r2, r3
 800d1f6:	68fb      	ldr	r3, [r7, #12]
 800d1f8:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800d1fa:	2300      	movs	r3, #0
}
 800d1fc:	4618      	mov	r0, r3
 800d1fe:	3730      	adds	r7, #48	; 0x30
 800d200:	46bd      	mov	sp, r7
 800d202:	bd80      	pop	{r7, pc}

0800d204 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800d204:	b580      	push	{r7, lr}
 800d206:	b086      	sub	sp, #24
 800d208:	af00      	add	r7, sp, #0
 800d20a:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	f107 0208 	add.w	r2, r7, #8
 800d212:	4611      	mov	r1, r2
 800d214:	4618      	mov	r0, r3
 800d216:	f7ff fc19 	bl	800ca4c <validate>
 800d21a:	4603      	mov	r3, r0
 800d21c:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800d21e:	7dfb      	ldrb	r3, [r7, #23]
 800d220:	2b00      	cmp	r3, #0
 800d222:	d168      	bne.n	800d2f6 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	7d1b      	ldrb	r3, [r3, #20]
 800d228:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d22c:	2b00      	cmp	r3, #0
 800d22e:	d062      	beq.n	800d2f6 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	7d1b      	ldrb	r3, [r3, #20]
 800d234:	b25b      	sxtb	r3, r3
 800d236:	2b00      	cmp	r3, #0
 800d238:	da15      	bge.n	800d266 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800d23a:	68bb      	ldr	r3, [r7, #8]
 800d23c:	7858      	ldrb	r0, [r3, #1]
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	6a1a      	ldr	r2, [r3, #32]
 800d248:	2301      	movs	r3, #1
 800d24a:	f7fd fabb 	bl	800a7c4 <disk_write>
 800d24e:	4603      	mov	r3, r0
 800d250:	2b00      	cmp	r3, #0
 800d252:	d001      	beq.n	800d258 <f_sync+0x54>
 800d254:	2301      	movs	r3, #1
 800d256:	e04f      	b.n	800d2f8 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	7d1b      	ldrb	r3, [r3, #20]
 800d25c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d260:	b2da      	uxtb	r2, r3
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800d266:	f7fd f9ef 	bl	800a648 <get_fattime>
 800d26a:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800d26c:	68ba      	ldr	r2, [r7, #8]
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d272:	4619      	mov	r1, r3
 800d274:	4610      	mov	r0, r2
 800d276:	f7fd fd93 	bl	800ada0 <move_window>
 800d27a:	4603      	mov	r3, r0
 800d27c:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800d27e:	7dfb      	ldrb	r3, [r7, #23]
 800d280:	2b00      	cmp	r3, #0
 800d282:	d138      	bne.n	800d2f6 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800d284:	687b      	ldr	r3, [r7, #4]
 800d286:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d288:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800d28a:	68fb      	ldr	r3, [r7, #12]
 800d28c:	330b      	adds	r3, #11
 800d28e:	781a      	ldrb	r2, [r3, #0]
 800d290:	68fb      	ldr	r3, [r7, #12]
 800d292:	330b      	adds	r3, #11
 800d294:	f042 0220 	orr.w	r2, r2, #32
 800d298:	b2d2      	uxtb	r2, r2
 800d29a:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	6818      	ldr	r0, [r3, #0]
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	689b      	ldr	r3, [r3, #8]
 800d2a4:	461a      	mov	r2, r3
 800d2a6:	68f9      	ldr	r1, [r7, #12]
 800d2a8:	f7fe fb21 	bl	800b8ee <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800d2ac:	68fb      	ldr	r3, [r7, #12]
 800d2ae:	f103 021c 	add.w	r2, r3, #28
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	68db      	ldr	r3, [r3, #12]
 800d2b6:	4619      	mov	r1, r3
 800d2b8:	4610      	mov	r0, r2
 800d2ba:	f7fd fb17 	bl	800a8ec <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800d2be:	68fb      	ldr	r3, [r7, #12]
 800d2c0:	3316      	adds	r3, #22
 800d2c2:	6939      	ldr	r1, [r7, #16]
 800d2c4:	4618      	mov	r0, r3
 800d2c6:	f7fd fb11 	bl	800a8ec <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800d2ca:	68fb      	ldr	r3, [r7, #12]
 800d2cc:	3312      	adds	r3, #18
 800d2ce:	2100      	movs	r1, #0
 800d2d0:	4618      	mov	r0, r3
 800d2d2:	f7fd faf0 	bl	800a8b6 <st_word>
					fs->wflag = 1;
 800d2d6:	68bb      	ldr	r3, [r7, #8]
 800d2d8:	2201      	movs	r2, #1
 800d2da:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800d2dc:	68bb      	ldr	r3, [r7, #8]
 800d2de:	4618      	mov	r0, r3
 800d2e0:	f7fd fd8c 	bl	800adfc <sync_fs>
 800d2e4:	4603      	mov	r3, r0
 800d2e6:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	7d1b      	ldrb	r3, [r3, #20]
 800d2ec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d2f0:	b2da      	uxtb	r2, r3
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800d2f6:	7dfb      	ldrb	r3, [r7, #23]
}
 800d2f8:	4618      	mov	r0, r3
 800d2fa:	3718      	adds	r7, #24
 800d2fc:	46bd      	mov	sp, r7
 800d2fe:	bd80      	pop	{r7, pc}

0800d300 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800d300:	b580      	push	{r7, lr}
 800d302:	b084      	sub	sp, #16
 800d304:	af00      	add	r7, sp, #0
 800d306:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800d308:	6878      	ldr	r0, [r7, #4]
 800d30a:	f7ff ff7b 	bl	800d204 <f_sync>
 800d30e:	4603      	mov	r3, r0
 800d310:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800d312:	7bfb      	ldrb	r3, [r7, #15]
 800d314:	2b00      	cmp	r3, #0
 800d316:	d118      	bne.n	800d34a <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	f107 0208 	add.w	r2, r7, #8
 800d31e:	4611      	mov	r1, r2
 800d320:	4618      	mov	r0, r3
 800d322:	f7ff fb93 	bl	800ca4c <validate>
 800d326:	4603      	mov	r3, r0
 800d328:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800d32a:	7bfb      	ldrb	r3, [r7, #15]
 800d32c:	2b00      	cmp	r3, #0
 800d32e:	d10c      	bne.n	800d34a <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800d330:	687b      	ldr	r3, [r7, #4]
 800d332:	691b      	ldr	r3, [r3, #16]
 800d334:	4618      	mov	r0, r3
 800d336:	f7fd fc8f 	bl	800ac58 <dec_lock>
 800d33a:	4603      	mov	r3, r0
 800d33c:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800d33e:	7bfb      	ldrb	r3, [r7, #15]
 800d340:	2b00      	cmp	r3, #0
 800d342:	d102      	bne.n	800d34a <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	2200      	movs	r2, #0
 800d348:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800d34a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d34c:	4618      	mov	r0, r3
 800d34e:	3710      	adds	r7, #16
 800d350:	46bd      	mov	sp, r7
 800d352:	bd80      	pop	{r7, pc}

0800d354 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800d354:	b480      	push	{r7}
 800d356:	b087      	sub	sp, #28
 800d358:	af00      	add	r7, sp, #0
 800d35a:	60f8      	str	r0, [r7, #12]
 800d35c:	60b9      	str	r1, [r7, #8]
 800d35e:	4613      	mov	r3, r2
 800d360:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800d362:	2301      	movs	r3, #1
 800d364:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800d366:	2300      	movs	r3, #0
 800d368:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800d36a:	4b1f      	ldr	r3, [pc, #124]	; (800d3e8 <FATFS_LinkDriverEx+0x94>)
 800d36c:	7a5b      	ldrb	r3, [r3, #9]
 800d36e:	b2db      	uxtb	r3, r3
 800d370:	2b00      	cmp	r3, #0
 800d372:	d131      	bne.n	800d3d8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800d374:	4b1c      	ldr	r3, [pc, #112]	; (800d3e8 <FATFS_LinkDriverEx+0x94>)
 800d376:	7a5b      	ldrb	r3, [r3, #9]
 800d378:	b2db      	uxtb	r3, r3
 800d37a:	461a      	mov	r2, r3
 800d37c:	4b1a      	ldr	r3, [pc, #104]	; (800d3e8 <FATFS_LinkDriverEx+0x94>)
 800d37e:	2100      	movs	r1, #0
 800d380:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800d382:	4b19      	ldr	r3, [pc, #100]	; (800d3e8 <FATFS_LinkDriverEx+0x94>)
 800d384:	7a5b      	ldrb	r3, [r3, #9]
 800d386:	b2db      	uxtb	r3, r3
 800d388:	4a17      	ldr	r2, [pc, #92]	; (800d3e8 <FATFS_LinkDriverEx+0x94>)
 800d38a:	009b      	lsls	r3, r3, #2
 800d38c:	4413      	add	r3, r2
 800d38e:	68fa      	ldr	r2, [r7, #12]
 800d390:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800d392:	4b15      	ldr	r3, [pc, #84]	; (800d3e8 <FATFS_LinkDriverEx+0x94>)
 800d394:	7a5b      	ldrb	r3, [r3, #9]
 800d396:	b2db      	uxtb	r3, r3
 800d398:	461a      	mov	r2, r3
 800d39a:	4b13      	ldr	r3, [pc, #76]	; (800d3e8 <FATFS_LinkDriverEx+0x94>)
 800d39c:	4413      	add	r3, r2
 800d39e:	79fa      	ldrb	r2, [r7, #7]
 800d3a0:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800d3a2:	4b11      	ldr	r3, [pc, #68]	; (800d3e8 <FATFS_LinkDriverEx+0x94>)
 800d3a4:	7a5b      	ldrb	r3, [r3, #9]
 800d3a6:	b2db      	uxtb	r3, r3
 800d3a8:	1c5a      	adds	r2, r3, #1
 800d3aa:	b2d1      	uxtb	r1, r2
 800d3ac:	4a0e      	ldr	r2, [pc, #56]	; (800d3e8 <FATFS_LinkDriverEx+0x94>)
 800d3ae:	7251      	strb	r1, [r2, #9]
 800d3b0:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800d3b2:	7dbb      	ldrb	r3, [r7, #22]
 800d3b4:	3330      	adds	r3, #48	; 0x30
 800d3b6:	b2da      	uxtb	r2, r3
 800d3b8:	68bb      	ldr	r3, [r7, #8]
 800d3ba:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800d3bc:	68bb      	ldr	r3, [r7, #8]
 800d3be:	3301      	adds	r3, #1
 800d3c0:	223a      	movs	r2, #58	; 0x3a
 800d3c2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800d3c4:	68bb      	ldr	r3, [r7, #8]
 800d3c6:	3302      	adds	r3, #2
 800d3c8:	222f      	movs	r2, #47	; 0x2f
 800d3ca:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800d3cc:	68bb      	ldr	r3, [r7, #8]
 800d3ce:	3303      	adds	r3, #3
 800d3d0:	2200      	movs	r2, #0
 800d3d2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800d3d4:	2300      	movs	r3, #0
 800d3d6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800d3d8:	7dfb      	ldrb	r3, [r7, #23]
}
 800d3da:	4618      	mov	r0, r3
 800d3dc:	371c      	adds	r7, #28
 800d3de:	46bd      	mov	sp, r7
 800d3e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3e4:	4770      	bx	lr
 800d3e6:	bf00      	nop
 800d3e8:	200170a0 	.word	0x200170a0

0800d3ec <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800d3ec:	b580      	push	{r7, lr}
 800d3ee:	b082      	sub	sp, #8
 800d3f0:	af00      	add	r7, sp, #0
 800d3f2:	6078      	str	r0, [r7, #4]
 800d3f4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800d3f6:	2200      	movs	r2, #0
 800d3f8:	6839      	ldr	r1, [r7, #0]
 800d3fa:	6878      	ldr	r0, [r7, #4]
 800d3fc:	f7ff ffaa 	bl	800d354 <FATFS_LinkDriverEx>
 800d400:	4603      	mov	r3, r0
}
 800d402:	4618      	mov	r0, r3
 800d404:	3708      	adds	r7, #8
 800d406:	46bd      	mov	sp, r7
 800d408:	bd80      	pop	{r7, pc}
	...

0800d40c <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800d40c:	b480      	push	{r7}
 800d40e:	b085      	sub	sp, #20
 800d410:	af00      	add	r7, sp, #0
 800d412:	4603      	mov	r3, r0
 800d414:	6039      	str	r1, [r7, #0]
 800d416:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800d418:	88fb      	ldrh	r3, [r7, #6]
 800d41a:	2b7f      	cmp	r3, #127	; 0x7f
 800d41c:	d802      	bhi.n	800d424 <ff_convert+0x18>
		c = chr;
 800d41e:	88fb      	ldrh	r3, [r7, #6]
 800d420:	81fb      	strh	r3, [r7, #14]
 800d422:	e025      	b.n	800d470 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800d424:	683b      	ldr	r3, [r7, #0]
 800d426:	2b00      	cmp	r3, #0
 800d428:	d00b      	beq.n	800d442 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800d42a:	88fb      	ldrh	r3, [r7, #6]
 800d42c:	2bff      	cmp	r3, #255	; 0xff
 800d42e:	d805      	bhi.n	800d43c <ff_convert+0x30>
 800d430:	88fb      	ldrh	r3, [r7, #6]
 800d432:	3b80      	subs	r3, #128	; 0x80
 800d434:	4a12      	ldr	r2, [pc, #72]	; (800d480 <ff_convert+0x74>)
 800d436:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d43a:	e000      	b.n	800d43e <ff_convert+0x32>
 800d43c:	2300      	movs	r3, #0
 800d43e:	81fb      	strh	r3, [r7, #14]
 800d440:	e016      	b.n	800d470 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800d442:	2300      	movs	r3, #0
 800d444:	81fb      	strh	r3, [r7, #14]
 800d446:	e009      	b.n	800d45c <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800d448:	89fb      	ldrh	r3, [r7, #14]
 800d44a:	4a0d      	ldr	r2, [pc, #52]	; (800d480 <ff_convert+0x74>)
 800d44c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d450:	88fa      	ldrh	r2, [r7, #6]
 800d452:	429a      	cmp	r2, r3
 800d454:	d006      	beq.n	800d464 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800d456:	89fb      	ldrh	r3, [r7, #14]
 800d458:	3301      	adds	r3, #1
 800d45a:	81fb      	strh	r3, [r7, #14]
 800d45c:	89fb      	ldrh	r3, [r7, #14]
 800d45e:	2b7f      	cmp	r3, #127	; 0x7f
 800d460:	d9f2      	bls.n	800d448 <ff_convert+0x3c>
 800d462:	e000      	b.n	800d466 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800d464:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800d466:	89fb      	ldrh	r3, [r7, #14]
 800d468:	3380      	adds	r3, #128	; 0x80
 800d46a:	b29b      	uxth	r3, r3
 800d46c:	b2db      	uxtb	r3, r3
 800d46e:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800d470:	89fb      	ldrh	r3, [r7, #14]
}
 800d472:	4618      	mov	r0, r3
 800d474:	3714      	adds	r7, #20
 800d476:	46bd      	mov	sp, r7
 800d478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d47c:	4770      	bx	lr
 800d47e:	bf00      	nop
 800d480:	0800e094 	.word	0x0800e094

0800d484 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800d484:	b480      	push	{r7}
 800d486:	b087      	sub	sp, #28
 800d488:	af00      	add	r7, sp, #0
 800d48a:	4603      	mov	r3, r0
 800d48c:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800d48e:	88fb      	ldrh	r3, [r7, #6]
 800d490:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d494:	d201      	bcs.n	800d49a <ff_wtoupper+0x16>
 800d496:	4b3e      	ldr	r3, [pc, #248]	; (800d590 <ff_wtoupper+0x10c>)
 800d498:	e000      	b.n	800d49c <ff_wtoupper+0x18>
 800d49a:	4b3e      	ldr	r3, [pc, #248]	; (800d594 <ff_wtoupper+0x110>)
 800d49c:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800d49e:	697b      	ldr	r3, [r7, #20]
 800d4a0:	1c9a      	adds	r2, r3, #2
 800d4a2:	617a      	str	r2, [r7, #20]
 800d4a4:	881b      	ldrh	r3, [r3, #0]
 800d4a6:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800d4a8:	8a7b      	ldrh	r3, [r7, #18]
 800d4aa:	2b00      	cmp	r3, #0
 800d4ac:	d068      	beq.n	800d580 <ff_wtoupper+0xfc>
 800d4ae:	88fa      	ldrh	r2, [r7, #6]
 800d4b0:	8a7b      	ldrh	r3, [r7, #18]
 800d4b2:	429a      	cmp	r2, r3
 800d4b4:	d364      	bcc.n	800d580 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800d4b6:	697b      	ldr	r3, [r7, #20]
 800d4b8:	1c9a      	adds	r2, r3, #2
 800d4ba:	617a      	str	r2, [r7, #20]
 800d4bc:	881b      	ldrh	r3, [r3, #0]
 800d4be:	823b      	strh	r3, [r7, #16]
 800d4c0:	8a3b      	ldrh	r3, [r7, #16]
 800d4c2:	0a1b      	lsrs	r3, r3, #8
 800d4c4:	81fb      	strh	r3, [r7, #14]
 800d4c6:	8a3b      	ldrh	r3, [r7, #16]
 800d4c8:	b2db      	uxtb	r3, r3
 800d4ca:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800d4cc:	88fa      	ldrh	r2, [r7, #6]
 800d4ce:	8a79      	ldrh	r1, [r7, #18]
 800d4d0:	8a3b      	ldrh	r3, [r7, #16]
 800d4d2:	440b      	add	r3, r1
 800d4d4:	429a      	cmp	r2, r3
 800d4d6:	da49      	bge.n	800d56c <ff_wtoupper+0xe8>
			switch (cmd) {
 800d4d8:	89fb      	ldrh	r3, [r7, #14]
 800d4da:	2b08      	cmp	r3, #8
 800d4dc:	d84f      	bhi.n	800d57e <ff_wtoupper+0xfa>
 800d4de:	a201      	add	r2, pc, #4	; (adr r2, 800d4e4 <ff_wtoupper+0x60>)
 800d4e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d4e4:	0800d509 	.word	0x0800d509
 800d4e8:	0800d51b 	.word	0x0800d51b
 800d4ec:	0800d531 	.word	0x0800d531
 800d4f0:	0800d539 	.word	0x0800d539
 800d4f4:	0800d541 	.word	0x0800d541
 800d4f8:	0800d549 	.word	0x0800d549
 800d4fc:	0800d551 	.word	0x0800d551
 800d500:	0800d559 	.word	0x0800d559
 800d504:	0800d561 	.word	0x0800d561
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800d508:	88fa      	ldrh	r2, [r7, #6]
 800d50a:	8a7b      	ldrh	r3, [r7, #18]
 800d50c:	1ad3      	subs	r3, r2, r3
 800d50e:	005b      	lsls	r3, r3, #1
 800d510:	697a      	ldr	r2, [r7, #20]
 800d512:	4413      	add	r3, r2
 800d514:	881b      	ldrh	r3, [r3, #0]
 800d516:	80fb      	strh	r3, [r7, #6]
 800d518:	e027      	b.n	800d56a <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800d51a:	88fa      	ldrh	r2, [r7, #6]
 800d51c:	8a7b      	ldrh	r3, [r7, #18]
 800d51e:	1ad3      	subs	r3, r2, r3
 800d520:	b29b      	uxth	r3, r3
 800d522:	f003 0301 	and.w	r3, r3, #1
 800d526:	b29b      	uxth	r3, r3
 800d528:	88fa      	ldrh	r2, [r7, #6]
 800d52a:	1ad3      	subs	r3, r2, r3
 800d52c:	80fb      	strh	r3, [r7, #6]
 800d52e:	e01c      	b.n	800d56a <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800d530:	88fb      	ldrh	r3, [r7, #6]
 800d532:	3b10      	subs	r3, #16
 800d534:	80fb      	strh	r3, [r7, #6]
 800d536:	e018      	b.n	800d56a <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800d538:	88fb      	ldrh	r3, [r7, #6]
 800d53a:	3b20      	subs	r3, #32
 800d53c:	80fb      	strh	r3, [r7, #6]
 800d53e:	e014      	b.n	800d56a <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800d540:	88fb      	ldrh	r3, [r7, #6]
 800d542:	3b30      	subs	r3, #48	; 0x30
 800d544:	80fb      	strh	r3, [r7, #6]
 800d546:	e010      	b.n	800d56a <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800d548:	88fb      	ldrh	r3, [r7, #6]
 800d54a:	3b1a      	subs	r3, #26
 800d54c:	80fb      	strh	r3, [r7, #6]
 800d54e:	e00c      	b.n	800d56a <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800d550:	88fb      	ldrh	r3, [r7, #6]
 800d552:	3308      	adds	r3, #8
 800d554:	80fb      	strh	r3, [r7, #6]
 800d556:	e008      	b.n	800d56a <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800d558:	88fb      	ldrh	r3, [r7, #6]
 800d55a:	3b50      	subs	r3, #80	; 0x50
 800d55c:	80fb      	strh	r3, [r7, #6]
 800d55e:	e004      	b.n	800d56a <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800d560:	88fb      	ldrh	r3, [r7, #6]
 800d562:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 800d566:	80fb      	strh	r3, [r7, #6]
 800d568:	bf00      	nop
			}
			break;
 800d56a:	e008      	b.n	800d57e <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800d56c:	89fb      	ldrh	r3, [r7, #14]
 800d56e:	2b00      	cmp	r3, #0
 800d570:	d195      	bne.n	800d49e <ff_wtoupper+0x1a>
 800d572:	8a3b      	ldrh	r3, [r7, #16]
 800d574:	005b      	lsls	r3, r3, #1
 800d576:	697a      	ldr	r2, [r7, #20]
 800d578:	4413      	add	r3, r2
 800d57a:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800d57c:	e78f      	b.n	800d49e <ff_wtoupper+0x1a>
			break;
 800d57e:	bf00      	nop
	}

	return chr;
 800d580:	88fb      	ldrh	r3, [r7, #6]
}
 800d582:	4618      	mov	r0, r3
 800d584:	371c      	adds	r7, #28
 800d586:	46bd      	mov	sp, r7
 800d588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d58c:	4770      	bx	lr
 800d58e:	bf00      	nop
 800d590:	0800e194 	.word	0x0800e194
 800d594:	0800e388 	.word	0x0800e388

0800d598 <__errno>:
 800d598:	4b01      	ldr	r3, [pc, #4]	; (800d5a0 <__errno+0x8>)
 800d59a:	6818      	ldr	r0, [r3, #0]
 800d59c:	4770      	bx	lr
 800d59e:	bf00      	nop
 800d5a0:	200000f8 	.word	0x200000f8

0800d5a4 <__libc_init_array>:
 800d5a4:	b570      	push	{r4, r5, r6, lr}
 800d5a6:	4d0d      	ldr	r5, [pc, #52]	; (800d5dc <__libc_init_array+0x38>)
 800d5a8:	4c0d      	ldr	r4, [pc, #52]	; (800d5e0 <__libc_init_array+0x3c>)
 800d5aa:	1b64      	subs	r4, r4, r5
 800d5ac:	10a4      	asrs	r4, r4, #2
 800d5ae:	2600      	movs	r6, #0
 800d5b0:	42a6      	cmp	r6, r4
 800d5b2:	d109      	bne.n	800d5c8 <__libc_init_array+0x24>
 800d5b4:	4d0b      	ldr	r5, [pc, #44]	; (800d5e4 <__libc_init_array+0x40>)
 800d5b6:	4c0c      	ldr	r4, [pc, #48]	; (800d5e8 <__libc_init_array+0x44>)
 800d5b8:	f000 fc8e 	bl	800ded8 <_init>
 800d5bc:	1b64      	subs	r4, r4, r5
 800d5be:	10a4      	asrs	r4, r4, #2
 800d5c0:	2600      	movs	r6, #0
 800d5c2:	42a6      	cmp	r6, r4
 800d5c4:	d105      	bne.n	800d5d2 <__libc_init_array+0x2e>
 800d5c6:	bd70      	pop	{r4, r5, r6, pc}
 800d5c8:	f855 3b04 	ldr.w	r3, [r5], #4
 800d5cc:	4798      	blx	r3
 800d5ce:	3601      	adds	r6, #1
 800d5d0:	e7ee      	b.n	800d5b0 <__libc_init_array+0xc>
 800d5d2:	f855 3b04 	ldr.w	r3, [r5], #4
 800d5d6:	4798      	blx	r3
 800d5d8:	3601      	adds	r6, #1
 800d5da:	e7f2      	b.n	800d5c2 <__libc_init_array+0x1e>
 800d5dc:	0800e480 	.word	0x0800e480
 800d5e0:	0800e480 	.word	0x0800e480
 800d5e4:	0800e480 	.word	0x0800e480
 800d5e8:	0800e484 	.word	0x0800e484

0800d5ec <memset>:
 800d5ec:	4402      	add	r2, r0
 800d5ee:	4603      	mov	r3, r0
 800d5f0:	4293      	cmp	r3, r2
 800d5f2:	d100      	bne.n	800d5f6 <memset+0xa>
 800d5f4:	4770      	bx	lr
 800d5f6:	f803 1b01 	strb.w	r1, [r3], #1
 800d5fa:	e7f9      	b.n	800d5f0 <memset+0x4>

0800d5fc <siprintf>:
 800d5fc:	b40e      	push	{r1, r2, r3}
 800d5fe:	b500      	push	{lr}
 800d600:	b09c      	sub	sp, #112	; 0x70
 800d602:	ab1d      	add	r3, sp, #116	; 0x74
 800d604:	9002      	str	r0, [sp, #8]
 800d606:	9006      	str	r0, [sp, #24]
 800d608:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800d60c:	4809      	ldr	r0, [pc, #36]	; (800d634 <siprintf+0x38>)
 800d60e:	9107      	str	r1, [sp, #28]
 800d610:	9104      	str	r1, [sp, #16]
 800d612:	4909      	ldr	r1, [pc, #36]	; (800d638 <siprintf+0x3c>)
 800d614:	f853 2b04 	ldr.w	r2, [r3], #4
 800d618:	9105      	str	r1, [sp, #20]
 800d61a:	6800      	ldr	r0, [r0, #0]
 800d61c:	9301      	str	r3, [sp, #4]
 800d61e:	a902      	add	r1, sp, #8
 800d620:	f000 f868 	bl	800d6f4 <_svfiprintf_r>
 800d624:	9b02      	ldr	r3, [sp, #8]
 800d626:	2200      	movs	r2, #0
 800d628:	701a      	strb	r2, [r3, #0]
 800d62a:	b01c      	add	sp, #112	; 0x70
 800d62c:	f85d eb04 	ldr.w	lr, [sp], #4
 800d630:	b003      	add	sp, #12
 800d632:	4770      	bx	lr
 800d634:	200000f8 	.word	0x200000f8
 800d638:	ffff0208 	.word	0xffff0208

0800d63c <__ssputs_r>:
 800d63c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d640:	688e      	ldr	r6, [r1, #8]
 800d642:	429e      	cmp	r6, r3
 800d644:	4682      	mov	sl, r0
 800d646:	460c      	mov	r4, r1
 800d648:	4690      	mov	r8, r2
 800d64a:	461f      	mov	r7, r3
 800d64c:	d838      	bhi.n	800d6c0 <__ssputs_r+0x84>
 800d64e:	898a      	ldrh	r2, [r1, #12]
 800d650:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d654:	d032      	beq.n	800d6bc <__ssputs_r+0x80>
 800d656:	6825      	ldr	r5, [r4, #0]
 800d658:	6909      	ldr	r1, [r1, #16]
 800d65a:	eba5 0901 	sub.w	r9, r5, r1
 800d65e:	6965      	ldr	r5, [r4, #20]
 800d660:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d664:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d668:	3301      	adds	r3, #1
 800d66a:	444b      	add	r3, r9
 800d66c:	106d      	asrs	r5, r5, #1
 800d66e:	429d      	cmp	r5, r3
 800d670:	bf38      	it	cc
 800d672:	461d      	movcc	r5, r3
 800d674:	0553      	lsls	r3, r2, #21
 800d676:	d531      	bpl.n	800d6dc <__ssputs_r+0xa0>
 800d678:	4629      	mov	r1, r5
 800d67a:	f000 fb63 	bl	800dd44 <_malloc_r>
 800d67e:	4606      	mov	r6, r0
 800d680:	b950      	cbnz	r0, 800d698 <__ssputs_r+0x5c>
 800d682:	230c      	movs	r3, #12
 800d684:	f8ca 3000 	str.w	r3, [sl]
 800d688:	89a3      	ldrh	r3, [r4, #12]
 800d68a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d68e:	81a3      	strh	r3, [r4, #12]
 800d690:	f04f 30ff 	mov.w	r0, #4294967295
 800d694:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d698:	6921      	ldr	r1, [r4, #16]
 800d69a:	464a      	mov	r2, r9
 800d69c:	f000 fabe 	bl	800dc1c <memcpy>
 800d6a0:	89a3      	ldrh	r3, [r4, #12]
 800d6a2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d6a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d6aa:	81a3      	strh	r3, [r4, #12]
 800d6ac:	6126      	str	r6, [r4, #16]
 800d6ae:	6165      	str	r5, [r4, #20]
 800d6b0:	444e      	add	r6, r9
 800d6b2:	eba5 0509 	sub.w	r5, r5, r9
 800d6b6:	6026      	str	r6, [r4, #0]
 800d6b8:	60a5      	str	r5, [r4, #8]
 800d6ba:	463e      	mov	r6, r7
 800d6bc:	42be      	cmp	r6, r7
 800d6be:	d900      	bls.n	800d6c2 <__ssputs_r+0x86>
 800d6c0:	463e      	mov	r6, r7
 800d6c2:	6820      	ldr	r0, [r4, #0]
 800d6c4:	4632      	mov	r2, r6
 800d6c6:	4641      	mov	r1, r8
 800d6c8:	f000 fab6 	bl	800dc38 <memmove>
 800d6cc:	68a3      	ldr	r3, [r4, #8]
 800d6ce:	1b9b      	subs	r3, r3, r6
 800d6d0:	60a3      	str	r3, [r4, #8]
 800d6d2:	6823      	ldr	r3, [r4, #0]
 800d6d4:	4433      	add	r3, r6
 800d6d6:	6023      	str	r3, [r4, #0]
 800d6d8:	2000      	movs	r0, #0
 800d6da:	e7db      	b.n	800d694 <__ssputs_r+0x58>
 800d6dc:	462a      	mov	r2, r5
 800d6de:	f000 fba5 	bl	800de2c <_realloc_r>
 800d6e2:	4606      	mov	r6, r0
 800d6e4:	2800      	cmp	r0, #0
 800d6e6:	d1e1      	bne.n	800d6ac <__ssputs_r+0x70>
 800d6e8:	6921      	ldr	r1, [r4, #16]
 800d6ea:	4650      	mov	r0, sl
 800d6ec:	f000 fabe 	bl	800dc6c <_free_r>
 800d6f0:	e7c7      	b.n	800d682 <__ssputs_r+0x46>
	...

0800d6f4 <_svfiprintf_r>:
 800d6f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6f8:	4698      	mov	r8, r3
 800d6fa:	898b      	ldrh	r3, [r1, #12]
 800d6fc:	061b      	lsls	r3, r3, #24
 800d6fe:	b09d      	sub	sp, #116	; 0x74
 800d700:	4607      	mov	r7, r0
 800d702:	460d      	mov	r5, r1
 800d704:	4614      	mov	r4, r2
 800d706:	d50e      	bpl.n	800d726 <_svfiprintf_r+0x32>
 800d708:	690b      	ldr	r3, [r1, #16]
 800d70a:	b963      	cbnz	r3, 800d726 <_svfiprintf_r+0x32>
 800d70c:	2140      	movs	r1, #64	; 0x40
 800d70e:	f000 fb19 	bl	800dd44 <_malloc_r>
 800d712:	6028      	str	r0, [r5, #0]
 800d714:	6128      	str	r0, [r5, #16]
 800d716:	b920      	cbnz	r0, 800d722 <_svfiprintf_r+0x2e>
 800d718:	230c      	movs	r3, #12
 800d71a:	603b      	str	r3, [r7, #0]
 800d71c:	f04f 30ff 	mov.w	r0, #4294967295
 800d720:	e0d1      	b.n	800d8c6 <_svfiprintf_r+0x1d2>
 800d722:	2340      	movs	r3, #64	; 0x40
 800d724:	616b      	str	r3, [r5, #20]
 800d726:	2300      	movs	r3, #0
 800d728:	9309      	str	r3, [sp, #36]	; 0x24
 800d72a:	2320      	movs	r3, #32
 800d72c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d730:	f8cd 800c 	str.w	r8, [sp, #12]
 800d734:	2330      	movs	r3, #48	; 0x30
 800d736:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800d8e0 <_svfiprintf_r+0x1ec>
 800d73a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d73e:	f04f 0901 	mov.w	r9, #1
 800d742:	4623      	mov	r3, r4
 800d744:	469a      	mov	sl, r3
 800d746:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d74a:	b10a      	cbz	r2, 800d750 <_svfiprintf_r+0x5c>
 800d74c:	2a25      	cmp	r2, #37	; 0x25
 800d74e:	d1f9      	bne.n	800d744 <_svfiprintf_r+0x50>
 800d750:	ebba 0b04 	subs.w	fp, sl, r4
 800d754:	d00b      	beq.n	800d76e <_svfiprintf_r+0x7a>
 800d756:	465b      	mov	r3, fp
 800d758:	4622      	mov	r2, r4
 800d75a:	4629      	mov	r1, r5
 800d75c:	4638      	mov	r0, r7
 800d75e:	f7ff ff6d 	bl	800d63c <__ssputs_r>
 800d762:	3001      	adds	r0, #1
 800d764:	f000 80aa 	beq.w	800d8bc <_svfiprintf_r+0x1c8>
 800d768:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d76a:	445a      	add	r2, fp
 800d76c:	9209      	str	r2, [sp, #36]	; 0x24
 800d76e:	f89a 3000 	ldrb.w	r3, [sl]
 800d772:	2b00      	cmp	r3, #0
 800d774:	f000 80a2 	beq.w	800d8bc <_svfiprintf_r+0x1c8>
 800d778:	2300      	movs	r3, #0
 800d77a:	f04f 32ff 	mov.w	r2, #4294967295
 800d77e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d782:	f10a 0a01 	add.w	sl, sl, #1
 800d786:	9304      	str	r3, [sp, #16]
 800d788:	9307      	str	r3, [sp, #28]
 800d78a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d78e:	931a      	str	r3, [sp, #104]	; 0x68
 800d790:	4654      	mov	r4, sl
 800d792:	2205      	movs	r2, #5
 800d794:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d798:	4851      	ldr	r0, [pc, #324]	; (800d8e0 <_svfiprintf_r+0x1ec>)
 800d79a:	f7f2 fd29 	bl	80001f0 <memchr>
 800d79e:	9a04      	ldr	r2, [sp, #16]
 800d7a0:	b9d8      	cbnz	r0, 800d7da <_svfiprintf_r+0xe6>
 800d7a2:	06d0      	lsls	r0, r2, #27
 800d7a4:	bf44      	itt	mi
 800d7a6:	2320      	movmi	r3, #32
 800d7a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d7ac:	0711      	lsls	r1, r2, #28
 800d7ae:	bf44      	itt	mi
 800d7b0:	232b      	movmi	r3, #43	; 0x2b
 800d7b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d7b6:	f89a 3000 	ldrb.w	r3, [sl]
 800d7ba:	2b2a      	cmp	r3, #42	; 0x2a
 800d7bc:	d015      	beq.n	800d7ea <_svfiprintf_r+0xf6>
 800d7be:	9a07      	ldr	r2, [sp, #28]
 800d7c0:	4654      	mov	r4, sl
 800d7c2:	2000      	movs	r0, #0
 800d7c4:	f04f 0c0a 	mov.w	ip, #10
 800d7c8:	4621      	mov	r1, r4
 800d7ca:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d7ce:	3b30      	subs	r3, #48	; 0x30
 800d7d0:	2b09      	cmp	r3, #9
 800d7d2:	d94e      	bls.n	800d872 <_svfiprintf_r+0x17e>
 800d7d4:	b1b0      	cbz	r0, 800d804 <_svfiprintf_r+0x110>
 800d7d6:	9207      	str	r2, [sp, #28]
 800d7d8:	e014      	b.n	800d804 <_svfiprintf_r+0x110>
 800d7da:	eba0 0308 	sub.w	r3, r0, r8
 800d7de:	fa09 f303 	lsl.w	r3, r9, r3
 800d7e2:	4313      	orrs	r3, r2
 800d7e4:	9304      	str	r3, [sp, #16]
 800d7e6:	46a2      	mov	sl, r4
 800d7e8:	e7d2      	b.n	800d790 <_svfiprintf_r+0x9c>
 800d7ea:	9b03      	ldr	r3, [sp, #12]
 800d7ec:	1d19      	adds	r1, r3, #4
 800d7ee:	681b      	ldr	r3, [r3, #0]
 800d7f0:	9103      	str	r1, [sp, #12]
 800d7f2:	2b00      	cmp	r3, #0
 800d7f4:	bfbb      	ittet	lt
 800d7f6:	425b      	neglt	r3, r3
 800d7f8:	f042 0202 	orrlt.w	r2, r2, #2
 800d7fc:	9307      	strge	r3, [sp, #28]
 800d7fe:	9307      	strlt	r3, [sp, #28]
 800d800:	bfb8      	it	lt
 800d802:	9204      	strlt	r2, [sp, #16]
 800d804:	7823      	ldrb	r3, [r4, #0]
 800d806:	2b2e      	cmp	r3, #46	; 0x2e
 800d808:	d10c      	bne.n	800d824 <_svfiprintf_r+0x130>
 800d80a:	7863      	ldrb	r3, [r4, #1]
 800d80c:	2b2a      	cmp	r3, #42	; 0x2a
 800d80e:	d135      	bne.n	800d87c <_svfiprintf_r+0x188>
 800d810:	9b03      	ldr	r3, [sp, #12]
 800d812:	1d1a      	adds	r2, r3, #4
 800d814:	681b      	ldr	r3, [r3, #0]
 800d816:	9203      	str	r2, [sp, #12]
 800d818:	2b00      	cmp	r3, #0
 800d81a:	bfb8      	it	lt
 800d81c:	f04f 33ff 	movlt.w	r3, #4294967295
 800d820:	3402      	adds	r4, #2
 800d822:	9305      	str	r3, [sp, #20]
 800d824:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800d8f0 <_svfiprintf_r+0x1fc>
 800d828:	7821      	ldrb	r1, [r4, #0]
 800d82a:	2203      	movs	r2, #3
 800d82c:	4650      	mov	r0, sl
 800d82e:	f7f2 fcdf 	bl	80001f0 <memchr>
 800d832:	b140      	cbz	r0, 800d846 <_svfiprintf_r+0x152>
 800d834:	2340      	movs	r3, #64	; 0x40
 800d836:	eba0 000a 	sub.w	r0, r0, sl
 800d83a:	fa03 f000 	lsl.w	r0, r3, r0
 800d83e:	9b04      	ldr	r3, [sp, #16]
 800d840:	4303      	orrs	r3, r0
 800d842:	3401      	adds	r4, #1
 800d844:	9304      	str	r3, [sp, #16]
 800d846:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d84a:	4826      	ldr	r0, [pc, #152]	; (800d8e4 <_svfiprintf_r+0x1f0>)
 800d84c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d850:	2206      	movs	r2, #6
 800d852:	f7f2 fccd 	bl	80001f0 <memchr>
 800d856:	2800      	cmp	r0, #0
 800d858:	d038      	beq.n	800d8cc <_svfiprintf_r+0x1d8>
 800d85a:	4b23      	ldr	r3, [pc, #140]	; (800d8e8 <_svfiprintf_r+0x1f4>)
 800d85c:	bb1b      	cbnz	r3, 800d8a6 <_svfiprintf_r+0x1b2>
 800d85e:	9b03      	ldr	r3, [sp, #12]
 800d860:	3307      	adds	r3, #7
 800d862:	f023 0307 	bic.w	r3, r3, #7
 800d866:	3308      	adds	r3, #8
 800d868:	9303      	str	r3, [sp, #12]
 800d86a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d86c:	4433      	add	r3, r6
 800d86e:	9309      	str	r3, [sp, #36]	; 0x24
 800d870:	e767      	b.n	800d742 <_svfiprintf_r+0x4e>
 800d872:	fb0c 3202 	mla	r2, ip, r2, r3
 800d876:	460c      	mov	r4, r1
 800d878:	2001      	movs	r0, #1
 800d87a:	e7a5      	b.n	800d7c8 <_svfiprintf_r+0xd4>
 800d87c:	2300      	movs	r3, #0
 800d87e:	3401      	adds	r4, #1
 800d880:	9305      	str	r3, [sp, #20]
 800d882:	4619      	mov	r1, r3
 800d884:	f04f 0c0a 	mov.w	ip, #10
 800d888:	4620      	mov	r0, r4
 800d88a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d88e:	3a30      	subs	r2, #48	; 0x30
 800d890:	2a09      	cmp	r2, #9
 800d892:	d903      	bls.n	800d89c <_svfiprintf_r+0x1a8>
 800d894:	2b00      	cmp	r3, #0
 800d896:	d0c5      	beq.n	800d824 <_svfiprintf_r+0x130>
 800d898:	9105      	str	r1, [sp, #20]
 800d89a:	e7c3      	b.n	800d824 <_svfiprintf_r+0x130>
 800d89c:	fb0c 2101 	mla	r1, ip, r1, r2
 800d8a0:	4604      	mov	r4, r0
 800d8a2:	2301      	movs	r3, #1
 800d8a4:	e7f0      	b.n	800d888 <_svfiprintf_r+0x194>
 800d8a6:	ab03      	add	r3, sp, #12
 800d8a8:	9300      	str	r3, [sp, #0]
 800d8aa:	462a      	mov	r2, r5
 800d8ac:	4b0f      	ldr	r3, [pc, #60]	; (800d8ec <_svfiprintf_r+0x1f8>)
 800d8ae:	a904      	add	r1, sp, #16
 800d8b0:	4638      	mov	r0, r7
 800d8b2:	f3af 8000 	nop.w
 800d8b6:	1c42      	adds	r2, r0, #1
 800d8b8:	4606      	mov	r6, r0
 800d8ba:	d1d6      	bne.n	800d86a <_svfiprintf_r+0x176>
 800d8bc:	89ab      	ldrh	r3, [r5, #12]
 800d8be:	065b      	lsls	r3, r3, #25
 800d8c0:	f53f af2c 	bmi.w	800d71c <_svfiprintf_r+0x28>
 800d8c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d8c6:	b01d      	add	sp, #116	; 0x74
 800d8c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d8cc:	ab03      	add	r3, sp, #12
 800d8ce:	9300      	str	r3, [sp, #0]
 800d8d0:	462a      	mov	r2, r5
 800d8d2:	4b06      	ldr	r3, [pc, #24]	; (800d8ec <_svfiprintf_r+0x1f8>)
 800d8d4:	a904      	add	r1, sp, #16
 800d8d6:	4638      	mov	r0, r7
 800d8d8:	f000 f87a 	bl	800d9d0 <_printf_i>
 800d8dc:	e7eb      	b.n	800d8b6 <_svfiprintf_r+0x1c2>
 800d8de:	bf00      	nop
 800d8e0:	0800e444 	.word	0x0800e444
 800d8e4:	0800e44e 	.word	0x0800e44e
 800d8e8:	00000000 	.word	0x00000000
 800d8ec:	0800d63d 	.word	0x0800d63d
 800d8f0:	0800e44a 	.word	0x0800e44a

0800d8f4 <_printf_common>:
 800d8f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d8f8:	4616      	mov	r6, r2
 800d8fa:	4699      	mov	r9, r3
 800d8fc:	688a      	ldr	r2, [r1, #8]
 800d8fe:	690b      	ldr	r3, [r1, #16]
 800d900:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d904:	4293      	cmp	r3, r2
 800d906:	bfb8      	it	lt
 800d908:	4613      	movlt	r3, r2
 800d90a:	6033      	str	r3, [r6, #0]
 800d90c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d910:	4607      	mov	r7, r0
 800d912:	460c      	mov	r4, r1
 800d914:	b10a      	cbz	r2, 800d91a <_printf_common+0x26>
 800d916:	3301      	adds	r3, #1
 800d918:	6033      	str	r3, [r6, #0]
 800d91a:	6823      	ldr	r3, [r4, #0]
 800d91c:	0699      	lsls	r1, r3, #26
 800d91e:	bf42      	ittt	mi
 800d920:	6833      	ldrmi	r3, [r6, #0]
 800d922:	3302      	addmi	r3, #2
 800d924:	6033      	strmi	r3, [r6, #0]
 800d926:	6825      	ldr	r5, [r4, #0]
 800d928:	f015 0506 	ands.w	r5, r5, #6
 800d92c:	d106      	bne.n	800d93c <_printf_common+0x48>
 800d92e:	f104 0a19 	add.w	sl, r4, #25
 800d932:	68e3      	ldr	r3, [r4, #12]
 800d934:	6832      	ldr	r2, [r6, #0]
 800d936:	1a9b      	subs	r3, r3, r2
 800d938:	42ab      	cmp	r3, r5
 800d93a:	dc26      	bgt.n	800d98a <_printf_common+0x96>
 800d93c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800d940:	1e13      	subs	r3, r2, #0
 800d942:	6822      	ldr	r2, [r4, #0]
 800d944:	bf18      	it	ne
 800d946:	2301      	movne	r3, #1
 800d948:	0692      	lsls	r2, r2, #26
 800d94a:	d42b      	bmi.n	800d9a4 <_printf_common+0xb0>
 800d94c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d950:	4649      	mov	r1, r9
 800d952:	4638      	mov	r0, r7
 800d954:	47c0      	blx	r8
 800d956:	3001      	adds	r0, #1
 800d958:	d01e      	beq.n	800d998 <_printf_common+0xa4>
 800d95a:	6823      	ldr	r3, [r4, #0]
 800d95c:	68e5      	ldr	r5, [r4, #12]
 800d95e:	6832      	ldr	r2, [r6, #0]
 800d960:	f003 0306 	and.w	r3, r3, #6
 800d964:	2b04      	cmp	r3, #4
 800d966:	bf08      	it	eq
 800d968:	1aad      	subeq	r5, r5, r2
 800d96a:	68a3      	ldr	r3, [r4, #8]
 800d96c:	6922      	ldr	r2, [r4, #16]
 800d96e:	bf0c      	ite	eq
 800d970:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d974:	2500      	movne	r5, #0
 800d976:	4293      	cmp	r3, r2
 800d978:	bfc4      	itt	gt
 800d97a:	1a9b      	subgt	r3, r3, r2
 800d97c:	18ed      	addgt	r5, r5, r3
 800d97e:	2600      	movs	r6, #0
 800d980:	341a      	adds	r4, #26
 800d982:	42b5      	cmp	r5, r6
 800d984:	d11a      	bne.n	800d9bc <_printf_common+0xc8>
 800d986:	2000      	movs	r0, #0
 800d988:	e008      	b.n	800d99c <_printf_common+0xa8>
 800d98a:	2301      	movs	r3, #1
 800d98c:	4652      	mov	r2, sl
 800d98e:	4649      	mov	r1, r9
 800d990:	4638      	mov	r0, r7
 800d992:	47c0      	blx	r8
 800d994:	3001      	adds	r0, #1
 800d996:	d103      	bne.n	800d9a0 <_printf_common+0xac>
 800d998:	f04f 30ff 	mov.w	r0, #4294967295
 800d99c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d9a0:	3501      	adds	r5, #1
 800d9a2:	e7c6      	b.n	800d932 <_printf_common+0x3e>
 800d9a4:	18e1      	adds	r1, r4, r3
 800d9a6:	1c5a      	adds	r2, r3, #1
 800d9a8:	2030      	movs	r0, #48	; 0x30
 800d9aa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d9ae:	4422      	add	r2, r4
 800d9b0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d9b4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d9b8:	3302      	adds	r3, #2
 800d9ba:	e7c7      	b.n	800d94c <_printf_common+0x58>
 800d9bc:	2301      	movs	r3, #1
 800d9be:	4622      	mov	r2, r4
 800d9c0:	4649      	mov	r1, r9
 800d9c2:	4638      	mov	r0, r7
 800d9c4:	47c0      	blx	r8
 800d9c6:	3001      	adds	r0, #1
 800d9c8:	d0e6      	beq.n	800d998 <_printf_common+0xa4>
 800d9ca:	3601      	adds	r6, #1
 800d9cc:	e7d9      	b.n	800d982 <_printf_common+0x8e>
	...

0800d9d0 <_printf_i>:
 800d9d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d9d4:	7e0f      	ldrb	r7, [r1, #24]
 800d9d6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800d9d8:	2f78      	cmp	r7, #120	; 0x78
 800d9da:	4691      	mov	r9, r2
 800d9dc:	4680      	mov	r8, r0
 800d9de:	460c      	mov	r4, r1
 800d9e0:	469a      	mov	sl, r3
 800d9e2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800d9e6:	d807      	bhi.n	800d9f8 <_printf_i+0x28>
 800d9e8:	2f62      	cmp	r7, #98	; 0x62
 800d9ea:	d80a      	bhi.n	800da02 <_printf_i+0x32>
 800d9ec:	2f00      	cmp	r7, #0
 800d9ee:	f000 80d8 	beq.w	800dba2 <_printf_i+0x1d2>
 800d9f2:	2f58      	cmp	r7, #88	; 0x58
 800d9f4:	f000 80a3 	beq.w	800db3e <_printf_i+0x16e>
 800d9f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d9fc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800da00:	e03a      	b.n	800da78 <_printf_i+0xa8>
 800da02:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800da06:	2b15      	cmp	r3, #21
 800da08:	d8f6      	bhi.n	800d9f8 <_printf_i+0x28>
 800da0a:	a101      	add	r1, pc, #4	; (adr r1, 800da10 <_printf_i+0x40>)
 800da0c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800da10:	0800da69 	.word	0x0800da69
 800da14:	0800da7d 	.word	0x0800da7d
 800da18:	0800d9f9 	.word	0x0800d9f9
 800da1c:	0800d9f9 	.word	0x0800d9f9
 800da20:	0800d9f9 	.word	0x0800d9f9
 800da24:	0800d9f9 	.word	0x0800d9f9
 800da28:	0800da7d 	.word	0x0800da7d
 800da2c:	0800d9f9 	.word	0x0800d9f9
 800da30:	0800d9f9 	.word	0x0800d9f9
 800da34:	0800d9f9 	.word	0x0800d9f9
 800da38:	0800d9f9 	.word	0x0800d9f9
 800da3c:	0800db89 	.word	0x0800db89
 800da40:	0800daad 	.word	0x0800daad
 800da44:	0800db6b 	.word	0x0800db6b
 800da48:	0800d9f9 	.word	0x0800d9f9
 800da4c:	0800d9f9 	.word	0x0800d9f9
 800da50:	0800dbab 	.word	0x0800dbab
 800da54:	0800d9f9 	.word	0x0800d9f9
 800da58:	0800daad 	.word	0x0800daad
 800da5c:	0800d9f9 	.word	0x0800d9f9
 800da60:	0800d9f9 	.word	0x0800d9f9
 800da64:	0800db73 	.word	0x0800db73
 800da68:	682b      	ldr	r3, [r5, #0]
 800da6a:	1d1a      	adds	r2, r3, #4
 800da6c:	681b      	ldr	r3, [r3, #0]
 800da6e:	602a      	str	r2, [r5, #0]
 800da70:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800da74:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800da78:	2301      	movs	r3, #1
 800da7a:	e0a3      	b.n	800dbc4 <_printf_i+0x1f4>
 800da7c:	6820      	ldr	r0, [r4, #0]
 800da7e:	6829      	ldr	r1, [r5, #0]
 800da80:	0606      	lsls	r6, r0, #24
 800da82:	f101 0304 	add.w	r3, r1, #4
 800da86:	d50a      	bpl.n	800da9e <_printf_i+0xce>
 800da88:	680e      	ldr	r6, [r1, #0]
 800da8a:	602b      	str	r3, [r5, #0]
 800da8c:	2e00      	cmp	r6, #0
 800da8e:	da03      	bge.n	800da98 <_printf_i+0xc8>
 800da90:	232d      	movs	r3, #45	; 0x2d
 800da92:	4276      	negs	r6, r6
 800da94:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800da98:	485e      	ldr	r0, [pc, #376]	; (800dc14 <_printf_i+0x244>)
 800da9a:	230a      	movs	r3, #10
 800da9c:	e019      	b.n	800dad2 <_printf_i+0x102>
 800da9e:	680e      	ldr	r6, [r1, #0]
 800daa0:	602b      	str	r3, [r5, #0]
 800daa2:	f010 0f40 	tst.w	r0, #64	; 0x40
 800daa6:	bf18      	it	ne
 800daa8:	b236      	sxthne	r6, r6
 800daaa:	e7ef      	b.n	800da8c <_printf_i+0xbc>
 800daac:	682b      	ldr	r3, [r5, #0]
 800daae:	6820      	ldr	r0, [r4, #0]
 800dab0:	1d19      	adds	r1, r3, #4
 800dab2:	6029      	str	r1, [r5, #0]
 800dab4:	0601      	lsls	r1, r0, #24
 800dab6:	d501      	bpl.n	800dabc <_printf_i+0xec>
 800dab8:	681e      	ldr	r6, [r3, #0]
 800daba:	e002      	b.n	800dac2 <_printf_i+0xf2>
 800dabc:	0646      	lsls	r6, r0, #25
 800dabe:	d5fb      	bpl.n	800dab8 <_printf_i+0xe8>
 800dac0:	881e      	ldrh	r6, [r3, #0]
 800dac2:	4854      	ldr	r0, [pc, #336]	; (800dc14 <_printf_i+0x244>)
 800dac4:	2f6f      	cmp	r7, #111	; 0x6f
 800dac6:	bf0c      	ite	eq
 800dac8:	2308      	moveq	r3, #8
 800daca:	230a      	movne	r3, #10
 800dacc:	2100      	movs	r1, #0
 800dace:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800dad2:	6865      	ldr	r5, [r4, #4]
 800dad4:	60a5      	str	r5, [r4, #8]
 800dad6:	2d00      	cmp	r5, #0
 800dad8:	bfa2      	ittt	ge
 800dada:	6821      	ldrge	r1, [r4, #0]
 800dadc:	f021 0104 	bicge.w	r1, r1, #4
 800dae0:	6021      	strge	r1, [r4, #0]
 800dae2:	b90e      	cbnz	r6, 800dae8 <_printf_i+0x118>
 800dae4:	2d00      	cmp	r5, #0
 800dae6:	d04d      	beq.n	800db84 <_printf_i+0x1b4>
 800dae8:	4615      	mov	r5, r2
 800daea:	fbb6 f1f3 	udiv	r1, r6, r3
 800daee:	fb03 6711 	mls	r7, r3, r1, r6
 800daf2:	5dc7      	ldrb	r7, [r0, r7]
 800daf4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800daf8:	4637      	mov	r7, r6
 800dafa:	42bb      	cmp	r3, r7
 800dafc:	460e      	mov	r6, r1
 800dafe:	d9f4      	bls.n	800daea <_printf_i+0x11a>
 800db00:	2b08      	cmp	r3, #8
 800db02:	d10b      	bne.n	800db1c <_printf_i+0x14c>
 800db04:	6823      	ldr	r3, [r4, #0]
 800db06:	07de      	lsls	r6, r3, #31
 800db08:	d508      	bpl.n	800db1c <_printf_i+0x14c>
 800db0a:	6923      	ldr	r3, [r4, #16]
 800db0c:	6861      	ldr	r1, [r4, #4]
 800db0e:	4299      	cmp	r1, r3
 800db10:	bfde      	ittt	le
 800db12:	2330      	movle	r3, #48	; 0x30
 800db14:	f805 3c01 	strble.w	r3, [r5, #-1]
 800db18:	f105 35ff 	addle.w	r5, r5, #4294967295
 800db1c:	1b52      	subs	r2, r2, r5
 800db1e:	6122      	str	r2, [r4, #16]
 800db20:	f8cd a000 	str.w	sl, [sp]
 800db24:	464b      	mov	r3, r9
 800db26:	aa03      	add	r2, sp, #12
 800db28:	4621      	mov	r1, r4
 800db2a:	4640      	mov	r0, r8
 800db2c:	f7ff fee2 	bl	800d8f4 <_printf_common>
 800db30:	3001      	adds	r0, #1
 800db32:	d14c      	bne.n	800dbce <_printf_i+0x1fe>
 800db34:	f04f 30ff 	mov.w	r0, #4294967295
 800db38:	b004      	add	sp, #16
 800db3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800db3e:	4835      	ldr	r0, [pc, #212]	; (800dc14 <_printf_i+0x244>)
 800db40:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800db44:	6829      	ldr	r1, [r5, #0]
 800db46:	6823      	ldr	r3, [r4, #0]
 800db48:	f851 6b04 	ldr.w	r6, [r1], #4
 800db4c:	6029      	str	r1, [r5, #0]
 800db4e:	061d      	lsls	r5, r3, #24
 800db50:	d514      	bpl.n	800db7c <_printf_i+0x1ac>
 800db52:	07df      	lsls	r7, r3, #31
 800db54:	bf44      	itt	mi
 800db56:	f043 0320 	orrmi.w	r3, r3, #32
 800db5a:	6023      	strmi	r3, [r4, #0]
 800db5c:	b91e      	cbnz	r6, 800db66 <_printf_i+0x196>
 800db5e:	6823      	ldr	r3, [r4, #0]
 800db60:	f023 0320 	bic.w	r3, r3, #32
 800db64:	6023      	str	r3, [r4, #0]
 800db66:	2310      	movs	r3, #16
 800db68:	e7b0      	b.n	800dacc <_printf_i+0xfc>
 800db6a:	6823      	ldr	r3, [r4, #0]
 800db6c:	f043 0320 	orr.w	r3, r3, #32
 800db70:	6023      	str	r3, [r4, #0]
 800db72:	2378      	movs	r3, #120	; 0x78
 800db74:	4828      	ldr	r0, [pc, #160]	; (800dc18 <_printf_i+0x248>)
 800db76:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800db7a:	e7e3      	b.n	800db44 <_printf_i+0x174>
 800db7c:	0659      	lsls	r1, r3, #25
 800db7e:	bf48      	it	mi
 800db80:	b2b6      	uxthmi	r6, r6
 800db82:	e7e6      	b.n	800db52 <_printf_i+0x182>
 800db84:	4615      	mov	r5, r2
 800db86:	e7bb      	b.n	800db00 <_printf_i+0x130>
 800db88:	682b      	ldr	r3, [r5, #0]
 800db8a:	6826      	ldr	r6, [r4, #0]
 800db8c:	6961      	ldr	r1, [r4, #20]
 800db8e:	1d18      	adds	r0, r3, #4
 800db90:	6028      	str	r0, [r5, #0]
 800db92:	0635      	lsls	r5, r6, #24
 800db94:	681b      	ldr	r3, [r3, #0]
 800db96:	d501      	bpl.n	800db9c <_printf_i+0x1cc>
 800db98:	6019      	str	r1, [r3, #0]
 800db9a:	e002      	b.n	800dba2 <_printf_i+0x1d2>
 800db9c:	0670      	lsls	r0, r6, #25
 800db9e:	d5fb      	bpl.n	800db98 <_printf_i+0x1c8>
 800dba0:	8019      	strh	r1, [r3, #0]
 800dba2:	2300      	movs	r3, #0
 800dba4:	6123      	str	r3, [r4, #16]
 800dba6:	4615      	mov	r5, r2
 800dba8:	e7ba      	b.n	800db20 <_printf_i+0x150>
 800dbaa:	682b      	ldr	r3, [r5, #0]
 800dbac:	1d1a      	adds	r2, r3, #4
 800dbae:	602a      	str	r2, [r5, #0]
 800dbb0:	681d      	ldr	r5, [r3, #0]
 800dbb2:	6862      	ldr	r2, [r4, #4]
 800dbb4:	2100      	movs	r1, #0
 800dbb6:	4628      	mov	r0, r5
 800dbb8:	f7f2 fb1a 	bl	80001f0 <memchr>
 800dbbc:	b108      	cbz	r0, 800dbc2 <_printf_i+0x1f2>
 800dbbe:	1b40      	subs	r0, r0, r5
 800dbc0:	6060      	str	r0, [r4, #4]
 800dbc2:	6863      	ldr	r3, [r4, #4]
 800dbc4:	6123      	str	r3, [r4, #16]
 800dbc6:	2300      	movs	r3, #0
 800dbc8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800dbcc:	e7a8      	b.n	800db20 <_printf_i+0x150>
 800dbce:	6923      	ldr	r3, [r4, #16]
 800dbd0:	462a      	mov	r2, r5
 800dbd2:	4649      	mov	r1, r9
 800dbd4:	4640      	mov	r0, r8
 800dbd6:	47d0      	blx	sl
 800dbd8:	3001      	adds	r0, #1
 800dbda:	d0ab      	beq.n	800db34 <_printf_i+0x164>
 800dbdc:	6823      	ldr	r3, [r4, #0]
 800dbde:	079b      	lsls	r3, r3, #30
 800dbe0:	d413      	bmi.n	800dc0a <_printf_i+0x23a>
 800dbe2:	68e0      	ldr	r0, [r4, #12]
 800dbe4:	9b03      	ldr	r3, [sp, #12]
 800dbe6:	4298      	cmp	r0, r3
 800dbe8:	bfb8      	it	lt
 800dbea:	4618      	movlt	r0, r3
 800dbec:	e7a4      	b.n	800db38 <_printf_i+0x168>
 800dbee:	2301      	movs	r3, #1
 800dbf0:	4632      	mov	r2, r6
 800dbf2:	4649      	mov	r1, r9
 800dbf4:	4640      	mov	r0, r8
 800dbf6:	47d0      	blx	sl
 800dbf8:	3001      	adds	r0, #1
 800dbfa:	d09b      	beq.n	800db34 <_printf_i+0x164>
 800dbfc:	3501      	adds	r5, #1
 800dbfe:	68e3      	ldr	r3, [r4, #12]
 800dc00:	9903      	ldr	r1, [sp, #12]
 800dc02:	1a5b      	subs	r3, r3, r1
 800dc04:	42ab      	cmp	r3, r5
 800dc06:	dcf2      	bgt.n	800dbee <_printf_i+0x21e>
 800dc08:	e7eb      	b.n	800dbe2 <_printf_i+0x212>
 800dc0a:	2500      	movs	r5, #0
 800dc0c:	f104 0619 	add.w	r6, r4, #25
 800dc10:	e7f5      	b.n	800dbfe <_printf_i+0x22e>
 800dc12:	bf00      	nop
 800dc14:	0800e455 	.word	0x0800e455
 800dc18:	0800e466 	.word	0x0800e466

0800dc1c <memcpy>:
 800dc1c:	440a      	add	r2, r1
 800dc1e:	4291      	cmp	r1, r2
 800dc20:	f100 33ff 	add.w	r3, r0, #4294967295
 800dc24:	d100      	bne.n	800dc28 <memcpy+0xc>
 800dc26:	4770      	bx	lr
 800dc28:	b510      	push	{r4, lr}
 800dc2a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dc2e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dc32:	4291      	cmp	r1, r2
 800dc34:	d1f9      	bne.n	800dc2a <memcpy+0xe>
 800dc36:	bd10      	pop	{r4, pc}

0800dc38 <memmove>:
 800dc38:	4288      	cmp	r0, r1
 800dc3a:	b510      	push	{r4, lr}
 800dc3c:	eb01 0402 	add.w	r4, r1, r2
 800dc40:	d902      	bls.n	800dc48 <memmove+0x10>
 800dc42:	4284      	cmp	r4, r0
 800dc44:	4623      	mov	r3, r4
 800dc46:	d807      	bhi.n	800dc58 <memmove+0x20>
 800dc48:	1e43      	subs	r3, r0, #1
 800dc4a:	42a1      	cmp	r1, r4
 800dc4c:	d008      	beq.n	800dc60 <memmove+0x28>
 800dc4e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dc52:	f803 2f01 	strb.w	r2, [r3, #1]!
 800dc56:	e7f8      	b.n	800dc4a <memmove+0x12>
 800dc58:	4402      	add	r2, r0
 800dc5a:	4601      	mov	r1, r0
 800dc5c:	428a      	cmp	r2, r1
 800dc5e:	d100      	bne.n	800dc62 <memmove+0x2a>
 800dc60:	bd10      	pop	{r4, pc}
 800dc62:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800dc66:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800dc6a:	e7f7      	b.n	800dc5c <memmove+0x24>

0800dc6c <_free_r>:
 800dc6c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800dc6e:	2900      	cmp	r1, #0
 800dc70:	d044      	beq.n	800dcfc <_free_r+0x90>
 800dc72:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dc76:	9001      	str	r0, [sp, #4]
 800dc78:	2b00      	cmp	r3, #0
 800dc7a:	f1a1 0404 	sub.w	r4, r1, #4
 800dc7e:	bfb8      	it	lt
 800dc80:	18e4      	addlt	r4, r4, r3
 800dc82:	f000 f913 	bl	800deac <__malloc_lock>
 800dc86:	4a1e      	ldr	r2, [pc, #120]	; (800dd00 <_free_r+0x94>)
 800dc88:	9801      	ldr	r0, [sp, #4]
 800dc8a:	6813      	ldr	r3, [r2, #0]
 800dc8c:	b933      	cbnz	r3, 800dc9c <_free_r+0x30>
 800dc8e:	6063      	str	r3, [r4, #4]
 800dc90:	6014      	str	r4, [r2, #0]
 800dc92:	b003      	add	sp, #12
 800dc94:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800dc98:	f000 b90e 	b.w	800deb8 <__malloc_unlock>
 800dc9c:	42a3      	cmp	r3, r4
 800dc9e:	d908      	bls.n	800dcb2 <_free_r+0x46>
 800dca0:	6825      	ldr	r5, [r4, #0]
 800dca2:	1961      	adds	r1, r4, r5
 800dca4:	428b      	cmp	r3, r1
 800dca6:	bf01      	itttt	eq
 800dca8:	6819      	ldreq	r1, [r3, #0]
 800dcaa:	685b      	ldreq	r3, [r3, #4]
 800dcac:	1949      	addeq	r1, r1, r5
 800dcae:	6021      	streq	r1, [r4, #0]
 800dcb0:	e7ed      	b.n	800dc8e <_free_r+0x22>
 800dcb2:	461a      	mov	r2, r3
 800dcb4:	685b      	ldr	r3, [r3, #4]
 800dcb6:	b10b      	cbz	r3, 800dcbc <_free_r+0x50>
 800dcb8:	42a3      	cmp	r3, r4
 800dcba:	d9fa      	bls.n	800dcb2 <_free_r+0x46>
 800dcbc:	6811      	ldr	r1, [r2, #0]
 800dcbe:	1855      	adds	r5, r2, r1
 800dcc0:	42a5      	cmp	r5, r4
 800dcc2:	d10b      	bne.n	800dcdc <_free_r+0x70>
 800dcc4:	6824      	ldr	r4, [r4, #0]
 800dcc6:	4421      	add	r1, r4
 800dcc8:	1854      	adds	r4, r2, r1
 800dcca:	42a3      	cmp	r3, r4
 800dccc:	6011      	str	r1, [r2, #0]
 800dcce:	d1e0      	bne.n	800dc92 <_free_r+0x26>
 800dcd0:	681c      	ldr	r4, [r3, #0]
 800dcd2:	685b      	ldr	r3, [r3, #4]
 800dcd4:	6053      	str	r3, [r2, #4]
 800dcd6:	4421      	add	r1, r4
 800dcd8:	6011      	str	r1, [r2, #0]
 800dcda:	e7da      	b.n	800dc92 <_free_r+0x26>
 800dcdc:	d902      	bls.n	800dce4 <_free_r+0x78>
 800dcde:	230c      	movs	r3, #12
 800dce0:	6003      	str	r3, [r0, #0]
 800dce2:	e7d6      	b.n	800dc92 <_free_r+0x26>
 800dce4:	6825      	ldr	r5, [r4, #0]
 800dce6:	1961      	adds	r1, r4, r5
 800dce8:	428b      	cmp	r3, r1
 800dcea:	bf04      	itt	eq
 800dcec:	6819      	ldreq	r1, [r3, #0]
 800dcee:	685b      	ldreq	r3, [r3, #4]
 800dcf0:	6063      	str	r3, [r4, #4]
 800dcf2:	bf04      	itt	eq
 800dcf4:	1949      	addeq	r1, r1, r5
 800dcf6:	6021      	streq	r1, [r4, #0]
 800dcf8:	6054      	str	r4, [r2, #4]
 800dcfa:	e7ca      	b.n	800dc92 <_free_r+0x26>
 800dcfc:	b003      	add	sp, #12
 800dcfe:	bd30      	pop	{r4, r5, pc}
 800dd00:	200170ac 	.word	0x200170ac

0800dd04 <sbrk_aligned>:
 800dd04:	b570      	push	{r4, r5, r6, lr}
 800dd06:	4e0e      	ldr	r6, [pc, #56]	; (800dd40 <sbrk_aligned+0x3c>)
 800dd08:	460c      	mov	r4, r1
 800dd0a:	6831      	ldr	r1, [r6, #0]
 800dd0c:	4605      	mov	r5, r0
 800dd0e:	b911      	cbnz	r1, 800dd16 <sbrk_aligned+0x12>
 800dd10:	f000 f8bc 	bl	800de8c <_sbrk_r>
 800dd14:	6030      	str	r0, [r6, #0]
 800dd16:	4621      	mov	r1, r4
 800dd18:	4628      	mov	r0, r5
 800dd1a:	f000 f8b7 	bl	800de8c <_sbrk_r>
 800dd1e:	1c43      	adds	r3, r0, #1
 800dd20:	d00a      	beq.n	800dd38 <sbrk_aligned+0x34>
 800dd22:	1cc4      	adds	r4, r0, #3
 800dd24:	f024 0403 	bic.w	r4, r4, #3
 800dd28:	42a0      	cmp	r0, r4
 800dd2a:	d007      	beq.n	800dd3c <sbrk_aligned+0x38>
 800dd2c:	1a21      	subs	r1, r4, r0
 800dd2e:	4628      	mov	r0, r5
 800dd30:	f000 f8ac 	bl	800de8c <_sbrk_r>
 800dd34:	3001      	adds	r0, #1
 800dd36:	d101      	bne.n	800dd3c <sbrk_aligned+0x38>
 800dd38:	f04f 34ff 	mov.w	r4, #4294967295
 800dd3c:	4620      	mov	r0, r4
 800dd3e:	bd70      	pop	{r4, r5, r6, pc}
 800dd40:	200170b0 	.word	0x200170b0

0800dd44 <_malloc_r>:
 800dd44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dd48:	1ccd      	adds	r5, r1, #3
 800dd4a:	f025 0503 	bic.w	r5, r5, #3
 800dd4e:	3508      	adds	r5, #8
 800dd50:	2d0c      	cmp	r5, #12
 800dd52:	bf38      	it	cc
 800dd54:	250c      	movcc	r5, #12
 800dd56:	2d00      	cmp	r5, #0
 800dd58:	4607      	mov	r7, r0
 800dd5a:	db01      	blt.n	800dd60 <_malloc_r+0x1c>
 800dd5c:	42a9      	cmp	r1, r5
 800dd5e:	d905      	bls.n	800dd6c <_malloc_r+0x28>
 800dd60:	230c      	movs	r3, #12
 800dd62:	603b      	str	r3, [r7, #0]
 800dd64:	2600      	movs	r6, #0
 800dd66:	4630      	mov	r0, r6
 800dd68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dd6c:	4e2e      	ldr	r6, [pc, #184]	; (800de28 <_malloc_r+0xe4>)
 800dd6e:	f000 f89d 	bl	800deac <__malloc_lock>
 800dd72:	6833      	ldr	r3, [r6, #0]
 800dd74:	461c      	mov	r4, r3
 800dd76:	bb34      	cbnz	r4, 800ddc6 <_malloc_r+0x82>
 800dd78:	4629      	mov	r1, r5
 800dd7a:	4638      	mov	r0, r7
 800dd7c:	f7ff ffc2 	bl	800dd04 <sbrk_aligned>
 800dd80:	1c43      	adds	r3, r0, #1
 800dd82:	4604      	mov	r4, r0
 800dd84:	d14d      	bne.n	800de22 <_malloc_r+0xde>
 800dd86:	6834      	ldr	r4, [r6, #0]
 800dd88:	4626      	mov	r6, r4
 800dd8a:	2e00      	cmp	r6, #0
 800dd8c:	d140      	bne.n	800de10 <_malloc_r+0xcc>
 800dd8e:	6823      	ldr	r3, [r4, #0]
 800dd90:	4631      	mov	r1, r6
 800dd92:	4638      	mov	r0, r7
 800dd94:	eb04 0803 	add.w	r8, r4, r3
 800dd98:	f000 f878 	bl	800de8c <_sbrk_r>
 800dd9c:	4580      	cmp	r8, r0
 800dd9e:	d13a      	bne.n	800de16 <_malloc_r+0xd2>
 800dda0:	6821      	ldr	r1, [r4, #0]
 800dda2:	3503      	adds	r5, #3
 800dda4:	1a6d      	subs	r5, r5, r1
 800dda6:	f025 0503 	bic.w	r5, r5, #3
 800ddaa:	3508      	adds	r5, #8
 800ddac:	2d0c      	cmp	r5, #12
 800ddae:	bf38      	it	cc
 800ddb0:	250c      	movcc	r5, #12
 800ddb2:	4629      	mov	r1, r5
 800ddb4:	4638      	mov	r0, r7
 800ddb6:	f7ff ffa5 	bl	800dd04 <sbrk_aligned>
 800ddba:	3001      	adds	r0, #1
 800ddbc:	d02b      	beq.n	800de16 <_malloc_r+0xd2>
 800ddbe:	6823      	ldr	r3, [r4, #0]
 800ddc0:	442b      	add	r3, r5
 800ddc2:	6023      	str	r3, [r4, #0]
 800ddc4:	e00e      	b.n	800dde4 <_malloc_r+0xa0>
 800ddc6:	6822      	ldr	r2, [r4, #0]
 800ddc8:	1b52      	subs	r2, r2, r5
 800ddca:	d41e      	bmi.n	800de0a <_malloc_r+0xc6>
 800ddcc:	2a0b      	cmp	r2, #11
 800ddce:	d916      	bls.n	800ddfe <_malloc_r+0xba>
 800ddd0:	1961      	adds	r1, r4, r5
 800ddd2:	42a3      	cmp	r3, r4
 800ddd4:	6025      	str	r5, [r4, #0]
 800ddd6:	bf18      	it	ne
 800ddd8:	6059      	strne	r1, [r3, #4]
 800ddda:	6863      	ldr	r3, [r4, #4]
 800dddc:	bf08      	it	eq
 800ddde:	6031      	streq	r1, [r6, #0]
 800dde0:	5162      	str	r2, [r4, r5]
 800dde2:	604b      	str	r3, [r1, #4]
 800dde4:	4638      	mov	r0, r7
 800dde6:	f104 060b 	add.w	r6, r4, #11
 800ddea:	f000 f865 	bl	800deb8 <__malloc_unlock>
 800ddee:	f026 0607 	bic.w	r6, r6, #7
 800ddf2:	1d23      	adds	r3, r4, #4
 800ddf4:	1af2      	subs	r2, r6, r3
 800ddf6:	d0b6      	beq.n	800dd66 <_malloc_r+0x22>
 800ddf8:	1b9b      	subs	r3, r3, r6
 800ddfa:	50a3      	str	r3, [r4, r2]
 800ddfc:	e7b3      	b.n	800dd66 <_malloc_r+0x22>
 800ddfe:	6862      	ldr	r2, [r4, #4]
 800de00:	42a3      	cmp	r3, r4
 800de02:	bf0c      	ite	eq
 800de04:	6032      	streq	r2, [r6, #0]
 800de06:	605a      	strne	r2, [r3, #4]
 800de08:	e7ec      	b.n	800dde4 <_malloc_r+0xa0>
 800de0a:	4623      	mov	r3, r4
 800de0c:	6864      	ldr	r4, [r4, #4]
 800de0e:	e7b2      	b.n	800dd76 <_malloc_r+0x32>
 800de10:	4634      	mov	r4, r6
 800de12:	6876      	ldr	r6, [r6, #4]
 800de14:	e7b9      	b.n	800dd8a <_malloc_r+0x46>
 800de16:	230c      	movs	r3, #12
 800de18:	603b      	str	r3, [r7, #0]
 800de1a:	4638      	mov	r0, r7
 800de1c:	f000 f84c 	bl	800deb8 <__malloc_unlock>
 800de20:	e7a1      	b.n	800dd66 <_malloc_r+0x22>
 800de22:	6025      	str	r5, [r4, #0]
 800de24:	e7de      	b.n	800dde4 <_malloc_r+0xa0>
 800de26:	bf00      	nop
 800de28:	200170ac 	.word	0x200170ac

0800de2c <_realloc_r>:
 800de2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de30:	4680      	mov	r8, r0
 800de32:	4614      	mov	r4, r2
 800de34:	460e      	mov	r6, r1
 800de36:	b921      	cbnz	r1, 800de42 <_realloc_r+0x16>
 800de38:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800de3c:	4611      	mov	r1, r2
 800de3e:	f7ff bf81 	b.w	800dd44 <_malloc_r>
 800de42:	b92a      	cbnz	r2, 800de50 <_realloc_r+0x24>
 800de44:	f7ff ff12 	bl	800dc6c <_free_r>
 800de48:	4625      	mov	r5, r4
 800de4a:	4628      	mov	r0, r5
 800de4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de50:	f000 f838 	bl	800dec4 <_malloc_usable_size_r>
 800de54:	4284      	cmp	r4, r0
 800de56:	4607      	mov	r7, r0
 800de58:	d802      	bhi.n	800de60 <_realloc_r+0x34>
 800de5a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800de5e:	d812      	bhi.n	800de86 <_realloc_r+0x5a>
 800de60:	4621      	mov	r1, r4
 800de62:	4640      	mov	r0, r8
 800de64:	f7ff ff6e 	bl	800dd44 <_malloc_r>
 800de68:	4605      	mov	r5, r0
 800de6a:	2800      	cmp	r0, #0
 800de6c:	d0ed      	beq.n	800de4a <_realloc_r+0x1e>
 800de6e:	42bc      	cmp	r4, r7
 800de70:	4622      	mov	r2, r4
 800de72:	4631      	mov	r1, r6
 800de74:	bf28      	it	cs
 800de76:	463a      	movcs	r2, r7
 800de78:	f7ff fed0 	bl	800dc1c <memcpy>
 800de7c:	4631      	mov	r1, r6
 800de7e:	4640      	mov	r0, r8
 800de80:	f7ff fef4 	bl	800dc6c <_free_r>
 800de84:	e7e1      	b.n	800de4a <_realloc_r+0x1e>
 800de86:	4635      	mov	r5, r6
 800de88:	e7df      	b.n	800de4a <_realloc_r+0x1e>
	...

0800de8c <_sbrk_r>:
 800de8c:	b538      	push	{r3, r4, r5, lr}
 800de8e:	4d06      	ldr	r5, [pc, #24]	; (800dea8 <_sbrk_r+0x1c>)
 800de90:	2300      	movs	r3, #0
 800de92:	4604      	mov	r4, r0
 800de94:	4608      	mov	r0, r1
 800de96:	602b      	str	r3, [r5, #0]
 800de98:	f7f3 fe28 	bl	8001aec <_sbrk>
 800de9c:	1c43      	adds	r3, r0, #1
 800de9e:	d102      	bne.n	800dea6 <_sbrk_r+0x1a>
 800dea0:	682b      	ldr	r3, [r5, #0]
 800dea2:	b103      	cbz	r3, 800dea6 <_sbrk_r+0x1a>
 800dea4:	6023      	str	r3, [r4, #0]
 800dea6:	bd38      	pop	{r3, r4, r5, pc}
 800dea8:	200170b4 	.word	0x200170b4

0800deac <__malloc_lock>:
 800deac:	4801      	ldr	r0, [pc, #4]	; (800deb4 <__malloc_lock+0x8>)
 800deae:	f000 b811 	b.w	800ded4 <__retarget_lock_acquire_recursive>
 800deb2:	bf00      	nop
 800deb4:	200170b8 	.word	0x200170b8

0800deb8 <__malloc_unlock>:
 800deb8:	4801      	ldr	r0, [pc, #4]	; (800dec0 <__malloc_unlock+0x8>)
 800deba:	f000 b80c 	b.w	800ded6 <__retarget_lock_release_recursive>
 800debe:	bf00      	nop
 800dec0:	200170b8 	.word	0x200170b8

0800dec4 <_malloc_usable_size_r>:
 800dec4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dec8:	1f18      	subs	r0, r3, #4
 800deca:	2b00      	cmp	r3, #0
 800decc:	bfbc      	itt	lt
 800dece:	580b      	ldrlt	r3, [r1, r0]
 800ded0:	18c0      	addlt	r0, r0, r3
 800ded2:	4770      	bx	lr

0800ded4 <__retarget_lock_acquire_recursive>:
 800ded4:	4770      	bx	lr

0800ded6 <__retarget_lock_release_recursive>:
 800ded6:	4770      	bx	lr

0800ded8 <_init>:
 800ded8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800deda:	bf00      	nop
 800dedc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dede:	bc08      	pop	{r3}
 800dee0:	469e      	mov	lr, r3
 800dee2:	4770      	bx	lr

0800dee4 <_fini>:
 800dee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dee6:	bf00      	nop
 800dee8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800deea:	bc08      	pop	{r3}
 800deec:	469e      	mov	lr, r3
 800deee:	4770      	bx	lr
