/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [19:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [10:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [9:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [4:0] celloutsig_0_35z;
  wire [3:0] celloutsig_0_36z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [17:0] celloutsig_0_52z;
  wire celloutsig_0_54z;
  wire [5:0] celloutsig_0_55z;
  wire [41:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [14:0] celloutsig_0_7z;
  wire [38:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [24:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [19:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_2z[1] ? celloutsig_0_0z[2] : celloutsig_0_2z[3];
  assign celloutsig_0_4z = celloutsig_0_1z ? celloutsig_0_0z[0] : celloutsig_0_1z;
  assign celloutsig_0_45z = celloutsig_0_4z ? celloutsig_0_40z : in_data[69];
  assign celloutsig_1_1z = celloutsig_1_0z[4] ? in_data[162] : celloutsig_1_0z[0];
  assign celloutsig_1_19z = celloutsig_1_0z[5] ? celloutsig_1_7z : celloutsig_1_17z;
  assign celloutsig_0_15z = celloutsig_0_11z[7] ? celloutsig_0_7z[2] : celloutsig_0_13z[0];
  assign celloutsig_0_20z = celloutsig_0_13z[5] ? celloutsig_0_6z : celloutsig_0_8z[3];
  assign celloutsig_0_46z = ~celloutsig_0_15z;
  assign celloutsig_0_47z = ~celloutsig_0_6z;
  assign celloutsig_1_3z = ~celloutsig_1_0z[2];
  assign celloutsig_1_7z = ~celloutsig_1_6z;
  assign celloutsig_1_18z = ~celloutsig_1_13z;
  assign celloutsig_0_10z = ~celloutsig_0_5z[21];
  assign celloutsig_0_21z = ~celloutsig_0_0z[3];
  assign celloutsig_0_27z = ~celloutsig_0_8z[11];
  assign celloutsig_0_0z = in_data[91:85] + in_data[14:8];
  assign celloutsig_0_35z = { celloutsig_0_5z[10:7], celloutsig_0_17z } + { celloutsig_0_5z[14:12], celloutsig_0_21z, celloutsig_0_14z };
  assign celloutsig_0_52z = { celloutsig_0_13z[4:1], celloutsig_0_22z, celloutsig_0_46z, celloutsig_0_45z, celloutsig_0_23z, celloutsig_0_36z } + { celloutsig_0_7z[13:0], celloutsig_0_20z, celloutsig_0_4z, celloutsig_0_47z, celloutsig_0_20z };
  assign celloutsig_0_5z = { in_data[3], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z } + { in_data[79:49], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_2z = { celloutsig_1_0z[2:0], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } + in_data[147:137];
  assign celloutsig_1_9z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_4z } + { celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_1_12z = celloutsig_1_4z[7:3] + { celloutsig_1_0z[4:1], celloutsig_1_3z };
  assign celloutsig_0_19z = { celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_15z } + { celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_12z };
  assign celloutsig_0_31z = { celloutsig_0_8z[29], celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_9z, celloutsig_0_29z, celloutsig_0_6z } || { celloutsig_0_16z[10:1], celloutsig_0_13z, celloutsig_0_24z };
  assign celloutsig_0_39z = celloutsig_0_35z[3:1] || { in_data[74:73], celloutsig_0_12z };
  assign celloutsig_0_40z = { celloutsig_0_5z[36:24], celloutsig_0_31z, celloutsig_0_12z, celloutsig_0_39z } || { celloutsig_0_16z[9:3], celloutsig_0_27z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_31z, celloutsig_0_36z };
  assign celloutsig_1_5z = celloutsig_1_4z[6:4] || in_data[107:105];
  assign celloutsig_0_6z = { in_data[11:4], celloutsig_0_4z } || { celloutsig_0_5z[31:24], celloutsig_0_3z };
  assign celloutsig_1_17z = { celloutsig_1_2z[7:5], celloutsig_1_5z, celloutsig_1_15z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_7z } || { celloutsig_1_5z, celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_12z };
  assign celloutsig_0_9z = { in_data[38:33], celloutsig_0_1z } || { celloutsig_0_7z[4], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_12z = { celloutsig_0_7z[0], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } || celloutsig_0_11z[15:6];
  assign celloutsig_0_1z = in_data[21:19] || celloutsig_0_0z[3:1];
  assign celloutsig_0_17z = celloutsig_0_2z[2:0] || { celloutsig_0_8z[6], celloutsig_0_14z, celloutsig_0_6z };
  assign celloutsig_0_18z = { celloutsig_0_16z[5:4], celloutsig_0_3z } || { celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_36z = - { celloutsig_0_7z[13:11], celloutsig_0_27z };
  assign celloutsig_1_10z = - { celloutsig_1_2z[10:7], celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_8z = - in_data[44:6];
  assign celloutsig_0_13z = - { celloutsig_0_7z[12:9], celloutsig_0_12z, celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[135:130] | in_data[111:106];
  assign celloutsig_1_4z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } | { in_data[133:127], celloutsig_1_3z };
  assign celloutsig_0_2z = celloutsig_0_0z | { in_data[64:59], celloutsig_0_1z };
  assign celloutsig_0_55z = in_data[40:35] - celloutsig_0_23z[6:1];
  assign celloutsig_1_15z = { celloutsig_1_12z[2:0], celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_5z } - { celloutsig_1_9z[17:1], celloutsig_1_8z, celloutsig_1_10z };
  assign celloutsig_0_16z = { celloutsig_0_11z[6:3], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_14z } - { celloutsig_0_7z[14:5], celloutsig_0_1z };
  assign celloutsig_0_23z = celloutsig_0_8z[36:30] - { celloutsig_0_11z[14:12], celloutsig_0_18z, celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_0_26z = { celloutsig_0_19z[2:1], celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_1z } - celloutsig_0_8z[19:10];
  always_latch
    if (!celloutsig_1_13z) celloutsig_0_7z = 15'h0000;
    else if (!clkin_data[0]) celloutsig_0_7z = { celloutsig_0_5z[40:29], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_6z };
  always_latch
    if (!celloutsig_1_13z) celloutsig_0_11z = 20'h00000;
    else if (clkin_data[0]) celloutsig_0_11z = in_data[54:35];
  assign celloutsig_0_54z = ~((celloutsig_0_46z & celloutsig_0_26z[5]) | (celloutsig_0_23z[5] & celloutsig_0_52z[1]));
  assign celloutsig_1_6z = ~((celloutsig_1_5z & celloutsig_1_0z[4]) | (celloutsig_1_1z & celloutsig_1_0z[3]));
  assign celloutsig_1_8z = ~((celloutsig_1_0z[3] & in_data[97]) | (celloutsig_1_2z[7] & celloutsig_1_6z));
  assign celloutsig_1_13z = ~((celloutsig_1_3z & celloutsig_1_3z) | (celloutsig_1_0z[0] & in_data[109]));
  assign celloutsig_0_14z = ~((celloutsig_0_2z[3] & celloutsig_0_9z) | (celloutsig_0_7z[6] & celloutsig_0_9z));
  assign celloutsig_0_22z = ~((celloutsig_0_3z & in_data[82]) | (celloutsig_0_15z & in_data[63]));
  assign celloutsig_0_24z = ~((celloutsig_0_0z[0] & celloutsig_0_9z) | (celloutsig_0_7z[6] & celloutsig_0_12z));
  assign celloutsig_0_29z = ~((celloutsig_0_5z[10] & celloutsig_0_14z) | (in_data[23] & celloutsig_0_10z));
  assign { out_data[128], out_data[96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_54z, celloutsig_0_55z };
endmodule
