OpenSTA 2.5.0 GITDIR-NOT Copyright (c) 2024, Parallax Software, Inc.
License GPLv3: GNU GPL version 3 <http://gnu.org/licenses/gpl.html>

This is free software, and you are free to change and redistribute it
under certain conditions; type `show_copying' for details. 
This program comes with ABSOLUTELY NO WARRANTY; for details type `show_warranty'.
define_corners Typical
read_liberty -corner Typical /home/metin/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading netlist '/openlane/designs/mcu/runs/RUN_2024.07.18_16.24.01/results/synthesis/mcu.v'…
Reading design constraints file at '/openlane/designs/mcu/spm.sdc'…
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= Typical Corner ===================================

Startpoint: _229_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _229_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _229_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.30    0.30 v _229_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[15] (net)
                  0.03    0.00    0.30 v _170_/A (sky130_fd_sc_hd__inv_2)
     1    0.00    0.03    0.04    0.34 ^ _170_/Y (sky130_fd_sc_hd__inv_2)
                                         _048_ (net)
                  0.03    0.00    0.34 ^ _172_/A1 (sky130_fd_sc_hd__a21oi_2)
     1    0.00    0.02    0.03    0.38 v _172_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _016_ (net)
                  0.02    0.00    0.38 v _229_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.38   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _229_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)


Startpoint: _231_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _231_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _231_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.00    0.04    0.29    0.29 ^ _231_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.QSPI_master.state_q_prv (net)
                  0.04    0.00    0.29 ^ _181_/A1 (sky130_fd_sc_hd__a211o_2)
     1    0.00    0.02    0.10    0.39 ^ _181_/X (sky130_fd_sc_hd__a211o_2)
                                         _018_ (net)
                  0.02    0.00    0.39 ^ _231_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.39   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _231_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _224_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.09    0.34    0.34 ^ _224_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[10] (net)
                  0.09    0.00    0.34 ^ _155_/A1 (sky130_fd_sc_hd__a21oi_2)
     1    0.00    0.03    0.05    0.39 v _155_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _011_ (net)
                  0.03    0.00    0.39 v _224_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.39   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _224_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.05   -0.05   library hold time
                                 -0.05   data required time
-----------------------------------------------------------------------------
                                 -0.05   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)


Startpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _221_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.09    0.34    0.34 ^ _221_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[7] (net)
                  0.09    0.00    0.34 ^ _146_/A1 (sky130_fd_sc_hd__a21oi_2)
     1    0.00    0.03    0.05    0.39 v _146_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _008_ (net)
                  0.03    0.00    0.39 v _221_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.39   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _221_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.05   -0.05   library hold time
                                 -0.05   data required time
-----------------------------------------------------------------------------
                                 -0.05   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)


Startpoint: _215_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _215_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _215_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.10    0.34    0.34 ^ _215_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[1] (net)
                  0.10    0.00    0.34 ^ _128_/A1 (sky130_fd_sc_hd__a21oi_2)
     1    0.00    0.03    0.05    0.39 v _128_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _002_ (net)
                  0.03    0.00    0.39 v _215_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.39   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _215_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.05   -0.05   library hold time
                                 -0.05   data required time
-----------------------------------------------------------------------------
                                 -0.05   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)


Startpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _218_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.10    0.34    0.34 ^ _218_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[4] (net)
                  0.10    0.00    0.34 ^ _137_/A1 (sky130_fd_sc_hd__a21oi_2)
     1    0.00    0.03    0.05    0.39 v _137_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _005_ (net)
                  0.03    0.00    0.39 v _218_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.39   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _218_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.05   -0.05   library hold time
                                 -0.05   data required time
-----------------------------------------------------------------------------
                                 -0.05   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)


Startpoint: _240_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _240_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _240_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.05    0.30    0.30 ^ _240_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.QSPI_master.cntr_state_q[1] (net)
                  0.05    0.00    0.30 ^ _209_/B1 (sky130_fd_sc_hd__o21ai_2)
     1    0.00    0.03    0.05    0.35 v _209_/Y (sky130_fd_sc_hd__o21ai_2)
                                         _076_ (net)
                  0.03    0.00    0.35 v _210_/C (sky130_fd_sc_hd__nand3b_2)
     1    0.00    0.03    0.06    0.41 ^ _210_/Y (sky130_fd_sc_hd__nand3b_2)
                                         _027_ (net)
                  0.03    0.00    0.41 ^ _240_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.41   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _240_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)


Startpoint: _239_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _239_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _239_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.06    0.31    0.31 ^ _239_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.QSPI_master.cntr_state_q[2] (net)
                  0.06    0.00    0.31 ^ _208_/A1 (sky130_fd_sc_hd__a21o_2)
     1    0.00    0.02    0.11    0.42 ^ _208_/X (sky130_fd_sc_hd__a21o_2)
                                         _026_ (net)
                  0.02    0.00    0.42 ^ _239_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.42   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _239_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)


Startpoint: _232_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _232_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _232_/CLK (sky130_fd_sc_hd__dfxtp_2)
     4    0.01    0.04    0.30    0.30 v _232_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.QSPI_master.state_q[0] (net)
                  0.04    0.00    0.30 v _184_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.00    0.02    0.10    0.41 v _184_/X (sky130_fd_sc_hd__o211a_2)
                                         _019_ (net)
                  0.02    0.00    0.41 v _232_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.41   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _232_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.05   -0.05   library hold time
                                 -0.05   data required time
-----------------------------------------------------------------------------
                                 -0.05   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)


Startpoint: _237_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _237_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _237_/CLK (sky130_fd_sc_hd__dfxtp_2)
     4    0.01    0.06    0.31    0.31 ^ _237_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_cntr[1] (net)
                  0.06    0.00    0.31 ^ _203_/A1 (sky130_fd_sc_hd__o21a_2)
     1    0.00    0.03    0.12    0.43 ^ _203_/X (sky130_fd_sc_hd__o21a_2)
                                         _024_ (net)
                  0.03    0.00    0.43 ^ _237_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.43   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _237_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _220_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.05    0.31    0.31 ^ _220_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[6] (net)
                  0.05    0.00    0.31 ^ _143_/A1 (sky130_fd_sc_hd__o21ai_2)
     1    0.00    0.03    0.06    0.37 v _143_/Y (sky130_fd_sc_hd__o21ai_2)
                                         _030_ (net)
                  0.03    0.00    0.37 v _144_/B (sky130_fd_sc_hd__nor2_2)
     1    0.00    0.05    0.05    0.42 ^ _144_/Y (sky130_fd_sc_hd__nor2_2)
                                         _007_ (net)
                  0.05    0.00    0.42 ^ _220_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.42   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _220_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _223_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.05    0.31    0.31 ^ _223_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[9] (net)
                  0.05    0.00    0.31 ^ _152_/A1 (sky130_fd_sc_hd__o21ai_2)
     1    0.00    0.03    0.06    0.37 v _152_/Y (sky130_fd_sc_hd__o21ai_2)
                                         _036_ (net)
                  0.03    0.00    0.37 v _153_/B (sky130_fd_sc_hd__nor2_2)
     1    0.00    0.05    0.05    0.42 ^ _153_/Y (sky130_fd_sc_hd__nor2_2)
                                         _010_ (net)
                  0.05    0.00    0.42 ^ _223_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.42   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _223_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _226_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.06    0.31    0.31 ^ _226_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[12] (net)
                  0.06    0.00    0.31 ^ _162_/A1 (sky130_fd_sc_hd__o21ai_2)
     1    0.00    0.03    0.06    0.37 v _162_/Y (sky130_fd_sc_hd__o21ai_2)
                                         _043_ (net)
                  0.03    0.00    0.37 v _163_/B (sky130_fd_sc_hd__nor2_2)
     1    0.00    0.05    0.05    0.42 ^ _163_/Y (sky130_fd_sc_hd__nor2_2)
                                         _013_ (net)
                  0.05    0.00    0.42 ^ _226_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.42   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _226_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: _241_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _241_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _241_/CLK (sky130_fd_sc_hd__dfxtp_2)
     4    0.01    0.07    0.32    0.32 ^ _241_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.QSPI_master.cntr_state_q[0] (net)
                  0.07    0.00    0.32 ^ _212_/A1 (sky130_fd_sc_hd__a21bo_2)
     1    0.00    0.03    0.11    0.43 ^ _212_/X (sky130_fd_sc_hd__a21bo_2)
                                         _028_ (net)
                  0.03    0.00    0.43 ^ _241_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.43   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _241_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: _235_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _235_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _235_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.06    0.32    0.32 v _235_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_state[1] (net)
                  0.06    0.00    0.32 v _193_/A (sky130_fd_sc_hd__inv_2)
     2    0.01    0.05    0.07    0.39 ^ _193_/Y (sky130_fd_sc_hd__inv_2)
                                         _065_ (net)
                  0.05    0.00    0.39 ^ _195_/A1 (sky130_fd_sc_hd__a21oi_2)
     1    0.00    0.02    0.04    0.43 v _195_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _022_ (net)
                  0.02    0.00    0.43 v _235_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.43   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _235_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.05   -0.05   library hold time
                                 -0.05   data required time
-----------------------------------------------------------------------------
                                 -0.05   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)


Startpoint: _236_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _236_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _236_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.01    0.08    0.33    0.33 ^ _236_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_cntr[0] (net)
                  0.08    0.00    0.33 ^ _199_/A1 (sky130_fd_sc_hd__o21ba_2)
     1    0.00    0.03    0.13    0.46 ^ _199_/X (sky130_fd_sc_hd__o21ba_2)
                                         _023_ (net)
                  0.03    0.00    0.46 ^ _236_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.46   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _236_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.46   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _217_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _217_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _217_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _217_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[3] (net)
                  0.04    0.00    0.30 ^ _135_/A1 (sky130_fd_sc_hd__o211a_2)
     1    0.00    0.04    0.16    0.46 ^ _135_/X (sky130_fd_sc_hd__o211a_2)
                                         _004_ (net)
                  0.04    0.00    0.46 ^ _217_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.46   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _217_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.46   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _227_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.10    0.34    0.34 ^ _227_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[13] (net)
                  0.10    0.00    0.34 ^ _165_/A1 (sky130_fd_sc_hd__o21a_2)
     1    0.00    0.03    0.13    0.47 ^ _165_/X (sky130_fd_sc_hd__o21a_2)
                                         _014_ (net)
                  0.03    0.00    0.47 ^ _227_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.47   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _227_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.47   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)


Startpoint: _214_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _214_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _214_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.00    0.04    0.29    0.29 ^ _214_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[0] (net)
                  0.04    0.00    0.29 ^ _124_/B1 (sky130_fd_sc_hd__a21o_2)
     6    0.02    0.11    0.14    0.43 ^ _124_/X (sky130_fd_sc_hd__a21o_2)
                                         _090_ (net)
                  0.11    0.00    0.43 ^ _125_/B (sky130_fd_sc_hd__nor2_2)
     1    0.00    0.02    0.03    0.46 v _125_/Y (sky130_fd_sc_hd__nor2_2)
                                         _001_ (net)
                  0.02    0.00    0.46 v _214_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.46   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _214_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.05   -0.05   library hold time
                                 -0.05   data required time
-----------------------------------------------------------------------------
                                 -0.05   data required time
                                 -0.46   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)


Startpoint: _232_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _233_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _232_/CLK (sky130_fd_sc_hd__dfxtp_2)
     4    0.01    0.07    0.32    0.32 ^ _232_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.QSPI_master.state_q[0] (net)
                  0.07    0.00    0.32 ^ _173_/A (sky130_fd_sc_hd__or2b_2)
     3    0.01    0.05    0.12    0.44 ^ _173_/X (sky130_fd_sc_hd__or2b_2)
                                         _050_ (net)
                  0.05    0.00    0.44 ^ _185_/B (sky130_fd_sc_hd__nand2_2)
     1    0.00    0.02    0.04    0.48 v _185_/Y (sky130_fd_sc_hd__nand2_2)
                                         _020_ (net)
                  0.02    0.00    0.48 v _233_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.48   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _233_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.05   -0.05   library hold time
                                 -0.05   data required time
-----------------------------------------------------------------------------
                                 -0.05   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _238_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _238_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _238_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.30    0.30 v _238_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_cntr[2] (net)
                  0.03    0.00    0.30 v _186_/A (sky130_fd_sc_hd__inv_2)
     2    0.01    0.03    0.04    0.34 ^ _186_/Y (sky130_fd_sc_hd__inv_2)
                                         _059_ (net)
                  0.03    0.00    0.34 ^ _205_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.47 ^ _205_/X (sky130_fd_sc_hd__mux2_2)
                                         _074_ (net)
                  0.03    0.00    0.47 ^ _206_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.54 ^ _206_/X (sky130_fd_sc_hd__buf_1)
                                         _025_ (net)
                  0.03    0.00    0.54 ^ _238_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.54   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _238_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.58   slack (MET)


Startpoint: _216_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _216_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _216_/CLK (sky130_fd_sc_hd__dfxtp_2)
     4    0.01    0.05    0.30    0.30 ^ _216_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[2] (net)
                  0.05    0.00    0.30 ^ _130_/B1 (sky130_fd_sc_hd__a21o_2)
     1    0.00    0.02    0.08    0.38 ^ _130_/X (sky130_fd_sc_hd__a21o_2)
                                         _094_ (net)
                  0.02    0.00    0.38 ^ _131_/B (sky130_fd_sc_hd__and3b_2)
     1    0.00    0.04    0.15    0.53 ^ _131_/X (sky130_fd_sc_hd__and3b_2)
                                         _095_ (net)
                  0.04    0.00    0.53 ^ _132_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.60 ^ _132_/X (sky130_fd_sc_hd__buf_1)
                                         _003_ (net)
                  0.03    0.00    0.60 ^ _216_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.60   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _216_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  0.64   slack (MET)


Startpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _219_/CLK (sky130_fd_sc_hd__dfxtp_2)
     4    0.01    0.05    0.30    0.30 ^ _219_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[5] (net)
                  0.05    0.00    0.30 ^ _139_/B1 (sky130_fd_sc_hd__a21o_2)
     1    0.00    0.02    0.08    0.38 ^ _139_/X (sky130_fd_sc_hd__a21o_2)
                                         _100_ (net)
                  0.02    0.00    0.38 ^ _140_/C (sky130_fd_sc_hd__and3b_2)
     1    0.00    0.04    0.16    0.54 ^ _140_/X (sky130_fd_sc_hd__and3b_2)
                                         _101_ (net)
                  0.04    0.00    0.54 ^ _141_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.61 ^ _141_/X (sky130_fd_sc_hd__buf_1)
                                         _006_ (net)
                  0.03    0.00    0.61 ^ _219_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.61   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _219_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.64   slack (MET)


Startpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _225_/CLK (sky130_fd_sc_hd__dfxtp_2)
     4    0.01    0.05    0.30    0.30 ^ _225_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[11] (net)
                  0.05    0.00    0.30 ^ _157_/B1 (sky130_fd_sc_hd__a21o_2)
     1    0.00    0.02    0.08    0.38 ^ _157_/X (sky130_fd_sc_hd__a21o_2)
                                         _039_ (net)
                  0.02    0.00    0.38 ^ _158_/C (sky130_fd_sc_hd__and3b_2)
     1    0.00    0.04    0.16    0.54 ^ _158_/X (sky130_fd_sc_hd__and3b_2)
                                         _040_ (net)
                  0.04    0.00    0.54 ^ _159_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.61 ^ _159_/X (sky130_fd_sc_hd__buf_1)
                                         _012_ (net)
                  0.03    0.00    0.61 ^ _225_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.61   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _225_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.64   slack (MET)


Startpoint: _228_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _228_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _228_/CLK (sky130_fd_sc_hd__dfxtp_2)
     4    0.01    0.04    0.31    0.31 v _228_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[14] (net)
                  0.04    0.00    0.31 v _167_/B (sky130_fd_sc_hd__nand3_2)
     2    0.01    0.05    0.07    0.38 ^ _167_/Y (sky130_fd_sc_hd__nand3_2)
                                         _046_ (net)
                  0.05    0.00    0.38 ^ _168_/C (sky130_fd_sc_hd__and3_2)
     1    0.00    0.04    0.16    0.54 ^ _168_/X (sky130_fd_sc_hd__and3_2)
                                         _047_ (net)
                  0.04    0.00    0.54 ^ _169_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.61 ^ _169_/X (sky130_fd_sc_hd__buf_1)
                                         _015_ (net)
                  0.03    0.00    0.61 ^ _228_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.61   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _228_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.65   slack (MET)


Startpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _222_/CLK (sky130_fd_sc_hd__dfxtp_2)
     4    0.01    0.05    0.31    0.31 ^ _222_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[8] (net)
                  0.05    0.00    0.31 ^ _148_/B1 (sky130_fd_sc_hd__a21o_2)
     1    0.00    0.02    0.08    0.38 ^ _148_/X (sky130_fd_sc_hd__a21o_2)
                                         _033_ (net)
                  0.02    0.00    0.38 ^ _149_/C (sky130_fd_sc_hd__and3b_2)
     1    0.00    0.04    0.16    0.54 ^ _149_/X (sky130_fd_sc_hd__and3b_2)
                                         _034_ (net)
                  0.04    0.00    0.54 ^ _150_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.61 ^ _150_/X (sky130_fd_sc_hd__buf_1)
                                         _009_ (net)
                  0.03    0.00    0.61 ^ _222_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.61   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _222_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.65   slack (MET)


Startpoint: _230_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _230_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _230_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.04    0.29    0.29 ^ _230_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         sclk (net)
                  0.04    0.00    0.29 ^ _175_/A (sky130_fd_sc_hd__or2_2)
     2    0.01    0.05    0.11    0.40 ^ _175_/X (sky130_fd_sc_hd__or2_2)
                                         _052_ (net)
                  0.05    0.00    0.40 ^ _177_/B (sky130_fd_sc_hd__and3b_2)
     1    0.00    0.04    0.16    0.56 ^ _177_/X (sky130_fd_sc_hd__and3b_2)
                                         _054_ (net)
                  0.04    0.00    0.56 ^ _178_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.63 ^ _178_/X (sky130_fd_sc_hd__buf_1)
                                         _017_ (net)
                  0.03    0.00    0.63 ^ _230_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.63   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _230_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  0.66   slack (MET)


Startpoint: _234_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _234_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _234_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.03    0.08    0.34    0.34 v _234_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_state[0] (net)
                  0.08    0.00    0.34 v _190_/A (sky130_fd_sc_hd__nand2_2)
     2    0.01    0.05    0.07    0.42 ^ _190_/Y (sky130_fd_sc_hd__nand2_2)
                                         _063_ (net)
                  0.05    0.00    0.42 ^ _191_/C (sky130_fd_sc_hd__and3_2)
     1    0.00    0.04    0.16    0.58 ^ _191_/X (sky130_fd_sc_hd__and3_2)
                                         _064_ (net)
                  0.04    0.00    0.58 ^ _192_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.65 ^ _192_/X (sky130_fd_sc_hd__buf_1)
                                         _021_ (net)
                  0.03    0.00    0.65 ^ _234_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.65   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _234_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.65   data arrival time
-----------------------------------------------------------------------------
                                  0.68   slack (MET)


Startpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _213_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _225_/CLK (sky130_fd_sc_hd__dfxtp_2)
     4    0.01    0.05    0.30    0.30 ^ _225_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[11] (net)
                  0.05    0.00    0.30 ^ _114_/C (sky130_fd_sc_hd__or4_2)
     1    0.00    0.04    0.11    0.42 ^ _114_/X (sky130_fd_sc_hd__or4_2)
                                         _081_ (net)
                  0.04    0.00    0.42 ^ _119_/A (sky130_fd_sc_hd__nor2_2)
     2    0.01    0.02    0.04    0.45 v _119_/Y (sky130_fd_sc_hd__nor2_2)
                                         _086_ (net)
                  0.02    0.00    0.45 v _120_/B (sky130_fd_sc_hd__or2_2)
     1    0.00    0.05    0.25    0.71 v _120_/X (sky130_fd_sc_hd__or2_2)
                                         _087_ (net)
                  0.05    0.00    0.71 v _121_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.79 v _121_/X (sky130_fd_sc_hd__buf_1)
                                         _000_ (net)
                  0.02    0.00    0.79 v _213_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.79   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _213_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.05   -0.05   library hold time
                                 -0.05   data required time
-----------------------------------------------------------------------------
                                 -0.05   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.84   slack (MET)



worst slack corner Typical: 0.4204
min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Typical Corner ===================================

Startpoint: _234_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _228_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _234_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.03    0.16    0.39    0.39 ^ _234_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_state[0] (net)
                  0.16    0.00    0.39 ^ _124_/A2 (sky130_fd_sc_hd__a21o_2)
     6    0.02    0.11    0.21    0.60 ^ _124_/X (sky130_fd_sc_hd__a21o_2)
                                         _090_ (net)
                  0.11    0.00    0.60 ^ _133_/D (sky130_fd_sc_hd__and4_2)
     6    0.02    0.13    0.31    0.91 ^ _133_/X (sky130_fd_sc_hd__and4_2)
                                         _096_ (net)
                  0.13    0.00    0.91 ^ _142_/D (sky130_fd_sc_hd__and4_2)
     6    0.02    0.13    0.31    1.22 ^ _142_/X (sky130_fd_sc_hd__and4_2)
                                         _029_ (net)
                  0.13    0.00    1.22 ^ _151_/D (sky130_fd_sc_hd__and4_2)
     6    0.02    0.13    0.31    1.53 ^ _151_/X (sky130_fd_sc_hd__and4_2)
                                         _035_ (net)
                  0.13    0.00    1.53 ^ _160_/D (sky130_fd_sc_hd__and4_2)
     1    0.00    0.05    0.22    1.75 ^ _160_/X (sky130_fd_sc_hd__and4_2)
                                         _041_ (net)
                  0.05    0.00    1.75 ^ _161_/A (sky130_fd_sc_hd__buf_1)
     6    0.02    0.26    0.23    1.98 ^ _161_/X (sky130_fd_sc_hd__buf_1)
                                         _042_ (net)
                  0.26    0.00    1.98 ^ _167_/C (sky130_fd_sc_hd__nand3_2)
     2    0.01    0.07    0.11    2.10 v _167_/Y (sky130_fd_sc_hd__nand3_2)
                                         _046_ (net)
                  0.07    0.00    2.10 v _168_/C (sky130_fd_sc_hd__and3_2)
     1    0.00    0.04    0.21    2.31 v _168_/X (sky130_fd_sc_hd__and3_2)
                                         _047_ (net)
                  0.04    0.00    2.31 v _169_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    2.39 v _169_/X (sky130_fd_sc_hd__buf_1)
                                         _015_ (net)
                  0.02    0.00    2.39 v _228_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.39   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _228_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11   19.89   library setup time
                                 19.89   data required time
-----------------------------------------------------------------------------
                                 19.89   data required time
                                 -2.39   data arrival time
-----------------------------------------------------------------------------
                                 17.50   slack (MET)


Startpoint: _234_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _229_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _234_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.03    0.16    0.39    0.39 ^ _234_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_state[0] (net)
                  0.16    0.00    0.39 ^ _124_/A2 (sky130_fd_sc_hd__a21o_2)
     6    0.02    0.11    0.21    0.60 ^ _124_/X (sky130_fd_sc_hd__a21o_2)
                                         _090_ (net)
                  0.11    0.00    0.60 ^ _133_/D (sky130_fd_sc_hd__and4_2)
     6    0.02    0.13    0.31    0.91 ^ _133_/X (sky130_fd_sc_hd__and4_2)
                                         _096_ (net)
                  0.13    0.00    0.91 ^ _142_/D (sky130_fd_sc_hd__and4_2)
     6    0.02    0.13    0.31    1.22 ^ _142_/X (sky130_fd_sc_hd__and4_2)
                                         _029_ (net)
                  0.13    0.00    1.22 ^ _151_/D (sky130_fd_sc_hd__and4_2)
     6    0.02    0.13    0.31    1.53 ^ _151_/X (sky130_fd_sc_hd__and4_2)
                                         _035_ (net)
                  0.13    0.00    1.53 ^ _160_/D (sky130_fd_sc_hd__and4_2)
     1    0.00    0.05    0.22    1.75 ^ _160_/X (sky130_fd_sc_hd__and4_2)
                                         _041_ (net)
                  0.05    0.00    1.75 ^ _161_/A (sky130_fd_sc_hd__buf_1)
     6    0.02    0.26    0.23    1.98 ^ _161_/X (sky130_fd_sc_hd__buf_1)
                                         _042_ (net)
                  0.26    0.00    1.98 ^ _171_/A4 (sky130_fd_sc_hd__a41o_2)
     1    0.00    0.05    0.24    2.22 ^ _171_/X (sky130_fd_sc_hd__a41o_2)
                                         _049_ (net)
                  0.05    0.00    2.22 ^ _172_/B1 (sky130_fd_sc_hd__a21oi_2)
     1    0.00    0.03    0.03    2.25 v _172_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _016_ (net)
                  0.03    0.00    2.25 v _229_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.25   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _229_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.12   19.88   library setup time
                                 19.88   data required time
-----------------------------------------------------------------------------
                                 19.88   data required time
                                 -2.25   data arrival time
-----------------------------------------------------------------------------
                                 17.64   slack (MET)


Startpoint: _234_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _234_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.03    0.16    0.39    0.39 ^ _234_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_state[0] (net)
                  0.16    0.00    0.39 ^ _124_/A2 (sky130_fd_sc_hd__a21o_2)
     6    0.02    0.11    0.21    0.60 ^ _124_/X (sky130_fd_sc_hd__a21o_2)
                                         _090_ (net)
                  0.11    0.00    0.60 ^ _133_/D (sky130_fd_sc_hd__and4_2)
     6    0.02    0.13    0.31    0.91 ^ _133_/X (sky130_fd_sc_hd__and4_2)
                                         _096_ (net)
                  0.13    0.00    0.91 ^ _142_/D (sky130_fd_sc_hd__and4_2)
     6    0.02    0.13    0.31    1.22 ^ _142_/X (sky130_fd_sc_hd__and4_2)
                                         _029_ (net)
                  0.13    0.00    1.22 ^ _151_/D (sky130_fd_sc_hd__and4_2)
     6    0.02    0.13    0.31    1.53 ^ _151_/X (sky130_fd_sc_hd__and4_2)
                                         _035_ (net)
                  0.13    0.00    1.53 ^ _160_/D (sky130_fd_sc_hd__and4_2)
     1    0.00    0.05    0.22    1.75 ^ _160_/X (sky130_fd_sc_hd__and4_2)
                                         _041_ (net)
                  0.05    0.00    1.75 ^ _161_/A (sky130_fd_sc_hd__buf_1)
     6    0.02    0.26    0.23    1.98 ^ _161_/X (sky130_fd_sc_hd__buf_1)
                                         _042_ (net)
                  0.26    0.00    1.98 ^ _164_/A2 (sky130_fd_sc_hd__a21oi_2)
     1    0.00    0.05    0.08    2.07 v _164_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _044_ (net)
                  0.05    0.00    2.07 v _165_/B1 (sky130_fd_sc_hd__o21a_2)
     1    0.00    0.03    0.11    2.18 v _165_/X (sky130_fd_sc_hd__o21a_2)
                                         _014_ (net)
                  0.03    0.00    2.18 v _227_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.18   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _227_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.12   19.88   library setup time
                                 19.88   data required time
-----------------------------------------------------------------------------
                                 19.88   data required time
                                 -2.18   data arrival time
-----------------------------------------------------------------------------
                                 17.71   slack (MET)


Startpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _218_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.05    0.32    0.32 v _218_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[4] (net)
                  0.05    0.00    0.32 v _115_/B (sky130_fd_sc_hd__or4_2)
     1    0.00    0.09    0.62    0.94 v _115_/X (sky130_fd_sc_hd__or4_2)
                                         _082_ (net)
                  0.09    0.00    0.94 v _118_/A (sky130_fd_sc_hd__or3_2)
     1    0.00    0.08    0.49    1.43 v _118_/X (sky130_fd_sc_hd__or3_2)
                                         _085_ (net)
                  0.08    0.00    1.43 v _119_/B (sky130_fd_sc_hd__nor2_2)
     2    0.01    0.10    0.11    1.54 ^ _119_/Y (sky130_fd_sc_hd__nor2_2)
                                         _086_ (net)
                  0.10    0.00    1.54 ^ _122_/B (sky130_fd_sc_hd__nor2_2)
     5    0.01    0.06    0.06    1.60 v _122_/Y (sky130_fd_sc_hd__nor2_2)
                                         _088_ (net)
                  0.06    0.00    1.60 v _126_/A (sky130_fd_sc_hd__buf_1)
    10    0.03    0.20    0.23    1.83 v _126_/X (sky130_fd_sc_hd__buf_1)
                                         _091_ (net)
                  0.20    0.00    1.83 v _140_/B (sky130_fd_sc_hd__and3b_2)
     1    0.00    0.04    0.26    2.09 v _140_/X (sky130_fd_sc_hd__and3b_2)
                                         _101_ (net)
                  0.04    0.00    2.09 v _141_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    2.16 v _141_/X (sky130_fd_sc_hd__buf_1)
                                         _006_ (net)
                  0.02    0.00    2.16 v _219_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.16   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _219_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11   19.89   library setup time
                                 19.89   data required time
-----------------------------------------------------------------------------
                                 19.89   data required time
                                 -2.16   data arrival time
-----------------------------------------------------------------------------
                                 17.72   slack (MET)


Startpoint: _234_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _234_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.03    0.16    0.39    0.39 ^ _234_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_state[0] (net)
                  0.16    0.00    0.39 ^ _124_/A2 (sky130_fd_sc_hd__a21o_2)
     6    0.02    0.11    0.21    0.60 ^ _124_/X (sky130_fd_sc_hd__a21o_2)
                                         _090_ (net)
                  0.11    0.00    0.60 ^ _133_/D (sky130_fd_sc_hd__and4_2)
     6    0.02    0.13    0.31    0.91 ^ _133_/X (sky130_fd_sc_hd__and4_2)
                                         _096_ (net)
                  0.13    0.00    0.91 ^ _142_/D (sky130_fd_sc_hd__and4_2)
     6    0.02    0.13    0.31    1.22 ^ _142_/X (sky130_fd_sc_hd__and4_2)
                                         _029_ (net)
                  0.13    0.00    1.22 ^ _151_/D (sky130_fd_sc_hd__and4_2)
     6    0.02    0.13    0.31    1.53 ^ _151_/X (sky130_fd_sc_hd__and4_2)
                                         _035_ (net)
                  0.13    0.00    1.53 ^ _160_/D (sky130_fd_sc_hd__and4_2)
     1    0.00    0.05    0.22    1.75 ^ _160_/X (sky130_fd_sc_hd__and4_2)
                                         _041_ (net)
                  0.05    0.00    1.75 ^ _161_/A (sky130_fd_sc_hd__buf_1)
     6    0.02    0.26    0.23    1.98 ^ _161_/X (sky130_fd_sc_hd__buf_1)
                                         _042_ (net)
                  0.26    0.00    1.98 ^ _163_/A (sky130_fd_sc_hd__nor2_2)
     1    0.00    0.05    0.06    2.05 v _163_/Y (sky130_fd_sc_hd__nor2_2)
                                         _013_ (net)
                  0.05    0.00    2.05 v _226_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.05   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _226_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.13   19.87   library setup time
                                 19.87   data required time
-----------------------------------------------------------------------------
                                 19.87   data required time
                                 -2.05   data arrival time
-----------------------------------------------------------------------------
                                 17.83   slack (MET)


Startpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _217_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _218_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.05    0.32    0.32 v _218_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[4] (net)
                  0.05    0.00    0.32 v _115_/B (sky130_fd_sc_hd__or4_2)
     1    0.00    0.09    0.62    0.94 v _115_/X (sky130_fd_sc_hd__or4_2)
                                         _082_ (net)
                  0.09    0.00    0.94 v _118_/A (sky130_fd_sc_hd__or3_2)
     1    0.00    0.08    0.49    1.43 v _118_/X (sky130_fd_sc_hd__or3_2)
                                         _085_ (net)
                  0.08    0.00    1.43 v _119_/B (sky130_fd_sc_hd__nor2_2)
     2    0.01    0.10    0.11    1.54 ^ _119_/Y (sky130_fd_sc_hd__nor2_2)
                                         _086_ (net)
                  0.10    0.00    1.54 ^ _122_/B (sky130_fd_sc_hd__nor2_2)
     5    0.01    0.06    0.06    1.60 v _122_/Y (sky130_fd_sc_hd__nor2_2)
                                         _088_ (net)
                  0.06    0.00    1.60 v _126_/A (sky130_fd_sc_hd__buf_1)
    10    0.03    0.20    0.23    1.83 v _126_/X (sky130_fd_sc_hd__buf_1)
                                         _091_ (net)
                  0.20    0.00    1.83 v _135_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.00    0.04    0.17    2.01 v _135_/X (sky130_fd_sc_hd__o211a_2)
                                         _004_ (net)
                  0.04    0.00    2.01 v _217_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.01   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _217_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.12   19.88   library setup time
                                 19.88   data required time
-----------------------------------------------------------------------------
                                 19.88   data required time
                                 -2.01   data arrival time
-----------------------------------------------------------------------------
                                 17.87   slack (MET)


Startpoint: _234_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _234_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.03    0.16    0.39    0.39 ^ _234_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_state[0] (net)
                  0.16    0.00    0.39 ^ _124_/A2 (sky130_fd_sc_hd__a21o_2)
     6    0.02    0.11    0.21    0.60 ^ _124_/X (sky130_fd_sc_hd__a21o_2)
                                         _090_ (net)
                  0.11    0.00    0.60 ^ _133_/D (sky130_fd_sc_hd__and4_2)
     6    0.02    0.13    0.31    0.91 ^ _133_/X (sky130_fd_sc_hd__and4_2)
                                         _096_ (net)
                  0.13    0.00    0.91 ^ _142_/D (sky130_fd_sc_hd__and4_2)
     6    0.02    0.13    0.31    1.22 ^ _142_/X (sky130_fd_sc_hd__and4_2)
                                         _029_ (net)
                  0.13    0.00    1.22 ^ _151_/D (sky130_fd_sc_hd__and4_2)
     6    0.02    0.13    0.31    1.53 ^ _151_/X (sky130_fd_sc_hd__and4_2)
                                         _035_ (net)
                  0.13    0.00    1.53 ^ _156_/C (sky130_fd_sc_hd__and3_2)
     2    0.01    0.06    0.20    1.73 ^ _156_/X (sky130_fd_sc_hd__and3_2)
                                         _038_ (net)
                  0.06    0.00    1.73 ^ _158_/A_N (sky130_fd_sc_hd__and3b_2)
     1    0.00    0.04    0.19    1.93 v _158_/X (sky130_fd_sc_hd__and3b_2)
                                         _040_ (net)
                  0.04    0.00    1.93 v _159_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    2.00 v _159_/X (sky130_fd_sc_hd__buf_1)
                                         _012_ (net)
                  0.02    0.00    2.00 v _225_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.00   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _225_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11   19.89   library setup time
                                 19.89   data required time
-----------------------------------------------------------------------------
                                 19.89   data required time
                                 -2.00   data arrival time
-----------------------------------------------------------------------------
                                 17.88   slack (MET)


Startpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _218_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.05    0.32    0.32 v _218_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[4] (net)
                  0.05    0.00    0.32 v _115_/B (sky130_fd_sc_hd__or4_2)
     1    0.00    0.09    0.62    0.94 v _115_/X (sky130_fd_sc_hd__or4_2)
                                         _082_ (net)
                  0.09    0.00    0.94 v _118_/A (sky130_fd_sc_hd__or3_2)
     1    0.00    0.08    0.49    1.43 v _118_/X (sky130_fd_sc_hd__or3_2)
                                         _085_ (net)
                  0.08    0.00    1.43 v _119_/B (sky130_fd_sc_hd__nor2_2)
     2    0.01    0.10    0.11    1.54 ^ _119_/Y (sky130_fd_sc_hd__nor2_2)
                                         _086_ (net)
                  0.10    0.00    1.54 ^ _122_/B (sky130_fd_sc_hd__nor2_2)
     5    0.01    0.06    0.06    1.60 v _122_/Y (sky130_fd_sc_hd__nor2_2)
                                         _088_ (net)
                  0.06    0.00    1.60 v _126_/A (sky130_fd_sc_hd__buf_1)
    10    0.03    0.20    0.23    1.83 v _126_/X (sky130_fd_sc_hd__buf_1)
                                         _091_ (net)
                  0.20    0.00    1.83 v _136_/B1 (sky130_fd_sc_hd__o21ai_2)
     1    0.00    0.10    0.11    1.94 ^ _136_/Y (sky130_fd_sc_hd__o21ai_2)
                                         _098_ (net)
                  0.10    0.00    1.94 ^ _137_/B1 (sky130_fd_sc_hd__a21oi_2)
     1    0.00    0.04    0.03    1.98 v _137_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _005_ (net)
                  0.04    0.00    1.98 v _218_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.98   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _218_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.12   19.88   library setup time
                                 19.88   data required time
-----------------------------------------------------------------------------
                                 19.88   data required time
                                 -1.98   data arrival time
-----------------------------------------------------------------------------
                                 17.90   slack (MET)


Startpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _218_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.05    0.32    0.32 v _218_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[4] (net)
                  0.05    0.00    0.32 v _115_/B (sky130_fd_sc_hd__or4_2)
     1    0.00    0.09    0.62    0.94 v _115_/X (sky130_fd_sc_hd__or4_2)
                                         _082_ (net)
                  0.09    0.00    0.94 v _118_/A (sky130_fd_sc_hd__or3_2)
     1    0.00    0.08    0.49    1.43 v _118_/X (sky130_fd_sc_hd__or3_2)
                                         _085_ (net)
                  0.08    0.00    1.43 v _119_/B (sky130_fd_sc_hd__nor2_2)
     2    0.01    0.10    0.11    1.54 ^ _119_/Y (sky130_fd_sc_hd__nor2_2)
                                         _086_ (net)
                  0.10    0.00    1.54 ^ _122_/B (sky130_fd_sc_hd__nor2_2)
     5    0.01    0.06    0.06    1.60 v _122_/Y (sky130_fd_sc_hd__nor2_2)
                                         _088_ (net)
                  0.06    0.00    1.60 v _126_/A (sky130_fd_sc_hd__buf_1)
    10    0.03    0.20    0.23    1.83 v _126_/X (sky130_fd_sc_hd__buf_1)
                                         _091_ (net)
                  0.20    0.00    1.83 v _145_/B1 (sky130_fd_sc_hd__o21ai_2)
     1    0.00    0.10    0.11    1.94 ^ _145_/Y (sky130_fd_sc_hd__o21ai_2)
                                         _031_ (net)
                  0.10    0.00    1.94 ^ _146_/B1 (sky130_fd_sc_hd__a21oi_2)
     1    0.00    0.04    0.03    1.98 v _146_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _008_ (net)
                  0.04    0.00    1.98 v _221_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.98   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _221_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.12   19.88   library setup time
                                 19.88   data required time
-----------------------------------------------------------------------------
                                 19.88   data required time
                                 -1.98   data arrival time
-----------------------------------------------------------------------------
                                 17.90   slack (MET)


Startpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _218_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.05    0.32    0.32 v _218_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[4] (net)
                  0.05    0.00    0.32 v _115_/B (sky130_fd_sc_hd__or4_2)
     1    0.00    0.09    0.62    0.94 v _115_/X (sky130_fd_sc_hd__or4_2)
                                         _082_ (net)
                  0.09    0.00    0.94 v _118_/A (sky130_fd_sc_hd__or3_2)
     1    0.00    0.08    0.49    1.43 v _118_/X (sky130_fd_sc_hd__or3_2)
                                         _085_ (net)
                  0.08    0.00    1.43 v _119_/B (sky130_fd_sc_hd__nor2_2)
     2    0.01    0.10    0.11    1.54 ^ _119_/Y (sky130_fd_sc_hd__nor2_2)
                                         _086_ (net)
                  0.10    0.00    1.54 ^ _122_/B (sky130_fd_sc_hd__nor2_2)
     5    0.01    0.06    0.06    1.60 v _122_/Y (sky130_fd_sc_hd__nor2_2)
                                         _088_ (net)
                  0.06    0.00    1.60 v _126_/A (sky130_fd_sc_hd__buf_1)
    10    0.03    0.20    0.23    1.83 v _126_/X (sky130_fd_sc_hd__buf_1)
                                         _091_ (net)
                  0.20    0.00    1.83 v _154_/B1 (sky130_fd_sc_hd__o21ai_2)
     1    0.00    0.10    0.11    1.94 ^ _154_/Y (sky130_fd_sc_hd__o21ai_2)
                                         _037_ (net)
                  0.10    0.00    1.94 ^ _155_/B1 (sky130_fd_sc_hd__a21oi_2)
     1    0.00    0.04    0.03    1.98 v _155_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _011_ (net)
                  0.04    0.00    1.98 v _224_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.98   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _224_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.12   19.88   library setup time
                                 19.88   data required time
-----------------------------------------------------------------------------
                                 19.88   data required time
                                 -1.98   data arrival time
-----------------------------------------------------------------------------
                                 17.90   slack (MET)


Startpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _218_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.05    0.32    0.32 v _218_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[4] (net)
                  0.05    0.00    0.32 v _115_/B (sky130_fd_sc_hd__or4_2)
     1    0.00    0.09    0.62    0.94 v _115_/X (sky130_fd_sc_hd__or4_2)
                                         _082_ (net)
                  0.09    0.00    0.94 v _118_/A (sky130_fd_sc_hd__or3_2)
     1    0.00    0.08    0.49    1.43 v _118_/X (sky130_fd_sc_hd__or3_2)
                                         _085_ (net)
                  0.08    0.00    1.43 v _119_/B (sky130_fd_sc_hd__nor2_2)
     2    0.01    0.10    0.11    1.54 ^ _119_/Y (sky130_fd_sc_hd__nor2_2)
                                         _086_ (net)
                  0.10    0.00    1.54 ^ _122_/B (sky130_fd_sc_hd__nor2_2)
     5    0.01    0.06    0.06    1.60 v _122_/Y (sky130_fd_sc_hd__nor2_2)
                                         _088_ (net)
                  0.06    0.00    1.60 v _126_/A (sky130_fd_sc_hd__buf_1)
    10    0.03    0.20    0.23    1.83 v _126_/X (sky130_fd_sc_hd__buf_1)
                                         _091_ (net)
                  0.20    0.00    1.83 v _143_/B1 (sky130_fd_sc_hd__o21ai_2)
     1    0.00    0.10    0.11    1.94 ^ _143_/Y (sky130_fd_sc_hd__o21ai_2)
                                         _030_ (net)
                  0.10    0.00    1.94 ^ _144_/B (sky130_fd_sc_hd__nor2_2)
     1    0.00    0.03    0.03    1.98 v _144_/Y (sky130_fd_sc_hd__nor2_2)
                                         _007_ (net)
                  0.03    0.00    1.98 v _220_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.98   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _220_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.12   19.88   library setup time
                                 19.88   data required time
-----------------------------------------------------------------------------
                                 19.88   data required time
                                 -1.98   data arrival time
-----------------------------------------------------------------------------
                                 17.90   slack (MET)


Startpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _218_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.05    0.32    0.32 v _218_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[4] (net)
                  0.05    0.00    0.32 v _115_/B (sky130_fd_sc_hd__or4_2)
     1    0.00    0.09    0.62    0.94 v _115_/X (sky130_fd_sc_hd__or4_2)
                                         _082_ (net)
                  0.09    0.00    0.94 v _118_/A (sky130_fd_sc_hd__or3_2)
     1    0.00    0.08    0.49    1.43 v _118_/X (sky130_fd_sc_hd__or3_2)
                                         _085_ (net)
                  0.08    0.00    1.43 v _119_/B (sky130_fd_sc_hd__nor2_2)
     2    0.01    0.10    0.11    1.54 ^ _119_/Y (sky130_fd_sc_hd__nor2_2)
                                         _086_ (net)
                  0.10    0.00    1.54 ^ _122_/B (sky130_fd_sc_hd__nor2_2)
     5    0.01    0.06    0.06    1.60 v _122_/Y (sky130_fd_sc_hd__nor2_2)
                                         _088_ (net)
                  0.06    0.00    1.60 v _126_/A (sky130_fd_sc_hd__buf_1)
    10    0.03    0.20    0.23    1.83 v _126_/X (sky130_fd_sc_hd__buf_1)
                                         _091_ (net)
                  0.20    0.00    1.83 v _152_/B1 (sky130_fd_sc_hd__o21ai_2)
     1    0.00    0.10    0.11    1.94 ^ _152_/Y (sky130_fd_sc_hd__o21ai_2)
                                         _036_ (net)
                  0.10    0.00    1.94 ^ _153_/B (sky130_fd_sc_hd__nor2_2)
     1    0.00    0.03    0.03    1.98 v _153_/Y (sky130_fd_sc_hd__nor2_2)
                                         _010_ (net)
                  0.03    0.00    1.98 v _223_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.98   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _223_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.12   19.88   library setup time
                                 19.88   data required time
-----------------------------------------------------------------------------
                                 19.88   data required time
                                 -1.98   data arrival time
-----------------------------------------------------------------------------
                                 17.90   slack (MET)


Startpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _215_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _218_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.05    0.32    0.32 v _218_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[4] (net)
                  0.05    0.00    0.32 v _115_/B (sky130_fd_sc_hd__or4_2)
     1    0.00    0.09    0.62    0.94 v _115_/X (sky130_fd_sc_hd__or4_2)
                                         _082_ (net)
                  0.09    0.00    0.94 v _118_/A (sky130_fd_sc_hd__or3_2)
     1    0.00    0.08    0.49    1.43 v _118_/X (sky130_fd_sc_hd__or3_2)
                                         _085_ (net)
                  0.08    0.00    1.43 v _119_/B (sky130_fd_sc_hd__nor2_2)
     2    0.01    0.10    0.11    1.54 ^ _119_/Y (sky130_fd_sc_hd__nor2_2)
                                         _086_ (net)
                  0.10    0.00    1.54 ^ _122_/B (sky130_fd_sc_hd__nor2_2)
     5    0.01    0.06    0.06    1.60 v _122_/Y (sky130_fd_sc_hd__nor2_2)
                                         _088_ (net)
                  0.06    0.00    1.60 v _126_/A (sky130_fd_sc_hd__buf_1)
    10    0.03    0.20    0.23    1.83 v _126_/X (sky130_fd_sc_hd__buf_1)
                                         _091_ (net)
                  0.20    0.00    1.83 v _127_/B1 (sky130_fd_sc_hd__o21ai_2)
     1    0.00    0.10    0.11    1.94 ^ _127_/Y (sky130_fd_sc_hd__o21ai_2)
                                         _092_ (net)
                  0.10    0.00    1.94 ^ _128_/B1 (sky130_fd_sc_hd__a21oi_2)
     1    0.00    0.03    0.03    1.98 v _128_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _002_ (net)
                  0.03    0.00    1.98 v _215_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.98   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _215_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.12   19.88   library setup time
                                 19.88   data required time
-----------------------------------------------------------------------------
                                 19.88   data required time
                                 -1.98   data arrival time
-----------------------------------------------------------------------------
                                 17.90   slack (MET)


Startpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _216_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _218_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.05    0.32    0.32 v _218_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[4] (net)
                  0.05    0.00    0.32 v _115_/B (sky130_fd_sc_hd__or4_2)
     1    0.00    0.09    0.62    0.94 v _115_/X (sky130_fd_sc_hd__or4_2)
                                         _082_ (net)
                  0.09    0.00    0.94 v _118_/A (sky130_fd_sc_hd__or3_2)
     1    0.00    0.08    0.49    1.43 v _118_/X (sky130_fd_sc_hd__or3_2)
                                         _085_ (net)
                  0.08    0.00    1.43 v _119_/B (sky130_fd_sc_hd__nor2_2)
     2    0.01    0.10    0.11    1.54 ^ _119_/Y (sky130_fd_sc_hd__nor2_2)
                                         _086_ (net)
                  0.10    0.00    1.54 ^ _122_/B (sky130_fd_sc_hd__nor2_2)
     5    0.01    0.06    0.06    1.60 v _122_/Y (sky130_fd_sc_hd__nor2_2)
                                         _088_ (net)
                  0.06    0.00    1.60 v _131_/C (sky130_fd_sc_hd__and3b_2)
     1    0.00    0.04    0.21    1.80 v _131_/X (sky130_fd_sc_hd__and3b_2)
                                         _095_ (net)
                  0.04    0.00    1.80 v _132_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    1.88 v _132_/X (sky130_fd_sc_hd__buf_1)
                                         _003_ (net)
                  0.02    0.00    1.88 v _216_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.88   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _216_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11   19.89   library setup time
                                 19.89   data required time
-----------------------------------------------------------------------------
                                 19.89   data required time
                                 -1.88   data arrival time
-----------------------------------------------------------------------------
                                 18.01   slack (MET)


Startpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _218_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.05    0.32    0.32 v _218_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[4] (net)
                  0.05    0.00    0.32 v _115_/B (sky130_fd_sc_hd__or4_2)
     1    0.00    0.09    0.62    0.94 v _115_/X (sky130_fd_sc_hd__or4_2)
                                         _082_ (net)
                  0.09    0.00    0.94 v _118_/A (sky130_fd_sc_hd__or3_2)
     1    0.00    0.08    0.49    1.43 v _118_/X (sky130_fd_sc_hd__or3_2)
                                         _085_ (net)
                  0.08    0.00    1.43 v _119_/B (sky130_fd_sc_hd__nor2_2)
     2    0.01    0.10    0.11    1.54 ^ _119_/Y (sky130_fd_sc_hd__nor2_2)
                                         _086_ (net)
                  0.10    0.00    1.54 ^ _122_/B (sky130_fd_sc_hd__nor2_2)
     5    0.01    0.06    0.06    1.60 v _122_/Y (sky130_fd_sc_hd__nor2_2)
                                         _088_ (net)
                  0.06    0.00    1.60 v _149_/B (sky130_fd_sc_hd__and3b_2)
     1    0.00    0.04    0.19    1.79 v _149_/X (sky130_fd_sc_hd__and3b_2)
                                         _034_ (net)
                  0.04    0.00    1.79 v _150_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    1.87 v _150_/X (sky130_fd_sc_hd__buf_1)
                                         _009_ (net)
                  0.02    0.00    1.87 v _222_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.87   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _222_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11   19.89   library setup time
                                 19.89   data required time
-----------------------------------------------------------------------------
                                 19.89   data required time
                                 -1.87   data arrival time
-----------------------------------------------------------------------------
                                 18.02   slack (MET)


Startpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _214_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _218_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.05    0.32    0.32 v _218_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[4] (net)
                  0.05    0.00    0.32 v _115_/B (sky130_fd_sc_hd__or4_2)
     1    0.00    0.09    0.62    0.94 v _115_/X (sky130_fd_sc_hd__or4_2)
                                         _082_ (net)
                  0.09    0.00    0.94 v _118_/A (sky130_fd_sc_hd__or3_2)
     1    0.00    0.08    0.49    1.43 v _118_/X (sky130_fd_sc_hd__or3_2)
                                         _085_ (net)
                  0.08    0.00    1.43 v _119_/B (sky130_fd_sc_hd__nor2_2)
     2    0.01    0.10    0.11    1.54 ^ _119_/Y (sky130_fd_sc_hd__nor2_2)
                                         _086_ (net)
                  0.10    0.00    1.54 ^ _122_/B (sky130_fd_sc_hd__nor2_2)
     5    0.01    0.06    0.06    1.60 v _122_/Y (sky130_fd_sc_hd__nor2_2)
                                         _088_ (net)
                  0.06    0.00    1.60 v _123_/A (sky130_fd_sc_hd__inv_2)
     3    0.01    0.06    0.08    1.68 ^ _123_/Y (sky130_fd_sc_hd__inv_2)
                                         _089_ (net)
                  0.06    0.00    1.68 ^ _125_/A (sky130_fd_sc_hd__nor2_2)
     1    0.00    0.03    0.04    1.71 v _125_/Y (sky130_fd_sc_hd__nor2_2)
                                         _001_ (net)
                  0.03    0.00    1.71 v _214_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.71   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _214_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11   19.89   library setup time
                                 19.89   data required time
-----------------------------------------------------------------------------
                                 19.89   data required time
                                 -1.71   data arrival time
-----------------------------------------------------------------------------
                                 18.17   slack (MET)


Startpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _213_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _218_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.05    0.32    0.32 v _218_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[4] (net)
                  0.05    0.00    0.32 v _115_/B (sky130_fd_sc_hd__or4_2)
     1    0.00    0.09    0.62    0.94 v _115_/X (sky130_fd_sc_hd__or4_2)
                                         _082_ (net)
                  0.09    0.00    0.94 v _118_/A (sky130_fd_sc_hd__or3_2)
     1    0.00    0.08    0.49    1.43 v _118_/X (sky130_fd_sc_hd__or3_2)
                                         _085_ (net)
                  0.08    0.00    1.43 v _119_/B (sky130_fd_sc_hd__nor2_2)
     2    0.01    0.10    0.11    1.54 ^ _119_/Y (sky130_fd_sc_hd__nor2_2)
                                         _086_ (net)
                  0.10    0.00    1.54 ^ _120_/B (sky130_fd_sc_hd__or2_2)
     1    0.00    0.03    0.11    1.65 ^ _120_/X (sky130_fd_sc_hd__or2_2)
                                         _087_ (net)
                  0.03    0.00    1.65 ^ _121_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    1.71 ^ _121_/X (sky130_fd_sc_hd__buf_1)
                                         _000_ (net)
                  0.03    0.00    1.71 ^ _213_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.71   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _213_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.06   19.94   library setup time
                                 19.94   data required time
-----------------------------------------------------------------------------
                                 19.94   data required time
                                 -1.71   data arrival time
-----------------------------------------------------------------------------
                                 18.22   slack (MET)


Startpoint: _232_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _239_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _232_/CLK (sky130_fd_sc_hd__dfxtp_2)
     4    0.01    0.04    0.30    0.30 v _232_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.QSPI_master.state_q[0] (net)
                  0.04    0.00    0.30 v _173_/A (sky130_fd_sc_hd__or2b_2)
     3    0.01    0.07    0.30    0.61 v _173_/X (sky130_fd_sc_hd__or2b_2)
                                         _050_ (net)
                  0.07    0.00    0.61 v _175_/B (sky130_fd_sc_hd__or2_2)
     2    0.01    0.06    0.29    0.90 v _175_/X (sky130_fd_sc_hd__or2_2)
                                         _052_ (net)
                  0.06    0.00    0.90 v _179_/B (sky130_fd_sc_hd__nand2_2)
     6    0.02    0.11    0.12    1.01 ^ _179_/Y (sky130_fd_sc_hd__nand2_2)
                                         _055_ (net)
                  0.11    0.00    1.01 ^ _182_/C (sky130_fd_sc_hd__or3_2)
     1    0.00    0.03    0.12    1.13 ^ _182_/X (sky130_fd_sc_hd__or3_2)
                                         _057_ (net)
                  0.03    0.00    1.13 ^ _183_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.18    0.17    1.30 ^ _183_/X (sky130_fd_sc_hd__buf_1)
                                         _058_ (net)
                  0.18    0.00    1.30 ^ _207_/A2 (sky130_fd_sc_hd__o21bai_2)
     1    0.00    0.04    0.07    1.36 v _207_/Y (sky130_fd_sc_hd__o21bai_2)
                                         _075_ (net)
                  0.04    0.00    1.36 v _208_/B1 (sky130_fd_sc_hd__a21o_2)
     1    0.00    0.03    0.17    1.54 v _208_/X (sky130_fd_sc_hd__a21o_2)
                                         _026_ (net)
                  0.03    0.00    1.54 v _239_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.54   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _239_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.12   19.88   library setup time
                                 19.88   data required time
-----------------------------------------------------------------------------
                                 19.88   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                 18.35   slack (MET)


Startpoint: _231_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _232_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _231_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.00    0.03    0.29    0.29 v _231_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.QSPI_master.state_q_prv (net)
                  0.03    0.00    0.29 v _173_/B_N (sky130_fd_sc_hd__or2b_2)
     3    0.01    0.05    0.16    0.45 ^ _173_/X (sky130_fd_sc_hd__or2b_2)
                                         _050_ (net)
                  0.05    0.00    0.45 ^ _174_/A2 (sky130_fd_sc_hd__a21o_2)
     2    0.01    0.05    0.13    0.58 ^ _174_/X (sky130_fd_sc_hd__a21o_2)
                                         _051_ (net)
                  0.05    0.00    0.58 ^ _179_/A (sky130_fd_sc_hd__nand2_2)
     6    0.02    0.07    0.07    0.65 v _179_/Y (sky130_fd_sc_hd__nand2_2)
                                         _055_ (net)
                  0.07    0.00    0.65 v _182_/C (sky130_fd_sc_hd__or3_2)
     1    0.00    0.07    0.40    1.06 v _182_/X (sky130_fd_sc_hd__or3_2)
                                         _057_ (net)
                  0.07    0.00    1.06 v _183_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.08    0.14    1.20 v _183_/X (sky130_fd_sc_hd__buf_1)
                                         _058_ (net)
                  0.08    0.00    1.20 v _184_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.00    0.04    0.24    1.44 v _184_/X (sky130_fd_sc_hd__o211a_2)
                                         _019_ (net)
                  0.04    0.00    1.44 v _232_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.44   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _232_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.12   19.88   library setup time
                                 19.88   data required time
-----------------------------------------------------------------------------
                                 19.88   data required time
                                 -1.44   data arrival time
-----------------------------------------------------------------------------
                                 18.44   slack (MET)


Startpoint: _232_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _240_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _232_/CLK (sky130_fd_sc_hd__dfxtp_2)
     4    0.01    0.04    0.30    0.30 v _232_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.QSPI_master.state_q[0] (net)
                  0.04    0.00    0.30 v _173_/A (sky130_fd_sc_hd__or2b_2)
     3    0.01    0.07    0.30    0.61 v _173_/X (sky130_fd_sc_hd__or2b_2)
                                         _050_ (net)
                  0.07    0.00    0.61 v _175_/B (sky130_fd_sc_hd__or2_2)
     2    0.01    0.06    0.29    0.90 v _175_/X (sky130_fd_sc_hd__or2_2)
                                         _052_ (net)
                  0.06    0.00    0.90 v _179_/B (sky130_fd_sc_hd__nand2_2)
     6    0.02    0.11    0.12    1.01 ^ _179_/Y (sky130_fd_sc_hd__nand2_2)
                                         _055_ (net)
                  0.11    0.00    1.01 ^ _182_/C (sky130_fd_sc_hd__or3_2)
     1    0.00    0.03    0.12    1.13 ^ _182_/X (sky130_fd_sc_hd__or3_2)
                                         _057_ (net)
                  0.03    0.00    1.13 ^ _183_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.18    0.17    1.30 ^ _183_/X (sky130_fd_sc_hd__buf_1)
                                         _058_ (net)
                  0.18    0.00    1.30 ^ _210_/B (sky130_fd_sc_hd__nand3b_2)
     1    0.00    0.05    0.08    1.38 v _210_/Y (sky130_fd_sc_hd__nand3b_2)
                                         _027_ (net)
                  0.05    0.00    1.38 v _240_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.38   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _240_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.13   19.87   library setup time
                                 19.87   data required time
-----------------------------------------------------------------------------
                                 19.87   data required time
                                 -1.38   data arrival time
-----------------------------------------------------------------------------
                                 18.50   slack (MET)


Startpoint: _234_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _234_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _234_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.03    0.16    0.39    0.39 ^ _234_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_state[0] (net)
                  0.16    0.00    0.39 ^ _110_/B (sky130_fd_sc_hd__nand2_2)
     2    0.01    0.05    0.08    0.47 v _110_/Y (sky130_fd_sc_hd__nand2_2)
                                         _078_ (net)
                  0.05    0.00    0.47 v _187_/B1 (sky130_fd_sc_hd__a21o_2)
     1    0.00    0.03    0.17    0.64 v _187_/X (sky130_fd_sc_hd__a21o_2)
                                         _060_ (net)
                  0.03    0.00    0.64 v _188_/C (sky130_fd_sc_hd__and3_2)
     3    0.01    0.05    0.22    0.86 v _188_/X (sky130_fd_sc_hd__and3_2)
                                         _061_ (net)
                  0.05    0.00    0.86 v _189_/A4 (sky130_fd_sc_hd__a41o_2)
     1    0.00    0.03    0.26    1.12 v _189_/X (sky130_fd_sc_hd__a41o_2)
                                         _062_ (net)
                  0.03    0.00    1.12 v _191_/B (sky130_fd_sc_hd__and3_2)
     1    0.00    0.04    0.18    1.29 v _191_/X (sky130_fd_sc_hd__and3_2)
                                         _064_ (net)
                  0.04    0.00    1.29 v _192_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    1.37 v _192_/X (sky130_fd_sc_hd__buf_1)
                                         _021_ (net)
                  0.02    0.00    1.37 v _234_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.37   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _234_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11   19.89   library setup time
                                 19.89   data required time
-----------------------------------------------------------------------------
                                 19.89   data required time
                                 -1.37   data arrival time
-----------------------------------------------------------------------------
                                 18.52   slack (MET)


Startpoint: _232_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _231_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _232_/CLK (sky130_fd_sc_hd__dfxtp_2)
     4    0.01    0.04    0.30    0.30 v _232_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.QSPI_master.state_q[0] (net)
                  0.04    0.00    0.30 v _173_/A (sky130_fd_sc_hd__or2b_2)
     3    0.01    0.07    0.30    0.61 v _173_/X (sky130_fd_sc_hd__or2b_2)
                                         _050_ (net)
                  0.07    0.00    0.61 v _175_/B (sky130_fd_sc_hd__or2_2)
     2    0.01    0.06    0.29    0.90 v _175_/X (sky130_fd_sc_hd__or2_2)
                                         _052_ (net)
                  0.06    0.00    0.90 v _179_/B (sky130_fd_sc_hd__nand2_2)
     6    0.02    0.11    0.12    1.01 ^ _179_/Y (sky130_fd_sc_hd__nand2_2)
                                         _055_ (net)
                  0.11    0.00    1.01 ^ _180_/B (sky130_fd_sc_hd__nor2_2)
     3    0.00    0.03    0.05    1.06 v _180_/Y (sky130_fd_sc_hd__nor2_2)
                                         _056_ (net)
                  0.03    0.00    1.06 v _181_/B1 (sky130_fd_sc_hd__a211o_2)
     1    0.00    0.04    0.29    1.35 v _181_/X (sky130_fd_sc_hd__a211o_2)
                                         _018_ (net)
                  0.04    0.00    1.35 v _231_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.35   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _231_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.12   19.88   library setup time
                                 19.88   data required time
-----------------------------------------------------------------------------
                                 19.88   data required time
                                 -1.35   data arrival time
-----------------------------------------------------------------------------
                                 18.53   slack (MET)


Startpoint: _232_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _241_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _232_/CLK (sky130_fd_sc_hd__dfxtp_2)
     4    0.01    0.04    0.30    0.30 v _232_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.QSPI_master.state_q[0] (net)
                  0.04    0.00    0.30 v _173_/A (sky130_fd_sc_hd__or2b_2)
     3    0.01    0.07    0.30    0.61 v _173_/X (sky130_fd_sc_hd__or2b_2)
                                         _050_ (net)
                  0.07    0.00    0.61 v _175_/B (sky130_fd_sc_hd__or2_2)
     2    0.01    0.06    0.29    0.90 v _175_/X (sky130_fd_sc_hd__or2_2)
                                         _052_ (net)
                  0.06    0.00    0.90 v _179_/B (sky130_fd_sc_hd__nand2_2)
     6    0.02    0.11    0.12    1.01 ^ _179_/Y (sky130_fd_sc_hd__nand2_2)
                                         _055_ (net)
                  0.11    0.00    1.01 ^ _211_/B (sky130_fd_sc_hd__or3b_2)
     1    0.00    0.03    0.12    1.13 ^ _211_/X (sky130_fd_sc_hd__or3b_2)
                                         _077_ (net)
                  0.03    0.00    1.13 ^ _212_/B1_N (sky130_fd_sc_hd__a21bo_2)
     1    0.00    0.03    0.20    1.33 v _212_/X (sky130_fd_sc_hd__a21bo_2)
                                         _028_ (net)
                  0.03    0.00    1.33 v _241_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.33   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _241_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.12   19.88   library setup time
                                 19.88   data required time
-----------------------------------------------------------------------------
                                 19.88   data required time
                                 -1.33   data arrival time
-----------------------------------------------------------------------------
                                 18.55   slack (MET)


Startpoint: _234_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _238_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _234_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.03    0.16    0.39    0.39 ^ _234_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_state[0] (net)
                  0.16    0.00    0.39 ^ _200_/A (sky130_fd_sc_hd__inv_2)
     1    0.00    0.03    0.03    0.42 v _200_/Y (sky130_fd_sc_hd__inv_2)
                                         _070_ (net)
                  0.03    0.00    0.42 v _201_/B2 (sky130_fd_sc_hd__o2bb2a_2)
     1    0.00    0.04    0.22    0.65 v _201_/X (sky130_fd_sc_hd__o2bb2a_2)
                                         _071_ (net)
                  0.04    0.00    0.65 v _202_/B (sky130_fd_sc_hd__or2_2)
     2    0.00    0.06    0.27    0.92 v _202_/X (sky130_fd_sc_hd__or2_2)
                                         _072_ (net)
                  0.06    0.00    0.92 v _205_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    1.17 v _205_/X (sky130_fd_sc_hd__mux2_2)
                                         _074_ (net)
                  0.05    0.00    1.17 v _206_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    1.26 v _206_/X (sky130_fd_sc_hd__buf_1)
                                         _025_ (net)
                  0.02    0.00    1.26 v _238_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.26   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _238_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11   19.89   library setup time
                                 19.89   data required time
-----------------------------------------------------------------------------
                                 19.89   data required time
                                 -1.26   data arrival time
-----------------------------------------------------------------------------
                                 18.63   slack (MET)


Startpoint: _232_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _230_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _232_/CLK (sky130_fd_sc_hd__dfxtp_2)
     4    0.01    0.04    0.30    0.30 v _232_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.QSPI_master.state_q[0] (net)
                  0.04    0.00    0.30 v _173_/A (sky130_fd_sc_hd__or2b_2)
     3    0.01    0.07    0.30    0.61 v _173_/X (sky130_fd_sc_hd__or2b_2)
                                         _050_ (net)
                  0.07    0.00    0.61 v _175_/B (sky130_fd_sc_hd__or2_2)
     2    0.01    0.06    0.29    0.90 v _175_/X (sky130_fd_sc_hd__or2_2)
                                         _052_ (net)
                  0.06    0.00    0.90 v _177_/B (sky130_fd_sc_hd__and3b_2)
     1    0.00    0.04    0.19    1.09 v _177_/X (sky130_fd_sc_hd__and3b_2)
                                         _054_ (net)
                  0.04    0.00    1.09 v _178_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    1.17 v _178_/X (sky130_fd_sc_hd__buf_1)
                                         _017_ (net)
                  0.02    0.00    1.17 v _230_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.17   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _230_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11   19.89   library setup time
                                 19.89   data required time
-----------------------------------------------------------------------------
                                 19.89   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                 18.72   slack (MET)


Startpoint: _234_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _235_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _234_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.03    0.16    0.39    0.39 ^ _234_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_state[0] (net)
                  0.16    0.00    0.39 ^ _110_/B (sky130_fd_sc_hd__nand2_2)
     2    0.01    0.05    0.08    0.47 v _110_/Y (sky130_fd_sc_hd__nand2_2)
                                         _078_ (net)
                  0.05    0.00    0.47 v _187_/B1 (sky130_fd_sc_hd__a21o_2)
     1    0.00    0.03    0.17    0.64 v _187_/X (sky130_fd_sc_hd__a21o_2)
                                         _060_ (net)
                  0.03    0.00    0.64 v _188_/C (sky130_fd_sc_hd__and3_2)
     3    0.01    0.05    0.22    0.86 v _188_/X (sky130_fd_sc_hd__and3_2)
                                         _061_ (net)
                  0.05    0.00    0.86 v _194_/A3 (sky130_fd_sc_hd__a31o_2)
     1    0.00    0.04    0.25    1.11 v _194_/X (sky130_fd_sc_hd__a31o_2)
                                         _066_ (net)
                  0.04    0.00    1.11 v _195_/B1 (sky130_fd_sc_hd__a21oi_2)
     1    0.00    0.07    0.08    1.19 ^ _195_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _022_ (net)
                  0.07    0.00    1.19 ^ _235_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.19   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _235_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.07   19.93   library setup time
                                 19.93   data required time
-----------------------------------------------------------------------------
                                 19.93   data required time
                                 -1.19   data arrival time
-----------------------------------------------------------------------------
                                 18.74   slack (MET)


Startpoint: _234_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _237_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _234_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.03    0.16    0.39    0.39 ^ _234_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_state[0] (net)
                  0.16    0.00    0.39 ^ _200_/A (sky130_fd_sc_hd__inv_2)
     1    0.00    0.03    0.03    0.42 v _200_/Y (sky130_fd_sc_hd__inv_2)
                                         _070_ (net)
                  0.03    0.00    0.42 v _201_/B2 (sky130_fd_sc_hd__o2bb2a_2)
     1    0.00    0.04    0.22    0.65 v _201_/X (sky130_fd_sc_hd__o2bb2a_2)
                                         _071_ (net)
                  0.04    0.00    0.65 v _202_/B (sky130_fd_sc_hd__or2_2)
     2    0.00    0.06    0.27    0.92 v _202_/X (sky130_fd_sc_hd__or2_2)
                                         _072_ (net)
                  0.06    0.00    0.92 v _203_/B1 (sky130_fd_sc_hd__o21a_2)
     1    0.00    0.03    0.11    1.03 v _203_/X (sky130_fd_sc_hd__o21a_2)
                                         _024_ (net)
                  0.03    0.00    1.03 v _237_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.03   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _237_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.12   19.88   library setup time
                                 19.88   data required time
-----------------------------------------------------------------------------
                                 19.88   data required time
                                 -1.03   data arrival time
-----------------------------------------------------------------------------
                                 18.85   slack (MET)


Startpoint: _234_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _236_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _234_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.03    0.16    0.39    0.39 ^ _234_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_state[0] (net)
                  0.16    0.00    0.39 ^ _111_/B (sky130_fd_sc_hd__nor2_2)
     4    0.01    0.06    0.08    0.47 v _111_/Y (sky130_fd_sc_hd__nor2_2)
                                         _079_ (net)
                  0.06    0.00    0.47 v _198_/A2 (sky130_fd_sc_hd__o21a_2)
     2    0.00    0.04    0.20    0.67 v _198_/X (sky130_fd_sc_hd__o21a_2)
                                         _069_ (net)
                  0.04    0.00    0.67 v _199_/B1_N (sky130_fd_sc_hd__o21ba_2)
     1    0.00    0.03    0.21    0.88 ^ _199_/X (sky130_fd_sc_hd__o21ba_2)
                                         _023_ (net)
                  0.03    0.00    0.88 ^ _236_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.88   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _236_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.06   19.94   library setup time
                                 19.94   data required time
-----------------------------------------------------------------------------
                                 19.94   data required time
                                 -0.88   data arrival time
-----------------------------------------------------------------------------
                                 19.06   slack (MET)


Startpoint: _232_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _233_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _232_/CLK (sky130_fd_sc_hd__dfxtp_2)
     4    0.01    0.04    0.30    0.30 v _232_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.QSPI_master.state_q[0] (net)
                  0.04    0.00    0.30 v _173_/A (sky130_fd_sc_hd__or2b_2)
     3    0.01    0.07    0.30    0.61 v _173_/X (sky130_fd_sc_hd__or2b_2)
                                         _050_ (net)
                  0.07    0.00    0.61 v _185_/B (sky130_fd_sc_hd__nand2_2)
     1    0.00    0.03    0.06    0.67 ^ _185_/Y (sky130_fd_sc_hd__nand2_2)
                                         _020_ (net)
                  0.03    0.00    0.67 ^ _233_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.67   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _233_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.06   19.94   library setup time
                                 19.94   data required time
-----------------------------------------------------------------------------
                                 19.94   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                 19.27   slack (MET)



worst slack corner Typical: 17.5012
max_report_end
checks_report

===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: _234_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _228_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _234_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.03    0.16    0.39    0.39 ^ _234_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_state[0] (net)
                  0.16    0.00    0.39 ^ _124_/A2 (sky130_fd_sc_hd__a21o_2)
     6    0.02    0.11    0.21    0.60 ^ _124_/X (sky130_fd_sc_hd__a21o_2)
                                         _090_ (net)
                  0.11    0.00    0.60 ^ _133_/D (sky130_fd_sc_hd__and4_2)
     6    0.02    0.13    0.31    0.91 ^ _133_/X (sky130_fd_sc_hd__and4_2)
                                         _096_ (net)
                  0.13    0.00    0.91 ^ _142_/D (sky130_fd_sc_hd__and4_2)
     6    0.02    0.13    0.31    1.22 ^ _142_/X (sky130_fd_sc_hd__and4_2)
                                         _029_ (net)
                  0.13    0.00    1.22 ^ _151_/D (sky130_fd_sc_hd__and4_2)
     6    0.02    0.13    0.31    1.53 ^ _151_/X (sky130_fd_sc_hd__and4_2)
                                         _035_ (net)
                  0.13    0.00    1.53 ^ _160_/D (sky130_fd_sc_hd__and4_2)
     1    0.00    0.05    0.22    1.75 ^ _160_/X (sky130_fd_sc_hd__and4_2)
                                         _041_ (net)
                  0.05    0.00    1.75 ^ _161_/A (sky130_fd_sc_hd__buf_1)
     6    0.02    0.26    0.23    1.98 ^ _161_/X (sky130_fd_sc_hd__buf_1)
                                         _042_ (net)
                  0.26    0.00    1.98 ^ _167_/C (sky130_fd_sc_hd__nand3_2)
     2    0.01    0.07    0.11    2.10 v _167_/Y (sky130_fd_sc_hd__nand3_2)
                                         _046_ (net)
                  0.07    0.00    2.10 v _168_/C (sky130_fd_sc_hd__and3_2)
     1    0.00    0.04    0.21    2.31 v _168_/X (sky130_fd_sc_hd__and3_2)
                                         _047_ (net)
                  0.04    0.00    2.31 v _169_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    2.39 v _169_/X (sky130_fd_sc_hd__buf_1)
                                         _015_ (net)
                  0.02    0.00    2.39 v _228_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.39   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _228_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11   19.89   library setup time
                                 19.89   data required time
-----------------------------------------------------------------------------
                                 19.89   data required time
                                 -2.39   data arrival time
-----------------------------------------------------------------------------
                                 17.50   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 210 unannotated drivers.
 clk
 in[0]
 in[10]
 in[11]
 in[12]
 in[13]
 in[14]
 in[15]
 in[1]
 in[2]
 in[3]
 in[4]
 in[5]
 in[6]
 in[7]
 in[8]
 in[9]
 io[0]
 io[1]
 io[2]
 io[3]
 rst
 rx
 sda_io
 _110_/Y
 _111_/Y
 _112_/Y
 _113_/Y
 _114_/X
 _115_/X
 _116_/X
 _117_/X
 _118_/X
 _119_/Y
 _120_/X
 _121_/X
 _122_/Y
 _123_/Y
 _124_/X
 _125_/Y
 _126_/X
 _127_/Y
 _128_/Y
 _129_/X
 _130_/X
 _131_/X
 _132_/X
 _133_/X
 _134_/Y
 _135_/X
 _136_/Y
 _137_/Y
 _138_/X
 _139_/X
 _140_/X
 _141_/X
 _142_/X
 _143_/Y
 _144_/Y
 _145_/Y
 _146_/Y
 _147_/X
 _148_/X
 _149_/X
 _150_/X
 _151_/X
 _152_/Y
 _153_/Y
 _154_/Y
 _155_/Y
 _156_/X
 _157_/X
 _158_/X
 _159_/X
 _160_/X
 _161_/X
 _162_/Y
 _163_/Y
 _164_/Y
 _165_/X
 _166_/X
 _167_/Y
 _168_/X
 _169_/X
 _170_/Y
 _171_/X
 _172_/Y
 _173_/X
 _174_/X
 _175_/X
 _176_/Y
 _177_/X
 _178_/X
 _179_/Y
 _180_/Y
 _181_/X
 _182_/X
 _183_/X
 _184_/X
 _185_/Y
 _186_/Y
 _187_/X
 _188_/X
 _189_/X
 _190_/Y
 _191_/X
 _192_/X
 _193_/Y
 _194_/X
 _195_/Y
 _196_/Y
 _197_/Y
 _198_/X
 _199_/X
 _200_/Y
 _201_/X
 _202_/X
 _203_/X
 _204_/X
 _205_/X
 _206_/X
 _207_/Y
 _208_/X
 _209_/Y
 _210_/Y
 _211_/X
 _212_/X
 _213_/Q
 _214_/Q
 _215_/Q
 _216_/Q
 _217_/Q
 _218_/Q
 _219_/Q
 _220_/Q
 _221_/Q
 _222_/Q
 _223_/Q
 _224_/Q
 _225_/Q
 _226_/Q
 _227_/Q
 _228_/Q
 _229_/Q
 _230_/Q
 _231_/Q
 _232_/Q
 _233_/Q
 _234_/Q
 _235_/Q
 _236_/Q
 _237_/Q
 _238_/Q
 _239_/Q
 _240_/Q
 _241_/Q
 _242_/HI
 _242_/LO
 _243_/HI
 _243_/LO
 _244_/HI
 _244_/LO
 _245_/HI
 _245_/LO
 _246_/HI
 _246_/LO
 _247_/HI
 _247_/LO
 _248_/HI
 _248_/LO
 _249_/HI
 _249_/LO
 _250_/HI
 _250_/LO
 _251_/HI
 _251_/LO
 _252_/HI
 _252_/LO
 _253_/HI
 _253_/LO
 _254_/HI
 _254_/LO
 _255_/HI
 _255_/LO
 _256_/HI
 _256_/LO
 _257_/HI
 _257_/LO
 _258_/HI
 _258_/LO
 _259_/HI
 _259_/LO
 _260_/HI
 _260_/LO
 _261_/HI
 _261_/LO
 _262_/HI
 _262_/LO
 _263_/HI
 _263_/LO
 _264_/HI
 _264_/LO
 _265_/HI
 _265_/LO
 _266_/HI
 _266_/LO
 _267_/Z
 _268_/Z
 _269_/Z
 _270_/Z
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 23 input ports missing set_input_delay.
  in[0]
  in[10]
  in[11]
  in[12]
  in[13]
  in[14]
  in[15]
  in[1]
  in[2]
  in[3]
  in[4]
  in[5]
  in[6]
  in[7]
  in[8]
  in[9]
  io[0]
  io[1]
  io[2]
  io[3]
  rst
  rx
  sda_io
Warning: There are 25 unconstrained endpoints.
  cs
  io[0]
  io[1]
  io[2]
  io[3]
  out[0]
  out[10]
  out[11]
  out[12]
  out[13]
  out[14]
  out[15]
  out[1]
  out[2]
  out[3]
  out[4]
  out[5]
  out[6]
  out[7]
  out[8]
  out[9]
  scl_io
  sclk
  sda_io
  tx
checks_report_end
power_report

===========================================================================
 report_power
============================================================================
======================= Typical Corner ===================================

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.48e-05   2.62e-06   2.46e-10   6.74e-05  88.4%
Combinational          6.21e-06   2.64e-06   4.37e-10   8.85e-06  11.6%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.10e-05   5.26e-06   6.82e-10   7.62e-05 100.0%
                          93.1%       6.9%       0.0%

power_report_end
skew_report

===========================================================================
report_clock_skew
============================================================================
Clock clk
   0.00 source latency _213_/CLK ^
   0.00 target latency _234_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew

skew_report_end
summary_report

===========================================================================
report_tns
============================================================================
tns 0.00

===========================================================================
report_wns
============================================================================
wns 0.00

===========================================================================
report_worst_slack -max (Setup)
============================================================================
worst slack 17.50

===========================================================================
report_worst_slack -min (Hold)
============================================================================
worst slack 0.42
summary_report_end
[WARNING] Did not save OpenROAD database!
Writing SDF to '/openlane/designs/mcu/runs/RUN_2024.07.18_16.24.01/results/synthesis/mcu.sdf'…
