======================================================================

Annotating SDF timing data:
  Compiled SDF file:     /ibe/users/da220/Cadence/WORK_TSMC180FORTE/THESIS/TB_TOP_128_32_16/.CHARACTERIZATION/SIGNALS_VDDL_128_32_16_final.sdf.X
  Log file:              /ibe/users/da220/Cadence/WORK_TSMC180FORTE/THESIS/TB_TOP_128_32_16/.CHARACTERIZATION/SIGNALS_VDDL_128_32_16_final.sdf.X_sdf_annotation.log
  Backannotation scope:  TB_TOP_128_32_16.TOP.SIGNALS_VDDL
  Configuration file:    
  MTM control:           MAXIMUM
  Scale factors:         
  Scale type:            

Time units: 1ns


Annotating to instance FE_OFC1_SA_EN_L of module BUFFD6BWP7T
	ABSOLUTE (IOPATH I Z) = (0.665, 0.391)

Annotating to instance FE_OFC0_NOT_READ_VDDL_1 of module CKBD12BWP7T
	ABSOLUTE (IOPATH I Z) = (0.597, 0.487)

Annotating to instance U7_g9__8780 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (6.091, 3.346)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.28, 6.154, 0.256, 3.257)

Annotating to instance U7_g10__4296 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (6.177, 3.457)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.281, 6.229, 0.257, 3.349)

Annotating to instance U7_g8__3772 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (6.214, 3.506)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.281, 6.26, 0.257, 3.389)

Annotating to instance U7_g11__1474 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (6.113, 3.374)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.281, 6.174, 0.257, 3.281)

Annotating to instance U7_g12__4547 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (6.477, 3.86)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.281, 6.471, 0.257, 3.651)

Annotating to instance U7_g13__9682 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (6.447, 3.818)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.281, 6.448, 0.257, 3.622)

Annotating to instance U7_g14__2683 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (6.398, 3.75)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.281, 6.411, 0.257, 3.575)

Annotating to instance U7_g15__1309 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (6.482, 3.866)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.281, 6.474, 0.257, 3.655)

Annotating to instance U7_g16__6877 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (6.435, 3.801)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.281, 6.44, 0.257, 3.611)

Annotating to instance U7_g17__2900 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (6.359, 3.697)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.281, 6.38, 0.257, 3.536)

Annotating to instance U7_g18__2391 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (6.41, 3.767)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.281, 6.42, 0.257, 3.587)

Annotating to instance U7_g1__7675 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (6.135, 3.403)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.28, 6.192, 0.256, 3.305)

Annotating to instance U7_g4__7118 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (6.151, 3.423)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.28, 6.206, 0.256, 3.322)

Annotating to instance U7_g5__8757 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (6.186, 3.469)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.28, 6.236, 0.256, 3.359)

Annotating to instance U7_g6__1786 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (6.486, 3.872)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.281, 6.478, 0.257, 3.66)

Annotating to instance U7_g7__5953 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (6.125, 3.39)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.28, 6.184, 0.256, 3.294)

Annotating to instance g20 of module CKND12BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.462, 0.446)

Annotating to instance g22 of module INVD5BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.666, 0.354)

Annotating to instance g24 of module INVD6BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.533, 0.27)

Annotating to instance g26 of module INVD6BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.529, 0.265)

Annotating to instance U3_out_reg of module LHD1BWP7T
	ABSOLUTE (IOPATH D QN) = (0.386, 0.246)
	ABSOLUTE (IOPATH D Q) = (0.11, 0.174)
	ABSOLUTE (IOPATH E QN) = (0.383, 0.324)
	ABSOLUTE (IOPATH E Q) = (0.188, 0.17)
	TIMINGCHECK (WIDTH (posedge E) (0.135))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.001) (0.016))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.141) (-0.089))

Annotating to instance U1_out_reg of module LHD1BWP7T
	ABSOLUTE (IOPATH D QN) = (0.314, 0.217)
	ABSOLUTE (IOPATH D Q) = (0.122, 0.179)
	ABSOLUTE (IOPATH E QN) = (0.305, 0.283)
	ABSOLUTE (IOPATH E Q) = (0.188, 0.17)
	TIMINGCHECK (WIDTH (posedge E) (0.135))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.012) (0.007))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.147) (-0.095))

Annotating to instance U5_out_reg of module LHD1BWP7T
	ABSOLUTE (IOPATH D QN) = (0.338, 0.224)
	ABSOLUTE (IOPATH D Q) = (0.113, 0.173)
	ABSOLUTE (IOPATH E QN) = (0.335, 0.299)
	ABSOLUTE (IOPATH E Q) = (0.188, 0.17)
	TIMINGCHECK (WIDTH (posedge E) (0.135))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.004) (0.013))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.14) (-0.088))

Annotating to instance U4_out_reg of module LHD1BWP7T
	ABSOLUTE (IOPATH D QN) = (0.336, 0.222)
	ABSOLUTE (IOPATH D Q) = (0.112, 0.172)
	ABSOLUTE (IOPATH E QN) = (0.335, 0.299)
	ABSOLUTE (IOPATH E Q) = (0.188, 0.17)
	TIMINGCHECK (WIDTH (posedge E) (0.135))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.003) (0.014))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.14) (-0.087))

Annotating to instance U6_out_reg of module LHQD1BWP7T
	ABSOLUTE (IOPATH D Q) = (0.198, 0.252)
	ABSOLUTE (IOPATH E Q) = (0.274, 0.25)
	TIMINGCHECK (WIDTH (posedge E) (0.122))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.002) (0.014))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.128) (-0.088))

Annotating to instance g34 of module INVD5BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.671, 0.363)

Annotating to instance g31 of module INVD1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.069, 0.036)

Annotating to instance U5_mid_reg of module LHD1BWP7T
	ABSOLUTE (IOPATH D QN) = (0.286, 0.193)
	ABSOLUTE (IOPATH D Q) = (0.118, 0.186)
	ABSOLUTE (IOPATH E QN) = (0.269, 0.263)
	ABSOLUTE (IOPATH E Q) = (0.188, 0.17)
	TIMINGCHECK (WIDTH (posedge E) (0.135))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.008) (0.01))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.154) (-0.102))

Annotating to instance U1_mid_reg of module LHD1BWP7T
	ABSOLUTE (IOPATH D QN) = (0.332, 0.22)
	ABSOLUTE (IOPATH D Q) = (0.116, 0.181)
	ABSOLUTE (IOPATH E QN) = (0.321, 0.292)
	ABSOLUTE (IOPATH E Q) = (0.188, 0.17)
	TIMINGCHECK (WIDTH (posedge E) (0.135))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.006) (0.011))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.148) (-0.096))

Annotating to instance U6_mid_reg of module LHD1BWP7T
	ABSOLUTE (IOPATH D QN) = (0.275, 0.189)
	ABSOLUTE (IOPATH D Q) = (0.12, 0.185)
	ABSOLUTE (IOPATH E QN) = (0.26, 0.257)
	ABSOLUTE (IOPATH E Q) = (0.188, 0.17)
	TIMINGCHECK (WIDTH (posedge E) (0.135))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.01) (0.008))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.153) (-0.101))

Annotating to instance U4_mid_reg of module LHD1BWP7T
	ABSOLUTE (IOPATH D QN) = (0.281, 0.19)
	ABSOLUTE (IOPATH D Q) = (0.119, 0.188)
	ABSOLUTE (IOPATH E QN) = (0.263, 0.259)
	ABSOLUTE (IOPATH E Q) = (0.188, 0.17)
	TIMINGCHECK (WIDTH (posedge E) (0.135))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.009) (0.009))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.156) (-0.104))

Annotating to instance U3_mid_reg of module LHQD1BWP7T
	ABSOLUTE (IOPATH D Q) = (0.259, 0.308)
	ABSOLUTE (IOPATH E Q) = (0.324, 0.285)
	TIMINGCHECK (WIDTH (posedge E) (0.122))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.013) (0.005))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.149) (-0.11))

Annotating to instance g40 of module CKND1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.18, 0.144)

Annotating to instance g41 of module CKND1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.14, 0.104)

Annotating to instance g42 of module CKND1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.15, 0.114)

Annotating to instance g43 of module INVD1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.18, 0.078)

Annotating to instance g44 of module INVD1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.14, 0.045)
   assign WRITE_2 = WRITE ;
        |
ncelab: *W,SDFNCAP (/ibe/users/da220/Cadence/WORK_TSMC180FORTE/DIGITAL_THESIS_5V/CONTROLLER_5V_128_32_16/functional/verilog.v,158|8): The interconnect source TB_TOP_128_32_16.TOP.CONTROLLER.g1576.ZN is separated by a unidirectional continuous assign from the destination TB_TOP_128_32_16.TOP.CONTROLLER.WRITE_2.  The port annotation will still occur.
   assign NOT_WRITE_2 = NOT_WRITE ;
        |
ncelab: *W,SDFNCAP (/ibe/users/da220/Cadence/WORK_TSMC180FORTE/DIGITAL_THESIS_5V/CONTROLLER_5V_128_32_16/functional/verilog.v,157|8): The interconnect source TB_TOP_128_32_16.TOP.CONTROLLER.g1571.ZN is separated by a unidirectional continuous assign from the destination TB_TOP_128_32_16.TOP.CONTROLLER.NOT_WRITE_2.  The port annotation will still occur.
   assign READ_VDDL_2 = READ_VDDL_1 ;
        |
ncelab: *W,SDFNCAP (/ibe/users/da220/Cadence/WORK_TSMC180FORTE/DIGITAL_THESIS_1_8V/SIGNALS_VDDL_128_32_16/functional/verilog.v,69|8): The interconnect source TB_TOP_128_32_16.TOP.SIGNALS_VDDL.g20.ZN is separated by a unidirectional continuous assign from the destination TB_TOP_128_32_16.TOP.SIGNALS_VDDL.READ_VDDL_2.  The port annotation will still occur.
   assign NOT_READ_VDDL_2 = NOT_READ_VDDL_1 ;
        |
ncelab: *W,SDFNCAP (/ibe/users/da220/Cadence/WORK_TSMC180FORTE/DIGITAL_THESIS_1_8V/SIGNALS_VDDL_128_32_16/functional/verilog.v,68|8): The interconnect source TB_TOP_128_32_16.TOP.SIGNALS_VDDL.FE_OFC0_NOT_READ_VDDL_1.Z is separated by a unidirectional continuous assign from the destination TB_TOP_128_32_16.TOP.SIGNALS_VDDL.NOT_READ_VDDL_2.  The port annotation will still occur.
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U6_out_reg.E = (0.002)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U6_out_reg.D = (0)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.FE_OFC1_SA_EN_L.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U3_mid_reg.E = (0.003)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U3_mid_reg.D = (0)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.FE_OFC0_NOT_READ_VDDL_1.I = (0.002)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.g31.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.g44.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.g40.I = (0)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.g42.I = (0)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.g41.I = (0)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.g43.I = (0)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U3_out_reg.E = (0.001)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U3_out_reg.D = (0)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U1_out_reg.E = (0.004)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U1_out_reg.D = (0)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U5_out_reg.E = (0.003)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U5_out_reg.D = (0.001)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U4_out_reg.E = (0.002)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U4_out_reg.D = (0.001)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U5_mid_reg.E = (0.004)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U5_mid_reg.D = (0)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U1_mid_reg.E = (0.004)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U1_mid_reg.D = (0)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U6_mid_reg.E = (0.003)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U6_mid_reg.D = (0.001)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U4_mid_reg.E = (0.004)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U4_mid_reg.D = (0.001)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.g22.I = (0)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.WRITE_VDDL = (0)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.g34.I = (0)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.NOT_WRITE_VDDL = (0)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.g20.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.READ_VDDL_1 = (0)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.READ_VDDL_2 = (0)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.NOT_READ_VDDL_1 = (0)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.NOT_READ_VDDL_2 = (0)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.g24.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.DVLP_L = (0)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.g26.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.PRE_L = (0)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U7_g9__8780.OE = (0.031)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U7_g9__8780.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U7_g10__4296.OE = (0.038, 0.039)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U7_g10__4296.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U7_g8__3772.OE = (0.038, 0.039)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U7_g8__3772.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U7_g11__1474.OE = (0.038, 0.039)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U7_g11__1474.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U7_g12__4547.OE = (0.052, 0.053)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U7_g12__4547.I = (0)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U7_g13__9682.OE = (0.052)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U7_g13__9682.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U7_g14__2683.OE = (0.052)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U7_g14__2683.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U7_g15__1309.OE = (0.053, 0.054)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U7_g15__1309.I = (0)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U7_g16__6877.OE = (0.052)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U7_g16__6877.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U7_g17__2900.OE = (0.052, 0.053)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U7_g17__2900.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U7_g18__2391.OE = (0.052)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U7_g18__2391.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U7_g1__7675.OE = (0.027)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U7_g1__7675.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U7_g4__7118.OE = (0.031)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U7_g4__7118.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U7_g5__8757.OE = (0.031)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U7_g5__8757.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U7_g6__1786.OE = (0.038)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U7_g6__1786.I = (0)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U7_g7__5953.OE = (0.031)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.U7_g7__5953.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.SA_EN_L = (0)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.Z_BUS[15] = (1)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.Z_BUS[14] = (1)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.Z_BUS[13] = (0)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.Z_BUS[12] = (0)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.Z_BUS[11] = (1)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.Z_BUS[10] = (0)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.Z_BUS[9] = (1)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.Z_BUS[8] = (0)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.Z_BUS[7] = (1)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.Z_BUS[6] = (0)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.Z_BUS[5] = (0)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.Z_BUS[4] = (0)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.Z_BUS[3] = (0)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.Z_BUS[2] = (0)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.Z_BUS[1] = (0)
ABSOLUTE PORT: TB_TOP_128_32_16.TOP.SIGNALS_VDDL.Z_BUS[0] = (0)
