[globals/init_openram]: Initializing OpenRAM...
[globals/setup_paths]: Temporary files saved in /home/jesse/output/
[globals/read_config]: Configuration file is /home/jesse/openram/compiler/tests/configs/config.py
[globals/read_config]: Output saved in /home/jesse/openram/compiler/tests/./
[globals/import_tech]: Adding technology path: /home/jesse/openram/technology
[globals/init_paths]: Creating temp directory: /home/jesse/output/
[characterizer/<module>]: Initializing characterizer...
[characterizer/<module>]: Analytical model enabled.
[verify/<module>]: Initializing verify...
[verify/<module>]: Finding DRC/LVS/PEX tools.
[globals/get_tool]: Using DRC: /usr/local/bin/magic
[globals/get_tool]: Using LVS: /usr/local/bin/netgen
[globals/get_tool]: Using PEX: /usr/local/bin/magic
[globals/get_tool]: Using GDS: /usr/local/bin/magic
[bitcell_base_array/__init__]: Creating bitcell_array 8 x 8
ERROR: file hierarchy_spice.py: line 307: bitcell_array : Not all instance pins (192) are connected (64).

ERROR: file hierarchy_spice.py: line 310: Instances: 
[( inst: bit_r0_c0 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r1_c0 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r2_c0 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r3_c0 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r4_c0 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r5_c0 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r6_c0 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r7_c0 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r0_c1 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r1_c1 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r2_c1 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r3_c1 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r4_c1 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r5_c1 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r6_c1 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r7_c1 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r0_c2 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r1_c2 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r2_c2 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r3_c2 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r4_c2 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r5_c2 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r6_c2 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r7_c2 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r0_c3 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r1_c3 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r2_c3 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r3_c3 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r4_c3 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r5_c3 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r6_c3 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r7_c3 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r0_c4 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r1_c4 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r2_c4 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r3_c4 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r4_c4 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r5_c4 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r6_c4 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r7_c4 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r0_c5 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r1_c5 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r2_c5 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r3_c5 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r4_c5 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r5_c5 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r6_c5 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r7_c5 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r0_c6 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r1_c6 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r2_c6 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r3_c6 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r4_c6 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r5_c6 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r6_c6 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r7_c6 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r0_c7 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r1_c7 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r2_c7 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r3_c7 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r4_c7 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r5_c7 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r6_c7 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: bit_r7_c7 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: row_0, col_0 @v[0.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: row_0, col_1 @v[1.2,0.0] mod=s8sram16x16_wlstrap_p R0 R=0), ( inst: row_0, col_2 @v[2.5,0.0] mod=s8sram_cell_opt1a R0 R=0), ( inst: row_0, col_3 @v[3.7,0.0] mod=s8sram_wlstrap R0 R=0), ( inst: row_0, col_4 @v[5.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: row_0, col_5 @v[6.2,0.0] mod=s8sram16x16_wlstrap_p R0 R=0), ( inst: row_0, col_6 @v[7.5,0.0] mod=s8sram_cell_opt1a R0 R=0), ( inst: row_0, col_7 @v[8.700000000000001,0.0] mod=s8sram_wlstrap R0 R=0), ( inst: row_0, col_8 @v[10.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: row_0, col_9 @v[11.200000000000001,0.0] mod=s8sram16x16_wlstrap_p R0 R=0), ( inst: row_0, col_10 @v[12.5,0.0] mod=s8sram_cell_opt1a R0 R=0), ( inst: row_0, col_11 @v[13.700000000000001,0.0] mod=s8sram_wlstrap R0 R=0), ( inst: row_0, col_12 @v[15.0,0.0] mod=s8sram_cell_opt1 R0 R=0), ( inst: row_0, col_13 @v[16.2,0.0] mod=s8sram16x16_wlstrap_p R0 R=0), ( inst: row_0, col_14 @v[17.5,0.0] mod=s8sram_cell_opt1a R0 R=0), ( inst: row_0, col_15 @v[18.7,0.0] mod=s8sram_wlstrap R0 R=0), ( inst: row_1, col_0 @v[0.0,1.58] mod=s8sram_cell_opt1 R0 R=0), ( inst: row_1, col_1 @v[1.2,1.58] mod=s8sram16x16_wlstrap_p R0 R=0), ( inst: row_1, col_2 @v[2.5,1.58] mod=s8sram_cell_opt1a R0 R=0), ( inst: row_1, col_3 @v[3.7,1.58] mod=s8sram_wlstrap R0 R=0), ( inst: row_1, col_4 @v[5.0,1.58] mod=s8sram_cell_opt1 R0 R=0), ( inst: row_1, col_5 @v[6.2,1.58] mod=s8sram16x16_wlstrap_p R0 R=0), ( inst: row_1, col_6 @v[7.5,1.58] mod=s8sram_cell_opt1a R0 R=0), ( inst: row_1, col_7 @v[8.700000000000001,1.58] mod=s8sram_wlstrap R0 R=0), ( inst: row_1, col_8 @v[10.0,1.58] mod=s8sram_cell_opt1 R0 R=0), ( inst: row_1, col_9 @v[11.200000000000001,1.58] mod=s8sram16x16_wlstrap_p R0 R=0), ( inst: row_1, col_10 @v[12.5,1.58] mod=s8sram_cell_opt1a R0 R=0), ( inst: row_1, col_11 @v[13.700000000000001,1.58] mod=s8sram_wlstrap R0 R=0), ( inst: row_1, col_12 @v[15.0,1.58] mod=s8sram_cell_opt1 R0 R=0), ( inst: row_1, col_13 @v[16.2,1.58] mod=s8sram16x16_wlstrap_p R0 R=0), ( inst: row_1, col_14 @v[17.5,1.58] mod=s8sram_cell_opt1a R0 R=0), ( inst: row_1, col_15 @v[18.7,1.58] mod=s8sram_wlstrap R0 R=0), ( inst: row_2, col_0 @v[0.0,3.16] mod=s8sram_cell_opt1 R0 R=0), ( inst: row_2, col_1 @v[1.2,3.16] mod=s8sram16x16_wlstrap_p R0 R=0), ( inst: row_2, col_2 @v[2.5,3.16] mod=s8sram_cell_opt1a R0 R=0), ( inst: row_2, col_3 @v[3.7,3.16] mod=s8sram_wlstrap R0 R=0), ( inst: row_2, col_4 @v[5.0,3.16] mod=s8sram_cell_opt1 R0 R=0), ( inst: row_2, col_5 @v[6.2,3.16] mod=s8sram16x16_wlstrap_p R0 R=0), ( inst: row_2, col_6 @v[7.5,3.16] mod=s8sram_cell_opt1a R0 R=0), ( inst: row_2, col_7 @v[8.700000000000001,3.16] mod=s8sram_wlstrap R0 R=0), ( inst: row_2, col_8 @v[10.0,3.16] mod=s8sram_cell_opt1 R0 R=0), ( inst: row_2, col_9 @v[11.200000000000001,3.16] mod=s8sram16x16_wlstrap_p R0 R=0), ( inst: row_2, col_10 @v[12.5,3.16] mod=s8sram_cell_opt1a R0 R=0), ( inst: row_2, col_11 @v[13.700000000000001,3.16] mod=s8sram_wlstrap R0 R=0), ( inst: row_2, col_12 @v[15.0,3.16] mod=s8sram_cell_opt1 R0 R=0), ( inst: row_2, col_13 @v[16.2,3.16] mod=s8sram16x16_wlstrap_p R0 R=0), ( inst: row_2, col_14 @v[17.5,3.16] mod=s8sram_cell_opt1a R0 R=0), ( inst: row_2, col_15 @v[18.7,3.16] mod=s8sram_wlstrap R0 R=0), ( inst: row_3, col_0 @v[0.0,4.74] mod=s8sram_cell_opt1 R0 R=0), ( inst: row_3, col_1 @v[1.2,4.74] mod=s8sram16x16_wlstrap_p R0 R=0), ( inst: row_3, col_2 @v[2.5,4.74] mod=s8sram_cell_opt1a R0 R=0), ( inst: row_3, col_3 @v[3.7,4.74] mod=s8sram_wlstrap R0 R=0), ( inst: row_3, col_4 @v[5.0,4.74] mod=s8sram_cell_opt1 R0 R=0), ( inst: row_3, col_5 @v[6.2,4.74] mod=s8sram16x16_wlstrap_p R0 R=0), ( inst: row_3, col_6 @v[7.5,4.74] mod=s8sram_cell_opt1a R0 R=0), ( inst: row_3, col_7 @v[8.700000000000001,4.74] mod=s8sram_wlstrap R0 R=0), ( inst: row_3, col_8 @v[10.0,4.74] mod=s8sram_cell_opt1 R0 R=0), ( inst: row_3, col_9 @v[11.200000000000001,4.74] mod=s8sram16x16_wlstrap_p R0 R=0), ( inst: row_3, col_10 @v[12.5,4.74] mod=s8sram_cell_opt1a R0 R=0), ( inst: row_3, col_11 @v[13.700000000000001,4.74] mod=s8sram_wlstrap R0 R=0), ( inst: row_3, col_12 @v[15.0,4.74] mod=s8sram_cell_opt1 R0 R=0), ( inst: row_3, col_13 @v[16.2,4.74] mod=s8sram16x16_wlstrap_p R0 R=0), ( inst: row_3, col_14 @v[17.5,4.74] mod=s8sram_cell_opt1a R0 R=0), ( inst: row_3, col_15 @v[18.7,4.74] mod=s8sram_wlstrap R0 R=0), ( inst: row_4, col_0 @v[0.0,6.32] mod=s8sram_cell_opt1 R0 R=0), ( inst: row_4, col_1 @v[1.2,6.32] mod=s8sram16x16_wlstrap_p R0 R=0), ( inst: row_4, col_2 @v[2.5,6.32] mod=s8sram_cell_opt1a R0 R=0), ( inst: row_4, col_3 @v[3.7,6.32] mod=s8sram_wlstrap R0 R=0), ( inst: row_4, col_4 @v[5.0,6.32] mod=s8sram_cell_opt1 R0 R=0), ( inst: row_4, col_5 @v[6.2,6.32] mod=s8sram16x16_wlstrap_p R0 R=0), ( inst: row_4, col_6 @v[7.5,6.32] mod=s8sram_cell_opt1a R0 R=0), ( inst: row_4, col_7 @v[8.700000000000001,6.32] mod=s8sram_wlstrap R0 R=0), ( inst: row_4, col_8 @v[10.0,6.32] mod=s8sram_cell_opt1 R0 R=0), ( inst: row_4, col_9 @v[11.200000000000001,6.32] mod=s8sram16x16_wlstrap_p R0 R=0), ( inst: row_4, col_10 @v[12.5,6.32] mod=s8sram_cell_opt1a R0 R=0), ( inst: row_4, col_11 @v[13.700000000000001,6.32] mod=s8sram_wlstrap R0 R=0), ( inst: row_4, col_12 @v[15.0,6.32] mod=s8sram_cell_opt1 R0 R=0), ( inst: row_4, col_13 @v[16.2,6.32] mod=s8sram16x16_wlstrap_p R0 R=0), ( inst: row_4, col_14 @v[17.5,6.32] mod=s8sram_cell_opt1a R0 R=0), ( inst: row_4, col_15 @v[18.7,6.32] mod=s8sram_wlstrap R0 R=0), ( inst: row_5, col_0 @v[0.0,7.9] mod=s8sram_cell_opt1 R0 R=0), ( inst: row_5, col_1 @v[1.2,7.9] mod=s8sram16x16_wlstrap_p R0 R=0), ( inst: row_5, col_2 @v[2.5,7.9] mod=s8sram_cell_opt1a R0 R=0), ( inst: row_5, col_3 @v[3.7,7.9] mod=s8sram_wlstrap R0 R=0), ( inst: row_5, col_4 @v[5.0,7.9] mod=s8sram_cell_opt1 R0 R=0), ( inst: row_5, col_5 @v[6.2,7.9] mod=s8sram16x16_wlstrap_p R0 R=0), ( inst: row_5, col_6 @v[7.5,7.9] mod=s8sram_cell_opt1a R0 R=0), ( inst: row_5, col_7 @v[8.700000000000001,7.9] mod=s8sram_wlstrap R0 R=0), ( inst: row_5, col_8 @v[10.0,7.9] mod=s8sram_cell_opt1 R0 R=0), ( inst: row_5, col_9 @v[11.200000000000001,7.9] mod=s8sram16x16_wlstrap_p R0 R=0), ( inst: row_5, col_10 @v[12.5,7.9] mod=s8sram_cell_opt1a R0 R=0), ( inst: row_5, col_11 @v[13.700000000000001,7.9] mod=s8sram_wlstrap R0 R=0), ( inst: row_5, col_12 @v[15.0,7.9] mod=s8sram_cell_opt1 R0 R=0), ( inst: row_5, col_13 @v[16.2,7.9] mod=s8sram16x16_wlstrap_p R0 R=0), ( inst: row_5, col_14 @v[17.5,7.9] mod=s8sram_cell_opt1a R0 R=0), ( inst: row_5, col_15 @v[18.7,7.9] mod=s8sram_wlstrap R0 R=0), ( inst: row_6, col_0 @v[0.0,9.48] mod=s8sram_cell_opt1 R0 R=0), ( inst: row_6, col_1 @v[1.2,9.48] mod=s8sram16x16_wlstrap_p R0 R=0), ( inst: row_6, col_2 @v[2.5,9.48] mod=s8sram_cell_opt1a R0 R=0), ( inst: row_6, col_3 @v[3.7,9.48] mod=s8sram_wlstrap R0 R=0), ( inst: row_6, col_4 @v[5.0,9.48] mod=s8sram_cell_opt1 R0 R=0), ( inst: row_6, col_5 @v[6.2,9.48] mod=s8sram16x16_wlstrap_p R0 R=0), ( inst: row_6, col_6 @v[7.5,9.48] mod=s8sram_cell_opt1a R0 R=0), ( inst: row_6, col_7 @v[8.700000000000001,9.48] mod=s8sram_wlstrap R0 R=0), ( inst: row_6, col_8 @v[10.0,9.48] mod=s8sram_cell_opt1 R0 R=0), ( inst: row_6, col_9 @v[11.200000000000001,9.48] mod=s8sram16x16_wlstrap_p R0 R=0), ( inst: row_6, col_10 @v[12.5,9.48] mod=s8sram_cell_opt1a R0 R=0), ( inst: row_6, col_11 @v[13.700000000000001,9.48] mod=s8sram_wlstrap R0 R=0), ( inst: row_6, col_12 @v[15.0,9.48] mod=s8sram_cell_opt1 R0 R=0), ( inst: row_6, col_13 @v[16.2,9.48] mod=s8sram16x16_wlstrap_p R0 R=0), ( inst: row_6, col_14 @v[17.5,9.48] mod=s8sram_cell_opt1a R0 R=0), ( inst: row_6, col_15 @v[18.7,9.48] mod=s8sram_wlstrap R0 R=0), ( inst: row_7, col_0 @v[0.0,11.06] mod=s8sram_cell_opt1 R0 R=0), ( inst: row_7, col_1 @v[1.2,11.06] mod=s8sram16x16_wlstrap_p R0 R=0), ( inst: row_7, col_2 @v[2.5,11.06] mod=s8sram_cell_opt1a R0 R=0), ( inst: row_7, col_3 @v[3.7,11.06] mod=s8sram_wlstrap R0 R=0), ( inst: row_7, col_4 @v[5.0,11.06] mod=s8sram_cell_opt1 R0 R=0), ( inst: row_7, col_5 @v[6.2,11.06] mod=s8sram16x16_wlstrap_p R0 R=0), ( inst: row_7, col_6 @v[7.5,11.06] mod=s8sram_cell_opt1a R0 R=0), ( inst: row_7, col_7 @v[8.700000000000001,11.06] mod=s8sram_wlstrap R0 R=0), ( inst: row_7, col_8 @v[10.0,11.06] mod=s8sram_cell_opt1 R0 R=0), ( inst: row_7, col_9 @v[11.200000000000001,11.06] mod=s8sram16x16_wlstrap_p R0 R=0), ( inst: row_7, col_10 @v[12.5,11.06] mod=s8sram_cell_opt1a R0 R=0), ( inst: row_7, col_11 @v[13.700000000000001,11.06] mod=s8sram_wlstrap R0 R=0), ( inst: row_7, col_12 @v[15.0,11.06] mod=s8sram_cell_opt1 R0 R=0), ( inst: row_7, col_13 @v[16.2,11.06] mod=s8sram16x16_wlstrap_p R0 R=0), ( inst: row_7, col_14 @v[17.5,11.06] mod=s8sram_cell_opt1a R0 R=0), ( inst: row_7, col_15 @v[18.7,11.06] mod=s8sram_wlstrap R0 R=0)]

ERROR: file hierarchy_spice.py: line 311: -----

ERROR: file hierarchy_spice.py: line 312: Connections: 
[['bl_0_0', 'br_0_0', 'wl0_0_0', 'wl1_0_0', 'vdd', 'gnd'], ['bl_0_0', 'br_0_0', 'wl0_0_1', 'wl1_0_1', 'vdd', 'gnd'], ['bl_0_0', 'br_0_0', 'wl0_0_2', 'wl1_0_2', 'vdd', 'gnd'], ['bl_0_0', 'br_0_0', 'wl0_0_3', 'wl1_0_3', 'vdd', 'gnd'], ['bl_0_0', 'br_0_0', 'wl0_0_4', 'wl1_0_4', 'vdd', 'gnd'], ['bl_0_0', 'br_0_0', 'wl0_0_5', 'wl1_0_5', 'vdd', 'gnd'], ['bl_0_0', 'br_0_0', 'wl0_0_6', 'wl1_0_6', 'vdd', 'gnd'], ['bl_0_0', 'br_0_0', 'wl0_0_7', 'wl1_0_7', 'vdd', 'gnd'], ['bl_0_1', 'br_0_1', 'wl0_0_0', 'wl1_0_0', 'vdd', 'gnd'], ['bl_0_1', 'br_0_1', 'wl0_0_1', 'wl1_0_1', 'vdd', 'gnd'], ['bl_0_1', 'br_0_1', 'wl0_0_2', 'wl1_0_2', 'vdd', 'gnd'], ['bl_0_1', 'br_0_1', 'wl0_0_3', 'wl1_0_3', 'vdd', 'gnd'], ['bl_0_1', 'br_0_1', 'wl0_0_4', 'wl1_0_4', 'vdd', 'gnd'], ['bl_0_1', 'br_0_1', 'wl0_0_5', 'wl1_0_5', 'vdd', 'gnd'], ['bl_0_1', 'br_0_1', 'wl0_0_6', 'wl1_0_6', 'vdd', 'gnd'], ['bl_0_1', 'br_0_1', 'wl0_0_7', 'wl1_0_7', 'vdd', 'gnd'], ['bl_0_2', 'br_0_2', 'wl0_0_0', 'wl1_0_0', 'vdd', 'gnd'], ['bl_0_2', 'br_0_2', 'wl0_0_1', 'wl1_0_1', 'vdd', 'gnd'], ['bl_0_2', 'br_0_2', 'wl0_0_2', 'wl1_0_2', 'vdd', 'gnd'], ['bl_0_2', 'br_0_2', 'wl0_0_3', 'wl1_0_3', 'vdd', 'gnd'], ['bl_0_2', 'br_0_2', 'wl0_0_4', 'wl1_0_4', 'vdd', 'gnd'], ['bl_0_2', 'br_0_2', 'wl0_0_5', 'wl1_0_5', 'vdd', 'gnd'], ['bl_0_2', 'br_0_2', 'wl0_0_6', 'wl1_0_6', 'vdd', 'gnd'], ['bl_0_2', 'br_0_2', 'wl0_0_7', 'wl1_0_7', 'vdd', 'gnd'], ['bl_0_3', 'br_0_3', 'wl0_0_0', 'wl1_0_0', 'vdd', 'gnd'], ['bl_0_3', 'br_0_3', 'wl0_0_1', 'wl1_0_1', 'vdd', 'gnd'], ['bl_0_3', 'br_0_3', 'wl0_0_2', 'wl1_0_2', 'vdd', 'gnd'], ['bl_0_3', 'br_0_3', 'wl0_0_3', 'wl1_0_3', 'vdd', 'gnd'], ['bl_0_3', 'br_0_3', 'wl0_0_4', 'wl1_0_4', 'vdd', 'gnd'], ['bl_0_3', 'br_0_3', 'wl0_0_5', 'wl1_0_5', 'vdd', 'gnd'], ['bl_0_3', 'br_0_3', 'wl0_0_6', 'wl1_0_6', 'vdd', 'gnd'], ['bl_0_3', 'br_0_3', 'wl0_0_7', 'wl1_0_7', 'vdd', 'gnd'], ['bl_0_4', 'br_0_4', 'wl0_0_0', 'wl1_0_0', 'vdd', 'gnd'], ['bl_0_4', 'br_0_4', 'wl0_0_1', 'wl1_0_1', 'vdd', 'gnd'], ['bl_0_4', 'br_0_4', 'wl0_0_2', 'wl1_0_2', 'vdd', 'gnd'], ['bl_0_4', 'br_0_4', 'wl0_0_3', 'wl1_0_3', 'vdd', 'gnd'], ['bl_0_4', 'br_0_4', 'wl0_0_4', 'wl1_0_4', 'vdd', 'gnd'], ['bl_0_4', 'br_0_4', 'wl0_0_5', 'wl1_0_5', 'vdd', 'gnd'], ['bl_0_4', 'br_0_4', 'wl0_0_6', 'wl1_0_6', 'vdd', 'gnd'], ['bl_0_4', 'br_0_4', 'wl0_0_7', 'wl1_0_7', 'vdd', 'gnd'], ['bl_0_5', 'br_0_5', 'wl0_0_0', 'wl1_0_0', 'vdd', 'gnd'], ['bl_0_5', 'br_0_5', 'wl0_0_1', 'wl1_0_1', 'vdd', 'gnd'], ['bl_0_5', 'br_0_5', 'wl0_0_2', 'wl1_0_2', 'vdd', 'gnd'], ['bl_0_5', 'br_0_5', 'wl0_0_3', 'wl1_0_3', 'vdd', 'gnd'], ['bl_0_5', 'br_0_5', 'wl0_0_4', 'wl1_0_4', 'vdd', 'gnd'], ['bl_0_5', 'br_0_5', 'wl0_0_5', 'wl1_0_5', 'vdd', 'gnd'], ['bl_0_5', 'br_0_5', 'wl0_0_6', 'wl1_0_6', 'vdd', 'gnd'], ['bl_0_5', 'br_0_5', 'wl0_0_7', 'wl1_0_7', 'vdd', 'gnd'], ['bl_0_6', 'br_0_6', 'wl0_0_0', 'wl1_0_0', 'vdd', 'gnd'], ['bl_0_6', 'br_0_6', 'wl0_0_1', 'wl1_0_1', 'vdd', 'gnd'], ['bl_0_6', 'br_0_6', 'wl0_0_2', 'wl1_0_2', 'vdd', 'gnd'], ['bl_0_6', 'br_0_6', 'wl0_0_3', 'wl1_0_3', 'vdd', 'gnd'], ['bl_0_6', 'br_0_6', 'wl0_0_4', 'wl1_0_4', 'vdd', 'gnd'], ['bl_0_6', 'br_0_6', 'wl0_0_5', 'wl1_0_5', 'vdd', 'gnd'], ['bl_0_6', 'br_0_6', 'wl0_0_6', 'wl1_0_6', 'vdd', 'gnd'], ['bl_0_6', 'br_0_6', 'wl0_0_7', 'wl1_0_7', 'vdd', 'gnd'], ['bl_0_7', 'br_0_7', 'wl0_0_0', 'wl1_0_0', 'vdd', 'gnd'], ['bl_0_7', 'br_0_7', 'wl0_0_1', 'wl1_0_1', 'vdd', 'gnd'], ['bl_0_7', 'br_0_7', 'wl0_0_2', 'wl1_0_2', 'vdd', 'gnd'], ['bl_0_7', 'br_0_7', 'wl0_0_3', 'wl1_0_3', 'vdd', 'gnd'], ['bl_0_7', 'br_0_7', 'wl0_0_4', 'wl1_0_4', 'vdd', 'gnd'], ['bl_0_7', 'br_0_7', 'wl0_0_5', 'wl1_0_5', 'vdd', 'gnd'], ['bl_0_7', 'br_0_7', 'wl0_0_6', 'wl1_0_6', 'vdd', 'gnd'], ['bl_0_7', 'br_0_7', 'wl0_0_7', 'wl1_0_7', 'vdd', 'gnd']]

