module top_module( 
    input [254:0] in,
    output reg [7:0] out );

    always @(*) begin
        out = 8'd0;
        for(int i = 0; i < $bits(in); i++) begin
            if(in[i] == 1'b1) 
                out[7:0] += 8'b00000001;
        end
    end
endmodule
/*这道题让我感受到了c语言很多相似之处*/