# Reading C:/altera/91sp2/modelsim_ase/tcl/vsim/pref.tcl 
# do sillyfunction2_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying C:\altera\91sp2\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\91sp2\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {sillyfunction2.vho}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneii_atom_pack
# -- Loading package cycloneii_components
# -- Compiling entity sillyfunction2
# -- Compiling architecture structure of sillyfunction2
# 
# vcom -93 -work work {D:/projeto2/testbench/testbench_sillyfunction2.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity testbench_sillyfunction2
# -- Compiling architecture sim of testbench_sillyfunction2
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /dut=sillyfunction2_vhd.sdo -L cycloneii -L gate_work -L work -voptargs="+acc" testbench_sillyfunction2
# vsim +transport_int_delays +transport_path_delays -L cycloneii -L gate_work -L work -voptargs=\"+acc\" -sdftyp /dut=sillyfunction2_vhd.sdo -t 1ps testbench_sillyfunction2 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench_sillyfunction2(sim)
# SDF 10.0c Compiler 2011.09 Sep 21 2011
# 
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneii.cycloneii_atom_pack(body)
# Loading cycloneii.cycloneii_components
# Loading work.sillyfunction2(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneii.cycloneii_io(structure)
# Loading cycloneii.cycloneii_mux21(altvital)
# Loading cycloneii.cycloneii_dffe(behave)
# Loading cycloneii.cycloneii_asynch_io(behave)
# Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)
# Loading instances from sillyfunction2_vhd.sdo
# Loading timing data from sillyfunction2_vhd.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_sillyfunction2 File: D:/projeto2/testbench/testbench_sillyfunction2.vhd
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Failure: NO ERRORS -- 8 tests completed successfully.
#    Time: 175 ns  Iteration: 1  Process: /testbench_sillyfunction2/line__27 File: D:/projeto2/testbench/testbench_sillyfunction2.vhd
# Break in Process line__27 at D:/projeto2/testbench/testbench_sillyfunction2.vhd line 59
# Simulation Breakpoint: Break in Process line__27 at D:/projeto2/testbench/testbench_sillyfunction2.vhd line 59
# MACRO ./sillyfunction2_run_msim_gate_vhdl.do PAUSED at line 17
