<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step7\impl\gwsynthesis\tangnano20k_vdp_cartridge.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step7\src\tangnano20k_vdp_cartridge.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Jun 20 06:20:09 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>9931</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>5284</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>1</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>47</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk14m</td>
<td>Base</td>
<td>69.842</td>
<td>14.318
<td>0.000</td>
<td>34.921</td>
<td></td>
<td></td>
<td>clk14m_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.656</td>
<td>214.770
<td>0.000</td>
<td>2.328</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>4.656</td>
<td>214.770
<td>0.000</td>
<td>2.328</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>9.312</td>
<td>107.385
<td>0.000</td>
<td>4.656</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>13.968</td>
<td>71.590
<td>0.000</td>
<td>6.984</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.640</td>
<td>85.908
<td>0.000</td>
<td>5.820</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll2/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>7</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.640</td>
<td>85.908
<td>5.820</td>
<td>0.000</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll2/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>8</td>
<td>u_pll2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>23.281</td>
<td>42.954
<td>0.000</td>
<td>11.640</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll2/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>9</td>
<td>u_pll2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>34.921</td>
<td>28.636
<td>0.000</td>
<td>17.461</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll2/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>10</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>23.281</td>
<td>42.954
<td>0.000</td>
<td>11.640</td>
<td>u_pll/rpll_inst/CLKOUT</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>85.908(MHz)</td>
<td>175.142(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>42.954(MHz)</td>
<td>83.144(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk14m!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll2/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll2/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll2/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk14m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk14m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.128</td>
<td>u_vram/ff_sdr_read_data_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_3_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>8.195</td>
</tr>
<tr>
<td>2</td>
<td>0.056</td>
<td>u_vram/ff_sdr_read_data_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_1_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>8.012</td>
</tr>
<tr>
<td>3</td>
<td>0.056</td>
<td>u_vram/ff_sdr_read_data_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_2_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>8.012</td>
</tr>
<tr>
<td>4</td>
<td>0.199</td>
<td>u_vram/ff_sdr_read_data_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_0_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>7.869</td>
</tr>
<tr>
<td>5</td>
<td>0.199</td>
<td>u_vram/ff_sdr_read_data_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_4_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>7.869</td>
</tr>
<tr>
<td>6</td>
<td>0.250</td>
<td>u_vram/ff_sdr_read_data_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_0_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>7.818</td>
</tr>
<tr>
<td>7</td>
<td>0.250</td>
<td>u_vram/ff_sdr_read_data_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_1_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>7.818</td>
</tr>
<tr>
<td>8</td>
<td>0.250</td>
<td>u_vram/ff_sdr_read_data_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_2_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>7.818</td>
</tr>
<tr>
<td>9</td>
<td>0.284</td>
<td>u_vram/ff_sdr_read_data_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_4_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>7.784</td>
</tr>
<tr>
<td>10</td>
<td>0.398</td>
<td>u_vram/ff_sdr_read_data_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_1_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>7.669</td>
</tr>
<tr>
<td>11</td>
<td>0.398</td>
<td>u_vram/ff_sdr_read_data_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_2_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>7.669</td>
</tr>
<tr>
<td>12</td>
<td>0.430</td>
<td>u_vram/ff_sdr_read_data_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_0_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>7.637</td>
</tr>
<tr>
<td>13</td>
<td>0.430</td>
<td>u_vram/ff_sdr_read_data_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_4_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>7.637</td>
</tr>
<tr>
<td>14</td>
<td>0.430</td>
<td>u_vram/ff_sdr_read_data_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_1_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>7.637</td>
</tr>
<tr>
<td>15</td>
<td>0.433</td>
<td>u_vram/ff_sdr_read_data_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_3_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>7.634</td>
</tr>
<tr>
<td>16</td>
<td>0.433</td>
<td>u_vram/ff_sdr_read_data_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_4_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>7.634</td>
</tr>
<tr>
<td>17</td>
<td>0.467</td>
<td>u_vram/ff_sdr_read_data_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_0_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>7.600</td>
</tr>
<tr>
<td>18</td>
<td>0.467</td>
<td>u_vram/ff_sdr_read_data_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_3_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>7.600</td>
</tr>
<tr>
<td>19</td>
<td>0.469</td>
<td>u_vram/ff_sdr_read_data_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_1_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>7.598</td>
</tr>
<tr>
<td>20</td>
<td>0.469</td>
<td>u_vram/ff_sdr_read_data_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_2_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>7.598</td>
</tr>
<tr>
<td>21</td>
<td>0.471</td>
<td>u_vram/ff_sdr_read_data_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_1_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>7.597</td>
</tr>
<tr>
<td>22</td>
<td>0.471</td>
<td>u_vram/ff_sdr_read_data_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_2_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>7.597</td>
</tr>
<tr>
<td>23</td>
<td>0.498</td>
<td>u_vram/ff_sdr_read_data_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_0_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>7.570</td>
</tr>
<tr>
<td>24</td>
<td>0.614</td>
<td>u_vram/ff_sdr_read_data_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_0_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>7.454</td>
</tr>
<tr>
<td>25</td>
<td>0.614</td>
<td>u_vram/ff_sdr_read_data_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_2_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>7.454</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.964</td>
<td>u_v9958/ff_wdata_1_s0/Q</td>
<td>u_vram/ff_wdata_1_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>0.584</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.862</td>
<td>u_v9958/ff_write_s0/Q</td>
<td>u_vram/ff_write_s1/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>0.687</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.851</td>
<td>u_v9958/ff_address_5_s0/Q</td>
<td>u_vram/ff_address_5_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.851</td>
<td>u_v9958/ff_address_6_s0/Q</td>
<td>u_vram/ff_address_6_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.851</td>
<td>u_v9958/ff_address_9_s0/Q</td>
<td>u_vram/ff_address_9_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.851</td>
<td>u_v9958/ff_address_10_s0/Q</td>
<td>u_vram/ff_address_10_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.851</td>
<td>u_v9958/ff_address_11_s0/Q</td>
<td>u_vram/ff_address_11_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.851</td>
<td>u_v9958/ff_address_12_s0/Q</td>
<td>u_vram/ff_address_12_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.851</td>
<td>u_v9958/ff_address_13_s0/Q</td>
<td>u_vram/ff_address_13_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-2.851</td>
<td>u_v9958/ff_wdata_7_s0/Q</td>
<td>u_vram/ff_wdata_7_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-2.731</td>
<td>u_v9958/ff_address_7_s0/Q</td>
<td>u_vram/ff_address_7_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>0.818</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-2.731</td>
<td>u_v9958/ff_address_8_s0/Q</td>
<td>u_vram/ff_address_8_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>0.818</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-2.731</td>
<td>u_v9958/ff_wdata_2_s0/Q</td>
<td>u_vram/ff_wdata_2_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>0.818</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-2.729</td>
<td>u_v9958/ff_address_0_s0/Q</td>
<td>u_vram/ff_address_0_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>0.819</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-2.729</td>
<td>u_v9958/ff_address_1_s0/Q</td>
<td>u_vram/ff_address_1_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>0.819</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-2.729</td>
<td>u_v9958/ff_address_2_s0/Q</td>
<td>u_vram/ff_address_2_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>0.819</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-2.729</td>
<td>u_v9958/ff_address_3_s0/Q</td>
<td>u_vram/ff_address_3_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>0.819</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-2.729</td>
<td>u_v9958/ff_address_4_s0/Q</td>
<td>u_vram/ff_address_4_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>0.819</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-2.729</td>
<td>u_v9958/ff_wdata_0_s0/Q</td>
<td>u_vram/ff_wdata_0_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>0.819</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-2.729</td>
<td>u_v9958/ff_wdata_3_s0/Q</td>
<td>u_vram/ff_wdata_3_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>0.819</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-2.729</td>
<td>u_v9958/ff_wdata_6_s0/Q</td>
<td>u_vram/ff_wdata_6_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>0.819</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-2.702</td>
<td>u_v9958/ff_wdata_4_s0/Q</td>
<td>u_vram/ff_wdata_4_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>0.847</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-2.702</td>
<td>u_v9958/ff_wdata_5_s0/Q</td>
<td>u_vram/ff_wdata_5_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>0.847</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-2.507</td>
<td>u_v9958/ff_valid_s0/Q</td>
<td>u_vram/ff_address_6_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>1.041</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-2.507</td>
<td>u_v9958/ff_valid_s0/Q</td>
<td>u_vram/ff_address_8_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>1.041</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_vram/ff_wdata_7_s0</td>
</tr>
<tr>
<td>2</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_vram/ff_wdata_5_s0</td>
</tr>
<tr>
<td>3</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_vram/ff_wdata_1_s0</td>
</tr>
<tr>
<td>4</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_vram/ff_address_7_s0</td>
</tr>
<tr>
<td>5</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_vram/ff_main_timer_8_s0</td>
</tr>
<tr>
<td>6</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_vram/ff_sdr_dq_mask_1_s1</td>
</tr>
<tr>
<td>7</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_vram/ff_sdr_dq_mask_0_s1</td>
</tr>
<tr>
<td>8</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_vram/ff_main_timer_10_s0</td>
</tr>
<tr>
<td>9</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_vram/ff_sdr_read_data_0_s0</td>
</tr>
<tr>
<td>10</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_vram/ff_sdr_read_data_1_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.128</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.939</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vram/ff_sdr_read_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>u_vram/ff_sdr_read_data_2_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C19[1][A]</td>
<td style=" font-weight:bold;">u_vram/ff_sdr_read_data_2_s0/Q</td>
</tr>
<tr>
<td>18.820</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/I0</td>
</tr>
<tr>
<td>19.273</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/I1</td>
</tr>
<tr>
<td>20.579</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>20.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>21.049</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/SUM</td>
</tr>
<tr>
<td>21.462</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/I0</td>
</tr>
<tr>
<td>22.032</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/F</td>
</tr>
<tr>
<td>22.205</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/I3</td>
</tr>
<tr>
<td>22.576</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C18[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/F</td>
</tr>
<tr>
<td>22.834</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C16[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2/I1</td>
</tr>
<tr>
<td>23.287</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2/F</td>
</tr>
<tr>
<td>23.710</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3159_s1/I2</td>
</tr>
<tr>
<td>24.265</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C15[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3159_s1/F</td>
</tr>
<tr>
<td>24.684</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3159_s0/I2</td>
</tr>
<tr>
<td>25.254</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R23C14[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3159_s0/F</td>
</tr>
<tr>
<td>25.939</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_3_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_3_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C14[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.813, 46.527%; route: 4.150, 50.642%; tC2Q: 0.232, 2.831%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vram/ff_sdr_read_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>u_vram/ff_sdr_read_data_2_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C19[1][A]</td>
<td style=" font-weight:bold;">u_vram/ff_sdr_read_data_2_s0/Q</td>
</tr>
<tr>
<td>18.820</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/I0</td>
</tr>
<tr>
<td>19.273</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/I1</td>
</tr>
<tr>
<td>20.579</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>20.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>21.049</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/SUM</td>
</tr>
<tr>
<td>21.462</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/I0</td>
</tr>
<tr>
<td>22.032</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/F</td>
</tr>
<tr>
<td>22.205</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/I3</td>
</tr>
<tr>
<td>22.576</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C18[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/F</td>
</tr>
<tr>
<td>22.834</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C16[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2/I1</td>
</tr>
<tr>
<td>23.287</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2/F</td>
</tr>
<tr>
<td>23.710</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3159_s1/I2</td>
</tr>
<tr>
<td>24.265</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C15[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3159_s1/F</td>
</tr>
<tr>
<td>24.684</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3159_s0/I2</td>
</tr>
<tr>
<td>25.254</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R23C14[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3159_s0/F</td>
</tr>
<tr>
<td>25.755</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_1_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_1_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C14[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.813, 47.594%; route: 3.967, 49.510%; tC2Q: 0.232, 2.896%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vram/ff_sdr_read_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>u_vram/ff_sdr_read_data_2_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C19[1][A]</td>
<td style=" font-weight:bold;">u_vram/ff_sdr_read_data_2_s0/Q</td>
</tr>
<tr>
<td>18.820</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/I0</td>
</tr>
<tr>
<td>19.273</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/I1</td>
</tr>
<tr>
<td>20.579</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>20.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>21.049</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/SUM</td>
</tr>
<tr>
<td>21.462</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/I0</td>
</tr>
<tr>
<td>22.032</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/F</td>
</tr>
<tr>
<td>22.205</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/I3</td>
</tr>
<tr>
<td>22.576</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C18[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/F</td>
</tr>
<tr>
<td>22.834</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C16[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2/I1</td>
</tr>
<tr>
<td>23.287</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2/F</td>
</tr>
<tr>
<td>23.710</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3159_s1/I2</td>
</tr>
<tr>
<td>24.265</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C15[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3159_s1/F</td>
</tr>
<tr>
<td>24.684</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3159_s0/I2</td>
</tr>
<tr>
<td>25.254</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R23C14[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3159_s0/F</td>
</tr>
<tr>
<td>25.755</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_2_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_2_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C14[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.813, 47.594%; route: 3.967, 49.510%; tC2Q: 0.232, 2.896%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.199</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vram/ff_sdr_read_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>u_vram/ff_sdr_read_data_2_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C19[1][A]</td>
<td style=" font-weight:bold;">u_vram/ff_sdr_read_data_2_s0/Q</td>
</tr>
<tr>
<td>18.820</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/I0</td>
</tr>
<tr>
<td>19.273</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/I1</td>
</tr>
<tr>
<td>20.579</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>20.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>21.049</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/SUM</td>
</tr>
<tr>
<td>21.462</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/I0</td>
</tr>
<tr>
<td>22.032</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/F</td>
</tr>
<tr>
<td>22.205</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/I3</td>
</tr>
<tr>
<td>22.576</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C18[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/F</td>
</tr>
<tr>
<td>22.834</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C16[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2/I1</td>
</tr>
<tr>
<td>23.287</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2/F</td>
</tr>
<tr>
<td>23.710</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3159_s1/I2</td>
</tr>
<tr>
<td>24.265</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C15[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3159_s1/F</td>
</tr>
<tr>
<td>24.684</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3159_s0/I2</td>
</tr>
<tr>
<td>25.254</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R23C14[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3159_s0/F</td>
</tr>
<tr>
<td>25.612</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_0_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_0_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C14[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.813, 48.458%; route: 3.824, 48.593%; tC2Q: 0.232, 2.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.199</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vram/ff_sdr_read_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>u_vram/ff_sdr_read_data_2_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C19[1][A]</td>
<td style=" font-weight:bold;">u_vram/ff_sdr_read_data_2_s0/Q</td>
</tr>
<tr>
<td>18.820</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/I0</td>
</tr>
<tr>
<td>19.273</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/I1</td>
</tr>
<tr>
<td>20.579</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>20.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>21.049</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/SUM</td>
</tr>
<tr>
<td>21.462</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/I0</td>
</tr>
<tr>
<td>22.032</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/F</td>
</tr>
<tr>
<td>22.205</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/I3</td>
</tr>
<tr>
<td>22.576</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C18[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/F</td>
</tr>
<tr>
<td>22.834</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C16[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2/I1</td>
</tr>
<tr>
<td>23.287</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2/F</td>
</tr>
<tr>
<td>23.710</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3159_s1/I2</td>
</tr>
<tr>
<td>24.265</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C15[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3159_s1/F</td>
</tr>
<tr>
<td>24.684</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3159_s0/I2</td>
</tr>
<tr>
<td>25.254</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R23C14[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3159_s0/F</td>
</tr>
<tr>
<td>25.612</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_4_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_4_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C14[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.813, 48.458%; route: 3.824, 48.593%; tC2Q: 0.232, 2.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vram/ff_sdr_read_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>u_vram/ff_sdr_read_data_2_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C19[1][A]</td>
<td style=" font-weight:bold;">u_vram/ff_sdr_read_data_2_s0/Q</td>
</tr>
<tr>
<td>18.820</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/I0</td>
</tr>
<tr>
<td>19.273</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/I1</td>
</tr>
<tr>
<td>20.579</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>20.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>21.049</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/SUM</td>
</tr>
<tr>
<td>21.462</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/I0</td>
</tr>
<tr>
<td>22.032</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/F</td>
</tr>
<tr>
<td>22.205</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/I3</td>
</tr>
<tr>
<td>22.576</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C18[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/F</td>
</tr>
<tr>
<td>22.834</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C16[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2/I1</td>
</tr>
<tr>
<td>23.287</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2/F</td>
</tr>
<tr>
<td>23.710</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3159_s1/I2</td>
</tr>
<tr>
<td>24.265</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C15[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3159_s1/F</td>
</tr>
<tr>
<td>24.684</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3197_s0/I2</td>
</tr>
<tr>
<td>25.233</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R23C14[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3197_s0/F</td>
</tr>
<tr>
<td>25.562</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_0_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_0_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C14[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.792, 48.503%; route: 3.794, 48.529%; tC2Q: 0.232, 2.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vram/ff_sdr_read_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>u_vram/ff_sdr_read_data_2_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C19[1][A]</td>
<td style=" font-weight:bold;">u_vram/ff_sdr_read_data_2_s0/Q</td>
</tr>
<tr>
<td>18.820</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/I0</td>
</tr>
<tr>
<td>19.273</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/I1</td>
</tr>
<tr>
<td>20.579</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>20.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>21.049</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/SUM</td>
</tr>
<tr>
<td>21.462</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/I0</td>
</tr>
<tr>
<td>22.032</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/F</td>
</tr>
<tr>
<td>22.205</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/I3</td>
</tr>
<tr>
<td>22.576</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C18[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/F</td>
</tr>
<tr>
<td>22.834</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C16[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2/I1</td>
</tr>
<tr>
<td>23.287</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2/F</td>
</tr>
<tr>
<td>23.710</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3159_s1/I2</td>
</tr>
<tr>
<td>24.265</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C15[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3159_s1/F</td>
</tr>
<tr>
<td>24.684</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3197_s0/I2</td>
</tr>
<tr>
<td>25.233</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R23C14[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3197_s0/F</td>
</tr>
<tr>
<td>25.562</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_1_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_1_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C14[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.792, 48.503%; route: 3.794, 48.529%; tC2Q: 0.232, 2.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vram/ff_sdr_read_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>u_vram/ff_sdr_read_data_2_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C19[1][A]</td>
<td style=" font-weight:bold;">u_vram/ff_sdr_read_data_2_s0/Q</td>
</tr>
<tr>
<td>18.820</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/I0</td>
</tr>
<tr>
<td>19.273</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/I1</td>
</tr>
<tr>
<td>20.579</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>20.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>21.049</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/SUM</td>
</tr>
<tr>
<td>21.462</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/I0</td>
</tr>
<tr>
<td>22.032</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/F</td>
</tr>
<tr>
<td>22.205</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/I3</td>
</tr>
<tr>
<td>22.576</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C18[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/F</td>
</tr>
<tr>
<td>22.834</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C16[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2/I1</td>
</tr>
<tr>
<td>23.287</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2/F</td>
</tr>
<tr>
<td>23.710</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3159_s1/I2</td>
</tr>
<tr>
<td>24.265</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C15[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3159_s1/F</td>
</tr>
<tr>
<td>24.684</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3197_s0/I2</td>
</tr>
<tr>
<td>25.233</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R23C14[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3197_s0/F</td>
</tr>
<tr>
<td>25.562</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_2_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_2_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C14[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.792, 48.503%; route: 3.794, 48.529%; tC2Q: 0.232, 2.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vram/ff_sdr_read_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>u_vram/ff_sdr_read_data_2_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C19[1][A]</td>
<td style=" font-weight:bold;">u_vram/ff_sdr_read_data_2_s0/Q</td>
</tr>
<tr>
<td>18.820</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/I0</td>
</tr>
<tr>
<td>19.273</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/I1</td>
</tr>
<tr>
<td>20.579</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>20.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>21.049</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/SUM</td>
</tr>
<tr>
<td>21.462</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/I0</td>
</tr>
<tr>
<td>22.032</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/F</td>
</tr>
<tr>
<td>22.205</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/I3</td>
</tr>
<tr>
<td>22.576</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C18[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/F</td>
</tr>
<tr>
<td>22.834</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C16[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2/I1</td>
</tr>
<tr>
<td>23.287</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2/F</td>
</tr>
<tr>
<td>23.710</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s7/I1</td>
</tr>
<tr>
<td>24.259</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C15[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s7/F</td>
</tr>
<tr>
<td>24.434</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s0/I2</td>
</tr>
<tr>
<td>24.983</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R24C14[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s0/F</td>
</tr>
<tr>
<td>25.528</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C13[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C13[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_4_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_4_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C13[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.786, 48.639%; route: 3.766, 48.381%; tC2Q: 0.232, 2.981%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.398</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vram/ff_sdr_read_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>u_vram/ff_sdr_read_data_2_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C19[1][A]</td>
<td style=" font-weight:bold;">u_vram/ff_sdr_read_data_2_s0/Q</td>
</tr>
<tr>
<td>18.820</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/I0</td>
</tr>
<tr>
<td>19.273</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/I1</td>
</tr>
<tr>
<td>20.579</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>20.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>21.049</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/SUM</td>
</tr>
<tr>
<td>21.462</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/I0</td>
</tr>
<tr>
<td>22.032</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/F</td>
</tr>
<tr>
<td>22.205</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/I3</td>
</tr>
<tr>
<td>22.576</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C18[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/F</td>
</tr>
<tr>
<td>22.984</td>
<td>0.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C16[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3167_s2/I1</td>
</tr>
<tr>
<td>23.355</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C16[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3167_s2/F</td>
</tr>
<tr>
<td>24.268</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C13[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3207_s0/I3</td>
</tr>
<tr>
<td>24.838</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R22C13[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3207_s0/F</td>
</tr>
<tr>
<td>25.413</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C13[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C13[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_1_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_1_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C13[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.176, 41.412%; route: 4.261, 55.563%; tC2Q: 0.232, 3.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.398</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vram/ff_sdr_read_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>u_vram/ff_sdr_read_data_2_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C19[1][A]</td>
<td style=" font-weight:bold;">u_vram/ff_sdr_read_data_2_s0/Q</td>
</tr>
<tr>
<td>18.820</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/I0</td>
</tr>
<tr>
<td>19.273</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/I1</td>
</tr>
<tr>
<td>20.579</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>20.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>21.049</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/SUM</td>
</tr>
<tr>
<td>21.462</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/I0</td>
</tr>
<tr>
<td>22.032</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/F</td>
</tr>
<tr>
<td>22.205</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/I3</td>
</tr>
<tr>
<td>22.576</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C18[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/F</td>
</tr>
<tr>
<td>22.984</td>
<td>0.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C16[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3167_s2/I1</td>
</tr>
<tr>
<td>23.355</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C16[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3167_s2/F</td>
</tr>
<tr>
<td>24.268</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C13[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3207_s0/I3</td>
</tr>
<tr>
<td>24.838</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R22C13[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3207_s0/F</td>
</tr>
<tr>
<td>25.413</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C13[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C13[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_2_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_2_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C13[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.176, 41.412%; route: 4.261, 55.563%; tC2Q: 0.232, 3.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vram/ff_sdr_read_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>u_vram/ff_sdr_read_data_2_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C19[1][A]</td>
<td style=" font-weight:bold;">u_vram/ff_sdr_read_data_2_s0/Q</td>
</tr>
<tr>
<td>18.820</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/I0</td>
</tr>
<tr>
<td>19.273</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/I1</td>
</tr>
<tr>
<td>20.579</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>20.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>21.049</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/SUM</td>
</tr>
<tr>
<td>21.462</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/I0</td>
</tr>
<tr>
<td>22.032</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/F</td>
</tr>
<tr>
<td>22.205</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/I3</td>
</tr>
<tr>
<td>22.576</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C18[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/F</td>
</tr>
<tr>
<td>22.984</td>
<td>0.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C16[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3167_s2/I1</td>
</tr>
<tr>
<td>23.355</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C16[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3167_s2/F</td>
</tr>
<tr>
<td>24.268</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C13[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3207_s0/I3</td>
</tr>
<tr>
<td>24.838</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R22C13[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3207_s0/F</td>
</tr>
<tr>
<td>25.381</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_0_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_0_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C13[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.176, 41.586%; route: 4.229, 55.376%; tC2Q: 0.232, 3.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vram/ff_sdr_read_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>u_vram/ff_sdr_read_data_2_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C19[1][A]</td>
<td style=" font-weight:bold;">u_vram/ff_sdr_read_data_2_s0/Q</td>
</tr>
<tr>
<td>18.820</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/I0</td>
</tr>
<tr>
<td>19.273</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/I1</td>
</tr>
<tr>
<td>20.579</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>20.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>21.049</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/SUM</td>
</tr>
<tr>
<td>21.462</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/I0</td>
</tr>
<tr>
<td>22.032</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/F</td>
</tr>
<tr>
<td>22.205</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/I3</td>
</tr>
<tr>
<td>22.576</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C18[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/F</td>
</tr>
<tr>
<td>22.984</td>
<td>0.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C16[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3167_s2/I1</td>
</tr>
<tr>
<td>23.355</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C16[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3167_s2/F</td>
</tr>
<tr>
<td>24.268</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C13[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3207_s0/I3</td>
</tr>
<tr>
<td>24.838</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R22C13[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3207_s0/F</td>
</tr>
<tr>
<td>25.381</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C13[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C13[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_4_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_4_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C13[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.176, 41.586%; route: 4.229, 55.376%; tC2Q: 0.232, 3.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vram/ff_sdr_read_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>u_vram/ff_sdr_read_data_2_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C19[1][A]</td>
<td style=" font-weight:bold;">u_vram/ff_sdr_read_data_2_s0/Q</td>
</tr>
<tr>
<td>18.820</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/I0</td>
</tr>
<tr>
<td>19.273</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/I1</td>
</tr>
<tr>
<td>20.579</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>20.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>21.049</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/SUM</td>
</tr>
<tr>
<td>21.462</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/I0</td>
</tr>
<tr>
<td>22.032</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/F</td>
</tr>
<tr>
<td>22.205</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/I3</td>
</tr>
<tr>
<td>22.576</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C18[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/F</td>
</tr>
<tr>
<td>22.984</td>
<td>0.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C16[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3167_s2/I1</td>
</tr>
<tr>
<td>23.355</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C16[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3167_s2/F</td>
</tr>
<tr>
<td>24.268</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C13[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3167_s0/I3</td>
</tr>
<tr>
<td>24.838</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R22C13[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3167_s0/F</td>
</tr>
<tr>
<td>25.381</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C13[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C13[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_1_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_1_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C13[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.176, 41.586%; route: 4.229, 55.376%; tC2Q: 0.232, 3.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vram/ff_sdr_read_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>u_vram/ff_sdr_read_data_2_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C19[1][A]</td>
<td style=" font-weight:bold;">u_vram/ff_sdr_read_data_2_s0/Q</td>
</tr>
<tr>
<td>18.820</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/I0</td>
</tr>
<tr>
<td>19.273</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/I1</td>
</tr>
<tr>
<td>20.579</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>20.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>21.049</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/SUM</td>
</tr>
<tr>
<td>21.462</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/I0</td>
</tr>
<tr>
<td>22.032</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/F</td>
</tr>
<tr>
<td>22.205</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/I3</td>
</tr>
<tr>
<td>22.576</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C18[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/F</td>
</tr>
<tr>
<td>22.834</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C16[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2/I1</td>
</tr>
<tr>
<td>23.287</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2/F</td>
</tr>
<tr>
<td>23.710</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3159_s1/I2</td>
</tr>
<tr>
<td>24.265</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C15[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3159_s1/F</td>
</tr>
<tr>
<td>24.684</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3197_s0/I2</td>
</tr>
<tr>
<td>25.233</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R23C14[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3197_s0/F</td>
</tr>
<tr>
<td>25.378</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_3_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_3_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C14[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.792, 49.670%; route: 3.610, 47.291%; tC2Q: 0.232, 3.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vram/ff_sdr_read_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>u_vram/ff_sdr_read_data_2_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C19[1][A]</td>
<td style=" font-weight:bold;">u_vram/ff_sdr_read_data_2_s0/Q</td>
</tr>
<tr>
<td>18.820</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/I0</td>
</tr>
<tr>
<td>19.273</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/I1</td>
</tr>
<tr>
<td>20.579</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>20.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>21.049</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/SUM</td>
</tr>
<tr>
<td>21.462</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/I0</td>
</tr>
<tr>
<td>22.032</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/F</td>
</tr>
<tr>
<td>22.205</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/I3</td>
</tr>
<tr>
<td>22.576</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C18[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/F</td>
</tr>
<tr>
<td>22.834</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C16[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2/I1</td>
</tr>
<tr>
<td>23.287</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2/F</td>
</tr>
<tr>
<td>23.710</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3159_s1/I2</td>
</tr>
<tr>
<td>24.265</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C15[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3159_s1/F</td>
</tr>
<tr>
<td>24.684</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3197_s0/I2</td>
</tr>
<tr>
<td>25.233</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R23C14[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3197_s0/F</td>
</tr>
<tr>
<td>25.378</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_4_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_4_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C14[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.792, 49.670%; route: 3.610, 47.291%; tC2Q: 0.232, 3.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vram/ff_sdr_read_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>u_vram/ff_sdr_read_data_2_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C19[1][A]</td>
<td style=" font-weight:bold;">u_vram/ff_sdr_read_data_2_s0/Q</td>
</tr>
<tr>
<td>18.820</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/I0</td>
</tr>
<tr>
<td>19.273</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/I1</td>
</tr>
<tr>
<td>20.579</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>20.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>21.049</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/SUM</td>
</tr>
<tr>
<td>21.462</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/I0</td>
</tr>
<tr>
<td>22.032</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/F</td>
</tr>
<tr>
<td>22.205</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/I3</td>
</tr>
<tr>
<td>22.576</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C18[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/F</td>
</tr>
<tr>
<td>22.834</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C16[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2/I1</td>
</tr>
<tr>
<td>23.287</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2/F</td>
</tr>
<tr>
<td>23.710</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s7/I1</td>
</tr>
<tr>
<td>24.259</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C15[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s7/F</td>
</tr>
<tr>
<td>24.434</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s0/I2</td>
</tr>
<tr>
<td>24.983</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R24C14[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s0/F</td>
</tr>
<tr>
<td>25.344</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_0_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_0_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C14[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.786, 49.814%; route: 3.582, 47.133%; tC2Q: 0.232, 3.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vram/ff_sdr_read_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>u_vram/ff_sdr_read_data_2_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C19[1][A]</td>
<td style=" font-weight:bold;">u_vram/ff_sdr_read_data_2_s0/Q</td>
</tr>
<tr>
<td>18.820</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/I0</td>
</tr>
<tr>
<td>19.273</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/I1</td>
</tr>
<tr>
<td>20.579</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>20.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>21.049</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/SUM</td>
</tr>
<tr>
<td>21.462</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/I0</td>
</tr>
<tr>
<td>22.032</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/F</td>
</tr>
<tr>
<td>22.205</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/I3</td>
</tr>
<tr>
<td>22.576</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C18[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/F</td>
</tr>
<tr>
<td>22.834</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C16[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2/I1</td>
</tr>
<tr>
<td>23.287</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2/F</td>
</tr>
<tr>
<td>23.710</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s7/I1</td>
</tr>
<tr>
<td>24.259</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C15[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s7/F</td>
</tr>
<tr>
<td>24.434</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s0/I2</td>
</tr>
<tr>
<td>24.983</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R24C14[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s0/F</td>
</tr>
<tr>
<td>25.344</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_3_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_3_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C14[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.786, 49.814%; route: 3.582, 47.133%; tC2Q: 0.232, 3.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vram/ff_sdr_read_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>u_vram/ff_sdr_read_data_2_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C19[1][A]</td>
<td style=" font-weight:bold;">u_vram/ff_sdr_read_data_2_s0/Q</td>
</tr>
<tr>
<td>18.820</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/I0</td>
</tr>
<tr>
<td>19.273</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/I1</td>
</tr>
<tr>
<td>20.579</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>20.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>21.049</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/SUM</td>
</tr>
<tr>
<td>21.462</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/I0</td>
</tr>
<tr>
<td>22.032</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/F</td>
</tr>
<tr>
<td>22.205</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/I3</td>
</tr>
<tr>
<td>22.576</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C18[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/F</td>
</tr>
<tr>
<td>22.834</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C16[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2/I1</td>
</tr>
<tr>
<td>23.287</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2/F</td>
</tr>
<tr>
<td>23.710</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s7/I1</td>
</tr>
<tr>
<td>24.259</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C15[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s7/F</td>
</tr>
<tr>
<td>24.434</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3187_s0/I2</td>
</tr>
<tr>
<td>24.983</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R24C14[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3187_s0/F</td>
</tr>
<tr>
<td>25.342</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C15[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C15[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_1_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_1_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C15[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.786, 49.826%; route: 3.580, 47.121%; tC2Q: 0.232, 3.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vram/ff_sdr_read_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>u_vram/ff_sdr_read_data_2_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C19[1][A]</td>
<td style=" font-weight:bold;">u_vram/ff_sdr_read_data_2_s0/Q</td>
</tr>
<tr>
<td>18.820</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/I0</td>
</tr>
<tr>
<td>19.273</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/I1</td>
</tr>
<tr>
<td>20.579</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>20.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>21.049</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/SUM</td>
</tr>
<tr>
<td>21.462</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/I0</td>
</tr>
<tr>
<td>22.032</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/F</td>
</tr>
<tr>
<td>22.205</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/I3</td>
</tr>
<tr>
<td>22.576</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C18[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/F</td>
</tr>
<tr>
<td>22.834</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C16[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2/I1</td>
</tr>
<tr>
<td>23.287</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2/F</td>
</tr>
<tr>
<td>23.710</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s7/I1</td>
</tr>
<tr>
<td>24.259</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C15[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s7/F</td>
</tr>
<tr>
<td>24.434</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3187_s0/I2</td>
</tr>
<tr>
<td>24.983</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R24C14[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3187_s0/F</td>
</tr>
<tr>
<td>25.342</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C15[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C15[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_2_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_2_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C15[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.786, 49.826%; route: 3.580, 47.121%; tC2Q: 0.232, 3.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.471</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vram/ff_sdr_read_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>u_vram/ff_sdr_read_data_2_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C19[1][A]</td>
<td style=" font-weight:bold;">u_vram/ff_sdr_read_data_2_s0/Q</td>
</tr>
<tr>
<td>18.820</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/I0</td>
</tr>
<tr>
<td>19.273</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/I1</td>
</tr>
<tr>
<td>20.579</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>20.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>21.049</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/SUM</td>
</tr>
<tr>
<td>21.462</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/I0</td>
</tr>
<tr>
<td>22.032</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/F</td>
</tr>
<tr>
<td>22.205</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/I3</td>
</tr>
<tr>
<td>22.576</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C18[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/F</td>
</tr>
<tr>
<td>22.834</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C16[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2/I1</td>
</tr>
<tr>
<td>23.287</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2/F</td>
</tr>
<tr>
<td>23.710</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s7/I1</td>
</tr>
<tr>
<td>24.259</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C15[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s7/F</td>
</tr>
<tr>
<td>24.434</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s0/I2</td>
</tr>
<tr>
<td>24.983</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R24C14[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s0/F</td>
</tr>
<tr>
<td>25.341</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C13[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C13[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_1_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_1_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C13[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.786, 49.835%; route: 3.579, 47.111%; tC2Q: 0.232, 3.054%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.471</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vram/ff_sdr_read_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>u_vram/ff_sdr_read_data_2_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C19[1][A]</td>
<td style=" font-weight:bold;">u_vram/ff_sdr_read_data_2_s0/Q</td>
</tr>
<tr>
<td>18.820</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/I0</td>
</tr>
<tr>
<td>19.273</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/I1</td>
</tr>
<tr>
<td>20.579</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>20.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>21.049</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/SUM</td>
</tr>
<tr>
<td>21.462</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/I0</td>
</tr>
<tr>
<td>22.032</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/F</td>
</tr>
<tr>
<td>22.205</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/I3</td>
</tr>
<tr>
<td>22.576</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C18[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/F</td>
</tr>
<tr>
<td>22.834</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C16[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2/I1</td>
</tr>
<tr>
<td>23.287</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2/F</td>
</tr>
<tr>
<td>23.710</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s7/I1</td>
</tr>
<tr>
<td>24.259</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C15[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s7/F</td>
</tr>
<tr>
<td>24.434</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s0/I2</td>
</tr>
<tr>
<td>24.983</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R24C14[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s0/F</td>
</tr>
<tr>
<td>25.341</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C13[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C13[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_2_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_2_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C13[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.786, 49.835%; route: 3.579, 47.111%; tC2Q: 0.232, 3.054%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vram/ff_sdr_read_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>u_vram/ff_sdr_read_data_2_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C19[1][A]</td>
<td style=" font-weight:bold;">u_vram/ff_sdr_read_data_2_s0/Q</td>
</tr>
<tr>
<td>18.820</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/I0</td>
</tr>
<tr>
<td>19.273</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/I1</td>
</tr>
<tr>
<td>20.579</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>20.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>21.049</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/SUM</td>
</tr>
<tr>
<td>21.462</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/I0</td>
</tr>
<tr>
<td>22.032</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/F</td>
</tr>
<tr>
<td>22.205</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/I3</td>
</tr>
<tr>
<td>22.576</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C18[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/F</td>
</tr>
<tr>
<td>22.834</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C16[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2/I1</td>
</tr>
<tr>
<td>23.287</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s2/F</td>
</tr>
<tr>
<td>23.710</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s7/I1</td>
</tr>
<tr>
<td>24.259</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C15[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s7/F</td>
</tr>
<tr>
<td>24.434</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3187_s0/I2</td>
</tr>
<tr>
<td>24.983</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R24C14[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3187_s0/F</td>
</tr>
<tr>
<td>25.314</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_0_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_0_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C15[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.786, 50.012%; route: 3.552, 46.923%; tC2Q: 0.232, 3.065%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vram/ff_sdr_read_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>u_vram/ff_sdr_read_data_2_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C19[1][A]</td>
<td style=" font-weight:bold;">u_vram/ff_sdr_read_data_2_s0/Q</td>
</tr>
<tr>
<td>18.820</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/I0</td>
</tr>
<tr>
<td>19.273</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/I1</td>
</tr>
<tr>
<td>20.579</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>20.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>21.049</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/SUM</td>
</tr>
<tr>
<td>21.462</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/I0</td>
</tr>
<tr>
<td>22.032</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/F</td>
</tr>
<tr>
<td>22.205</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/I3</td>
</tr>
<tr>
<td>22.576</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C18[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/F</td>
</tr>
<tr>
<td>22.984</td>
<td>0.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C16[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3167_s2/I1</td>
</tr>
<tr>
<td>23.355</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C16[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3167_s2/F</td>
</tr>
<tr>
<td>24.268</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C13[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3167_s0/I3</td>
</tr>
<tr>
<td>24.838</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R22C13[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3167_s0/F</td>
</tr>
<tr>
<td>25.197</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C13[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C13[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_0_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_0_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C13[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.176, 42.611%; route: 4.046, 54.277%; tC2Q: 0.232, 3.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vram/ff_sdr_read_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>u_vram/ff_sdr_read_data_2_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C19[1][A]</td>
<td style=" font-weight:bold;">u_vram/ff_sdr_read_data_2_s0/Q</td>
</tr>
<tr>
<td>18.820</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/I0</td>
</tr>
<tr>
<td>19.273</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/I1</td>
</tr>
<tr>
<td>20.579</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s/COUT</td>
</tr>
<tr>
<td>20.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/CIN</td>
</tr>
<tr>
<td>21.049</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s/SUM</td>
</tr>
<tr>
<td>21.462</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/I0</td>
</tr>
<tr>
<td>22.032</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s6/F</td>
</tr>
<tr>
<td>22.205</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/I3</td>
</tr>
<tr>
<td>22.576</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C18[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3147_s4/F</td>
</tr>
<tr>
<td>22.984</td>
<td>0.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C16[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3167_s2/I1</td>
</tr>
<tr>
<td>23.355</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C16[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3167_s2/F</td>
</tr>
<tr>
<td>24.268</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C13[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3167_s0/I3</td>
</tr>
<tr>
<td>24.838</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R22C13[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3167_s0/F</td>
</tr>
<tr>
<td>25.197</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C13[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C13[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_2_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_2_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C13[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.176, 42.611%; route: 4.046, 54.277%; tC2Q: 0.232, 3.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_wdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_wdata_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[0][B]</td>
<td>u_v9958/ff_wdata_1_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R20C19[0][B]</td>
<td style=" font-weight:bold;">u_v9958/ff_wdata_1_s0/Q</td>
</tr>
<tr>
<td>2.425</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[2][B]</td>
<td style=" font-weight:bold;">u_vram/ff_wdata_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[2][B]</td>
<td>u_vram/ff_wdata_1_s0/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vram/ff_wdata_1_s0</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C18[2][B]</td>
<td>u_vram/ff_wdata_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.862</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_write_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_write_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>u_v9958/ff_write_s0/CLK</td>
</tr>
<tr>
<td>2.042</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td style=" font-weight:bold;">u_v9958/ff_write_s0/Q</td>
</tr>
<tr>
<td>2.164</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>u_vram/n54_s1/I0</td>
</tr>
<tr>
<td>2.528</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" background: #97FFFF;">u_vram/n54_s1/F</td>
</tr>
<tr>
<td>2.528</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" font-weight:bold;">u_vram/ff_write_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>u_vram/ff_write_s1/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vram/ff_write_s1</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>u_vram/ff_write_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 52.992%; route: 0.122, 17.746%; tC2Q: 0.201, 29.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_address_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_address_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>u_v9958/ff_address_5_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" font-weight:bold;">u_v9958/ff_address_5_s0/Q</td>
</tr>
<tr>
<td>2.538</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td style=" font-weight:bold;">u_vram/ff_address_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td>u_vram/ff_address_5_s0/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vram/ff_address_5_s0</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18[1][B]</td>
<td>u_vram/ff_address_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_address_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_address_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td>u_v9958/ff_address_6_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" font-weight:bold;">u_v9958/ff_address_6_s0/Q</td>
</tr>
<tr>
<td>2.538</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[1][B]</td>
<td style=" font-weight:bold;">u_vram/ff_address_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[1][B]</td>
<td>u_vram/ff_address_6_s0/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vram/ff_address_6_s0</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C19[1][B]</td>
<td>u_vram/ff_address_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_address_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_address_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td>u_v9958/ff_address_9_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td style=" font-weight:bold;">u_v9958/ff_address_9_s0/Q</td>
</tr>
<tr>
<td>2.538</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" font-weight:bold;">u_vram/ff_address_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>u_vram/ff_address_9_s0/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vram/ff_address_9_s0</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>u_vram/ff_address_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_address_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_address_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>u_v9958/ff_address_10_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" font-weight:bold;">u_v9958/ff_address_10_s0/Q</td>
</tr>
<tr>
<td>2.538</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td style=" font-weight:bold;">u_vram/ff_address_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>u_vram/ff_address_10_s0/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vram/ff_address_10_s0</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>u_vram/ff_address_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_address_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_address_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>u_v9958/ff_address_11_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td style=" font-weight:bold;">u_v9958/ff_address_11_s0/Q</td>
</tr>
<tr>
<td>2.538</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[1][B]</td>
<td style=" font-weight:bold;">u_vram/ff_address_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[1][B]</td>
<td>u_vram/ff_address_11_s0/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vram/ff_address_11_s0</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C18[1][B]</td>
<td>u_vram/ff_address_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_address_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_address_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>u_v9958/ff_address_12_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td style=" font-weight:bold;">u_v9958/ff_address_12_s0/Q</td>
</tr>
<tr>
<td>2.538</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td style=" font-weight:bold;">u_vram/ff_address_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td>u_vram/ff_address_12_s0/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vram/ff_address_12_s0</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18[2][B]</td>
<td>u_vram/ff_address_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_address_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_address_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>u_v9958/ff_address_13_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td style=" font-weight:bold;">u_v9958/ff_address_13_s0/Q</td>
</tr>
<tr>
<td>2.538</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td style=" font-weight:bold;">u_vram/ff_address_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>u_vram/ff_address_13_s0/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vram/ff_address_13_s0</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>u_vram/ff_address_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_wdata_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_wdata_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[2][B]</td>
<td>u_v9958/ff_wdata_7_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R20C18[2][B]</td>
<td style=" font-weight:bold;">u_v9958/ff_wdata_7_s0/Q</td>
</tr>
<tr>
<td>2.538</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td style=" font-weight:bold;">u_vram/ff_wdata_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td>u_vram/ff_wdata_7_s0/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vram/ff_wdata_7_s0</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C18[0][B]</td>
<td>u_vram/ff_wdata_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_address_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_address_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[1][B]</td>
<td>u_v9958/ff_address_7_s0/CLK</td>
</tr>
<tr>
<td>2.042</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C17[1][B]</td>
<td style=" font-weight:bold;">u_v9958/ff_address_7_s0/Q</td>
</tr>
<tr>
<td>2.658</td>
<td>0.617</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[2][A]</td>
<td style=" font-weight:bold;">u_vram/ff_address_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[2][A]</td>
<td>u_vram/ff_address_7_s0/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vram/ff_address_7_s0</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C18[2][A]</td>
<td>u_vram/ff_address_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.617, 75.414%; tC2Q: 0.201, 24.586%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_address_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_address_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td>u_v9958/ff_address_8_s0/CLK</td>
</tr>
<tr>
<td>2.042</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" font-weight:bold;">u_v9958/ff_address_8_s0/Q</td>
</tr>
<tr>
<td>2.658</td>
<td>0.617</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td style=" font-weight:bold;">u_vram/ff_address_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>u_vram/ff_address_8_s0/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vram/ff_address_8_s0</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>u_vram/ff_address_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.617, 75.414%; tC2Q: 0.201, 24.586%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_wdata_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_wdata_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[0][A]</td>
<td>u_v9958/ff_wdata_2_s0/CLK</td>
</tr>
<tr>
<td>2.042</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R20C18[0][A]</td>
<td style=" font-weight:bold;">u_v9958/ff_wdata_2_s0/Q</td>
</tr>
<tr>
<td>2.658</td>
<td>0.617</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td style=" font-weight:bold;">u_vram/ff_wdata_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td>u_vram/ff_wdata_2_s0/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vram/ff_wdata_2_s0</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C18[1][A]</td>
<td>u_vram/ff_wdata_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.617, 75.414%; tC2Q: 0.201, 24.586%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_address_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_address_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[0][A]</td>
<td>u_v9958/ff_address_0_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R20C20[0][A]</td>
<td style=" font-weight:bold;">u_v9958/ff_address_0_s0/Q</td>
</tr>
<tr>
<td>2.660</td>
<td>0.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][A]</td>
<td style=" font-weight:bold;">u_vram/ff_address_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][A]</td>
<td>u_vram/ff_address_0_s0/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vram/ff_address_0_s0</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C21[2][A]</td>
<td>u_vram/ff_address_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.617, 75.347%; tC2Q: 0.202, 24.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_address_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_address_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[0][B]</td>
<td>u_v9958/ff_address_1_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R20C20[0][B]</td>
<td style=" font-weight:bold;">u_v9958/ff_address_1_s0/Q</td>
</tr>
<tr>
<td>2.660</td>
<td>0.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][B]</td>
<td style=" font-weight:bold;">u_vram/ff_address_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][B]</td>
<td>u_vram/ff_address_1_s0/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vram/ff_address_1_s0</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C21[1][B]</td>
<td>u_vram/ff_address_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.617, 75.347%; tC2Q: 0.202, 24.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_address_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_address_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[1][A]</td>
<td>u_v9958/ff_address_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R20C20[1][A]</td>
<td style=" font-weight:bold;">u_v9958/ff_address_2_s0/Q</td>
</tr>
<tr>
<td>2.660</td>
<td>0.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td style=" font-weight:bold;">u_vram/ff_address_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td>u_vram/ff_address_2_s0/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vram/ff_address_2_s0</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C21[1][A]</td>
<td>u_vram/ff_address_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.617, 75.347%; tC2Q: 0.202, 24.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_address_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_address_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[1][B]</td>
<td>u_v9958/ff_address_3_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R20C20[1][B]</td>
<td style=" font-weight:bold;">u_v9958/ff_address_3_s0/Q</td>
</tr>
<tr>
<td>2.660</td>
<td>0.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td style=" font-weight:bold;">u_vram/ff_address_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td>u_vram/ff_address_3_s0/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vram/ff_address_3_s0</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C21[0][B]</td>
<td>u_vram/ff_address_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.617, 75.347%; tC2Q: 0.202, 24.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_address_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_address_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[2][A]</td>
<td>u_v9958/ff_address_4_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R20C20[2][A]</td>
<td style=" font-weight:bold;">u_v9958/ff_address_4_s0/Q</td>
</tr>
<tr>
<td>2.660</td>
<td>0.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[0][A]</td>
<td style=" font-weight:bold;">u_vram/ff_address_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[0][A]</td>
<td>u_vram/ff_address_4_s0/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vram/ff_address_4_s0</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C21[0][A]</td>
<td>u_vram/ff_address_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.617, 75.347%; tC2Q: 0.202, 24.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_wdata_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_wdata_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[0][A]</td>
<td>u_v9958/ff_wdata_0_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R20C19[0][A]</td>
<td style=" font-weight:bold;">u_v9958/ff_wdata_0_s0/Q</td>
</tr>
<tr>
<td>2.660</td>
<td>0.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td style=" font-weight:bold;">u_vram/ff_wdata_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>u_vram/ff_wdata_0_s0/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vram/ff_wdata_0_s0</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>u_vram/ff_wdata_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.617, 75.347%; tC2Q: 0.202, 24.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_wdata_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_wdata_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>u_v9958/ff_wdata_3_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">u_v9958/ff_wdata_3_s0/Q</td>
</tr>
<tr>
<td>2.660</td>
<td>0.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[2][B]</td>
<td style=" font-weight:bold;">u_vram/ff_wdata_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[2][B]</td>
<td>u_vram/ff_wdata_3_s0/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vram/ff_wdata_3_s0</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C17[2][B]</td>
<td>u_vram/ff_wdata_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.617, 75.347%; tC2Q: 0.202, 24.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_wdata_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_wdata_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[2][A]</td>
<td>u_v9958/ff_wdata_6_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R20C18[2][A]</td>
<td style=" font-weight:bold;">u_v9958/ff_wdata_6_s0/Q</td>
</tr>
<tr>
<td>2.660</td>
<td>0.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" font-weight:bold;">u_vram/ff_wdata_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>u_vram/ff_wdata_6_s0/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vram/ff_wdata_6_s0</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>u_vram/ff_wdata_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.617, 75.347%; tC2Q: 0.202, 24.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_wdata_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_wdata_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[1][A]</td>
<td>u_v9958/ff_wdata_4_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R20C18[1][A]</td>
<td style=" font-weight:bold;">u_v9958/ff_wdata_4_s0/Q</td>
</tr>
<tr>
<td>2.687</td>
<td>0.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td style=" font-weight:bold;">u_vram/ff_wdata_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td>u_vram/ff_wdata_4_s0/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vram/ff_wdata_4_s0</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C17[2][A]</td>
<td>u_vram/ff_wdata_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.645, 76.141%; tC2Q: 0.202, 23.859%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_wdata_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_wdata_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[1][B]</td>
<td>u_v9958/ff_wdata_5_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R20C18[1][B]</td>
<td style=" font-weight:bold;">u_v9958/ff_wdata_5_s0/Q</td>
</tr>
<tr>
<td>2.687</td>
<td>0.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" font-weight:bold;">u_vram/ff_wdata_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td>u_vram/ff_wdata_5_s0/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vram/ff_wdata_5_s0</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C17[0][B]</td>
<td>u_vram/ff_wdata_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.645, 76.141%; tC2Q: 0.202, 23.859%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_valid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_address_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>u_v9958/ff_valid_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R13C18[0][A]</td>
<td style=" font-weight:bold;">u_v9958/ff_valid_s0/Q</td>
</tr>
<tr>
<td>2.309</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[3][B]</td>
<td>u_vram/n10_s3/I2</td>
</tr>
<tr>
<td>2.619</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R14C19[3][B]</td>
<td style=" background: #97FFFF;">u_vram/n10_s3/F</td>
</tr>
<tr>
<td>2.882</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[1][B]</td>
<td style=" font-weight:bold;">u_vram/ff_address_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[1][B]</td>
<td>u_vram/ff_address_6_s0/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vram/ff_address_6_s0</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C19[1][B]</td>
<td>u_vram/ff_address_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 29.773%; route: 0.529, 50.827%; tC2Q: 0.202, 19.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_valid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_address_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1816</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>u_v9958/ff_valid_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R13C18[0][A]</td>
<td style=" font-weight:bold;">u_v9958/ff_valid_s0/Q</td>
</tr>
<tr>
<td>2.309</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[3][B]</td>
<td>u_vram/n10_s3/I2</td>
</tr>
<tr>
<td>2.619</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R14C19[3][B]</td>
<td style=" background: #97FFFF;">u_vram/n10_s3/F</td>
</tr>
<tr>
<td>2.882</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td style=" font-weight:bold;">u_vram/ff_address_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>87</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>u_vram/ff_address_8_s0/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vram/ff_address_8_s0</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>u_vram/ff_address_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 29.773%; route: 0.529, 50.827%; tC2Q: 0.202, 19.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_vram/ff_wdata_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.652</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.927</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_vram/ff_wdata_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.984</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_vram/ff_wdata_7_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_vram/ff_wdata_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.652</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.927</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_vram/ff_wdata_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.984</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_vram/ff_wdata_5_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_vram/ff_wdata_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.652</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.927</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_vram/ff_wdata_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.984</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_vram/ff_wdata_1_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_vram/ff_address_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.652</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.927</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_vram/ff_address_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.984</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_vram/ff_address_7_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_vram/ff_main_timer_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.652</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.927</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_vram/ff_main_timer_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.984</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_vram/ff_main_timer_8_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_vram/ff_sdr_dq_mask_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.652</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.927</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_vram/ff_sdr_dq_mask_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.984</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_vram/ff_sdr_dq_mask_1_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_vram/ff_sdr_dq_mask_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.652</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.927</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_vram/ff_sdr_dq_mask_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.984</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_vram/ff_sdr_dq_mask_0_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_vram/ff_main_timer_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.652</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.927</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_vram/ff_main_timer_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.984</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_vram/ff_main_timer_10_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_vram/ff_sdr_read_data_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.652</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.927</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_vram/ff_sdr_read_data_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.984</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_vram/ff_sdr_read_data_0_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_vram/ff_sdr_read_data_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.652</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.927</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_vram/ff_sdr_read_data_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.984</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_vram/ff_sdr_read_data_1_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1816</td>
<td>w_video_clk</td>
<td>11.253</td>
<td>2.274</td>
</tr>
<tr>
<td>251</td>
<td>w_vdp_enable</td>
<td>15.281</td>
<td>2.016</td>
</tr>
<tr>
<td>89</td>
<td>u_v9958/u_v9958_core/w_dot_state[1]</td>
<td>16.004</td>
<td>2.276</td>
</tr>
<tr>
<td>89</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_state[3]</td>
<td>17.472</td>
<td>1.502</td>
</tr>
<tr>
<td>87</td>
<td>O_sdram_clk_d</td>
<td>-0.128</td>
<td>2.442</td>
</tr>
<tr>
<td>71</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_state[2]</td>
<td>16.852</td>
<td>2.207</td>
</tr>
<tr>
<td>61</td>
<td>u_v9958/u_v9958_core/reg_r9_y_dots_Z</td>
<td>19.230</td>
<td>1.756</td>
</tr>
<tr>
<td>59</td>
<td>u_v9958/u_v9958_core/w_eight_dot_state[1]</td>
<td>15.190</td>
<td>1.934</td>
</tr>
<tr>
<td>52</td>
<td>w_vdp_vcounter[1]</td>
<td>18.420</td>
<td>1.735</td>
</tr>
<tr>
<td>52</td>
<td>u_v9958/u_v9958_core/w_dot_state[0]</td>
<td>16.214</td>
<td>2.242</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C42</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C51</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C13</td>
<td>100.00%</td>
</tr>
<tr>
<td>R11C33</td>
<td>100.00%</td>
</tr>
<tr>
<td>R21C7</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
