# Generated by Yosys 0.25+0 (git sha1 c34d308bb, gcc 11.3.0-1ubuntu1~22.04 -fPIC -Os)
autoidx 22
module \gold
  wire width 8 $0\x[7:0]
  wire width 8 $0\y[7:0]
  wire width 8 $add$/home/yenlu_mepu/GV/gv0/design/RtlEco/case1/gold.v:23$10_Y
  wire width 8 $add$/home/yenlu_mepu/GV/gv0/design/RtlEco/case1/gold.v:23$11_Y
  wire $eq$/home/yenlu_mepu/GV/gv0/design/RtlEco/case1/gold.v:10$1_Y
  wire $eq$/home/yenlu_mepu/GV/gv0/design/RtlEco/case1/gold.v:13$5_Y
  wire $eq$/home/yenlu_mepu/GV/gv0/design/RtlEco/case1/gold.v:14$6_Y
  wire $gt$/home/yenlu_mepu/GV/gv0/design/RtlEco/case1/gold.v:12$4_Y
  wire $le$/home/yenlu_mepu/GV/gv0/design/RtlEco/case1/gold.v:11$2_Y
  wire $logic_not$/home/yenlu_mepu/GV/gv0/design/RtlEco/case1/gold.v:11$3_Y
  wire $logic_not$/home/yenlu_mepu/GV/gv0/design/RtlEco/case1/gold.v:17$8_Y
  wire $lt$/home/yenlu_mepu/GV/gv0/design/RtlEco/case1/gold.v:22$9_Y
  wire width 8 $procmux$13_Y
  wire $procmux$14_CMP
  wire width 8 $procmux$15_Y
  wire $procmux$16_CMP
  wire width 8 $procmux$18_Y
  wire $procmux$19_CMP
  wire input 2 \clk
  wire input 1 \reset
  wire width 8 \sum
  wire width 8 \x
  wire width 8 \y
  wire output 3 \z1
  wire output 4 \z2
  wire output 5 \z3
  wire output 6 \z4
  wire output 7 \z5
  cell $add $add$/home/yenlu_mepu/GV/gv0/design/RtlEco/case1/gold.v:23$10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \x
    connect \B \y
    connect \Y $add$/home/yenlu_mepu/GV/gv0/design/RtlEco/case1/gold.v:23$10_Y
  end
  cell $add $add$/home/yenlu_mepu/GV/gv0/design/RtlEco/case1/gold.v:23$11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A $add$/home/yenlu_mepu/GV/gv0/design/RtlEco/case1/gold.v:23$10_Y
    connect \B 1'1
    connect \Y $add$/home/yenlu_mepu/GV/gv0/design/RtlEco/case1/gold.v:23$11_Y
  end
  cell $eq $eq$/home/yenlu_mepu/GV/gv0/design/RtlEco/case1/gold.v:10$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \x
    connect \B 8'11001000
    connect \Y $eq$/home/yenlu_mepu/GV/gv0/design/RtlEco/case1/gold.v:10$1_Y
  end
  cell $eq $eq$/home/yenlu_mepu/GV/gv0/design/RtlEco/case1/gold.v:13$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \x
    connect \B 8'11001000
    connect \Y $eq$/home/yenlu_mepu/GV/gv0/design/RtlEco/case1/gold.v:13$5_Y
  end
  cell $eq $eq$/home/yenlu_mepu/GV/gv0/design/RtlEco/case1/gold.v:14$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \y
    connect \B 8'11001000
    connect \Y $eq$/home/yenlu_mepu/GV/gv0/design/RtlEco/case1/gold.v:14$6_Y
  end
  cell $gt $gt$/home/yenlu_mepu/GV/gv0/design/RtlEco/case1/gold.v:12$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \x
    connect \B 8'11001000
    connect \Y $gt$/home/yenlu_mepu/GV/gv0/design/RtlEco/case1/gold.v:12$4_Y
  end
  cell $le $le$/home/yenlu_mepu/GV/gv0/design/RtlEco/case1/gold.v:11$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \x
    connect \B 8'11001000
    connect \Y $le$/home/yenlu_mepu/GV/gv0/design/RtlEco/case1/gold.v:11$2_Y
  end
  cell $logic_not $logic_not$/home/yenlu_mepu/GV/gv0/design/RtlEco/case1/gold.v:11$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $le$/home/yenlu_mepu/GV/gv0/design/RtlEco/case1/gold.v:11$2_Y
    connect \Y $logic_not$/home/yenlu_mepu/GV/gv0/design/RtlEco/case1/gold.v:11$3_Y
  end
  cell $logic_not $logic_not$/home/yenlu_mepu/GV/gv0/design/RtlEco/case1/gold.v:17$8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \Y $logic_not$/home/yenlu_mepu/GV/gv0/design/RtlEco/case1/gold.v:17$8_Y
  end
  cell $lt $lt$/home/yenlu_mepu/GV/gv0/design/RtlEco/case1/gold.v:22$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \x
    connect \B 8'01100100
    connect \Y $lt$/home/yenlu_mepu/GV/gv0/design/RtlEco/case1/gold.v:22$9_Y
  end
  cell $dff $procdff$20
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $procmux$18_Y
    connect \Q \x
  end
  cell $dff $procdff$21
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $procmux$13_Y
    connect \Q \y
  end
  attribute \full_case 1
  cell $mux $procmux$13
    parameter \WIDTH 8
    connect \A 8'00000001
    connect \B \x
    connect \S \reset
    connect \Y $procmux$13_Y
  end
  cell $mux $procmux$15
    parameter \WIDTH 8
    connect \A \x
    connect \B $add$/home/yenlu_mepu/GV/gv0/design/RtlEco/case1/gold.v:23$11_Y
    connect \S $procmux$16_CMP
    connect \Y $procmux$15_Y
  end
  attribute \full_case 1
  cell $mux $procmux$18
    parameter \WIDTH 8
    connect \A 8'00000001
    connect \B $procmux$15_Y
    connect \S \reset
    connect \Y $procmux$18_Y
  end
  connect \z1 $eq$/home/yenlu_mepu/GV/gv0/design/RtlEco/case1/gold.v:10$1_Y
  connect \z2 $logic_not$/home/yenlu_mepu/GV/gv0/design/RtlEco/case1/gold.v:11$3_Y
  connect \z3 $gt$/home/yenlu_mepu/GV/gv0/design/RtlEco/case1/gold.v:12$4_Y
  connect \z4 $eq$/home/yenlu_mepu/GV/gv0/design/RtlEco/case1/gold.v:13$5_Y
  connect \z5 $eq$/home/yenlu_mepu/GV/gv0/design/RtlEco/case1/gold.v:14$6_Y
  connect $procmux$14_CMP $logic_not$/home/yenlu_mepu/GV/gv0/design/RtlEco/case1/gold.v:17$8_Y
  connect $0\y[7:0] $procmux$13_Y
  connect $procmux$16_CMP $lt$/home/yenlu_mepu/GV/gv0/design/RtlEco/case1/gold.v:22$9_Y
  connect $procmux$19_CMP $logic_not$/home/yenlu_mepu/GV/gv0/design/RtlEco/case1/gold.v:17$8_Y
  connect $0\x[7:0] $procmux$18_Y
end
