#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Oct  2 10:33:59 2019
# Process ID: 679
# Current directory: /media/ramiro/1C3A84E93A84C16E/PPS/src/Python/run/valid_generator_tb_files
# Command line: vivado
# Log file: /media/ramiro/1C3A84E93A84C16E/PPS/src/Python/run/valid_generator_tb_files/vivado.log
# Journal file: /media/ramiro/1C3A84E93A84C16E/PPS/src/Python/run/valid_generator_tb_files/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /usr/bin/Xilinx/Vivado/2019.1/bin/projects/prog_fifo_vector_matching/prog_fifo_vector_matching.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file '/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/commonMemories/bram.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/commonMemories/prog_fifo_top.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/bin/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project /usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file '/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/bin/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files {{/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator.v}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator.v}}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/valid_generator_1_to_N.v} {/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_N_to_1.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/paralellismConverters/parallel_converter_1_to_N.v}}
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files {{/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_N_to_1.v}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_N_to_1.v}}
add_files -norecurse {{/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/paralellismConverters/parallel_converter_1_to_N.v}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/valid_generator_1_to_N.v}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/valid_generator_1_to_N.v}}
export_ip_user_files -of_objects  [get_files {{/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/paralellismConverters/parallel_converter_1_to_N.v}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/paralellismConverters/parallel_converter_1_to_N.v}}
export_ip_user_files -of_objects  [get_files {{/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/paralellismConverters/parallel_converter_1_to_N.v}}] -no_script -reset -force -quiet
remove_files  {{/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/paralellismConverters/parallel_converter_1_to_N.v}}
add_files -norecurse {{/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/paralellismConverters/parallel_converter_1_to_N.v}}
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  {{/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/paralellismConverters/parallel_converter_1_to_N.v}}]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_1_to_N.v} {/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_N_to_1.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  {{/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_N_to_1.v}}]
set_property is_enabled true [get_files  {{/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/paralellismConverters/parallel_converter_1_to_N.v}}]
set_property is_enabled false [get_files  {{/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/paralellismConverters/parallel_converter_N_to_1.v}}]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_valid_generator_1_to_N' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_valid_generator_1_to_N_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/paralellismConverters/parallel_converter_1_to_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_converter_1_to_N
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_1_to_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_valid_generator_1_to_N
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
xelab -wto 0953b95164bc449aacf04b6f8e1a1cec --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_valid_generator_1_to_N_behav xil_defaultlib.tb_valid_generator_1_to_N xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /usr/bin/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 0953b95164bc449aacf04b6f8e1a1cec --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_valid_generator_1_to_N_behav xil_defaultlib.tb_valid_generator_1_to_N xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1320 differs from formal bit length 66 for port 'i_data' [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_1_to_N.v:81]
WARNING: [VRFC 10-3091] actual bit length 66 differs from formal bit length 1320 for port 'o_data' [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_1_to_N.v:83]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/validGenerator/valid_generator.v:37]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/validGenerator/valid_generator.v:47]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/paralellismConverters/parallel_converter_1_to_N.v" Line 3. Module parallel_converter_1_to_N(NB_DATA_BUS=1320) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.parallel_converter_1_to_N(NB_DAT...
Compiling module xil_defaultlib.valid_generator(COUNT_SCALE=1,VA...
Compiling module xil_defaultlib.valid_generator(COUNT_SCALE=1,VA...
Compiling module xil_defaultlib.tb_valid_generator_1_to_N
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_valid_generator_1_to_N_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim/xsim.dir/tb_valid_generator_1_to_N_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim/xsim.dir/tb_valid_generator_1_to_N_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Oct  2 10:58:48 2019. For additional details about this file, please refer to the WebTalk help file at /usr/bin/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Oct  2 10:58:48 2019...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 6888.230 ; gain = 0.000 ; free physical = 954 ; free virtual = 6252
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_valid_generator_1_to_N_behav -key {Behavioral:sim_1:Functional:tb_valid_generator_1_to_N} -tclbatch {tb_valid_generator_1_to_N.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_valid_generator_1_to_N.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_valid_generator_1_to_N_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 7013.559 ; gain = 125.328 ; free physical = 869 ; free virtual = 6179
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7023.203 ; gain = 0.000 ; free physical = 905 ; free virtual = 6221
INFO: [Vivado 12-5682] Launching behavioral simulation in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_valid_generator_1_to_N' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_valid_generator_1_to_N_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
xelab -wto 0953b95164bc449aacf04b6f8e1a1cec --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_valid_generator_1_to_N_behav xil_defaultlib.tb_valid_generator_1_to_N xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /usr/bin/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 0953b95164bc449aacf04b6f8e1a1cec --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_valid_generator_1_to_N_behav xil_defaultlib.tb_valid_generator_1_to_N xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1320 differs from formal bit length 66 for port 'i_data' [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_1_to_N.v:81]
WARNING: [VRFC 10-3091] actual bit length 66 differs from formal bit length 1320 for port 'o_data' [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_1_to_N.v:83]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/validGenerator/valid_generator.v:37]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/validGenerator/valid_generator.v:47]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 7035.199 ; gain = 11.996 ; free physical = 860 ; free virtual = 6176
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_valid_generator_1_to_N' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_valid_generator_1_to_N_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/paralellismConverters/parallel_converter_1_to_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_converter_1_to_N
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/validGenerator/valid_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_1_to_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_valid_generator_1_to_N
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
xelab -wto 0953b95164bc449aacf04b6f8e1a1cec --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_valid_generator_1_to_N_behav xil_defaultlib.tb_valid_generator_1_to_N xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /usr/bin/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 0953b95164bc449aacf04b6f8e1a1cec --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_valid_generator_1_to_N_behav xil_defaultlib.tb_valid_generator_1_to_N xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1320 differs from formal bit length 66 for port 'i_data' [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_1_to_N.v:125]
WARNING: [VRFC 10-3091] actual bit length 66 differs from formal bit length 1320 for port 'o_data' [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_1_to_N.v:127]
WARNING: [VRFC 10-3283] element index 1319 into 'tb_o_data' is out of bounds [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_1_to_N.v:44]
WARNING: [VRFC 10-3283] element index 1253 into 'tb_o_data' is out of bounds [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_1_to_N.v:45]
WARNING: [VRFC 10-3283] element index 1187 into 'tb_o_data' is out of bounds [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_1_to_N.v:46]
WARNING: [VRFC 10-3283] element index 1121 into 'tb_o_data' is out of bounds [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_1_to_N.v:47]
WARNING: [VRFC 10-3283] element index 1055 into 'tb_o_data' is out of bounds [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_1_to_N.v:48]
WARNING: [VRFC 10-3283] element index 989 into 'tb_o_data' is out of bounds [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_1_to_N.v:49]
WARNING: [VRFC 10-3283] element index 923 into 'tb_o_data' is out of bounds [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_1_to_N.v:50]
WARNING: [VRFC 10-3283] element index 857 into 'tb_o_data' is out of bounds [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_1_to_N.v:51]
WARNING: [VRFC 10-3283] element index 791 into 'tb_o_data' is out of bounds [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_1_to_N.v:52]
WARNING: [VRFC 10-3283] element index 725 into 'tb_o_data' is out of bounds [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_1_to_N.v:53]
WARNING: [VRFC 10-3283] element index 659 into 'tb_o_data' is out of bounds [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_1_to_N.v:54]
WARNING: [VRFC 10-3283] element index 593 into 'tb_o_data' is out of bounds [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_1_to_N.v:55]
WARNING: [VRFC 10-3283] element index 527 into 'tb_o_data' is out of bounds [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_1_to_N.v:56]
WARNING: [VRFC 10-3283] element index 461 into 'tb_o_data' is out of bounds [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_1_to_N.v:57]
WARNING: [VRFC 10-3283] element index 395 into 'tb_o_data' is out of bounds [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_1_to_N.v:58]
WARNING: [VRFC 10-3283] element index 329 into 'tb_o_data' is out of bounds [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_1_to_N.v:59]
WARNING: [VRFC 10-3283] element index 263 into 'tb_o_data' is out of bounds [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_1_to_N.v:60]
WARNING: [VRFC 10-3283] element index 197 into 'tb_o_data' is out of bounds [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_1_to_N.v:61]
WARNING: [VRFC 10-3283] element index 131 into 'tb_o_data' is out of bounds [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_1_to_N.v:62]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/validGenerator/valid_generator.v:37]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/validGenerator/valid_generator.v:47]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/paralellismConverters/parallel_converter_1_to_N.v" Line 3. Module parallel_converter_1_to_N(NB_DATA_BUS=1320) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.parallel_converter_1_to_N(NB_DAT...
Compiling module xil_defaultlib.valid_generator(COUNT_SCALE=1,VA...
Compiling module xil_defaultlib.valid_generator(COUNT_SCALE=1,VA...
Compiling module xil_defaultlib.tb_valid_generator_1_to_N
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_valid_generator_1_to_N_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_valid_generator_1_to_N_behav -key {Behavioral:sim_1:Functional:tb_valid_generator_1_to_N} -tclbatch {tb_valid_generator_1_to_N.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_valid_generator_1_to_N.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_valid_generator_1_to_N_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7127.906 ; gain = 68.848 ; free physical = 509 ; free virtual = 5845
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_1_to_N.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/valid_generator_1_to_N.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/paralellismConverters/parallel_converter_1_to_N.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_1_to_N.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/valid_generator_1_to_N.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/paralellismConverters/parallel_converter_1_to_N.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_1_to_N.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/valid_generator_1_to_N.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/paralellismConverters/parallel_converter_1_to_N.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_1_to_N.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/valid_generator_1_to_N.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/paralellismConverters/parallel_converter_1_to_N.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_1_to_N.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/valid_generator_1_to_N.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/paralellismConverters/parallel_converter_1_to_N.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_valid_generator_1_to_N' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_valid_generator_1_to_N_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/paralellismConverters/parallel_converter_1_to_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_converter_1_to_N
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/validGenerator/valid_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_1_to_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_valid_generator_1_to_N
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
xelab -wto 0953b95164bc449aacf04b6f8e1a1cec --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_valid_generator_1_to_N_behav xil_defaultlib.tb_valid_generator_1_to_N xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /usr/bin/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 0953b95164bc449aacf04b6f8e1a1cec --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_valid_generator_1_to_N_behav xil_defaultlib.tb_valid_generator_1_to_N xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1324] repetition multiplier must be positive [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/validGenerator/valid_generator.v:37]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/validGenerator/valid_generator.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.parallel_converter_1_to_N(NB_DAT...
Compiling module xil_defaultlib.valid_generator(COUNT_SCALE=1,VA...
Compiling module xil_defaultlib.valid_generator(COUNT_SCALE=1,VA...
Compiling module xil_defaultlib.tb_valid_generator_1_to_N
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_valid_generator_1_to_N_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_valid_generator_1_to_N_behav -key {Behavioral:sim_1:Functional:tb_valid_generator_1_to_N} -tclbatch {tb_valid_generator_1_to_N.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_valid_generator_1_to_N.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_valid_generator_1_to_N_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7217.949 ; gain = 75.852 ; free physical = 804 ; free virtual = 6136
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_valid_generator_1_to_N' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_valid_generator_1_to_N_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/paralellismConverters/parallel_converter_1_to_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_converter_1_to_N
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/validGenerator/valid_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_1_to_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_valid_generator_1_to_N
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
xelab -wto 0953b95164bc449aacf04b6f8e1a1cec --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_valid_generator_1_to_N_behav xil_defaultlib.tb_valid_generator_1_to_N xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /usr/bin/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 0953b95164bc449aacf04b6f8e1a1cec --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_valid_generator_1_to_N_behav xil_defaultlib.tb_valid_generator_1_to_N xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1324] repetition multiplier must be positive [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/validGenerator/valid_generator.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.parallel_converter_1_to_N(NB_DAT...
Compiling module xil_defaultlib.valid_generator(COUNT_SCALE=1,VA...
Compiling module xil_defaultlib.valid_generator(COUNT_SCALE=1,VA...
Compiling module xil_defaultlib.tb_valid_generator_1_to_N
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_valid_generator_1_to_N_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7217.949 ; gain = 0.000 ; free physical = 724 ; free virtual = 6052
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_valid_generator_1_to_N' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_valid_generator_1_to_N_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/paralellismConverters/parallel_converter_1_to_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_converter_1_to_N
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/validGenerator/valid_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_1_to_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_valid_generator_1_to_N
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
xelab -wto 0953b95164bc449aacf04b6f8e1a1cec --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_valid_generator_1_to_N_behav xil_defaultlib.tb_valid_generator_1_to_N xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /usr/bin/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 0953b95164bc449aacf04b6f8e1a1cec --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_valid_generator_1_to_N_behav xil_defaultlib.tb_valid_generator_1_to_N xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1324] repetition multiplier must be positive [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/validGenerator/valid_generator.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.parallel_converter_1_to_N(NB_DAT...
Compiling module xil_defaultlib.valid_generator(COUNT_SCALE=1,VA...
Compiling module xil_defaultlib.valid_generator(COUNT_SCALE=1,VA...
Compiling module xil_defaultlib.tb_valid_generator_1_to_N
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_valid_generator_1_to_N_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_valid_generator_1_to_N_behav -key {Behavioral:sim_1:Functional:tb_valid_generator_1_to_N} -tclbatch {tb_valid_generator_1_to_N.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_valid_generator_1_to_N.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_valid_generator_1_to_N_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7227.953 ; gain = 10.004 ; free physical = 726 ; free virtual = 6054
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_valid_generator_1_to_N' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_valid_generator_1_to_N_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/paralellismConverters/parallel_converter_1_to_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_converter_1_to_N
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/validGenerator/valid_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_1_to_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_valid_generator_1_to_N
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
xelab -wto 0953b95164bc449aacf04b6f8e1a1cec --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_valid_generator_1_to_N_behav xil_defaultlib.tb_valid_generator_1_to_N xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /usr/bin/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 0953b95164bc449aacf04b6f8e1a1cec --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_valid_generator_1_to_N_behav xil_defaultlib.tb_valid_generator_1_to_N xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1324] repetition multiplier must be positive [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/validGenerator/valid_generator.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.parallel_converter_1_to_N(NB_DAT...
Compiling module xil_defaultlib.valid_generator(COUNT_SCALE=1,VA...
Compiling module xil_defaultlib.valid_generator(COUNT_SCALE=1,VA...
Compiling module xil_defaultlib.tb_valid_generator_1_to_N
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_valid_generator_1_to_N_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7249.961 ; gain = 0.000 ; free physical = 697 ; free virtual = 6046
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_valid_generator_1_to_N' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_valid_generator_1_to_N_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/paralellismConverters/parallel_converter_1_to_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_converter_1_to_N
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/validGenerator/valid_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_1_to_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_valid_generator_1_to_N
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
xelab -wto 0953b95164bc449aacf04b6f8e1a1cec --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_valid_generator_1_to_N_behav xil_defaultlib.tb_valid_generator_1_to_N xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /usr/bin/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 0953b95164bc449aacf04b6f8e1a1cec --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_valid_generator_1_to_N_behav xil_defaultlib.tb_valid_generator_1_to_N xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1324] repetition multiplier must be positive [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/validGenerator/valid_generator.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.parallel_converter_1_to_N(NB_DAT...
Compiling module xil_defaultlib.valid_generator(COUNT_SCALE=1,VA...
Compiling module xil_defaultlib.tb_valid_generator_1_to_N
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_valid_generator_1_to_N_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7268.969 ; gain = 19.008 ; free physical = 699 ; free virtual = 6041
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_1_to_N.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/valid_generator_1_to_N.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/paralellismConverters/parallel_converter_1_to_N.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/validGenerator/valid_generator.v:]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_valid_generator_1_to_N' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_valid_generator_1_to_N_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/paralellismConverters/parallel_converter_1_to_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_converter_1_to_N
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/validGenerator/valid_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_1_to_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_valid_generator_1_to_N
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
xelab -wto 0953b95164bc449aacf04b6f8e1a1cec --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_valid_generator_1_to_N_behav xil_defaultlib.tb_valid_generator_1_to_N xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /usr/bin/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 0953b95164bc449aacf04b6f8e1a1cec --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_valid_generator_1_to_N_behav xil_defaultlib.tb_valid_generator_1_to_N xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.parallel_converter_1_to_N(NB_DAT...
Compiling module xil_defaultlib.valid_generator(COUNT_SCALE=1,VA...
Compiling module xil_defaultlib.tb_valid_generator_1_to_N
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_valid_generator_1_to_N_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_valid_generator_1_to_N_behav -key {Behavioral:sim_1:Functional:tb_valid_generator_1_to_N} -tclbatch {tb_valid_generator_1_to_N.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_valid_generator_1_to_N.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_valid_generator_1_to_N_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7658.520 ; gain = 68.848 ; free physical = 446 ; free virtual = 5787
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_valid_generator_1_to_N' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_valid_generator_1_to_N_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/paralellismConverters/parallel_converter_1_to_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_converter_1_to_N
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/validGenerator/valid_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_1_to_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_valid_generator_1_to_N
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
xelab -wto 0953b95164bc449aacf04b6f8e1a1cec --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_valid_generator_1_to_N_behav xil_defaultlib.tb_valid_generator_1_to_N xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /usr/bin/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 0953b95164bc449aacf04b6f8e1a1cec --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_valid_generator_1_to_N_behav xil_defaultlib.tb_valid_generator_1_to_N xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.parallel_converter_1_to_N(NB_DAT...
Compiling module xil_defaultlib.valid_generator(COUNT_SCALE=1,VA...
Compiling module xil_defaultlib.valid_generator(COUNT_SCALE=1,VA...
Compiling module xil_defaultlib.tb_valid_generator_1_to_N
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_valid_generator_1_to_N_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7688.605 ; gain = 23.996 ; free physical = 283 ; free virtual = 5664
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_valid_generator_1_to_N' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_valid_generator_1_to_N_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/paralellismConverters/parallel_converter_1_to_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_converter_1_to_N
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/validGenerator/valid_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_1_to_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_valid_generator_1_to_N
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
xelab -wto 0953b95164bc449aacf04b6f8e1a1cec --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_valid_generator_1_to_N_behav xil_defaultlib.tb_valid_generator_1_to_N xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /usr/bin/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 0953b95164bc449aacf04b6f8e1a1cec --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_valid_generator_1_to_N_behav xil_defaultlib.tb_valid_generator_1_to_N xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.parallel_converter_1_to_N(NB_DAT...
Compiling module xil_defaultlib.valid_generator(COUNT_SCALE=1,VA...
Compiling module xil_defaultlib.valid_generator(COUNT_SCALE=1,VA...
Compiling module xil_defaultlib.tb_valid_generator_1_to_N
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_valid_generator_1_to_N_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_valid_generator_1_to_N_behav -key {Behavioral:sim_1:Functional:tb_valid_generator_1_to_N} -tclbatch {tb_valid_generator_1_to_N.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_valid_generator_1_to_N.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_valid_generator_1_to_N_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7943.734 ; gain = 86.859 ; free physical = 353 ; free virtual = 5582
export_ip_user_files -of_objects  [get_files {{/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/paralellismConverters/parallel_converter_1_to_N.v}}] -no_script -reset -force -quiet
remove_files  {{/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/paralellismConverters/parallel_converter_1_to_N.v}}
update_compile_order -fileset sources_1
add_files -norecurse {{/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/paralellismConverters/parallel_converter_1_to_N.v}}
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_1_to_N.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/valid_generator_1_to_N.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/paralellismConverters/parallel_converter_1_to_N.v:]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_valid_generator_1_to_N' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_valid_generator_1_to_N_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/paralellismConverters/parallel_converter_1_to_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_converter_1_to_N
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/validGenerator/valid_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_1_to_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_valid_generator_1_to_N
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
xelab -wto 0953b95164bc449aacf04b6f8e1a1cec --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_valid_generator_1_to_N_behav xil_defaultlib.tb_valid_generator_1_to_N xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /usr/bin/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 0953b95164bc449aacf04b6f8e1a1cec --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_valid_generator_1_to_N_behav xil_defaultlib.tb_valid_generator_1_to_N xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.parallel_converter_1_to_N(NB_DAT...
Compiling module xil_defaultlib.valid_generator(COUNT_SCALE=1,VA...
Compiling module xil_defaultlib.valid_generator(COUNT_SCALE=1,VA...
Compiling module xil_defaultlib.tb_valid_generator_1_to_N
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_valid_generator_1_to_N_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_valid_generator_1_to_N_behav -key {Behavioral:sim_1:Functional:tb_valid_generator_1_to_N} -tclbatch {tb_valid_generator_1_to_N.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_valid_generator_1_to_N.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_valid_generator_1_to_N_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8092.805 ; gain = 68.840 ; free physical = 503 ; free virtual = 5736
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_valid_generator_1_to_N' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_valid_generator_1_to_N_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/paralellismConverters/parallel_converter_1_to_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_converter_1_to_N
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/validGenerator/valid_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_1_to_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_valid_generator_1_to_N
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
xelab -wto 0953b95164bc449aacf04b6f8e1a1cec --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_valid_generator_1_to_N_behav xil_defaultlib.tb_valid_generator_1_to_N xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /usr/bin/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 0953b95164bc449aacf04b6f8e1a1cec --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_valid_generator_1_to_N_behav xil_defaultlib.tb_valid_generator_1_to_N xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.parallel_converter_1_to_N(NB_DAT...
Compiling module xil_defaultlib.valid_generator(COUNT_SCALE=1,VA...
Compiling module xil_defaultlib.valid_generator(COUNT_SCALE=1,VA...
Compiling module xil_defaultlib.tb_valid_generator_1_to_N
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_valid_generator_1_to_N_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8162.797 ; gain = 69.992 ; free physical = 391 ; free virtual = 5635
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_valid_generator_1_to_N' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_valid_generator_1_to_N_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/paralellismConverters/parallel_converter_1_to_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_converter_1_to_N
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Design Sources/validGenerator/valid_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/ramiro/1C3A84E93A84C16E/PPS/src/Verilog/Simulation Sources/tb_valid_generator_1_to_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_valid_generator_1_to_N
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/usr/bin/Xilinx/Vivado/2019.1/bin/projects/test_valid_generator/test_valid_generator.sim/sim_1/behav/xsim'
xelab -wto 0953b95164bc449aacf04b6f8e1a1cec --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_valid_generator_1_to_N_behav xil_defaultlib.tb_valid_generator_1_to_N xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /usr/bin/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 0953b95164bc449aacf04b6f8e1a1cec --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_valid_generator_1_to_N_behav xil_defaultlib.tb_valid_generator_1_to_N xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.parallel_converter_1_to_N(NB_DAT...
Compiling module xil_defaultlib.valid_generator(COUNT_SCALE=1,VA...
Compiling module xil_defaultlib.valid_generator(COUNT_SCALE=1,VA...
Compiling module xil_defaultlib.tb_valid_generator_1_to_N
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_valid_generator_1_to_N_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8199.230 ; gain = 15.992 ; free physical = 471 ; free virtual = 5696
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct  2 12:33:23 2019...
