Timing Analyzer report for fpga
Tue Jun  3 17:17:38 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'enet0_rx_clk_125m'
 15. Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Setup: 'enet0_tx_clk_125m'
 17. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 18. Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'enet0_rx_clk_125m'
 20. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 21. Slow 1200mV 85C Model Hold: 'enet0_tx_clk_125m'
 22. Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 25. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 26. Slow 1200mV 85C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 85C Model Metastability Summary
 28. Slow 1200mV 0C Model Fmax Summary
 29. Slow 1200mV 0C Model Setup Summary
 30. Slow 1200mV 0C Model Hold Summary
 31. Slow 1200mV 0C Model Recovery Summary
 32. Slow 1200mV 0C Model Removal Summary
 33. Slow 1200mV 0C Model Minimum Pulse Width Summary
 34. Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'
 35. Slow 1200mV 0C Model Setup: 'enet0_rx_clk_125m'
 36. Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 0C Model Setup: 'enet0_tx_clk_125m'
 38. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 39. Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Hold: 'enet0_rx_clk_125m'
 41. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 42. Slow 1200mV 0C Model Hold: 'enet0_tx_clk_125m'
 43. Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'
 44. Slow 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'
 45. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 46. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 47. Slow 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'
 48. Slow 1200mV 0C Model Metastability Summary
 49. Fast 1200mV 0C Model Setup Summary
 50. Fast 1200mV 0C Model Hold Summary
 51. Fast 1200mV 0C Model Recovery Summary
 52. Fast 1200mV 0C Model Removal Summary
 53. Fast 1200mV 0C Model Minimum Pulse Width Summary
 54. Fast 1200mV 0C Model Setup: 'enet0_rx_clk_125m'
 55. Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'
 56. Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'
 57. Fast 1200mV 0C Model Setup: 'enet0_tx_clk_125m'
 58. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 59. Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'
 60. Fast 1200mV 0C Model Hold: 'enet0_rx_clk_125m'
 61. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 62. Fast 1200mV 0C Model Hold: 'enet0_tx_clk_125m'
 63. Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'
 64. Fast 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'
 65. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 66. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 67. Fast 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'
 68. Fast 1200mV 0C Model Metastability Summary
 69. Multicorner Timing Analysis Summary
 70. Board Trace Model Assignments
 71. Input Transition Times
 72. Signal Integrity Metrics (Slow 1200mv 0c Model)
 73. Signal Integrity Metrics (Slow 1200mv 85c Model)
 74. Signal Integrity Metrics (Fast 1200mv 0c Model)
 75. Setup Transfers
 76. Hold Transfers
 77. Recovery Transfers
 78. Removal Transfers
 79. Report TCCS
 80. Report RSKM
 81. Unconstrained Paths Summary
 82. Clock Status Summary
 83. Unconstrained Input Ports
 84. Unconstrained Output Ports
 85. Unconstrained Input Ports
 86. Unconstrained Output Ports
 87. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                             ;
+-----------------------+-------------------------------------------------------------+
; Quartus Prime Version ; Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                      ;
; Revision Name         ; fpga                                                        ;
; Device Family         ; Cyclone IV E                                                ;
; Device Name           ; EP4CE115F29C7                                               ;
; Timing Models         ; Final                                                       ;
; Delay Model           ; Combined                                                    ;
; Rise/Fall Delays      ; Enabled                                                     ;
+-----------------------+-------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.61        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  12.5%      ;
;     Processor 3            ;   9.5%      ;
;     Processor 4            ;   7.2%      ;
;     Processors 5-12        ;   3.9%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; ../fpga.sdc   ; OK     ; Tue Jun  3 17:17:36 2025 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------+-----------------------------------------------+-------------------------------------------------+
; Clock Name                                  ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                      ; Source                                        ; Targets                                         ;
+---------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------+-----------------------------------------------+-------------------------------------------------+
; altpll_component|auto_generated|pll1|clk[0] ; Generated ; 8.000  ; 125.0 MHz ; 0.000 ; 4.000  ; 50.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; CLOCK_50                                    ; altpll_component|auto_generated|pll1|inclk[0] ; { altpll_component|auto_generated|pll1|clk[0] } ;
; altpll_component|auto_generated|pll1|clk[1] ; Generated ; 8.000  ; 125.0 MHz ; 2.000 ; 6.000  ; 50.00      ; 2         ; 5           ; 90.0  ;        ;           ;            ; false    ; CLOCK_50                                    ; altpll_component|auto_generated|pll1|inclk[0] ; { altpll_component|auto_generated|pll1|clk[1] } ;
; CLOCK_50                                    ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                             ;                                               ; { CLOCK_50 }                                    ;
; enet0_rx_clk_125m                           ; Base      ; 8.000  ; 125.0 MHz ; 2.000 ; 6.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                             ;                                               ; { ENET0_RX_CLK }                                ;
; enet0_tx_clk_125m                           ; Generated ; 8.000  ; 125.0 MHz ; 0.000 ; 4.000  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0]   ; { ENET0_GTX_CLK }                               ;
; enet1_rx_clk_125m                           ; Base      ; 8.000  ; 125.0 MHz ; 2.000 ; 6.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                             ;                                               ; { ENET1_RX_CLK }                                ;
; enet1_tx_clk_125m                           ; Generated ; 8.000  ; 125.0 MHz ; 0.000 ; 4.000  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0]   ; { ENET1_GTX_CLK }                               ;
; virt_enet0_rx_clk_125m                      ; Virtual   ; 8.000  ; 125.0 MHz ; 0.000 ; 4.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                             ;                                               ; { }                                             ;
; virt_enet1_rx_clk_125m                      ; Virtual   ; 8.000  ; 125.0 MHz ; 0.000 ; 4.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                             ;                                               ; { }                                             ;
+---------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------+-----------------------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                ;
+------------+-----------------+---------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                  ; Note ;
+------------+-----------------+---------------------------------------------+------+
; 120.5 MHz  ; 120.5 MHz       ; CLOCK_50                                    ;      ;
; 140.81 MHz ; 140.81 MHz      ; altpll_component|auto_generated|pll1|clk[0] ;      ;
; 162.26 MHz ; 162.26 MHz      ; enet0_rx_clk_125m                           ;      ;
+------------+-----------------+---------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                  ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; altpll_component|auto_generated|pll1|clk[1] ; 0.056  ; 0.000         ;
; enet0_rx_clk_125m                           ; 0.857  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 0.898  ; 0.000         ;
; enet0_tx_clk_125m                           ; 3.794  ; 0.000         ;
; CLOCK_50                                    ; 11.701 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                  ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; 0.278 ; 0.000         ;
; enet0_rx_clk_125m                           ; 0.355 ; 0.000         ;
; CLOCK_50                                    ; 0.404 ; 0.000         ;
; enet0_tx_clk_125m                           ; 5.548 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 6.954 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                               ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; 5.235  ; 0.000         ;
; CLOCK_50                                    ; 16.894 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                               ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; CLOCK_50                                    ; 1.457 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 2.211 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                   ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; enet0_rx_clk_125m                           ; 3.635 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 3.692 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 3.790 ; 0.000         ;
; enet0_tx_clk_125m                           ; 3.790 ; 0.000         ;
; enet1_tx_clk_125m                           ; 3.790 ; 0.000         ;
; enet1_rx_clk_125m                           ; 4.000 ; 0.000         ;
; CLOCK_50                                    ; 9.684 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.056 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFHI ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.223     ; 1.312      ;
; 0.230 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_2 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFLO ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.223     ; 1.430      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'enet0_rx_clk_125m'                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                                                                             ; Launch Clock           ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------+--------------+------------+------------+
; 0.857 ; ENET0_RX_DATA[2]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[3] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.878      ; 2.769      ;
; 0.879 ; ENET0_RX_DV                                                                                                                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[0] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.878      ; 2.747      ;
; 0.894 ; ENET0_RX_DATA[0]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[1] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.911      ; 2.765      ;
; 0.945 ; ENET0_RX_DATA[1]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[2] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.911      ; 2.714      ;
; 0.945 ; ENET0_RX_DATA[2]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.962      ; 2.765      ;
; 0.955 ; ENET0_RX_DATA[3]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[4] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.914      ; 2.707      ;
; 0.967 ; ENET0_RX_DV                                                                                                                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.962      ; 2.743      ;
; 0.978 ; ENET0_RX_DATA[0]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.996      ; 2.766      ;
; 1.033 ; ENET0_RX_DATA[1]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.996      ; 2.711      ;
; 1.040 ; ENET0_RX_DATA[3]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.999      ; 2.707      ;
; 1.837 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.079     ; 6.082      ;
; 1.858 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.082     ; 6.058      ;
; 1.875 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.082     ; 6.041      ;
; 1.897 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.079     ; 6.022      ;
; 2.032 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.079     ; 5.887      ;
; 2.104 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.079     ; 5.815      ;
; 2.177 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.079     ; 5.742      ;
; 2.213 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.079     ; 5.706      ;
; 2.233 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.080     ; 5.685      ;
; 2.233 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.080     ; 5.685      ;
; 2.233 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.080     ; 5.685      ;
; 2.233 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.080     ; 5.685      ;
; 2.244 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.081     ; 5.673      ;
; 2.244 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.081     ; 5.673      ;
; 2.244 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.081     ; 5.673      ;
; 2.244 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.081     ; 5.673      ;
; 2.277 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.073     ; 5.648      ;
; 2.277 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.073     ; 5.648      ;
; 2.277 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.073     ; 5.648      ;
; 2.277 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.073     ; 5.648      ;
; 2.288 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.074     ; 5.636      ;
; 2.288 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.074     ; 5.636      ;
; 2.288 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.074     ; 5.636      ;
; 2.288 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.074     ; 5.636      ;
; 2.314 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.082     ; 5.602      ;
; 2.316 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[0]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.075     ; 5.607      ;
; 2.316 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[1]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.075     ; 5.607      ;
; 2.316 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.075     ; 5.607      ;
; 2.316 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[2]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.075     ; 5.607      ;
; 2.327 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[0]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.076     ; 5.595      ;
; 2.327 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[1]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.076     ; 5.595      ;
; 2.327 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.076     ; 5.595      ;
; 2.327 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[2]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.076     ; 5.595      ;
; 2.383 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.080     ; 5.535      ;
; 2.383 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.080     ; 5.535      ;
; 2.383 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.080     ; 5.535      ;
; 2.383 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.080     ; 5.535      ;
; 2.383 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.081     ; 5.534      ;
; 2.383 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.081     ; 5.534      ;
; 2.383 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.081     ; 5.534      ;
; 2.383 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.081     ; 5.534      ;
; 2.396 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.079     ; 5.523      ;
; 2.426 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.085     ; 5.487      ;
; 2.426 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.085     ; 5.487      ;
; 2.426 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.085     ; 5.487      ;
; 2.426 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.085     ; 5.487      ;
; 2.427 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.073     ; 5.498      ;
; 2.427 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.073     ; 5.498      ;
; 2.427 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.073     ; 5.498      ;
; 2.427 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.073     ; 5.498      ;
; 2.427 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.074     ; 5.497      ;
; 2.427 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.074     ; 5.497      ;
; 2.427 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.074     ; 5.497      ;
; 2.427 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.074     ; 5.497      ;
; 2.430 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.080     ; 5.488      ;
; 2.430 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.080     ; 5.488      ;
; 2.430 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.080     ; 5.488      ;
; 2.430 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.080     ; 5.488      ;
; 2.434 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.085     ; 5.479      ;
; 2.434 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.085     ; 5.479      ;
; 2.434 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.085     ; 5.479      ;
; 2.434 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.085     ; 5.479      ;
; 2.446 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.082     ; 5.470      ;
; 2.453 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.085     ; 5.460      ;
; 2.453 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.085     ; 5.460      ;
; 2.453 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.085     ; 5.460      ;
; 2.453 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.085     ; 5.460      ;
; 2.453 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.085     ; 5.460      ;
; 2.453 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.085     ; 5.460      ;
; 2.453 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.085     ; 5.460      ;
; 2.453 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.085     ; 5.460      ;
; 2.460 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[2]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.085     ; 5.453      ;
; 2.460 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[2]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.085     ; 5.453      ;
; 2.460 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[2]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.085     ; 5.453      ;
; 2.460 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[2]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.085     ; 5.453      ;
; 2.465 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[2]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.085     ; 5.448      ;
; 2.465 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[2]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.085     ; 5.448      ;
; 2.465 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[2]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.085     ; 5.448      ;
; 2.465 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[2]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.085     ; 5.448      ;
; 2.466 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[0]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.075     ; 5.457      ;
; 2.466 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[1]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.075     ; 5.457      ;
; 2.466 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.075     ; 5.457      ;
; 2.466 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[2]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.075     ; 5.457      ;
; 2.466 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[0]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.076     ; 5.456      ;
; 2.466 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[1]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.076     ; 5.456      ;
; 2.466 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.076     ; 5.456      ;
; 2.466 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[2]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.076     ; 5.456      ;
; 2.472 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.085     ; 5.441      ;
; 2.472 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.085     ; 5.441      ;
; 2.472 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.085     ; 5.441      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                       ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.898 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[12]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 7.061      ;
; 0.932 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[0]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[1]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.113     ; 6.953      ;
; 0.984 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_source_ip_reg[21]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.362      ; 7.376      ;
; 1.002 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[4]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[8]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.567     ; 6.429      ;
; 1.018 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_source_ip_reg[21]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[29]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.368      ; 7.348      ;
; 1.020 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[3]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[8]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.567     ; 6.411      ;
; 1.022 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[20]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[7]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.521     ; 6.455      ;
; 1.022 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[8]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.364      ; 7.340      ;
; 1.029 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[4]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[11]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.162     ; 6.807      ;
; 1.031 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_source_ip_reg[21]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[25]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.305      ; 7.272      ;
; 1.031 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[0]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[8]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 6.864      ;
; 1.033 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[20]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[14]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.499     ; 6.466      ;
; 1.042 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[4]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[12]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.153     ; 6.803      ;
; 1.046 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[4]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[13]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.153     ; 6.799      ;
; 1.058 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[10]       ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[15]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.100     ; 6.840      ;
; 1.061 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[3]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[11]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.162     ; 6.775      ;
; 1.067 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[4]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[14]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.129     ; 6.802      ;
; 1.078 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[3]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[13]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.153     ; 6.767      ;
; 1.082 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_source_ip_reg[21]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.368      ; 7.284      ;
; 1.083 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[4]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[20]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.329      ; 7.244      ;
; 1.086 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[4]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[1]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.577     ; 6.335      ;
; 1.097 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[4]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.372      ; 7.273      ;
; 1.099 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[3]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.382      ; 7.281      ;
; 1.099 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[12]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.033     ; 6.866      ;
; 1.108 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[4]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[29]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.372      ; 7.262      ;
; 1.109 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[10]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.368      ; 7.257      ;
; 1.112 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[6]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[15]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.318      ; 7.204      ;
; 1.117 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[12]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[29]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.033     ; 6.848      ;
; 1.118 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[4]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[7]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.563     ; 6.317      ;
; 1.122 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[3]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[12]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.153     ; 6.723      ;
; 1.126 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[9]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[15]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.139     ; 6.733      ;
; 1.129 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[3]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[7]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.563     ; 6.306      ;
; 1.132 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[5]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[15]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.332      ; 7.198      ;
; 1.142 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[3]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[20]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.345      ; 7.201      ;
; 1.145 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[9]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.331      ; 7.184      ;
; 1.146 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[3]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[25]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.325      ; 7.177      ;
; 1.147 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[11]       ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[15]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.100     ; 6.751      ;
; 1.148 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[20]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[16]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.499     ; 6.351      ;
; 1.154 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[3]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[29]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.388      ; 7.232      ;
; 1.156 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[3]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.388      ; 7.230      ;
; 1.157 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_source_ip_reg[21]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[28]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.368      ; 7.209      ;
; 1.163 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[3]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[5]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.577     ; 6.258      ;
; 1.170 ; fpga_core:core_inst|d[2]                                                                                                                  ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.740      ;
; 1.172 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[3]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[6]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.563     ; 6.263      ;
; 1.176 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_source_ip_reg[21]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[27]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.368      ; 7.190      ;
; 1.191 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[12]       ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[15]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.109     ; 6.698      ;
; 1.195 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[4]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.366      ; 7.169      ;
; 1.197 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[6]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[29]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.372      ; 7.173      ;
; 1.204 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_source_ip_reg[21]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[17]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 6.713      ;
; 1.207 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[3]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[14]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.129     ; 6.662      ;
; 1.210 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[9]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.358      ; 7.146      ;
; 1.210 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[8]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.370      ; 7.158      ;
; 1.212 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[15]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 6.747      ;
; 1.216 ; fpga_core:core_inst|d[5]                                                                                                                  ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.694      ;
; 1.217 ; fpga_core:core_inst|d[2]                                                                                                                  ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[25]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.145     ; 6.636      ;
; 1.217 ; fpga_core:core_inst|d[3]                                                                                                                  ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.693      ;
; 1.217 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[0]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[4]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.364      ; 7.145      ;
; 1.218 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[18]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[7]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.529     ; 6.251      ;
; 1.220 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[13]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.364      ; 7.142      ;
; 1.224 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[42]                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.117     ; 6.657      ;
; 1.224 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[44]                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.117     ; 6.657      ;
; 1.224 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[20]                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.117     ; 6.657      ;
; 1.224 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[23]                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.117     ; 6.657      ;
; 1.224 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[8]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.117     ; 6.657      ;
; 1.224 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[0]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.117     ; 6.657      ;
; 1.224 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[32]                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.117     ; 6.657      ;
; 1.224 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[22] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[42]                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.117     ; 6.657      ;
; 1.224 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[22] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[44]                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.117     ; 6.657      ;
; 1.224 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[22] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[20]                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.117     ; 6.657      ;
; 1.224 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[22] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[23]                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.117     ; 6.657      ;
; 1.224 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[22] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[8]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.117     ; 6.657      ;
; 1.224 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[22] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[0]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.117     ; 6.657      ;
; 1.224 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[22] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[32]                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.117     ; 6.657      ;
; 1.226 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[4]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[9]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.100     ; 6.672      ;
; 1.226 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[3]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[1]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.577     ; 6.195      ;
; 1.228 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[19]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 6.732      ;
; 1.229 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[5]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[7]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 6.678      ;
; 1.229 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[18]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[14]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.507     ; 6.262      ;
; 1.233 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_source_ip_reg[21]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[26]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.305      ; 7.070      ;
; 1.233 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[0]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[12]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.311      ; 7.076      ;
; 1.234 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[1]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.358      ; 7.122      ;
; 1.239 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[6]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[20]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.329      ; 7.088      ;
; 1.242 ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tdata_reg[0]                                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.331      ; 7.087      ;
; 1.242 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[12]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[20]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.076     ; 6.680      ;
; 1.242 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[4]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[25]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.309      ; 7.065      ;
; 1.243 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[12]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[28]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.033     ; 6.722      ;
; 1.249 ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tdata_reg[0]                                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[14]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 6.668      ;
; 1.250 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[4]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[28]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.372      ; 7.120      ;
; 1.250 ; fpga_core:core_inst|d[2]                                                                                                                  ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[26]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.145     ; 6.603      ;
; 1.251 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[8]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[29]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.370      ; 7.117      ;
; 1.251 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[12]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[25]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.096     ; 6.651      ;
; 1.252 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[1]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[20]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.321      ; 7.067      ;
; 1.253 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[6]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.372      ; 7.117      ;
; 1.258 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[3]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[9]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.100     ; 6.640      ;
; 1.259 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[10]                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.117     ; 6.622      ;
; 1.259 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[7]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.117     ; 6.622      ;
; 1.259 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[11]                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.117     ; 6.622      ;
; 1.259 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[23]                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.117     ; 6.622      ;
; 1.259 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[15]                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.117     ; 6.622      ;
; 1.259 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[36]                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.117     ; 6.622      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'enet0_tx_clk_125m'                                                                                                                                  ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node          ; Launch Clock                                ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+
; 3.794 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[0] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 4.158      ; 7.344      ;
; 3.817 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[2] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 4.158      ; 7.321      ;
; 3.817 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[3] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 4.158      ; 7.321      ;
; 3.825 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_EN      ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 4.158      ; 7.313      ;
; 3.846 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[0] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 4.158      ; 7.292      ;
; 3.848 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[1] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 4.158      ; 7.290      ;
; 3.869 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[2] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 4.158      ; 7.269      ;
; 3.869 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[3] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 4.158      ; 7.269      ;
; 3.878 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_EN      ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 4.158      ; 7.260      ;
; 3.901 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[1] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 4.158      ; 7.237      ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                              ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.701 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 8.218      ;
; 12.154 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 7.765      ;
; 12.936 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.983      ;
; 13.286 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.633      ;
; 16.746 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.172      ;
; 16.800 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.118      ;
; 16.911 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.007      ;
; 16.944 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.969      ;
; 16.951 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.962      ;
; 16.963 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.956      ;
; 16.964 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.954      ;
; 16.972 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.941      ;
; 16.977 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.941      ;
; 16.977 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.936      ;
; 16.995 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.918      ;
; 17.054 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.859      ;
; 17.056 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.862      ;
; 17.082 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.836      ;
; 17.152 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.761      ;
; 17.219 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.694      ;
; 17.240 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.678      ;
; 17.246 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.672      ;
; 17.259 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.654      ;
; 17.338 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.580      ;
; 17.351 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.567      ;
; 17.379 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.539      ;
; 17.390 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.528      ;
; 17.396 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.523      ;
; 17.409 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.509      ;
; 17.434 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.485      ;
; 17.443 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.475      ;
; 17.458 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.461      ;
; 17.469 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.449      ;
; 17.484 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.434      ;
; 17.487 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.432      ;
; 17.507 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.411      ;
; 17.508 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.411      ;
; 17.522 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.396      ;
; 17.522 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.396      ;
; 17.534 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.385      ;
; 17.541 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.377      ;
; 17.542 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.376      ;
; 17.574 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.344      ;
; 17.595 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.318      ;
; 17.596 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.322      ;
; 17.600 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.313      ;
; 17.608 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.310      ;
; 17.609 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.310      ;
; 17.611 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.307      ;
; 17.622 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.297      ;
; 17.630 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.289      ;
; 17.637 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.282      ;
; 17.645 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.273      ;
; 17.654 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.264      ;
; 17.656 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.262      ;
; 17.657 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.261      ;
; 17.670 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.248      ;
; 17.674 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.244      ;
; 17.675 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.243      ;
; 17.698 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.221      ;
; 17.701 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.218      ;
; 17.733 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.180      ;
; 17.750 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.163      ;
; 17.754 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.165      ;
; 17.755 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.164      ;
; 17.776 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.142      ;
; 17.788 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.130      ;
; 17.789 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.129      ;
; 17.789 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.129      ;
; 17.809 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.109      ;
; 17.822 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.096      ;
; 17.824 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.095      ;
; 17.881 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.038      ;
; 17.882 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.031      ;
; 17.901 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.017      ;
; 17.927 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.991      ;
; 17.939 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 1.980      ;
; 18.002 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 1.917      ;
; 18.023 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 1.896      ;
; 18.045 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 1.874      ;
; 18.073 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.845      ;
; 18.085 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.833      ;
; 18.100 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 1.819      ;
; 18.107 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.811      ;
; 18.131 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 1.788      ;
; 18.133 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.785      ;
; 18.134 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 1.785      ;
; 18.136 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 1.783      ;
; 18.138 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 1.781      ;
; 18.140 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.778      ;
; 18.143 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 1.776      ;
; 18.154 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 1.765      ;
; 18.161 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 1.752      ;
; 18.172 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 1.747      ;
; 18.173 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.745      ;
; 18.191 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 1.728      ;
; 18.210 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 1.709      ;
; 18.253 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.665      ;
; 18.261 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 1.658      ;
; 18.265 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.653      ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                                                                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.278 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[27]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 0.938      ;
; 0.280 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[7]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 0.940      ;
; 0.284 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[3]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 0.944      ;
; 0.285 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[10]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 0.946      ;
; 0.289 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[36]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 0.950      ;
; 0.294 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[17]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a1~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 0.956      ;
; 0.305 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[23]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 0.967      ;
; 0.314 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[11]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 0.974      ;
; 0.315 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[13]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 0.975      ;
; 0.328 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|rd_ptr_reg[8]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 0.999      ;
; 0.342 ; fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|m_axis_tdata_reg[4]                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k2e1:auto_generated|ram_block1a1~porta_datain_reg0                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.013      ;
; 0.344 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|rd_ptr_reg[1]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.015      ;
; 0.350 ; fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|m_axis_tdata_reg[1]                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k2e1:auto_generated|ram_block1a1~porta_datain_reg0                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.013      ;
; 0.351 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[21]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.014      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[18]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.014      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[15]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.030      ;
; 0.355 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|rd_ptr_reg[4]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.027      ;
; 0.358 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[0]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.019      ;
; 0.358 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[24]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a0~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.036      ;
; 0.360 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[26]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.021      ;
; 0.360 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[23]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a0~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.022      ;
; 0.362 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[18]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a1~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.025      ;
; 0.362 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[31]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.024      ;
; 0.363 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|rd_ptr_reg[0]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.034      ;
; 0.364 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|rd_ptr_reg[7]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.036      ;
; 0.365 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[43]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.027      ;
; 0.365 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[24]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.027      ;
; 0.366 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[12]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.029      ;
; 0.366 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[28]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.028      ;
; 0.366 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|rd_ptr_reg[2]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.037      ;
; 0.366 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|rd_ptr_reg[3]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.038      ;
; 0.367 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[42]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.028      ;
; 0.368 ; fpga_core:core_inst|l                                                                                                                                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_82e1:auto_generated|ram_block1a0~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.031      ;
; 0.368 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[8]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.029      ;
; 0.368 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[40]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.031      ;
; 0.368 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|rd_ptr_reg[6]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.040      ;
; 0.370 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[38]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.031      ;
; 0.371 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[16]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a1~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.034      ;
; 0.371 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[32]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.034      ;
; 0.372 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[35]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.033      ;
; 0.372 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[20]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.035      ;
; 0.372 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k2e1:auto_generated|ram_block1a0~porta_address_reg0               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.036      ;
; 0.374 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[34]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.035      ;
; 0.375 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[25]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a0~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.053      ;
; 0.377 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_commit_reg[4]                                                                                   ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_ovd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.035      ;
; 0.377 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|rd_ptr_reg[7]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.050      ;
; 0.377 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|wr_ptr_reg[7]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.034      ;
; 0.379 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[14]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.040      ;
; 0.380 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[16]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.043      ;
; 0.382 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|rd_ptr_reg[6]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.055      ;
; 0.383 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|rd_ptr_reg[5]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.056      ;
; 0.383 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k2e1:auto_generated|ram_block1a0~porta_address_reg0               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.047      ;
; 0.383 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|query_response_error_reg        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|query_response_error_reg                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.669      ;
; 0.385 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_READ_PAYLOAD      ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_READ_PAYLOAD                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[31]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a0~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.047      ;
; 0.386 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|rd_ptr_reg[1]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.059      ;
; 0.388 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_commit_reg[9]                                                                                   ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_ovd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.046      ;
; 0.390 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[15]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a1~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.053      ;
; 0.390 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[1]    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_82e1:auto_generated|ram_block1a2~porta_address_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.061      ;
; 0.390 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[19]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.051      ;
; 0.392 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[25]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.053      ;
; 0.395 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[4]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.056      ;
; 0.395 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k2e1:auto_generated|ram_block1a1~porta_address_reg0               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.063      ;
; 0.396 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_commit_reg[1]                                                                                   ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_ovd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.054      ;
; 0.397 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_commit_reg[3]                                                                                   ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_ovd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.055      ;
; 0.397 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[33]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.058      ;
; 0.398 ; fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|m_axis_tuser_reg                                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k2e1:auto_generated|ram_block1a7~porta_datain_reg0                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.048      ;
; 0.399 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|rd_ptr_reg[5]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.071      ;
; 0.401 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_wr_ptr_reg[2]                      ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_wr_ptr_reg[2]                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_wr_ptr_reg[1]                      ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_wr_ptr_reg[1]                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_wr_ptr_reg[3]                      ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_wr_ptr_reg[3]                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_wr_ptr_reg[0]                      ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_wr_ptr_reg[0]                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|temp_m_udp_payload_axis_tuser_reg                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|temp_m_udp_payload_axis_tuser_reg                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[3]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[3]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[4]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[4]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[6]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[6]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[7]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[7]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[3]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[3]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[7]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[7]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[5]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[5]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[4]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[4]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|state_reg.STATE_IDLE                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|state_reg.STATE_IDLE                                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|hdr_ptr_reg[1]                                               ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|hdr_ptr_reg[1]                                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|hdr_ptr_reg[2]                                               ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|hdr_ptr_reg[2]                                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|hdr_ptr_reg[0]                                               ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|hdr_ptr_reg[0]                                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|temp_m_ip_payload_axis_tvalid_reg ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|temp_m_ip_payload_axis_tvalid_reg                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|state_reg.STATE_READ_PAYLOAD_LAST                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|state_reg.STATE_READ_PAYLOAD_LAST                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|temp_m_udp_payload_axis_tvalid_reg                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|temp_m_udp_payload_axis_tvalid_reg                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_READ_PAYLOAD_LAST ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_READ_PAYLOAD_LAST                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[1]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[1]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[0]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[0]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[3]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[3]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[2]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[2]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[4]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[4]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[5]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[5]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[6]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[6]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[7]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[7]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[29]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.062      ;
; 0.401 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|state_reg.STATE_WAIT_PACKET                                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|state_reg.STATE_WAIT_PACKET                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'enet0_rx_clk_125m'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                              ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[0]                                                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_datain_reg0  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.439      ; 1.016      ;
; 0.365 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[7]                                                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_datain_reg0  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.439      ; 1.026      ;
; 0.372 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a2~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.436      ; 1.030      ;
; 0.378 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a2~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.436      ; 1.036      ;
; 0.386 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                                                                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.441      ; 1.049      ;
; 0.388 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.437      ; 1.047      ;
; 0.401 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                                                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.441      ; 1.064      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                   ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[1]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[1]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[7]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[7]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[10]                                                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[10]                                                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[11]                                                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[11]                                                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[12]                                                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[12]                                                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                      ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                             ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                                      ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[0]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[0]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[2]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[2]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[5]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[5]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                                                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.407 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                                                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.674      ;
; 0.410 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.441      ; 1.073      ;
; 0.420 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.434      ; 1.076      ;
; 0.423 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.440      ; 1.085      ;
; 0.427 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                                                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.437      ; 1.087      ;
; 0.429 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[0]                                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                                  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync1_reg                                                                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[12]                                                                                                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[12]                                                           ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[6]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[5]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[5]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[10]                                                                                                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[10]                                                           ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[7]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[8]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[8]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[3]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[3]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[0]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[9]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[9]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.698      ;
; 0.436 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.702      ;
; 0.438 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.704      ;
; 0.452 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.719      ;
; 0.457 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]                                                                       ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.724      ;
; 0.457 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[7]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                                                       ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.724      ;
; 0.458 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[10]                                                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.725      ;
; 0.458 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a2~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.436      ; 1.116      ;
; 0.459 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.725      ;
; 0.460 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.440      ; 1.122      ;
; 0.490 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.756      ;
; 0.490 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tlast_reg                             ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.756      ;
; 0.502 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.768      ;
; 0.503 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.769      ;
; 0.553 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[28]                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[20]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.819      ;
; 0.554 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.820      ;
; 0.554 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[1]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[1]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.820      ;
; 0.568 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[1]                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.834      ;
; 0.570 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[1]                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.836      ;
; 0.570 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[3]                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.836      ;
; 0.582 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[12]                                                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[12]                                                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.849      ;
; 0.582 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[1]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                                       ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.849      ;
; 0.583 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[11]                                                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[11]                                                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.850      ;
; 0.586 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[17]                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[9]                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.852      ;
; 0.592 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[31]                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[23]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.857      ;
; 0.597 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[3]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.863      ;
; 0.599 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d3                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d4                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.865      ;
; 0.601 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[4]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[4]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[5]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[5]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.866      ;
; 0.601 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[7]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[7]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[3]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[3]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.867      ;
; 0.602 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[2]            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.869      ;
; 0.602 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[7]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.867      ;
; 0.603 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[0]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[0]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.868      ;
; 0.604 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[5]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.869      ;
; 0.609 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d3                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.875      ;
; 0.610 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.876      ;
; 0.613 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.879      ;
; 0.633 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                                       ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.898      ;
; 0.636 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[5]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                                       ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.902      ;
; 0.641 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[1]                                                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_datain_reg0  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.447      ; 1.310      ;
; 0.641 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[11]                                                                                                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[11]                                                           ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.907      ;
; 0.643 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d4                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.909      ;
; 0.644 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.910      ;
; 0.652 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[3]                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.918      ;
; 0.657 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[4]                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                                                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                                      ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.923      ;
; 0.663 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                                                                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a2~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.440      ; 1.325      ;
; 0.664 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[20]                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[12]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.930      ;
; 0.670 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[4]                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.936      ;
; 0.671 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.937      ;
; 0.672 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.437      ; 1.331      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                              ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.404 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.409 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.674      ;
; 0.444 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.709      ;
; 0.466 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.731      ;
; 0.467 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.732      ;
; 0.475 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.740      ;
; 0.475 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.740      ;
; 0.491 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.756      ;
; 0.647 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.913      ;
; 0.647 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.912      ;
; 0.668 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.933      ;
; 0.670 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.935      ;
; 0.671 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.937      ;
; 0.672 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.937      ;
; 0.710 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.975      ;
; 0.751 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.016      ;
; 0.833 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.099      ;
; 0.833 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.099      ;
; 0.834 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.100      ;
; 0.834 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.100      ;
; 0.834 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.100      ;
; 0.835 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.101      ;
; 0.953 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.219      ;
; 0.953 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.219      ;
; 0.954 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.220      ;
; 0.954 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.220      ;
; 0.954 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.220      ;
; 0.955 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.221      ;
; 0.960 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.226      ;
; 0.960 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.226      ;
; 0.962 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.228      ;
; 0.964 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.229      ;
; 0.980 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.246      ;
; 0.983 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.248      ;
; 0.988 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.253      ;
; 1.039 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.305      ;
; 1.039 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.305      ;
; 1.040 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.306      ;
; 1.040 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.306      ;
; 1.040 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.306      ;
; 1.041 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.307      ;
; 1.041 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.307      ;
; 1.041 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.307      ;
; 1.042 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.308      ;
; 1.042 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.308      ;
; 1.042 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.308      ;
; 1.043 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.309      ;
; 1.079 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.344      ;
; 1.081 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.347      ;
; 1.082 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.348      ;
; 1.082 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.348      ;
; 1.082 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.348      ;
; 1.098 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.363      ;
; 1.105 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.371      ;
; 1.105 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.371      ;
; 1.107 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.372      ;
; 1.114 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.380      ;
; 1.116 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.381      ;
; 1.123 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.388      ;
; 1.125 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.390      ;
; 1.137 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.402      ;
; 1.156 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.421      ;
; 1.160 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.425      ;
; 1.163 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.428      ;
; 1.185 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.451      ;
; 1.185 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.451      ;
; 1.202 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.467      ;
; 1.208 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.473      ;
; 1.227 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.493      ;
; 1.227 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.493      ;
; 1.227 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.493      ;
; 1.228 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.494      ;
; 1.240 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.506      ;
; 1.240 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.506      ;
; 1.252 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.517      ;
; 1.274 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.539      ;
; 1.295 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.560      ;
; 1.306 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.572      ;
; 1.307 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.573      ;
; 1.307 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.573      ;
; 1.308 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.573      ;
; 1.313 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.578      ;
; 1.357 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.622      ;
; 1.362 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.627      ;
; 1.362 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.628      ;
; 1.362 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.628      ;
; 1.362 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.628      ;
; 1.363 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.629      ;
; 1.375 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.640      ;
; 1.385 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.644      ;
; 1.395 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.660      ;
; 1.447 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.712      ;
; 1.521 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.780      ;
; 1.530 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.795      ;
; 1.567 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.832      ;
; 1.598 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.863      ;
; 1.614 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.873      ;
; 1.653 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.918      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'enet0_tx_clk_125m'                                                                                                                                   ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node          ; Launch Clock                                ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+
; 5.548 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[1] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 4.449      ; 7.017      ;
; 5.571 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_EN      ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 4.449      ; 7.040      ;
; 5.579 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[2] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 4.449      ; 7.048      ;
; 5.579 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[3] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 4.449      ; 7.048      ;
; 5.598 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[1] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 4.449      ; 7.067      ;
; 5.602 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[0] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 4.449      ; 7.071      ;
; 5.621 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_EN      ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 4.449      ; 7.090      ;
; 5.629 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[2] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 4.449      ; 7.098      ;
; 5.629 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[3] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 4.449      ; 7.098      ;
; 5.652 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[0] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 4.449      ; 7.121      ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 6.954 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFHI ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -6.000       ; 0.148      ; 1.233      ;
; 7.065 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_2 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFLO ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -6.000       ; 0.148      ; 1.343      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                 ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 5.235 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[0]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 2.709      ;
; 5.235 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][3] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 2.709      ;
; 5.235 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][2] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 2.709      ;
; 5.235 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][1] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 2.709      ;
; 5.235 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][0] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 2.709      ;
; 5.244 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.058     ; 2.696      ;
; 5.244 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.058     ; 2.696      ;
; 5.244 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.058     ; 2.696      ;
; 5.244 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.058     ; 2.696      ;
; 5.244 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[4]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.058     ; 2.696      ;
; 5.244 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[5]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.058     ; 2.696      ;
; 5.244 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[6]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.058     ; 2.696      ;
; 5.244 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[7]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.058     ; 2.696      ;
; 5.244 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[8]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.058     ; 2.696      ;
; 5.244 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[9]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.058     ; 2.696      ;
; 5.244 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[10]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.058     ; 2.696      ;
; 5.244 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[11]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.058     ; 2.696      ;
; 5.247 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[16]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.056     ; 2.695      ;
; 5.247 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[21]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.056     ; 2.695      ;
; 5.247 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[12]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.056     ; 2.695      ;
; 5.247 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[13]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.056     ; 2.695      ;
; 5.247 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[14]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.056     ; 2.695      ;
; 5.247 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[15]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.056     ; 2.695      ;
; 5.247 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[17]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.056     ; 2.695      ;
; 5.247 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[18]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.056     ; 2.695      ;
; 5.247 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[19]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.056     ; 2.695      ;
; 5.247 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[20]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.056     ; 2.695      ;
; 5.247 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[23]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.056     ; 2.695      ;
; 5.247 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[22]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.056     ; 2.695      ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                      ;
+--------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.894 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.025      ;
; 16.894 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.025      ;
; 16.894 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.025      ;
; 16.894 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.025      ;
; 16.894 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.025      ;
; 16.894 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.025      ;
; 16.894 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.025      ;
; 16.894 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.025      ;
; 16.914 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.005      ;
; 16.914 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.005      ;
; 16.914 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.005      ;
; 16.914 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.005      ;
; 16.914 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.005      ;
; 16.914 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.005      ;
; 16.914 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.005      ;
; 16.914 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.005      ;
; 17.076 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.843      ;
; 17.076 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.843      ;
; 17.076 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.843      ;
; 17.076 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.843      ;
; 17.076 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.843      ;
; 17.076 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.843      ;
; 17.076 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.843      ;
; 17.076 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.843      ;
; 17.366 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.559      ;
; 17.366 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.559      ;
; 17.366 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.559      ;
; 17.366 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.559      ;
; 17.366 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.559      ;
; 17.381 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.544      ;
; 17.381 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.544      ;
; 17.381 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.544      ;
; 17.381 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.544      ;
; 17.381 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.544      ;
; 17.485 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.440      ;
; 17.485 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.440      ;
; 17.485 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.440      ;
; 17.485 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.440      ;
; 17.485 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.440      ;
; 17.781 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.138      ;
; 17.781 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.138      ;
; 17.781 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.138      ;
; 17.849 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.070      ;
; 17.849 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.070      ;
; 17.849 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.070      ;
; 18.009 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 1.910      ;
; 18.009 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 1.910      ;
; 18.009 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 1.910      ;
+--------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                      ;
+-------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.457 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.722      ;
; 1.457 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.722      ;
; 1.457 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.722      ;
; 1.554 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.819      ;
; 1.554 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.819      ;
; 1.554 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.819      ;
; 1.565 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.830      ;
; 1.565 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.830      ;
; 1.565 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.830      ;
; 1.980 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.251      ;
; 1.980 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.251      ;
; 1.980 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.251      ;
; 1.980 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.251      ;
; 1.980 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.251      ;
; 2.067 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.338      ;
; 2.067 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.338      ;
; 2.067 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.338      ;
; 2.067 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.338      ;
; 2.067 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.338      ;
; 2.073 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.344      ;
; 2.073 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.344      ;
; 2.073 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.344      ;
; 2.073 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.344      ;
; 2.073 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.344      ;
; 2.410 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.676      ;
; 2.410 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.676      ;
; 2.410 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.676      ;
; 2.410 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.676      ;
; 2.410 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.676      ;
; 2.410 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.676      ;
; 2.410 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.676      ;
; 2.410 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.676      ;
; 2.521 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.787      ;
; 2.521 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.787      ;
; 2.521 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.787      ;
; 2.521 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.787      ;
; 2.521 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.787      ;
; 2.521 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.787      ;
; 2.521 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.787      ;
; 2.521 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.787      ;
; 2.527 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.793      ;
; 2.527 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.793      ;
; 2.527 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.793      ;
; 2.527 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.793      ;
; 2.527 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.793      ;
; 2.527 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.793      ;
; 2.527 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.793      ;
; 2.527 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.793      ;
+-------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                  ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                 ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 2.211 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 2.500      ;
; 2.211 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 2.500      ;
; 2.211 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 2.500      ;
; 2.211 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 2.500      ;
; 2.211 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[4]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 2.500      ;
; 2.211 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[5]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 2.500      ;
; 2.211 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[6]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 2.500      ;
; 2.211 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[7]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 2.500      ;
; 2.211 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[8]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 2.500      ;
; 2.211 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[9]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 2.500      ;
; 2.211 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[10]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 2.500      ;
; 2.211 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[11]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 2.500      ;
; 2.213 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[16]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 2.504      ;
; 2.213 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[21]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 2.504      ;
; 2.213 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[12]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 2.504      ;
; 2.213 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[13]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 2.504      ;
; 2.213 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[14]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 2.504      ;
; 2.213 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[15]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 2.504      ;
; 2.213 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[17]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 2.504      ;
; 2.213 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[18]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 2.504      ;
; 2.213 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[19]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 2.504      ;
; 2.213 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[20]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 2.504      ;
; 2.213 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[23]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 2.504      ;
; 2.213 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[22]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 2.504      ;
; 2.220 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[0]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 2.513      ;
; 2.220 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][3] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 2.513      ;
; 2.220 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][2] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 2.513      ;
; 2.220 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][1] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 2.513      ;
; 2.220 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][0] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 2.513      ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 10.896 ns




+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                 ;
+------------+-----------------+---------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                  ; Note ;
+------------+-----------------+---------------------------------------------+------+
; 132.17 MHz ; 132.17 MHz      ; CLOCK_50                                    ;      ;
; 154.25 MHz ; 154.25 MHz      ; altpll_component|auto_generated|pll1|clk[0] ;      ;
; 177.62 MHz ; 177.62 MHz      ; enet0_rx_clk_125m                           ;      ;
+------------+-----------------+---------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                   ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; altpll_component|auto_generated|pll1|clk[1] ; 0.210  ; 0.000         ;
; enet0_rx_clk_125m                           ; 0.873  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 1.517  ; 0.000         ;
; enet0_tx_clk_125m                           ; 4.088  ; 0.000         ;
; CLOCK_50                                    ; 12.434 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                   ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; 0.283 ; 0.000         ;
; enet0_rx_clk_125m                           ; 0.354 ; 0.000         ;
; CLOCK_50                                    ; 0.355 ; 0.000         ;
; enet0_tx_clk_125m                           ; 5.334 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 6.864 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; 5.497  ; 0.000         ;
; CLOCK_50                                    ; 17.186 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; CLOCK_50                                    ; 1.322 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 2.024 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                    ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; enet0_rx_clk_125m                           ; 3.651 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 3.684 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 3.790 ; 0.000         ;
; enet0_tx_clk_125m                           ; 3.790 ; 0.000         ;
; enet1_tx_clk_125m                           ; 3.790 ; 0.000         ;
; enet1_rx_clk_125m                           ; 4.000 ; 0.000         ;
; CLOCK_50                                    ; 9.690 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.210 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFHI ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.207     ; 1.212      ;
; 0.382 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_2 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFLO ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.207     ; 1.298      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'enet0_rx_clk_125m'                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                                                                             ; Launch Clock           ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------+--------------+------------+------------+
; 0.873 ; ENET0_RX_DATA[2]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[3] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.612      ; 2.488      ;
; 0.890 ; ENET0_RX_DV                                                                                                                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[0] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.612      ; 2.471      ;
; 0.912 ; ENET0_RX_DATA[0]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[1] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.647      ; 2.484      ;
; 0.940 ; ENET0_RX_DATA[2]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.674      ; 2.483      ;
; 0.956 ; ENET0_RX_DV                                                                                                                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.674      ; 2.467      ;
; 0.957 ; ENET0_RX_DATA[1]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[2] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.647      ; 2.439      ;
; 0.964 ; ENET0_RX_DATA[3]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[4] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.650      ; 2.435      ;
; 0.972 ; ENET0_RX_DATA[0]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.708      ; 2.485      ;
; 1.022 ; ENET0_RX_DATA[1]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.708      ; 2.435      ;
; 1.026 ; ENET0_RX_DATA[3]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.711      ; 2.434      ;
; 2.370 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.558      ;
; 2.375 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.074     ; 5.550      ;
; 2.449 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.075     ; 5.475      ;
; 2.478 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.450      ;
; 2.580 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.348      ;
; 2.606 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.322      ;
; 2.694 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.234      ;
; 2.694 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.234      ;
; 2.694 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.234      ;
; 2.694 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.234      ;
; 2.728 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.200      ;
; 2.741 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.064     ; 5.194      ;
; 2.741 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.064     ; 5.194      ;
; 2.741 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.064     ; 5.194      ;
; 2.741 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.064     ; 5.194      ;
; 2.744 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.184      ;
; 2.757 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.072     ; 5.170      ;
; 2.757 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.072     ; 5.170      ;
; 2.757 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.072     ; 5.170      ;
; 2.757 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.072     ; 5.170      ;
; 2.777 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[0]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.066     ; 5.156      ;
; 2.777 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[1]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.066     ; 5.156      ;
; 2.777 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.066     ; 5.156      ;
; 2.777 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[2]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.066     ; 5.156      ;
; 2.804 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.065     ; 5.130      ;
; 2.804 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.065     ; 5.130      ;
; 2.804 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.065     ; 5.130      ;
; 2.804 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.065     ; 5.130      ;
; 2.813 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.075     ; 5.111      ;
; 2.840 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[0]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.067     ; 5.092      ;
; 2.840 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[1]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.067     ; 5.092      ;
; 2.840 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.067     ; 5.092      ;
; 2.840 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[2]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.067     ; 5.092      ;
; 2.860 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.068      ;
; 2.860 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.068      ;
; 2.860 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.068      ;
; 2.860 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.068      ;
; 2.860 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.072     ; 5.067      ;
; 2.860 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.072     ; 5.067      ;
; 2.860 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.072     ; 5.067      ;
; 2.860 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.072     ; 5.067      ;
; 2.864 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.074     ; 5.061      ;
; 2.907 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.064     ; 5.028      ;
; 2.907 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.064     ; 5.028      ;
; 2.907 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.064     ; 5.028      ;
; 2.907 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.064     ; 5.028      ;
; 2.907 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.065     ; 5.027      ;
; 2.907 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.065     ; 5.027      ;
; 2.907 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.065     ; 5.027      ;
; 2.907 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.065     ; 5.027      ;
; 2.916 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.012      ;
; 2.916 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.012      ;
; 2.916 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.012      ;
; 2.916 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.012      ;
; 2.926 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[2]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.077     ; 4.996      ;
; 2.926 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[2]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.077     ; 4.996      ;
; 2.926 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[2]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.077     ; 4.996      ;
; 2.926 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[2]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.077     ; 4.996      ;
; 2.927 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.074     ; 4.998      ;
; 2.931 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.077     ; 4.991      ;
; 2.931 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.077     ; 4.991      ;
; 2.931 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.077     ; 4.991      ;
; 2.931 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.077     ; 4.991      ;
; 2.932 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.076     ; 4.991      ;
; 2.932 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.076     ; 4.991      ;
; 2.932 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.076     ; 4.991      ;
; 2.932 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.076     ; 4.991      ;
; 2.936 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 4.992      ;
; 2.939 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.076     ; 4.984      ;
; 2.939 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.076     ; 4.984      ;
; 2.939 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.076     ; 4.984      ;
; 2.939 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.076     ; 4.984      ;
; 2.941 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.076     ; 4.982      ;
; 2.941 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.076     ; 4.982      ;
; 2.941 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.076     ; 4.982      ;
; 2.941 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.076     ; 4.982      ;
; 2.943 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[0]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.066     ; 4.990      ;
; 2.943 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[1]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.066     ; 4.990      ;
; 2.943 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.066     ; 4.990      ;
; 2.943 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[2]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.066     ; 4.990      ;
; 2.943 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[0]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.067     ; 4.989      ;
; 2.943 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[1]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.067     ; 4.989      ;
; 2.943 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.067     ; 4.989      ;
; 2.943 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[2]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.067     ; 4.989      ;
; 2.952 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.076     ; 4.971      ;
; 2.952 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.076     ; 4.971      ;
; 2.952 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.076     ; 4.971      ;
; 2.952 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.076     ; 4.971      ;
; 2.963 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.064     ; 4.972      ;
; 2.963 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.064     ; 4.972      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                       ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.517 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[0]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[1]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 6.381      ;
; 1.573 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[20]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[7]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.477     ; 5.949      ;
; 1.573 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[12]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.030     ; 6.396      ;
; 1.637 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[4]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[8]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.516     ; 5.846      ;
; 1.649 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[0]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[8]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 6.260      ;
; 1.652 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[4]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[13]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.136     ; 6.211      ;
; 1.657 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[4]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[11]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.145     ; 6.197      ;
; 1.667 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[3]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[8]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.516     ; 5.816      ;
; 1.672 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_source_ip_reg[21]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.336      ; 6.663      ;
; 1.672 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[4]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[12]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.136     ; 6.191      ;
; 1.673 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_source_ip_reg[21]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[29]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.340      ; 6.666      ;
; 1.675 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[20]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[14]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.454     ; 5.870      ;
; 1.683 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[4]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[1]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.527     ; 5.789      ;
; 1.686 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[8]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.339      ; 6.652      ;
; 1.691 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_source_ip_reg[21]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[25]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.280      ; 6.588      ;
; 1.694 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[3]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[13]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.136     ; 6.169      ;
; 1.698 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[12]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.026     ; 6.275      ;
; 1.698 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[4]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[14]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.117     ; 6.184      ;
; 1.699 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[3]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[11]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.145     ; 6.155      ;
; 1.710 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[10]       ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[15]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.201      ;
; 1.714 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[4]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[20]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.302      ; 6.587      ;
; 1.738 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[3]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[20]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.319      ; 6.580      ;
; 1.739 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[9]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[15]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.123     ; 6.137      ;
; 1.746 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[42]                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.105     ; 6.148      ;
; 1.746 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[44]                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.105     ; 6.148      ;
; 1.746 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[20]                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.105     ; 6.148      ;
; 1.746 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[23]                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.105     ; 6.148      ;
; 1.746 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[8]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.105     ; 6.148      ;
; 1.746 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[0]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.105     ; 6.148      ;
; 1.746 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[32]                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.105     ; 6.148      ;
; 1.751 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[10]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.342      ; 6.590      ;
; 1.753 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[22] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[42]                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.105     ; 6.141      ;
; 1.753 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[22] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[44]                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.105     ; 6.141      ;
; 1.753 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[22] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[20]                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.105     ; 6.141      ;
; 1.753 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[22] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[23]                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.105     ; 6.141      ;
; 1.753 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[22] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[8]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.105     ; 6.141      ;
; 1.753 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[22] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[0]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.105     ; 6.141      ;
; 1.753 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[22] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[32]                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.105     ; 6.141      ;
; 1.753 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[12]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[29]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.026     ; 6.220      ;
; 1.755 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[18]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[7]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.486     ; 5.758      ;
; 1.755 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[5]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[15]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.310      ; 6.554      ;
; 1.756 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[11]       ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[15]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.155      ;
; 1.760 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[9]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.306      ; 6.545      ;
; 1.763 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[4]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[29]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.344      ; 6.580      ;
; 1.765 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[3]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[12]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.136     ; 6.098      ;
; 1.771 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[6]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[15]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.296      ; 6.524      ;
; 1.772 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[4]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.344      ; 6.571      ;
; 1.777 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[12]                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.106     ; 6.116      ;
; 1.777 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[4]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.106     ; 6.116      ;
; 1.777 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[12]                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.106     ; 6.116      ;
; 1.777 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[20]                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.106     ; 6.116      ;
; 1.777 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[28]                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.106     ; 6.116      ;
; 1.777 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[36]                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.106     ; 6.116      ;
; 1.777 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[0]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.106     ; 6.116      ;
; 1.777 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[44]                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.106     ; 6.116      ;
; 1.777 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[12]                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.106     ; 6.116      ;
; 1.777 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[3]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[7]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.514     ; 5.708      ;
; 1.778 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[4]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[7]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.514     ; 5.707      ;
; 1.779 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[3]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.357      ; 6.577      ;
; 1.779 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_source_ip_reg[21]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.340      ; 6.560      ;
; 1.781 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[11]                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.107     ; 6.111      ;
; 1.781 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[1]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.107     ; 6.111      ;
; 1.781 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[9]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.107     ; 6.111      ;
; 1.781 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[17]                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.107     ; 6.111      ;
; 1.781 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[25]                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.107     ; 6.111      ;
; 1.781 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[33]                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.107     ; 6.111      ;
; 1.781 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[4]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.107     ; 6.111      ;
; 1.781 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[41]                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.107     ; 6.111      ;
; 1.781 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[26]                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.107     ; 6.111      ;
; 1.782 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[10]                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.105     ; 6.112      ;
; 1.782 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[7]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.105     ; 6.112      ;
; 1.782 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[11]                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.105     ; 6.112      ;
; 1.782 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[23]                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.105     ; 6.112      ;
; 1.782 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[15]                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.105     ; 6.112      ;
; 1.782 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[36]                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.105     ; 6.112      ;
; 1.782 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[17]                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.105     ; 6.112      ;
; 1.782 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[25]                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.105     ; 6.112      ;
; 1.782 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[43]                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.105     ; 6.112      ;
; 1.784 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[22] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[12]                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.106     ; 6.109      ;
; 1.784 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[22] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[4]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.106     ; 6.109      ;
; 1.784 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[22] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[12]                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.106     ; 6.109      ;
; 1.784 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[22] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[20]                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.106     ; 6.109      ;
; 1.784 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[22] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[28]                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.106     ; 6.109      ;
; 1.784 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[22] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[36]                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.106     ; 6.109      ;
; 1.784 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[22] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[0]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.106     ; 6.109      ;
; 1.784 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[22] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[44]                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.106     ; 6.109      ;
; 1.784 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[22] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[12]                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.106     ; 6.109      ;
; 1.788 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[22] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[11]                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.107     ; 6.104      ;
; 1.788 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[22] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[1]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.107     ; 6.104      ;
; 1.788 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[22] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[9]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.107     ; 6.104      ;
; 1.788 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[22] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[17]                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.107     ; 6.104      ;
; 1.788 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[22] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[25]                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.107     ; 6.104      ;
; 1.788 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[22] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[33]                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.107     ; 6.104      ;
; 1.788 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[22] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[4]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.107     ; 6.104      ;
; 1.788 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[22] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[41]                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.107     ; 6.104      ;
; 1.788 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[22] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[26]                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.107     ; 6.104      ;
; 1.789 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[22] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[10]                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.105     ; 6.105      ;
; 1.789 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[22] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[7]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.105     ; 6.105      ;
; 1.789 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[22] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[11]                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.105     ; 6.105      ;
; 1.789 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[22] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[23]                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.105     ; 6.105      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'enet0_tx_clk_125m'                                                                                                                                   ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node          ; Launch Clock                                ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+
; 4.088 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[0] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 3.568      ; 6.460      ;
; 4.109 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[2] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 3.568      ; 6.439      ;
; 4.109 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[3] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 3.568      ; 6.439      ;
; 4.117 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_EN      ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 3.568      ; 6.431      ;
; 4.127 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[0] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 3.568      ; 6.421      ;
; 4.140 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[1] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 3.568      ; 6.408      ;
; 4.153 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[2] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 3.568      ; 6.395      ;
; 4.153 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[3] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 3.568      ; 6.395      ;
; 4.162 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_EN      ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 3.568      ; 6.386      ;
; 4.184 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[1] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 3.568      ; 6.364      ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                               ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.434 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 7.495      ;
; 12.806 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 7.123      ;
; 13.469 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 6.460      ;
; 13.841 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 6.088      ;
; 17.039 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.889      ;
; 17.117 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.811      ;
; 17.177 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.751      ;
; 17.217 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.705      ;
; 17.219 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.703      ;
; 17.226 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.703      ;
; 17.250 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.672      ;
; 17.254 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.668      ;
; 17.263 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.665      ;
; 17.276 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.652      ;
; 17.299 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.623      ;
; 17.301 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.621      ;
; 17.341 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.587      ;
; 17.364 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.564      ;
; 17.447 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.475      ;
; 17.469 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.453      ;
; 17.489 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.439      ;
; 17.499 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.423      ;
; 17.510 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.418      ;
; 17.591 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.337      ;
; 17.627 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.301      ;
; 17.637 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.291      ;
; 17.643 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.286      ;
; 17.662 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.266      ;
; 17.667 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.262      ;
; 17.691 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.237      ;
; 17.706 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.222      ;
; 17.711 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.218      ;
; 17.718 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.210      ;
; 17.740 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.188      ;
; 17.746 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.183      ;
; 17.754 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.174      ;
; 17.757 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.171      ;
; 17.761 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.167      ;
; 17.777 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.151      ;
; 17.778 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.150      ;
; 17.806 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.122      ;
; 17.808 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.120      ;
; 17.812 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.110      ;
; 17.814 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.108      ;
; 17.817 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.111      ;
; 17.821 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.107      ;
; 17.833 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.095      ;
; 17.852 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.077      ;
; 17.853 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.075      ;
; 17.854 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.074      ;
; 17.871 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.057      ;
; 17.874 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.054      ;
; 17.880 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.048      ;
; 17.893 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.035      ;
; 17.895 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.033      ;
; 17.897 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.031      ;
; 17.913 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.016      ;
; 17.921 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.007      ;
; 17.923 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.005      ;
; 17.924 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.004      ;
; 17.929 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.000      ;
; 17.932 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 1.990      ;
; 17.952 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 1.970      ;
; 17.959 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.969      ;
; 17.971 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.958      ;
; 17.990 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.938      ;
; 18.011 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.917      ;
; 18.011 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.917      ;
; 18.012 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.916      ;
; 18.026 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.902      ;
; 18.039 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.889      ;
; 18.042 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.887      ;
; 18.064 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 1.858      ;
; 18.092 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.837      ;
; 18.105 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.823      ;
; 18.126 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.803      ;
; 18.127 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.801      ;
; 18.212 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.716      ;
; 18.219 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.710      ;
; 18.225 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.704      ;
; 18.271 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.657      ;
; 18.274 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.654      ;
; 18.288 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.640      ;
; 18.304 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.624      ;
; 18.304 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.624      ;
; 18.306 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.622      ;
; 18.313 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.615      ;
; 18.317 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.611      ;
; 18.319 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.609      ;
; 18.320 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.608      ;
; 18.325 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.603      ;
; 18.328 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.600      ;
; 18.330 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 1.592      ;
; 18.361 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.567      ;
; 18.363 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.565      ;
; 18.372 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.556      ;
; 18.387 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.541      ;
; 18.431 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.497      ;
; 18.439 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.489      ;
; 18.444 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.484      ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.283 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[27]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 0.874      ;
; 0.286 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[7]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 0.877      ;
; 0.288 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[3]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 0.879      ;
; 0.290 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[10]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 0.882      ;
; 0.293 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[36]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 0.885      ;
; 0.299 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[17]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a1~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 0.892      ;
; 0.305 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[23]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 0.897      ;
; 0.309 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[11]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 0.900      ;
; 0.312 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[13]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 0.903      ;
; 0.336 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|query_response_error_reg         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|query_response_error_reg                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.597      ;
; 0.337 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_READ_PAYLOAD       ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_READ_PAYLOAD                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|rd_ptr_reg[8]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 0.940      ;
; 0.344 ; fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|m_axis_tdata_reg[1]                                                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k2e1:auto_generated|ram_block1a1~porta_datain_reg0                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.939      ;
; 0.350 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|rd_ptr_reg[1]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 0.953      ;
; 0.351 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[21]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.946      ;
; 0.351 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[0]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 0.943      ;
; 0.352 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|temp_m_udp_payload_axis_tuser_reg                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|temp_m_udp_payload_axis_tuser_reg                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|temp_m_udp_payload_axis_tvalid_reg                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|temp_m_udp_payload_axis_tvalid_reg                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|m_axis_tdata_reg[4]                                                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k2e1:auto_generated|ram_block1a1~porta_datain_reg0                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 0.955      ;
; 0.353 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_pipe_reg[1][9]                                                                                   ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_pipe_reg[1][9]                                                                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_tvalid_pipe_reg[0]                                                                               ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_tvalid_pipe_reg[0]                                                                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_tvalid_pipe_reg[1]                                                                               ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_tvalid_pipe_reg[1]                                                                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_wr_ptr_reg[2]                       ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_wr_ptr_reg[2]                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_wr_ptr_reg[1]                       ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_wr_ptr_reg[1]                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_wr_ptr_reg[3]                       ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_wr_ptr_reg[3]                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_wr_ptr_reg[0]                       ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_wr_ptr_reg[0]                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[3]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[3]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[4]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[4]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[6]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[6]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[7]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[7]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[0]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[0]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[1]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[1]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[2]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[2]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[5]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[5]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[6]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[6]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[0]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[0]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[2]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[2]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[1]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[1]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[3]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[3]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[7]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[7]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[5]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[5]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[4]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[4]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tvalid_reg                                                                         ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tvalid_reg                                                                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|temp_m_eth_payload_axis_tvalid_reg                                                                    ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|temp_m_eth_payload_axis_tvalid_reg                                                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|read_eth_payload_reg                                                                                  ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|read_eth_payload_reg                                                                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|state_reg.STATE_IDLE                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|state_reg.STATE_IDLE                                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|hdr_ptr_reg[1]                                                ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|hdr_ptr_reg[1]                                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|hdr_ptr_reg[2]                                                ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|hdr_ptr_reg[2]                                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|hdr_ptr_reg[0]                                                ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|hdr_ptr_reg[0]                                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|temp_m_ip_payload_axis_tvalid_reg  ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|temp_m_ip_payload_axis_tvalid_reg                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|state_reg.STATE_READ_PAYLOAD_LAST                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|state_reg.STATE_READ_PAYLOAD_LAST                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_READ_PAYLOAD_LAST  ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_READ_PAYLOAD_LAST                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[1]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[1]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[0]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[0]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[3]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[3]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[2]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[2]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[4]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[4]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[5]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[5]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[6]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[6]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[7]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[7]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|frame_reg                                                                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|frame_reg                                                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_hdr_valid_reg                                                       ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_hdr_valid_reg                                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|temp_m_ip_payload_axis_tvalid_reg                                        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|temp_m_ip_payload_axis_tvalid_reg                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[18]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 0.945      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[26]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 0.945      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|rd_ptr_reg[4]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 0.957      ;
; 0.353 ; fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|send_eth_header_reg                                                                                   ; fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|send_eth_header_reg                                                                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|m_eth_hdr_valid_reg                       ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|m_eth_hdr_valid_reg                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|frame_reg                                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|frame_reg                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|temp_m_eth_payload_axis_tvalid_reg ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|temp_m_eth_payload_axis_tvalid_reg                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|state_reg.STATE_WAIT_PACKET                                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|state_reg.STATE_WAIT_PACKET                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_hdr_valid_reg            ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_hdr_valid_reg                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|outgoing_ip_hdr_valid_reg                                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|outgoing_ip_hdr_valid_reg                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|send_arp_header_reg            ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|send_arp_header_reg                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|state_reg.STATE_ARP_QUERY                                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|state_reg.STATE_ARP_QUERY                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|arp_request_valid_reg                                       ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|arp_request_valid_reg                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|speed_reg[1]                                             ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|speed_reg[1]                                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[1]                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[1]                                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[2]                       ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[2]                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[3]                       ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[3]                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[0]                       ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[0]                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[1]                       ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[1]                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|valid_last                                                                                                                         ; fpga_core:core_inst|valid_last                                                                                                                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[0]                                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[0]                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|state_reg.STATE_WRITE_PAYLOAD_LAST ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|state_reg.STATE_WRITE_PAYLOAD_LAST                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_source_ip_reg[21]                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_source_ip_reg[21]                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[1]             ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[1]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_frame_reg                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_frame_reg                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[4]                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[4]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'enet0_rx_clk_125m'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                              ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                      ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                   ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                             ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                                      ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[0]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[0]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[1]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[1]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[2]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[2]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[5]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[5]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[7]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[7]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[10]                                                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[10]                                                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[11]                                                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[11]                                                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[12]                                                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[12]                                                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                                                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.362 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[7]                                                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_datain_reg0  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.392      ; 0.955      ;
; 0.363 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[0]                                                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_datain_reg0  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.392      ; 0.956      ;
; 0.365 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                                                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.608      ;
; 0.375 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a2~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.390      ; 0.966      ;
; 0.381 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a2~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.390      ; 0.972      ;
; 0.383 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                                                                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.395      ; 0.979      ;
; 0.386 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.629      ;
; 0.387 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                                                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.630      ;
; 0.391 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.391      ; 0.983      ;
; 0.395 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[5]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[5]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[0]                                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                                  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                                                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.395      ; 0.992      ;
; 0.396 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[12]                                                                                                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[12]                                                           ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[7]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[6]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync1_reg                                                                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[8]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[8]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[10]                                                                                                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[10]                                                           ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[3]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[3]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[0]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[9]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[9]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.642      ;
; 0.401 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.644      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.395      ; 0.998      ;
; 0.404 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.647      ;
; 0.414 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.388      ; 1.003      ;
; 0.414 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.392      ; 1.007      ;
; 0.417 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.660      ;
; 0.418 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.661      ;
; 0.421 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.391      ; 1.013      ;
; 0.422 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]                                                                       ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.665      ;
; 0.422 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[7]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                                                       ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.665      ;
; 0.423 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.666      ;
; 0.423 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[10]                                                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.666      ;
; 0.450 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.693      ;
; 0.450 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tlast_reg                             ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.693      ;
; 0.455 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a2~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.390      ; 1.046      ;
; 0.455 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.392      ; 1.048      ;
; 0.459 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.702      ;
; 0.461 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.704      ;
; 0.500 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[28]                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[20]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.743      ;
; 0.508 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.751      ;
; 0.508 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[1]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[1]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.751      ;
; 0.520 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[1]                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.763      ;
; 0.522 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[1]                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.765      ;
; 0.525 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[3]                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.768      ;
; 0.534 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[1]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                                       ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.777      ;
; 0.535 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[12]                                                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[12]                                                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.778      ;
; 0.535 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[11]                                                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[11]                                                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.778      ;
; 0.541 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[17]                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[9]                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.784      ;
; 0.545 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[3]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.788      ;
; 0.547 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d3                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d4                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.790      ;
; 0.548 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[5]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[5]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.790      ;
; 0.548 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[3]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[3]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.791      ;
; 0.549 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[31]                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[23]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.791      ;
; 0.549 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[4]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[4]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[7]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[7]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.792      ;
; 0.550 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[0]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[0]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.792      ;
; 0.550 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[7]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.792      ;
; 0.551 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[2]            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.794      ;
; 0.552 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[5]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.794      ;
; 0.557 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d3                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.800      ;
; 0.558 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.800      ;
; 0.566 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.808      ;
; 0.584 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[11]                                                                                                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[11]                                                           ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.827      ;
; 0.587 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d4                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.830      ;
; 0.588 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.831      ;
; 0.589 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.832      ;
; 0.592 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[5]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                                       ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.834      ;
; 0.595 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[3]                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.838      ;
; 0.596 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                                       ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.838      ;
; 0.601 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[4]                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.844      ;
; 0.604 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                                                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                                      ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.847      ;
; 0.611 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[20]                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[12]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.854      ;
; 0.613 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[4]                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.856      ;
; 0.614 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.857      ;
; 0.616 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[9]                                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.859      ;
; 0.619 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[1]                                                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_datain_reg0  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.401      ; 1.221      ;
; 0.619 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[2]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.862      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                               ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.355 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.367 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.608      ;
; 0.402 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.643      ;
; 0.422 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.663      ;
; 0.431 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.672      ;
; 0.438 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.680      ;
; 0.438 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.680      ;
; 0.456 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.697      ;
; 0.590 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.832      ;
; 0.592 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.834      ;
; 0.610 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.851      ;
; 0.612 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.853      ;
; 0.613 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.855      ;
; 0.614 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.856      ;
; 0.649 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.890      ;
; 0.689 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.930      ;
; 0.760 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.002      ;
; 0.761 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.003      ;
; 0.761 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.003      ;
; 0.762 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.004      ;
; 0.762 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.004      ;
; 0.762 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.004      ;
; 0.868 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.110      ;
; 0.869 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.111      ;
; 0.869 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.111      ;
; 0.870 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.112      ;
; 0.870 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.112      ;
; 0.870 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.112      ;
; 0.877 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.119      ;
; 0.877 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.119      ;
; 0.877 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.119      ;
; 0.878 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.120      ;
; 0.891 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.133      ;
; 0.894 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.136      ;
; 0.895 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.137      ;
; 0.945 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.187      ;
; 0.946 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.188      ;
; 0.946 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.188      ;
; 0.947 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.189      ;
; 0.947 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.189      ;
; 0.947 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.189      ;
; 0.947 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.189      ;
; 0.948 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.190      ;
; 0.948 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.190      ;
; 0.949 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.191      ;
; 0.949 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.191      ;
; 0.949 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.191      ;
; 0.987 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.229      ;
; 0.991 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.233      ;
; 0.992 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.234      ;
; 0.992 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.234      ;
; 0.992 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.234      ;
; 0.993 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.235      ;
; 1.002 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.244      ;
; 1.005 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.247      ;
; 1.005 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.247      ;
; 1.006 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.248      ;
; 1.017 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.259      ;
; 1.021 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.263      ;
; 1.028 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.270      ;
; 1.043 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.284      ;
; 1.055 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.296      ;
; 1.063 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.305      ;
; 1.068 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.309      ;
; 1.083 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.325      ;
; 1.083 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.325      ;
; 1.101 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.343      ;
; 1.106 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.348      ;
; 1.107 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.349      ;
; 1.107 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.349      ;
; 1.107 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.349      ;
; 1.107 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.349      ;
; 1.127 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.369      ;
; 1.127 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.369      ;
; 1.134 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.376      ;
; 1.151 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.392      ;
; 1.174 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.415      ;
; 1.181 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.422      ;
; 1.197 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.439      ;
; 1.198 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.440      ;
; 1.198 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.440      ;
; 1.205 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.446      ;
; 1.222 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.464      ;
; 1.226 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.468      ;
; 1.228 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.470      ;
; 1.229 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.471      ;
; 1.229 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.471      ;
; 1.229 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.471      ;
; 1.241 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.483      ;
; 1.257 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.498      ;
; 1.278 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.513      ;
; 1.339 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.580      ;
; 1.409 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.644      ;
; 1.411 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.652      ;
; 1.447 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.688      ;
; 1.459 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.694      ;
; 1.479 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.720      ;
; 1.524 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.765      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'enet0_tx_clk_125m'                                                                                                                                    ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node          ; Launch Clock                                ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+
; 5.334 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[1] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 3.826      ; 6.180      ;
; 5.357 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_EN      ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 3.826      ; 6.203      ;
; 5.366 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[2] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 3.826      ; 6.212      ;
; 5.366 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[3] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 3.826      ; 6.212      ;
; 5.378 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[1] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 3.826      ; 6.224      ;
; 5.392 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[0] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 3.826      ; 6.238      ;
; 5.401 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_EN      ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 3.826      ; 6.247      ;
; 5.409 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[2] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 3.826      ; 6.255      ;
; 5.409 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[3] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 3.826      ; 6.255      ;
; 5.430 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[0] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 3.826      ; 6.276      ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 6.864 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFHI ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -6.000       ; 0.121      ; 1.103      ;
; 6.993 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_2 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFLO ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -6.000       ; 0.121      ; 1.231      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                  ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                 ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 5.497 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[16]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.048     ; 2.454      ;
; 5.497 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[21]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.048     ; 2.454      ;
; 5.497 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[12]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.048     ; 2.454      ;
; 5.497 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[13]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.048     ; 2.454      ;
; 5.497 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[14]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.048     ; 2.454      ;
; 5.497 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[15]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.048     ; 2.454      ;
; 5.497 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[17]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.048     ; 2.454      ;
; 5.497 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[18]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.048     ; 2.454      ;
; 5.497 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[19]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.048     ; 2.454      ;
; 5.497 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[20]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.048     ; 2.454      ;
; 5.497 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[23]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.048     ; 2.454      ;
; 5.497 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[22]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.048     ; 2.454      ;
; 5.498 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.049     ; 2.452      ;
; 5.498 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.049     ; 2.452      ;
; 5.498 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.049     ; 2.452      ;
; 5.498 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.049     ; 2.452      ;
; 5.498 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[4]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.049     ; 2.452      ;
; 5.498 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[5]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.049     ; 2.452      ;
; 5.498 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[6]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.049     ; 2.452      ;
; 5.498 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[7]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.049     ; 2.452      ;
; 5.498 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[8]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.049     ; 2.452      ;
; 5.498 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[9]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.049     ; 2.452      ;
; 5.498 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[10]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.049     ; 2.452      ;
; 5.498 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[11]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.049     ; 2.452      ;
; 5.499 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[0]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.046     ; 2.454      ;
; 5.499 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][3] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.046     ; 2.454      ;
; 5.499 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][2] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.046     ; 2.454      ;
; 5.499 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][1] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.046     ; 2.454      ;
; 5.499 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][0] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.046     ; 2.454      ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                       ;
+--------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.186 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.743      ;
; 17.186 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.743      ;
; 17.186 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.743      ;
; 17.186 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.743      ;
; 17.186 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.743      ;
; 17.186 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.743      ;
; 17.186 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.743      ;
; 17.186 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.743      ;
; 17.205 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.724      ;
; 17.205 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.724      ;
; 17.205 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.724      ;
; 17.205 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.724      ;
; 17.205 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.724      ;
; 17.205 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.724      ;
; 17.205 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.724      ;
; 17.205 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.724      ;
; 17.343 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.586      ;
; 17.343 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.586      ;
; 17.343 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.586      ;
; 17.343 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.586      ;
; 17.343 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.586      ;
; 17.343 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.586      ;
; 17.343 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.586      ;
; 17.343 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.586      ;
; 17.600 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.335      ;
; 17.600 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.335      ;
; 17.600 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.335      ;
; 17.600 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.335      ;
; 17.600 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.335      ;
; 17.608 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.327      ;
; 17.608 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.327      ;
; 17.608 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.327      ;
; 17.608 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.327      ;
; 17.608 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.327      ;
; 17.740 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.195      ;
; 17.740 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.195      ;
; 17.740 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.195      ;
; 17.740 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.195      ;
; 17.740 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.195      ;
; 18.000 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.929      ;
; 18.000 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.929      ;
; 18.000 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.929      ;
; 18.063 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.866      ;
; 18.063 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.866      ;
; 18.063 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.866      ;
; 18.202 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.727      ;
; 18.202 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.727      ;
; 18.202 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.727      ;
+--------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                       ;
+-------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.322 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.563      ;
; 1.322 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.563      ;
; 1.322 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.563      ;
; 1.409 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.650      ;
; 1.409 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.650      ;
; 1.409 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.650      ;
; 1.421 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.662      ;
; 1.421 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.662      ;
; 1.421 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.662      ;
; 1.813 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.061      ;
; 1.813 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.061      ;
; 1.813 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.061      ;
; 1.813 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.061      ;
; 1.813 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.061      ;
; 1.893 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.141      ;
; 1.893 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.141      ;
; 1.893 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.141      ;
; 1.893 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.141      ;
; 1.893 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.141      ;
; 1.901 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.149      ;
; 1.901 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.149      ;
; 1.901 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.149      ;
; 1.901 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.149      ;
; 1.901 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.149      ;
; 2.198 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.440      ;
; 2.198 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.440      ;
; 2.198 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.440      ;
; 2.198 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.440      ;
; 2.198 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.440      ;
; 2.198 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.440      ;
; 2.198 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.440      ;
; 2.198 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.440      ;
; 2.298 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.540      ;
; 2.298 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.540      ;
; 2.298 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.540      ;
; 2.298 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.540      ;
; 2.298 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.540      ;
; 2.298 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.540      ;
; 2.298 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.540      ;
; 2.298 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.540      ;
; 2.306 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.548      ;
; 2.306 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.548      ;
; 2.306 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.548      ;
; 2.306 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.548      ;
; 2.306 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.548      ;
; 2.306 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.548      ;
; 2.306 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.548      ;
; 2.306 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.548      ;
+-------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                   ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                 ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 2.024 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.290      ;
; 2.024 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.290      ;
; 2.024 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.290      ;
; 2.024 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.290      ;
; 2.024 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[4]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.290      ;
; 2.024 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[5]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.290      ;
; 2.024 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[6]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.290      ;
; 2.024 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[7]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.290      ;
; 2.024 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[8]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.290      ;
; 2.024 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[9]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.290      ;
; 2.024 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[10]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.290      ;
; 2.024 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[11]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.290      ;
; 2.025 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[16]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.293      ;
; 2.025 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[21]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.293      ;
; 2.025 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[12]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.293      ;
; 2.025 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[13]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.293      ;
; 2.025 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[14]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.293      ;
; 2.025 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[15]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.293      ;
; 2.025 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[17]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.293      ;
; 2.025 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[18]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.293      ;
; 2.025 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[19]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.293      ;
; 2.025 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[20]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.293      ;
; 2.025 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[23]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.293      ;
; 2.025 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[22]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.293      ;
; 2.041 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[0]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.310      ;
; 2.041 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][3] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.310      ;
; 2.041 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][2] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.310      ;
; 2.041 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][1] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.310      ;
; 2.041 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][0] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.310      ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 11.330 ns




+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                   ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; enet0_rx_clk_125m                           ; 0.517  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 1.035  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 4.358  ; 0.000         ;
; enet0_tx_clk_125m                           ; 5.297  ; 0.000         ;
; CLOCK_50                                    ; 15.548 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                   ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; 0.104 ; 0.000         ;
; enet0_rx_clk_125m                           ; 0.145 ; 0.000         ;
; CLOCK_50                                    ; 0.182 ; 0.000         ;
; enet0_tx_clk_125m                           ; 4.321 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 6.436 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; 6.522  ; 0.000         ;
; CLOCK_50                                    ; 18.456 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; CLOCK_50                                    ; 0.696 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 1.061 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                    ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; enet0_rx_clk_125m                           ; 3.378 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 3.751 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 3.819 ; 0.000         ;
; enet0_tx_clk_125m                           ; 4.000 ; 0.000         ;
; enet1_rx_clk_125m                           ; 4.000 ; 0.000         ;
; enet1_tx_clk_125m                           ; 4.000 ; 0.000         ;
; CLOCK_50                                    ; 9.267 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'enet0_rx_clk_125m'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                              ; Launch Clock           ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------+--------------+------------+------------+
; 0.517 ; ENET0_RX_DATA[2]                                                                                                                                                                                                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[3]  ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 1.506      ; 1.726      ;
; 0.522 ; ENET0_RX_DV                                                                                                                                                                                                                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[0]  ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 1.506      ; 1.721      ;
; 0.553 ; ENET0_RX_DATA[0]                                                                                                                                                                                                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[1]  ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 1.539      ; 1.723      ;
; 0.584 ; ENET0_RX_DATA[1]                                                                                                                                                                                                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[2]  ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 1.539      ; 1.692      ;
; 0.587 ; ENET0_RX_DATA[3]                                                                                                                                                                                                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[4]  ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 1.541      ; 1.691      ;
; 0.908 ; ENET0_RX_DATA[2]                                                                                                                                                                                                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3]  ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 1.893      ; 1.722      ;
; 0.914 ; ENET0_RX_DV                                                                                                                                                                                                                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0]  ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 1.893      ; 1.716      ;
; 0.941 ; ENET0_RX_DATA[0]                                                                                                                                                                                                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1]  ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 1.928      ; 1.724      ;
; 0.975 ; ENET0_RX_DATA[3]                                                                                                                                                                                                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4]  ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 1.929      ; 1.691      ;
; 0.977 ; ENET0_RX_DATA[1]                                                                                                                                                                                                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2]  ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 1.928      ; 1.688      ;
; 3.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[1] ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 4.000        ; -0.433     ; 0.372      ;
; 3.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[2] ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 4.000        ; -0.433     ; 0.372      ;
; 3.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[3] ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 4.000        ; -0.431     ; 0.374      ;
; 3.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[4] ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 4.000        ; -0.433     ; 0.372      ;
; 3.183 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[0] ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 4.000        ; -0.431     ; 0.373      ;
; 4.858 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                             ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.045     ; 3.084      ;
; 4.860 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                             ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.045     ; 3.082      ;
; 4.879 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                             ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 3.067      ;
; 4.949 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                             ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.997      ;
; 5.010 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                             ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.936      ;
; 5.016 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                             ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.930      ;
; 5.020 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                             ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.926      ;
; 5.067 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                             ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.879      ;
; 5.129 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                             ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.817      ;
; 5.139 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                             ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.045     ; 2.803      ;
; 5.172 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.774      ;
; 5.172 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.774      ;
; 5.172 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.774      ;
; 5.172 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.774      ;
; 5.198 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                             ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.045     ; 2.744      ;
; 5.198 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.042     ; 2.747      ;
; 5.198 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.042     ; 2.747      ;
; 5.198 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.042     ; 2.747      ;
; 5.198 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.042     ; 2.747      ;
; 5.205 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                             ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.062     ; 2.720      ;
; 5.214 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                             ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.045     ; 2.728      ;
; 5.221 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.038     ; 2.728      ;
; 5.221 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.038     ; 2.728      ;
; 5.221 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.038     ; 2.728      ;
; 5.221 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.038     ; 2.728      ;
; 5.235 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[0]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.039     ; 2.713      ;
; 5.235 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[1]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.039     ; 2.713      ;
; 5.235 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.039     ; 2.713      ;
; 5.235 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[2]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.039     ; 2.713      ;
; 5.238 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.039     ; 2.710      ;
; 5.238 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.039     ; 2.710      ;
; 5.238 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.039     ; 2.710      ;
; 5.238 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.039     ; 2.710      ;
; 5.239 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.042     ; 2.706      ;
; 5.239 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.042     ; 2.706      ;
; 5.239 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.042     ; 2.706      ;
; 5.239 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.042     ; 2.706      ;
; 5.250 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.696      ;
; 5.250 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.696      ;
; 5.250 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.696      ;
; 5.250 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.696      ;
; 5.255 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[0]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.040     ; 2.692      ;
; 5.255 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[1]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.040     ; 2.692      ;
; 5.255 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.040     ; 2.692      ;
; 5.255 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[2]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.040     ; 2.692      ;
; 5.264 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                             ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.044     ; 2.679      ;
; 5.270 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                             ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.044     ; 2.673      ;
; 5.285 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.043     ; 2.659      ;
; 5.285 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.043     ; 2.659      ;
; 5.285 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.043     ; 2.659      ;
; 5.285 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.043     ; 2.659      ;
; 5.287 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[2]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.043     ; 2.657      ;
; 5.287 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[2]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.043     ; 2.657      ;
; 5.287 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[2]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.043     ; 2.657      ;
; 5.287 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[2]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.043     ; 2.657      ;
; 5.288 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.039     ; 2.660      ;
; 5.288 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.039     ; 2.660      ;
; 5.288 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.039     ; 2.660      ;
; 5.288 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.039     ; 2.660      ;
; 5.291 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                             ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.062     ; 2.634      ;
; 5.293 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.043     ; 2.651      ;
; 5.293 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.043     ; 2.651      ;
; 5.293 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.043     ; 2.651      ;
; 5.293 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.043     ; 2.651      ;
; 5.296 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.043     ; 2.648      ;
; 5.296 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.043     ; 2.648      ;
; 5.296 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.043     ; 2.648      ;
; 5.296 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.043     ; 2.648      ;
; 5.299 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.038     ; 2.650      ;
; 5.299 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.038     ; 2.650      ;
; 5.299 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.038     ; 2.650      ;
; 5.299 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.038     ; 2.650      ;
; 5.300 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                             ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.062     ; 2.625      ;
; 5.302 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[2]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.043     ; 2.642      ;
; 5.302 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[2]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.043     ; 2.642      ;
; 5.302 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[2]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.043     ; 2.642      ;
; 5.302 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[2]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.043     ; 2.642      ;
; 5.302 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.644      ;
; 5.302 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.644      ;
; 5.302 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.644      ;
; 5.302 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.644      ;
; 5.302 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[0]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.040     ; 2.645      ;
; 5.302 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[1]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.040     ; 2.645      ;
; 5.302 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.040     ; 2.645      ;
; 5.302 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[2]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.040     ; 2.645      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.035 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFHI ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.129     ; 0.634      ;
; 1.120 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_2 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFLO ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.129     ; 0.690      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                             ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 4.358 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[12]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.027     ; 3.602      ;
; 4.407 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[8]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.165      ; 3.745      ;
; 4.407 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[4]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[8]  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.270     ; 3.310      ;
; 4.450 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[6]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[15] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.142      ; 3.679      ;
; 4.455 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[10]       ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[15] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.051     ; 3.481      ;
; 4.456 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[10]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.169      ; 3.700      ;
; 4.457 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[4]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[12] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.076     ; 3.454      ;
; 4.460 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[3]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[8]  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.270     ; 3.257      ;
; 4.469 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_source_ip_reg[21]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[29]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.168      ; 3.686      ;
; 4.476 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[4]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[11] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 3.429      ;
; 4.482 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[0]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[1]  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 3.443      ;
; 4.483 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_source_ip_reg[21]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.168      ; 3.672      ;
; 4.490 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[4]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[14] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.061     ; 3.436      ;
; 4.499 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_source_ip_reg[21]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.163      ; 3.651      ;
; 4.505 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[13]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.165      ; 3.647      ;
; 4.510 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[12]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[29]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.022     ; 3.455      ;
; 4.510 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[3]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[12] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.076     ; 3.401      ;
; 4.512 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[9]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.160      ; 3.635      ;
; 4.513 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[4]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[1]  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.277     ; 3.197      ;
; 4.516 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[4]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[13] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.076     ; 3.395      ;
; 4.520 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[0]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[8]  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.055     ; 3.412      ;
; 4.526 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[12]       ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[15] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.058     ; 3.403      ;
; 4.527 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[4]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[29]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.171      ; 3.631      ;
; 4.529 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[19]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.028     ; 3.430      ;
; 4.529 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[3]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[11] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 3.376      ;
; 4.531 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_source_ip_reg[21]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[25]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.141      ; 3.597      ;
; 4.535 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[15]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.027     ; 3.425      ;
; 4.537 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[3]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.184      ; 3.634      ;
; 4.538 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[4]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[20]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.146      ; 3.595      ;
; 4.541 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[4]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.171      ; 3.617      ;
; 4.543 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[3]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[14] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.061     ; 3.383      ;
; 4.546 ; fpga_core:core_inst|d[1]                                                                                                                  ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.163      ; 3.604      ;
; 4.547 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[3]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[29]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.189      ; 3.629      ;
; 4.547 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[12]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.022     ; 3.418      ;
; 4.550 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[20]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[7]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.252     ; 3.185      ;
; 4.550 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[11]       ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[15] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.051     ; 3.386      ;
; 4.551 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_source_ip_reg[21]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[27]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.168      ; 3.604      ;
; 4.553 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[4]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.166      ; 3.600      ;
; 4.559 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[8]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[29]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.170      ; 3.598      ;
; 4.561 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[3]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.189      ; 3.615      ;
; 4.565 ; fpga_core:core_inst|d[2]                                                                                                                  ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 3.384      ;
; 4.566 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[3]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[1]  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.277     ; 3.144      ;
; 4.569 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[5]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[15] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.152      ; 3.570      ;
; 4.569 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[3]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[25]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.162      ; 3.580      ;
; 4.569 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[3]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[13] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.076     ; 3.342      ;
; 4.570 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[6]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[29]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.171      ; 3.588      ;
; 4.571 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[20]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[14]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.229     ; 3.187      ;
; 4.573 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_source_ip_reg[21]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[28]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.168      ; 3.582      ;
; 4.573 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[3]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[20]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.164      ; 3.578      ;
; 4.581 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[42]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.065     ; 3.341      ;
; 4.581 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[44]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.065     ; 3.341      ;
; 4.581 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[20]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.065     ; 3.341      ;
; 4.581 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[23]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.065     ; 3.341      ;
; 4.581 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[8]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.065     ; 3.341      ;
; 4.581 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[0]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.065     ; 3.341      ;
; 4.581 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[32]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.065     ; 3.341      ;
; 4.581 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[12]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[25]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.049     ; 3.357      ;
; 4.581 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[3]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[5]  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.277     ; 3.129      ;
; 4.582 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[4]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[7]  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.268     ; 3.137      ;
; 4.583 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[22] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[42]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.065     ; 3.339      ;
; 4.583 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[22] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[44]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.065     ; 3.339      ;
; 4.583 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[22] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[20]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.065     ; 3.339      ;
; 4.583 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[22] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[23]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.065     ; 3.339      ;
; 4.583 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[22] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[8]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.065     ; 3.339      ;
; 4.583 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[22] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[0]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.065     ; 3.339      ;
; 4.583 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[22] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[32]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.065     ; 3.339      ;
; 4.583 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[0]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[4]  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.164      ; 3.568      ;
; 4.584 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[6]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.171      ; 3.574      ;
; 4.586 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[4]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[10] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 3.319      ;
; 4.587 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[12]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[27]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.022     ; 3.378      ;
; 4.588 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[6]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[11] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.128      ; 3.527      ;
; 4.589 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[4]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[25]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.144      ; 3.542      ;
; 4.590 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[6]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[12] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.134      ; 3.531      ;
; 4.592 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[11]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.160      ; 3.555      ;
; 4.592 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[3]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[6]  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.268     ; 3.127      ;
; 4.593 ; fpga_core:core_inst|d[5]                                                                                                                  ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 3.356      ;
; 4.596 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[11]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 3.324      ;
; 4.596 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[1]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 3.324      ;
; 4.596 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[9]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 3.324      ;
; 4.596 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[17]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 3.324      ;
; 4.596 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[25]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 3.324      ;
; 4.596 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[33]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 3.324      ;
; 4.596 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[4]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 3.324      ;
; 4.596 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[41]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 3.324      ;
; 4.596 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[26]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 3.324      ;
; 4.597 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[7]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[15] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.142      ; 3.532      ;
; 4.597 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[12]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 3.323      ;
; 4.597 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[4]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 3.323      ;
; 4.597 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[12]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 3.323      ;
; 4.597 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[20]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 3.323      ;
; 4.597 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[28]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 3.323      ;
; 4.597 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[36]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 3.323      ;
; 4.597 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[0]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 3.323      ;
; 4.597 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[44]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 3.323      ;
; 4.597 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[21] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[12]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 3.323      ;
; 4.597 ; fpga_core:core_inst|d[2]                                                                                                                  ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[25]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.060     ; 3.330      ;
; 4.598 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[22] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[11]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 3.322      ;
; 4.598 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[22] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[1]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 3.322      ;
; 4.598 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[22] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[9]                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 3.322      ;
; 4.598 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tha_reg[22] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[17]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 3.322      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'enet0_tx_clk_125m'                                                                                                                                   ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node          ; Launch Clock                                ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+
; 5.297 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[0] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 2.371      ; 4.054      ;
; 5.299 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[0] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 2.371      ; 4.052      ;
; 5.321 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[2] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 2.371      ; 4.030      ;
; 5.321 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[3] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 2.371      ; 4.030      ;
; 5.324 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[2] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 2.371      ; 4.027      ;
; 5.324 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[3] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 2.371      ; 4.027      ;
; 5.328 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_EN      ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 2.371      ; 4.023      ;
; 5.331 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_EN      ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 2.371      ; 4.020      ;
; 5.354 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[1] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 2.371      ; 3.997      ;
; 5.356 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[1] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 2.371      ; 3.995      ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                               ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.548 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 4.398      ;
; 15.971 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.975      ;
; 16.141 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.805      ;
; 16.528 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.418      ;
; 18.450 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.496      ;
; 18.458 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.488      ;
; 18.466 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.480      ;
; 18.513 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.426      ;
; 18.514 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.425      ;
; 18.515 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.424      ;
; 18.516 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.423      ;
; 18.522 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.424      ;
; 18.526 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.420      ;
; 18.533 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.406      ;
; 18.551 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.395      ;
; 18.574 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.372      ;
; 18.578 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.361      ;
; 18.588 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.358      ;
; 18.596 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.343      ;
; 18.642 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.297      ;
; 18.654 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.293      ;
; 18.658 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.288      ;
; 18.663 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.276      ;
; 18.697 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.249      ;
; 18.705 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.242      ;
; 18.705 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.241      ;
; 18.706 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.241      ;
; 18.710 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.236      ;
; 18.724 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.223      ;
; 18.726 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.221      ;
; 18.746 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.201      ;
; 18.757 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.190      ;
; 18.763 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.183      ;
; 18.773 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.174      ;
; 18.775 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.172      ;
; 18.788 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.159      ;
; 18.794 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.153      ;
; 18.796 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.151      ;
; 18.800 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.146      ;
; 18.812 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.135      ;
; 18.812 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.134      ;
; 18.814 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.133      ;
; 18.824 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.123      ;
; 18.840 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.107      ;
; 18.848 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.098      ;
; 18.855 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.084      ;
; 18.856 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.090      ;
; 18.858 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.089      ;
; 18.858 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.088      ;
; 18.858 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.081      ;
; 18.860 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.087      ;
; 18.864 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.083      ;
; 18.864 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.083      ;
; 18.864 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.082      ;
; 18.867 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.079      ;
; 18.868 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.078      ;
; 18.873 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.073      ;
; 18.874 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.072      ;
; 18.880 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.067      ;
; 18.880 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.067      ;
; 18.884 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.063      ;
; 18.897 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.042      ;
; 18.917 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.029      ;
; 18.917 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.029      ;
; 18.929 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.010      ;
; 18.930 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.016      ;
; 18.934 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.012      ;
; 18.939 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.007      ;
; 18.946 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.001      ;
; 18.948 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 0.999      ;
; 18.950 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 0.997      ;
; 18.961 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.985      ;
; 18.974 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.972      ;
; 18.982 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.964      ;
; 18.996 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.950      ;
; 19.005 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 0.934      ;
; 19.026 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.920      ;
; 19.027 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.919      ;
; 19.040 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.906      ;
; 19.058 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 0.889      ;
; 19.066 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.880      ;
; 19.066 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.880      ;
; 19.066 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.880      ;
; 19.073 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 0.874      ;
; 19.079 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 0.860      ;
; 19.086 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 0.861      ;
; 19.089 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 0.858      ;
; 19.095 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.851      ;
; 19.096 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.850      ;
; 19.096 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.850      ;
; 19.096 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.850      ;
; 19.097 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.849      ;
; 19.098 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.848      ;
; 19.113 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.833      ;
; 19.114 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 0.833      ;
; 19.115 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.831      ;
; 19.123 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.823      ;
; 19.147 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 0.800      ;
; 19.158 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.788      ;
; 19.165 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 0.782      ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                                                                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.104 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[27]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.428      ;
; 0.106 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[7]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.430      ;
; 0.107 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[10]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.433      ;
; 0.107 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[3]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.431      ;
; 0.108 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[36]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.433      ;
; 0.109 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[17]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a1~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.435      ;
; 0.113 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[23]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.439      ;
; 0.118 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[13]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.443      ;
; 0.118 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[11]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.442      ;
; 0.129 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|rd_ptr_reg[8]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.471      ;
; 0.137 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[15]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.478      ;
; 0.138 ; fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|m_axis_tdata_reg[4]                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k2e1:auto_generated|ram_block1a1~porta_datain_reg0                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.473      ;
; 0.138 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|rd_ptr_reg[4]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.480      ;
; 0.139 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|rd_ptr_reg[1]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.481      ;
; 0.140 ; fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|m_axis_tdata_reg[1]                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k2e1:auto_generated|ram_block1a1~porta_datain_reg0                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.470      ;
; 0.141 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|rd_ptr_reg[7]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.483      ;
; 0.142 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|rd_ptr_reg[3]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.484      ;
; 0.142 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|rd_ptr_reg[6]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.484      ;
; 0.143 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|rd_ptr_reg[0]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.485      ;
; 0.143 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[24]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a0~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.486      ;
; 0.144 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[21]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.474      ;
; 0.145 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[18]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.471      ;
; 0.145 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|rd_ptr_reg[2]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.487      ;
; 0.147 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[12]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.476      ;
; 0.147 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[25]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a0~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.490      ;
; 0.148 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[18]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a1~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.477      ;
; 0.150 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[0]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.475      ;
; 0.151 ; fpga_core:core_inst|l                                                                                                                                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_82e1:auto_generated|ram_block1a0~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.479      ;
; 0.151 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[26]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.477      ;
; 0.151 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[20]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.480      ;
; 0.151 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|rd_ptr_reg[7]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.494      ;
; 0.154 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[42]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.480      ;
; 0.154 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[28]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.480      ;
; 0.154 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[40]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.482      ;
; 0.154 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|rd_ptr_reg[6]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.497      ;
; 0.154 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[23]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a0~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.480      ;
; 0.155 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[38]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.481      ;
; 0.155 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[31]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.481      ;
; 0.155 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[43]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.481      ;
; 0.155 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[8]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.480      ;
; 0.156 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[24]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.482      ;
; 0.156 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|rd_ptr_reg[5]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.499      ;
; 0.156 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|rd_ptr_reg[5]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.498      ;
; 0.157 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[16]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a1~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.486      ;
; 0.157 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[14]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.483      ;
; 0.157 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|rd_ptr_reg[1]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.500      ;
; 0.158 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[34]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.484      ;
; 0.158 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[32]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.486      ;
; 0.158 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k2e1:auto_generated|ram_block1a0~porta_address_reg0               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.489      ;
; 0.159 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[35]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.484      ;
; 0.160 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_commit_reg[4]                                                                                   ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_ovd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.488      ;
; 0.160 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[1]    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_82e1:auto_generated|ram_block1a2~porta_address_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.501      ;
; 0.161 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[16]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.489      ;
; 0.163 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[19]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.488      ;
; 0.163 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k2e1:auto_generated|ram_block1a0~porta_address_reg0               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.494      ;
; 0.163 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|wr_ptr_reg[7]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.489      ;
; 0.164 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k2e1:auto_generated|ram_block1a1~porta_address_reg0               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.500      ;
; 0.165 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[15]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a1~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.494      ;
; 0.165 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[29]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.491      ;
; 0.165 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[25]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.490      ;
; 0.165 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[31]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a0~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.491      ;
; 0.166 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[4]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.491      ;
; 0.167 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_commit_reg[9]                                                                                   ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_ovd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.495      ;
; 0.167 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[0]    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_82e1:auto_generated|ram_block1a2~porta_address_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.508      ;
; 0.167 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[4]    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_82e1:auto_generated|ram_block1a2~porta_address_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.508      ;
; 0.168 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[33]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.493      ;
; 0.169 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_commit_reg[1]                                                                                   ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_ovd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.497      ;
; 0.169 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k2e1:auto_generated|ram_block1a3~porta_address_reg0               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.501      ;
; 0.170 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_commit_reg[0]                                                                                   ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_ovd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.498      ;
; 0.170 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_commit_reg[3]                                                                                   ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_ovd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.498      ;
; 0.173 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_READ_PAYLOAD      ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_READ_PAYLOAD                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|query_response_error_reg        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|query_response_error_reg                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.174 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_commit_reg[5]                                                                                   ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_ovd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.502      ;
; 0.174 ; fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|m_axis_tuser_reg                                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k2e1:auto_generated|ram_block1a7~porta_datain_reg0                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.491      ;
; 0.175 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k2e1:auto_generated|ram_block1a7~porta_address_reg0               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.507      ;
; 0.179 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_commit_reg[2]                                                                                   ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_ovd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.507      ;
; 0.180 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|state_reg.STATE_IDLE                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|state_reg.STATE_IDLE                                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|hdr_ptr_reg[0]                                               ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|hdr_ptr_reg[0]                                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|state_reg.STATE_READ_PAYLOAD_LAST                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|state_reg.STATE_READ_PAYLOAD_LAST                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_READ_PAYLOAD_LAST ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_READ_PAYLOAD_LAST                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[1]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[1]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[0]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[0]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[3]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[3]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[2]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[2]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[4]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[4]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[5]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[5]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[6]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[6]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[7]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[7]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[30]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a0~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.506      ;
; 0.181 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_pipe_reg[1][9]                                                                                  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_pipe_reg[1][9]                                                                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_tvalid_pipe_reg[0]                                                                              ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_tvalid_pipe_reg[0]                                                                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_tvalid_pipe_reg[1]                                                                              ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_tvalid_pipe_reg[1]                                                                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[2]                      ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[2]                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[3]                      ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[3]                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[0]                      ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[0]                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[1]                      ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[1]                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_wr_ptr_reg[2]                      ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_wr_ptr_reg[2]                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_wr_ptr_reg[1]                      ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_wr_ptr_reg[1]                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_wr_ptr_reg[3]                      ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_wr_ptr_reg[3]                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'enet0_rx_clk_125m'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                              ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.145 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[0]                                                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_datain_reg0  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.225      ; 0.474      ;
; 0.150 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[7]                                                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_datain_reg0  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.225      ; 0.479      ;
; 0.157 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a2~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.225      ; 0.486      ;
; 0.159 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                                                                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.227      ; 0.490      ;
; 0.161 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a2~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.225      ; 0.490      ;
; 0.164 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.226      ; 0.494      ;
; 0.169 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                                                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.227      ; 0.500      ;
; 0.173 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.223      ; 0.500      ;
; 0.174 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.227      ; 0.505      ;
; 0.175 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.226      ; 0.505      ;
; 0.179 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.227      ; 0.510      ;
; 0.180 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                   ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                             ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                                      ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[1]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[1]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[7]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[7]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[10]                                                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[10]                                                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[11]                                                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[11]                                                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[12]                                                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[12]                                                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                                                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                      ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[0]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[0]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[2]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[2]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[5]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[5]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.307      ;
; 0.187 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                                                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[6]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[5]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[5]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync1_reg                                                                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[12]                                                                                                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[12]                                                           ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[10]                                                                                                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[10]                                                           ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[7]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[0]                                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                                  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[8]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[8]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[3]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[3]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[9]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[9]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[0]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.316      ;
; 0.192 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                                                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.043      ; 0.319      ;
; 0.193 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.227      ; 0.524      ;
; 0.193 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.318      ;
; 0.194 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a2~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.225      ; 0.523      ;
; 0.195 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.320      ;
; 0.201 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.326      ;
; 0.202 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.327      ;
; 0.203 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[10]                                                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.329      ;
; 0.203 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]                                                                       ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.329      ;
; 0.204 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.329      ;
; 0.204 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[7]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                                                       ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.330      ;
; 0.220 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tlast_reg                             ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.345      ;
; 0.222 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.347      ;
; 0.236 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.361      ;
; 0.237 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.362      ;
; 0.247 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[1]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[1]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.373      ;
; 0.249 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.374      ;
; 0.252 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[28]                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[20]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.377      ;
; 0.257 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[1]                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.382      ;
; 0.257 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[3]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.383      ;
; 0.259 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[1]                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.384      ;
; 0.259 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[17]                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[9]                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.384      ;
; 0.261 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[3]                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.386      ;
; 0.261 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[31]                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[23]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.386      ;
; 0.261 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[5]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[5]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.386      ;
; 0.261 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[3]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[3]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[1]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                                       ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d3                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d4                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[2]            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.043      ; 0.390      ;
; 0.263 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[7]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[7]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[7]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.388      ;
; 0.264 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[12]                                                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[12]                                                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.390      ;
; 0.264 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[4]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[4]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.389      ;
; 0.264 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[0]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[0]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.389      ;
; 0.265 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[11]                                                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[11]                                                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.391      ;
; 0.265 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[5]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.390      ;
; 0.268 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.394      ;
; 0.269 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d3                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.394      ;
; 0.275 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.401      ;
; 0.277 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[5]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                                       ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.402      ;
; 0.281 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                                       ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.406      ;
; 0.286 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[1]                                                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_datain_reg0  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.234      ; 0.624      ;
; 0.287 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.226      ; 0.617      ;
; 0.291 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[11]                                                                                                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[11]                                                           ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.417      ;
; 0.292 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d4                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.223      ; 0.619      ;
; 0.293 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.419      ;
; 0.296 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                                                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                                      ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.422      ;
; 0.300 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[3]                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[3]                                                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_datain_reg0  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.228      ; 0.632      ;
; 0.300 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                                                                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a2~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.226      ; 0.630      ;
; 0.301 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]                                                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a2~porta_datain_reg0  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.236      ; 0.641      ;
; 0.302 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[20]                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[12]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.427      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                               ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.182 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.202 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.327      ;
; 0.208 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.333      ;
; 0.213 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.338      ;
; 0.213 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.338      ;
; 0.218 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.343      ;
; 0.224 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.349      ;
; 0.295 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.420      ;
; 0.297 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.421      ;
; 0.306 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.430      ;
; 0.306 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.431      ;
; 0.307 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.432      ;
; 0.309 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.434      ;
; 0.326 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.451      ;
; 0.347 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.472      ;
; 0.381 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.505      ;
; 0.382 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.506      ;
; 0.382 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.506      ;
; 0.383 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.507      ;
; 0.383 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.507      ;
; 0.384 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.508      ;
; 0.438 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.562      ;
; 0.439 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.563      ;
; 0.439 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.563      ;
; 0.439 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.563      ;
; 0.439 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.563      ;
; 0.440 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.564      ;
; 0.440 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.564      ;
; 0.441 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.565      ;
; 0.446 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.571      ;
; 0.446 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.570      ;
; 0.456 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.580      ;
; 0.460 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.585      ;
; 0.470 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.595      ;
; 0.481 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.605      ;
; 0.481 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.605      ;
; 0.482 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.606      ;
; 0.482 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.606      ;
; 0.482 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.606      ;
; 0.482 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.606      ;
; 0.483 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.607      ;
; 0.483 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.607      ;
; 0.483 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.607      ;
; 0.483 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.607      ;
; 0.484 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.608      ;
; 0.484 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.608      ;
; 0.493 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.618      ;
; 0.495 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.619      ;
; 0.496 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.620      ;
; 0.496 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.620      ;
; 0.497 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.621      ;
; 0.509 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.633      ;
; 0.510 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.634      ;
; 0.511 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.635      ;
; 0.513 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.638      ;
; 0.517 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.642      ;
; 0.521 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.646      ;
; 0.522 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.647      ;
; 0.528 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.653      ;
; 0.530 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.655      ;
; 0.533 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.658      ;
; 0.534 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.659      ;
; 0.540 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.665      ;
; 0.547 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.671      ;
; 0.547 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.671      ;
; 0.552 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.677      ;
; 0.559 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.684      ;
; 0.574 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.698      ;
; 0.575 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.699      ;
; 0.581 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.705      ;
; 0.582 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.706      ;
; 0.582 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.706      ;
; 0.583 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.707      ;
; 0.593 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.718      ;
; 0.599 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.724      ;
; 0.602 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.727      ;
; 0.603 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.727      ;
; 0.604 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.728      ;
; 0.605 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.730      ;
; 0.605 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.729      ;
; 0.605 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.730      ;
; 0.635 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.753      ;
; 0.645 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.769      ;
; 0.646 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.770      ;
; 0.646 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.770      ;
; 0.647 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.771      ;
; 0.651 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.775      ;
; 0.652 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.777      ;
; 0.654 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.779      ;
; 0.661 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.786      ;
; 0.672 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.797      ;
; 0.697 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.822      ;
; 0.698 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.816      ;
; 0.708 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.832      ;
; 0.718 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.842      ;
; 0.751 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.875      ;
; 0.751 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.875      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'enet0_tx_clk_125m'                                                                                                                                    ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node          ; Launch Clock                                ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+
; 4.321 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[1] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 2.524      ; 3.865      ;
; 4.323 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[1] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 2.524      ; 3.867      ;
; 4.346 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_EN      ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 2.524      ; 3.890      ;
; 4.348 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_EN      ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 2.524      ; 3.892      ;
; 4.353 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[2] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 2.524      ; 3.897      ;
; 4.353 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[3] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 2.524      ; 3.897      ;
; 4.355 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[2] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 2.524      ; 3.899      ;
; 4.355 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[3] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 2.524      ; 3.899      ;
; 4.377 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[0] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 2.524      ; 3.921      ;
; 4.380 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[0] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 2.524      ; 3.924      ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 6.436 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFHI ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -6.000       ; 0.071      ; 0.584      ;
; 6.485 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_2 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFLO ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -6.000       ; 0.071      ; 0.632      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                  ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                 ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 6.522 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[0]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.017     ; 1.448      ;
; 6.522 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][3] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.017     ; 1.448      ;
; 6.522 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][2] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.017     ; 1.448      ;
; 6.522 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][1] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.017     ; 1.448      ;
; 6.522 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][0] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.017     ; 1.448      ;
; 6.535 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[16]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.018     ; 1.434      ;
; 6.535 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[21]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.018     ; 1.434      ;
; 6.535 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[12]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.018     ; 1.434      ;
; 6.535 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[13]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.018     ; 1.434      ;
; 6.535 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[14]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.018     ; 1.434      ;
; 6.535 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[15]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.018     ; 1.434      ;
; 6.535 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[17]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.018     ; 1.434      ;
; 6.535 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[18]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.018     ; 1.434      ;
; 6.535 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[19]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.018     ; 1.434      ;
; 6.535 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[20]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.018     ; 1.434      ;
; 6.535 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[23]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.018     ; 1.434      ;
; 6.535 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[22]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.018     ; 1.434      ;
; 6.536 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.020     ; 1.431      ;
; 6.536 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.020     ; 1.431      ;
; 6.536 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.020     ; 1.431      ;
; 6.536 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.020     ; 1.431      ;
; 6.536 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[4]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.020     ; 1.431      ;
; 6.536 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[5]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.020     ; 1.431      ;
; 6.536 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[6]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.020     ; 1.431      ;
; 6.536 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[7]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.020     ; 1.431      ;
; 6.536 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[8]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.020     ; 1.431      ;
; 6.536 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[9]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.020     ; 1.431      ;
; 6.536 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[10]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.020     ; 1.431      ;
; 6.536 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[11]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.020     ; 1.431      ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                       ;
+--------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.456 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.491      ;
; 18.456 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.491      ;
; 18.456 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.491      ;
; 18.456 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.491      ;
; 18.456 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.491      ;
; 18.456 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.491      ;
; 18.456 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.491      ;
; 18.456 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.491      ;
; 18.471 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.476      ;
; 18.471 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.476      ;
; 18.471 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.476      ;
; 18.471 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.476      ;
; 18.471 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.476      ;
; 18.471 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.476      ;
; 18.471 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.476      ;
; 18.471 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.476      ;
; 18.554 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.393      ;
; 18.554 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.393      ;
; 18.554 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.393      ;
; 18.554 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.393      ;
; 18.554 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.393      ;
; 18.554 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.393      ;
; 18.554 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.393      ;
; 18.554 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.393      ;
; 18.670 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.283      ;
; 18.670 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.283      ;
; 18.670 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.283      ;
; 18.670 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.283      ;
; 18.670 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.283      ;
; 18.683 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.270      ;
; 18.683 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.270      ;
; 18.683 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.270      ;
; 18.683 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.270      ;
; 18.683 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.270      ;
; 18.730 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.223      ;
; 18.730 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.223      ;
; 18.730 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.223      ;
; 18.730 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.223      ;
; 18.730 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.223      ;
; 18.907 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.039      ;
; 18.907 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.039      ;
; 18.907 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.039      ;
; 18.934 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.012      ;
; 18.934 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.012      ;
; 18.934 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.012      ;
; 19.022 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.924      ;
; 19.022 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.924      ;
; 19.022 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.924      ;
+--------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                       ;
+-------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.696 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.821      ;
; 0.696 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.821      ;
; 0.696 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.821      ;
; 0.744 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.869      ;
; 0.744 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.869      ;
; 0.744 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.869      ;
; 0.753 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.878      ;
; 0.753 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.878      ;
; 0.753 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.878      ;
; 0.931 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.063      ;
; 0.931 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.063      ;
; 0.931 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.063      ;
; 0.931 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.063      ;
; 0.931 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.063      ;
; 0.973 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.105      ;
; 0.973 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.105      ;
; 0.973 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.105      ;
; 0.973 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.105      ;
; 0.973 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.105      ;
; 0.974 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.106      ;
; 0.974 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.106      ;
; 0.974 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.106      ;
; 0.974 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.106      ;
; 0.974 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.106      ;
; 1.182 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.307      ;
; 1.182 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.307      ;
; 1.182 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.307      ;
; 1.182 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.307      ;
; 1.182 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.307      ;
; 1.182 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.307      ;
; 1.182 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.307      ;
; 1.182 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.307      ;
; 1.234 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.359      ;
; 1.234 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.359      ;
; 1.234 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.359      ;
; 1.234 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.359      ;
; 1.234 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.359      ;
; 1.234 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.359      ;
; 1.234 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.359      ;
; 1.234 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.359      ;
; 1.235 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.360      ;
; 1.235 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.360      ;
; 1.235 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.360      ;
; 1.235 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.360      ;
; 1.235 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.360      ;
; 1.235 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.360      ;
; 1.235 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.360      ;
; 1.235 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.360      ;
+-------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                   ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                 ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.061 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.208      ;
; 1.061 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.208      ;
; 1.061 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.208      ;
; 1.061 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.208      ;
; 1.061 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[4]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.208      ;
; 1.061 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[5]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.208      ;
; 1.061 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[6]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.208      ;
; 1.061 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[7]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.208      ;
; 1.061 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[8]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.208      ;
; 1.061 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[9]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.208      ;
; 1.061 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[10]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.208      ;
; 1.061 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[11]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.208      ;
; 1.066 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[16]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.214      ;
; 1.066 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[21]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.214      ;
; 1.066 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[12]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.214      ;
; 1.066 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[13]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.214      ;
; 1.066 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[14]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.214      ;
; 1.066 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[15]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.214      ;
; 1.066 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[17]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.214      ;
; 1.066 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[18]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.214      ;
; 1.066 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[19]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.214      ;
; 1.066 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[20]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.214      ;
; 1.066 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[23]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.214      ;
; 1.066 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[22]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.214      ;
; 1.070 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[0]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.220      ;
; 1.070 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][3] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.220      ;
; 1.070 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][2] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.220      ;
; 1.070 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][1] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.220      ;
; 1.070 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][0] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.220      ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 13.453 ns




+----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                      ;
+----------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                        ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                             ; 0.056  ; 0.104 ; 5.235    ; 0.696   ; 3.378               ;
;  CLOCK_50                                    ; 11.701 ; 0.182 ; 16.894   ; 0.696   ; 9.267               ;
;  altpll_component|auto_generated|pll1|clk[0] ; 0.898  ; 0.104 ; 5.235    ; 1.061   ; 3.684               ;
;  altpll_component|auto_generated|pll1|clk[1] ; 0.056  ; 6.436 ; N/A      ; N/A     ; 3.790               ;
;  enet0_rx_clk_125m                           ; 0.517  ; 0.145 ; N/A      ; N/A     ; 3.378               ;
;  enet0_tx_clk_125m                           ; 3.794  ; 4.321 ; N/A      ; N/A     ; 3.790               ;
;  enet1_rx_clk_125m                           ; N/A    ; N/A   ; N/A      ; N/A     ; 4.000               ;
;  enet1_tx_clk_125m                           ; N/A    ; N/A   ; N/A      ; N/A     ; 3.790               ;
; Design-wide TNS                              ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                    ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  enet0_rx_clk_125m                           ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  enet0_tx_clk_125m                           ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  enet1_rx_clk_125m                           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  enet1_tx_clk_125m                           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; D[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc_clk          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; int_rst          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; window_debug     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hit_debug        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[0]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[1]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[2]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[3]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[4]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[5]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[6]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[7]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[8]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[9]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; pmt_active              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; D[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; D[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; D[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; D[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; D[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; D[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; D[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; D[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; D[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; D[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; adc_clk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; int_rst          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; window_debug     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; hit_debug        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; D[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; D[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; D[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; D[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; D[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; D[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; D[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; D[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; D[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; D[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; adc_clk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; int_rst          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; window_debug     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; hit_debug        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; D[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; adc_clk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; int_rst          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; window_debug     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hit_debug        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX3[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX5[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX6[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+---------------------------------------------+---------------------------------------------+------------+------------+------------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths ;
+---------------------------------------------+---------------------------------------------+------------+------------+------------+----------+
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 143780     ; 0          ; 0          ; 0        ;
; CLOCK_50                                    ; altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0          ; 0        ;
; enet0_rx_clk_125m                           ; altpll_component|auto_generated|pll1|clk[0] ; 16         ; 0          ; 0          ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 2          ; 0          ; 0          ; 0        ;
; CLOCK_50                                    ; CLOCK_50                                    ; 201        ; 0          ; 0          ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; enet0_rx_clk_125m                           ; 16         ; 0          ; 0          ; 0        ;
; enet0_rx_clk_125m                           ; enet0_rx_clk_125m                           ; 8921       ; 5          ; 0          ; 0        ;
; virt_enet0_rx_clk_125m                      ; enet0_rx_clk_125m                           ; 5          ; false path ; false path ; 5        ;
; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m                           ; 5          ; false path ; false path ; 5        ;
+---------------------------------------------+---------------------------------------------+------------+------------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                            ;
+---------------------------------------------+---------------------------------------------+------------+----------+----------+------------+
; From Clock                                  ; To Clock                                    ; RR Paths   ; FR Paths ; RF Paths ; FF Paths   ;
+---------------------------------------------+---------------------------------------------+------------+----------+----------+------------+
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 143780     ; 0        ; 0        ; 0          ;
; CLOCK_50                                    ; altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0          ;
; enet0_rx_clk_125m                           ; altpll_component|auto_generated|pll1|clk[0] ; 16         ; 0        ; 0        ; 0          ;
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 2          ; 0        ; 0        ; 0          ;
; CLOCK_50                                    ; CLOCK_50                                    ; 201        ; 0        ; 0        ; 0          ;
; altpll_component|auto_generated|pll1|clk[0] ; enet0_rx_clk_125m                           ; 16         ; 0        ; 0        ; 0          ;
; enet0_rx_clk_125m                           ; enet0_rx_clk_125m                           ; 8921       ; 5        ; 0        ; 0          ;
; virt_enet0_rx_clk_125m                      ; enet0_rx_clk_125m                           ; false path ; 5        ; 5        ; false path ;
; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m                           ; false path ; 5        ; 5        ; false path ;
+---------------------------------------------+---------------------------------------------+------------+----------+----------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                      ;
+---------------------------------------------+---------------------------------------------+------------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+------------+----------+----------+----------+
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 36         ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                    ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                                    ; CLOCK_50                                    ; 48         ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; enet0_rx_clk_125m                           ; 4          ; 0        ; 0        ; 0        ;
; enet0_rx_clk_125m                           ; enet0_rx_clk_125m                           ; 1          ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                       ;
+---------------------------------------------+---------------------------------------------+------------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+------------+----------+----------+----------+
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 36         ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                    ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                                    ; CLOCK_50                                    ; 48         ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; enet0_rx_clk_125m                           ; 4          ; 0        ; 0        ; 0        ;
; enet0_rx_clk_125m                           ; enet0_rx_clk_125m                           ; 1          ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 21    ; 21   ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 20    ; 20   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                ;
+---------------------------------------------+---------------------------------------------+-----------+-------------+
; Target                                      ; Clock                                       ; Type      ; Status      ;
+---------------------------------------------+---------------------------------------------+-----------+-------------+
;                                             ; virt_enet0_rx_clk_125m                      ; Virtual   ; Constrained ;
;                                             ; virt_enet1_rx_clk_125m                      ; Virtual   ; Constrained ;
; CLOCK_50                                    ; CLOCK_50                                    ; Base      ; Constrained ;
; ENET0_GTX_CLK                               ; enet0_tx_clk_125m                           ; Generated ; Constrained ;
; ENET0_RX_CLK                                ; enet0_rx_clk_125m                           ; Base      ; Constrained ;
; ENET1_GTX_CLK                               ; enet1_tx_clk_125m                           ; Generated ; Constrained ;
; ENET1_RX_CLK                                ; enet1_rx_clk_125m                           ; Base      ; Constrained ;
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+---------------------------------------------+---------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; X[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[8]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[9]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pmt_active ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; D[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[8]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[9]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hit_debug    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; int_rst      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; window_debug ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; X[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[8]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[9]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pmt_active ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; D[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[8]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[9]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hit_debug    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; int_rst      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; window_debug ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition
    Info: Processing started: Tue Jun  3 17:17:35 2025
Info: Command: quartus_sta fpga -c fpga
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: '../fpga.sdc'
Warning (332174): Ignored filter at fpga.sdc(3): CLOCK2_50 could not be matched with a port File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 3
Warning (332049): Ignored create_clock at fpga.sdc(3): Argument <targets> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 3
    Info (332050): create_clock -period 20.00 -name {CLOCK2_50}  [get_ports {CLOCK2_50}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 3
Warning (332174): Ignored filter at fpga.sdc(4): CLOCK3_50 could not be matched with a port File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 4
Warning (332049): Ignored create_clock at fpga.sdc(4): Argument <targets> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 4
    Info (332050): create_clock -period 20.00 -name {CLOCK3_50}  [get_ports {CLOCK3_50}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 4
Warning (332174): Ignored filter at fpga.sdc(5): ENETCLK_25 could not be matched with a port File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 5
Warning (332049): Ignored create_clock at fpga.sdc(5): Argument <targets> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 5
    Info (332050): create_clock -period 40.00 -name {ENETCLK_25} [get_ports {ENETCLK_25}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 5
Warning (332174): Ignored filter at fpga.sdc(8): CLOCK2_50 could not be matched with a clock File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 8
Warning (332049): Ignored set_clock_groups at fpga.sdc(8): Argument -group with value [get_clocks {CLOCK2_50}] contains zero elements File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 8
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {CLOCK2_50}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 8
Warning (332174): Ignored filter at fpga.sdc(9): CLOCK3_50 could not be matched with a clock File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 9
Warning (332049): Ignored set_clock_groups at fpga.sdc(9): Argument -group with value [get_clocks {CLOCK3_50}] contains zero elements File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 9
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {CLOCK3_50}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 9
Warning (332174): Ignored filter at fpga.sdc(10): ENETCLK_25 could not be matched with a clock File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 10
Warning (332049): Ignored set_clock_groups at fpga.sdc(10): Argument -group with value [get_clocks {ENETCLK_25}] contains zero elements File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 10
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {ENETCLK_25}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 10
Warning (332174): Ignored filter at fpga.sdc(12): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 12
Warning (332049): Ignored create_clock at fpga.sdc(12): Argument <targets> is not an object ID File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 12
    Info (332050): create_clock -period "40.000 ns" -name {altera_reserved_tck} {altera_reserved_tck} File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 12
Warning (332174): Ignored filter at fpga.sdc(13): altera_reserved_tck could not be matched with a clock File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 13
Warning (332049): Ignored set_clock_groups at fpga.sdc(13): Argument -group with value [get_clocks {altera_reserved_tck}] contains zero elements File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 13
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {altera_reserved_tck}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 13
Warning (332174): Ignored filter at fpga.sdc(17): altera_reserved_tdi could not be matched with a port File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 17
Warning (332049): Ignored set_input_delay at fpga.sdc(17): Argument <targets> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 17
    Info (332050): set_input_delay  -clock altera_reserved_tck 5 [get_ports altera_reserved_tdi] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 17
Warning (332049): Ignored set_input_delay at fpga.sdc(17): Argument -clock is not an object ID File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 17
Warning (332174): Ignored filter at fpga.sdc(18): altera_reserved_tms could not be matched with a port File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 18
Warning (332049): Ignored set_input_delay at fpga.sdc(18): Argument <targets> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 18
    Info (332050): set_input_delay  -clock altera_reserved_tck 5 [get_ports altera_reserved_tms] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 18
Warning (332049): Ignored set_input_delay at fpga.sdc(18): Argument -clock is not an object ID File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 18
Warning (332174): Ignored filter at fpga.sdc(19): altera_reserved_tdo could not be matched with a port File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 19
Warning (332049): Ignored set_output_delay at fpga.sdc(19): Argument <targets> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 19
    Info (332050): set_output_delay -clock altera_reserved_tck -clock_fall -fall -max 5 [get_ports altera_reserved_tdo] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 19
Warning (332049): Ignored set_output_delay at fpga.sdc(19): Argument -clock is not an object ID File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 19
Warning (332174): Ignored filter at fpga.sdc(22): enet0_mdc could not be matched with a port File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 22
Warning (332049): Ignored set_output_delay at fpga.sdc(22): Argument <targets> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 22
    Info (332050): set_output_delay  -clock [get_clocks CLOCK_50] 2   [get_ports {enet0_mdc}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 22
Warning (332174): Ignored filter at fpga.sdc(23): enet0_mdio could not be matched with a port File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 23
Warning (332049): Ignored set_input_delay at fpga.sdc(23): Argument <targets> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 23
    Info (332050): set_input_delay   -clock [get_clocks CLOCK_50] 2   [get_ports {enet0_mdio}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 23
Warning (332049): Ignored set_output_delay at fpga.sdc(24): Argument <targets> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 24
    Info (332050): set_output_delay  -clock [get_clocks CLOCK_50] 2   [get_ports {enet0_mdio}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 24
Warning (332174): Ignored filter at fpga.sdc(26): enet1_mdc could not be matched with a port File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 26
Warning (332049): Ignored set_output_delay at fpga.sdc(26): Argument <targets> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 26
    Info (332050): set_output_delay  -clock [get_clocks CLOCK_50] 2   [get_ports {enet1_mdc}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 26
Warning (332174): Ignored filter at fpga.sdc(27): enet1_mdio could not be matched with a port File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 27
Warning (332049): Ignored set_input_delay at fpga.sdc(27): Argument <targets> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 27
    Info (332050): set_input_delay   -clock [get_clocks CLOCK_50] 2   [get_ports {enet1_mdio}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 27
Warning (332049): Ignored set_output_delay at fpga.sdc(28): Argument <targets> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 28
    Info (332050): set_output_delay  -clock [get_clocks CLOCK_50] 2   [get_ports {enet1_mdio}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 28
Warning (332174): Ignored filter at fpga.sdc(33): LEDR[*] could not be matched with a port File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 33
Warning (332049): Ignored set_false_path at fpga.sdc(33): Argument <to> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 33
    Info (332050): set_false_path -from * -to [get_ports {LEDR[*]}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 33
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {altpll_component|auto_generated|pll1|clk[0]} {altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -phase 90.00 -duty_cycle 50.00 -name {altpll_component|auto_generated|pll1|clk[1]} {altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at axis_async_fifo.sdc(39): core_inst|eth_mac_inst|rx_fifo|fifo_inst|wr_ptr_gray_sync1_reg[*] could not be matched with a register File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/lib/axis/syn/quartus/axis_async_fifo.sdc Line: 39
Warning (332049): Ignored set_max_delay at axis_async_fifo.sdc(39): Argument <to> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/lib/axis/syn/quartus/axis_async_fifo.sdc Line: 39
    Info (332050): set_max_delay -from [get_registers "$inst|wr_ptr_reg[*] $inst|wr_ptr_gray_reg[*]"] -to [get_registers "$inst|wr_ptr_gray_sync1_reg[*]"] 8.000 File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/lib/axis/syn/quartus/axis_async_fifo.sdc Line: 39
Warning (332174): Ignored filter at axis_async_fifo.sdc(39): core_inst|eth_mac_inst|tx_fifo|fifo_inst|wr_ptr_gray_sync1_reg[*] could not be matched with a register File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/lib/axis/syn/quartus/axis_async_fifo.sdc Line: 39
Warning (332049): Ignored set_max_delay at axis_async_fifo.sdc(39): Argument <to> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/lib/axis/syn/quartus/axis_async_fifo.sdc Line: 39
    Info (332050): set_max_delay -from [get_registers "$inst|wr_ptr_reg[*] $inst|wr_ptr_gray_reg[*]"] -to [get_registers "$inst|wr_ptr_gray_sync1_reg[*]"] 8.000 File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/lib/axis/syn/quartus/axis_async_fifo.sdc Line: 39
Warning (332088): No paths exist between clock target "ENET0_GTX_CLK" of clock "enet0_tx_clk_125m" and its clock source. Assuming zero source clock latency.
Warning (332088): No paths exist between clock target "ENET1_GTX_CLK" of clock "enet1_tx_clk_125m" and its clock source. Assuming zero source clock latency.
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: core_inst|eth_mac_inst|eth_mac_1g_rgmii_inst|rgmii_phy_if_inst|clk_oddr_inst|altddio_out_inst|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.056
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.056               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.857               0.000 enet0_rx_clk_125m 
    Info (332119):     0.898               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.794               0.000 enet0_tx_clk_125m 
    Info (332119):    11.701               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.278
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.278               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.355               0.000 enet0_rx_clk_125m 
    Info (332119):     0.404               0.000 CLOCK_50 
    Info (332119):     5.548               0.000 enet0_tx_clk_125m 
    Info (332119):     6.954               0.000 altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 5.235
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.235               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.894               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.457
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.457               0.000 CLOCK_50 
    Info (332119):     2.211               0.000 altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.635
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.635               0.000 enet0_rx_clk_125m 
    Info (332119):     3.692               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.790               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.790               0.000 enet0_tx_clk_125m 
    Info (332119):     3.790               0.000 enet1_tx_clk_125m 
    Info (332119):     4.000               0.000 enet1_rx_clk_125m 
    Info (332119):     9.684               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 10.896 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332088): No paths exist between clock target "ENET0_GTX_CLK" of clock "enet0_tx_clk_125m" and its clock source. Assuming zero source clock latency.
Warning (332088): No paths exist between clock target "ENET1_GTX_CLK" of clock "enet1_tx_clk_125m" and its clock source. Assuming zero source clock latency.
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: core_inst|eth_mac_inst|eth_mac_1g_rgmii_inst|rgmii_phy_if_inst|clk_oddr_inst|altddio_out_inst|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.210
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.210               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.873               0.000 enet0_rx_clk_125m 
    Info (332119):     1.517               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.088               0.000 enet0_tx_clk_125m 
    Info (332119):    12.434               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.283
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.283               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.354               0.000 enet0_rx_clk_125m 
    Info (332119):     0.355               0.000 CLOCK_50 
    Info (332119):     5.334               0.000 enet0_tx_clk_125m 
    Info (332119):     6.864               0.000 altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 5.497
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.497               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.186               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.322
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.322               0.000 CLOCK_50 
    Info (332119):     2.024               0.000 altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.651
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.651               0.000 enet0_rx_clk_125m 
    Info (332119):     3.684               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.790               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.790               0.000 enet0_tx_clk_125m 
    Info (332119):     3.790               0.000 enet1_tx_clk_125m 
    Info (332119):     4.000               0.000 enet1_rx_clk_125m 
    Info (332119):     9.690               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 11.330 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332088): No paths exist between clock target "ENET0_GTX_CLK" of clock "enet0_tx_clk_125m" and its clock source. Assuming zero source clock latency.
Warning (332088): No paths exist between clock target "ENET1_GTX_CLK" of clock "enet1_tx_clk_125m" and its clock source. Assuming zero source clock latency.
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: core_inst|eth_mac_inst|eth_mac_1g_rgmii_inst|rgmii_phy_if_inst|clk_oddr_inst|altddio_out_inst|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.517
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.517               0.000 enet0_rx_clk_125m 
    Info (332119):     1.035               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.358               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.297               0.000 enet0_tx_clk_125m 
    Info (332119):    15.548               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.104
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.104               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.145               0.000 enet0_rx_clk_125m 
    Info (332119):     0.182               0.000 CLOCK_50 
    Info (332119):     4.321               0.000 enet0_tx_clk_125m 
    Info (332119):     6.436               0.000 altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 6.522
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.522               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    18.456               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 0.696
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.696               0.000 CLOCK_50 
    Info (332119):     1.061               0.000 altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.378
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.378               0.000 enet0_rx_clk_125m 
    Info (332119):     3.751               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.819               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.000               0.000 enet0_tx_clk_125m 
    Info (332119):     4.000               0.000 enet1_rx_clk_125m 
    Info (332119):     4.000               0.000 enet1_tx_clk_125m 
    Info (332119):     9.267               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 13.453 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 48 warnings
    Info: Peak virtual memory: 686 megabytes
    Info: Processing ended: Tue Jun  3 17:17:38 2025
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:05


