

================================================================
== Vivado HLS Report for 'cnn'
================================================================
* Date:           Sun Jul 14 20:25:19 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       OPT8
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    21.764|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  82222|  82222|  82222|  82222|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+------+------+------+------+---------+
        |                       |            |   Latency   |   Interval  | Pipeline|
        |        Instance       |   Module   |  min |  max |  min |  max |   Type  |
        +-----------------------+------------+------+------+------+------+---------+
        |grp_conv_2_fu_581      |conv_2      |  9900|  9900|  9900|  9900|   none  |
        |grp_conv_1_fu_727      |conv_1      |  3422|  3422|  3422|  3422|   none  |
        |grp_max_pool_1_fu_758  |max_pool_1  |   553|   553|   553|   553|   none  |
        |grp_max_pool_2_fu_800  |max_pool_2  |   246|   246|   246|   246|   none  |
        |grp_dense_out_fu_826   |dense_out   |  1544|  1544|  1544|  1544|   none  |
        |grp_flat_fu_838        |flat        |   402|   402|   402|   402|   none  |
        +-----------------------+------------+------+------+------+------+---------+

        * Loop: 
        +------------------------+-------+-------+----------+-----------+-----------+-------+----------+
        |                        |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name       |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1                |   1624|   1624|        58|          -|          -|     28|    no    |
        | + Loop 1.1             |     56|     56|         2|          -|          -|     28|    no    |
        |- DENSE_LOOP_FLAT_LOOP  |  60008|  60008|        12|          3|          1|  20000|    yes   |
        |- DENSE_LOOP_FLAT_LOOP  |   4508|   4508|        12|          3|          1|   1500|    yes   |
        +------------------------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    522|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        1|    131|   33022|  45200|    0|
|Memory           |      133|      -|      96|     30|    0|
|Multiplexer      |        -|      -|       -|   2521|    -|
|Register         |        0|      -|     690|    128|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      134|    132|   33808|  48401|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       47|     60|      31|     90|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-------+-------+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +---------------------------+----------------------+---------+-------+-------+-------+-----+
    |cnn_CRTL_BUS_s_axi_U       |cnn_CRTL_BUS_s_axi    |        0|      0|     36|     40|    0|
    |cnn_fadd_32ns_32nbkb_U198  |cnn_fadd_32ns_32nbkb  |        0|      2|    227|    403|    0|
    |cnn_fcmp_32ns_32ndEe_U200  |cnn_fcmp_32ns_32ndEe  |        0|      0|     66|    239|    0|
    |cnn_fmul_32ns_32ncud_U199  |cnn_fmul_32ns_32ncud  |        0|      3|    128|    320|    0|
    |grp_conv_1_fu_727          |conv_1                |        0|     57|  11044|  13783|    0|
    |grp_conv_2_fu_581          |conv_2                |        0|     55|  14661|  13378|    0|
    |grp_dense_out_fu_826       |dense_out             |        1|     14|   1495|   3469|    0|
    |grp_flat_fu_838            |flat                  |        0|      0|     76|    390|    0|
    |grp_max_pool_1_fu_758      |max_pool_1            |        0|      0|   3563|   9013|    0|
    |grp_max_pool_2_fu_800      |max_pool_2            |        0|      0|   1726|   4165|    0|
    +---------------------------+----------------------+---------+-------+-------+-------+-----+
    |Total                      |                      |        1|    131|  33022|  45200|    0|
    +---------------------------+----------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |cnn_mac_muladd_9nbil_U201  |cnn_mac_muladd_9nbil  | i0 * i1 + i2 |
    +---------------------------+----------------------+--------------+

    * Memory: 
    +--------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |conv_1_input_U      |cnn_conv_1_input      |        2|   0|   0|    0|    784|   32|     1|        25088|
    |conv_1_out_0_U      |cnn_conv_1_out_0      |        2|   0|   0|    0|    312|   32|     1|         9984|
    |conv_1_out_1_U      |cnn_conv_1_out_0      |        2|   0|   0|    0|    312|   32|     1|         9984|
    |conv_1_out_2_U      |cnn_conv_1_out_0      |        2|   0|   0|    0|    312|   32|     1|         9984|
    |conv_1_out_3_U      |cnn_conv_1_out_0      |        2|   0|   0|    0|    312|   32|     1|         9984|
    |conv_1_out_4_U      |cnn_conv_1_out_0      |        2|   0|   0|    0|    312|   32|     1|         9984|
    |conv_1_out_5_U      |cnn_conv_1_out_0      |        2|   0|   0|    0|    312|   32|     1|         9984|
    |conv_1_out_6_U      |cnn_conv_1_out_0      |        2|   0|   0|    0|    312|   32|     1|         9984|
    |conv_1_out_7_U      |cnn_conv_1_out_0      |        2|   0|   0|    0|    312|   32|     1|         9984|
    |conv_1_out_8_U      |cnn_conv_1_out_0      |        2|   0|   0|    0|    312|   32|     1|         9984|
    |conv_1_out_9_U      |cnn_conv_1_out_0      |        2|   0|   0|    0|    312|   32|     1|         9984|
    |conv_1_out_10_U     |cnn_conv_1_out_0      |        2|   0|   0|    0|    312|   32|     1|         9984|
    |conv_1_out_11_U     |cnn_conv_1_out_0      |        2|   0|   0|    0|    312|   32|     1|         9984|
    |conv_1_out_12_U     |cnn_conv_1_out_0      |        2|   0|   0|    0|    312|   32|     1|         9984|
    |conv_2_out_0_U      |cnn_conv_2_out_0      |        2|   0|   0|    0|    176|   32|     1|         5632|
    |conv_2_out_1_U      |cnn_conv_2_out_0      |        2|   0|   0|    0|    176|   32|     1|         5632|
    |conv_2_out_2_U      |cnn_conv_2_out_0      |        2|   0|   0|    0|    176|   32|     1|         5632|
    |conv_2_out_3_U      |cnn_conv_2_out_0      |        2|   0|   0|    0|    176|   32|     1|         5632|
    |conv_2_out_4_U      |cnn_conv_2_out_0      |        2|   0|   0|    0|    176|   32|     1|         5632|
    |conv_2_out_5_U      |cnn_conv_2_out_0      |        2|   0|   0|    0|    176|   32|     1|         5632|
    |conv_2_out_6_U      |cnn_conv_2_out_0      |        2|   0|   0|    0|    176|   32|     1|         5632|
    |conv_2_out_7_U      |cnn_conv_2_out_0      |        2|   0|   0|    0|    176|   32|     1|         5632|
    |conv_2_out_8_U      |cnn_conv_2_out_0      |        2|   0|   0|    0|    176|   32|     1|         5632|
    |conv_2_out_9_U      |cnn_conv_2_out_0      |        2|   0|   0|    0|    176|   32|     1|         5632|
    |dense_1_bias_U      |cnn_dense_1_bias      |        1|   0|   0|    0|     50|   32|     1|         1600|
    |dense_1_out_U       |cnn_dense_1_out       |        1|   0|   0|    0|     50|   32|     1|         1600|
    |dense_1_weights_U   |cnn_dense_1_weights   |       64|   0|   0|    0|  20000|   32|     1|       640000|
    |dense_2_bias_U      |cnn_dense_2_bias      |        0|  32|  15|    0|     30|   32|     1|          960|
    |dense_2_out_U       |cnn_dense_2_out       |        0|  64|  15|    0|     30|   32|     1|          960|
    |dense_2_weights_U   |cnn_dense_2_weights   |        4|   0|   0|    0|   1500|   32|     1|        48000|
    |flat_array_U        |cnn_flat_array        |        1|   0|   0|    0|    400|   32|     1|        12800|
    |max_pool_1_out_0_U  |cnn_max_pool_1_oubck  |        2|   0|   0|    0|    169|   32|     1|         5408|
    |max_pool_1_out_1_U  |cnn_max_pool_1_oubck  |        2|   0|   0|    0|    169|   32|     1|         5408|
    |max_pool_1_out_2_U  |cnn_max_pool_1_oubck  |        2|   0|   0|    0|    169|   32|     1|         5408|
    |max_pool_1_out_3_U  |cnn_max_pool_1_oubck  |        2|   0|   0|    0|    169|   32|     1|         5408|
    |max_pool_1_out_4_U  |cnn_max_pool_1_oubck  |        2|   0|   0|    0|    169|   32|     1|         5408|
    |max_pool_1_out_5_U  |cnn_max_pool_1_oubck  |        2|   0|   0|    0|    169|   32|     1|         5408|
    |max_pool_2_out_U    |cnn_max_pool_2_out    |        2|   0|   0|    0|    400|   32|     1|        12800|
    +--------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total               |                      |      133|  96|  30|    0|  30074| 1216|    38|       962368|
    +--------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln14_3_fu_1176_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln27_fu_952_p2        |     +    |      0|  0|  13|          11|          11|
    |add_ln28_fu_957_p2        |     +    |      0|  0|  14|          10|           1|
    |add_ln9_2_fu_1103_p2      |     +    |      0|  0|  13|          11|           1|
    |add_ln9_fu_973_p2         |     +    |      0|  0|  21|          15|           1|
    |i_1_fu_979_p2             |     +    |      0|  0|  15|           6|           1|
    |i_2_fu_1109_p2            |     +    |      0|  0|  15|           5|           1|
    |i_fu_889_p2               |     +    |      0|  0|  15|           5|           1|
    |ix_in_fu_895_p2           |     +    |      0|  0|  14|          10|           5|
    |j_1_fu_937_p2             |     +    |      0|  0|  15|           5|           1|
    |j_2_fu_1187_p2            |     +    |      0|  0|  15|           6|           1|
    |j_fu_1024_p2              |     +    |      0|  0|  15|           9|           1|
    |sub_ln14_fu_1170_p2       |     -    |      0|  0|  12|          12|          12|
    |sub_ln27_fu_925_p2        |     -    |      0|  0|  13|          11|          11|
    |and_ln19_1_fu_1245_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln19_fu_1082_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln13_1_fu_1037_p2    |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln13_2_fu_1115_p2    |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln13_3_fu_1200_p2    |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln13_fu_985_p2       |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln19_1_fu_1070_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln19_2_fu_1227_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln19_3_fu_1233_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln19_fu_1064_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln23_fu_883_p2       |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln25_fu_931_p2       |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln9_1_fu_1097_p2     |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln9_fu_967_p2        |   icmp   |      0|  0|  13|          15|          15|
    |or_ln19_1_fu_1239_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln19_fu_1076_p2        |    or    |      0|  0|   2|           1|           1|
    |dense_1_out_d0            |  select  |      0|  0|  32|           1|           1|
    |dense_2_out_d0            |  select  |      0|  0|  32|           1|           1|
    |select_ln14_1_fu_991_p3   |  select  |      0|  0|   9|           1|           1|
    |select_ln14_2_fu_999_p3   |  select  |      0|  0|   6|           1|           6|
    |select_ln14_3_fu_1192_p3  |  select  |      0|  0|  32|           1|           1|
    |select_ln14_4_fu_1121_p3  |  select  |      0|  0|   6|           1|           1|
    |select_ln14_5_fu_1129_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln14_fu_1029_p3    |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1             |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 522|         270|         151|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                   | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  109|         23|    1|         23|
    |ap_enable_reg_pp0_iter3                    |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3                    |    9|          2|    1|          2|
    |ap_phi_mux_i_0_i9_phi_fu_551_p4            |    9|          2|    5|         10|
    |ap_phi_mux_i_0_i_phi_fu_506_p4             |    9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten11_phi_fu_540_p4  |    9|          2|   11|         22|
    |ap_phi_mux_indvar_flatten_phi_fu_495_p4    |    9|          2|   15|         30|
    |ap_phi_mux_j_0_i13_phi_fu_574_p4           |    9|          2|    6|         12|
    |ap_phi_mux_j_0_i_phi_fu_529_p4             |    9|          2|    9|         18|
    |ap_phi_mux_sum_0_i12_phi_fu_562_p4         |    9|          2|   32|         64|
    |ap_phi_mux_sum_0_i_phi_fu_517_p4           |    9|          2|   32|         64|
    |conv_1_input_address0                      |   15|          3|   10|         30|
    |conv_1_input_ce0                           |   15|          3|    1|          3|
    |conv_1_input_ce1                           |    9|          2|    1|          2|
    |conv_1_out_0_address0                      |   15|          3|    9|         27|
    |conv_1_out_0_address1                      |   15|          3|    9|         27|
    |conv_1_out_0_ce0                           |   15|          3|    1|          3|
    |conv_1_out_0_ce1                           |   15|          3|    1|          3|
    |conv_1_out_0_we0                           |    9|          2|    1|          2|
    |conv_1_out_0_we1                           |    9|          2|    1|          2|
    |conv_1_out_10_address0                     |   15|          3|    9|         27|
    |conv_1_out_10_address1                     |   15|          3|    9|         27|
    |conv_1_out_10_ce0                          |   15|          3|    1|          3|
    |conv_1_out_10_ce1                          |   15|          3|    1|          3|
    |conv_1_out_10_we0                          |    9|          2|    1|          2|
    |conv_1_out_10_we1                          |    9|          2|    1|          2|
    |conv_1_out_11_address0                     |   15|          3|    9|         27|
    |conv_1_out_11_address1                     |   15|          3|    9|         27|
    |conv_1_out_11_ce0                          |   15|          3|    1|          3|
    |conv_1_out_11_ce1                          |   15|          3|    1|          3|
    |conv_1_out_11_we0                          |    9|          2|    1|          2|
    |conv_1_out_11_we1                          |    9|          2|    1|          2|
    |conv_1_out_12_address0                     |   15|          3|    9|         27|
    |conv_1_out_12_address1                     |   15|          3|    9|         27|
    |conv_1_out_12_ce0                          |   15|          3|    1|          3|
    |conv_1_out_12_ce1                          |   15|          3|    1|          3|
    |conv_1_out_12_we0                          |    9|          2|    1|          2|
    |conv_1_out_12_we1                          |    9|          2|    1|          2|
    |conv_1_out_1_address0                      |   15|          3|    9|         27|
    |conv_1_out_1_address1                      |   15|          3|    9|         27|
    |conv_1_out_1_ce0                           |   15|          3|    1|          3|
    |conv_1_out_1_ce1                           |   15|          3|    1|          3|
    |conv_1_out_1_we0                           |    9|          2|    1|          2|
    |conv_1_out_1_we1                           |    9|          2|    1|          2|
    |conv_1_out_2_address0                      |   15|          3|    9|         27|
    |conv_1_out_2_address1                      |   15|          3|    9|         27|
    |conv_1_out_2_ce0                           |   15|          3|    1|          3|
    |conv_1_out_2_ce1                           |   15|          3|    1|          3|
    |conv_1_out_2_we0                           |    9|          2|    1|          2|
    |conv_1_out_2_we1                           |    9|          2|    1|          2|
    |conv_1_out_3_address0                      |   15|          3|    9|         27|
    |conv_1_out_3_address1                      |   15|          3|    9|         27|
    |conv_1_out_3_ce0                           |   15|          3|    1|          3|
    |conv_1_out_3_ce1                           |   15|          3|    1|          3|
    |conv_1_out_3_we0                           |    9|          2|    1|          2|
    |conv_1_out_3_we1                           |    9|          2|    1|          2|
    |conv_1_out_4_address0                      |   15|          3|    9|         27|
    |conv_1_out_4_address1                      |   15|          3|    9|         27|
    |conv_1_out_4_ce0                           |   15|          3|    1|          3|
    |conv_1_out_4_ce1                           |   15|          3|    1|          3|
    |conv_1_out_4_we0                           |    9|          2|    1|          2|
    |conv_1_out_4_we1                           |    9|          2|    1|          2|
    |conv_1_out_5_address0                      |   15|          3|    9|         27|
    |conv_1_out_5_address1                      |   15|          3|    9|         27|
    |conv_1_out_5_ce0                           |   15|          3|    1|          3|
    |conv_1_out_5_ce1                           |   15|          3|    1|          3|
    |conv_1_out_5_we0                           |    9|          2|    1|          2|
    |conv_1_out_5_we1                           |    9|          2|    1|          2|
    |conv_1_out_6_address0                      |   15|          3|    9|         27|
    |conv_1_out_6_address1                      |   15|          3|    9|         27|
    |conv_1_out_6_ce0                           |   15|          3|    1|          3|
    |conv_1_out_6_ce1                           |   15|          3|    1|          3|
    |conv_1_out_6_we0                           |    9|          2|    1|          2|
    |conv_1_out_6_we1                           |    9|          2|    1|          2|
    |conv_1_out_7_address0                      |   15|          3|    9|         27|
    |conv_1_out_7_address1                      |   15|          3|    9|         27|
    |conv_1_out_7_ce0                           |   15|          3|    1|          3|
    |conv_1_out_7_ce1                           |   15|          3|    1|          3|
    |conv_1_out_7_we0                           |    9|          2|    1|          2|
    |conv_1_out_7_we1                           |    9|          2|    1|          2|
    |conv_1_out_8_address0                      |   15|          3|    9|         27|
    |conv_1_out_8_address1                      |   15|          3|    9|         27|
    |conv_1_out_8_ce0                           |   15|          3|    1|          3|
    |conv_1_out_8_ce1                           |   15|          3|    1|          3|
    |conv_1_out_8_we0                           |    9|          2|    1|          2|
    |conv_1_out_8_we1                           |    9|          2|    1|          2|
    |conv_1_out_9_address0                      |   15|          3|    9|         27|
    |conv_1_out_9_address1                      |   15|          3|    9|         27|
    |conv_1_out_9_ce0                           |   15|          3|    1|          3|
    |conv_1_out_9_ce1                           |   15|          3|    1|          3|
    |conv_1_out_9_we0                           |    9|          2|    1|          2|
    |conv_1_out_9_we1                           |    9|          2|    1|          2|
    |conv_2_out_0_address0                      |   15|          3|    8|         24|
    |conv_2_out_0_ce0                           |   15|          3|    1|          3|
    |conv_2_out_0_ce1                           |    9|          2|    1|          2|
    |conv_2_out_0_we0                           |    9|          2|    1|          2|
    |conv_2_out_1_address0                      |   15|          3|    8|         24|
    |conv_2_out_1_ce0                           |   15|          3|    1|          3|
    |conv_2_out_1_ce1                           |    9|          2|    1|          2|
    |conv_2_out_1_we0                           |    9|          2|    1|          2|
    |conv_2_out_2_address0                      |   15|          3|    8|         24|
    |conv_2_out_2_ce0                           |   15|          3|    1|          3|
    |conv_2_out_2_ce1                           |    9|          2|    1|          2|
    |conv_2_out_2_we0                           |    9|          2|    1|          2|
    |conv_2_out_3_address0                      |   15|          3|    8|         24|
    |conv_2_out_3_ce0                           |   15|          3|    1|          3|
    |conv_2_out_3_ce1                           |    9|          2|    1|          2|
    |conv_2_out_3_we0                           |    9|          2|    1|          2|
    |conv_2_out_4_address0                      |   15|          3|    8|         24|
    |conv_2_out_4_ce0                           |   15|          3|    1|          3|
    |conv_2_out_4_ce1                           |    9|          2|    1|          2|
    |conv_2_out_4_we0                           |    9|          2|    1|          2|
    |conv_2_out_5_address0                      |   15|          3|    8|         24|
    |conv_2_out_5_ce0                           |   15|          3|    1|          3|
    |conv_2_out_5_ce1                           |    9|          2|    1|          2|
    |conv_2_out_5_we0                           |    9|          2|    1|          2|
    |conv_2_out_6_address0                      |   15|          3|    8|         24|
    |conv_2_out_6_ce0                           |   15|          3|    1|          3|
    |conv_2_out_6_ce1                           |    9|          2|    1|          2|
    |conv_2_out_6_we0                           |    9|          2|    1|          2|
    |conv_2_out_7_address0                      |   15|          3|    8|         24|
    |conv_2_out_7_ce0                           |   15|          3|    1|          3|
    |conv_2_out_7_ce1                           |    9|          2|    1|          2|
    |conv_2_out_7_we0                           |    9|          2|    1|          2|
    |conv_2_out_8_address0                      |   15|          3|    8|         24|
    |conv_2_out_8_ce0                           |   15|          3|    1|          3|
    |conv_2_out_8_ce1                           |    9|          2|    1|          2|
    |conv_2_out_8_we0                           |    9|          2|    1|          2|
    |conv_2_out_9_address0                      |   15|          3|    8|         24|
    |conv_2_out_9_ce0                           |   15|          3|    1|          3|
    |conv_2_out_9_ce1                           |    9|          2|    1|          2|
    |conv_2_out_9_we0                           |    9|          2|    1|          2|
    |dense_1_out_address0                       |   15|          3|    6|         18|
    |dense_2_out_address0                       |   15|          3|    5|         15|
    |dense_2_out_ce0                            |   15|          3|    1|          3|
    |flat_array_address0                        |   15|          3|    9|         27|
    |flat_array_ce0                             |   15|          3|    1|          3|
    |flat_array_we0                             |    9|          2|    1|          2|
    |grp_fu_846_p0                              |   21|          4|   32|        128|
    |grp_fu_846_p1                              |   21|          4|   32|        128|
    |grp_fu_852_p0                              |   15|          3|   32|         96|
    |grp_fu_852_p1                              |   15|          3|   32|         96|
    |i_0_i9_reg_547                             |    9|          2|    5|         10|
    |i_0_i_reg_502                              |    9|          2|    6|         12|
    |i_0_reg_459                                |    9|          2|    5|         10|
    |indvar_flatten11_reg_536                   |    9|          2|   11|         22|
    |indvar_flatten_reg_491                     |    9|          2|   15|         30|
    |ix_in_0_reg_447                            |    9|          2|   10|         20|
    |ix_in_1_reg_470                            |    9|          2|   10|         20|
    |j_0_i13_reg_570                            |    9|          2|    6|         12|
    |j_0_i_reg_525                              |    9|          2|    9|         18|
    |j_0_reg_480                                |    9|          2|    5|         10|
    |max_pool_1_out_0_address0                  |   15|          3|    8|         24|
    |max_pool_1_out_0_address1                  |   15|          3|    8|         24|
    |max_pool_1_out_0_ce0                       |   15|          3|    1|          3|
    |max_pool_1_out_0_ce1                       |   15|          3|    1|          3|
    |max_pool_1_out_0_we0                       |    9|          2|    1|          2|
    |max_pool_1_out_0_we1                       |    9|          2|    1|          2|
    |max_pool_1_out_1_address0                  |   15|          3|    8|         24|
    |max_pool_1_out_1_address1                  |   15|          3|    8|         24|
    |max_pool_1_out_1_ce0                       |   15|          3|    1|          3|
    |max_pool_1_out_1_ce1                       |   15|          3|    1|          3|
    |max_pool_1_out_1_we0                       |    9|          2|    1|          2|
    |max_pool_1_out_1_we1                       |    9|          2|    1|          2|
    |max_pool_1_out_2_address0                  |   15|          3|    8|         24|
    |max_pool_1_out_2_address1                  |   15|          3|    8|         24|
    |max_pool_1_out_2_ce0                       |   15|          3|    1|          3|
    |max_pool_1_out_2_ce1                       |   15|          3|    1|          3|
    |max_pool_1_out_2_we0                       |    9|          2|    1|          2|
    |max_pool_1_out_2_we1                       |    9|          2|    1|          2|
    |max_pool_1_out_3_address0                  |   15|          3|    8|         24|
    |max_pool_1_out_3_address1                  |   15|          3|    8|         24|
    |max_pool_1_out_3_ce0                       |   15|          3|    1|          3|
    |max_pool_1_out_3_ce1                       |   15|          3|    1|          3|
    |max_pool_1_out_3_we0                       |    9|          2|    1|          2|
    |max_pool_1_out_3_we1                       |    9|          2|    1|          2|
    |max_pool_1_out_4_address0                  |   15|          3|    8|         24|
    |max_pool_1_out_4_address1                  |   15|          3|    8|         24|
    |max_pool_1_out_4_ce0                       |   15|          3|    1|          3|
    |max_pool_1_out_4_ce1                       |   15|          3|    1|          3|
    |max_pool_1_out_4_we0                       |    9|          2|    1|          2|
    |max_pool_1_out_4_we1                       |    9|          2|    1|          2|
    |max_pool_1_out_5_address0                  |   15|          3|    8|         24|
    |max_pool_1_out_5_address1                  |   15|          3|    8|         24|
    |max_pool_1_out_5_ce0                       |   15|          3|    1|          3|
    |max_pool_1_out_5_ce1                       |   15|          3|    1|          3|
    |max_pool_1_out_5_we0                       |    9|          2|    1|          2|
    |max_pool_1_out_5_we1                       |    9|          2|    1|          2|
    |max_pool_2_out_address0                    |   15|          3|    9|         27|
    |max_pool_2_out_ce0                         |   15|          3|    1|          3|
    |max_pool_2_out_ce1                         |    9|          2|    1|          2|
    |max_pool_2_out_we0                         |    9|          2|    1|          2|
    |max_pool_2_out_we1                         |    9|          2|    1|          2|
    |sum_0_i12_reg_558                          |    9|          2|   32|         64|
    |sum_0_i_reg_513                            |    9|          2|   32|         64|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |Total                                      | 2521|        522|  957|       2628|
    +-------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln27_reg_1300                     |  11|   0|   11|          0|
    |add_ln28_reg_1305                     |  10|   0|   10|          0|
    |add_ln9_2_reg_1389                    |  11|   0|   11|          0|
    |add_ln9_reg_1314                      |  15|   0|   15|          0|
    |ap_CS_fsm                             |  22|   0|   22|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3               |   1|   0|    1|          0|
    |grp_conv_1_fu_727_ap_start_reg        |   1|   0|    1|          0|
    |grp_conv_2_fu_581_ap_start_reg        |   1|   0|    1|          0|
    |grp_dense_out_fu_826_ap_start_reg     |   1|   0|    1|          0|
    |grp_flat_fu_838_ap_start_reg          |   1|   0|    1|          0|
    |grp_max_pool_1_fu_758_ap_start_reg    |   1|   0|    1|          0|
    |grp_max_pool_2_fu_800_ap_start_reg    |   1|   0|    1|          0|
    |i_0_i9_reg_547                        |   5|   0|    5|          0|
    |i_0_i_reg_502                         |   6|   0|    6|          0|
    |i_0_reg_459                           |   5|   0|    5|          0|
    |i_reg_1272                            |   5|   0|    5|          0|
    |icmp_ln13_1_reg_1366                  |   1|   0|    1|          0|
    |icmp_ln13_2_reg_1394                  |   1|   0|    1|          0|
    |icmp_ln13_3_reg_1441                  |   1|   0|    1|          0|
    |icmp_ln13_reg_1319                    |   1|   0|    1|          0|
    |icmp_ln9_1_reg_1385                   |   1|   0|    1|          0|
    |icmp_ln9_reg_1310                     |   1|   0|    1|          0|
    |indvar_flatten11_reg_536              |  11|   0|   11|          0|
    |indvar_flatten_reg_491                |  15|   0|   15|          0|
    |ix_in_0_reg_447                       |  10|   0|   10|          0|
    |ix_in_1_reg_470                       |  10|   0|   10|          0|
    |ix_in_reg_1277                        |  10|   0|   10|          0|
    |j_0_i13_reg_570                       |   6|   0|    6|          0|
    |j_0_i_reg_525                         |   9|   0|    9|          0|
    |j_0_reg_480                           |   5|   0|    5|          0|
    |j_1_reg_1290                          |   5|   0|    5|          0|
    |j_2_reg_1430                          |   6|   0|    6|          0|
    |j_reg_1355                            |   9|   0|    9|          0|
    |reg_866                               |  32|   0|   32|          0|
    |reg_871                               |  32|   0|   32|          0|
    |reg_878                               |  32|   0|   32|          0|
    |select_ln14_1_reg_1324                |   9|   0|    9|          0|
    |select_ln14_2_reg_1329                |   6|   0|    6|          0|
    |select_ln14_2_reg_1329_pp0_iter1_reg  |   6|   0|    6|          0|
    |select_ln14_4_reg_1399                |   6|   0|    6|          0|
    |select_ln14_5_reg_1404                |   5|   0|    5|          0|
    |select_ln14_5_reg_1404_pp1_iter1_reg  |   5|   0|    5|          0|
    |sub_ln27_reg_1282                     |   9|   0|   11|          2|
    |sum_0_i12_reg_558                     |  32|   0|   32|          0|
    |sum_0_i_reg_513                       |  32|   0|   32|          0|
    |zext_ln14_7_reg_1445                  |   5|   0|   64|         59|
    |zext_ln14_7_reg_1445_pp1_iter3_reg    |   5|   0|   64|         59|
    |zext_ln14_reg_1370                    |   6|   0|   64|         58|
    |zext_ln14_reg_1370_pp0_iter3_reg      |   6|   0|   64|         58|
    |icmp_ln13_1_reg_1366                  |  64|  32|    1|          0|
    |icmp_ln13_3_reg_1441                  |  64|  32|    1|          0|
    |icmp_ln9_1_reg_1385                   |  64|  32|    1|          0|
    |icmp_ln9_reg_1310                     |  64|  32|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 690| 128|  674|        236|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CRTL_BUS_AWVALID  |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_AWREADY  | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_AWADDR   |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WVALID   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WREADY   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WDATA    |  in |   32|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WSTRB    |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARVALID  |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARREADY  | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARADDR   |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RVALID   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RREADY   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RDATA    | out |   32|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RRESP    | out |    2|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BVALID   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BREADY   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BRESP    | out |    2|    s_axi   |   CRTL_BUS   |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |      cnn     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |      cnn     | return value |
|interrupt               | out |    1| ap_ctrl_hs |      cnn     | return value |
|cnn_input_Addr_A        | out |   32|    bram    |   cnn_input  |     array    |
|cnn_input_EN_A          | out |    1|    bram    |   cnn_input  |     array    |
|cnn_input_WEN_A         | out |    4|    bram    |   cnn_input  |     array    |
|cnn_input_Din_A         | out |   32|    bram    |   cnn_input  |     array    |
|cnn_input_Dout_A        |  in |   32|    bram    |   cnn_input  |     array    |
|cnn_input_Clk_A         | out |    1|    bram    |   cnn_input  |     array    |
|cnn_input_Rst_A         | out |    1|    bram    |   cnn_input  |     array    |
|prediction_Addr_A       | out |   32|    bram    |  prediction  |     array    |
|prediction_EN_A         | out |    1|    bram    |  prediction  |     array    |
|prediction_WEN_A        | out |    4|    bram    |  prediction  |     array    |
|prediction_Din_A        | out |   32|    bram    |  prediction  |     array    |
|prediction_Dout_A       |  in |   32|    bram    |  prediction  |     array    |
|prediction_Clk_A        | out |    1|    bram    |  prediction  |     array    |
|prediction_Rst_A        | out |    1|    bram    |  prediction  |     array    |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 12
  * Pipeline-1: initiation interval (II) = 3, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 2
  Pipeline-0 : II = 3, D = 12, States = { 14 15 16 17 18 19 20 21 22 23 24 25 }
  Pipeline-1 : II = 3, D = 12, States = { 27 28 29 30 31 32 33 34 35 36 37 38 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 2 
4 --> 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 26 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 14 
26 --> 27 
27 --> 39 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 27 
39 --> 40 
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %cnn_input) nounwind, !map !35"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %prediction) nounwind, !map !41"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @cnn_str) nounwind"   --->   Operation 43 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (3.25ns)   --->   "%conv_1_input = alloca [784 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 44 'alloca' 'conv_1_input' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([784 x float]* %cnn_input, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [cnn/cnn.cpp:18]   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([10 x float]* %prediction, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [cnn/cnn.cpp:18]   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [cnn/cnn.cpp:18]   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.76ns)   --->   "br label %.loopexit" [cnn/cnn.cpp:23]   --->   Operation 48 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.34>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%ix_in_0 = phi i10 [ 0, %0 ], [ %ix_in, %.loopexit.loopexit ]"   --->   Operation 49 'phi' 'ix_in_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 50 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.36ns)   --->   "%icmp_ln23 = icmp eq i5 %i_0, -4" [cnn/cnn.cpp:23]   --->   Operation 51 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 52 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [cnn/cnn.cpp:23]   --->   Operation 53 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %meminst.preheader, label %1" [cnn/cnn.cpp:23]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.73ns)   --->   "%ix_in = add i10 %ix_in_0, 28" [cnn/cnn.cpp:28]   --->   Operation 55 'add' 'ix_in' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_214 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_0, i5 0)" [cnn/cnn.cpp:27]   --->   Operation 56 'bitconcatenate' 'tmp_214' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i10 %tmp_214 to i11" [cnn/cnn.cpp:27]   --->   Operation 57 'zext' 'zext_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_215 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_0, i2 0)" [cnn/cnn.cpp:27]   --->   Operation 58 'bitconcatenate' 'tmp_215' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i7 %tmp_215 to i11" [cnn/cnn.cpp:27]   --->   Operation 59 'zext' 'zext_ln27_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.73ns)   --->   "%sub_ln27 = sub i11 %zext_ln27, %zext_ln27_2" [cnn/cnn.cpp:27]   --->   Operation 60 'sub' 'sub_ln27' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.76ns)   --->   "br label %2" [cnn/cnn.cpp:25]   --->   Operation 61 'br' <Predicate = (!icmp_ln23)> <Delay = 1.76>
ST_2 : Operation 62 [2/2] (0.00ns)   --->   "call fastcc void @conv_1([784 x float]* %conv_1_input, [312 x float]* @conv_1_out_0, [312 x float]* @conv_1_out_1, [312 x float]* @conv_1_out_2, [312 x float]* @conv_1_out_3, [312 x float]* @conv_1_out_4, [312 x float]* @conv_1_out_5, [312 x float]* @conv_1_out_6, [312 x float]* @conv_1_out_7, [312 x float]* @conv_1_out_8, [312 x float]* @conv_1_out_9, [312 x float]* @conv_1_out_10, [312 x float]* @conv_1_out_11, [312 x float]* @conv_1_out_12) nounwind" [cnn/cnn.cpp:33]   --->   Operation 62 'call' <Predicate = (icmp_ln23)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%ix_in_1 = phi i10 [ %ix_in_0, %1 ], [ %add_ln28, %3 ]" [cnn/cnn.cpp:28]   --->   Operation 63 'phi' 'ix_in_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 0, %1 ], [ %j_1, %3 ]"   --->   Operation 64 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.36ns)   --->   "%icmp_ln25 = icmp eq i5 %j_0, -4" [cnn/cnn.cpp:25]   --->   Operation 65 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 66 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.78ns)   --->   "%j_1 = add i5 %j_0, 1" [cnn/cnn.cpp:25]   --->   Operation 67 'add' 'j_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %.loopexit.loopexit, label %3" [cnn/cnn.cpp:25]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i10 %ix_in_1 to i64" [cnn/cnn.cpp:27]   --->   Operation 69 'zext' 'zext_ln27_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%cnn_input_addr = getelementptr [784 x float]* %cnn_input, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 70 'getelementptr' 'cnn_input_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 71 [2/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 71 'load' 'cnn_input_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln27_3 = zext i5 %j_0 to i11" [cnn/cnn.cpp:27]   --->   Operation 72 'zext' 'zext_ln27_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.63ns)   --->   "%add_ln27 = add i11 %sub_ln27, %zext_ln27_3" [cnn/cnn.cpp:27]   --->   Operation 73 'add' 'add_ln27' <Predicate = (!icmp_ln25)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (1.73ns)   --->   "%add_ln28 = add i10 %ix_in_1, 1" [cnn/cnn.cpp:28]   --->   Operation 74 'add' 'add_ln28' <Predicate = (!icmp_ln25)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 75 'br' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 76 [1/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 76 'load' 'cnn_input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i11 %add_ln27 to i64" [cnn/cnn.cpp:27]   --->   Operation 77 'sext' 'sext_ln27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%conv_1_input_addr = getelementptr [784 x float]* %conv_1_input, i64 0, i64 %sext_ln27" [cnn/cnn.cpp:27]   --->   Operation 78 'getelementptr' 'conv_1_input_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (3.25ns)   --->   "store float %cnn_input_load, float* %conv_1_input_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 79 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "br label %2" [cnn/cnn.cpp:25]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 81 [1/2] (0.00ns)   --->   "call fastcc void @conv_1([784 x float]* %conv_1_input, [312 x float]* @conv_1_out_0, [312 x float]* @conv_1_out_1, [312 x float]* @conv_1_out_2, [312 x float]* @conv_1_out_3, [312 x float]* @conv_1_out_4, [312 x float]* @conv_1_out_5, [312 x float]* @conv_1_out_6, [312 x float]* @conv_1_out_7, [312 x float]* @conv_1_out_8, [312 x float]* @conv_1_out_9, [312 x float]* @conv_1_out_10, [312 x float]* @conv_1_out_11, [312 x float]* @conv_1_out_12) nounwind" [cnn/cnn.cpp:33]   --->   Operation 81 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 82 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_1([169 x float]* @max_pool_1_out_0, [169 x float]* @max_pool_1_out_1, [169 x float]* @max_pool_1_out_2, [169 x float]* @max_pool_1_out_3, [169 x float]* @max_pool_1_out_4, [169 x float]* @max_pool_1_out_5) nounwind" [cnn/cnn.cpp:38]   --->   Operation 82 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 83 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_1([169 x float]* @max_pool_1_out_0, [169 x float]* @max_pool_1_out_1, [169 x float]* @max_pool_1_out_2, [169 x float]* @max_pool_1_out_3, [169 x float]* @max_pool_1_out_4, [169 x float]* @max_pool_1_out_5) nounwind" [cnn/cnn.cpp:38]   --->   Operation 83 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 84 [2/2] (0.00ns)   --->   "call fastcc void @conv_2([176 x float]* @conv_2_out_0, [176 x float]* @conv_2_out_1, [176 x float]* @conv_2_out_2, [176 x float]* @conv_2_out_3, [176 x float]* @conv_2_out_4, [176 x float]* @conv_2_out_5, [176 x float]* @conv_2_out_6, [176 x float]* @conv_2_out_7, [176 x float]* @conv_2_out_8, [176 x float]* @conv_2_out_9) nounwind" [cnn/cnn.cpp:43]   --->   Operation 84 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 85 [1/2] (0.00ns)   --->   "call fastcc void @conv_2([176 x float]* @conv_2_out_0, [176 x float]* @conv_2_out_1, [176 x float]* @conv_2_out_2, [176 x float]* @conv_2_out_3, [176 x float]* @conv_2_out_4, [176 x float]* @conv_2_out_5, [176 x float]* @conv_2_out_6, [176 x float]* @conv_2_out_7, [176 x float]* @conv_2_out_8, [176 x float]* @conv_2_out_9) nounwind" [cnn/cnn.cpp:43]   --->   Operation 85 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 86 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_2([400 x float]* @max_pool_2_out) nounwind" [cnn/cnn.cpp:48]   --->   Operation 86 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 8> <Delay = 0.00>
ST_11 : Operation 87 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_2([400 x float]* @max_pool_2_out) nounwind" [cnn/cnn.cpp:48]   --->   Operation 87 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 9> <Delay = 0.00>
ST_12 : Operation 88 [2/2] (0.00ns)   --->   "call fastcc void @flat([400 x float]* @flat_array) nounwind" [cnn/cnn.cpp:53]   --->   Operation 88 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 10> <Delay = 1.76>
ST_13 : Operation 89 [1/2] (0.00ns)   --->   "call fastcc void @flat([400 x float]* @flat_array) nounwind" [cnn/cnn.cpp:53]   --->   Operation 89 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 90 [1/1] (1.76ns)   --->   "br label %4" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 90 'br' <Predicate = true> <Delay = 1.76>

State 14 <SV = 11> <Delay = 12.2>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i15 [ 0, %meminst.preheader ], [ %add_ln9, %ifFalse ]" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 91 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "%i_0_i = phi i6 [ 0, %meminst.preheader ], [ %select_ln14_2, %ifFalse ]" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 92 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 93 [1/1] (0.00ns)   --->   "%sum_0_i = phi float [ 0.000000e+00, %meminst.preheader ], [ %sum, %ifFalse ]"   --->   Operation 93 'phi' 'sum_0_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "%j_0_i = phi i9 [ 0, %meminst.preheader ], [ %j, %ifFalse ]"   --->   Operation 94 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 95 [1/1] (2.31ns)   --->   "%icmp_ln9 = icmp eq i15 %indvar_flatten, -12768" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 95 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 96 [1/1] (1.94ns)   --->   "%add_ln9 = add i15 %indvar_flatten, 1" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 96 'add' 'add_ln9' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %dense_1.exit.preheader.preheader, label %FLAT_LOOP" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (1.82ns)   --->   "%i_1 = add i6 %i_0_i, 1" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 98 'add' 'i_1' <Predicate = (!icmp_ln9)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 99 [1/1] (1.66ns)   --->   "%icmp_ln13 = icmp eq i9 %j_0_i, -112" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 99 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln9)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 100 [1/1] (0.96ns)   --->   "%select_ln14_1 = select i1 %icmp_ln13, i9 0, i9 %j_0_i" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 100 'select' 'select_ln14_1' <Predicate = (!icmp_ln9)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 101 [1/1] (1.18ns)   --->   "%select_ln14_2 = select i1 %icmp_ln13, i6 %i_1, i6 %i_0_i" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 101 'select' 'select_ln14_2' <Predicate = (!icmp_ln9)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i6 %select_ln14_2 to i15" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 102 'zext' 'zext_ln13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln14_5 = zext i9 %select_ln14_1 to i64" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 103 'zext' 'zext_ln14_5' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln14_8 = zext i9 %select_ln14_1 to i15" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 104 'zext' 'zext_ln14_8' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 105 [1/1] (3.36ns) (grouped into DSP with root node add_ln14)   --->   "%mul_ln14 = mul i15 %zext_ln14_8, 50" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 105 'mul' 'mul_ln14' <Predicate = (!icmp_ln9)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 106 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln14 = add i15 %mul_ln14, %zext_ln13" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 106 'add' 'add_ln14' <Predicate = (!icmp_ln9)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln14_9 = zext i15 %add_ln14 to i64" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 107 'zext' 'zext_ln14_9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%dense_1_weights_addr = getelementptr [20000 x float]* @dense_1_weights, i64 0, i64 %zext_ln14_9" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 108 'getelementptr' 'dense_1_weights_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%flat_array_addr = getelementptr [400 x float]* @flat_array, i64 0, i64 %zext_ln14_5" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 109 'getelementptr' 'flat_array_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 110 [2/2] (3.25ns)   --->   "%flat_array_load = load float* %flat_array_addr, align 4" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 110 'load' 'flat_array_load' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_14 : Operation 111 [2/2] (3.25ns)   --->   "%dense_1_weights_load = load float* %dense_1_weights_addr, align 4" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 111 'load' 'dense_1_weights_load' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1500> <ROM>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 112 'br' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 15 <SV = 12> <Delay = 15.6>
ST_15 : Operation 113 [1/2] (3.25ns)   --->   "%flat_array_load = load float* %flat_array_addr, align 4" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 113 'load' 'flat_array_load' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_15 : Operation 114 [1/2] (3.25ns)   --->   "%dense_1_weights_load = load float* %dense_1_weights_addr, align 4" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 114 'load' 'dense_1_weights_load' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1500> <ROM>
ST_15 : Operation 115 [2/2] (12.3ns)   --->   "%tmp_i_23 = fmul float %flat_array_load, %dense_1_weights_load" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 115 'fmul' 'tmp_i_23' <Predicate = (!icmp_ln9)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 12.3>
ST_16 : Operation 116 [1/2] (12.3ns)   --->   "%tmp_i_23 = fmul float %flat_array_load, %dense_1_weights_load" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 116 'fmul' 'tmp_i_23' <Predicate = (!icmp_ln9)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 117 [1/1] (1.82ns)   --->   "%j = add i9 %select_ln14_1, 1" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 117 'add' 'j' <Predicate = (!icmp_ln9)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 11.2>
ST_17 : Operation 118 [1/1] (0.69ns)   --->   "%select_ln14 = select i1 %icmp_ln13, float 0.000000e+00, float %sum_0_i" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 118 'select' 'select_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 119 [4/4] (10.5ns)   --->   "%sum = fadd float %select_ln14, %tmp_i_23" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 119 'fadd' 'sum' <Predicate = (!icmp_ln9)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 120 [1/1] (1.66ns)   --->   "%icmp_ln13_1 = icmp eq i9 %j, -112" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 120 'icmp' 'icmp_ln13_1' <Predicate = (!icmp_ln9)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_1, label %ifTrue, label %ifFalse" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 121 'br' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 18 <SV = 15> <Delay = 21.7>
ST_18 : Operation 122 [3/4] (10.5ns)   --->   "%sum = fadd float %select_ln14, %tmp_i_23" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 122 'fadd' 'sum' <Predicate = (!icmp_ln9)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 21.7>
ST_19 : Operation 123 [2/4] (10.5ns)   --->   "%sum = fadd float %select_ln14, %tmp_i_23" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 123 'fadd' 'sum' <Predicate = (!icmp_ln9)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 17> <Delay = 21.7>
ST_20 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i6 %select_ln14_2 to i64" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 124 'zext' 'zext_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_20 : Operation 125 [1/4] (10.5ns)   --->   "%sum = fadd float %select_ln14, %tmp_i_23" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 125 'fadd' 'sum' <Predicate = (!icmp_ln9)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 126 [1/1] (0.00ns)   --->   "%dense_1_bias_addr = getelementptr inbounds [50 x float]* @dense_1_bias, i64 0, i64 %zext_ln14" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 126 'getelementptr' 'dense_1_bias_addr' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_20 : Operation 127 [2/2] (3.25ns)   --->   "%dense_1_bias_load = load float* %dense_1_bias_addr, align 4" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 127 'load' 'dense_1_bias_load' <Predicate = (icmp_ln13_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1500> <ROM>

State 21 <SV = 18> <Delay = 13.7>
ST_21 : Operation 128 [1/2] (3.25ns)   --->   "%dense_1_bias_load = load float* %dense_1_bias_addr, align 4" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 128 'load' 'dense_1_bias_load' <Predicate = (icmp_ln13_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1500> <ROM>
ST_21 : Operation 129 [4/4] (10.5ns)   --->   "%tmp_i = fadd float %sum, %dense_1_bias_load" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 129 'fadd' 'tmp_i' <Predicate = (icmp_ln13_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 19> <Delay = 10.5>
ST_22 : Operation 130 [3/4] (10.5ns)   --->   "%tmp_i = fadd float %sum, %dense_1_bias_load" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 130 'fadd' 'tmp_i' <Predicate = (icmp_ln13_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 20> <Delay = 10.5>
ST_23 : Operation 131 [2/4] (10.5ns)   --->   "%tmp_i = fadd float %sum, %dense_1_bias_load" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 131 'fadd' 'tmp_i' <Predicate = (icmp_ln13_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 21> <Delay = 15.9>
ST_24 : Operation 132 [1/4] (10.5ns)   --->   "%tmp_i = fadd float %sum, %dense_1_bias_load" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 132 'fadd' 'tmp_i' <Predicate = (icmp_ln13_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 133 [2/2] (5.43ns)   --->   "%tmp_s = fcmp olt float %tmp_i, 0.000000e+00" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 133 'fcmp' 'tmp_s' <Predicate = (icmp_ln13_1)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 22> <Delay = 9.66>
ST_25 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @DENSE_LOOP_FLAT_LOOP)"   --->   Operation 134 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_25 : Operation 135 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20000, i64 20000, i64 20000) nounwind"   --->   Operation 135 'speclooptripcount' 'empty_22' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_25 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str124) nounwind" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 136 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_25 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_11_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str124) nounwind" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 137 'specregionbegin' 'tmp_11_i' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_25 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str225) nounwind" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 138 'specpipeline' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_25 : Operation 139 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str124, i32 %tmp_11_i) nounwind" [cnn/dense_1.cpp:15->cnn/cnn.cpp:58]   --->   Operation 139 'specregionend' 'empty_24' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_25 : Operation 140 [1/1] (0.00ns)   --->   "%dense_1_out_addr = getelementptr [50 x float]* @dense_1_out, i64 0, i64 %zext_ln14" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 140 'getelementptr' 'dense_1_out_addr' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_25 : Operation 141 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast float %tmp_i to i32" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 141 'bitcast' 'bitcast_ln19' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_25 : Operation 142 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln19, i32 23, i32 30)" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 142 'partselect' 'tmp' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_25 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i32 %bitcast_ln19 to i23" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 143 'trunc' 'trunc_ln19' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_25 : Operation 144 [1/1] (1.55ns)   --->   "%icmp_ln19 = icmp ne i8 %tmp, -1" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 144 'icmp' 'icmp_ln19' <Predicate = (icmp_ln13_1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 145 [1/1] (2.44ns)   --->   "%icmp_ln19_1 = icmp eq i23 %trunc_ln19, 0" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 145 'icmp' 'icmp_ln19_1' <Predicate = (icmp_ln13_1)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln19)   --->   "%or_ln19 = or i1 %icmp_ln19_1, %icmp_ln19" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 146 'or' 'or_ln19' <Predicate = (icmp_ln13_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 147 [1/2] (5.43ns)   --->   "%tmp_s = fcmp olt float %tmp_i, 0.000000e+00" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 147 'fcmp' 'tmp_s' <Predicate = (icmp_ln13_1)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln19)   --->   "%and_ln19 = and i1 %or_ln19, %tmp_s" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 148 'and' 'and_ln19' <Predicate = (icmp_ln13_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 149 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln19 = select i1 %and_ln19, float 0.000000e+00, float %tmp_i" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 149 'select' 'select_ln19' <Predicate = (icmp_ln13_1)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 150 [1/1] (3.25ns)   --->   "store float %select_ln19, float* %dense_1_out_addr, align 4" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 150 'store' <Predicate = (icmp_ln13_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_25 : Operation 151 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 151 'br' <Predicate = (icmp_ln13_1)> <Delay = 0.00>

State 26 <SV = 12> <Delay = 1.76>
ST_26 : Operation 152 [1/1] (1.76ns)   --->   "br label %dense_1.exit.preheader" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 152 'br' <Predicate = true> <Delay = 1.76>

State 27 <SV = 13> <Delay = 11.2>
ST_27 : Operation 153 [1/1] (0.00ns)   --->   "%indvar_flatten11 = phi i11 [ %add_ln9_2, %ifFalse4 ], [ 0, %dense_1.exit.preheader.preheader ]" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 153 'phi' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 154 [1/1] (0.00ns)   --->   "%i_0_i9 = phi i5 [ %select_ln14_5, %ifFalse4 ], [ 0, %dense_1.exit.preheader.preheader ]" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 154 'phi' 'i_0_i9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 155 [1/1] (0.00ns)   --->   "%sum_0_i12 = phi float [ %sum_1, %ifFalse4 ], [ 0.000000e+00, %dense_1.exit.preheader.preheader ]"   --->   Operation 155 'phi' 'sum_0_i12' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 156 [1/1] (0.00ns)   --->   "%j_0_i13 = phi i6 [ %j_2, %ifFalse4 ], [ 0, %dense_1.exit.preheader.preheader ]"   --->   Operation 156 'phi' 'j_0_i13' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 157 [1/1] (1.88ns)   --->   "%icmp_ln9_1 = icmp eq i11 %indvar_flatten11, -548" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 157 'icmp' 'icmp_ln9_1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 158 [1/1] (1.63ns)   --->   "%add_ln9_2 = add i11 %indvar_flatten11, 1" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 158 'add' 'add_ln9_2' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 159 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_1, label %dense_2.exit, label %FLAT_LOOP1" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 159 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 160 [1/1] (1.78ns)   --->   "%i_2 = add i5 %i_0_i9, 1" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 160 'add' 'i_2' <Predicate = (!icmp_ln9_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 161 [1/1] (1.42ns)   --->   "%icmp_ln13_2 = icmp eq i6 %j_0_i13, -14" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 161 'icmp' 'icmp_ln13_2' <Predicate = (!icmp_ln9_1)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 162 [1/1] (1.18ns)   --->   "%select_ln14_4 = select i1 %icmp_ln13_2, i6 0, i6 %j_0_i13" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 162 'select' 'select_ln14_4' <Predicate = (!icmp_ln9_1)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 163 [1/1] (1.21ns)   --->   "%select_ln14_5 = select i1 %icmp_ln13_2, i5 %i_2, i5 %i_0_i9" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 163 'select' 'select_ln14_5' <Predicate = (!icmp_ln9_1)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i5 %select_ln14_5 to i12" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 164 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln14_6 = zext i6 %select_ln14_4 to i64" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 165 'zext' 'zext_ln14_6' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_216 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %select_ln14_4, i5 0)" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 166 'bitconcatenate' 'tmp_216' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln14_10 = zext i11 %tmp_216 to i12" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 167 'zext' 'zext_ln14_10' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_217 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %select_ln14_4, i1 false)" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 168 'bitconcatenate' 'tmp_217' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln14_11 = zext i7 %tmp_217 to i12" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 169 'zext' 'zext_ln14_11' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 170 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln14 = sub i12 %zext_ln14_10, %zext_ln14_11" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 170 'sub' 'sub_ln14' <Predicate = (!icmp_ln9_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 171 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln14_3 = add i12 %sub_ln14, %zext_ln13_1" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 171 'add' 'add_ln14_3' <Predicate = (!icmp_ln9_1)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i12 %add_ln14_3 to i64" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 172 'sext' 'sext_ln14' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 173 [1/1] (0.00ns)   --->   "%dense_2_weights_addr = getelementptr [1500 x float]* @dense_2_weights, i64 0, i64 %sext_ln14" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 173 'getelementptr' 'dense_2_weights_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 174 [1/1] (0.00ns)   --->   "%dense_1_out_addr_1 = getelementptr [50 x float]* @dense_1_out, i64 0, i64 %zext_ln14_6" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 174 'getelementptr' 'dense_1_out_addr_1' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 175 [2/2] (3.25ns)   --->   "%dense_1_out_load = load float* %dense_1_out_addr_1, align 4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 175 'load' 'dense_1_out_load' <Predicate = (!icmp_ln9_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_27 : Operation 176 [2/2] (3.25ns)   --->   "%dense_2_weights_load = load float* %dense_2_weights_addr, align 4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 176 'load' 'dense_2_weights_load' <Predicate = (!icmp_ln9_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1500> <ROM>
ST_27 : Operation 177 [1/1] (0.00ns)   --->   "br label %dense_1.exit.preheader"   --->   Operation 177 'br' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>

State 28 <SV = 14> <Delay = 15.6>
ST_28 : Operation 178 [1/2] (3.25ns)   --->   "%dense_1_out_load = load float* %dense_1_out_addr_1, align 4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 178 'load' 'dense_1_out_load' <Predicate = (!icmp_ln9_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_28 : Operation 179 [1/2] (3.25ns)   --->   "%dense_2_weights_load = load float* %dense_2_weights_addr, align 4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 179 'load' 'dense_2_weights_load' <Predicate = (!icmp_ln9_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1500> <ROM>
ST_28 : Operation 180 [2/2] (12.3ns)   --->   "%tmp_7_i = fmul float %dense_1_out_load, %dense_2_weights_load" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 180 'fmul' 'tmp_7_i' <Predicate = (!icmp_ln9_1)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 15> <Delay = 12.3>
ST_29 : Operation 181 [1/2] (12.3ns)   --->   "%tmp_7_i = fmul float %dense_1_out_load, %dense_2_weights_load" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 181 'fmul' 'tmp_7_i' <Predicate = (!icmp_ln9_1)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 182 [1/1] (1.82ns)   --->   "%j_2 = add i6 %select_ln14_4, 1" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 182 'add' 'j_2' <Predicate = (!icmp_ln9_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 16> <Delay = 11.2>
ST_30 : Operation 183 [1/1] (0.69ns)   --->   "%select_ln14_3 = select i1 %icmp_ln13_2, float 0.000000e+00, float %sum_0_i12" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 183 'select' 'select_ln14_3' <Predicate = (!icmp_ln9_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 184 [4/4] (10.5ns)   --->   "%sum_1 = fadd float %select_ln14_3, %tmp_7_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 184 'fadd' 'sum_1' <Predicate = (!icmp_ln9_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 185 [1/1] (1.42ns)   --->   "%icmp_ln13_3 = icmp eq i6 %j_2, -14" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 185 'icmp' 'icmp_ln13_3' <Predicate = (!icmp_ln9_1)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 186 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_3, label %ifTrue3, label %ifFalse4" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 186 'br' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>

State 31 <SV = 17> <Delay = 21.7>
ST_31 : Operation 187 [3/4] (10.5ns)   --->   "%sum_1 = fadd float %select_ln14_3, %tmp_7_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 187 'fadd' 'sum_1' <Predicate = (!icmp_ln9_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 18> <Delay = 21.7>
ST_32 : Operation 188 [2/4] (10.5ns)   --->   "%sum_1 = fadd float %select_ln14_3, %tmp_7_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 188 'fadd' 'sum_1' <Predicate = (!icmp_ln9_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 19> <Delay = 21.7>
ST_33 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln14_7 = zext i5 %select_ln14_5 to i64" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 189 'zext' 'zext_ln14_7' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_33 : Operation 190 [1/4] (10.5ns)   --->   "%sum_1 = fadd float %select_ln14_3, %tmp_7_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 190 'fadd' 'sum_1' <Predicate = (!icmp_ln9_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 191 [1/1] (0.00ns)   --->   "%dense_2_bias_addr = getelementptr inbounds [30 x float]* @dense_2_bias, i64 0, i64 %zext_ln14_7" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 191 'getelementptr' 'dense_2_bias_addr' <Predicate = (icmp_ln13_3)> <Delay = 0.00>
ST_33 : Operation 192 [2/2] (3.25ns)   --->   "%dense_2_bias_load = load float* %dense_2_bias_addr, align 4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 192 'load' 'dense_2_bias_load' <Predicate = (icmp_ln13_3)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1500> <ROM>

State 34 <SV = 20> <Delay = 13.7>
ST_34 : Operation 193 [1/2] (3.25ns)   --->   "%dense_2_bias_load = load float* %dense_2_bias_addr, align 4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 193 'load' 'dense_2_bias_load' <Predicate = (icmp_ln13_3)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1500> <ROM>
ST_34 : Operation 194 [4/4] (10.5ns)   --->   "%tmp_i1 = fadd float %sum_1, %dense_2_bias_load" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 194 'fadd' 'tmp_i1' <Predicate = (icmp_ln13_3)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 21> <Delay = 10.5>
ST_35 : Operation 195 [3/4] (10.5ns)   --->   "%tmp_i1 = fadd float %sum_1, %dense_2_bias_load" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 195 'fadd' 'tmp_i1' <Predicate = (icmp_ln13_3)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 22> <Delay = 10.5>
ST_36 : Operation 196 [2/4] (10.5ns)   --->   "%tmp_i1 = fadd float %sum_1, %dense_2_bias_load" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 196 'fadd' 'tmp_i1' <Predicate = (icmp_ln13_3)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 23> <Delay = 15.9>
ST_37 : Operation 197 [1/4] (10.5ns)   --->   "%tmp_i1 = fadd float %sum_1, %dense_2_bias_load" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 197 'fadd' 'tmp_i1' <Predicate = (icmp_ln13_3)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 198 [2/2] (5.43ns)   --->   "%tmp_211 = fcmp olt float %tmp_i1, 0.000000e+00" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 198 'fcmp' 'tmp_211' <Predicate = (icmp_ln13_3)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 24> <Delay = 8.73>
ST_38 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @DENSE_LOOP_FLAT_LOOP)"   --->   Operation 199 'specloopname' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_38 : Operation 200 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1500, i64 1500, i64 1500) nounwind"   --->   Operation 200 'speclooptripcount' 'empty_25' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_38 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str130) nounwind" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 201 'specloopname' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_38 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_9_i1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str130) nounwind" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 202 'specregionbegin' 'tmp_9_i1' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_38 : Operation 203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str231) nounwind" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 203 'specpipeline' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_38 : Operation 204 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str130, i32 %tmp_9_i1) nounwind" [cnn/dense_2.cpp:15->cnn/cnn.cpp:63]   --->   Operation 204 'specregionend' 'empty_26' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_38 : Operation 205 [1/1] (0.00ns)   --->   "%dense_2_out_addr = getelementptr [30 x float]* @dense_2_out, i64 0, i64 %zext_ln14_7" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 205 'getelementptr' 'dense_2_out_addr' <Predicate = (icmp_ln13_3)> <Delay = 0.00>
ST_38 : Operation 206 [1/1] (0.00ns)   --->   "%bitcast_ln19_1 = bitcast float %tmp_i1 to i32" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 206 'bitcast' 'bitcast_ln19_1' <Predicate = (icmp_ln13_3)> <Delay = 0.00>
ST_38 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_210 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln19_1, i32 23, i32 30)" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 207 'partselect' 'tmp_210' <Predicate = (icmp_ln13_3)> <Delay = 0.00>
ST_38 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln19_1 = trunc i32 %bitcast_ln19_1 to i23" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 208 'trunc' 'trunc_ln19_1' <Predicate = (icmp_ln13_3)> <Delay = 0.00>
ST_38 : Operation 209 [1/1] (1.55ns)   --->   "%icmp_ln19_2 = icmp ne i8 %tmp_210, -1" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 209 'icmp' 'icmp_ln19_2' <Predicate = (icmp_ln13_3)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 210 [1/1] (2.44ns)   --->   "%icmp_ln19_3 = icmp eq i23 %trunc_ln19_1, 0" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 210 'icmp' 'icmp_ln19_3' <Predicate = (icmp_ln13_3)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_1)   --->   "%or_ln19_1 = or i1 %icmp_ln19_3, %icmp_ln19_2" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 211 'or' 'or_ln19_1' <Predicate = (icmp_ln13_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 212 [1/2] (5.43ns)   --->   "%tmp_211 = fcmp olt float %tmp_i1, 0.000000e+00" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 212 'fcmp' 'tmp_211' <Predicate = (icmp_ln13_3)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_1)   --->   "%and_ln19_1 = and i1 %or_ln19_1, %tmp_211" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 213 'and' 'and_ln19_1' <Predicate = (icmp_ln13_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 214 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln19_1 = select i1 %and_ln19_1, float 0.000000e+00, float %tmp_i1" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 214 'select' 'select_ln19_1' <Predicate = (icmp_ln13_3)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 215 [1/1] (2.32ns)   --->   "store float %select_ln19_1, float* %dense_2_out_addr, align 4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 215 'store' <Predicate = (icmp_ln13_3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_38 : Operation 216 [1/1] (0.00ns)   --->   "br label %ifFalse4"   --->   Operation 216 'br' <Predicate = (icmp_ln13_3)> <Delay = 0.00>

State 39 <SV = 14> <Delay = 0.00>
ST_39 : Operation 217 [2/2] (0.00ns)   --->   "call fastcc void @dense_out([10 x float]* %prediction) nounwind" [cnn/cnn.cpp:66]   --->   Operation 217 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 15> <Delay = 0.00>
ST_40 : Operation 218 [1/2] (0.00ns)   --->   "call fastcc void @dense_out([10 x float]* %prediction) nounwind" [cnn/cnn.cpp:66]   --->   Operation 218 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 219 [1/1] (0.00ns)   --->   "ret void" [cnn/cnn.cpp:67]   --->   Operation 219 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cnn_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ prediction]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
Port [ conv_1_out_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ conv_1_out_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ conv_1_out_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ conv_1_out_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ conv_1_out_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ conv_1_out_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ conv_1_out_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ conv_1_out_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ conv_1_out_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ conv_1_out_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ conv_1_out_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ conv_1_out_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ conv_1_out_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_1_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_1_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_2_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_2_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_2_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_1_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_1_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_2_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_2_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_2_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_1_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_1_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_2_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_2_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_2_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_out_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv_2_out_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv_2_out_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv_2_out_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv_2_out_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv_2_out_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv_2_out_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv_2_out_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv_2_out_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv_2_out_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ max_pool_2_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ flat_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_1_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_1_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_2_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_weights]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000000000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 00000000000000000000000000000000000000000]
conv_1_input         (alloca           ) [ 00111100000000000000000000000000000000000]
specinterface_ln18   (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln18   (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln18   (specinterface    ) [ 00000000000000000000000000000000000000000]
br_ln23              (br               ) [ 01111000000000000000000000000000000000000]
ix_in_0              (phi              ) [ 00111000000000000000000000000000000000000]
i_0                  (phi              ) [ 00100000000000000000000000000000000000000]
icmp_ln23            (icmp             ) [ 00111000000000000000000000000000000000000]
empty                (speclooptripcount) [ 00000000000000000000000000000000000000000]
i                    (add              ) [ 01111000000000000000000000000000000000000]
br_ln23              (br               ) [ 00000000000000000000000000000000000000000]
ix_in                (add              ) [ 01111000000000000000000000000000000000000]
tmp_214              (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln27            (zext             ) [ 00000000000000000000000000000000000000000]
tmp_215              (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln27_2          (zext             ) [ 00000000000000000000000000000000000000000]
sub_ln27             (sub              ) [ 00011000000000000000000000000000000000000]
br_ln25              (br               ) [ 00111000000000000000000000000000000000000]
ix_in_1              (phi              ) [ 00010000000000000000000000000000000000000]
j_0                  (phi              ) [ 00010000000000000000000000000000000000000]
icmp_ln25            (icmp             ) [ 00111000000000000000000000000000000000000]
empty_21             (speclooptripcount) [ 00000000000000000000000000000000000000000]
j_1                  (add              ) [ 00111000000000000000000000000000000000000]
br_ln25              (br               ) [ 00000000000000000000000000000000000000000]
zext_ln27_1          (zext             ) [ 00000000000000000000000000000000000000000]
cnn_input_addr       (getelementptr    ) [ 00001000000000000000000000000000000000000]
zext_ln27_3          (zext             ) [ 00000000000000000000000000000000000000000]
add_ln27             (add              ) [ 00001000000000000000000000000000000000000]
add_ln28             (add              ) [ 00111000000000000000000000000000000000000]
br_ln0               (br               ) [ 01111000000000000000000000000000000000000]
cnn_input_load       (load             ) [ 00000000000000000000000000000000000000000]
sext_ln27            (sext             ) [ 00000000000000000000000000000000000000000]
conv_1_input_addr    (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000000000000000000]
br_ln25              (br               ) [ 00111000000000000000000000000000000000000]
call_ln33            (call             ) [ 00000000000000000000000000000000000000000]
call_ln38            (call             ) [ 00000000000000000000000000000000000000000]
call_ln43            (call             ) [ 00000000000000000000000000000000000000000]
call_ln48            (call             ) [ 00000000000000000000000000000000000000000]
call_ln53            (call             ) [ 00000000000000000000000000000000000000000]
br_ln9               (br               ) [ 00000000000001111111111111000000000000000]
indvar_flatten       (phi              ) [ 00000000000000111111111111000000000000000]
i_0_i                (phi              ) [ 00000000000000111111111111000000000000000]
sum_0_i              (phi              ) [ 00000000000000111100011111000000000000000]
j_0_i                (phi              ) [ 00000000000000111111111111000000000000000]
icmp_ln9             (icmp             ) [ 00000000000000111111111111000000000000000]
add_ln9              (add              ) [ 00000000000001111111111111000000000000000]
br_ln9               (br               ) [ 00000000000000000000000000000000000000000]
i_1                  (add              ) [ 00000000000000000000000000000000000000000]
icmp_ln13            (icmp             ) [ 00000000000000111100000000000000000000000]
select_ln14_1        (select           ) [ 00000000000000011000000000000000000000000]
select_ln14_2        (select           ) [ 00000000000001111111111111000000000000000]
zext_ln13            (zext             ) [ 00000000000000000000000000000000000000000]
zext_ln14_5          (zext             ) [ 00000000000000000000000000000000000000000]
zext_ln14_8          (zext             ) [ 00000000000000000000000000000000000000000]
mul_ln14             (mul              ) [ 00000000000000000000000000000000000000000]
add_ln14             (add              ) [ 00000000000000000000000000000000000000000]
zext_ln14_9          (zext             ) [ 00000000000000000000000000000000000000000]
dense_1_weights_addr (getelementptr    ) [ 00000000000000010000000000000000000000000]
flat_array_addr      (getelementptr    ) [ 00000000000000010000000000000000000000000]
br_ln0               (br               ) [ 00000000000001111111111111000000000000000]
flat_array_load      (load             ) [ 00000000000000001000000000000000000000000]
dense_1_weights_load (load             ) [ 00000000000000001000000000000000000000000]
tmp_i_23             (fmul             ) [ 00000000000000111111100000000000000000000]
j                    (add              ) [ 00000000000001111111111111000000000000000]
select_ln14          (select           ) [ 00000000000000111011100000000000000000000]
icmp_ln13_1          (icmp             ) [ 00000000000000111011111111000000000000000]
br_ln13              (br               ) [ 00000000000000000000000000000000000000000]
zext_ln14            (zext             ) [ 00000000000000111000011111000000000000000]
sum                  (fadd             ) [ 00000000000001111000011111000000000000000]
dense_1_bias_addr    (getelementptr    ) [ 00000000000000010000010000000000000000000]
dense_1_bias_load    (load             ) [ 00000000000000111000001110000000000000000]
tmp_i                (fadd             ) [ 00000000000000001000000001000000000000000]
specloopname_ln0     (specloopname     ) [ 00000000000000000000000000000000000000000]
empty_22             (speclooptripcount) [ 00000000000000000000000000000000000000000]
specloopname_ln13    (specloopname     ) [ 00000000000000000000000000000000000000000]
tmp_11_i             (specregionbegin  ) [ 00000000000000000000000000000000000000000]
specpipeline_ln14    (specpipeline     ) [ 00000000000000000000000000000000000000000]
empty_24             (specregionend    ) [ 00000000000000000000000000000000000000000]
dense_1_out_addr     (getelementptr    ) [ 00000000000000000000000000000000000000000]
bitcast_ln19         (bitcast          ) [ 00000000000000000000000000000000000000000]
tmp                  (partselect       ) [ 00000000000000000000000000000000000000000]
trunc_ln19           (trunc            ) [ 00000000000000000000000000000000000000000]
icmp_ln19            (icmp             ) [ 00000000000000000000000000000000000000000]
icmp_ln19_1          (icmp             ) [ 00000000000000000000000000000000000000000]
or_ln19              (or               ) [ 00000000000000000000000000000000000000000]
tmp_s                (fcmp             ) [ 00000000000000000000000000000000000000000]
and_ln19             (and              ) [ 00000000000000000000000000000000000000000]
select_ln19          (select           ) [ 00000000000000000000000000000000000000000]
store_ln17           (store            ) [ 00000000000000000000000000000000000000000]
br_ln0               (br               ) [ 00000000000000000000000000000000000000000]
br_ln9               (br               ) [ 00000000000000000000000000111111111111100]
indvar_flatten11     (phi              ) [ 00000000000000000000000000011111111111100]
i_0_i9               (phi              ) [ 00000000000000000000000000011111111111100]
sum_0_i12            (phi              ) [ 00000000000000000000000000011110001111100]
j_0_i13              (phi              ) [ 00000000000000000000000000011111111111100]
icmp_ln9_1           (icmp             ) [ 00000000000000000000000000011111111111100]
add_ln9_2            (add              ) [ 00000000000000000000000000111111111111100]
br_ln9               (br               ) [ 00000000000000000000000000000000000000000]
i_2                  (add              ) [ 00000000000000000000000000000000000000000]
icmp_ln13_2          (icmp             ) [ 00000000000000000000000000011110000000000]
select_ln14_4        (select           ) [ 00000000000000000000000000001100000000000]
select_ln14_5        (select           ) [ 00000000000000000000000000111111111111100]
zext_ln13_1          (zext             ) [ 00000000000000000000000000000000000000000]
zext_ln14_6          (zext             ) [ 00000000000000000000000000000000000000000]
tmp_216              (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln14_10         (zext             ) [ 00000000000000000000000000000000000000000]
tmp_217              (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln14_11         (zext             ) [ 00000000000000000000000000000000000000000]
sub_ln14             (sub              ) [ 00000000000000000000000000000000000000000]
add_ln14_3           (add              ) [ 00000000000000000000000000000000000000000]
sext_ln14            (sext             ) [ 00000000000000000000000000000000000000000]
dense_2_weights_addr (getelementptr    ) [ 00000000000000000000000000001000000000000]
dense_1_out_addr_1   (getelementptr    ) [ 00000000000000000000000000001000000000000]
br_ln0               (br               ) [ 00000000000000000000000000111111111111100]
dense_1_out_load     (load             ) [ 00000000000000000000000000000100000000000]
dense_2_weights_load (load             ) [ 00000000000000000000000000000100000000000]
tmp_7_i              (fmul             ) [ 00000000000000000000000000011111110000000]
j_2                  (add              ) [ 00000000000000000000000000111111111111100]
select_ln14_3        (select           ) [ 00000000000000000000000000011101110000000]
icmp_ln13_3          (icmp             ) [ 00000000000000000000000000011101111111100]
br_ln13              (br               ) [ 00000000000000000000000000000000000000000]
zext_ln14_7          (zext             ) [ 00000000000000000000000000011100001111100]
sum_1                (fadd             ) [ 00000000000000000000000000111100001111100]
dense_2_bias_addr    (getelementptr    ) [ 00000000000000000000000000001000001000000]
dense_2_bias_load    (load             ) [ 00000000000000000000000000011100000111000]
tmp_i1               (fadd             ) [ 00000000000000000000000000000100000000100]
specloopname_ln0     (specloopname     ) [ 00000000000000000000000000000000000000000]
empty_25             (speclooptripcount) [ 00000000000000000000000000000000000000000]
specloopname_ln13    (specloopname     ) [ 00000000000000000000000000000000000000000]
tmp_9_i1             (specregionbegin  ) [ 00000000000000000000000000000000000000000]
specpipeline_ln14    (specpipeline     ) [ 00000000000000000000000000000000000000000]
empty_26             (specregionend    ) [ 00000000000000000000000000000000000000000]
dense_2_out_addr     (getelementptr    ) [ 00000000000000000000000000000000000000000]
bitcast_ln19_1       (bitcast          ) [ 00000000000000000000000000000000000000000]
tmp_210              (partselect       ) [ 00000000000000000000000000000000000000000]
trunc_ln19_1         (trunc            ) [ 00000000000000000000000000000000000000000]
icmp_ln19_2          (icmp             ) [ 00000000000000000000000000000000000000000]
icmp_ln19_3          (icmp             ) [ 00000000000000000000000000000000000000000]
or_ln19_1            (or               ) [ 00000000000000000000000000000000000000000]
tmp_211              (fcmp             ) [ 00000000000000000000000000000000000000000]
and_ln19_1           (and              ) [ 00000000000000000000000000000000000000000]
select_ln19_1        (select           ) [ 00000000000000000000000000000000000000000]
store_ln17           (store            ) [ 00000000000000000000000000000000000000000]
br_ln0               (br               ) [ 00000000000000000000000000000000000000000]
call_ln66            (call             ) [ 00000000000000000000000000000000000000000]
ret_ln67             (ret              ) [ 00000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cnn_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_input"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prediction">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_out_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_0"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_out_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_1_out_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_2"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_1_out_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_3"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_1_out_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_4"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_1_out_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_5"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv_1_out_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_6"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv_1_out_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_7"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv_1_out_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_8"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv_1_out_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_9"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv_1_out_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_10"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv_1_out_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_11"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv_1_out_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_12"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="max_pool_1_out_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out_0"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="max_pool_1_out_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="max_pool_1_out_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out_2"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="max_pool_1_out_3">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out_3"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="max_pool_1_out_4">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out_4"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="max_pool_1_out_5">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out_5"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="conv_2_weights_0_0_0">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="conv_2_weights_0_0_1">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_0_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="conv_2_weights_0_0_2">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_0_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="conv_2_weights_0_0_3">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_0_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="conv_2_weights_0_0_4">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_0_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="conv_2_weights_0_0_5">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_0_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="conv_2_weights_0_1_0">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="conv_2_weights_0_1_1">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="conv_2_weights_0_1_2">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="conv_2_weights_0_1_3">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_1_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="conv_2_weights_0_1_4">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_1_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="conv_2_weights_0_1_5">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_1_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="conv_2_weights_0_2_0">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="conv_2_weights_0_2_1">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="conv_2_weights_0_2_2">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_2_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="conv_2_weights_0_2_3">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_2_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="conv_2_weights_0_2_4">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_2_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="conv_2_weights_0_2_5">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_2_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="conv_2_weights_1_0_0">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="conv_2_weights_1_0_1">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_0_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="conv_2_weights_1_0_2">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_0_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="conv_2_weights_1_0_3">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_0_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="conv_2_weights_1_0_4">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_0_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="conv_2_weights_1_0_5">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_0_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="conv_2_weights_1_1_0">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="conv_2_weights_1_1_1">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="conv_2_weights_1_1_2">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="conv_2_weights_1_1_3">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_1_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="conv_2_weights_1_1_4">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_1_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="conv_2_weights_1_1_5">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_1_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="conv_2_weights_1_2_0">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="conv_2_weights_1_2_1">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="conv_2_weights_1_2_2">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_2_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="conv_2_weights_1_2_3">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_2_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="conv_2_weights_1_2_4">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_2_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="conv_2_weights_1_2_5">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_2_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="conv_2_weights_2_0_0">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="conv_2_weights_2_0_1">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_0_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="conv_2_weights_2_0_2">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_0_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="conv_2_weights_2_0_3">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_0_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="conv_2_weights_2_0_4">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_0_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="conv_2_weights_2_0_5">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_0_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="conv_2_weights_2_1_0">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="conv_2_weights_2_1_1">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="conv_2_weights_2_1_2">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="conv_2_weights_2_1_3">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_1_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="conv_2_weights_2_1_4">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_1_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="conv_2_weights_2_1_5">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_1_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="conv_2_weights_2_2_0">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="conv_2_weights_2_2_1">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="conv_2_weights_2_2_2">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_2_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="conv_2_weights_2_2_3">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_2_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="conv_2_weights_2_2_4">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_2_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="conv_2_weights_2_2_5">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_2_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="conv_2_bias">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="conv_2_out_0">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_out_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="conv_2_out_1">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_out_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="conv_2_out_2">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_out_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="conv_2_out_3">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_out_3"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="conv_2_out_4">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_out_4"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="conv_2_out_5">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_out_5"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="conv_2_out_6">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_out_6"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="conv_2_out_7">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_out_7"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="conv_2_out_8">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_out_8"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="170" class="1000" name="conv_2_out_9">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_out_9"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="172" class="1000" name="max_pool_2_out">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_2_out"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="174" class="1000" name="flat_array">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="176" class="1000" name="dense_1_bias">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="178" class="1000" name="dense_1_out">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="180" class="1000" name="dense_1_weights">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="182" class="1000" name="dense_2_bias">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="184" class="1000" name="dense_2_out">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="186" class="1000" name="dense_2_weights">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="188" class="1000" name="dense_out_weights">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="190" class="1000" name="dense_out_bias">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_str"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_2"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="DENSE_LOOP_FLAT_LOOP"/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str124"/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str225"/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str130"/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str231"/></StgValue>
</bind>
</comp>

<comp id="316" class="1001" name="const_316">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out"/></StgValue>
</bind>
</comp>

<comp id="318" class="1004" name="conv_1_input_alloca_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="cnn_input_addr_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="10" slack="0"/>
<pin id="326" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cnn_input_addr/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_access_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="10" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="332" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cnn_input_load/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="conv_1_input_addr_gep_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="11" slack="0"/>
<pin id="339" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_addr/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln27_access_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="10" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="0"/>
<pin id="344" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="dense_1_weights_addr_gep_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="0" index="2" bw="15" slack="0"/>
<pin id="352" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_weights_addr/14 "/>
</bind>
</comp>

<comp id="355" class="1004" name="flat_array_addr_gep_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="0" index="2" bw="9" slack="0"/>
<pin id="359" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flat_array_addr/14 "/>
</bind>
</comp>

<comp id="362" class="1004" name="grp_access_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="9" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="365" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="366" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flat_array_load/14 "/>
</bind>
</comp>

<comp id="368" class="1004" name="grp_access_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="15" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="371" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="372" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_1_weights_load/14 "/>
</bind>
</comp>

<comp id="374" class="1004" name="dense_1_bias_addr_gep_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="0" index="2" bw="6" slack="0"/>
<pin id="378" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_bias_addr/20 "/>
</bind>
</comp>

<comp id="381" class="1004" name="grp_access_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="6" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="384" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="385" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_1_bias_load/20 "/>
</bind>
</comp>

<comp id="387" class="1004" name="dense_1_out_addr_gep_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="0" index="2" bw="6" slack="5"/>
<pin id="391" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_out_addr/25 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_access_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="6" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="398" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln17/25 dense_1_out_load/27 "/>
</bind>
</comp>

<comp id="400" class="1004" name="dense_2_weights_addr_gep_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="0" index="2" bw="12" slack="0"/>
<pin id="404" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_weights_addr/27 "/>
</bind>
</comp>

<comp id="407" class="1004" name="dense_1_out_addr_1_gep_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="0" index="2" bw="6" slack="0"/>
<pin id="411" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_out_addr_1/27 "/>
</bind>
</comp>

<comp id="415" class="1004" name="grp_access_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="11" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="418" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="419" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_2_weights_load/27 "/>
</bind>
</comp>

<comp id="421" class="1004" name="dense_2_bias_addr_gep_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="0" index="2" bw="5" slack="0"/>
<pin id="425" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_bias_addr/33 "/>
</bind>
</comp>

<comp id="428" class="1004" name="grp_access_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="5" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="431" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="432" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_2_bias_load/33 "/>
</bind>
</comp>

<comp id="434" class="1004" name="dense_2_out_addr_gep_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="0" index="2" bw="5" slack="5"/>
<pin id="438" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_out_addr/38 "/>
</bind>
</comp>

<comp id="441" class="1004" name="store_ln17_access_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="5" slack="0"/>
<pin id="443" dir="0" index="1" bw="32" slack="0"/>
<pin id="444" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="445" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/38 "/>
</bind>
</comp>

<comp id="447" class="1005" name="ix_in_0_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="10" slack="1"/>
<pin id="449" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ix_in_0 (phireg) "/>
</bind>
</comp>

<comp id="451" class="1004" name="ix_in_0_phi_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="1"/>
<pin id="453" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="454" dir="0" index="2" bw="10" slack="0"/>
<pin id="455" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="456" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix_in_0/2 "/>
</bind>
</comp>

<comp id="459" class="1005" name="i_0_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="5" slack="1"/>
<pin id="461" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="463" class="1004" name="i_0_phi_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="1"/>
<pin id="465" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="466" dir="0" index="2" bw="5" slack="0"/>
<pin id="467" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="468" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="470" class="1005" name="ix_in_1_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="472" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="ix_in_1 (phireg) "/>
</bind>
</comp>

<comp id="473" class="1004" name="ix_in_1_phi_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="10" slack="1"/>
<pin id="475" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="476" dir="0" index="2" bw="10" slack="0"/>
<pin id="477" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="478" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix_in_1/3 "/>
</bind>
</comp>

<comp id="480" class="1005" name="j_0_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="5" slack="1"/>
<pin id="482" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="484" class="1004" name="j_0_phi_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="1"/>
<pin id="486" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="487" dir="0" index="2" bw="5" slack="0"/>
<pin id="488" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="489" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="491" class="1005" name="indvar_flatten_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="15" slack="1"/>
<pin id="493" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="495" class="1004" name="indvar_flatten_phi_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="1"/>
<pin id="497" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="498" dir="0" index="2" bw="15" slack="0"/>
<pin id="499" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="500" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/14 "/>
</bind>
</comp>

<comp id="502" class="1005" name="i_0_i_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="6" slack="1"/>
<pin id="504" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="506" class="1004" name="i_0_i_phi_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="1"/>
<pin id="508" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="509" dir="0" index="2" bw="6" slack="0"/>
<pin id="510" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="511" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/14 "/>
</bind>
</comp>

<comp id="513" class="1005" name="sum_0_i_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="1"/>
<pin id="515" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_i (phireg) "/>
</bind>
</comp>

<comp id="517" class="1004" name="sum_0_i_phi_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="1"/>
<pin id="519" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="520" dir="0" index="2" bw="32" slack="1"/>
<pin id="521" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="522" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0_i/14 "/>
</bind>
</comp>

<comp id="525" class="1005" name="j_0_i_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="9" slack="1"/>
<pin id="527" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i (phireg) "/>
</bind>
</comp>

<comp id="529" class="1004" name="j_0_i_phi_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="1"/>
<pin id="531" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="532" dir="0" index="2" bw="9" slack="1"/>
<pin id="533" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="534" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i/14 "/>
</bind>
</comp>

<comp id="536" class="1005" name="indvar_flatten11_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="11" slack="1"/>
<pin id="538" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten11 (phireg) "/>
</bind>
</comp>

<comp id="540" class="1004" name="indvar_flatten11_phi_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="11" slack="0"/>
<pin id="542" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="543" dir="0" index="2" bw="1" slack="1"/>
<pin id="544" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="545" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten11/27 "/>
</bind>
</comp>

<comp id="547" class="1005" name="i_0_i9_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="5" slack="1"/>
<pin id="549" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i9 (phireg) "/>
</bind>
</comp>

<comp id="551" class="1004" name="i_0_i9_phi_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="5" slack="0"/>
<pin id="553" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="554" dir="0" index="2" bw="1" slack="1"/>
<pin id="555" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="556" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i9/27 "/>
</bind>
</comp>

<comp id="558" class="1005" name="sum_0_i12_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="1"/>
<pin id="560" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_i12 (phireg) "/>
</bind>
</comp>

<comp id="562" class="1004" name="sum_0_i12_phi_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="1"/>
<pin id="564" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="565" dir="0" index="2" bw="32" slack="1"/>
<pin id="566" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="567" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0_i12/27 "/>
</bind>
</comp>

<comp id="570" class="1005" name="j_0_i13_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="6" slack="1"/>
<pin id="572" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i13 (phireg) "/>
</bind>
</comp>

<comp id="574" class="1004" name="j_0_i13_phi_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="6" slack="1"/>
<pin id="576" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="577" dir="0" index="2" bw="1" slack="1"/>
<pin id="578" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="579" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i13/27 "/>
</bind>
</comp>

<comp id="581" class="1004" name="grp_conv_2_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="0" slack="0"/>
<pin id="583" dir="0" index="1" bw="32" slack="0"/>
<pin id="584" dir="0" index="2" bw="32" slack="0"/>
<pin id="585" dir="0" index="3" bw="32" slack="0"/>
<pin id="586" dir="0" index="4" bw="32" slack="0"/>
<pin id="587" dir="0" index="5" bw="32" slack="0"/>
<pin id="588" dir="0" index="6" bw="32" slack="0"/>
<pin id="589" dir="0" index="7" bw="32" slack="0"/>
<pin id="590" dir="0" index="8" bw="32" slack="0"/>
<pin id="591" dir="0" index="9" bw="32" slack="0"/>
<pin id="592" dir="0" index="10" bw="32" slack="0"/>
<pin id="593" dir="0" index="11" bw="32" slack="0"/>
<pin id="594" dir="0" index="12" bw="32" slack="0"/>
<pin id="595" dir="0" index="13" bw="32" slack="0"/>
<pin id="596" dir="0" index="14" bw="32" slack="0"/>
<pin id="597" dir="0" index="15" bw="32" slack="0"/>
<pin id="598" dir="0" index="16" bw="32" slack="0"/>
<pin id="599" dir="0" index="17" bw="32" slack="0"/>
<pin id="600" dir="0" index="18" bw="32" slack="0"/>
<pin id="601" dir="0" index="19" bw="32" slack="0"/>
<pin id="602" dir="0" index="20" bw="32" slack="0"/>
<pin id="603" dir="0" index="21" bw="32" slack="0"/>
<pin id="604" dir="0" index="22" bw="32" slack="0"/>
<pin id="605" dir="0" index="23" bw="32" slack="0"/>
<pin id="606" dir="0" index="24" bw="32" slack="0"/>
<pin id="607" dir="0" index="25" bw="32" slack="0"/>
<pin id="608" dir="0" index="26" bw="32" slack="0"/>
<pin id="609" dir="0" index="27" bw="32" slack="0"/>
<pin id="610" dir="0" index="28" bw="32" slack="0"/>
<pin id="611" dir="0" index="29" bw="32" slack="0"/>
<pin id="612" dir="0" index="30" bw="32" slack="0"/>
<pin id="613" dir="0" index="31" bw="32" slack="0"/>
<pin id="614" dir="0" index="32" bw="32" slack="0"/>
<pin id="615" dir="0" index="33" bw="32" slack="0"/>
<pin id="616" dir="0" index="34" bw="32" slack="0"/>
<pin id="617" dir="0" index="35" bw="32" slack="0"/>
<pin id="618" dir="0" index="36" bw="32" slack="0"/>
<pin id="619" dir="0" index="37" bw="32" slack="0"/>
<pin id="620" dir="0" index="38" bw="32" slack="0"/>
<pin id="621" dir="0" index="39" bw="32" slack="0"/>
<pin id="622" dir="0" index="40" bw="32" slack="0"/>
<pin id="623" dir="0" index="41" bw="32" slack="0"/>
<pin id="624" dir="0" index="42" bw="32" slack="0"/>
<pin id="625" dir="0" index="43" bw="32" slack="0"/>
<pin id="626" dir="0" index="44" bw="32" slack="0"/>
<pin id="627" dir="0" index="45" bw="32" slack="0"/>
<pin id="628" dir="0" index="46" bw="32" slack="0"/>
<pin id="629" dir="0" index="47" bw="32" slack="0"/>
<pin id="630" dir="0" index="48" bw="32" slack="0"/>
<pin id="631" dir="0" index="49" bw="32" slack="0"/>
<pin id="632" dir="0" index="50" bw="32" slack="0"/>
<pin id="633" dir="0" index="51" bw="32" slack="0"/>
<pin id="634" dir="0" index="52" bw="32" slack="0"/>
<pin id="635" dir="0" index="53" bw="32" slack="0"/>
<pin id="636" dir="0" index="54" bw="32" slack="0"/>
<pin id="637" dir="0" index="55" bw="32" slack="0"/>
<pin id="638" dir="0" index="56" bw="32" slack="0"/>
<pin id="639" dir="0" index="57" bw="32" slack="0"/>
<pin id="640" dir="0" index="58" bw="32" slack="0"/>
<pin id="641" dir="0" index="59" bw="32" slack="0"/>
<pin id="642" dir="0" index="60" bw="32" slack="0"/>
<pin id="643" dir="0" index="61" bw="32" slack="0"/>
<pin id="644" dir="0" index="62" bw="32" slack="0"/>
<pin id="645" dir="0" index="63" bw="32" slack="0"/>
<pin id="646" dir="0" index="64" bw="32" slack="0"/>
<pin id="647" dir="0" index="65" bw="32" slack="0"/>
<pin id="648" dir="0" index="66" bw="32" slack="0"/>
<pin id="649" dir="0" index="67" bw="32" slack="0"/>
<pin id="650" dir="0" index="68" bw="32" slack="0"/>
<pin id="651" dir="0" index="69" bw="32" slack="0"/>
<pin id="652" dir="0" index="70" bw="32" slack="0"/>
<pin id="653" dir="0" index="71" bw="32" slack="0"/>
<pin id="654" dir="1" index="72" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln43/8 "/>
</bind>
</comp>

<comp id="727" class="1004" name="grp_conv_1_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="0" slack="0"/>
<pin id="729" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="730" dir="0" index="2" bw="32" slack="0"/>
<pin id="731" dir="0" index="3" bw="32" slack="0"/>
<pin id="732" dir="0" index="4" bw="32" slack="0"/>
<pin id="733" dir="0" index="5" bw="32" slack="0"/>
<pin id="734" dir="0" index="6" bw="32" slack="0"/>
<pin id="735" dir="0" index="7" bw="32" slack="0"/>
<pin id="736" dir="0" index="8" bw="32" slack="0"/>
<pin id="737" dir="0" index="9" bw="32" slack="0"/>
<pin id="738" dir="0" index="10" bw="32" slack="0"/>
<pin id="739" dir="0" index="11" bw="32" slack="0"/>
<pin id="740" dir="0" index="12" bw="32" slack="0"/>
<pin id="741" dir="0" index="13" bw="32" slack="0"/>
<pin id="742" dir="0" index="14" bw="32" slack="0"/>
<pin id="743" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln33/2 "/>
</bind>
</comp>

<comp id="758" class="1004" name="grp_max_pool_1_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="0" slack="0"/>
<pin id="760" dir="0" index="1" bw="32" slack="0"/>
<pin id="761" dir="0" index="2" bw="32" slack="0"/>
<pin id="762" dir="0" index="3" bw="32" slack="0"/>
<pin id="763" dir="0" index="4" bw="32" slack="0"/>
<pin id="764" dir="0" index="5" bw="32" slack="0"/>
<pin id="765" dir="0" index="6" bw="32" slack="0"/>
<pin id="766" dir="0" index="7" bw="32" slack="0"/>
<pin id="767" dir="0" index="8" bw="32" slack="0"/>
<pin id="768" dir="0" index="9" bw="32" slack="0"/>
<pin id="769" dir="0" index="10" bw="32" slack="0"/>
<pin id="770" dir="0" index="11" bw="32" slack="0"/>
<pin id="771" dir="0" index="12" bw="32" slack="0"/>
<pin id="772" dir="0" index="13" bw="32" slack="0"/>
<pin id="773" dir="0" index="14" bw="32" slack="0"/>
<pin id="774" dir="0" index="15" bw="32" slack="0"/>
<pin id="775" dir="0" index="16" bw="32" slack="0"/>
<pin id="776" dir="0" index="17" bw="32" slack="0"/>
<pin id="777" dir="0" index="18" bw="32" slack="0"/>
<pin id="778" dir="0" index="19" bw="32" slack="0"/>
<pin id="779" dir="1" index="20" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln38/6 "/>
</bind>
</comp>

<comp id="800" class="1004" name="grp_max_pool_2_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="0" slack="0"/>
<pin id="802" dir="0" index="1" bw="32" slack="0"/>
<pin id="803" dir="0" index="2" bw="32" slack="0"/>
<pin id="804" dir="0" index="3" bw="32" slack="0"/>
<pin id="805" dir="0" index="4" bw="32" slack="0"/>
<pin id="806" dir="0" index="5" bw="32" slack="0"/>
<pin id="807" dir="0" index="6" bw="32" slack="0"/>
<pin id="808" dir="0" index="7" bw="32" slack="0"/>
<pin id="809" dir="0" index="8" bw="32" slack="0"/>
<pin id="810" dir="0" index="9" bw="32" slack="0"/>
<pin id="811" dir="0" index="10" bw="32" slack="0"/>
<pin id="812" dir="0" index="11" bw="32" slack="0"/>
<pin id="813" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln48/10 "/>
</bind>
</comp>

<comp id="826" class="1004" name="grp_dense_out_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="0" slack="0"/>
<pin id="828" dir="0" index="1" bw="32" slack="0"/>
<pin id="829" dir="0" index="2" bw="32" slack="0"/>
<pin id="830" dir="0" index="3" bw="32" slack="0"/>
<pin id="831" dir="0" index="4" bw="32" slack="0"/>
<pin id="832" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln66/39 "/>
</bind>
</comp>

<comp id="838" class="1004" name="grp_flat_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="0" slack="0"/>
<pin id="840" dir="0" index="1" bw="32" slack="0"/>
<pin id="841" dir="0" index="2" bw="32" slack="0"/>
<pin id="842" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln53/12 "/>
</bind>
</comp>

<comp id="846" class="1004" name="grp_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="32" slack="0"/>
<pin id="848" dir="0" index="1" bw="32" slack="0"/>
<pin id="849" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum/17 tmp_i/21 sum_1/30 tmp_i1/34 "/>
</bind>
</comp>

<comp id="852" class="1004" name="grp_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="32" slack="0"/>
<pin id="854" dir="0" index="1" bw="32" slack="0"/>
<pin id="855" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_23/15 tmp_7_i/28 "/>
</bind>
</comp>

<comp id="860" class="1004" name="grp_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="32" slack="0"/>
<pin id="862" dir="0" index="1" bw="32" slack="0"/>
<pin id="863" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/24 tmp_211/37 "/>
</bind>
</comp>

<comp id="866" class="1005" name="reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="32" slack="1"/>
<pin id="868" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_23 tmp_7_i "/>
</bind>
</comp>

<comp id="871" class="1005" name="reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="32" slack="1"/>
<pin id="873" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum sum_1 "/>
</bind>
</comp>

<comp id="878" class="1005" name="reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="1"/>
<pin id="880" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i tmp_i1 "/>
</bind>
</comp>

<comp id="883" class="1004" name="icmp_ln23_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="5" slack="0"/>
<pin id="885" dir="0" index="1" bw="5" slack="0"/>
<pin id="886" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="889" class="1004" name="i_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="5" slack="0"/>
<pin id="891" dir="0" index="1" bw="1" slack="0"/>
<pin id="892" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="895" class="1004" name="ix_in_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="10" slack="0"/>
<pin id="897" dir="0" index="1" bw="6" slack="0"/>
<pin id="898" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ix_in/2 "/>
</bind>
</comp>

<comp id="901" class="1004" name="tmp_214_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="10" slack="0"/>
<pin id="903" dir="0" index="1" bw="5" slack="0"/>
<pin id="904" dir="0" index="2" bw="1" slack="0"/>
<pin id="905" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_214/2 "/>
</bind>
</comp>

<comp id="909" class="1004" name="zext_ln27_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="10" slack="0"/>
<pin id="911" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/2 "/>
</bind>
</comp>

<comp id="913" class="1004" name="tmp_215_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="7" slack="0"/>
<pin id="915" dir="0" index="1" bw="5" slack="0"/>
<pin id="916" dir="0" index="2" bw="1" slack="0"/>
<pin id="917" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_215/2 "/>
</bind>
</comp>

<comp id="921" class="1004" name="zext_ln27_2_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="7" slack="0"/>
<pin id="923" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_2/2 "/>
</bind>
</comp>

<comp id="925" class="1004" name="sub_ln27_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="10" slack="0"/>
<pin id="927" dir="0" index="1" bw="7" slack="0"/>
<pin id="928" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln27/2 "/>
</bind>
</comp>

<comp id="931" class="1004" name="icmp_ln25_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="5" slack="0"/>
<pin id="933" dir="0" index="1" bw="5" slack="0"/>
<pin id="934" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/3 "/>
</bind>
</comp>

<comp id="937" class="1004" name="j_1_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="5" slack="0"/>
<pin id="939" dir="0" index="1" bw="1" slack="0"/>
<pin id="940" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="943" class="1004" name="zext_ln27_1_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="10" slack="0"/>
<pin id="945" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_1/3 "/>
</bind>
</comp>

<comp id="948" class="1004" name="zext_ln27_3_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="5" slack="0"/>
<pin id="950" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_3/3 "/>
</bind>
</comp>

<comp id="952" class="1004" name="add_ln27_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="11" slack="1"/>
<pin id="954" dir="0" index="1" bw="5" slack="0"/>
<pin id="955" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/3 "/>
</bind>
</comp>

<comp id="957" class="1004" name="add_ln28_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="10" slack="0"/>
<pin id="959" dir="0" index="1" bw="1" slack="0"/>
<pin id="960" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/3 "/>
</bind>
</comp>

<comp id="963" class="1004" name="sext_ln27_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="11" slack="1"/>
<pin id="965" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27/4 "/>
</bind>
</comp>

<comp id="967" class="1004" name="icmp_ln9_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="15" slack="0"/>
<pin id="969" dir="0" index="1" bw="15" slack="0"/>
<pin id="970" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/14 "/>
</bind>
</comp>

<comp id="973" class="1004" name="add_ln9_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="15" slack="0"/>
<pin id="975" dir="0" index="1" bw="1" slack="0"/>
<pin id="976" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/14 "/>
</bind>
</comp>

<comp id="979" class="1004" name="i_1_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="6" slack="0"/>
<pin id="981" dir="0" index="1" bw="1" slack="0"/>
<pin id="982" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/14 "/>
</bind>
</comp>

<comp id="985" class="1004" name="icmp_ln13_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="9" slack="0"/>
<pin id="987" dir="0" index="1" bw="9" slack="0"/>
<pin id="988" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/14 "/>
</bind>
</comp>

<comp id="991" class="1004" name="select_ln14_1_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="1" slack="0"/>
<pin id="993" dir="0" index="1" bw="9" slack="0"/>
<pin id="994" dir="0" index="2" bw="9" slack="0"/>
<pin id="995" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_1/14 "/>
</bind>
</comp>

<comp id="999" class="1004" name="select_ln14_2_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="1" slack="0"/>
<pin id="1001" dir="0" index="1" bw="6" slack="0"/>
<pin id="1002" dir="0" index="2" bw="6" slack="0"/>
<pin id="1003" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_2/14 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="zext_ln13_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="6" slack="0"/>
<pin id="1009" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/14 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="zext_ln14_5_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="9" slack="0"/>
<pin id="1013" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_5/14 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="zext_ln14_8_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="9" slack="0"/>
<pin id="1018" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_8/14 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="zext_ln14_9_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="15" slack="0"/>
<pin id="1022" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_9/14 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="j_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="9" slack="2"/>
<pin id="1026" dir="0" index="1" bw="1" slack="0"/>
<pin id="1027" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/16 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="select_ln14_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="1" slack="3"/>
<pin id="1031" dir="0" index="1" bw="32" slack="0"/>
<pin id="1032" dir="0" index="2" bw="32" slack="3"/>
<pin id="1033" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14/17 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="icmp_ln13_1_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="9" slack="1"/>
<pin id="1039" dir="0" index="1" bw="9" slack="0"/>
<pin id="1040" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13_1/17 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="zext_ln14_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="6" slack="6"/>
<pin id="1044" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/20 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="bitcast_ln19_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="32" slack="1"/>
<pin id="1048" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19/25 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="tmp_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="8" slack="0"/>
<pin id="1052" dir="0" index="1" bw="32" slack="0"/>
<pin id="1053" dir="0" index="2" bw="6" slack="0"/>
<pin id="1054" dir="0" index="3" bw="6" slack="0"/>
<pin id="1055" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/25 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="trunc_ln19_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="32" slack="0"/>
<pin id="1062" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19/25 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="icmp_ln19_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="8" slack="0"/>
<pin id="1066" dir="0" index="1" bw="8" slack="0"/>
<pin id="1067" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/25 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="icmp_ln19_1_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="23" slack="0"/>
<pin id="1072" dir="0" index="1" bw="23" slack="0"/>
<pin id="1073" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_1/25 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="or_ln19_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="1" slack="0"/>
<pin id="1078" dir="0" index="1" bw="1" slack="0"/>
<pin id="1079" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19/25 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="and_ln19_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="1" slack="0"/>
<pin id="1084" dir="0" index="1" bw="1" slack="0"/>
<pin id="1085" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln19/25 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="select_ln19_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="1" slack="0"/>
<pin id="1090" dir="0" index="1" bw="32" slack="0"/>
<pin id="1091" dir="0" index="2" bw="32" slack="1"/>
<pin id="1092" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19/25 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="icmp_ln9_1_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="11" slack="0"/>
<pin id="1099" dir="0" index="1" bw="11" slack="0"/>
<pin id="1100" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9_1/27 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="add_ln9_2_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="11" slack="0"/>
<pin id="1105" dir="0" index="1" bw="1" slack="0"/>
<pin id="1106" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9_2/27 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="i_2_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="5" slack="0"/>
<pin id="1111" dir="0" index="1" bw="1" slack="0"/>
<pin id="1112" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/27 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="icmp_ln13_2_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="6" slack="0"/>
<pin id="1117" dir="0" index="1" bw="6" slack="0"/>
<pin id="1118" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13_2/27 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="select_ln14_4_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="1" slack="0"/>
<pin id="1123" dir="0" index="1" bw="6" slack="0"/>
<pin id="1124" dir="0" index="2" bw="6" slack="0"/>
<pin id="1125" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_4/27 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="select_ln14_5_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131" dir="0" index="1" bw="5" slack="0"/>
<pin id="1132" dir="0" index="2" bw="5" slack="0"/>
<pin id="1133" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_5/27 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="zext_ln13_1_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="5" slack="0"/>
<pin id="1139" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_1/27 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="zext_ln14_6_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="6" slack="0"/>
<pin id="1143" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_6/27 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="tmp_216_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="11" slack="0"/>
<pin id="1148" dir="0" index="1" bw="6" slack="0"/>
<pin id="1149" dir="0" index="2" bw="1" slack="0"/>
<pin id="1150" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_216/27 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="zext_ln14_10_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="11" slack="0"/>
<pin id="1156" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_10/27 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="tmp_217_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="7" slack="0"/>
<pin id="1160" dir="0" index="1" bw="6" slack="0"/>
<pin id="1161" dir="0" index="2" bw="1" slack="0"/>
<pin id="1162" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_217/27 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="zext_ln14_11_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="7" slack="0"/>
<pin id="1168" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_11/27 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="sub_ln14_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="11" slack="0"/>
<pin id="1172" dir="0" index="1" bw="7" slack="0"/>
<pin id="1173" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln14/27 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="add_ln14_3_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="12" slack="0"/>
<pin id="1178" dir="0" index="1" bw="5" slack="0"/>
<pin id="1179" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_3/27 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="sext_ln14_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="12" slack="0"/>
<pin id="1184" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14/27 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="j_2_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="6" slack="2"/>
<pin id="1189" dir="0" index="1" bw="1" slack="0"/>
<pin id="1190" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/29 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="select_ln14_3_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="1" slack="3"/>
<pin id="1194" dir="0" index="1" bw="32" slack="0"/>
<pin id="1195" dir="0" index="2" bw="32" slack="3"/>
<pin id="1196" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_3/30 "/>
</bind>
</comp>

<comp id="1200" class="1004" name="icmp_ln13_3_fu_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="6" slack="1"/>
<pin id="1202" dir="0" index="1" bw="6" slack="0"/>
<pin id="1203" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13_3/30 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="zext_ln14_7_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="5" slack="6"/>
<pin id="1207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_7/33 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="bitcast_ln19_1_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="32" slack="1"/>
<pin id="1211" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_1/38 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="tmp_210_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="8" slack="0"/>
<pin id="1215" dir="0" index="1" bw="32" slack="0"/>
<pin id="1216" dir="0" index="2" bw="6" slack="0"/>
<pin id="1217" dir="0" index="3" bw="6" slack="0"/>
<pin id="1218" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_210/38 "/>
</bind>
</comp>

<comp id="1223" class="1004" name="trunc_ln19_1_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="32" slack="0"/>
<pin id="1225" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19_1/38 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="icmp_ln19_2_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="8" slack="0"/>
<pin id="1229" dir="0" index="1" bw="8" slack="0"/>
<pin id="1230" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_2/38 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="icmp_ln19_3_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="23" slack="0"/>
<pin id="1235" dir="0" index="1" bw="23" slack="0"/>
<pin id="1236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_3/38 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="or_ln19_1_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="1" slack="0"/>
<pin id="1241" dir="0" index="1" bw="1" slack="0"/>
<pin id="1242" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19_1/38 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="and_ln19_1_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="1" slack="0"/>
<pin id="1247" dir="0" index="1" bw="1" slack="0"/>
<pin id="1248" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln19_1/38 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="select_ln19_1_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="1" slack="0"/>
<pin id="1253" dir="0" index="1" bw="32" slack="0"/>
<pin id="1254" dir="0" index="2" bw="32" slack="1"/>
<pin id="1255" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_1/38 "/>
</bind>
</comp>

<comp id="1260" class="1007" name="grp_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="9" slack="0"/>
<pin id="1262" dir="0" index="1" bw="15" slack="0"/>
<pin id="1263" dir="0" index="2" bw="6" slack="0"/>
<pin id="1264" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln14/14 add_ln14/14 "/>
</bind>
</comp>

<comp id="1272" class="1005" name="i_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="5" slack="0"/>
<pin id="1274" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1277" class="1005" name="ix_in_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="10" slack="0"/>
<pin id="1279" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="ix_in "/>
</bind>
</comp>

<comp id="1282" class="1005" name="sub_ln27_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="11" slack="1"/>
<pin id="1284" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln27 "/>
</bind>
</comp>

<comp id="1290" class="1005" name="j_1_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="5" slack="0"/>
<pin id="1292" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="1295" class="1005" name="cnn_input_addr_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="10" slack="1"/>
<pin id="1297" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cnn_input_addr "/>
</bind>
</comp>

<comp id="1300" class="1005" name="add_ln27_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="11" slack="1"/>
<pin id="1302" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27 "/>
</bind>
</comp>

<comp id="1305" class="1005" name="add_ln28_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="10" slack="0"/>
<pin id="1307" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="icmp_ln9_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="1" slack="1"/>
<pin id="1312" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9 "/>
</bind>
</comp>

<comp id="1314" class="1005" name="add_ln9_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="15" slack="0"/>
<pin id="1316" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln9 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="icmp_ln13_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="1" slack="3"/>
<pin id="1321" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="select_ln14_1_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="9" slack="2"/>
<pin id="1326" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="select_ln14_1 "/>
</bind>
</comp>

<comp id="1329" class="1005" name="select_ln14_2_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="6" slack="0"/>
<pin id="1331" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln14_2 "/>
</bind>
</comp>

<comp id="1335" class="1005" name="dense_1_weights_addr_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="15" slack="1"/>
<pin id="1337" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_weights_addr "/>
</bind>
</comp>

<comp id="1340" class="1005" name="flat_array_addr_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="9" slack="1"/>
<pin id="1342" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="flat_array_addr "/>
</bind>
</comp>

<comp id="1345" class="1005" name="flat_array_load_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="32" slack="1"/>
<pin id="1347" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="flat_array_load "/>
</bind>
</comp>

<comp id="1350" class="1005" name="dense_1_weights_load_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="32" slack="1"/>
<pin id="1352" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_weights_load "/>
</bind>
</comp>

<comp id="1355" class="1005" name="j_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="9" slack="1"/>
<pin id="1357" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1361" class="1005" name="select_ln14_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="32" slack="1"/>
<pin id="1363" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln14 "/>
</bind>
</comp>

<comp id="1366" class="1005" name="icmp_ln13_1_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="1" slack="3"/>
<pin id="1368" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13_1 "/>
</bind>
</comp>

<comp id="1370" class="1005" name="zext_ln14_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="64" slack="5"/>
<pin id="1372" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="1375" class="1005" name="dense_1_bias_addr_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="6" slack="1"/>
<pin id="1377" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_bias_addr "/>
</bind>
</comp>

<comp id="1380" class="1005" name="dense_1_bias_load_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="32" slack="1"/>
<pin id="1382" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_bias_load "/>
</bind>
</comp>

<comp id="1385" class="1005" name="icmp_ln9_1_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="1" slack="1"/>
<pin id="1387" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9_1 "/>
</bind>
</comp>

<comp id="1389" class="1005" name="add_ln9_2_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="11" slack="0"/>
<pin id="1391" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln9_2 "/>
</bind>
</comp>

<comp id="1394" class="1005" name="icmp_ln13_2_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="1" slack="3"/>
<pin id="1396" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln13_2 "/>
</bind>
</comp>

<comp id="1399" class="1005" name="select_ln14_4_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="6" slack="2"/>
<pin id="1401" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="select_ln14_4 "/>
</bind>
</comp>

<comp id="1404" class="1005" name="select_ln14_5_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="5" slack="0"/>
<pin id="1406" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln14_5 "/>
</bind>
</comp>

<comp id="1410" class="1005" name="dense_2_weights_addr_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="11" slack="1"/>
<pin id="1412" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_weights_addr "/>
</bind>
</comp>

<comp id="1415" class="1005" name="dense_1_out_addr_1_reg_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="6" slack="1"/>
<pin id="1417" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_out_addr_1 "/>
</bind>
</comp>

<comp id="1420" class="1005" name="dense_1_out_load_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="32" slack="1"/>
<pin id="1422" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_out_load "/>
</bind>
</comp>

<comp id="1425" class="1005" name="dense_2_weights_load_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="32" slack="1"/>
<pin id="1427" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_weights_load "/>
</bind>
</comp>

<comp id="1430" class="1005" name="j_2_reg_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="6" slack="1"/>
<pin id="1432" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="1436" class="1005" name="select_ln14_3_reg_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="32" slack="1"/>
<pin id="1438" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln14_3 "/>
</bind>
</comp>

<comp id="1441" class="1005" name="icmp_ln13_3_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="1" slack="3"/>
<pin id="1443" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13_3 "/>
</bind>
</comp>

<comp id="1445" class="1005" name="zext_ln14_7_reg_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="64" slack="5"/>
<pin id="1447" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln14_7 "/>
</bind>
</comp>

<comp id="1450" class="1005" name="dense_2_bias_addr_reg_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="5" slack="1"/>
<pin id="1452" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_bias_addr "/>
</bind>
</comp>

<comp id="1455" class="1005" name="dense_2_bias_load_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="32" slack="1"/>
<pin id="1457" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_bias_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="321"><net_src comp="198" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="0" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="234" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="334"><net_src comp="322" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="340"><net_src comp="234" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="346"><net_src comp="329" pin="3"/><net_sink comp="341" pin=1"/></net>

<net id="347"><net_src comp="335" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="353"><net_src comp="180" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="234" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="360"><net_src comp="174" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="234" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="367"><net_src comp="355" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="373"><net_src comp="348" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="379"><net_src comp="176" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="234" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="386"><net_src comp="374" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="392"><net_src comp="178" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="234" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="399"><net_src comp="387" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="405"><net_src comp="186" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="234" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="412"><net_src comp="178" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="234" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="407" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="420"><net_src comp="400" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="426"><net_src comp="182" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="234" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="433"><net_src comp="421" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="439"><net_src comp="184" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="234" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="446"><net_src comp="434" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="212" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="457"><net_src comp="447" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="451" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="462"><net_src comp="214" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="469"><net_src comp="459" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="479"><net_src comp="447" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="483"><net_src comp="214" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="490"><net_src comp="480" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="494"><net_src comp="246" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="501"><net_src comp="491" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="505"><net_src comp="248" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="512"><net_src comp="502" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="516"><net_src comp="250" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="523"><net_src comp="513" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="524"><net_src comp="517" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="528"><net_src comp="252" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="535"><net_src comp="525" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="539"><net_src comp="296" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="546"><net_src comp="536" pin="1"/><net_sink comp="540" pin=2"/></net>

<net id="550"><net_src comp="214" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="557"><net_src comp="547" pin="1"/><net_sink comp="551" pin=2"/></net>

<net id="561"><net_src comp="250" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="568"><net_src comp="558" pin="1"/><net_sink comp="562" pin=2"/></net>

<net id="569"><net_src comp="562" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="573"><net_src comp="248" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="580"><net_src comp="570" pin="1"/><net_sink comp="574" pin=2"/></net>

<net id="655"><net_src comp="240" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="656"><net_src comp="152" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="657"><net_src comp="154" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="658"><net_src comp="156" pin="0"/><net_sink comp="581" pin=3"/></net>

<net id="659"><net_src comp="158" pin="0"/><net_sink comp="581" pin=4"/></net>

<net id="660"><net_src comp="160" pin="0"/><net_sink comp="581" pin=5"/></net>

<net id="661"><net_src comp="162" pin="0"/><net_sink comp="581" pin=6"/></net>

<net id="662"><net_src comp="164" pin="0"/><net_sink comp="581" pin=7"/></net>

<net id="663"><net_src comp="166" pin="0"/><net_sink comp="581" pin=8"/></net>

<net id="664"><net_src comp="168" pin="0"/><net_sink comp="581" pin=9"/></net>

<net id="665"><net_src comp="170" pin="0"/><net_sink comp="581" pin=10"/></net>

<net id="666"><net_src comp="42" pin="0"/><net_sink comp="581" pin=11"/></net>

<net id="667"><net_src comp="30" pin="0"/><net_sink comp="581" pin=12"/></net>

<net id="668"><net_src comp="44" pin="0"/><net_sink comp="581" pin=13"/></net>

<net id="669"><net_src comp="32" pin="0"/><net_sink comp="581" pin=14"/></net>

<net id="670"><net_src comp="46" pin="0"/><net_sink comp="581" pin=15"/></net>

<net id="671"><net_src comp="34" pin="0"/><net_sink comp="581" pin=16"/></net>

<net id="672"><net_src comp="48" pin="0"/><net_sink comp="581" pin=17"/></net>

<net id="673"><net_src comp="36" pin="0"/><net_sink comp="581" pin=18"/></net>

<net id="674"><net_src comp="50" pin="0"/><net_sink comp="581" pin=19"/></net>

<net id="675"><net_src comp="38" pin="0"/><net_sink comp="581" pin=20"/></net>

<net id="676"><net_src comp="52" pin="0"/><net_sink comp="581" pin=21"/></net>

<net id="677"><net_src comp="40" pin="0"/><net_sink comp="581" pin=22"/></net>

<net id="678"><net_src comp="54" pin="0"/><net_sink comp="581" pin=23"/></net>

<net id="679"><net_src comp="56" pin="0"/><net_sink comp="581" pin=24"/></net>

<net id="680"><net_src comp="58" pin="0"/><net_sink comp="581" pin=25"/></net>

<net id="681"><net_src comp="60" pin="0"/><net_sink comp="581" pin=26"/></net>

<net id="682"><net_src comp="62" pin="0"/><net_sink comp="581" pin=27"/></net>

<net id="683"><net_src comp="64" pin="0"/><net_sink comp="581" pin=28"/></net>

<net id="684"><net_src comp="66" pin="0"/><net_sink comp="581" pin=29"/></net>

<net id="685"><net_src comp="68" pin="0"/><net_sink comp="581" pin=30"/></net>

<net id="686"><net_src comp="70" pin="0"/><net_sink comp="581" pin=31"/></net>

<net id="687"><net_src comp="72" pin="0"/><net_sink comp="581" pin=32"/></net>

<net id="688"><net_src comp="74" pin="0"/><net_sink comp="581" pin=33"/></net>

<net id="689"><net_src comp="76" pin="0"/><net_sink comp="581" pin=34"/></net>

<net id="690"><net_src comp="78" pin="0"/><net_sink comp="581" pin=35"/></net>

<net id="691"><net_src comp="80" pin="0"/><net_sink comp="581" pin=36"/></net>

<net id="692"><net_src comp="82" pin="0"/><net_sink comp="581" pin=37"/></net>

<net id="693"><net_src comp="84" pin="0"/><net_sink comp="581" pin=38"/></net>

<net id="694"><net_src comp="86" pin="0"/><net_sink comp="581" pin=39"/></net>

<net id="695"><net_src comp="88" pin="0"/><net_sink comp="581" pin=40"/></net>

<net id="696"><net_src comp="90" pin="0"/><net_sink comp="581" pin=41"/></net>

<net id="697"><net_src comp="92" pin="0"/><net_sink comp="581" pin=42"/></net>

<net id="698"><net_src comp="94" pin="0"/><net_sink comp="581" pin=43"/></net>

<net id="699"><net_src comp="96" pin="0"/><net_sink comp="581" pin=44"/></net>

<net id="700"><net_src comp="98" pin="0"/><net_sink comp="581" pin=45"/></net>

<net id="701"><net_src comp="100" pin="0"/><net_sink comp="581" pin=46"/></net>

<net id="702"><net_src comp="102" pin="0"/><net_sink comp="581" pin=47"/></net>

<net id="703"><net_src comp="104" pin="0"/><net_sink comp="581" pin=48"/></net>

<net id="704"><net_src comp="106" pin="0"/><net_sink comp="581" pin=49"/></net>

<net id="705"><net_src comp="108" pin="0"/><net_sink comp="581" pin=50"/></net>

<net id="706"><net_src comp="110" pin="0"/><net_sink comp="581" pin=51"/></net>

<net id="707"><net_src comp="112" pin="0"/><net_sink comp="581" pin=52"/></net>

<net id="708"><net_src comp="114" pin="0"/><net_sink comp="581" pin=53"/></net>

<net id="709"><net_src comp="116" pin="0"/><net_sink comp="581" pin=54"/></net>

<net id="710"><net_src comp="118" pin="0"/><net_sink comp="581" pin=55"/></net>

<net id="711"><net_src comp="120" pin="0"/><net_sink comp="581" pin=56"/></net>

<net id="712"><net_src comp="122" pin="0"/><net_sink comp="581" pin=57"/></net>

<net id="713"><net_src comp="124" pin="0"/><net_sink comp="581" pin=58"/></net>

<net id="714"><net_src comp="126" pin="0"/><net_sink comp="581" pin=59"/></net>

<net id="715"><net_src comp="128" pin="0"/><net_sink comp="581" pin=60"/></net>

<net id="716"><net_src comp="130" pin="0"/><net_sink comp="581" pin=61"/></net>

<net id="717"><net_src comp="132" pin="0"/><net_sink comp="581" pin=62"/></net>

<net id="718"><net_src comp="134" pin="0"/><net_sink comp="581" pin=63"/></net>

<net id="719"><net_src comp="136" pin="0"/><net_sink comp="581" pin=64"/></net>

<net id="720"><net_src comp="138" pin="0"/><net_sink comp="581" pin=65"/></net>

<net id="721"><net_src comp="140" pin="0"/><net_sink comp="581" pin=66"/></net>

<net id="722"><net_src comp="142" pin="0"/><net_sink comp="581" pin=67"/></net>

<net id="723"><net_src comp="144" pin="0"/><net_sink comp="581" pin=68"/></net>

<net id="724"><net_src comp="146" pin="0"/><net_sink comp="581" pin=69"/></net>

<net id="725"><net_src comp="148" pin="0"/><net_sink comp="581" pin=70"/></net>

<net id="726"><net_src comp="150" pin="0"/><net_sink comp="581" pin=71"/></net>

<net id="744"><net_src comp="232" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="745"><net_src comp="4" pin="0"/><net_sink comp="727" pin=2"/></net>

<net id="746"><net_src comp="6" pin="0"/><net_sink comp="727" pin=3"/></net>

<net id="747"><net_src comp="8" pin="0"/><net_sink comp="727" pin=4"/></net>

<net id="748"><net_src comp="10" pin="0"/><net_sink comp="727" pin=5"/></net>

<net id="749"><net_src comp="12" pin="0"/><net_sink comp="727" pin=6"/></net>

<net id="750"><net_src comp="14" pin="0"/><net_sink comp="727" pin=7"/></net>

<net id="751"><net_src comp="16" pin="0"/><net_sink comp="727" pin=8"/></net>

<net id="752"><net_src comp="18" pin="0"/><net_sink comp="727" pin=9"/></net>

<net id="753"><net_src comp="20" pin="0"/><net_sink comp="727" pin=10"/></net>

<net id="754"><net_src comp="22" pin="0"/><net_sink comp="727" pin=11"/></net>

<net id="755"><net_src comp="24" pin="0"/><net_sink comp="727" pin=12"/></net>

<net id="756"><net_src comp="26" pin="0"/><net_sink comp="727" pin=13"/></net>

<net id="757"><net_src comp="28" pin="0"/><net_sink comp="727" pin=14"/></net>

<net id="780"><net_src comp="238" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="781"><net_src comp="30" pin="0"/><net_sink comp="758" pin=1"/></net>

<net id="782"><net_src comp="32" pin="0"/><net_sink comp="758" pin=2"/></net>

<net id="783"><net_src comp="34" pin="0"/><net_sink comp="758" pin=3"/></net>

<net id="784"><net_src comp="36" pin="0"/><net_sink comp="758" pin=4"/></net>

<net id="785"><net_src comp="38" pin="0"/><net_sink comp="758" pin=5"/></net>

<net id="786"><net_src comp="40" pin="0"/><net_sink comp="758" pin=6"/></net>

<net id="787"><net_src comp="4" pin="0"/><net_sink comp="758" pin=7"/></net>

<net id="788"><net_src comp="6" pin="0"/><net_sink comp="758" pin=8"/></net>

<net id="789"><net_src comp="8" pin="0"/><net_sink comp="758" pin=9"/></net>

<net id="790"><net_src comp="10" pin="0"/><net_sink comp="758" pin=10"/></net>

<net id="791"><net_src comp="12" pin="0"/><net_sink comp="758" pin=11"/></net>

<net id="792"><net_src comp="14" pin="0"/><net_sink comp="758" pin=12"/></net>

<net id="793"><net_src comp="16" pin="0"/><net_sink comp="758" pin=13"/></net>

<net id="794"><net_src comp="18" pin="0"/><net_sink comp="758" pin=14"/></net>

<net id="795"><net_src comp="20" pin="0"/><net_sink comp="758" pin=15"/></net>

<net id="796"><net_src comp="22" pin="0"/><net_sink comp="758" pin=16"/></net>

<net id="797"><net_src comp="24" pin="0"/><net_sink comp="758" pin=17"/></net>

<net id="798"><net_src comp="26" pin="0"/><net_sink comp="758" pin=18"/></net>

<net id="799"><net_src comp="28" pin="0"/><net_sink comp="758" pin=19"/></net>

<net id="814"><net_src comp="242" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="815"><net_src comp="172" pin="0"/><net_sink comp="800" pin=1"/></net>

<net id="816"><net_src comp="152" pin="0"/><net_sink comp="800" pin=2"/></net>

<net id="817"><net_src comp="154" pin="0"/><net_sink comp="800" pin=3"/></net>

<net id="818"><net_src comp="156" pin="0"/><net_sink comp="800" pin=4"/></net>

<net id="819"><net_src comp="158" pin="0"/><net_sink comp="800" pin=5"/></net>

<net id="820"><net_src comp="160" pin="0"/><net_sink comp="800" pin=6"/></net>

<net id="821"><net_src comp="162" pin="0"/><net_sink comp="800" pin=7"/></net>

<net id="822"><net_src comp="164" pin="0"/><net_sink comp="800" pin=8"/></net>

<net id="823"><net_src comp="166" pin="0"/><net_sink comp="800" pin=9"/></net>

<net id="824"><net_src comp="168" pin="0"/><net_sink comp="800" pin=10"/></net>

<net id="825"><net_src comp="170" pin="0"/><net_sink comp="800" pin=11"/></net>

<net id="833"><net_src comp="316" pin="0"/><net_sink comp="826" pin=0"/></net>

<net id="834"><net_src comp="2" pin="0"/><net_sink comp="826" pin=1"/></net>

<net id="835"><net_src comp="188" pin="0"/><net_sink comp="826" pin=2"/></net>

<net id="836"><net_src comp="184" pin="0"/><net_sink comp="826" pin=3"/></net>

<net id="837"><net_src comp="190" pin="0"/><net_sink comp="826" pin=4"/></net>

<net id="843"><net_src comp="244" pin="0"/><net_sink comp="838" pin=0"/></net>

<net id="844"><net_src comp="174" pin="0"/><net_sink comp="838" pin=1"/></net>

<net id="845"><net_src comp="172" pin="0"/><net_sink comp="838" pin=2"/></net>

<net id="850"><net_src comp="381" pin="3"/><net_sink comp="846" pin=1"/></net>

<net id="851"><net_src comp="428" pin="3"/><net_sink comp="846" pin=1"/></net>

<net id="856"><net_src comp="362" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="368" pin="3"/><net_sink comp="852" pin=1"/></net>

<net id="858"><net_src comp="394" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="859"><net_src comp="415" pin="3"/><net_sink comp="852" pin=1"/></net>

<net id="864"><net_src comp="846" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="865"><net_src comp="250" pin="0"/><net_sink comp="860" pin=1"/></net>

<net id="869"><net_src comp="852" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="846" pin=1"/></net>

<net id="874"><net_src comp="846" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="517" pin=2"/></net>

<net id="876"><net_src comp="871" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="877"><net_src comp="871" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="881"><net_src comp="846" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="887"><net_src comp="463" pin="4"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="216" pin="0"/><net_sink comp="883" pin=1"/></net>

<net id="893"><net_src comp="463" pin="4"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="222" pin="0"/><net_sink comp="889" pin=1"/></net>

<net id="899"><net_src comp="451" pin="4"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="224" pin="0"/><net_sink comp="895" pin=1"/></net>

<net id="906"><net_src comp="226" pin="0"/><net_sink comp="901" pin=0"/></net>

<net id="907"><net_src comp="463" pin="4"/><net_sink comp="901" pin=1"/></net>

<net id="908"><net_src comp="214" pin="0"/><net_sink comp="901" pin=2"/></net>

<net id="912"><net_src comp="901" pin="3"/><net_sink comp="909" pin=0"/></net>

<net id="918"><net_src comp="228" pin="0"/><net_sink comp="913" pin=0"/></net>

<net id="919"><net_src comp="463" pin="4"/><net_sink comp="913" pin=1"/></net>

<net id="920"><net_src comp="230" pin="0"/><net_sink comp="913" pin=2"/></net>

<net id="924"><net_src comp="913" pin="3"/><net_sink comp="921" pin=0"/></net>

<net id="929"><net_src comp="909" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="921" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="935"><net_src comp="484" pin="4"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="216" pin="0"/><net_sink comp="931" pin=1"/></net>

<net id="941"><net_src comp="484" pin="4"/><net_sink comp="937" pin=0"/></net>

<net id="942"><net_src comp="222" pin="0"/><net_sink comp="937" pin=1"/></net>

<net id="946"><net_src comp="473" pin="4"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="951"><net_src comp="484" pin="4"/><net_sink comp="948" pin=0"/></net>

<net id="956"><net_src comp="948" pin="1"/><net_sink comp="952" pin=1"/></net>

<net id="961"><net_src comp="473" pin="4"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="236" pin="0"/><net_sink comp="957" pin=1"/></net>

<net id="966"><net_src comp="963" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="971"><net_src comp="495" pin="4"/><net_sink comp="967" pin=0"/></net>

<net id="972"><net_src comp="254" pin="0"/><net_sink comp="967" pin=1"/></net>

<net id="977"><net_src comp="495" pin="4"/><net_sink comp="973" pin=0"/></net>

<net id="978"><net_src comp="256" pin="0"/><net_sink comp="973" pin=1"/></net>

<net id="983"><net_src comp="506" pin="4"/><net_sink comp="979" pin=0"/></net>

<net id="984"><net_src comp="258" pin="0"/><net_sink comp="979" pin=1"/></net>

<net id="989"><net_src comp="529" pin="4"/><net_sink comp="985" pin=0"/></net>

<net id="990"><net_src comp="260" pin="0"/><net_sink comp="985" pin=1"/></net>

<net id="996"><net_src comp="985" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="997"><net_src comp="252" pin="0"/><net_sink comp="991" pin=1"/></net>

<net id="998"><net_src comp="529" pin="4"/><net_sink comp="991" pin=2"/></net>

<net id="1004"><net_src comp="985" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1005"><net_src comp="979" pin="2"/><net_sink comp="999" pin=1"/></net>

<net id="1006"><net_src comp="506" pin="4"/><net_sink comp="999" pin=2"/></net>

<net id="1010"><net_src comp="999" pin="3"/><net_sink comp="1007" pin=0"/></net>

<net id="1014"><net_src comp="991" pin="3"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="1019"><net_src comp="991" pin="3"/><net_sink comp="1016" pin=0"/></net>

<net id="1023"><net_src comp="1020" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="1028"><net_src comp="264" pin="0"/><net_sink comp="1024" pin=1"/></net>

<net id="1034"><net_src comp="250" pin="0"/><net_sink comp="1029" pin=1"/></net>

<net id="1035"><net_src comp="513" pin="1"/><net_sink comp="1029" pin=2"/></net>

<net id="1036"><net_src comp="1029" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="1041"><net_src comp="260" pin="0"/><net_sink comp="1037" pin=1"/></net>

<net id="1045"><net_src comp="1042" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="1049"><net_src comp="878" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1056"><net_src comp="286" pin="0"/><net_sink comp="1050" pin=0"/></net>

<net id="1057"><net_src comp="1046" pin="1"/><net_sink comp="1050" pin=1"/></net>

<net id="1058"><net_src comp="288" pin="0"/><net_sink comp="1050" pin=2"/></net>

<net id="1059"><net_src comp="290" pin="0"/><net_sink comp="1050" pin=3"/></net>

<net id="1063"><net_src comp="1046" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1068"><net_src comp="1050" pin="4"/><net_sink comp="1064" pin=0"/></net>

<net id="1069"><net_src comp="292" pin="0"/><net_sink comp="1064" pin=1"/></net>

<net id="1074"><net_src comp="1060" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1075"><net_src comp="294" pin="0"/><net_sink comp="1070" pin=1"/></net>

<net id="1080"><net_src comp="1070" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1081"><net_src comp="1064" pin="2"/><net_sink comp="1076" pin=1"/></net>

<net id="1086"><net_src comp="1076" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1087"><net_src comp="860" pin="2"/><net_sink comp="1082" pin=1"/></net>

<net id="1093"><net_src comp="1082" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1094"><net_src comp="250" pin="0"/><net_sink comp="1088" pin=1"/></net>

<net id="1095"><net_src comp="878" pin="1"/><net_sink comp="1088" pin=2"/></net>

<net id="1096"><net_src comp="1088" pin="3"/><net_sink comp="394" pin=1"/></net>

<net id="1101"><net_src comp="540" pin="4"/><net_sink comp="1097" pin=0"/></net>

<net id="1102"><net_src comp="298" pin="0"/><net_sink comp="1097" pin=1"/></net>

<net id="1107"><net_src comp="540" pin="4"/><net_sink comp="1103" pin=0"/></net>

<net id="1108"><net_src comp="300" pin="0"/><net_sink comp="1103" pin=1"/></net>

<net id="1113"><net_src comp="551" pin="4"/><net_sink comp="1109" pin=0"/></net>

<net id="1114"><net_src comp="222" pin="0"/><net_sink comp="1109" pin=1"/></net>

<net id="1119"><net_src comp="574" pin="4"/><net_sink comp="1115" pin=0"/></net>

<net id="1120"><net_src comp="302" pin="0"/><net_sink comp="1115" pin=1"/></net>

<net id="1126"><net_src comp="1115" pin="2"/><net_sink comp="1121" pin=0"/></net>

<net id="1127"><net_src comp="248" pin="0"/><net_sink comp="1121" pin=1"/></net>

<net id="1128"><net_src comp="574" pin="4"/><net_sink comp="1121" pin=2"/></net>

<net id="1134"><net_src comp="1115" pin="2"/><net_sink comp="1129" pin=0"/></net>

<net id="1135"><net_src comp="1109" pin="2"/><net_sink comp="1129" pin=1"/></net>

<net id="1136"><net_src comp="551" pin="4"/><net_sink comp="1129" pin=2"/></net>

<net id="1140"><net_src comp="1129" pin="3"/><net_sink comp="1137" pin=0"/></net>

<net id="1144"><net_src comp="1121" pin="3"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="1151"><net_src comp="304" pin="0"/><net_sink comp="1146" pin=0"/></net>

<net id="1152"><net_src comp="1121" pin="3"/><net_sink comp="1146" pin=1"/></net>

<net id="1153"><net_src comp="214" pin="0"/><net_sink comp="1146" pin=2"/></net>

<net id="1157"><net_src comp="1146" pin="3"/><net_sink comp="1154" pin=0"/></net>

<net id="1163"><net_src comp="306" pin="0"/><net_sink comp="1158" pin=0"/></net>

<net id="1164"><net_src comp="1121" pin="3"/><net_sink comp="1158" pin=1"/></net>

<net id="1165"><net_src comp="308" pin="0"/><net_sink comp="1158" pin=2"/></net>

<net id="1169"><net_src comp="1158" pin="3"/><net_sink comp="1166" pin=0"/></net>

<net id="1174"><net_src comp="1154" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1175"><net_src comp="1166" pin="1"/><net_sink comp="1170" pin=1"/></net>

<net id="1180"><net_src comp="1170" pin="2"/><net_sink comp="1176" pin=0"/></net>

<net id="1181"><net_src comp="1137" pin="1"/><net_sink comp="1176" pin=1"/></net>

<net id="1185"><net_src comp="1176" pin="2"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="1191"><net_src comp="258" pin="0"/><net_sink comp="1187" pin=1"/></net>

<net id="1197"><net_src comp="250" pin="0"/><net_sink comp="1192" pin=1"/></net>

<net id="1198"><net_src comp="558" pin="1"/><net_sink comp="1192" pin=2"/></net>

<net id="1199"><net_src comp="1192" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="1204"><net_src comp="302" pin="0"/><net_sink comp="1200" pin=1"/></net>

<net id="1208"><net_src comp="1205" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="1212"><net_src comp="878" pin="1"/><net_sink comp="1209" pin=0"/></net>

<net id="1219"><net_src comp="286" pin="0"/><net_sink comp="1213" pin=0"/></net>

<net id="1220"><net_src comp="1209" pin="1"/><net_sink comp="1213" pin=1"/></net>

<net id="1221"><net_src comp="288" pin="0"/><net_sink comp="1213" pin=2"/></net>

<net id="1222"><net_src comp="290" pin="0"/><net_sink comp="1213" pin=3"/></net>

<net id="1226"><net_src comp="1209" pin="1"/><net_sink comp="1223" pin=0"/></net>

<net id="1231"><net_src comp="1213" pin="4"/><net_sink comp="1227" pin=0"/></net>

<net id="1232"><net_src comp="292" pin="0"/><net_sink comp="1227" pin=1"/></net>

<net id="1237"><net_src comp="1223" pin="1"/><net_sink comp="1233" pin=0"/></net>

<net id="1238"><net_src comp="294" pin="0"/><net_sink comp="1233" pin=1"/></net>

<net id="1243"><net_src comp="1233" pin="2"/><net_sink comp="1239" pin=0"/></net>

<net id="1244"><net_src comp="1227" pin="2"/><net_sink comp="1239" pin=1"/></net>

<net id="1249"><net_src comp="1239" pin="2"/><net_sink comp="1245" pin=0"/></net>

<net id="1250"><net_src comp="860" pin="2"/><net_sink comp="1245" pin=1"/></net>

<net id="1256"><net_src comp="1245" pin="2"/><net_sink comp="1251" pin=0"/></net>

<net id="1257"><net_src comp="250" pin="0"/><net_sink comp="1251" pin=1"/></net>

<net id="1258"><net_src comp="878" pin="1"/><net_sink comp="1251" pin=2"/></net>

<net id="1259"><net_src comp="1251" pin="3"/><net_sink comp="441" pin=1"/></net>

<net id="1265"><net_src comp="1016" pin="1"/><net_sink comp="1260" pin=0"/></net>

<net id="1266"><net_src comp="262" pin="0"/><net_sink comp="1260" pin=1"/></net>

<net id="1267"><net_src comp="1007" pin="1"/><net_sink comp="1260" pin=2"/></net>

<net id="1268"><net_src comp="1260" pin="3"/><net_sink comp="1020" pin=0"/></net>

<net id="1275"><net_src comp="889" pin="2"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="1280"><net_src comp="895" pin="2"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="1285"><net_src comp="925" pin="2"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="1293"><net_src comp="937" pin="2"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="1298"><net_src comp="322" pin="3"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="1303"><net_src comp="952" pin="2"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="1308"><net_src comp="957" pin="2"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="1313"><net_src comp="967" pin="2"/><net_sink comp="1310" pin=0"/></net>

<net id="1317"><net_src comp="973" pin="2"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="495" pin=2"/></net>

<net id="1322"><net_src comp="985" pin="2"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1327"><net_src comp="991" pin="3"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1332"><net_src comp="999" pin="3"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="1334"><net_src comp="1329" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1338"><net_src comp="348" pin="3"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="1343"><net_src comp="355" pin="3"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="1348"><net_src comp="362" pin="3"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="1353"><net_src comp="368" pin="3"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="1358"><net_src comp="1024" pin="2"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="529" pin=2"/></net>

<net id="1360"><net_src comp="1355" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1364"><net_src comp="1029" pin="3"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="1369"><net_src comp="1037" pin="2"/><net_sink comp="1366" pin=0"/></net>

<net id="1373"><net_src comp="1042" pin="1"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="1378"><net_src comp="374" pin="3"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="1383"><net_src comp="381" pin="3"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="846" pin=1"/></net>

<net id="1388"><net_src comp="1097" pin="2"/><net_sink comp="1385" pin=0"/></net>

<net id="1392"><net_src comp="1103" pin="2"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="1397"><net_src comp="1115" pin="2"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="1402"><net_src comp="1121" pin="3"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="1187" pin=0"/></net>

<net id="1407"><net_src comp="1129" pin="3"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="1409"><net_src comp="1404" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="1413"><net_src comp="400" pin="3"/><net_sink comp="1410" pin=0"/></net>

<net id="1414"><net_src comp="1410" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="1418"><net_src comp="407" pin="3"/><net_sink comp="1415" pin=0"/></net>

<net id="1419"><net_src comp="1415" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="1423"><net_src comp="394" pin="3"/><net_sink comp="1420" pin=0"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="1428"><net_src comp="415" pin="3"/><net_sink comp="1425" pin=0"/></net>

<net id="1429"><net_src comp="1425" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="1433"><net_src comp="1187" pin="2"/><net_sink comp="1430" pin=0"/></net>

<net id="1434"><net_src comp="1430" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="1435"><net_src comp="1430" pin="1"/><net_sink comp="1200" pin=0"/></net>

<net id="1439"><net_src comp="1192" pin="3"/><net_sink comp="1436" pin=0"/></net>

<net id="1440"><net_src comp="1436" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="1444"><net_src comp="1200" pin="2"/><net_sink comp="1441" pin=0"/></net>

<net id="1448"><net_src comp="1205" pin="1"/><net_sink comp="1445" pin=0"/></net>

<net id="1449"><net_src comp="1445" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="1453"><net_src comp="421" pin="3"/><net_sink comp="1450" pin=0"/></net>

<net id="1454"><net_src comp="1450" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="1458"><net_src comp="428" pin="3"/><net_sink comp="1455" pin=0"/></net>

<net id="1459"><net_src comp="1455" pin="1"/><net_sink comp="846" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prediction | {39 40 }
	Port: conv_1_out_0 | {2 5 }
	Port: conv_1_out_1 | {2 5 }
	Port: conv_1_out_2 | {2 5 }
	Port: conv_1_out_3 | {2 5 }
	Port: conv_1_out_4 | {2 5 }
	Port: conv_1_out_5 | {2 5 }
	Port: conv_1_out_6 | {2 5 }
	Port: conv_1_out_7 | {2 5 }
	Port: conv_1_out_8 | {2 5 }
	Port: conv_1_out_9 | {2 5 }
	Port: conv_1_out_10 | {2 5 }
	Port: conv_1_out_11 | {2 5 }
	Port: conv_1_out_12 | {2 5 }
	Port: max_pool_1_out_0 | {6 7 }
	Port: max_pool_1_out_1 | {6 7 }
	Port: max_pool_1_out_2 | {6 7 }
	Port: max_pool_1_out_3 | {6 7 }
	Port: max_pool_1_out_4 | {6 7 }
	Port: max_pool_1_out_5 | {6 7 }
	Port: conv_2_out_0 | {8 9 }
	Port: conv_2_out_1 | {8 9 }
	Port: conv_2_out_2 | {8 9 }
	Port: conv_2_out_3 | {8 9 }
	Port: conv_2_out_4 | {8 9 }
	Port: conv_2_out_5 | {8 9 }
	Port: conv_2_out_6 | {8 9 }
	Port: conv_2_out_7 | {8 9 }
	Port: conv_2_out_8 | {8 9 }
	Port: conv_2_out_9 | {8 9 }
	Port: max_pool_2_out | {10 11 }
	Port: flat_array | {12 13 }
	Port: dense_1_out | {25 }
	Port: dense_2_out | {38 }
 - Input state : 
	Port: cnn : cnn_input | {3 4 }
	Port: cnn : conv_1_out_0 | {6 7 }
	Port: cnn : conv_1_out_1 | {6 7 }
	Port: cnn : conv_1_out_2 | {6 7 }
	Port: cnn : conv_1_out_3 | {6 7 }
	Port: cnn : conv_1_out_4 | {6 7 }
	Port: cnn : conv_1_out_5 | {6 7 }
	Port: cnn : conv_1_out_6 | {6 7 }
	Port: cnn : conv_1_out_7 | {6 7 }
	Port: cnn : conv_1_out_8 | {6 7 }
	Port: cnn : conv_1_out_9 | {6 7 }
	Port: cnn : conv_1_out_10 | {6 7 }
	Port: cnn : conv_1_out_11 | {6 7 }
	Port: cnn : conv_1_out_12 | {6 7 }
	Port: cnn : max_pool_1_out_0 | {8 9 }
	Port: cnn : max_pool_1_out_1 | {8 9 }
	Port: cnn : max_pool_1_out_2 | {8 9 }
	Port: cnn : max_pool_1_out_3 | {8 9 }
	Port: cnn : max_pool_1_out_4 | {8 9 }
	Port: cnn : max_pool_1_out_5 | {8 9 }
	Port: cnn : conv_2_weights_0_0_0 | {8 9 }
	Port: cnn : conv_2_weights_0_0_1 | {8 9 }
	Port: cnn : conv_2_weights_0_0_2 | {8 9 }
	Port: cnn : conv_2_weights_0_0_3 | {8 9 }
	Port: cnn : conv_2_weights_0_0_4 | {8 9 }
	Port: cnn : conv_2_weights_0_0_5 | {8 9 }
	Port: cnn : conv_2_weights_0_1_0 | {8 9 }
	Port: cnn : conv_2_weights_0_1_1 | {8 9 }
	Port: cnn : conv_2_weights_0_1_2 | {8 9 }
	Port: cnn : conv_2_weights_0_1_3 | {8 9 }
	Port: cnn : conv_2_weights_0_1_4 | {8 9 }
	Port: cnn : conv_2_weights_0_1_5 | {8 9 }
	Port: cnn : conv_2_weights_0_2_0 | {8 9 }
	Port: cnn : conv_2_weights_0_2_1 | {8 9 }
	Port: cnn : conv_2_weights_0_2_2 | {8 9 }
	Port: cnn : conv_2_weights_0_2_3 | {8 9 }
	Port: cnn : conv_2_weights_0_2_4 | {8 9 }
	Port: cnn : conv_2_weights_0_2_5 | {8 9 }
	Port: cnn : conv_2_weights_1_0_0 | {8 9 }
	Port: cnn : conv_2_weights_1_0_1 | {8 9 }
	Port: cnn : conv_2_weights_1_0_2 | {8 9 }
	Port: cnn : conv_2_weights_1_0_3 | {8 9 }
	Port: cnn : conv_2_weights_1_0_4 | {8 9 }
	Port: cnn : conv_2_weights_1_0_5 | {8 9 }
	Port: cnn : conv_2_weights_1_1_0 | {8 9 }
	Port: cnn : conv_2_weights_1_1_1 | {8 9 }
	Port: cnn : conv_2_weights_1_1_2 | {8 9 }
	Port: cnn : conv_2_weights_1_1_3 | {8 9 }
	Port: cnn : conv_2_weights_1_1_4 | {8 9 }
	Port: cnn : conv_2_weights_1_1_5 | {8 9 }
	Port: cnn : conv_2_weights_1_2_0 | {8 9 }
	Port: cnn : conv_2_weights_1_2_1 | {8 9 }
	Port: cnn : conv_2_weights_1_2_2 | {8 9 }
	Port: cnn : conv_2_weights_1_2_3 | {8 9 }
	Port: cnn : conv_2_weights_1_2_4 | {8 9 }
	Port: cnn : conv_2_weights_1_2_5 | {8 9 }
	Port: cnn : conv_2_weights_2_0_0 | {8 9 }
	Port: cnn : conv_2_weights_2_0_1 | {8 9 }
	Port: cnn : conv_2_weights_2_0_2 | {8 9 }
	Port: cnn : conv_2_weights_2_0_3 | {8 9 }
	Port: cnn : conv_2_weights_2_0_4 | {8 9 }
	Port: cnn : conv_2_weights_2_0_5 | {8 9 }
	Port: cnn : conv_2_weights_2_1_0 | {8 9 }
	Port: cnn : conv_2_weights_2_1_1 | {8 9 }
	Port: cnn : conv_2_weights_2_1_2 | {8 9 }
	Port: cnn : conv_2_weights_2_1_3 | {8 9 }
	Port: cnn : conv_2_weights_2_1_4 | {8 9 }
	Port: cnn : conv_2_weights_2_1_5 | {8 9 }
	Port: cnn : conv_2_weights_2_2_0 | {8 9 }
	Port: cnn : conv_2_weights_2_2_1 | {8 9 }
	Port: cnn : conv_2_weights_2_2_2 | {8 9 }
	Port: cnn : conv_2_weights_2_2_3 | {8 9 }
	Port: cnn : conv_2_weights_2_2_4 | {8 9 }
	Port: cnn : conv_2_weights_2_2_5 | {8 9 }
	Port: cnn : conv_2_bias | {8 9 }
	Port: cnn : conv_2_out_0 | {10 11 }
	Port: cnn : conv_2_out_1 | {10 11 }
	Port: cnn : conv_2_out_2 | {10 11 }
	Port: cnn : conv_2_out_3 | {10 11 }
	Port: cnn : conv_2_out_4 | {10 11 }
	Port: cnn : conv_2_out_5 | {10 11 }
	Port: cnn : conv_2_out_6 | {10 11 }
	Port: cnn : conv_2_out_7 | {10 11 }
	Port: cnn : conv_2_out_8 | {10 11 }
	Port: cnn : conv_2_out_9 | {10 11 }
	Port: cnn : max_pool_2_out | {12 13 }
	Port: cnn : flat_array | {14 15 }
	Port: cnn : dense_1_bias | {20 21 }
	Port: cnn : dense_1_out | {27 28 }
	Port: cnn : dense_1_weights | {14 15 }
	Port: cnn : dense_2_bias | {33 34 }
	Port: cnn : dense_2_out | {39 40 }
	Port: cnn : dense_2_weights | {27 28 }
	Port: cnn : dense_out_weights | {39 40 }
	Port: cnn : dense_out_bias | {39 40 }
  - Chain level:
	State 1
	State 2
		icmp_ln23 : 1
		i : 1
		br_ln23 : 2
		ix_in : 1
		tmp_214 : 1
		zext_ln27 : 2
		tmp_215 : 1
		zext_ln27_2 : 2
		sub_ln27 : 3
	State 3
		icmp_ln25 : 1
		j_1 : 1
		br_ln25 : 2
		zext_ln27_1 : 1
		cnn_input_addr : 2
		cnn_input_load : 3
		zext_ln27_3 : 1
		add_ln27 : 2
		add_ln28 : 1
	State 4
		conv_1_input_addr : 1
		store_ln27 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		icmp_ln9 : 1
		add_ln9 : 1
		br_ln9 : 2
		i_1 : 1
		icmp_ln13 : 1
		select_ln14_1 : 2
		select_ln14_2 : 2
		zext_ln13 : 3
		zext_ln14_5 : 3
		zext_ln14_8 : 3
		mul_ln14 : 4
		add_ln14 : 5
		zext_ln14_9 : 6
		dense_1_weights_addr : 7
		flat_array_addr : 4
		flat_array_load : 5
		dense_1_weights_load : 8
	State 15
		tmp_i_23 : 1
	State 16
	State 17
		sum : 1
		br_ln13 : 1
	State 18
	State 19
	State 20
		dense_1_bias_addr : 1
		dense_1_bias_load : 2
	State 21
		tmp_i : 1
	State 22
	State 23
	State 24
		tmp_s : 1
	State 25
		empty_24 : 1
		tmp : 1
		trunc_ln19 : 1
		icmp_ln19 : 2
		icmp_ln19_1 : 2
		or_ln19 : 3
		and_ln19 : 3
		select_ln19 : 3
		store_ln17 : 4
	State 26
	State 27
		icmp_ln9_1 : 1
		add_ln9_2 : 1
		br_ln9 : 2
		i_2 : 1
		icmp_ln13_2 : 1
		select_ln14_4 : 2
		select_ln14_5 : 2
		zext_ln13_1 : 3
		zext_ln14_6 : 3
		tmp_216 : 3
		zext_ln14_10 : 4
		tmp_217 : 3
		zext_ln14_11 : 4
		sub_ln14 : 5
		add_ln14_3 : 6
		sext_ln14 : 7
		dense_2_weights_addr : 8
		dense_1_out_addr_1 : 4
		dense_1_out_load : 5
		dense_2_weights_load : 9
	State 28
		tmp_7_i : 1
	State 29
	State 30
		sum_1 : 1
		br_ln13 : 1
	State 31
	State 32
	State 33
		dense_2_bias_addr : 1
		dense_2_bias_load : 2
	State 34
		tmp_i1 : 1
	State 35
	State 36
	State 37
		tmp_211 : 1
	State 38
		empty_26 : 1
		tmp_210 : 1
		trunc_ln19_1 : 1
		icmp_ln19_2 : 2
		icmp_ln19_3 : 2
		or_ln19_1 : 3
		and_ln19_1 : 3
		select_ln19_1 : 3
		store_ln17 : 4
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
| Operation|    Functional Unit    |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |   grp_conv_2_fu_581   |    0    |    55   | 212.541 |  10532  |  11178  |    0    |
|          |   grp_conv_1_fu_727   |    0    |    57   | 189.141 |   8292  |  11540  |    0    |
|   call   | grp_max_pool_1_fu_758 |    0    |    0    | 129.012 |   4023  |   8954  |    0    |
|          | grp_max_pool_2_fu_800 |    0    |    0    | 68.7317 |   1870  |   4218  |    0    |
|          |  grp_dense_out_fu_826 |    0    |    14   | 17.8272 |   1765  |   3233  |    0    |
|          |    grp_flat_fu_838    |    0    |    0    |  1.769  |   129   |   269   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   fadd   |       grp_fu_846      |    0    |    2    |    0    |   227   |   403   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   fmul   |       grp_fu_852      |    0    |    3    |    0    |   128   |   320   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   fcmp   |       grp_fu_860      |    0    |    0    |    0    |    66   |   239   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |        i_fu_889       |    0    |    0    |    0    |    0    |    15   |    0    |
|          |      ix_in_fu_895     |    0    |    0    |    0    |    0    |    14   |    0    |
|          |       j_1_fu_937      |    0    |    0    |    0    |    0    |    15   |    0    |
|          |    add_ln27_fu_952    |    0    |    0    |    0    |    0    |    13   |    0    |
|          |    add_ln28_fu_957    |    0    |    0    |    0    |    0    |    14   |    0    |
|    add   |     add_ln9_fu_973    |    0    |    0    |    0    |    0    |    21   |    0    |
|          |       i_1_fu_979      |    0    |    0    |    0    |    0    |    15   |    0    |
|          |       j_fu_1024       |    0    |    0    |    0    |    0    |    15   |    0    |
|          |   add_ln9_2_fu_1103   |    0    |    0    |    0    |    0    |    13   |    0    |
|          |      i_2_fu_1109      |    0    |    0    |    0    |    0    |    15   |    0    |
|          |   add_ln14_3_fu_1176  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |      j_2_fu_1187      |    0    |    0    |    0    |    0    |    15   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |    icmp_ln23_fu_883   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |    icmp_ln25_fu_931   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |    icmp_ln9_fu_967    |    0    |    0    |    0    |    0    |    13   |    0    |
|          |    icmp_ln13_fu_985   |    0    |    0    |    0    |    0    |    13   |    0    |
|          |  icmp_ln13_1_fu_1037  |    0    |    0    |    0    |    0    |    13   |    0    |
|   icmp   |   icmp_ln19_fu_1064   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |  icmp_ln19_1_fu_1070  |    0    |    0    |    0    |    0    |    18   |    0    |
|          |   icmp_ln9_1_fu_1097  |    0    |    0    |    0    |    0    |    13   |    0    |
|          |  icmp_ln13_2_fu_1115  |    0    |    0    |    0    |    0    |    11   |    0    |
|          |  icmp_ln13_3_fu_1200  |    0    |    0    |    0    |    0    |    11   |    0    |
|          |  icmp_ln19_2_fu_1227  |    0    |    0    |    0    |    0    |    11   |    0    |
|          |  icmp_ln19_3_fu_1233  |    0    |    0    |    0    |    0    |    18   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |  select_ln14_1_fu_991 |    0    |    0    |    0    |    0    |    9    |    0    |
|          |  select_ln14_2_fu_999 |    0    |    0    |    0    |    0    |    6    |    0    |
|          |  select_ln14_fu_1029  |    0    |    0    |    0    |    0    |    32   |    0    |
|  select  |  select_ln19_fu_1088  |    0    |    0    |    0    |    0    |    32   |    0    |
|          | select_ln14_4_fu_1121 |    0    |    0    |    0    |    0    |    6    |    0    |
|          | select_ln14_5_fu_1129 |    0    |    0    |    0    |    0    |    5    |    0    |
|          | select_ln14_3_fu_1192 |    0    |    0    |    0    |    0    |    32   |    0    |
|          | select_ln19_1_fu_1251 |    0    |    0    |    0    |    0    |    32   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|    sub   |    sub_ln27_fu_925    |    0    |    0    |    0    |    0    |    14   |    0    |
|          |    sub_ln14_fu_1170   |    0    |    0    |    0    |    0    |    12   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|    or    |    or_ln19_fu_1076    |    0    |    0    |    0    |    0    |    2    |    0    |
|          |   or_ln19_1_fu_1239   |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|    and   |    and_ln19_fu_1082   |    0    |    0    |    0    |    0    |    2    |    0    |
|          |   and_ln19_1_fu_1245  |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|  muladd  |      grp_fu_1260      |    0    |    1    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |     tmp_214_fu_901    |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|     tmp_215_fu_913    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    tmp_216_fu_1146    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    tmp_217_fu_1158    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |    zext_ln27_fu_909   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln27_2_fu_921  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln27_1_fu_943  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln27_3_fu_948  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln13_fu_1007   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln14_5_fu_1011  |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |  zext_ln14_8_fu_1016  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln14_9_fu_1020  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln14_fu_1042   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln13_1_fu_1137  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln14_6_fu_1141  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln14_10_fu_1154 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln14_11_fu_1166 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln14_7_fu_1205  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   sext   |    sext_ln27_fu_963   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   sext_ln14_fu_1182   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|partselect|      tmp_fu_1050      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    tmp_210_fu_1213    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   trunc  |   trunc_ln19_fu_1060  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  trunc_ln19_1_fu_1223 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                       |    0    |   132   | 619.023 |  27032  |  40873  |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------------+--------+--------+--------+--------+
|    conv_1_input    |    2   |    0   |    0   |    0   |
|    conv_1_out_0    |    2   |    0   |    0   |    0   |
|    conv_1_out_1    |    2   |    0   |    0   |    0   |
|    conv_1_out_10   |    2   |    0   |    0   |    0   |
|    conv_1_out_11   |    2   |    0   |    0   |    0   |
|    conv_1_out_12   |    2   |    0   |    0   |    0   |
|    conv_1_out_2    |    2   |    0   |    0   |    0   |
|    conv_1_out_3    |    2   |    0   |    0   |    0   |
|    conv_1_out_4    |    2   |    0   |    0   |    0   |
|    conv_1_out_5    |    2   |    0   |    0   |    0   |
|    conv_1_out_6    |    2   |    0   |    0   |    0   |
|    conv_1_out_7    |    2   |    0   |    0   |    0   |
|    conv_1_out_8    |    2   |    0   |    0   |    0   |
|    conv_1_out_9    |    2   |    0   |    0   |    0   |
|     conv_2_bias    |    0   |   32   |    8   |    -   |
|    conv_2_out_0    |    2   |    0   |    0   |    0   |
|    conv_2_out_1    |    2   |    0   |    0   |    0   |
|    conv_2_out_2    |    2   |    0   |    0   |    0   |
|    conv_2_out_3    |    2   |    0   |    0   |    0   |
|    conv_2_out_4    |    2   |    0   |    0   |    0   |
|    conv_2_out_5    |    2   |    0   |    0   |    0   |
|    conv_2_out_6    |    2   |    0   |    0   |    0   |
|    conv_2_out_7    |    2   |    0   |    0   |    0   |
|    conv_2_out_8    |    2   |    0   |    0   |    0   |
|    conv_2_out_9    |    2   |    0   |    0   |    0   |
|conv_2_weights_0_0_0|    0   |   32   |    8   |    -   |
|conv_2_weights_0_0_1|    0   |   32   |    8   |    -   |
|conv_2_weights_0_0_2|    0   |   32   |    8   |    -   |
|conv_2_weights_0_0_3|    0   |   32   |    8   |    -   |
|conv_2_weights_0_0_4|    0   |   32   |    8   |    -   |
|conv_2_weights_0_0_5|    0   |   32   |    8   |    -   |
|conv_2_weights_0_1_0|    0   |   32   |    8   |    -   |
|conv_2_weights_0_1_1|    0   |   32   |    8   |    -   |
|conv_2_weights_0_1_2|    0   |   32   |    8   |    -   |
|conv_2_weights_0_1_3|    0   |   32   |    8   |    -   |
|conv_2_weights_0_1_4|    0   |   32   |    8   |    -   |
|conv_2_weights_0_1_5|    0   |   32   |    8   |    -   |
|conv_2_weights_0_2_0|    0   |   32   |    8   |    -   |
|conv_2_weights_0_2_1|    0   |   32   |    8   |    -   |
|conv_2_weights_0_2_2|    0   |   32   |    8   |    -   |
|conv_2_weights_0_2_3|    0   |   32   |    8   |    -   |
|conv_2_weights_0_2_4|    0   |   32   |    8   |    -   |
|conv_2_weights_0_2_5|    0   |   32   |    8   |    -   |
|conv_2_weights_1_0_0|    0   |   32   |    8   |    -   |
|conv_2_weights_1_0_1|    0   |   32   |    8   |    -   |
|conv_2_weights_1_0_2|    0   |   32   |    8   |    -   |
|conv_2_weights_1_0_3|    0   |   32   |    8   |    -   |
|conv_2_weights_1_0_4|    0   |   32   |    8   |    -   |
|conv_2_weights_1_0_5|    0   |   32   |    8   |    -   |
|conv_2_weights_1_1_0|    0   |   32   |    8   |    -   |
|conv_2_weights_1_1_1|    0   |   32   |    8   |    -   |
|conv_2_weights_1_1_2|    0   |   32   |    8   |    -   |
|conv_2_weights_1_1_3|    0   |   32   |    8   |    -   |
|conv_2_weights_1_1_4|    0   |   32   |    8   |    -   |
|conv_2_weights_1_1_5|    0   |   32   |    8   |    -   |
|conv_2_weights_1_2_0|    0   |   32   |    8   |    -   |
|conv_2_weights_1_2_1|    0   |   32   |    8   |    -   |
|conv_2_weights_1_2_2|    0   |   32   |    8   |    -   |
|conv_2_weights_1_2_3|    0   |   32   |    8   |    -   |
|conv_2_weights_1_2_4|    0   |   32   |    8   |    -   |
|conv_2_weights_1_2_5|    0   |   32   |    8   |    -   |
|conv_2_weights_2_0_0|    0   |   32   |    8   |    -   |
|conv_2_weights_2_0_1|    0   |   32   |    8   |    -   |
|conv_2_weights_2_0_2|    0   |   32   |    8   |    -   |
|conv_2_weights_2_0_3|    0   |   32   |    8   |    -   |
|conv_2_weights_2_0_4|    0   |   32   |    8   |    -   |
|conv_2_weights_2_0_5|    0   |   32   |    8   |    -   |
|conv_2_weights_2_1_0|    0   |   32   |    8   |    -   |
|conv_2_weights_2_1_1|    0   |   32   |    8   |    -   |
|conv_2_weights_2_1_2|    0   |   32   |    8   |    -   |
|conv_2_weights_2_1_3|    0   |   32   |    8   |    -   |
|conv_2_weights_2_1_4|    0   |   32   |    8   |    -   |
|conv_2_weights_2_1_5|    0   |   32   |    8   |    -   |
|conv_2_weights_2_2_0|    0   |   32   |    8   |    -   |
|conv_2_weights_2_2_1|    0   |   32   |    8   |    -   |
|conv_2_weights_2_2_2|    0   |   32   |    8   |    -   |
|conv_2_weights_2_2_3|    0   |   32   |    8   |    -   |
|conv_2_weights_2_2_4|    0   |   32   |    8   |    -   |
|conv_2_weights_2_2_5|    0   |   32   |    8   |    -   |
|    dense_1_bias    |    1   |    0   |    0   |    -   |
|     dense_1_out    |    1   |    0   |    0   |    0   |
|   dense_1_weights  |   64   |    0   |    0   |    -   |
|    dense_2_bias    |    0   |   32   |   15   |    -   |
|     dense_2_out    |    0   |   64   |   15   |    0   |
|   dense_2_weights  |    4   |    0   |    0   |    -   |
|   dense_out_bias   |    0   |   32   |    5   |    -   |
|  dense_out_weights |    1   |    0   |    0   |    -   |
|     flat_array     |    1   |    0   |    0   |    0   |
|  max_pool_1_out_0  |    2   |    0   |    0   |    0   |
|  max_pool_1_out_1  |    2   |    0   |    0   |    0   |
|  max_pool_1_out_2  |    2   |    0   |    0   |    0   |
|  max_pool_1_out_3  |    2   |    0   |    0   |    0   |
|  max_pool_1_out_4  |    2   |    0   |    0   |    0   |
|  max_pool_1_out_5  |    2   |    0   |    0   |    0   |
|   max_pool_2_out   |    2   |    0   |    0   |    0   |
+--------------------+--------+--------+--------+--------+
|        Total       |   134  |  1888  |   475  |    0   |
+--------------------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln27_reg_1300      |   11   |
|      add_ln28_reg_1305      |   10   |
|      add_ln9_2_reg_1389     |   11   |
|       add_ln9_reg_1314      |   15   |
|   cnn_input_addr_reg_1295   |   10   |
|  dense_1_bias_addr_reg_1375 |    6   |
|  dense_1_bias_load_reg_1380 |   32   |
| dense_1_out_addr_1_reg_1415 |    6   |
|  dense_1_out_load_reg_1420  |   32   |
|dense_1_weights_addr_reg_1335|   15   |
|dense_1_weights_load_reg_1350|   32   |
|  dense_2_bias_addr_reg_1450 |    5   |
|  dense_2_bias_load_reg_1455 |   32   |
|dense_2_weights_addr_reg_1410|   11   |
|dense_2_weights_load_reg_1425|   32   |
|   flat_array_addr_reg_1340  |    9   |
|   flat_array_load_reg_1345  |   32   |
|        i_0_i9_reg_547       |    5   |
|        i_0_i_reg_502        |    6   |
|         i_0_reg_459         |    5   |
|          i_reg_1272         |    5   |
|     icmp_ln13_1_reg_1366    |    1   |
|     icmp_ln13_2_reg_1394    |    1   |
|     icmp_ln13_3_reg_1441    |    1   |
|      icmp_ln13_reg_1319     |    1   |
|     icmp_ln9_1_reg_1385     |    1   |
|      icmp_ln9_reg_1310      |    1   |
|   indvar_flatten11_reg_536  |   11   |
|    indvar_flatten_reg_491   |   15   |
|       ix_in_0_reg_447       |   10   |
|       ix_in_1_reg_470       |   10   |
|        ix_in_reg_1277       |   10   |
|       j_0_i13_reg_570       |    6   |
|        j_0_i_reg_525        |    9   |
|         j_0_reg_480         |    5   |
|         j_1_reg_1290        |    5   |
|         j_2_reg_1430        |    6   |
|          j_reg_1355         |    9   |
|           reg_866           |   32   |
|           reg_871           |   32   |
|           reg_878           |   32   |
|    select_ln14_1_reg_1324   |    9   |
|    select_ln14_2_reg_1329   |    6   |
|    select_ln14_3_reg_1436   |   32   |
|    select_ln14_4_reg_1399   |    6   |
|    select_ln14_5_reg_1404   |    5   |
|     select_ln14_reg_1361    |   32   |
|      sub_ln27_reg_1282      |   11   |
|      sum_0_i12_reg_558      |   32   |
|       sum_0_i_reg_513       |   32   |
|     zext_ln14_7_reg_1445    |   64   |
|      zext_ln14_reg_1370     |   64   |
+-----------------------------+--------+
|            Total            |   813  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_329 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_362 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_368 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_381 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_394 |  p0  |   3  |   6  |   18   ||    15   |
| grp_access_fu_415 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_428 |  p0  |   2  |   5  |   10   ||    9    |
|  ix_in_0_reg_447  |  p0  |   2  |  10  |   20   ||    9    |
|  sum_0_i_reg_513  |  p0  |   2  |  32  |   64   ||    9    |
| sum_0_i12_reg_558 |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_846    |  p0  |   5  |  32  |   160  ||    27   |
|     grp_fu_846    |  p1  |   5  |  32  |   160  ||    27   |
|     grp_fu_852    |  p0  |   4  |  32  |   128  ||    21   |
|     grp_fu_852    |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_860    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   918  || 27.0382 ||   201   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   132  |   619  |  27032 |  40873 |    0   |
|   Memory  |   134  |    -   |    -   |  1888  |   475  |    0   |
|Multiplexer|    -   |    -   |   27   |    -   |   201  |    -   |
|  Register |    -   |    -   |    -   |   813  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   134  |   132  |   646  |  29733 |  41549 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
