<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › blackfin › kernel › cplb-nompu › cplbmgr.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>cplbmgr.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Based on:     arch/blackfin/kernel/cplb-mpu/cplbmgr.c</span>
<span class="cm"> * Author:       Michael McTernan &lt;mmcternan@airvana.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Description:  CPLB miss handler.</span>
<span class="cm"> *</span>
<span class="cm"> * Modified:</span>
<span class="cm"> *               Copyright 2008 Airvana Inc.</span>
<span class="cm"> *               Copyright 2008-2009 Analog Devices Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the GPL-2 or later</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;asm/blackfin.h&gt;</span>
<span class="cp">#include &lt;asm/cplbinit.h&gt;</span>
<span class="cp">#include &lt;asm/cplb.h&gt;</span>
<span class="cp">#include &lt;asm/mmu_context.h&gt;</span>
<span class="cp">#include &lt;asm/traps.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * WARNING</span>
<span class="cm"> *</span>
<span class="cm"> * This file is compiled with certain -ffixed-reg options.  We have to</span>
<span class="cm"> * make sure not to call any functions here that could clobber these</span>
<span class="cm"> * registers.</span>
<span class="cm"> */</span>

<span class="kt">int</span> <span class="n">nr_dcplb_miss</span><span class="p">[</span><span class="n">NR_CPUS</span><span class="p">],</span> <span class="n">nr_icplb_miss</span><span class="p">[</span><span class="n">NR_CPUS</span><span class="p">];</span>
<span class="kt">int</span> <span class="n">nr_dcplb_supv_miss</span><span class="p">[</span><span class="n">NR_CPUS</span><span class="p">],</span> <span class="n">nr_icplb_supv_miss</span><span class="p">[</span><span class="n">NR_CPUS</span><span class="p">];</span>
<span class="kt">int</span> <span class="n">nr_cplb_flush</span><span class="p">[</span><span class="n">NR_CPUS</span><span class="p">],</span> <span class="n">nr_dcplb_prot</span><span class="p">[</span><span class="n">NR_CPUS</span><span class="p">];</span>

<span class="cp">#ifdef CONFIG_EXCPT_IRQ_SYSC_L1</span>
<span class="cp">#define MGR_ATTR __attribute__((l1_text))</span>
<span class="cp">#else</span>
<span class="cp">#define MGR_ATTR</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">write_dcplb_data</span><span class="p">(</span><span class="kt">int</span> <span class="n">cpu</span><span class="p">,</span> <span class="kt">int</span> <span class="n">idx</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">data</span><span class="p">,</span>
				    <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">_disable_dcplb</span><span class="p">();</span>
	<span class="n">bfin_write32</span><span class="p">(</span><span class="n">DCPLB_DATA0</span> <span class="o">+</span> <span class="n">idx</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
	<span class="n">bfin_write32</span><span class="p">(</span><span class="n">DCPLB_ADDR0</span> <span class="o">+</span> <span class="n">idx</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
	<span class="n">_enable_dcplb</span><span class="p">();</span>

<span class="cp">#ifdef CONFIG_CPLB_INFO</span>
	<span class="n">dcplb_tbl</span><span class="p">[</span><span class="n">cpu</span><span class="p">][</span><span class="n">idx</span><span class="p">].</span><span class="n">addr</span> <span class="o">=</span> <span class="n">addr</span><span class="p">;</span>
	<span class="n">dcplb_tbl</span><span class="p">[</span><span class="n">cpu</span><span class="p">][</span><span class="n">idx</span><span class="p">].</span><span class="n">data</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">write_icplb_data</span><span class="p">(</span><span class="kt">int</span> <span class="n">cpu</span><span class="p">,</span> <span class="kt">int</span> <span class="n">idx</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">data</span><span class="p">,</span>
				    <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">_disable_icplb</span><span class="p">();</span>
	<span class="n">bfin_write32</span><span class="p">(</span><span class="n">ICPLB_DATA0</span> <span class="o">+</span> <span class="n">idx</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
	<span class="n">bfin_write32</span><span class="p">(</span><span class="n">ICPLB_ADDR0</span> <span class="o">+</span> <span class="n">idx</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
	<span class="n">_enable_icplb</span><span class="p">();</span>

<span class="cp">#ifdef CONFIG_CPLB_INFO</span>
	<span class="n">icplb_tbl</span><span class="p">[</span><span class="n">cpu</span><span class="p">][</span><span class="n">idx</span><span class="p">].</span><span class="n">addr</span> <span class="o">=</span> <span class="n">addr</span><span class="p">;</span>
	<span class="n">icplb_tbl</span><span class="p">[</span><span class="n">cpu</span><span class="p">][</span><span class="n">idx</span><span class="p">].</span><span class="n">data</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="cm">/* Counters to implement round-robin replacement.  */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">icplb_rr_index</span><span class="p">[</span><span class="n">NR_CPUS</span><span class="p">]</span> <span class="n">PDT_ATTR</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">dcplb_rr_index</span><span class="p">[</span><span class="n">NR_CPUS</span><span class="p">]</span> <span class="n">PDT_ATTR</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * Find an ICPLB entry to be evicted and return its index.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">evict_one_icplb</span><span class="p">(</span><span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="n">first_switched_icplb</span> <span class="o">+</span> <span class="n">icplb_rr_index</span><span class="p">[</span><span class="n">cpu</span><span class="p">];</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&gt;=</span> <span class="n">MAX_CPLBS</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">i</span> <span class="o">-=</span> <span class="n">MAX_CPLBS</span> <span class="o">-</span> <span class="n">first_switched_icplb</span><span class="p">;</span>
		<span class="n">icplb_rr_index</span><span class="p">[</span><span class="n">cpu</span><span class="p">]</span> <span class="o">-=</span> <span class="n">MAX_CPLBS</span> <span class="o">-</span> <span class="n">first_switched_icplb</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">icplb_rr_index</span><span class="p">[</span><span class="n">cpu</span><span class="p">]</span><span class="o">++</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">i</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">evict_one_dcplb</span><span class="p">(</span><span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="n">first_switched_dcplb</span> <span class="o">+</span> <span class="n">dcplb_rr_index</span><span class="p">[</span><span class="n">cpu</span><span class="p">];</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&gt;=</span> <span class="n">MAX_CPLBS</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">i</span> <span class="o">-=</span> <span class="n">MAX_CPLBS</span> <span class="o">-</span> <span class="n">first_switched_dcplb</span><span class="p">;</span>
		<span class="n">dcplb_rr_index</span><span class="p">[</span><span class="n">cpu</span><span class="p">]</span> <span class="o">-=</span> <span class="n">MAX_CPLBS</span> <span class="o">-</span> <span class="n">first_switched_dcplb</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">dcplb_rr_index</span><span class="p">[</span><span class="n">cpu</span><span class="p">]</span><span class="o">++</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">i</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">MGR_ATTR</span> <span class="k">static</span> <span class="kt">int</span> <span class="nf">icplb_miss</span><span class="p">(</span><span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span> <span class="o">=</span> <span class="n">bfin_read_ICPLB_FAULT_ADDR</span><span class="p">();</span>
	<span class="kt">int</span> <span class="n">status</span> <span class="o">=</span> <span class="n">bfin_read_ICPLB_STATUS</span><span class="p">();</span>
	<span class="kt">int</span> <span class="n">idx</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">i_data</span><span class="p">,</span> <span class="n">base</span><span class="p">,</span> <span class="n">addr1</span><span class="p">,</span> <span class="n">eaddr</span><span class="p">;</span>

	<span class="n">nr_icplb_miss</span><span class="p">[</span><span class="n">cpu</span><span class="p">]</span><span class="o">++</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">FAULT_USERSUPV</span><span class="p">))</span>
		<span class="n">nr_icplb_supv_miss</span><span class="p">[</span><span class="n">cpu</span><span class="p">]</span><span class="o">++</span><span class="p">;</span>

	<span class="n">base</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="n">eaddr</span> <span class="o">=</span> <span class="n">icplb_bounds</span><span class="p">[</span><span class="n">idx</span><span class="p">].</span><span class="n">eaddr</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&lt;</span> <span class="n">eaddr</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">base</span> <span class="o">=</span> <span class="n">eaddr</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="o">++</span><span class="n">idx</span> <span class="o">&lt;</span> <span class="n">icplb_nr_bounds</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">idx</span> <span class="o">==</span> <span class="n">icplb_nr_bounds</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">CPLB_NO_ADDR_MATCH</span><span class="p">;</span>

	<span class="n">i_data</span> <span class="o">=</span> <span class="n">icplb_bounds</span><span class="p">[</span><span class="n">idx</span><span class="p">].</span><span class="n">data</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">i_data</span> <span class="o">==</span> <span class="mi">0</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">CPLB_NO_ADDR_MATCH</span><span class="p">;</span>

	<span class="n">addr1</span> <span class="o">=</span> <span class="n">addr</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">SIZE_4M</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">addr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">SIZE_1M</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">i_data</span> <span class="o">|=</span> <span class="n">PAGE_SIZE_1MB</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">addr1</span> <span class="o">&gt;=</span> <span class="n">base</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">addr1</span> <span class="o">+</span> <span class="n">SIZE_4M</span><span class="p">)</span> <span class="o">&lt;=</span> <span class="n">eaddr</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * This works because</span>
<span class="cm">		 * (PAGE_SIZE_4MB &amp; PAGE_SIZE_1MB) == PAGE_SIZE_1MB.</span>
<span class="cm">		 */</span>
		<span class="n">i_data</span> <span class="o">|=</span> <span class="n">PAGE_SIZE_4MB</span><span class="p">;</span>
		<span class="n">addr</span> <span class="o">=</span> <span class="n">addr1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Pick entry to evict */</span>
	<span class="n">idx</span> <span class="o">=</span> <span class="n">evict_one_icplb</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>

	<span class="n">write_icplb_data</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">idx</span><span class="p">,</span> <span class="n">i_data</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">CPLB_RELOADED</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">MGR_ATTR</span> <span class="k">static</span> <span class="kt">int</span> <span class="nf">dcplb_miss</span><span class="p">(</span><span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span> <span class="o">=</span> <span class="n">bfin_read_DCPLB_FAULT_ADDR</span><span class="p">();</span>
	<span class="kt">int</span> <span class="n">status</span> <span class="o">=</span> <span class="n">bfin_read_DCPLB_STATUS</span><span class="p">();</span>
	<span class="kt">int</span> <span class="n">idx</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">d_data</span><span class="p">,</span> <span class="n">base</span><span class="p">,</span> <span class="n">addr1</span><span class="p">,</span> <span class="n">eaddr</span><span class="p">;</span>

	<span class="n">nr_dcplb_miss</span><span class="p">[</span><span class="n">cpu</span><span class="p">]</span><span class="o">++</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">FAULT_USERSUPV</span><span class="p">))</span>
		<span class="n">nr_dcplb_supv_miss</span><span class="p">[</span><span class="n">cpu</span><span class="p">]</span><span class="o">++</span><span class="p">;</span>

	<span class="n">base</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="n">eaddr</span> <span class="o">=</span> <span class="n">dcplb_bounds</span><span class="p">[</span><span class="n">idx</span><span class="p">].</span><span class="n">eaddr</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&lt;</span> <span class="n">eaddr</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">base</span> <span class="o">=</span> <span class="n">eaddr</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="o">++</span><span class="n">idx</span> <span class="o">&lt;</span> <span class="n">dcplb_nr_bounds</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">idx</span> <span class="o">==</span> <span class="n">dcplb_nr_bounds</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">CPLB_NO_ADDR_MATCH</span><span class="p">;</span>

	<span class="n">d_data</span> <span class="o">=</span> <span class="n">dcplb_bounds</span><span class="p">[</span><span class="n">idx</span><span class="p">].</span><span class="n">data</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">d_data</span> <span class="o">==</span> <span class="mi">0</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">CPLB_NO_ADDR_MATCH</span><span class="p">;</span>

	<span class="n">addr1</span> <span class="o">=</span> <span class="n">addr</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">SIZE_4M</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">addr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">SIZE_1M</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">d_data</span> <span class="o">|=</span> <span class="n">PAGE_SIZE_1MB</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">addr1</span> <span class="o">&gt;=</span> <span class="n">base</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">addr1</span> <span class="o">+</span> <span class="n">SIZE_4M</span><span class="p">)</span> <span class="o">&lt;=</span> <span class="n">eaddr</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * This works because</span>
<span class="cm">		 * (PAGE_SIZE_4MB &amp; PAGE_SIZE_1MB) == PAGE_SIZE_1MB.</span>
<span class="cm">		 */</span>
		<span class="n">d_data</span> <span class="o">|=</span> <span class="n">PAGE_SIZE_4MB</span><span class="p">;</span>
		<span class="n">addr</span> <span class="o">=</span> <span class="n">addr1</span><span class="p">;</span>
	<span class="p">}</span>

<span class="cp">#ifdef CONFIG_BF60x</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">addr</span> <span class="o">&gt;=</span> <span class="n">ASYNC_BANK0_BASE</span><span class="p">)</span>
		<span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&lt;</span> <span class="n">ASYNC_BANK3_BASE</span> <span class="o">+</span> <span class="n">ASYNC_BANK3_SIZE</span><span class="p">))</span>
		<span class="n">d_data</span> <span class="o">|=</span> <span class="n">PAGE_SIZE_64MB</span><span class="p">;</span>
<span class="cp">#endif</span>

	<span class="cm">/* Pick entry to evict */</span>
	<span class="n">idx</span> <span class="o">=</span> <span class="n">evict_one_dcplb</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>

	<span class="n">write_dcplb_data</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">idx</span><span class="p">,</span> <span class="n">d_data</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">CPLB_RELOADED</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">MGR_ATTR</span> <span class="kt">int</span> <span class="nf">cplb_hdr</span><span class="p">(</span><span class="kt">int</span> <span class="n">seqstat</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">cause</span> <span class="o">=</span> <span class="n">seqstat</span> <span class="o">&amp;</span> <span class="mh">0x3f</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span> <span class="o">=</span> <span class="n">raw_smp_processor_id</span><span class="p">();</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">cause</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">VEC_CPLB_I_M</span>:
		<span class="k">return</span> <span class="n">icplb_miss</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
	<span class="k">case</span> <span class="n">VEC_CPLB_M</span>:
		<span class="k">return</span> <span class="n">dcplb_miss</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="n">CPLB_UNKNOWN_ERR</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
