0.7
2020.2
May  7 2023
15:24:31
D:/DigitalLogic/lab/CPU_design/CPU_design.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sim_1/new/tb_alu.v,1694853612,verilog,,D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sim_1/new/tb_alu_mux.v,,tb_alu,,,,,,,,
D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sim_1/new/tb_alu_mux.v,1694914278,verilog,,,,alu_mux_tb,,,,,,,,
D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sources_1/new/alu.v,1694853531,verilog,,D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sources_1/new/alu_mux.v,,alu,,,,,,,,
D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sources_1/new/alu_mux.v,1694879027,verilog,,D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sim_1/new/tb_alu.v,,alu_mux,,,,,,,,
