$version Generated by VerilatedVcd $end
$date Mon Mar  6 10:56:53 2023
 $end
$timescale   1ns $end

 $scope module top $end
  $var wire  1 & CLK $end
  $var wire  4 ) LED [3:0] $end
  $var wire  8 ( SSEG_AN [7:0] $end
  $var wire  8 ' SSEG_CA [7:0] $end
  $var wire  4 % SW [3:0] $end
  $scope module seven $end
   $var wire  1 & CLK $end
   $var wire  1 # Clk_Slow $end
   $var wire  4 ) LED [3:0] $end
   $var wire  8 ( SSEG_AN [7:0] $end
   $var wire  8 ' SSEG_CA [7:0] $end
   $var wire  4 % SW [3:0] $end
   $scope module S1 $end
    $var wire  1 & CLK $end
    $var wire  1 # Clk_Slow $end
    $var wire 32 $ counter_out [31:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
b00000000000000000000000000000000 $
b0000 %
0&
b00000000 '
b11111110 (
b0000 )
#1
b00000000000000000000000000000001 $
b0001 %
1&
#2
b0010 %
0&
#3
b00000000000000000000000000000010 $
b0011 %
1&
#4
b0100 %
0&
#5
b00000000000000000000000000000011 $
b0101 %
1&
#6
b0110 %
0&
#7
b00000000000000000000000000000100 $
b0111 %
1&
#8
b1000 %
0&
#9
b00000000000000000000000000000101 $
b1001 %
1&
#10
b1010 %
0&
#11
b00000000000000000000000000000110 $
b1011 %
1&
#12
b1100 %
0&
#13
b00000000000000000000000000000111 $
b1101 %
1&
#14
b1110 %
0&
#15
b00000000000000000000000000001000 $
b1111 %
1&
#16
b0000 %
0&
#17
b00000000000000000000000000001001 $
b0001 %
1&
#18
b0010 %
0&
#19
b00000000000000000000000000001010 $
b0011 %
1&
