Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: SPI_Interface.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SPI_Interface.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SPI_Interface"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : SPI_Interface
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "SPI_Interface.v" in library work
Compiling verilog include file "sender_receiver.v"
Compiling verilog include file "shift_register_8bit.v"
Compiling verilog include file "shift_register_4bit.v"
Compiling verilog include file "d_ff.v"
Module <d_ff> compiled
Module <SHIFT_REGISTER_4BIT> compiled
Module <SHIFT_REGISTER_8BIT> compiled
Module <SENDER> compiled
Compiling verilog include file "control.v"
Module <RECEIVER> compiled
Compiling verilog include file "status.v"
Module <CONTROL_COMBINATION> compiled
Module <STATUS_COMBINATION> compiled
Module <SPI_Interface> compiled
No errors in compilation
Analysis of file <"SPI_Interface.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <SPI_Interface> in library <work>.

Analyzing hierarchy for module <SHIFT_REGISTER_8BIT> in library <work>.

Analyzing hierarchy for module <SENDER> in library <work>.

Analyzing hierarchy for module <RECEIVER> in library <work>.

Analyzing hierarchy for module <STATUS_COMBINATION> in library <work>.

Analyzing hierarchy for module <CONTROL_COMBINATION> in library <work>.

Analyzing hierarchy for module <SHIFT_REGISTER_4BIT> in library <work>.

Analyzing hierarchy for module <SHIFT_REGISTER_8BIT> in library <work>.

Analyzing hierarchy for module <d_ff> in library <work>.

Analyzing hierarchy for module <SHIFT_REGISTER_4BIT> in library <work>.

Analyzing hierarchy for module <SHIFT_REGISTER_4BIT> in library <work>.

Analyzing hierarchy for module <d_ff> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <SPI_Interface>.
WARNING:Xst:852 - "SPI_Interface.v" line 58: Unconnected input port 'S_DATA_IN' of instance 'SENDER_BUFFER' is tied to GND.
WARNING:Xst:852 - "SPI_Interface.v" line 67: Unconnected input port 'S_DATA_IN' of instance 'RECEIVER_BUFFER' is tied to GND.
WARNING:Xst:852 - "SPI_Interface.v" line 109: Unconnected input port 'STATUS' of instance 'control' is tied to GND.
WARNING:Xst:852 - "SPI_Interface.v" line 109: Unconnected input port 'MS_MODE' of instance 'control' is tied to GND.
Module <SPI_Interface> is correct for synthesis.
 
Analyzing module <SHIFT_REGISTER_8BIT> in library <work>.
Module <SHIFT_REGISTER_8BIT> is correct for synthesis.
 
Analyzing module <SHIFT_REGISTER_4BIT> in library <work>.
Module <SHIFT_REGISTER_4BIT> is correct for synthesis.
 
Analyzing module <d_ff> in library <work>.
WARNING:Xst:916 - "d_ff.v" line 12: Delay is ignored for synthesis.
WARNING:Xst:916 - "d_ff.v" line 14: Delay is ignored for synthesis.
WARNING:Xst:916 - "d_ff.v" line 15: Delay is ignored for synthesis.
WARNING:Xst:905 - "d_ff.v" line 8: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <DATA>
Module <d_ff> is correct for synthesis.
 
Analyzing module <SENDER> in library <work>.
WARNING:Xst:905 - "sender_receiver.v" line 33: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <TE>, <HIGH>, <EMPTY_STATE>, <LOW>
WARNING:Xst:916 - "sender_receiver.v" line 40: Delay is ignored for synthesis.
WARNING:Xst:905 - "sender_receiver.v" line 40: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <TE>
Module <SENDER> is correct for synthesis.
 
Analyzing module <RECEIVER> in library <work>.
WARNING:Xst:905 - "sender_receiver.v" line 82: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <HIGH>, <RE>, <FULL_STATE>
WARNING:Xst:916 - "sender_receiver.v" line 89: Delay is ignored for synthesis.
WARNING:Xst:905 - "sender_receiver.v" line 89: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <RE>, <FULL_STATE>, <READ>
Module <RECEIVER> is correct for synthesis.
 
Analyzing module <STATUS_COMBINATION> in library <work>.
WARNING:Xst:905 - "status.v" line 49: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <HIGH>, <LOW>
WARNING:Xst:905 - "status.v" line 57: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <RECEIVER_REG_EMPTY>
Module <STATUS_COMBINATION> is correct for synthesis.
 
Analyzing module <CONTROL_COMBINATION> in library <work>.
WARNING:Xst:2320 - "control.v" line 39: Value for signal TE in initial block is not constant. The initialization will be ignored.
WARNING:Xst:2320 - "control.v" line 40: Value for signal RE in initial block is not constant. The initialization will be ignored.
WARNING:Xst:916 - "control.v" line 54: Delay is ignored for synthesis.
WARNING:Xst:916 - "control.v" line 55: Delay is ignored for synthesis.
WARNING:Xst:916 - "control.v" line 60: Delay is ignored for synthesis.
WARNING:Xst:905 - "control.v" line 45: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <HIGH>, <LOW>
WARNING:Xst:905 - "control.v" line 66: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <CONTROL>, <LOW>, <HIGH>
WARNING:Xst:916 - "control.v" line 88: Delay is ignored for synthesis.
WARNING:Xst:916 - "control.v" line 89: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
WARNING:Xst:905 - "control.v" line 76: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <HIGH>, <LOW>
WARNING:Xst:905 - "control.v" line 100: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <CONTROL>, <HIGH>, <LOW>
Module <CONTROL_COMBINATION> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <STATUS_COMBINATION>.
    Related source file is "status.v".
WARNING:Xst:647 - Input <CLR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SENDER_REG_FULL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <STATUS<3:2>>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <STATUS_COMBINATION> synthesized.


Synthesizing Unit <CONTROL_COMBINATION>.
    Related source file is "control.v".
WARNING:Xst:647 - Input <CONTROL<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CONTROL<4:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <STATUS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <RECEIVER_BUFFER_SH_LD> is never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <SENDER_CLR_FROM_BUFFER> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:737 - Found 1-bit latch for signal <SENDER_BUFFER_FULL_STATE>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SENDER_WRITE>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RECEIVER_BUFFER_FULL_STATE>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RECEIVER_READ>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <S_CLK>.
    Summary:
	inferred   1 Tristate(s).
Unit <CONTROL_COMBINATION> synthesized.


Synthesizing Unit <d_ff>.
    Related source file is "d_ff.v".
WARNING:Xst:737 - Found 1-bit latch for signal <Q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <d_ff> synthesized.


Synthesizing Unit <SHIFT_REGISTER_4BIT>.
    Related source file is "shift_register_4bit.v".
Unit <SHIFT_REGISTER_4BIT> synthesized.


Synthesizing Unit <SHIFT_REGISTER_8BIT>.
    Related source file is "shift_register_8bit.v".
Unit <SHIFT_REGISTER_8BIT> synthesized.


Synthesizing Unit <SENDER>.
    Related source file is "sender_receiver.v".
WARNING:Xst:646 - Signal <P_DATA_OUT<7:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1608 - Relative priorities of control signals on register <COUNT_SENT> differ from those commonly found in the selected device family. This will result in additional logic around the register.
WARNING:Xst:737 - Found 4-bit latch for signal <COUNT_SENT>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 4-bit adder for signal <COUNT_SENT$add0000> created at line 38.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <SENDER> synthesized.


Synthesizing Unit <RECEIVER>.
    Related source file is "sender_receiver.v".
WARNING:Xst:737 - Found 4-bit latch for signal <COUNT_RECEIVED>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit tristate buffer for signal <DATA>.
    Found 8-bit tristate buffer for signal <$const0000>.
    Found 4-bit adder for signal <COUNT_RECEIVED$add0000> created at line 86.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 Tristate(s).
Unit <RECEIVER> synthesized.


Synthesizing Unit <SPI_Interface>.
    Related source file is "SPI_Interface.v".
WARNING:Xst:2565 - Inout <CS> is never assigned.
WARNING:Xst:646 - Signal <S_LCK> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SENDER_BUFFER_FULL_STATE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SENDER_BUFFER_DATA_O> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RECEIVER_BUFFER_FULL_STATE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <RECEIVER_BUFFER_DATA_I> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:646 - Signal <P_DATA_OUT> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <P_DATA_IN> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <SPI_Interface> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 2
# Registers                                            : 2
 1-bit register                                        : 2
# Latches                                              : 38
 1-bit latch                                           : 36
 4-bit latch                                           : 2
# Tristates                                            : 9
 1-bit tristate buffer                                 : 8
 8-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <SENDER_BUFFER> is unconnected in block <SPI_Interface>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <receiver_shift_register> is unconnected in block <receiver>.
   It will be removed from the design.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <Q>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <Q>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <Q>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <Q>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <Q>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <Q>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <Q>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <Q>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <Q>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <Q>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <Q>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <Q>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <Q>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <Q>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <Q>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <Q>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1290 - Hierarchical block <sender_shift_register> is unconnected in block <sender>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 2
# Registers                                            : 2
 Flip-Flops                                            : 2
# Latches                                              : 38
 1-bit latch                                           : 36
 4-bit latch                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

ERROR:Xst:528 - Multi-source in Unit <STATUS_COMBINATION> on signal <SENDER_REG_EMPTY>; this signal is connected to multiple drivers.
Drivers are: 
   Signal <sender/EMPTY_STATE_cmp_eq0000> is assigned to logic
   Signal <status/SENDER_REG_EMPTY> in Unit <STATUS_COMBINATION> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <STATUS_COMBINATION> on signal <STATUS<6>>; this signal is connected to multiple drivers.
Drivers are: 
   Signal <status/STATUS_6_not0000> is assigned to logic
   Signal <status/STATUS<6>> in Unit <STATUS_COMBINATION> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <STATUS_COMBINATION> on signal <STATUS<5>>; this signal is connected to multiple drivers.
Drivers are: 
   Signal <status/STATUS_5_mux0000> is assigned to logic
   Signal <status/STATUS<5>> in Unit <STATUS_COMBINATION> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <STATUS_COMBINATION> on signal <STATUS<3>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDR instance <status/STATUS_3>
   Signal <status/STATUS<3>> in Unit <STATUS_COMBINATION> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <STATUS_COMBINATION> on signal <STATUS<2>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDR instance <status/STATUS_2>
   Signal <status/STATUS<2>> in Unit <STATUS_COMBINATION> is assigned to GND


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.26 secs
 
--> 


Total memory usage is 516992 kilobytes

Number of errors   :    5 (   0 filtered)
Number of warnings :   72 (   0 filtered)
Number of infos    :    2 (   0 filtered)

