// Design a SystemVerilog module for a Half Adder.
// Create a module with the same functionality as Half Adder. It has 2 inputs and 2 outputs.
module top_module (
        input X,
        input Y,
        output S,
        output C
);
