// Seed: 593618174
module module_0 (
    input wire id_0,
    output supply0 id_1,
    output supply0 id_2,
    input wor id_3,
    output supply0 id_4,
    input wand id_5,
    input tri id_6,
    output supply1 id_7,
    input tri id_8,
    input tri1 id_9,
    input wor id_10,
    output wand id_11,
    output supply0 id_12,
    output uwire id_13,
    input wire id_14,
    input tri0 id_15,
    input wor id_16,
    output wire id_17,
    input wire id_18
);
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd42
) (
    output uwire id_0,
    output tri0  id_1,
    input  tri1  id_2,
    input  tri   id_3,
    input  uwire id_4,
    input  uwire _id_5
);
  assign id_0 = id_5;
  wire id_7, id_8;
  wire id_9;
  logic [1 'b0 : id_5] id_10;
  logic id_11;
  ;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_1,
      id_3,
      id_1,
      id_4,
      id_2,
      id_1,
      id_4,
      id_4,
      id_2,
      id_0,
      id_0,
      id_1,
      id_3,
      id_2,
      id_4,
      id_0,
      id_2
  );
endmodule
