{"Source Block": ["oh/elink/hdl/etx_io.v@81:95@HdlStmProcess", "   \n   //#############################\n   //# Synchronize to lclk_io\n   //#############################  \n   \n   always @ (posedge tx_lclk_io)\n     if(tx_sample)\n       begin\n\t  tx_packet_reg[PW-1:0] <= tx_packet[PW-1:0];\n       end\n\n   reg \t\t  tx_burst_reg;   \n   always @ (posedge tx_lclk_io)\n     if(!nreset)\n       tx_burst_reg <= 1'b0;  \n"], "Clone Blocks": [["oh/elink/hdl/etx_io.v@87:97", "     if(tx_sample)\n       begin\n\t  tx_packet_reg[PW-1:0] <= tx_packet[PW-1:0];\n       end\n\n   reg \t\t  tx_burst_reg;   \n   always @ (posedge tx_lclk_io)\n     if(!nreset)\n       tx_burst_reg <= 1'b0;  \n     else if(tx_state[2:0]==`CYCLE4)\n\ttx_burst_reg <= tx_burst;   \n"]], "Diff Content": {"Delete": [[87, "     if(tx_sample)\n"], [89, "\t  tx_packet_reg[PW-1:0] <= tx_packet[PW-1:0];\n"]], "Add": [[87, "     if(firstedge)\n"], [89, "\t  tx_access_reg    <= tx_access & ~tx_wait;\n"], [89, "\t  tx_burst_reg     <= tx_burst  & ~tx_wait;   \n"]]}}