<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>H:\GOWIN\Project\loongxin3\src\ADC.v<br>
H:\GOWIN\Project\loongxin3\src\CAU.v<br>
H:\GOWIN\Project\loongxin3\src\adc_top.v<br>
H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v<br>
H:\GOWIN\Project\loongxin3\src\box_ave.v<br>
H:\GOWIN\Project\loongxin3\src\confreg.v<br>
H:\GOWIN\Project\loongxin3\src\fft\fft.v<br>
H:\GOWIN\Project\loongxin3\src\fifo_topx\fifo_topx.v<br>
H:\GOWIN\Project\loongxin3\src\gowin_pll\gowin_pll.v<br>
H:\GOWIN\Project\loongxin3\src\gowin_sp\gowin_sp.v<br>
H:\GOWIN\Project\loongxin3\src\gpio.v<br>
H:\GOWIN\Project\loongxin3\src\hpet.v<br>
H:\GOWIN\Project\loongxin3\src\hw\amba\apb_mux9.v<br>
H:\GOWIN\Project\loongxin3\src\hw\amba\axi2apb.v<br>
H:\GOWIN\Project\loongxin3\src\hw\amba\axi_mux.v<br>
H:\GOWIN\Project\loongxin3\src\hw\config.v<br>
H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v<br>
H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_top.v<br>
H:\GOWIN\Project\loongxin3\src\hw\godson_rcg_module.v<br>
H:\GOWIN\Project\loongxin3\src\hw\io_tools.v<br>
H:\GOWIN\Project\loongxin3\src\hw\ip_repo\blk_mem_gen_0\blk_mem_gen_0.v<br>
H:\GOWIN\Project\loongxin3\src\hw\ip_repo\blk_mem_gen_1\blk_mem_gen_1.v<br>
H:\GOWIN\Project\loongxin3\src\hw\la132_top_pack\la132_top_gowin.vp<br>
H:\GOWIN\Project\loongxin3\src\io_generic_fifo.v<br>
H:\GOWIN\Project\loongxin3\src\oled_top.v<br>
H:\GOWIN\Project\loongxin3\src\pwm.v<br>
H:\GOWIN\Project\loongxin3\src\simple_spi_top.v<br>
H:\GOWIN\Project\loongxin3\src\spi_fifo4.v<br>
H:\GOWIN\Project\loongxin3\src\spi_top.v<br>
H:\GOWIN\Project\loongxin3\src\uart_interrupt.v<br>
H:\GOWIN\Project\loongxin3\src\uart_rx.v<br>
H:\GOWIN\Project\loongxin3\src\uart_top.v<br>
H:\GOWIN\Project\loongxin3\src\uart_tx.v<br>
H:\GOWIN\Project\loongxin3\src\gowin_pll\sys_pll.v<br>
H:\GOWIN\Project\loongxin3\src\gowin_pll\cmos_pll.v<br>
H:\GOWIN\Project\loongxin3\src\gowin_pll\mem_pll.v<br>
H:\GOWIN\Project\loongxin3\src\dvi_tx\dvi_tx.v<br>
H:\GOWIN\Project\loongxin3\src\video_frame_buffer\video_frame_buffer.v<br>
H:\GOWIN\Project\loongxin3\src\video_fifo\video_fifo.v<br>
H:\GOWIN\Project\loongxin3\src\clk_unit.v<br>
H:\GOWIN\Project\loongxin3\src\cmos_8_16bit.v<br>
H:\GOWIN\Project\loongxin3\src\lut_ov5640_rgb565_480_272.v<br>
H:\GOWIN\Project\loongxin3\src\syn_gen.v<br>
H:\GOWIN\Project\loongxin3\src\sync_vg.v<br>
H:\GOWIN\Project\loongxin3\src\testpattern.v<br>
H:\GOWIN\Project\loongxin3\src\top.v<br>
H:\GOWIN\Project\loongxin3\src\vga.v<br>
H:\GOWIN\Project\loongxin3\src\VGA_unit.v<br>
H:\GOWIN\Project\loongxin3\src\ddr3_memory_interface\DDR3MI.v<br>
H:\GOWIN\Project\loongxin3\src\timescale.v<br>
H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl.v<br>
H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl.v<br>
H:\GOWIN\Project\loongxin3\src\i2c_slave_bit_ctrl.v<br>
H:\GOWIN\Project\loongxin3\src\i2c_slave_byte_ctrl.v<br>
H:\GOWIN\Project\loongxin3\src\i2c_top.v<br>
H:\GOWIN\Project\loongxin3\src\iic_dri.v<br>
H:\GOWIN\Project\loongxin3\src\i2c_config_cmos.v<br>
H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v<br>
H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v<br>
H:\GOWIN\Project\loongxin3\src\i2c_master_defines_cmos.v<br>
H:\GOWIN\Project\loongxin3\src\i2c_master_top_cmos.v<br>
H:\GOWIN\Project\loongxin3\src\timescale_cmos.v<br>
H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v<br>
H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v<br>
H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v<br>
H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v<br>
H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v<br>
H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\gw_jtag.v<br>
H:\GOWIN\Project\loongxin3\impl\gwsynthesis\RTL_GAO\gw_gao_top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Jul 25 22:08:53 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>godson_mcu_top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 3s, Elapsed time = 0h 0m 5s, Peak memory usage = 1524.059MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.953s, Elapsed time = 0h 0m 1s, Peak memory usage = 1524.059MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 3s, Peak memory usage = 1524.059MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 2s, Peak memory usage = 1524.059MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.625s, Elapsed time = 0h 0m 0.963s, Peak memory usage = 1524.059MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.006s, Peak memory usage = 1524.059MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.149s, Peak memory usage = 1524.059MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.049s, Peak memory usage = 1524.059MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 2s, Peak memory usage = 1524.059MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.593s, Elapsed time = 0h 0m 0.827s, Peak memory usage = 1524.059MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.406s, Elapsed time = 0h 0m 0.563s, Peak memory usage = 1524.059MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 13s, Elapsed time = 0h 0m 19s, Peak memory usage = 1524.059MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.562s, Elapsed time = 0h 0m 0.929s, Peak memory usage = 1524.059MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 2s, Peak memory usage = 1524.059MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 24s, Elapsed time = 0h 0m 37s, Peak memory usage = 1524.059MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>114</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>107</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>38</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>36</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_IOBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>8973</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>200</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>3731</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>183</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>4755</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDLCE</td>
<td>104</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>17952</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>1829</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>5539</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>10552</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT5</td>
<td>32</td>
</tr>
<tr>
<td class="label"><b>MUX </b></td>
<td>1025</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMUX2</td>
<td>1024</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMUX16</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>1152</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>1152</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>77</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>77</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>80</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIDES8_MEM</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER8</td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER8_MEM</td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIODELAY</td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>91</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>68</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>15</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPX9B</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLL</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDQS</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDDRDLL</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>Black Box </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspGW_JTAG</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>20245(19093 LUT, 1152 ALU) / 138240</td>
<td>15%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>8973 / 139140</td>
<td>7%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>104 / 139140</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>8869 / 139140</td>
<td>7%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>91 / 340</td>
<td>27%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>CLK50M</td>
<td>Base</td>
<td>19.982</td>
<td>50.0</td>
<td>0.000</td>
<td>9.991</td>
<td> </td>
<td> </td>
<td>CLK50M_ibuf/I </td>
</tr>
<tr>
<td>LJTAG_TCK</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>LJTAG_TCK_ibuf/I </td>
</tr>
<tr>
<td>cmos_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>cmos_pclk_ibuf/I </td>
</tr>
<tr>
<td>top_inst/cmos_8_16bit_m0/cmos_16bit_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>top_inst/cmos_8_16bit_m0/de_o_s0/Q </td>
</tr>
<tr>
<td>A_cpu/uart1/n60_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>A_cpu/uart1/n60_s2/F </td>
</tr>
<tr>
<td>A_cpu/gpio1/n4_3</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>A_cpu/gpio1/n4_s0/F </td>
</tr>
<tr>
<td>A_cpu/pwm1/n101_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>A_cpu/pwm1/n101_s2/F </td>
</tr>
<tr>
<td>A_cpu/hept1/re</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>A_cpu/hept1/re_s4/F </td>
</tr>
<tr>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>31.221</td>
<td>32.0</td>
<td>0.000</td>
<td>15.611</td>
<td>CLK50M_ibuf/I</td>
<td>CLK50M</td>
<td>pll/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>pll/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>7.493</td>
<td>133.5</td>
<td>0.000</td>
<td>3.747</td>
<td>CLK50M_ibuf/I</td>
<td>CLK50M</td>
<td>pll/PLL_inst/CLKOUT1 </td>
</tr>
<tr>
<td>top_inst/cmos_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>41.628</td>
<td>24.0</td>
<td>0.000</td>
<td>20.814</td>
<td>CLK50M_ibuf/I</td>
<td>CLK50M</td>
<td>top_inst/cmos_pll_m0/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>Generated</td>
<td>5.204</td>
<td>192.2</td>
<td>0.000</td>
<td>2.602</td>
<td>top_inst/cmos_pll_m0/PLL_inst/CLKOUT0</td>
<td>top_inst/cmos_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2 </td>
</tr>
<tr>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>6.734</td>
<td>148.5</td>
<td>0.000</td>
<td>3.367</td>
<td>top_inst/cmos_pll_m0/PLL_inst/CLKOUT0</td>
<td>top_inst/cmos_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>20.814</td>
<td>48.0</td>
<td>0.000</td>
<td>10.407</td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2</td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
<tr>
<td>top_inst/your_instance_name/rgb2dvi_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>1.347</td>
<td>742.5</td>
<td>0.000</td>
<td>0.673</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/PLL_inst/CLKOUT0 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>CLK50M</td>
<td>50.046(MHz)</td>
<td>115.808(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>LJTAG_TCK</td>
<td>100.000(MHz)</td>
<td>65.466(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>cmos_pclk</td>
<td>100.000(MHz)</td>
<td>479.329(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>top_inst/cmos_8_16bit_m0/cmos_16bit_clk</td>
<td>100.000(MHz)</td>
<td>176.289(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>32.029(MHz)</td>
<td>40.145(MHz)</td>
<td>28</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>192.176(MHz)</td>
<td>1115.449(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>148.500(MHz)</td>
<td>98.559(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>48.044(MHz)</td>
<td>161.225(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.READ_CALIBRATION_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.202</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.803</td>
<td>0.600</td>
<td>tCL</td>
<td>RR</td>
<td>209</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.215</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
<tr>
<td>21.598</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
</tr>
<tr>
<td>22.010</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s8/I3</td>
</tr>
<tr>
<td>22.299</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s8/F</td>
</tr>
<tr>
<td>22.711</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s7/I1</td>
</tr>
<tr>
<td>23.279</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s7/F</td>
</tr>
<tr>
<td>23.691</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s23/I2</td>
</tr>
<tr>
<td>24.199</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s23/F</td>
</tr>
<tr>
<td>24.611</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s20/I3</td>
</tr>
<tr>
<td>24.900</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s20/F</td>
</tr>
<tr>
<td>25.313</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.READ_CALIBRATION_s19/I0</td>
</tr>
<tr>
<td>25.891</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.READ_CALIBRATION_s19/F</td>
</tr>
<tr>
<td>26.304</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.READ_CALIBRATION_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.814</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.195</td>
<td>0.381</td>
<td>tCL</td>
<td>RR</td>
<td>3869</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>21.607</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.READ_CALIBRATION_s0/CLK</td>
</tr>
<tr>
<td>21.572</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.READ_CALIBRATION_s0</td>
</tr>
<tr>
<td>21.509</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.READ_CALIBRATION_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.220</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.612</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.231, 43.847%; route: 2.475, 48.636%; tC2Q: 0.382, 7.517%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_MODE_CLOSE1_WAIT_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.202</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.803</td>
<td>0.600</td>
<td>tCL</td>
<td>RR</td>
<td>209</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.215</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
<tr>
<td>21.598</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
</tr>
<tr>
<td>22.010</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s8/I3</td>
</tr>
<tr>
<td>22.299</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s8/F</td>
</tr>
<tr>
<td>22.711</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s7/I1</td>
</tr>
<tr>
<td>23.279</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s7/F</td>
</tr>
<tr>
<td>23.691</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s23/I2</td>
</tr>
<tr>
<td>24.199</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s23/F</td>
</tr>
<tr>
<td>24.611</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s20/I3</td>
</tr>
<tr>
<td>24.900</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s20/F</td>
</tr>
<tr>
<td>25.313</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_MODE_CLOSE1_WAIT_s19/I0</td>
</tr>
<tr>
<td>25.891</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_MODE_CLOSE1_WAIT_s19/F</td>
</tr>
<tr>
<td>26.304</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_MODE_CLOSE1_WAIT_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.814</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.195</td>
<td>0.381</td>
<td>tCL</td>
<td>RR</td>
<td>3869</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>21.607</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_MODE_CLOSE1_WAIT_s0/CLK</td>
</tr>
<tr>
<td>21.572</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_MODE_CLOSE1_WAIT_s0</td>
</tr>
<tr>
<td>21.509</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_MODE_CLOSE1_WAIT_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.220</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.612</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.231, 43.847%; route: 2.475, 48.636%; tC2Q: 0.382, 7.517%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_LOAD_MR1_WAIT_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.202</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.803</td>
<td>0.600</td>
<td>tCL</td>
<td>RR</td>
<td>209</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.215</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
<tr>
<td>21.598</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
</tr>
<tr>
<td>22.010</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s8/I3</td>
</tr>
<tr>
<td>22.299</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s8/F</td>
</tr>
<tr>
<td>22.711</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s7/I1</td>
</tr>
<tr>
<td>23.279</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s7/F</td>
</tr>
<tr>
<td>23.691</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s23/I2</td>
</tr>
<tr>
<td>24.199</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s23/F</td>
</tr>
<tr>
<td>24.611</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s20/I3</td>
</tr>
<tr>
<td>24.900</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s20/F</td>
</tr>
<tr>
<td>25.313</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_LOAD_MR1_WAIT_s19/I0</td>
</tr>
<tr>
<td>25.891</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_LOAD_MR1_WAIT_s19/F</td>
</tr>
<tr>
<td>26.304</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_LOAD_MR1_WAIT_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.814</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.195</td>
<td>0.381</td>
<td>tCL</td>
<td>RR</td>
<td>3869</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>21.607</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_LOAD_MR1_WAIT_s0/CLK</td>
</tr>
<tr>
<td>21.572</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_LOAD_MR1_WAIT_s0</td>
</tr>
<tr>
<td>21.509</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_LOAD_MR1_WAIT_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.220</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.612</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.231, 43.847%; route: 2.475, 48.636%; tC2Q: 0.382, 7.517%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_LOAD_MR2_WAIT_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.202</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.803</td>
<td>0.600</td>
<td>tCL</td>
<td>RR</td>
<td>209</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.215</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
<tr>
<td>21.598</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
</tr>
<tr>
<td>22.010</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s8/I3</td>
</tr>
<tr>
<td>22.299</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s8/F</td>
</tr>
<tr>
<td>22.711</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s7/I1</td>
</tr>
<tr>
<td>23.279</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s7/F</td>
</tr>
<tr>
<td>23.691</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s23/I2</td>
</tr>
<tr>
<td>24.199</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s23/F</td>
</tr>
<tr>
<td>24.611</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s20/I3</td>
</tr>
<tr>
<td>24.900</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s20/F</td>
</tr>
<tr>
<td>25.313</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_LOAD_MR2_WAIT_s19/I0</td>
</tr>
<tr>
<td>25.891</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_LOAD_MR2_WAIT_s19/F</td>
</tr>
<tr>
<td>26.304</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_LOAD_MR2_WAIT_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.814</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.195</td>
<td>0.381</td>
<td>tCL</td>
<td>RR</td>
<td>3869</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>21.607</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_LOAD_MR2_WAIT_s0/CLK</td>
</tr>
<tr>
<td>21.572</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_LOAD_MR2_WAIT_s0</td>
</tr>
<tr>
<td>21.509</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_LOAD_MR2_WAIT_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.220</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.612</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.231, 43.847%; route: 2.475, 48.636%; tC2Q: 0.382, 7.517%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.ZQCL_WAIT_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.202</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.803</td>
<td>0.600</td>
<td>tCL</td>
<td>RR</td>
<td>209</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.215</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
<tr>
<td>21.598</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
</tr>
<tr>
<td>22.010</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s8/I3</td>
</tr>
<tr>
<td>22.299</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s8/F</td>
</tr>
<tr>
<td>22.711</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s7/I1</td>
</tr>
<tr>
<td>23.279</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s7/F</td>
</tr>
<tr>
<td>23.691</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s23/I2</td>
</tr>
<tr>
<td>24.199</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s23/F</td>
</tr>
<tr>
<td>24.611</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s20/I3</td>
</tr>
<tr>
<td>24.900</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s20/F</td>
</tr>
<tr>
<td>25.313</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.ZQCL_WAIT_s19/I0</td>
</tr>
<tr>
<td>25.891</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.ZQCL_WAIT_s19/F</td>
</tr>
<tr>
<td>26.304</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.ZQCL_WAIT_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.814</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.195</td>
<td>0.381</td>
<td>tCL</td>
<td>RR</td>
<td>3869</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>21.607</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.ZQCL_WAIT_s0/CLK</td>
</tr>
<tr>
<td>21.572</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.ZQCL_WAIT_s0</td>
</tr>
<tr>
<td>21.509</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.ZQCL_WAIT_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.220</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.612</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.231, 43.847%; route: 2.475, 48.636%; tC2Q: 0.382, 7.517%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
