Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Mon Nov 18 00:41:02 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt pong_impl_1.twr pong_impl_1.udb -gui

-----------------------------------------
Design:          main
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock vga_driver/vga_clock/lscc_pll_inst/clk
        2.2  Clock vga_driver/pll_clock
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_clock -name {vga_driver/vga_clock/lscc_pll_inst/clk} -period 83.3333333333333 [get_nets clk]
            4.1.2  Setup Path Details For Constraint: create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_clock -name {vga_driver/vga_clock/lscc_pll_inst/clk} -period 83.3333333333333 [get_nets clk]
            4.2.2  Hold Path Details For Constraint: create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {vga_driver/vga_clock/lscc_pll_inst/clk} -period 83.3333333333333 [get_nets clk]
create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "vga_driver/vga_clock/lscc_pll_inst/clk"
=======================
create_clock -name {vga_driver/vga_clock/lscc_pll_inst/clk} -period 83.3333333333333 [get_nets clk]

Single Clock Domain
-----------------------------------------------------------------------------------------------------------
Clock vga_driver/vga_clock/lscc_pll_inst/clk|                    |       Period       |     Frequency      
-----------------------------------------------------------------------------------------------------------
 From vga_driver/vga_clock/lscc_pll_inst/clk|             Target |          83.333 ns |         12.000 MHz 
                                            | Actual (all paths) |          20.830 ns |         48.008 MHz 
-----------------------------------------------------------------------------------------------------------

Clock Domain Crossing
----------------------------------------------------------------------------------------------------------
Clock vga_driver/vga_clock/lscc_pll_inst/clk|   Worst Time Between Edges   |           Comment            
----------------------------------------------------------------------------------------------------------
 From vga_driver/pll_clock                  |                         ---- |                      No path 
----------------------------------------------------------------------------------------------------------

2.2 Clock "vga_driver/pll_clock"
=======================
create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
       Clock vga_driver/pll_clock       |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From vga_driver/pll_clock              |             Target |          39.800 ns |         25.126 MHz 
                                        | Actual (all paths) |          25.798 ns |         38.763 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
       Clock vga_driver/pll_clock       |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From vga_driver/vga_clock/lscc_pll_inst/clk                                                              
                                        |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 13.5218%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {vga_driver/vga_cloc                                                                                                    
k/lscc_pll_inst/clk} -period 83.3333333                                                                                                    
333333 [get_nets clk]                   |   83.333 ns |   68.484 ns |    6   |   20.830 ns |  48.008 MHz |       23       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {vga_drive                                                                                                    
r/pll_clock} -source [get_pins {vga_dri                                                                                                    
ver/vga_clock/lscc_pll_inst/u_PLL_B/REF                                                                                                    
ERENCECLK}] -multiply_by 67 -divide_by                                                                                                     
32 [get_pins {vga_driver/vga_clock/lscc                                                                                                    
_pll_inst/u_PLL_B/OUTGLOBAL }]          |   39.800 ns |   14.002 ns |   17   |   25.798 ns |  38.763 MHz |       28       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_driver/vga_vsync/D                   |   14.003 ns 
vga_driver/v_count__i9/D                 |   14.863 ns 
vga_driver/v_count__i8/D                 |   15.128 ns 
vga_driver/v_count__i2/D                 |   15.340 ns 
vga_driver/v_count__i4/D                 |   15.340 ns 
vga_driver/v_count__i3/D                 |   15.406 ns 
vga_driver/v_count__i6/D                 |   15.459 ns 
vga_driver/v_count__i0/D                 |   15.459 ns 
vga_driver/v_count__i1/D                 |   15.724 ns 
vga_driver/v_count__i5/D                 |   15.724 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {vga_driver/vga_cloc                                                                                                    
k/lscc_pll_inst/clk} -period 83.3333333                                                                                                    
333333 [get_nets clk]                   |    0.000 ns |    3.417 ns |    2   |        ---- |        ---- |       23       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {vga_drive                                                                                                    
r/pll_clock} -source [get_pins {vga_dri                                                                                                    
ver/vga_clock/lscc_pll_inst/u_PLL_B/REF                                                                                                    
ERENCECLK}] -multiply_by 67 -divide_by                                                                                                     
32 [get_pins {vga_driver/vga_clock/lscc                                                                                                    
_pll_inst/u_PLL_B/OUTGLOBAL }]          |    0.000 ns |    3.112 ns |    2   |        ---- |        ---- |       28       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_driver/vga_vsync/D                   |    3.112 ns 
vga_driver/h_count_308__i1/D             |    3.417 ns 
vga_driver/h_count_308__i2/D             |    3.417 ns 
vga_driver/h_count_308__i3/D             |    3.417 ns 
vga_driver/h_count_308__i4/D             |    3.417 ns 
vga_driver/h_count_308__i5/D             |    3.417 ns 
vga_driver/h_count_308__i6/D             |    3.417 ns 
vga_driver/h_count_308__i7/D             |    3.417 ns 
vga_driver/h_count_308__i8/D             |    3.417 ns 
vga_driver/h_count_308__i9/D             |    3.417 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 9 Start or End Points      |           Type           
-------------------------------------------------------------------
player_one_up                           |                     input
player_one_down                         |                     input
player_two_up                           |                     input
player_two_down                         |                     input
g                                       |                    output
b                                       |                    output
r                                       |                    output
hsync                                   |                    output
vsync                                   |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         9
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
posy_i9                                 |                  No Clock
posy_i3                                 |                  No Clock
posy_i4                                 |                  No Clock
timer_310__i1                           |                  No Clock
timer_310__i2                           |                  No Clock
posy_i1                                 |                  No Clock
posy_i2                                 |                  No Clock
timer_310__i5                           |                  No Clock
timer_310__i6                           |                  No Clock
timer_310__i3                           |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                       462
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_clock -name {vga_driver/vga_clock/lscc_pll_inst/clk} -period 83.3333333333333 [get_nets clk]
----------------------------------------------------------------------
23 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HFOSC
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 83.3333 ns
Period margin    : 62.5033 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i13/Q
Path End         : tick_c/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 6
Delay Ratio      : 74.6% (route), 25.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 68.484 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
- Setup Time                                                                      0.199
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  88.644

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   5.510
+ Data Path Delay                                                          14.650
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             20.160

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
timer_clock_307__i13/CK->timer_clock_307__i13/Q
                                          SLICE_R13C10D   CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[13]                                           NET DELAY        2.146         9.047  1       
i1_2_lut_adj_86/A->i1_2_lut_adj_86/Z      SLICE_R14C10A   A0_TO_F0_DELAY   0.450         9.497  1       
n6_adj_810                                                NET DELAY        3.152        12.649  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R13C8A    A1_TO_F1_DELAY   0.477        13.126  1       
n7379                                                     NET DELAY        0.305        13.431  1       
i5_4_lut/D->i5_4_lut/Z                    SLICE_R13C8B    C0_TO_F0_DELAY   0.477        13.908  1       
n12                                                       NET DELAY        0.305        14.213  1       
i6_4_lut/B->i6_4_lut/Z                    SLICE_R13C8B    C1_TO_F1_DELAY   0.450        14.663  9       
n2284                                                     NET DELAY        5.020        19.683  1       
i1_2_lut/B->i1_2_lut/Z                    SLICE_R13C2D    D0_TO_F0_DELAY   0.477        20.160  1       
n2159                                                     NET DELAY        0.000        20.160  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i13/Q
Path End         : timer_clock_307__i0/SR
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 5
Delay Ratio      : 76.1% (route), 23.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.200 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
- Setup Time                                                                      0.530
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  88.313

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   5.510
+ Data Path Delay                                                          13.603
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             19.113

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
timer_clock_307__i13/CK->timer_clock_307__i13/Q
                                          SLICE_R13C10D   CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[13]                                           NET DELAY        2.146         9.047  1       
i1_2_lut_adj_86/A->i1_2_lut_adj_86/Z      SLICE_R14C10A   A0_TO_F0_DELAY   0.450         9.497  1       
n6_adj_810                                                NET DELAY        3.152        12.649  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R13C8A    A1_TO_F1_DELAY   0.477        13.126  1       
n7379                                                     NET DELAY        0.305        13.431  1       
i5_4_lut/D->i5_4_lut/Z                    SLICE_R13C8B    C0_TO_F0_DELAY   0.477        13.908  1       
n12                                                       NET DELAY        0.305        14.213  1       
i6_4_lut/B->i6_4_lut/Z                    SLICE_R13C8B    C1_TO_F1_DELAY   0.450        14.663  9       
n2284                                                     NET DELAY        4.450        19.113  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i13/Q
Path End         : {timer_clock_307__i1/SR   timer_clock_307__i2/SR}
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 5
Delay Ratio      : 76.1% (route), 23.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.200 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
- Setup Time                                                                      0.530
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  88.313

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   5.510
+ Data Path Delay                                                          13.603
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             19.113

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
timer_clock_307__i13/CK->timer_clock_307__i13/Q
                                          SLICE_R13C10D   CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[13]                                           NET DELAY        2.146         9.047  1       
i1_2_lut_adj_86/A->i1_2_lut_adj_86/Z      SLICE_R14C10A   A0_TO_F0_DELAY   0.450         9.497  1       
n6_adj_810                                                NET DELAY        3.152        12.649  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R13C8A    A1_TO_F1_DELAY   0.477        13.126  1       
n7379                                                     NET DELAY        0.305        13.431  1       
i5_4_lut/D->i5_4_lut/Z                    SLICE_R13C8B    C0_TO_F0_DELAY   0.477        13.908  1       
n12                                                       NET DELAY        0.305        14.213  1       
i6_4_lut/B->i6_4_lut/Z                    SLICE_R13C8B    C1_TO_F1_DELAY   0.450        14.663  9       
n2284                                                     NET DELAY        4.450        19.113  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i13/Q
Path End         : {timer_clock_307__i3/SR   timer_clock_307__i4/SR}
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 5
Delay Ratio      : 76.1% (route), 23.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.200 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
- Setup Time                                                                      0.530
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  88.313

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   5.510
+ Data Path Delay                                                          13.603
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             19.113

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
timer_clock_307__i13/CK->timer_clock_307__i13/Q
                                          SLICE_R13C10D   CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[13]                                           NET DELAY        2.146         9.047  1       
i1_2_lut_adj_86/A->i1_2_lut_adj_86/Z      SLICE_R14C10A   A0_TO_F0_DELAY   0.450         9.497  1       
n6_adj_810                                                NET DELAY        3.152        12.649  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R13C8A    A1_TO_F1_DELAY   0.477        13.126  1       
n7379                                                     NET DELAY        0.305        13.431  1       
i5_4_lut/D->i5_4_lut/Z                    SLICE_R13C8B    C0_TO_F0_DELAY   0.477        13.908  1       
n12                                                       NET DELAY        0.305        14.213  1       
i6_4_lut/B->i6_4_lut/Z                    SLICE_R13C8B    C1_TO_F1_DELAY   0.450        14.663  9       
n2284                                                     NET DELAY        4.450        19.113  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i13/Q
Path End         : {timer_clock_307__i5/SR   timer_clock_307__i6/SR}
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 5
Delay Ratio      : 76.1% (route), 23.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.200 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
- Setup Time                                                                      0.530
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  88.313

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   5.510
+ Data Path Delay                                                          13.603
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             19.113

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
timer_clock_307__i13/CK->timer_clock_307__i13/Q
                                          SLICE_R13C10D   CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[13]                                           NET DELAY        2.146         9.047  1       
i1_2_lut_adj_86/A->i1_2_lut_adj_86/Z      SLICE_R14C10A   A0_TO_F0_DELAY   0.450         9.497  1       
n6_adj_810                                                NET DELAY        3.152        12.649  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R13C8A    A1_TO_F1_DELAY   0.477        13.126  1       
n7379                                                     NET DELAY        0.305        13.431  1       
i5_4_lut/D->i5_4_lut/Z                    SLICE_R13C8B    C0_TO_F0_DELAY   0.477        13.908  1       
n12                                                       NET DELAY        0.305        14.213  1       
i6_4_lut/B->i6_4_lut/Z                    SLICE_R13C8B    C1_TO_F1_DELAY   0.450        14.663  9       
n2284                                                     NET DELAY        4.450        19.113  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i13/Q
Path End         : {timer_clock_307__i7/SR   timer_clock_307__i8/SR}
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 5
Delay Ratio      : 75.1% (route), 24.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.796 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
- Setup Time                                                                      0.530
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  88.313

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   5.510
+ Data Path Delay                                                          13.007
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             18.517

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
timer_clock_307__i13/CK->timer_clock_307__i13/Q
                                          SLICE_R13C10D   CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[13]                                           NET DELAY        2.146         9.047  1       
i1_2_lut_adj_86/A->i1_2_lut_adj_86/Z      SLICE_R14C10A   A0_TO_F0_DELAY   0.450         9.497  1       
n6_adj_810                                                NET DELAY        3.152        12.649  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R13C8A    A1_TO_F1_DELAY   0.477        13.126  1       
n7379                                                     NET DELAY        0.305        13.431  1       
i5_4_lut/D->i5_4_lut/Z                    SLICE_R13C8B    C0_TO_F0_DELAY   0.477        13.908  1       
n12                                                       NET DELAY        0.305        14.213  1       
i6_4_lut/B->i6_4_lut/Z                    SLICE_R13C8B    C1_TO_F1_DELAY   0.450        14.663  9       
n2284                                                     NET DELAY        3.854        18.517  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i13/Q
Path End         : {timer_clock_307__i9/SR   timer_clock_307__i10/SR}
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 5
Delay Ratio      : 75.1% (route), 24.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.796 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
- Setup Time                                                                      0.530
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  88.313

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   5.510
+ Data Path Delay                                                          13.007
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             18.517

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
timer_clock_307__i13/CK->timer_clock_307__i13/Q
                                          SLICE_R13C10D   CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[13]                                           NET DELAY        2.146         9.047  1       
i1_2_lut_adj_86/A->i1_2_lut_adj_86/Z      SLICE_R14C10A   A0_TO_F0_DELAY   0.450         9.497  1       
n6_adj_810                                                NET DELAY        3.152        12.649  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R13C8A    A1_TO_F1_DELAY   0.477        13.126  1       
n7379                                                     NET DELAY        0.305        13.431  1       
i5_4_lut/D->i5_4_lut/Z                    SLICE_R13C8B    C0_TO_F0_DELAY   0.477        13.908  1       
n12                                                       NET DELAY        0.305        14.213  1       
i6_4_lut/B->i6_4_lut/Z                    SLICE_R13C8B    C1_TO_F1_DELAY   0.450        14.663  9       
n2284                                                     NET DELAY        3.854        18.517  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i13/Q
Path End         : {timer_clock_307__i11/SR   timer_clock_307__i12/SR}
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 5
Delay Ratio      : 75.1% (route), 24.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.796 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
- Setup Time                                                                      0.530
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  88.313

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   5.510
+ Data Path Delay                                                          13.007
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             18.517

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
timer_clock_307__i13/CK->timer_clock_307__i13/Q
                                          SLICE_R13C10D   CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[13]                                           NET DELAY        2.146         9.047  1       
i1_2_lut_adj_86/A->i1_2_lut_adj_86/Z      SLICE_R14C10A   A0_TO_F0_DELAY   0.450         9.497  1       
n6_adj_810                                                NET DELAY        3.152        12.649  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R13C8A    A1_TO_F1_DELAY   0.477        13.126  1       
n7379                                                     NET DELAY        0.305        13.431  1       
i5_4_lut/D->i5_4_lut/Z                    SLICE_R13C8B    C0_TO_F0_DELAY   0.477        13.908  1       
n12                                                       NET DELAY        0.305        14.213  1       
i6_4_lut/B->i6_4_lut/Z                    SLICE_R13C8B    C1_TO_F1_DELAY   0.450        14.663  9       
n2284                                                     NET DELAY        3.854        18.517  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i13/Q
Path End         : timer_clock_307__i13/SR
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 5
Delay Ratio      : 75.1% (route), 24.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.796 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
- Setup Time                                                                      0.530
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  88.313

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   5.510
+ Data Path Delay                                                          13.007
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             18.517

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
timer_clock_307__i13/CK->timer_clock_307__i13/Q
                                          SLICE_R13C10D   CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[13]                                           NET DELAY        2.146         9.047  1       
i1_2_lut_adj_86/A->i1_2_lut_adj_86/Z      SLICE_R14C10A   A0_TO_F0_DELAY   0.450         9.497  1       
n6_adj_810                                                NET DELAY        3.152        12.649  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R13C8A    A1_TO_F1_DELAY   0.477        13.126  1       
n7379                                                     NET DELAY        0.305        13.431  1       
i5_4_lut/D->i5_4_lut/Z                    SLICE_R13C8B    C0_TO_F0_DELAY   0.477        13.908  1       
n12                                                       NET DELAY        0.305        14.213  1       
i6_4_lut/B->i6_4_lut/Z                    SLICE_R13C8B    C1_TO_F1_DELAY   0.450        14.663  9       
n2284                                                     NET DELAY        3.854        18.517  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i0/Q
Path End         : timer_clock_307__i13/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 15
Delay Ratio      : 36.9% (route), 63.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 74.342 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
- Setup Time                                                                      0.199
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  88.644

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   5.510
+ Data Path Delay                                                           8.792
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             14.302

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock_307__i0/CK->timer_clock_307__i0/Q
                                          SLICE_R13C9A    CLK_TO_Q1_DELAY      1.391         6.901  2       
timer_clock[0]                                            NET DELAY            2.026         8.927  1       
timer_clock_307_add_4_1/C1->timer_clock_307_add_4_1/CO1
                                          SLICE_R13C9A    C1_TO_COUT1_DELAY    0.344         9.271  2       
n5753                                                     NET DELAY            0.000         9.271  1       
timer_clock_307_add_4_3/CI0->timer_clock_307_add_4_3/CO0
                                          SLICE_R13C9B    CIN0_TO_COUT0_DELAY  0.278         9.549  2       
n9714                                                     NET DELAY            0.000         9.549  1       
timer_clock_307_add_4_3/CI1->timer_clock_307_add_4_3/CO1
                                          SLICE_R13C9B    CIN1_TO_COUT1_DELAY  0.278         9.827  2       
n5755                                                     NET DELAY            0.000         9.827  1       
timer_clock_307_add_4_5/CI0->timer_clock_307_add_4_5/CO0
                                          SLICE_R13C9C    CIN0_TO_COUT0_DELAY  0.278        10.105  2       
n9717                                                     NET DELAY            0.000        10.105  1       
timer_clock_307_add_4_5/CI1->timer_clock_307_add_4_5/CO1
                                          SLICE_R13C9C    CIN1_TO_COUT1_DELAY  0.278        10.383  2       
n5757                                                     NET DELAY            0.000        10.383  1       
timer_clock_307_add_4_7/CI0->timer_clock_307_add_4_7/CO0
                                          SLICE_R13C9D    CIN0_TO_COUT0_DELAY  0.278        10.661  2       
n9720                                                     NET DELAY            0.000        10.661  1       
timer_clock_307_add_4_7/CI1->timer_clock_307_add_4_7/CO1
                                          SLICE_R13C9D    CIN1_TO_COUT1_DELAY  0.278        10.939  2       
n5759                                                     NET DELAY            0.556        11.495  1       
timer_clock_307_add_4_9/CI0->timer_clock_307_add_4_9/CO0
                                          SLICE_R13C10A   CIN0_TO_COUT0_DELAY  0.278        11.773  2       
n9723                                                     NET DELAY            0.000        11.773  1       
timer_clock_307_add_4_9/CI1->timer_clock_307_add_4_9/CO1
                                          SLICE_R13C10A   CIN1_TO_COUT1_DELAY  0.278        12.051  2       
n5761                                                     NET DELAY            0.000        12.051  1       
timer_clock_307_add_4_11/CI0->timer_clock_307_add_4_11/CO0
                                          SLICE_R13C10B   CIN0_TO_COUT0_DELAY  0.278        12.329  2       
n9726                                                     NET DELAY            0.000        12.329  1       
timer_clock_307_add_4_11/CI1->timer_clock_307_add_4_11/CO1
                                          SLICE_R13C10B   CIN1_TO_COUT1_DELAY  0.278        12.607  2       
n5763                                                     NET DELAY            0.000        12.607  1       
timer_clock_307_add_4_13/CI0->timer_clock_307_add_4_13/CO0
                                          SLICE_R13C10C   CIN0_TO_COUT0_DELAY  0.278        12.885  2       
n9780                                                     NET DELAY            0.000        12.885  1       
timer_clock_307_add_4_13/CI1->timer_clock_307_add_4_13/CO1
                                          SLICE_R13C10C   CIN1_TO_COUT1_DELAY  0.278        13.163  2       
n5765                                                     NET DELAY            0.662        13.825  1       
timer_clock_307_add_4_15/D0->timer_clock_307_add_4_15/S0
                                          SLICE_R13C10D   D0_TO_F0_DELAY       0.477        14.302  1       
n62_2                                                     NET DELAY            0.000        14.302  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.2  Setup path details for constraint: create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
28 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i5/Q
Path End         : vga_driver/vga_vsync/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 17
Delay Ratio      : 72.0% (route), 28.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 14.002 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.625

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                        25.599
------------------------------------------------------   ------
End-of-path arrival time( ns )                           36.623

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_308__i5/CK   vga_driver/h_count_308__i6/CK}->vga_driver/h_count_308__i5/Q
                                          SLICE_R15C14D   CLK_TO_Q0_DELAY      1.391        12.415  7       
vga_driver/h_count[5]_2                                   NET DELAY            2.675        15.090  1       
vga_driver/i2_2_lut_3_lut/A->vga_driver/i2_2_lut_3_lut/Z
                                          SLICE_R16C14C   B0_TO_F0_DELAY       0.450        15.540  1       
vga_driver/n2188                                          NET DELAY            2.490        18.030  1       
vga_driver/i6705_4_lut/C->vga_driver/i6705_4_lut/Z
                                          SLICE_R16C14B   B0_TO_F0_DELAY       0.450        18.480  2       
vga_driver/vga_hsync_N_166                                NET DELAY            3.550        22.030  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R18C10A   C1_TO_COUT1_DELAY    0.344        22.374  2       
vga_driver/n5711                                          NET DELAY            0.000        22.374  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R18C10B   CIN0_TO_COUT0_DELAY  0.278        22.652  2       
vga_driver/n9873                                          NET DELAY            0.000        22.652  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R18C10B   CIN1_TO_COUT1_DELAY  0.278        22.930  2       
vga_driver/n5713                                          NET DELAY            0.000        22.930  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R18C10C   CIN0_TO_COUT0_DELAY  0.278        23.208  2       
vga_driver/n9876                                          NET DELAY            0.000        23.208  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R18C10C   CIN1_TO_COUT1_DELAY  0.278        23.486  2       
vga_driver/n5715                                          NET DELAY            0.000        23.486  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R18C10D   CIN0_TO_COUT0_DELAY  0.278        23.764  2       
vga_driver/n9879                                          NET DELAY            0.000        23.764  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R18C10D   CIN1_TO_COUT1_DELAY  0.278        24.042  2       
vga_driver/n5717                                          NET DELAY            0.556        24.598  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          SLICE_R18C11A   CIN0_TO_COUT0_DELAY  0.278        24.876  2       
vga_driver/n9882                                          NET DELAY            0.000        24.876  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          SLICE_R18C11A   CIN1_TO_COUT1_DELAY  0.278        25.154  2       
vga_driver/n5719                                          NET DELAY            0.662        25.816  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          SLICE_R18C11B   D0_TO_F0_DELAY       0.450        26.266  3       
vga_vsync_N_182[9]                                        NET DELAY            3.152        29.418  1       
vga_driver/i23_4_lut/B->vga_driver/i23_4_lut/Z
                                          SLICE_R18C9A    A0_TO_F0_DELAY       0.477        29.895  1       
vga_driver/n12_adj_776                                    NET DELAY            0.305        30.200  1       
vga_driver/i5_4_lut/A->vga_driver/i5_4_lut/Z
                                          SLICE_R18C9A    C1_TO_F1_DELAY       0.450        30.650  1       
vga_driver/n12                                            NET DELAY            2.490        33.140  1       
vga_driver/i6_4_lut_adj_84/B->vga_driver/i6_4_lut_adj_84/Z
                                          SLICE_R18C9B    B1_TO_F1_DELAY       0.450        33.590  1       
n6782                                                     NET DELAY            2.556        36.146  1       
i1134_4_lut/D->i1134_4_lut/Z              SLICE_R19C9C    A1_TO_F1_DELAY       0.477        36.623  1       
n2323                                                     NET DELAY            0.000        36.623  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i5/Q
Path End         : vga_driver/v_count__i9/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 14
Delay Ratio      : 75.2% (route), 24.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 14.862 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.625

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                        24.739
------------------------------------------------------   ------
End-of-path arrival time( ns )                           35.763

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_308__i5/CK   vga_driver/h_count_308__i6/CK}->vga_driver/h_count_308__i5/Q
                                          SLICE_R15C14D   CLK_TO_Q0_DELAY      1.391        12.415  7       
vga_driver/h_count[5]_2                                   NET DELAY            2.675        15.090  1       
vga_driver/i2_2_lut_3_lut/A->vga_driver/i2_2_lut_3_lut/Z
                                          SLICE_R16C14C   B0_TO_F0_DELAY       0.450        15.540  1       
vga_driver/n2188                                          NET DELAY            2.490        18.030  1       
vga_driver/i6705_4_lut/C->vga_driver/i6705_4_lut/Z
                                          SLICE_R16C14B   B0_TO_F0_DELAY       0.450        18.480  2       
vga_driver/vga_hsync_N_166                                NET DELAY            3.550        22.030  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R18C10A   C1_TO_COUT1_DELAY    0.344        22.374  2       
vga_driver/n5711                                          NET DELAY            0.000        22.374  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R18C10B   CIN0_TO_COUT0_DELAY  0.278        22.652  2       
vga_driver/n9873                                          NET DELAY            0.000        22.652  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R18C10B   CIN1_TO_COUT1_DELAY  0.278        22.930  2       
vga_driver/n5713                                          NET DELAY            0.000        22.930  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R18C10C   CIN0_TO_COUT0_DELAY  0.278        23.208  2       
vga_driver/n9876                                          NET DELAY            0.000        23.208  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R18C10C   CIN1_TO_COUT1_DELAY  0.278        23.486  2       
vga_driver/n5715                                          NET DELAY            0.000        23.486  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R18C10D   CIN0_TO_COUT0_DELAY  0.278        23.764  2       
vga_driver/n9879                                          NET DELAY            0.000        23.764  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R18C10D   CIN1_TO_COUT1_DELAY  0.278        24.042  2       
vga_driver/n5717                                          NET DELAY            1.219        25.261  1       
vga_driver/add_48_add_5_9/D0->vga_driver/add_48_add_5_9/S0
                                          SLICE_R18C11A   D0_TO_F0_DELAY       0.450        25.711  3       
vga_vsync_N_182[7]                                        NET DELAY            3.086        28.797  1       
vga_driver/i6_4_lut/A->vga_driver/i6_4_lut/Z
                                          SLICE_R18C9B    B0_TO_F0_DELAY       0.450        29.247  1       
vga_driver/n16                                            NET DELAY            2.556        31.803  1       
vga_driver/i1823_4_lut/D->vga_driver/i1823_4_lut/Z
                                          SLICE_R18C9D    A1_TO_F1_DELAY       0.450        32.253  10      
n2305                                                     NET DELAY            3.033        35.286  1       
i1118_2_lut/A->i1118_2_lut/Z              SLICE_R18C11C   C1_TO_F1_DELAY       0.477        35.763  1       
n2307                                                     NET DELAY            0.000        35.763  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i5/Q
Path End         : vga_driver/v_count__i8/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 14
Delay Ratio      : 75.0% (route), 25.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 15.127 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.625

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                        24.474
------------------------------------------------------   ------
End-of-path arrival time( ns )                           35.498

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_308__i5/CK   vga_driver/h_count_308__i6/CK}->vga_driver/h_count_308__i5/Q
                                          SLICE_R15C14D   CLK_TO_Q0_DELAY      1.391        12.415  7       
vga_driver/h_count[5]_2                                   NET DELAY            2.675        15.090  1       
vga_driver/i2_2_lut_3_lut/A->vga_driver/i2_2_lut_3_lut/Z
                                          SLICE_R16C14C   B0_TO_F0_DELAY       0.450        15.540  1       
vga_driver/n2188                                          NET DELAY            2.490        18.030  1       
vga_driver/i6705_4_lut/C->vga_driver/i6705_4_lut/Z
                                          SLICE_R16C14B   B0_TO_F0_DELAY       0.450        18.480  2       
vga_driver/vga_hsync_N_166                                NET DELAY            3.550        22.030  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R18C10A   C1_TO_COUT1_DELAY    0.344        22.374  2       
vga_driver/n5711                                          NET DELAY            0.000        22.374  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R18C10B   CIN0_TO_COUT0_DELAY  0.278        22.652  2       
vga_driver/n9873                                          NET DELAY            0.000        22.652  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R18C10B   CIN1_TO_COUT1_DELAY  0.278        22.930  2       
vga_driver/n5713                                          NET DELAY            0.000        22.930  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R18C10C   CIN0_TO_COUT0_DELAY  0.278        23.208  2       
vga_driver/n9876                                          NET DELAY            0.000        23.208  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R18C10C   CIN1_TO_COUT1_DELAY  0.278        23.486  2       
vga_driver/n5715                                          NET DELAY            0.000        23.486  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R18C10D   CIN0_TO_COUT0_DELAY  0.278        23.764  2       
vga_driver/n9879                                          NET DELAY            0.000        23.764  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R18C10D   CIN1_TO_COUT1_DELAY  0.278        24.042  2       
vga_driver/n5717                                          NET DELAY            1.219        25.261  1       
vga_driver/add_48_add_5_9/D0->vga_driver/add_48_add_5_9/S0
                                          SLICE_R18C11A   D0_TO_F0_DELAY       0.450        25.711  3       
vga_vsync_N_182[7]                                        NET DELAY            3.086        28.797  1       
vga_driver/i6_4_lut/A->vga_driver/i6_4_lut/Z
                                          SLICE_R18C9B    B0_TO_F0_DELAY       0.450        29.247  1       
vga_driver/n16                                            NET DELAY            2.556        31.803  1       
vga_driver/i1823_4_lut/D->vga_driver/i1823_4_lut/Z
                                          SLICE_R18C9D    A1_TO_F1_DELAY       0.450        32.253  10      
n2305                                                     NET DELAY            2.768        35.021  1       
i1119_2_lut/A->i1119_2_lut/Z              SLICE_R18C11C   D0_TO_F0_DELAY       0.477        35.498  1       
n2308                                                     NET DELAY            0.000        35.498  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i5/Q
Path End         : vga_driver/v_count__i4/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 14
Delay Ratio      : 74.7% (route), 25.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 15.339 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.625

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                        24.262
------------------------------------------------------   ------
End-of-path arrival time( ns )                           35.286

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_308__i5/CK   vga_driver/h_count_308__i6/CK}->vga_driver/h_count_308__i5/Q
                                          SLICE_R15C14D   CLK_TO_Q0_DELAY      1.391        12.415  7       
vga_driver/h_count[5]_2                                   NET DELAY            2.675        15.090  1       
vga_driver/i2_2_lut_3_lut/A->vga_driver/i2_2_lut_3_lut/Z
                                          SLICE_R16C14C   B0_TO_F0_DELAY       0.450        15.540  1       
vga_driver/n2188                                          NET DELAY            2.490        18.030  1       
vga_driver/i6705_4_lut/C->vga_driver/i6705_4_lut/Z
                                          SLICE_R16C14B   B0_TO_F0_DELAY       0.450        18.480  2       
vga_driver/vga_hsync_N_166                                NET DELAY            3.550        22.030  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R18C10A   C1_TO_COUT1_DELAY    0.344        22.374  2       
vga_driver/n5711                                          NET DELAY            0.000        22.374  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R18C10B   CIN0_TO_COUT0_DELAY  0.278        22.652  2       
vga_driver/n9873                                          NET DELAY            0.000        22.652  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R18C10B   CIN1_TO_COUT1_DELAY  0.278        22.930  2       
vga_driver/n5713                                          NET DELAY            0.000        22.930  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R18C10C   CIN0_TO_COUT0_DELAY  0.278        23.208  2       
vga_driver/n9876                                          NET DELAY            0.000        23.208  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R18C10C   CIN1_TO_COUT1_DELAY  0.278        23.486  2       
vga_driver/n5715                                          NET DELAY            0.000        23.486  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R18C10D   CIN0_TO_COUT0_DELAY  0.278        23.764  2       
vga_driver/n9879                                          NET DELAY            0.000        23.764  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R18C10D   CIN1_TO_COUT1_DELAY  0.278        24.042  2       
vga_driver/n5717                                          NET DELAY            1.219        25.261  1       
vga_driver/add_48_add_5_9/D0->vga_driver/add_48_add_5_9/S0
                                          SLICE_R18C11A   D0_TO_F0_DELAY       0.450        25.711  3       
vga_vsync_N_182[7]                                        NET DELAY            3.086        28.797  1       
vga_driver/i6_4_lut/A->vga_driver/i6_4_lut/Z
                                          SLICE_R18C9B    B0_TO_F0_DELAY       0.450        29.247  1       
vga_driver/n16                                            NET DELAY            2.556        31.803  1       
vga_driver/i1823_4_lut/D->vga_driver/i1823_4_lut/Z
                                          SLICE_R18C9D    A1_TO_F1_DELAY       0.450        32.253  10      
n2305                                                     NET DELAY            2.556        34.809  1       
i1123_2_lut/A->i1123_2_lut/Z              SLICE_R19C10B   A0_TO_F0_DELAY       0.477        35.286  1       
n2312                                                     NET DELAY            0.000        35.286  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i5/Q
Path End         : vga_driver/v_count__i2/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 14
Delay Ratio      : 74.7% (route), 25.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 15.339 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.625

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                        24.262
------------------------------------------------------   ------
End-of-path arrival time( ns )                           35.286

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_308__i5/CK   vga_driver/h_count_308__i6/CK}->vga_driver/h_count_308__i5/Q
                                          SLICE_R15C14D   CLK_TO_Q0_DELAY      1.391        12.415  7       
vga_driver/h_count[5]_2                                   NET DELAY            2.675        15.090  1       
vga_driver/i2_2_lut_3_lut/A->vga_driver/i2_2_lut_3_lut/Z
                                          SLICE_R16C14C   B0_TO_F0_DELAY       0.450        15.540  1       
vga_driver/n2188                                          NET DELAY            2.490        18.030  1       
vga_driver/i6705_4_lut/C->vga_driver/i6705_4_lut/Z
                                          SLICE_R16C14B   B0_TO_F0_DELAY       0.450        18.480  2       
vga_driver/vga_hsync_N_166                                NET DELAY            3.550        22.030  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R18C10A   C1_TO_COUT1_DELAY    0.344        22.374  2       
vga_driver/n5711                                          NET DELAY            0.000        22.374  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R18C10B   CIN0_TO_COUT0_DELAY  0.278        22.652  2       
vga_driver/n9873                                          NET DELAY            0.000        22.652  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R18C10B   CIN1_TO_COUT1_DELAY  0.278        22.930  2       
vga_driver/n5713                                          NET DELAY            0.000        22.930  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R18C10C   CIN0_TO_COUT0_DELAY  0.278        23.208  2       
vga_driver/n9876                                          NET DELAY            0.000        23.208  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R18C10C   CIN1_TO_COUT1_DELAY  0.278        23.486  2       
vga_driver/n5715                                          NET DELAY            0.000        23.486  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R18C10D   CIN0_TO_COUT0_DELAY  0.278        23.764  2       
vga_driver/n9879                                          NET DELAY            0.000        23.764  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R18C10D   CIN1_TO_COUT1_DELAY  0.278        24.042  2       
vga_driver/n5717                                          NET DELAY            1.219        25.261  1       
vga_driver/add_48_add_5_9/D0->vga_driver/add_48_add_5_9/S0
                                          SLICE_R18C11A   D0_TO_F0_DELAY       0.450        25.711  3       
vga_vsync_N_182[7]                                        NET DELAY            3.086        28.797  1       
vga_driver/i6_4_lut/A->vga_driver/i6_4_lut/Z
                                          SLICE_R18C9B    B0_TO_F0_DELAY       0.450        29.247  1       
vga_driver/n16                                            NET DELAY            2.556        31.803  1       
vga_driver/i1823_4_lut/D->vga_driver/i1823_4_lut/Z
                                          SLICE_R18C9D    A1_TO_F1_DELAY       0.450        32.253  10      
n2305                                                     NET DELAY            2.556        34.809  1       
i1125_2_lut/A->i1125_2_lut/Z              SLICE_R19C10A   A0_TO_F0_DELAY       0.477        35.286  1       
n2314                                                     NET DELAY            0.000        35.286  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i5/Q
Path End         : vga_driver/v_count__i3/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 14
Delay Ratio      : 74.7% (route), 25.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 15.405 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.625

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                        24.196
------------------------------------------------------   ------
End-of-path arrival time( ns )                           35.220

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_308__i5/CK   vga_driver/h_count_308__i6/CK}->vga_driver/h_count_308__i5/Q
                                          SLICE_R15C14D   CLK_TO_Q0_DELAY      1.391        12.415  7       
vga_driver/h_count[5]_2                                   NET DELAY            2.675        15.090  1       
vga_driver/i2_2_lut_3_lut/A->vga_driver/i2_2_lut_3_lut/Z
                                          SLICE_R16C14C   B0_TO_F0_DELAY       0.450        15.540  1       
vga_driver/n2188                                          NET DELAY            2.490        18.030  1       
vga_driver/i6705_4_lut/C->vga_driver/i6705_4_lut/Z
                                          SLICE_R16C14B   B0_TO_F0_DELAY       0.450        18.480  2       
vga_driver/vga_hsync_N_166                                NET DELAY            3.550        22.030  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R18C10A   C1_TO_COUT1_DELAY    0.344        22.374  2       
vga_driver/n5711                                          NET DELAY            0.000        22.374  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R18C10B   CIN0_TO_COUT0_DELAY  0.278        22.652  2       
vga_driver/n9873                                          NET DELAY            0.000        22.652  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R18C10B   CIN1_TO_COUT1_DELAY  0.278        22.930  2       
vga_driver/n5713                                          NET DELAY            0.000        22.930  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R18C10C   CIN0_TO_COUT0_DELAY  0.278        23.208  2       
vga_driver/n9876                                          NET DELAY            0.000        23.208  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R18C10C   CIN1_TO_COUT1_DELAY  0.278        23.486  2       
vga_driver/n5715                                          NET DELAY            0.000        23.486  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R18C10D   CIN0_TO_COUT0_DELAY  0.278        23.764  2       
vga_driver/n9879                                          NET DELAY            0.000        23.764  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R18C10D   CIN1_TO_COUT1_DELAY  0.278        24.042  2       
vga_driver/n5717                                          NET DELAY            1.219        25.261  1       
vga_driver/add_48_add_5_9/D0->vga_driver/add_48_add_5_9/S0
                                          SLICE_R18C11A   D0_TO_F0_DELAY       0.450        25.711  3       
vga_vsync_N_182[7]                                        NET DELAY            3.086        28.797  1       
vga_driver/i6_4_lut/A->vga_driver/i6_4_lut/Z
                                          SLICE_R18C9B    B0_TO_F0_DELAY       0.450        29.247  1       
vga_driver/n16                                            NET DELAY            2.556        31.803  1       
vga_driver/i1823_4_lut/D->vga_driver/i1823_4_lut/Z
                                          SLICE_R18C9D    A1_TO_F1_DELAY       0.450        32.253  10      
n2305                                                     NET DELAY            2.490        34.743  1       
i1124_2_lut/A->i1124_2_lut/Z              SLICE_R19C10A   B1_TO_F1_DELAY       0.477        35.220  1       
n2313                                                     NET DELAY            0.000        35.220  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i5/Q
Path End         : vga_driver/v_count__i6/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 14
Delay Ratio      : 74.6% (route), 25.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 15.458 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.625

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                        24.143
------------------------------------------------------   ------
End-of-path arrival time( ns )                           35.167

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_308__i5/CK   vga_driver/h_count_308__i6/CK}->vga_driver/h_count_308__i5/Q
                                          SLICE_R15C14D   CLK_TO_Q0_DELAY      1.391        12.415  7       
vga_driver/h_count[5]_2                                   NET DELAY            2.675        15.090  1       
vga_driver/i2_2_lut_3_lut/A->vga_driver/i2_2_lut_3_lut/Z
                                          SLICE_R16C14C   B0_TO_F0_DELAY       0.450        15.540  1       
vga_driver/n2188                                          NET DELAY            2.490        18.030  1       
vga_driver/i6705_4_lut/C->vga_driver/i6705_4_lut/Z
                                          SLICE_R16C14B   B0_TO_F0_DELAY       0.450        18.480  2       
vga_driver/vga_hsync_N_166                                NET DELAY            3.550        22.030  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R18C10A   C1_TO_COUT1_DELAY    0.344        22.374  2       
vga_driver/n5711                                          NET DELAY            0.000        22.374  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R18C10B   CIN0_TO_COUT0_DELAY  0.278        22.652  2       
vga_driver/n9873                                          NET DELAY            0.000        22.652  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R18C10B   CIN1_TO_COUT1_DELAY  0.278        22.930  2       
vga_driver/n5713                                          NET DELAY            0.000        22.930  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R18C10C   CIN0_TO_COUT0_DELAY  0.278        23.208  2       
vga_driver/n9876                                          NET DELAY            0.000        23.208  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R18C10C   CIN1_TO_COUT1_DELAY  0.278        23.486  2       
vga_driver/n5715                                          NET DELAY            0.000        23.486  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R18C10D   CIN0_TO_COUT0_DELAY  0.278        23.764  2       
vga_driver/n9879                                          NET DELAY            0.000        23.764  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R18C10D   CIN1_TO_COUT1_DELAY  0.278        24.042  2       
vga_driver/n5717                                          NET DELAY            1.219        25.261  1       
vga_driver/add_48_add_5_9/D0->vga_driver/add_48_add_5_9/S0
                                          SLICE_R18C11A   D0_TO_F0_DELAY       0.450        25.711  3       
vga_vsync_N_182[7]                                        NET DELAY            3.086        28.797  1       
vga_driver/i6_4_lut/A->vga_driver/i6_4_lut/Z
                                          SLICE_R18C9B    B0_TO_F0_DELAY       0.450        29.247  1       
vga_driver/n16                                            NET DELAY            2.556        31.803  1       
vga_driver/i1823_4_lut/D->vga_driver/i1823_4_lut/Z
                                          SLICE_R18C9D    A1_TO_F1_DELAY       0.450        32.253  10      
n2305                                                     NET DELAY            2.437        34.690  1       
i1121_2_lut/A->i1121_2_lut/Z              SLICE_R19C10D   C0_TO_F0_DELAY       0.477        35.167  1       
n2310                                                     NET DELAY            0.000        35.167  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i5/Q
Path End         : vga_driver/v_count__i0/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 14
Delay Ratio      : 74.6% (route), 25.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 15.458 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.625

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                        24.143
------------------------------------------------------   ------
End-of-path arrival time( ns )                           35.167

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_308__i5/CK   vga_driver/h_count_308__i6/CK}->vga_driver/h_count_308__i5/Q
                                          SLICE_R15C14D   CLK_TO_Q0_DELAY      1.391        12.415  7       
vga_driver/h_count[5]_2                                   NET DELAY            2.675        15.090  1       
vga_driver/i2_2_lut_3_lut/A->vga_driver/i2_2_lut_3_lut/Z
                                          SLICE_R16C14C   B0_TO_F0_DELAY       0.450        15.540  1       
vga_driver/n2188                                          NET DELAY            2.490        18.030  1       
vga_driver/i6705_4_lut/C->vga_driver/i6705_4_lut/Z
                                          SLICE_R16C14B   B0_TO_F0_DELAY       0.450        18.480  2       
vga_driver/vga_hsync_N_166                                NET DELAY            3.550        22.030  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R18C10A   C1_TO_COUT1_DELAY    0.344        22.374  2       
vga_driver/n5711                                          NET DELAY            0.000        22.374  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R18C10B   CIN0_TO_COUT0_DELAY  0.278        22.652  2       
vga_driver/n9873                                          NET DELAY            0.000        22.652  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R18C10B   CIN1_TO_COUT1_DELAY  0.278        22.930  2       
vga_driver/n5713                                          NET DELAY            0.000        22.930  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R18C10C   CIN0_TO_COUT0_DELAY  0.278        23.208  2       
vga_driver/n9876                                          NET DELAY            0.000        23.208  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R18C10C   CIN1_TO_COUT1_DELAY  0.278        23.486  2       
vga_driver/n5715                                          NET DELAY            0.000        23.486  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R18C10D   CIN0_TO_COUT0_DELAY  0.278        23.764  2       
vga_driver/n9879                                          NET DELAY            0.000        23.764  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R18C10D   CIN1_TO_COUT1_DELAY  0.278        24.042  2       
vga_driver/n5717                                          NET DELAY            1.219        25.261  1       
vga_driver/add_48_add_5_9/D0->vga_driver/add_48_add_5_9/S0
                                          SLICE_R18C11A   D0_TO_F0_DELAY       0.450        25.711  3       
vga_vsync_N_182[7]                                        NET DELAY            3.086        28.797  1       
vga_driver/i6_4_lut/A->vga_driver/i6_4_lut/Z
                                          SLICE_R18C9B    B0_TO_F0_DELAY       0.450        29.247  1       
vga_driver/n16                                            NET DELAY            2.556        31.803  1       
vga_driver/i1823_4_lut/D->vga_driver/i1823_4_lut/Z
                                          SLICE_R18C9D    A1_TO_F1_DELAY       0.450        32.253  10      
n2305                                                     NET DELAY            2.437        34.690  1       
i1117_2_lut/A->i1117_2_lut/Z              SLICE_R19C9A    C1_TO_F1_DELAY       0.477        35.167  1       
n2306                                                     NET DELAY            0.000        35.167  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i5/Q
Path End         : vga_driver/v_count__i7/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 14
Delay Ratio      : 74.3% (route), 25.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 15.723 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.625

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                        23.878
------------------------------------------------------   ------
End-of-path arrival time( ns )                           34.902

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_308__i5/CK   vga_driver/h_count_308__i6/CK}->vga_driver/h_count_308__i5/Q
                                          SLICE_R15C14D   CLK_TO_Q0_DELAY      1.391        12.415  7       
vga_driver/h_count[5]_2                                   NET DELAY            2.675        15.090  1       
vga_driver/i2_2_lut_3_lut/A->vga_driver/i2_2_lut_3_lut/Z
                                          SLICE_R16C14C   B0_TO_F0_DELAY       0.450        15.540  1       
vga_driver/n2188                                          NET DELAY            2.490        18.030  1       
vga_driver/i6705_4_lut/C->vga_driver/i6705_4_lut/Z
                                          SLICE_R16C14B   B0_TO_F0_DELAY       0.450        18.480  2       
vga_driver/vga_hsync_N_166                                NET DELAY            3.550        22.030  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R18C10A   C1_TO_COUT1_DELAY    0.344        22.374  2       
vga_driver/n5711                                          NET DELAY            0.000        22.374  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R18C10B   CIN0_TO_COUT0_DELAY  0.278        22.652  2       
vga_driver/n9873                                          NET DELAY            0.000        22.652  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R18C10B   CIN1_TO_COUT1_DELAY  0.278        22.930  2       
vga_driver/n5713                                          NET DELAY            0.000        22.930  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R18C10C   CIN0_TO_COUT0_DELAY  0.278        23.208  2       
vga_driver/n9876                                          NET DELAY            0.000        23.208  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R18C10C   CIN1_TO_COUT1_DELAY  0.278        23.486  2       
vga_driver/n5715                                          NET DELAY            0.000        23.486  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R18C10D   CIN0_TO_COUT0_DELAY  0.278        23.764  2       
vga_driver/n9879                                          NET DELAY            0.000        23.764  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R18C10D   CIN1_TO_COUT1_DELAY  0.278        24.042  2       
vga_driver/n5717                                          NET DELAY            1.219        25.261  1       
vga_driver/add_48_add_5_9/D0->vga_driver/add_48_add_5_9/S0
                                          SLICE_R18C11A   D0_TO_F0_DELAY       0.450        25.711  3       
vga_vsync_N_182[7]                                        NET DELAY            3.086        28.797  1       
vga_driver/i6_4_lut/A->vga_driver/i6_4_lut/Z
                                          SLICE_R18C9B    B0_TO_F0_DELAY       0.450        29.247  1       
vga_driver/n16                                            NET DELAY            2.556        31.803  1       
vga_driver/i1823_4_lut/D->vga_driver/i1823_4_lut/Z
                                          SLICE_R18C9D    A1_TO_F1_DELAY       0.450        32.253  10      
n2305                                                     NET DELAY            2.172        34.425  1       
i1120_2_lut/A->i1120_2_lut/Z              SLICE_R19C10D   D1_TO_F1_DELAY       0.477        34.902  1       
n2309                                                     NET DELAY            0.000        34.902  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i5/Q
Path End         : vga_driver/v_count__i5/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 14
Delay Ratio      : 74.3% (route), 25.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 15.723 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.625

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                        23.878
------------------------------------------------------   ------
End-of-path arrival time( ns )                           34.902

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_308__i5/CK   vga_driver/h_count_308__i6/CK}->vga_driver/h_count_308__i5/Q
                                          SLICE_R15C14D   CLK_TO_Q0_DELAY      1.391        12.415  7       
vga_driver/h_count[5]_2                                   NET DELAY            2.675        15.090  1       
vga_driver/i2_2_lut_3_lut/A->vga_driver/i2_2_lut_3_lut/Z
                                          SLICE_R16C14C   B0_TO_F0_DELAY       0.450        15.540  1       
vga_driver/n2188                                          NET DELAY            2.490        18.030  1       
vga_driver/i6705_4_lut/C->vga_driver/i6705_4_lut/Z
                                          SLICE_R16C14B   B0_TO_F0_DELAY       0.450        18.480  2       
vga_driver/vga_hsync_N_166                                NET DELAY            3.550        22.030  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R18C10A   C1_TO_COUT1_DELAY    0.344        22.374  2       
vga_driver/n5711                                          NET DELAY            0.000        22.374  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R18C10B   CIN0_TO_COUT0_DELAY  0.278        22.652  2       
vga_driver/n9873                                          NET DELAY            0.000        22.652  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R18C10B   CIN1_TO_COUT1_DELAY  0.278        22.930  2       
vga_driver/n5713                                          NET DELAY            0.000        22.930  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R18C10C   CIN0_TO_COUT0_DELAY  0.278        23.208  2       
vga_driver/n9876                                          NET DELAY            0.000        23.208  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R18C10C   CIN1_TO_COUT1_DELAY  0.278        23.486  2       
vga_driver/n5715                                          NET DELAY            0.000        23.486  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R18C10D   CIN0_TO_COUT0_DELAY  0.278        23.764  2       
vga_driver/n9879                                          NET DELAY            0.000        23.764  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R18C10D   CIN1_TO_COUT1_DELAY  0.278        24.042  2       
vga_driver/n5717                                          NET DELAY            1.219        25.261  1       
vga_driver/add_48_add_5_9/D0->vga_driver/add_48_add_5_9/S0
                                          SLICE_R18C11A   D0_TO_F0_DELAY       0.450        25.711  3       
vga_vsync_N_182[7]                                        NET DELAY            3.086        28.797  1       
vga_driver/i6_4_lut/A->vga_driver/i6_4_lut/Z
                                          SLICE_R18C9B    B0_TO_F0_DELAY       0.450        29.247  1       
vga_driver/n16                                            NET DELAY            2.556        31.803  1       
vga_driver/i1823_4_lut/D->vga_driver/i1823_4_lut/Z
                                          SLICE_R18C9D    A1_TO_F1_DELAY       0.450        32.253  10      
n2305                                                     NET DELAY            2.172        34.425  1       
i1122_2_lut/A->i1122_2_lut/Z              SLICE_R19C10B   D1_TO_F1_DELAY       0.477        34.902  1       
n2311                                                     NET DELAY            0.000        34.902  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_clock -name {vga_driver/vga_clock/lscc_pll_inst/clk} -period 83.3333333333333 [get_nets clk]
----------------------------------------------------------------------
23 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i0/Q
Path End         : timer_clock_307__i0/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   5.510

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  5.510
+ Data Path Delay                                                          3.417
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
timer_clock_307__i0/CK->timer_clock_307__i0/Q
                                          SLICE_R13C9A    CLK_TO_Q1_DELAY  1.391         6.901  2       
timer_clock[0]                                            NET DELAY        1.576         8.477  1       
timer_clock_307_add_4_1/C1->timer_clock_307_add_4_1/S1
                                          SLICE_R13C9A    C1_TO_F1_DELAY   0.450         8.927  1       
n75                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i2/Q
Path End         : timer_clock_307__i2/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   5.510

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  5.510
+ Data Path Delay                                                          3.417
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_307__i1/CK   timer_clock_307__i2/CK}->timer_clock_307__i2/Q
                                          SLICE_R13C9B    CLK_TO_Q1_DELAY  1.391         6.901  2       
timer_clock[2]                                            NET DELAY        1.576         8.477  1       
timer_clock_307_add_4_3/C1->timer_clock_307_add_4_3/S1
                                          SLICE_R13C9B    C1_TO_F1_DELAY   0.450         8.927  1       
n73                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i1/Q
Path End         : timer_clock_307__i1/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   5.510

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  5.510
+ Data Path Delay                                                          3.417
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_307__i1/CK   timer_clock_307__i2/CK}->timer_clock_307__i1/Q
                                          SLICE_R13C9B    CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[1]                                            NET DELAY        1.576         8.477  1       
timer_clock_307_add_4_3/C0->timer_clock_307_add_4_3/S0
                                          SLICE_R13C9B    C0_TO_F0_DELAY   0.450         8.927  1       
n74                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i4/Q
Path End         : timer_clock_307__i4/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   5.510

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  5.510
+ Data Path Delay                                                          3.417
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_307__i3/CK   timer_clock_307__i4/CK}->timer_clock_307__i4/Q
                                          SLICE_R13C9C    CLK_TO_Q1_DELAY  1.391         6.901  2       
timer_clock[4]                                            NET DELAY        1.576         8.477  1       
timer_clock_307_add_4_5/C1->timer_clock_307_add_4_5/S1
                                          SLICE_R13C9C    C1_TO_F1_DELAY   0.450         8.927  1       
n71                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i3/Q
Path End         : timer_clock_307__i3/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   5.510

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  5.510
+ Data Path Delay                                                          3.417
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_307__i3/CK   timer_clock_307__i4/CK}->timer_clock_307__i3/Q
                                          SLICE_R13C9C    CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[3]                                            NET DELAY        1.576         8.477  1       
timer_clock_307_add_4_5/C0->timer_clock_307_add_4_5/S0
                                          SLICE_R13C9C    C0_TO_F0_DELAY   0.450         8.927  1       
n72                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i6/Q
Path End         : timer_clock_307__i6/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   5.510

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  5.510
+ Data Path Delay                                                          3.417
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_307__i5/CK   timer_clock_307__i6/CK}->timer_clock_307__i6/Q
                                          SLICE_R13C9D    CLK_TO_Q1_DELAY  1.391         6.901  2       
timer_clock[6]                                            NET DELAY        1.576         8.477  1       
timer_clock_307_add_4_7/C1->timer_clock_307_add_4_7/S1
                                          SLICE_R13C9D    C1_TO_F1_DELAY   0.450         8.927  1       
n69                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i5/Q
Path End         : timer_clock_307__i5/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   5.510

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  5.510
+ Data Path Delay                                                          3.417
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_307__i5/CK   timer_clock_307__i6/CK}->timer_clock_307__i5/Q
                                          SLICE_R13C9D    CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[5]                                            NET DELAY        1.576         8.477  1       
timer_clock_307_add_4_7/C0->timer_clock_307_add_4_7/S0
                                          SLICE_R13C9D    C0_TO_F0_DELAY   0.450         8.927  1       
n70                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i8/Q
Path End         : timer_clock_307__i8/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   5.510

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  5.510
+ Data Path Delay                                                          3.417
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_307__i7/CK   timer_clock_307__i8/CK}->timer_clock_307__i8/Q
                                          SLICE_R13C10A   CLK_TO_Q1_DELAY  1.391         6.901  2       
timer_clock[8]                                            NET DELAY        1.576         8.477  1       
timer_clock_307_add_4_9/C1->timer_clock_307_add_4_9/S1
                                          SLICE_R13C10A   C1_TO_F1_DELAY   0.450         8.927  1       
n67_2                                                     NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i7/Q
Path End         : timer_clock_307__i7/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   5.510

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  5.510
+ Data Path Delay                                                          3.417
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_307__i7/CK   timer_clock_307__i8/CK}->timer_clock_307__i7/Q
                                          SLICE_R13C10A   CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[7]                                            NET DELAY        1.576         8.477  1       
timer_clock_307_add_4_9/C0->timer_clock_307_add_4_9/S0
                                          SLICE_R13C10A   C0_TO_F0_DELAY   0.450         8.927  1       
n68                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i10/Q
Path End         : timer_clock_307__i10/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   5.510

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  5.510
+ Data Path Delay                                                          3.417
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_307__i9/CK   timer_clock_307__i10/CK}->timer_clock_307__i10/Q
                                          SLICE_R13C10B   CLK_TO_Q1_DELAY  1.391         6.901  2       
timer_clock[10]                                           NET DELAY        1.576         8.477  1       
timer_clock_307_add_4_11/C1->timer_clock_307_add_4_11/S1
                                          SLICE_R13C10B   C1_TO_F1_DELAY   0.450         8.927  1       
n65                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
28 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/vga_vsync/Q
Path End         : vga_driver/vga_vsync/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                11.024

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                         3.112
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.136

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_driver/vga_vsync/CK->vga_driver/vga_vsync/Q
                                          SLICE_R19C9C    CLK_TO_Q1_DELAY  1.391        12.415  2       
vsync_c                                                   NET DELAY        1.271        13.686  1       
i1134_4_lut/B->i1134_4_lut/Z              SLICE_R19C9C    D1_TO_F1_DELAY   0.450        14.136  1       
n2323                                                     NET DELAY        0.000        14.136  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i0/Q
Path End         : vga_driver/h_count_308__i0/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                11.024

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                         3.417
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.441

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_driver/h_count_308__i0/CK->vga_driver/h_count_308__i0/Q
                                          SLICE_R15C14A   CLK_TO_Q1_DELAY  1.391        12.415  8       
h_count[0]                                                NET DELAY        1.576        13.991  1       
vga_driver/h_count_308_add_4_1/C1->vga_driver/h_count_308_add_4_1/S1
                                          SLICE_R15C14A   C1_TO_F1_DELAY   0.450        14.441  1       
vga_driver/n45[0]                                         NET DELAY        0.000        14.441  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i2/Q
Path End         : vga_driver/h_count_308__i2/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                11.024

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                         3.417
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.441

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_308__i1/CK   vga_driver/h_count_308__i2/CK}->vga_driver/h_count_308__i2/Q
                                          SLICE_R15C14B   CLK_TO_Q1_DELAY  1.391        12.415  10      
h_count[2]                                                NET DELAY        1.576        13.991  1       
vga_driver/h_count_308_add_4_3/C1->vga_driver/h_count_308_add_4_3/S1
                                          SLICE_R15C14B   C1_TO_F1_DELAY   0.450        14.441  1       
vga_driver/n45[2]                                         NET DELAY        0.000        14.441  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i1/Q
Path End         : vga_driver/h_count_308__i1/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                11.024

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                         3.417
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.441

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_308__i1/CK   vga_driver/h_count_308__i2/CK}->vga_driver/h_count_308__i1/Q
                                          SLICE_R15C14B   CLK_TO_Q0_DELAY  1.391        12.415  8       
h_count[1]                                                NET DELAY        1.576        13.991  1       
vga_driver/h_count_308_add_4_3/C0->vga_driver/h_count_308_add_4_3/S0
                                          SLICE_R15C14B   C0_TO_F0_DELAY   0.450        14.441  1       
vga_driver/n45[1]                                         NET DELAY        0.000        14.441  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i4/Q
Path End         : vga_driver/h_count_308__i4/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                11.024

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                         3.417
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.441

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_308__i3/CK   vga_driver/h_count_308__i4/CK}->vga_driver/h_count_308__i4/Q
                                          SLICE_R15C14C   CLK_TO_Q1_DELAY  1.391        12.415  6       
vga_driver/h_count[4]_2                                   NET DELAY        1.576        13.991  1       
vga_driver/h_count_308_add_4_5/C1->vga_driver/h_count_308_add_4_5/S1
                                          SLICE_R15C14C   C1_TO_F1_DELAY   0.450        14.441  1       
vga_driver/n45[4]                                         NET DELAY        0.000        14.441  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i3/Q
Path End         : vga_driver/h_count_308__i3/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                11.024

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                         3.417
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.441

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_308__i3/CK   vga_driver/h_count_308__i4/CK}->vga_driver/h_count_308__i3/Q
                                          SLICE_R15C14C   CLK_TO_Q0_DELAY  1.391        12.415  10      
h_count[3]                                                NET DELAY        1.576        13.991  1       
vga_driver/h_count_308_add_4_5/C0->vga_driver/h_count_308_add_4_5/S0
                                          SLICE_R15C14C   C0_TO_F0_DELAY   0.450        14.441  1       
vga_driver/n45[3]                                         NET DELAY        0.000        14.441  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i6/Q
Path End         : vga_driver/h_count_308__i6/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                11.024

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                         3.417
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.441

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_308__i5/CK   vga_driver/h_count_308__i6/CK}->vga_driver/h_count_308__i6/Q
                                          SLICE_R15C14D   CLK_TO_Q1_DELAY  1.391        12.415  7       
vga_driver/h_count[6]_2                                   NET DELAY        1.576        13.991  1       
vga_driver/h_count_308_add_4_7/C1->vga_driver/h_count_308_add_4_7/S1
                                          SLICE_R15C14D   C1_TO_F1_DELAY   0.450        14.441  1       
vga_driver/n45[6]                                         NET DELAY        0.000        14.441  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i5/Q
Path End         : vga_driver/h_count_308__i5/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                11.024

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                         3.417
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.441

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_308__i5/CK   vga_driver/h_count_308__i6/CK}->vga_driver/h_count_308__i5/Q
                                          SLICE_R15C14D   CLK_TO_Q0_DELAY  1.391        12.415  7       
vga_driver/h_count[5]_2                                   NET DELAY        1.576        13.991  1       
vga_driver/h_count_308_add_4_7/C0->vga_driver/h_count_308_add_4_7/S0
                                          SLICE_R15C14D   C0_TO_F0_DELAY   0.450        14.441  1       
vga_driver/n45[5]                                         NET DELAY        0.000        14.441  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i8/Q
Path End         : vga_driver/h_count_308__i8/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                11.024

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                         3.417
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.441

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_308__i7/CK   vga_driver/h_count_308__i8/CK}->vga_driver/h_count_308__i8/Q
                                          SLICE_R15C15A   CLK_TO_Q1_DELAY  1.391        12.415  6       
vga_driver/h_count[8]_2                                   NET DELAY        1.576        13.991  1       
vga_driver/h_count_308_add_4_9/C1->vga_driver/h_count_308_add_4_9/S1
                                          SLICE_R15C15A   C1_TO_F1_DELAY   0.450        14.441  1       
vga_driver/n45[8]                                         NET DELAY        0.000        14.441  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i7/Q
Path End         : vga_driver/h_count_308__i7/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                11.024

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                         3.417
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.441

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_308__i7/CK   vga_driver/h_count_308__i8/CK}->vga_driver/h_count_308__i7/Q
                                          SLICE_R15C15A   CLK_TO_Q0_DELAY  1.391        12.415  6       
vga_driver/h_count[7]_2                                   NET DELAY        1.576        13.991  1       
vga_driver/h_count_308_add_4_9/C0->vga_driver/h_count_308_add_4_9/S0
                                          SLICE_R15C15A   C0_TO_F0_DELAY   0.450        14.441  1       
vga_driver/n45[7]                                         NET DELAY        0.000        14.441  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

