0.7
2020.2
May 22 2024
19:03:11
C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/BACKSUB.v,1749477390,verilog,,C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v,,BACK_SUBSTITUTION;back_sub_main;fi_mul;reciprocal,,,,,,,,
C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v,1749480845,verilog,,C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC_ARRAY.v,,CORDIC;single_stage,,,,,,,,
C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC_ARRAY.v,1749471506,verilog,,C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/DU.v,,CORDIC_ARRAY,,,,,,,,
C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/DU.v,1749438251,verilog,,C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/top.v,,DU_0;DU_1_2;DU_3,,,,,,,,
C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/top.v,1749460741,verilog,,C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/TESTBED/testbench.v,,top,,,,,,,,
C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/TESTBED/testbench.v,1749454900,verilog,,,,clk_gen;testbench,,,,,,,,
C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v4/DSP_in_VLSI_FINAL_v4.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
