

================================================================
== Vivado HLS Report for 'Block_myproject_axi_exit38_proc715'
================================================================
* Date:           Sun Nov 14 10:25:02 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.375|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    2|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      4|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     87|    -|
|Register         |        -|      -|      36|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      36|     91|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |io_acc_block_signal_op4  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|   4|           2|           2|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  21|          4|    1|          4|
    |ap_done                     |   9|          2|    1|          2|
    |out_local_V_data_0_V_blk_n  |   9|          2|    1|          2|
    |out_local_V_data_1_V_blk_n  |   9|          2|    1|          2|
    |out_local_V_data_2_V_blk_n  |   9|          2|    1|          2|
    |tmp_data_V_blk_n            |   9|          2|    1|          2|
    |tmp_data_V_din              |  21|          4|   16|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  87|         18|   22|         78|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |tmp_data_V_74_12_reg_54  |  16|   0|   16|          0|
    |tmp_data_V_74_23_reg_59  |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  36|   0|   36|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+------------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs | Block_myproject_axi_.exit38_proc715 | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs | Block_myproject_axi_.exit38_proc715 | return value |
|ap_start                      |  in |    1| ap_ctrl_hs | Block_myproject_axi_.exit38_proc715 | return value |
|ap_done                       | out |    1| ap_ctrl_hs | Block_myproject_axi_.exit38_proc715 | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs | Block_myproject_axi_.exit38_proc715 | return value |
|ap_idle                       | out |    1| ap_ctrl_hs | Block_myproject_axi_.exit38_proc715 | return value |
|ap_ready                      | out |    1| ap_ctrl_hs | Block_myproject_axi_.exit38_proc715 | return value |
|out_local_V_data_0_V_dout     |  in |   16|   ap_fifo  |         out_local_V_data_0_V        |    pointer   |
|out_local_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |         out_local_V_data_0_V        |    pointer   |
|out_local_V_data_0_V_read     | out |    1|   ap_fifo  |         out_local_V_data_0_V        |    pointer   |
|out_local_V_data_1_V_dout     |  in |   16|   ap_fifo  |         out_local_V_data_1_V        |    pointer   |
|out_local_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |         out_local_V_data_1_V        |    pointer   |
|out_local_V_data_1_V_read     | out |    1|   ap_fifo  |         out_local_V_data_1_V        |    pointer   |
|out_local_V_data_2_V_dout     |  in |   16|   ap_fifo  |         out_local_V_data_2_V        |    pointer   |
|out_local_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |         out_local_V_data_2_V        |    pointer   |
|out_local_V_data_2_V_read     | out |    1|   ap_fifo  |         out_local_V_data_2_V        |    pointer   |
|tmp_data_V_din                | out |   16|   ap_fifo  |              tmp_data_V             |    pointer   |
|tmp_data_V_full_n             |  in |    1|   ap_fifo  |              tmp_data_V             |    pointer   |
|tmp_data_V_write              | out |    1|   ap_fifo  |              tmp_data_V             |    pointer   |
+------------------------------+-----+-----+------------+-------------------------------------+--------------+

