
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /opt/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'rflynn' on host 'olhsw-07.cern.ch' (Linux_x86_64 version 5.14.0-427.42.1.el9_4.x86_64) on Mon Dec 09 05:18:59 CET 2024
INFO: [HLS 200-10] On os "AlmaLinux release 9.3 (Shamrock Pampas Cat)"
INFO: [HLS 200-10] In directory '/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_20_10'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-1510] Running: open_project -reset myproject_prj 
INFO: [HLS 200-10] Opening and resetting project '/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_20_10/myproject_prj'.
INFO: [HLS 200-1510] Running: set_top myproject 
INFO: [HLS 200-1510] Running: add_files firmware/myproject.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb myproject_test.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb firmware/weights 
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_data 
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_20_10/myproject_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcvu13p-flga2577-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcvu13p-flga2577-2-e'
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% default 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
***** C SIMULATION *****
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../myproject_test.cpp in debug mode
   Compiling ../../../../firmware/myproject.cpp in debug mode
   Generating csim.exe
Processing input 0
Predictions
0.71286 -0.928199 -0.777189 -0.550731 0.361164 1.2006 -1.74562 1.75016 -0.134391 0.11136 -0.0716553 -1.802 1.71808 1.01438 0.301654 -1.37116 -0.333255 0.671978 -0.39173 0.263714 0.768871 0.870044 -0.212791 -0.910601 1.1287 -0.763302 -1.94732 1.11731 0.629378 -0.68029 -1.7277 -0.944596 0.956574 0.345212 -1.26421 0.564849 1.47091 -0.0782957 0.955119 -0.277856 0.767882 -0.371249 1.43057 0.284808 1.06388 0.783316 -0.466231 -2.01422 -0.722123 -0.756632 1.60162 -0.0633146 0.354394 -0.109483 1.05639 0.0797155 -2.32308 0.386972 -0.745898 -0.237308 -0.593493 -0.310975 -0.286887 -1.20842 -0.274422 -0.0490542 1.67364 -0.98085 2.03988 -0.00940797 -1.2737 0.778678 -0.752313 0.468947 -1.88071 -0.336176 0.864421 1.3275 -0.0896601 0.893022 1.77997 0.472831 -1.28318 0.529439 -0.235943 -0.231664 -1.97152 0.147372 -0.0140255 0.806727 0.675705 -0.475237 0.528444 0.539315 1.17186 -1.12707 -0.600984 -1.08214 -1.31407 1.68417 0.888008 1.55505 -0.767161 1.05526 -1.53059 1.07537 -0.518822 -0.265165 -0.492332 -0.99961 1.04356 -0.45333 0.704186 -0.989948 -0.985434 0.59177 -0.291944 -1.30851 2.00049 -0.310844 0.364079 0.849171 -1.74213 -1.37857 -0.691255 0.331044 0.722172 -0.704906 1.30842 0.941982 1.70945 0.747969 -0.693687 0.382421 -0.313463 1.43309 -0.0117764 -1.01217 -0.81023 -1.43161 1.79735 -1.29104 1.36911 -1.48531 0.644773 0.250861 -0.579564 -0.303984 -0.104203 -0.297989 1.75767 -0.44658 -0.198132 0.0621384 -1.26891 1.07307 0.304298 1.03808 -1.26194 -1.05969 -0.811899 1.18185 -1.10111 1.16954 -0.848237 0.949488 0.0763542 -0.458666 1.24396 -1.40128 0.33405 -0.265546 -1.91614 2.0429 -0.0423627 0.854907 0.241094 -1.06238 -0.088878 -0.0976409 -0.38491 -1.02175 1.90671 0.654164 -0.509188 -0.473238 0.118169 -1.74522 0.491324 0.963941 -0.662818 -0.608535 0.319672 2.15318 0.0241699 -1.44991 -0.67352 0.244587 -0.564563 1.21774 
Quantized predictions
0.700089 -0.91124 -0.762802 -0.541122 0.354385 1.1786 -1.71397 1.71864 -0.131943 0.109268 -0.070694 -1.78456 1.70177 1.0045 0.298447 -1.3578 -0.33046 0.665634 -0.388077 0.261337 0.755359 0.855029 -0.209058 -0.894116 1.10771 -0.749524 -1.91188 1.09648 0.617785 -0.668103 -1.66763 -0.911222 0.923251 0.332858 -1.22043 0.545566 1.41922 -0.0759554 0.922214 -0.267911 0.762554 -0.368793 1.42051 0.28233 1.0565 0.777935 -0.462788 -1.99916 -0.717426 -0.751606 1.56698 -0.0620451 0.346768 -0.106662 1.03366 0.0780306 -2.27317 0.378934 -0.730258 -0.232211 -0.692925 -0.363336 -0.334954 -1.4107 -0.320306 -0.0575495 1.95386 -1.1452 2.38142 -0.0108576 -1.22771 0.750191 -0.725517 0.452095 -1.81182 -0.324028 0.833443 1.27924 -0.0863571 0.860298 1.70396 0.45262 -1.22829 0.506575 -0.225969 -0.221819 -1.88716 0.14134 -0.0132618 0.7722 0.68676 -0.483284 0.537529 0.548515 1.19122 -1.14613 -0.610542 -1.10035 -1.33564 1.71215 0.849304 1.487 -0.733704 1.00946 -1.46417 1.02899 -0.496399 -0.253235 -0.471008 -0.95636 0.99966 -0.434299 0.673855 -0.94791 -0.94376 0.566982 -0.279697 -1.25296 1.91586 -0.297337 0.450468 1.05105 -2.15695 -1.70651 -0.855989 0.410185 0.894499 -0.872469 1.6196 1.16641 1.76331 0.77179 -0.715942 0.394592 -0.323181 1.47858 -0.0119019 -1.04462 -0.835876 -1.47675 1.71426 -1.2313 1.30606 -1.41684 0.614896 0.239163 -0.55289 -0.289645 -0.0994596 -0.283847 1.75364 -0.446126 -0.197652 0.0620527 -1.26595 1.06999 0.303508 1.0363 -1.25893 -1.05678 -0.773716 1.12582 -1.04856 1.11422 -0.807346 0.904324 0.0728416 -0.437412 1.18496 -1.335 0.330219 -0.263042 -1.89268 2.01845 -0.0414848 0.844746 0.238667 -1.0504 -0.0872612 -0.0964165 -0.383213 -1.01896 1.89999 0.652431 -0.507969 -0.47208 0.117519 -1.73844 0.490078 0.960049 -0.650427 -0.597326 0.314234 2.11434 0.0239506 -1.42393 -0.661047 0.239893 -0.554846 1.1957 
INFO: Saved inference results to file: tb_data/csim_results.log
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 12.15 seconds. CPU system time: 1 seconds. Elapsed time: 13.84 seconds; current allocated memory: 0.219 MB.
***** C SIMULATION COMPLETED IN 0h0m13s *****
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 254.344 MB.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 29.3 seconds. CPU system time: 1.98 seconds. Elapsed time: 32.46 seconds; current allocated memory: 262.355 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,016 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_20_10/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 39,380 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_20_10/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,333 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_20_10/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,331 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_20_10/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,331 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_20_10/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,465 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_20_10/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,465 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_20_10/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,465 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_20_10/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,865 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_20_10/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,265 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_20_10/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,855 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_20_10/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,855 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_20_10/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,855 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_20_10/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,855 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_20_10/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,056 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_20_10/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,078 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_20_10/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<22, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<22, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<22, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<22, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::layernorm_1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::scale_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_layernorm.h:138:11)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<22, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<22, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<22, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<22, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::layernorm_1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::scale_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_layernorm.h:130:12)
INFO: [HLS 214-291] Loop 'LAYERNORM_SEQ_LOOP' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_layernorm.h:169:5)
INFO: [HLS 214-291] Loop 'LAYERNORM_LOAD' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_layernorm.h:172:9)
INFO: [HLS 214-291] Loop 'LAYERNORM_STORE' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_layernorm.h:178:9)
INFO: [HLS 214-291] Loop 'LAYERNORM_1D_RESULT' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_layernorm.h:148:5)
INFO: [HLS 214-291] Loop 'LAYERNORM_1D_VAR' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_layernorm.h:133:5)
INFO: [HLS 214-291] Loop 'LAYERNORM_1D_SUM' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_layernorm.h:127:5)
INFO: [HLS 214-186] Unrolling loop 'LAYERNORM_SEQ_LOOP' (firmware/nnet_utils/nnet_layernorm.h:169:5) in function 'nnet::layernormalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 20 (firmware/nnet_utils/nnet_layernorm.h:156:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'LAYERNORM_SEQ_LOOP' (firmware/nnet_utils/nnet_layernorm.h:169:5) in function 'nnet::layernormalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_layernorm.h:156:0)
INFO: [HLS 214-186] Unrolling loop 'LAYERNORM_STORE' (firmware/nnet_utils/nnet_layernorm.h:178:9) in function 'nnet::layernormalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 10 (firmware/nnet_utils/nnet_layernorm.h:156:0)
INFO: [HLS 214-186] Unrolling loop 'LAYERNORM_LOAD' (firmware/nnet_utils/nnet_layernorm.h:172:9) in function 'nnet::layernormalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 10 (firmware/nnet_utils/nnet_layernorm.h:156:0)
INFO: [HLS 214-186] Unrolling loop 'LAYERNORM_1D_RESULT' (firmware/nnet_utils/nnet_layernorm.h:148:5) in function 'nnet::layernorm_1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 10 (firmware/nnet_utils/nnet_layernorm.h:91:0)
INFO: [HLS 214-186] Unrolling loop 'LAYERNORM_1D_VAR' (firmware/nnet_utils/nnet_layernorm.h:133:5) in function 'nnet::layernorm_1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 10 (firmware/nnet_utils/nnet_layernorm.h:91:0)
INFO: [HLS 214-186] Unrolling loop 'LAYERNORM_1D_SUM' (firmware/nnet_utils/nnet_layernorm.h:127:5) in function 'nnet::layernorm_1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 10 (firmware/nnet_utils/nnet_layernorm.h:91:0)
INFO: [HLS 214-248] Applying array_partition to 'b2': Complete partitioning on dimension 1. (firmware/weights/b2.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 's2': Complete partitioning on dimension 1. (firmware/weights/s2.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'in_val': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_layernorm.h:158:12)
INFO: [HLS 214-248] Applying array_partition to 'outval': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_layernorm.h:159:11)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:10:0)
INFO: [HLS 214-248] Applying array_reshape to 'layer_normalization_input': Complete reshaping on dimension 1. (firmware/myproject.cpp:10:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 11.71 seconds. CPU system time: 0.56 seconds. Elapsed time: 13.69 seconds; current allocated memory: 263.285 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 263.285 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 268.074 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 272.145 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_layernorm.h:128:22) to (firmware/nnet_utils/nnet_layernorm.h:151:1) in function 'nnet::layernorm_1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::layernorm_1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_layernorm.h:73:1)...18 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 309.098 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 351.430 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
WARNING: [SYN 201-103] Legalizing function name 'layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>' to 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'layernormalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>' to 'layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, function 'layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 353.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 353.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'layernormalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, function 'layernormalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 357.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 357.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'myproject'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, function 'myproject'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 362.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 362.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_table_ROM_AUTO_1R' to 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s' pipeline 'layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_22s_14ns_36_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_22s_22s_38_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_22s_9ns_31_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s'.
INFO: [RTMG 210-279] Implementing memory 'myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 366.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s' pipeline 'layernormalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s' is 6600 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))
INFO: [RTGEN 206-100] Finished creating RTL model for 'layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.35 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.45 seconds; current allocated memory: 508.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer_normalization_input' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_19' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_20' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_21' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_22' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_23' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_24' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_25' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_26' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_27' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_28' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_29' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_30' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_31' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_32' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_33' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_34' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_35' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_36' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_37' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_38' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_39' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_40' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_41' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_42' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_43' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_44' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_45' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_46' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_47' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_48' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_49' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_50' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_51' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_52' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_53' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_54' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_55' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_56' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_57' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_58' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_59' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_60' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_61' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_62' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_63' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_64' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_65' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_66' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_67' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_68' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_69' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_70' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_71' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_72' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_73' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_74' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_75' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_76' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_77' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_78' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_79' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_80' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_81' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_82' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_83' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_84' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_85' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_86' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_87' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_88' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_89' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_90' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_91' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_92' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_93' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_94' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_95' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_96' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_97' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_98' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_99' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_100' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_101' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_102' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_103' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_104' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_105' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_106' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_107' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_108' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_109' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_110' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_111' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_112' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_113' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_114' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_115' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_116' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_117' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_118' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_119' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_120' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_121' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_122' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_123' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_124' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_125' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_126' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_127' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_128' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_129' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_130' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_131' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_132' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_133' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_134' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_135' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_136' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_137' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_138' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_139' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_140' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_141' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_142' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_143' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_144' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_145' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_146' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_147' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_148' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_149' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_150' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_151' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_152' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_153' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_154' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_155' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_156' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_157' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_158' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_159' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_160' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_161' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_162' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_163' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_164' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_165' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_166' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_167' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_168' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_169' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_170' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_171' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_172' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_173' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_174' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_175' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_176' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_177' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_178' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_179' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_180' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_181' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_182' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_183' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_184' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_185' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_186' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_187' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_188' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_189' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_190' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_191' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_192' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_193' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_194' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_195' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_196' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_197' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_198' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_199' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'myproject' pipeline 'myproject' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'myproject' is 37400 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp8) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.8 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.89 seconds; current allocated memory: 559.906 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 559.906 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 8.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 8.1 seconds; current allocated memory: 571.719 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
INFO: [HLS 200-789] **** Estimated Fmax: 231.39 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 57.08 seconds. CPU system time: 2.93 seconds. Elapsed time: 62.86 seconds; current allocated memory: 317.773 MB.
***** C/RTL SYNTHESIS COMPLETED IN 0h1m2s *****
***** C/RTL SIMULATION *****
INFO: [HLS 200-1510] Running: add_files -tb myproject_test.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -setup 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/opt/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling apatb_myproject.cpp
   Compiling myproject.cpp_pre.cpp.tb.cpp
   Compiling myproject_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_myproject_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Processing input 0
Predictions
0.71286 -0.928199 -0.777189 -0.550731 0.361164 1.2006 -1.74562 1.75016 -0.134391 0.11136 -0.0716553 -1.802 1.71808 1.01438 0.301654 -1.37116 -0.333255 0.671978 -0.39173 0.263714 0.768871 0.870044 -0.212791 -0.910601 1.1287 -0.763302 -1.94732 1.11731 0.629378 -0.68029 -1.7277 -0.944596 0.956574 0.345212 -1.26421 0.564849 1.47091 -0.0782957 0.955119 -0.277856 0.767882 -0.371249 1.43057 0.284808 1.06388 0.783316 -0.466231 -2.01422 -0.722123 -0.756632 1.60162 -0.0633146 0.354394 -0.109483 1.05639 0.0797155 -2.32308 0.386972 -0.745898 -0.237308 -0.593493 -0.310975 -0.286887 -1.20842 -0.274422 -0.0490542 1.67364 -0.98085 2.03988 -0.00940797 -1.2737 0.778678 -0.752313 0.468947 -1.88071 -0.336176 0.864421 1.3275 -0.0896601 0.893022 1.77997 0.472831 -1.28318 0.529439 -0.235943 -0.231664 -1.97152 0.147372 -0.0140255 0.806727 0.675705 -0.475237 0.528444 0.539315 1.17186 -1.12707 -0.600984 -1.08214 -1.31407 1.68417 0.888008 1.55505 -0.767161 1.05526 -1.53059 1.07537 -0.518822 -0.265165 -0.492332 -0.99961 1.04356 -0.45333 0.704186 -0.989948 -0.985434 0.59177 -0.291944 -1.30851 2.00049 -0.310844 0.364079 0.849171 -1.74213 -1.37857 -0.691255 0.331044 0.722172 -0.704906 1.30842 0.941982 1.70945 0.747969 -0.693687 0.382421 -0.313463 1.43309 -0.0117764 -1.01217 -0.81023 -1.43161 1.79735 -1.29104 1.36911 -1.48531 0.644773 0.250861 -0.579564 -0.303984 -0.104203 -0.297989 1.75767 -0.44658 -0.198132 0.0621384 -1.26891 1.07307 0.304298 1.03808 -1.26194 -1.05969 -0.811899 1.18185 -1.10111 1.16954 -0.848237 0.949488 0.0763542 -0.458666 1.24396 -1.40128 0.33405 -0.265546 -1.91614 2.0429 -0.0423627 0.854907 0.241094 -1.06238 -0.088878 -0.0976409 -0.38491 -1.02175 1.90671 0.654164 -0.509188 -0.473238 0.118169 -1.74522 0.491324 0.963941 -0.662818 -0.608535 0.319672 2.15318 0.0241699 -1.44991 -0.67352 0.244587 -0.564563 1.21774 
Quantized predictions
0.700089 -0.91124 -0.762802 -0.541122 0.354385 1.1786 -1.71397 1.71864 -0.131943 0.109268 -0.070694 -1.78456 1.70177 1.0045 0.298447 -1.3578 -0.33046 0.665634 -0.388077 0.261337 0.755359 0.855029 -0.209058 -0.894116 1.10771 -0.749524 -1.91188 1.09648 0.617785 -0.668103 -1.66763 -0.911222 0.923251 0.332858 -1.22043 0.545566 1.41922 -0.0759554 0.922214 -0.267911 0.762554 -0.368793 1.42051 0.28233 1.0565 0.777935 -0.462788 -1.99916 -0.717426 -0.751606 1.56698 -0.0620451 0.346768 -0.106662 1.03366 0.0780306 -2.27317 0.378934 -0.730258 -0.232211 -0.692925 -0.363336 -0.334954 -1.4107 -0.320306 -0.0575495 1.95386 -1.1452 2.38142 -0.0108576 -1.22771 0.750191 -0.725517 0.452095 -1.81182 -0.324028 0.833443 1.27924 -0.0863571 0.860298 1.70396 0.45262 -1.22829 0.506575 -0.225969 -0.221819 -1.88716 0.14134 -0.0132618 0.7722 0.68676 -0.483284 0.537529 0.548515 1.19122 -1.14613 -0.610542 -1.10035 -1.33564 1.71215 0.849304 1.487 -0.733704 1.00946 -1.46417 1.02899 -0.496399 -0.253235 -0.471008 -0.95636 0.99966 -0.434299 0.673855 -0.94791 -0.94376 0.566982 -0.279697 -1.25296 1.91586 -0.297337 0.450468 1.05105 -2.15695 -1.70651 -0.855989 0.410185 0.894499 -0.872469 1.6196 1.16641 1.76331 0.77179 -0.715942 0.394592 -0.323181 1.47858 -0.0119019 -1.04462 -0.835876 -1.47675 1.71426 -1.2313 1.30606 -1.41684 0.614896 0.239163 -0.55289 -0.289645 -0.0994596 -0.283847 1.75364 -0.446126 -0.197652 0.0620527 -1.26595 1.06999 0.303508 1.0363 -1.25893 -1.05678 -0.773716 1.12582 -1.04856 1.11422 -0.807346 0.904324 0.0728416 -0.437412 1.18496 -1.335 0.330219 -0.263042 -1.89268 2.01845 -0.0414848 0.844746 0.238667 -1.0504 -0.0872612 -0.0964165 -0.383213 -1.01896 1.89999 0.652431 -0.507969 -0.47208 0.117519 -1.73844 0.490078 0.960049 -0.650427 -0.597326 0.314234 2.11434 0.0239506 -1.42393 -0.661047 0.239893 -0.554846 1.1957 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 40.95 seconds. CPU system time: 2.59 seconds. Elapsed time: 44.18 seconds; current allocated memory: 19.129 MB.
INFO: [COSIM 212-302] Starting C TB testing ...  
Processing input 0
Predictions
0.71286 -0.928199 -0.777189 -0.550731 0.361164 1.2006 -1.74562 1.75016 -0.134391 0.11136 -0.0716553 -1.802 1.71808 1.01438 0.301654 -1.37116 -0.333255 0.671978 -0.39173 0.263714 0.768871 0.870044 -0.212791 -0.910601 1.1287 -0.763302 -1.94732 1.11731 0.629378 -0.68029 -1.7277 -0.944596 0.956574 0.345212 -1.26421 0.564849 1.47091 -0.0782957 0.955119 -0.277856 0.767882 -0.371249 1.43057 0.284808 1.06388 0.783316 -0.466231 -2.01422 -0.722123 -0.756632 1.60162 -0.0633146 0.354394 -0.109483 1.05639 0.0797155 -2.32308 0.386972 -0.745898 -0.237308 -0.593493 -0.310975 -0.286887 -1.20842 -0.274422 -0.0490542 1.67364 -0.98085 2.03988 -0.00940797 -1.2737 0.778678 -0.752313 0.468947 -1.88071 -0.336176 0.864421 1.3275 -0.0896601 0.893022 1.77997 0.472831 -1.28318 0.529439 -0.235943 -0.231664 -1.97152 0.147372 -0.0140255 0.806727 0.675705 -0.475237 0.528444 0.539315 1.17186 -1.12707 -0.600984 -1.08214 -1.31407 1.68417 0.888008 1.55505 -0.767161 1.05526 -1.53059 1.07537 -0.518822 -0.265165 -0.492332 -0.99961 1.04356 -0.45333 0.704186 -0.989948 -0.985434 0.59177 -0.291944 -1.30851 2.00049 -0.310844 0.364079 0.849171 -1.74213 -1.37857 -0.691255 0.331044 0.722172 -0.704906 1.30842 0.941982 1.70945 0.747969 -0.693687 0.382421 -0.313463 1.43309 -0.0117764 -1.01217 -0.81023 -1.43161 1.79735 -1.29104 1.36911 -1.48531 0.644773 0.250861 -0.579564 -0.303984 -0.104203 -0.297989 1.75767 -0.44658 -0.198132 0.0621384 -1.26891 1.07307 0.304298 1.03808 -1.26194 -1.05969 -0.811899 1.18185 -1.10111 1.16954 -0.848237 0.949488 0.0763542 -0.458666 1.24396 -1.40128 0.33405 -0.265546 -1.91614 2.0429 -0.0423627 0.854907 0.241094 -1.06238 -0.088878 -0.0976409 -0.38491 -1.02175 1.90671 0.654164 -0.509188 -0.473238 0.118169 -1.74522 0.491324 0.963941 -0.662818 -0.608535 0.319672 2.15318 0.0241699 -1.44991 -0.67352 0.244587 -0.564563 1.21774 
Quantized predictions
0.700089 -0.91124 -0.762802 -0.541122 0.354385 1.1786 -1.71397 1.71864 -0.131943 0.109268 -0.070694 -1.78456 1.70177 1.0045 0.298447 -1.3578 -0.33046 0.665634 -0.388077 0.261337 0.755359 0.855029 -0.209058 -0.894116 1.10771 -0.749524 -1.91188 1.09648 0.617785 -0.668103 -1.66763 -0.911222 0.923251 0.332858 -1.22043 0.545566 1.41922 -0.0759554 0.922214 -0.267911 0.762554 -0.368793 1.42051 0.28233 1.0565 0.777935 -0.462788 -1.99916 -0.717426 -0.751606 1.56698 -0.0620451 0.346768 -0.106662 1.03366 0.0780306 -2.27317 0.378934 -0.730258 -0.232211 -0.692925 -0.363336 -0.334954 -1.4107 -0.320306 -0.0575495 1.95386 -1.1452 2.38142 -0.0108576 -1.22771 0.750191 -0.725517 0.452095 -1.81182 -0.324028 0.833443 1.27924 -0.0863571 0.860298 1.70396 0.45262 -1.22829 0.506575 -0.225969 -0.221819 -1.88716 0.14134 -0.0132618 0.7722 0.68676 -0.483284 0.537529 0.548515 1.19122 -1.14613 -0.610542 -1.10035 -1.33564 1.71215 0.849304 1.487 -0.733704 1.00946 -1.46417 1.02899 -0.496399 -0.253235 -0.471008 -0.95636 0.99966 -0.434299 0.673855 -0.94791 -0.94376 0.566982 -0.279697 -1.25296 1.91586 -0.297337 0.450468 1.05105 -2.15695 -1.70651 -0.855989 0.410185 0.894499 -0.872469 1.6196 1.16641 1.76331 0.77179 -0.715942 0.394592 -0.323181 1.47858 -0.0119019 -1.04462 -0.835876 -1.47675 1.71426 -1.2313 1.30606 -1.41684 0.614896 0.239163 -0.55289 -0.289645 -0.0994596 -0.283847 1.75364 -0.446126 -0.197652 0.0620527 -1.26595 1.06999 0.303508 1.0363 -1.25893 -1.05678 -0.773716 1.12582 -1.04856 1.11422 -0.807346 0.904324 0.0728416 -0.437412 1.18496 -1.335 0.330219 -0.263042 -1.89268 2.01845 -0.0414848 0.844746 0.238667 -1.0504 -0.0872612 -0.0964165 -0.383213 -1.01896 1.89999 0.652431 -0.507969 -0.47208 0.117519 -1.73844 0.490078 0.960049 -0.650427 -0.597326 0.314234 2.11434 0.0239506 -1.42393 -0.661047 0.239893 -0.554846 1.1957 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [COSIM 212-323] Starting verilog simulation...
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_myproject_top glbl -Oenable_linking_all_libraries -prj myproject.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s myproject -debug all 
Multi-threading is on. Using 54 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_20_10/myproject_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_20_10/myproject_prj/solution1/sim/verilog/myproject.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_myproject_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_20_10/myproject_prj/solution1/sim/verilog/myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_20_10/myproject_prj/solution1/sim/verilog/myproject_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_20_10/myproject_prj/solution1/sim/verilog/myproject.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_20_10/myproject_prj/solution1/sim/verilog/myproject_mul_22s_22s_38_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_22s_22s_38_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_20_10/myproject_prj/solution1/sim/verilog/myproject_mul_22s_14ns_36_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_22s_14ns_36_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_20_10/myproject_prj/solution1/sim/verilog/myproject_mul_22s_9ns_31_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_22s_9ns_31_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_20_10/myproject_prj/solution1/sim/verilog/myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_20_10/myproject_prj/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.myproject_layernorm_1d_ap_fixed_...
Compiling module xil_defaultlib.myproject_mul_22s_22s_38_1_1(NUM...
Compiling module xil_defaultlib.myproject_mul_22s_14ns_36_1_1(NU...
Compiling module xil_defaultlib.myproject_mul_22s_9ns_31_1_1(NUM...
Compiling module xil_defaultlib.myproject_layernorm_1d_ap_fixed_...
Compiling module xil_defaultlib.myproject_layernormalize_ap_fixe...
Compiling module xil_defaultlib.myproject
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_myproject_top
Compiling module work.glbl
Built simulation snapshot myproject

****** xsim v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/myproject/xsim_script.tcl
# xsim {myproject} -view {{myproject_dataflow_ana.wcfg}} -tclbatch {myproject.tcl} -protoinst {myproject.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file myproject.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject//AESL_inst_myproject_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1006/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1006_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1022/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1022_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1038/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1038_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1054/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1054_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1070/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1070_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1086/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1086_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1102/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1102_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1118/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1118_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_814/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_814_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_830/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_830_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_846/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_846_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_862/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_862_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_878/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_878_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_894/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_894_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_910/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_910_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_926/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_926_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_942/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_942_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_958/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_958_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_974/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_974_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_990/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_990_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834_activity
Time resolution is 1 ps
open_wave_config myproject_dataflow_ana.wcfg
source myproject.tcl
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_199_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_199 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_198_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_198 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_197_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_197 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_196_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_196 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_195_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_195 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_194_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_194 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_193_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_193 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_192_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_192 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_191_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_191 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_190_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_190 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_189_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_189 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_188_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_188 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_187_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_187 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_186_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_186 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_185_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_185 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_184_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_184 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_183_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_183 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_182_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_182 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_181_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_181 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_180_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_180 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_179_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_179 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_178_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_178 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_177_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_177 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_176_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_176 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_175_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_175 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_174_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_174 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_173_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_173 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_172_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_172 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_171_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_171 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_170_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_170 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_169_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_169 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_168_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_168 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_167_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_167 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_166_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_166 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_165_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_165 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_164_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_164 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_163_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_163 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_162_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_162 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_161_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_161 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_160_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_160 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_159_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_159 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_158_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_158 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_157_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_157 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_156_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_156 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_155_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_155 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_154_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_154 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_153_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_153 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_152_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_152 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_151_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_151 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_150_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_150 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_149_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_149 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_148_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_148 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_147_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_147 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_146_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_146 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_145_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_145 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_144_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_144 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_143_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_143 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_142_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_142 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_141_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_141 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_140_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_140 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_139_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_139 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_138_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_138 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_137_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_137 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_136_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_136 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_135_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_135 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_134_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_134 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_133_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_133 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_132_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_132 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_131_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_131 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_130_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_130 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_129_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_129 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_128_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_128 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_127_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_127 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_126_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_126 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_125_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_125 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_124_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_124 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_123_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_123 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_122_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_122 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_121_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_121 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_120_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_120 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_119_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_119 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_118_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_118 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_117_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_117 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_116_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_116 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_115_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_115 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_114_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_114 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_113_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_113 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_112_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_112 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_111_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_111 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_110_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_110 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_109_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_109 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_108_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_108 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_107_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_107 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_106_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_106 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_105_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_105 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_104_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_104 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_103_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_103 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_102_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_102 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_101_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_101 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_100_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_100 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_99_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_99 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_98_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_98 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_97_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_97 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_96_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_96 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_95_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_95 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_94_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_94 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_93_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_93 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_92_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_92 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_91_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_91 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_90_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_90 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_89_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_89 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_88_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_88 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_87_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_87 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_86_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_86 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_85_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_85 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_84_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_84 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_83_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_83 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_82_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_82 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_81_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_81 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_80_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_80 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_79_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_79 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_78_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_78 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_77_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_77 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_76_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_76 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_75_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_75 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_74_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_74 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_73_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_73 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_72_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_72 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_71_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_71 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_70_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_70 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_69_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_69 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_68_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_68 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_67_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_67 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_66_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_66 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_65_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_65 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_64_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_64 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_63_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_63 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_62_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_62 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_61_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_61 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_60_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_60 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_59_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_59 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_58_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_58 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_57_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_57 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_56_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_56 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_55_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_55 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_54_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_54 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_53_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_53 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_52_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_52 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_51_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_51 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_50_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_50 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_49_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_49 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_48_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_48 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_47_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_47 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_46_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_46 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_45_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_45 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_44_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_44 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_43_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_43 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_42_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_42 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_41_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_41 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_40_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_40 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_39_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_39 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_38_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_38 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_37_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_37 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_36_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_36 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_35_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_35 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_34_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_34 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_33_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_33 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_32_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_32 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_31_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_31 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_30_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_30 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_29_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_29 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_28_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_28 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_27_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_27 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_26_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_26 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_25_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_25 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_24_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_24 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_23_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_23 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_22_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_22 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_21_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_21 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_20_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_20 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_19_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_19 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_18_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_18 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_17_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_17 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_16_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_16 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_15_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_15 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_14_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_14 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_13_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_13 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_12_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_12 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_11_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_11 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_10_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_10 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_9_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_9 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_8_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_8 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_7_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_7 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_6_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_6 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_5_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_5 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_4_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_4 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_3_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_3 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_2_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_2 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_1_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_1 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_0_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_0 -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $cinputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer_normalization_input -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer_normalization_input_ap_vld -into $return_group -color #ffff00 -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_start -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_done -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_idle -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_myproject_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_10 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_100 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_101 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_102 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_103 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_104 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_105 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_106 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_107 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_108 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_109 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_11 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_110 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_111 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_112 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_113 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_114 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_115 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_116 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_117 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_118 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_119 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_12 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_120 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_121 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_122 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_123 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_124 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_125 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_126 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_127 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_128 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_129 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_13 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_130 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_131 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_132 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_133 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_134 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_135 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_136 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_137 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_138 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_139 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_14 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_140 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_141 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_142 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_143 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_144 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_145 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_146 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_147 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_148 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_149 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_15 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_150 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_151 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_152 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_153 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_154 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_155 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_156 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_157 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_158 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_159 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_16 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_160 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_161 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_162 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_163 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_164 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_165 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_166 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_167 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_168 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_169 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_17 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_170 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_171 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_172 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_173 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_174 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_175 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_176 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_177 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_178 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_179 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_18 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_180 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_181 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_182 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_183 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_184 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_185 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_186 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_187 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_188 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_189 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_19 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_190 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_191 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_192 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_193 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_194 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_195 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_196 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_197 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_198 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_199 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_20 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_21 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_22 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_23 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_24 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_25 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_26 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_27 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_28 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_29 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_3 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_30 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_31 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_32 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_33 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_34 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_35 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_36 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_37 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_38 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_39 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_4 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_40 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_41 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_42 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_43 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_44 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_45 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_46 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_47 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_48 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_49 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_5 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_50 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_51 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_52 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_53 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_54 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_55 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_56 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_57 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_58 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_59 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_6 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_60 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_61 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_62 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_63 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_64 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_65 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_66 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_67 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_68 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_69 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_7 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_70 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_71 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_72 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_73 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_74 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_75 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_76 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_77 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_78 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_79 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_8 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_80 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_81 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_82 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_83 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_84 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_85 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_86 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_87 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_88 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_89 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_9 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_90 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_91 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_92 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_93 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_94 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_95 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_96 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_97 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_98 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_99 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer_normalization_input -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/layer2_out_199_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_199 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_198_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_198 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_197_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_197 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_196_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_196 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_195_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_195 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_194_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_194 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_193_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_193 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_192_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_192 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_191_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_191 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_190_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_190 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_189_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_189 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_188_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_188 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_187_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_187 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_186_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_186 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_185_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_185 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_184_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_184 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_183_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_183 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_182_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_182 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_181_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_181 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_180_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_180 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_179_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_179 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_178_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_178 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_177_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_177 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_176_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_176 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_175_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_175 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_174_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_174 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_173_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_173 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_172_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_172 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_171_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_171 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_170_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_170 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_169_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_169 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_168_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_168 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_167_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_167 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_166_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_166 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_165_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_165 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_164_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_164 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_163_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_163 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_162_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_162 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_161_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_161 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_160_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_160 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_159_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_159 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_158_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_158 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_157_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_157 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_156_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_156 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_155_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_155 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_154_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_154 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_153_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_153 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_152_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_152 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_151_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_151 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_150_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_150 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_149_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_149 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_148_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_148 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_147_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_147 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_146_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_146 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_145_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_145 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_144_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_144 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_143_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_143 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_142_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_142 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_141_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_141 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_140_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_140 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_139_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_139 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_138_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_138 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_137_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_137 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_136_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_136 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_135_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_135 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_134_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_134 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_133_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_133 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_132_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_132 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_131_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_131 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_130_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_130 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_129_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_129 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_128_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_128 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_127_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_127 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_126_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_126 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_125_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_125 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_124_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_124 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_123_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_123 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_122_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_122 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_121_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_121 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_120_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_120 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_119_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_119 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_118_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_118 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_117_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_117 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_116_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_116 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_115_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_115 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_114_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_114 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_113_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_113 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_112_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_112 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_111_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_111 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_110_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_110 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_109_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_109 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_108_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_108 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_107_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_107 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_106_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_106 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_105_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_105 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_104_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_104 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_103_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_103 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_102_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_102 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_101_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_101 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_100_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_100 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_99_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_99 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_98_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_98 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_97_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_97 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_96_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_96 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_95_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_95 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_94_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_94 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_93_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_93 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_92_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_92 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_91_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_91 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_90_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_90 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_89_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_89 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_88_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_88 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_87_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_87 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_86_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_86 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_85_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_85 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_84_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_84 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_83_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_83 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_82_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_82 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_81_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_81 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_80_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_80 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_79_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_79 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_78_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_78 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_77_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_77 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_76_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_76 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_75_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_75 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_74_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_74 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_73_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_73 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_72_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_72 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_71_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_71 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_70_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_70 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_69_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_69 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_68_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_68 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_67_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_67 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_66_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_66 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_65_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_65 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_64_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_64 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_63_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_63 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_62_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_62 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_61_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_61 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_60_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_60 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_59_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_59 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_58_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_58 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_57_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_57 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_56_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_56 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_55_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_55 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_54_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_54 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_53_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_53 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_52_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_52 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_51_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_51 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_50_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_50 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_49_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_49 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_48_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_48 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_47_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_47 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_46_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_46 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_45_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_45 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_44_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_44 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_43_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_43 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_42_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_42 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_41_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_41 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_40_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_40 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_39_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_39 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_38_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_38 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_37_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_37 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_36_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_36 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_35_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_35 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_34_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_34 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_33_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_33 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_32_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_32 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_31_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_31 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_30_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_30 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_29_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_29 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_28_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_28 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_27_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_27 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_26_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_26 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_25_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_25 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_24_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_24 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_23_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_23 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_22_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_22 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_21_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_21 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_20_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_20 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_19_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_19 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_18_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_18 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_17_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_17 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_16_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_16 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_15_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_15 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_14_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_14 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_13_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_13 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_12_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_12 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_11_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_11 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_10_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_10 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_9_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_9 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_8_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_8 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_7_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_7 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_6_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_6 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_5_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_5 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_4_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_4 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_3_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_3 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_2_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_2 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_1_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_1 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_0_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_0 -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]
## add_wave /apatb_myproject_top/layer_normalization_input -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer_normalization_input_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## save_wave_config myproject.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "113000"
// RTL Simulation : 1 / 1 [100.00%] @ "148000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 177500 ps : File "/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_20_10/myproject_prj/solution1/sim/verilog/myproject.autotb.v" Line 12430
## quit
INFO: [Common 17-206] Exiting xsim at Mon Dec  9 05:21:23 2024...
INFO: [COSIM 212-316] Starting C post checking ...
Processing input 0
Predictions
0.71286 -0.928199 -0.777189 -0.550731 0.361164 1.2006 -1.74562 1.75016 -0.134391 0.11136 -0.0716553 -1.802 1.71808 1.01438 0.301654 -1.37116 -0.333255 0.671978 -0.39173 0.263714 0.768871 0.870044 -0.212791 -0.910601 1.1287 -0.763302 -1.94732 1.11731 0.629378 -0.68029 -1.7277 -0.944596 0.956574 0.345212 -1.26421 0.564849 1.47091 -0.0782957 0.955119 -0.277856 0.767882 -0.371249 1.43057 0.284808 1.06388 0.783316 -0.466231 -2.01422 -0.722123 -0.756632 1.60162 -0.0633146 0.354394 -0.109483 1.05639 0.0797155 -2.32308 0.386972 -0.745898 -0.237308 -0.593493 -0.310975 -0.286887 -1.20842 -0.274422 -0.0490542 1.67364 -0.98085 2.03988 -0.00940797 -1.2737 0.778678 -0.752313 0.468947 -1.88071 -0.336176 0.864421 1.3275 -0.0896601 0.893022 1.77997 0.472831 -1.28318 0.529439 -0.235943 -0.231664 -1.97152 0.147372 -0.0140255 0.806727 0.675705 -0.475237 0.528444 0.539315 1.17186 -1.12707 -0.600984 -1.08214 -1.31407 1.68417 0.888008 1.55505 -0.767161 1.05526 -1.53059 1.07537 -0.518822 -0.265165 -0.492332 -0.99961 1.04356 -0.45333 0.704186 -0.989948 -0.985434 0.59177 -0.291944 -1.30851 2.00049 -0.310844 0.364079 0.849171 -1.74213 -1.37857 -0.691255 0.331044 0.722172 -0.704906 1.30842 0.941982 1.70945 0.747969 -0.693687 0.382421 -0.313463 1.43309 -0.0117764 -1.01217 -0.81023 -1.43161 1.79735 -1.29104 1.36911 -1.48531 0.644773 0.250861 -0.579564 -0.303984 -0.104203 -0.297989 1.75767 -0.44658 -0.198132 0.0621384 -1.26891 1.07307 0.304298 1.03808 -1.26194 -1.05969 -0.811899 1.18185 -1.10111 1.16954 -0.848237 0.949488 0.0763542 -0.458666 1.24396 -1.40128 0.33405 -0.265546 -1.91614 2.0429 -0.0423627 0.854907 0.241094 -1.06238 -0.088878 -0.0976409 -0.38491 -1.02175 1.90671 0.654164 -0.509188 -0.473238 0.118169 -1.74522 0.491324 0.963941 -0.662818 -0.608535 0.319672 2.15318 0.0241699 -1.44991 -0.67352 0.244587 -0.564563 1.21774 
Quantized predictions
0.700089 -0.91124 -0.762802 -0.541122 0.354385 1.1786 -1.71397 1.71864 -0.131943 0.109268 -0.070694 -1.78456 1.70177 1.0045 0.298447 -1.3578 -0.33046 0.665634 -0.388077 0.261337 0.755359 0.855029 -0.209058 -0.894116 1.10771 -0.749524 -1.91188 1.09648 0.617785 -0.668103 -1.66763 -0.911222 0.923251 0.332858 -1.22043 0.545566 1.41922 -0.0759554 0.922214 -0.267911 0.762554 -0.368793 1.42051 0.28233 1.0565 0.777935 -0.462788 -1.99916 -0.717426 -0.751606 1.56698 -0.0620451 0.346768 -0.106662 1.03366 0.0780306 -2.27317 0.378934 -0.730258 -0.232211 -0.692925 -0.363336 -0.334954 -1.4107 -0.320306 -0.0575495 1.95386 -1.1452 2.38142 -0.0108576 -1.22771 0.750191 -0.725517 0.452095 -1.81182 -0.324028 0.833443 1.27924 -0.0863571 0.860298 1.70396 0.45262 -1.22829 0.506575 -0.225969 -0.221819 -1.88716 0.14134 -0.0132618 0.7722 0.68676 -0.483284 0.537529 0.548515 1.19122 -1.14613 -0.610542 -1.10035 -1.33564 1.71215 0.849304 1.487 -0.733704 1.00946 -1.46417 1.02899 -0.496399 -0.253235 -0.471008 -0.95636 0.99966 -0.434299 0.673855 -0.94791 -0.94376 0.566982 -0.279697 -1.25296 1.91586 -0.297337 0.450468 1.05105 -2.15695 -1.70651 -0.855989 0.410185 0.894499 -0.872469 1.6196 1.16641 1.76331 0.77179 -0.715942 0.394592 -0.323181 1.47858 -0.0119019 -1.04462 -0.835876 -1.47675 1.71426 -1.2313 1.30606 -1.41684 0.614896 0.239163 -0.55289 -0.289645 -0.0994596 -0.283847 1.75364 -0.446126 -0.197652 0.0620527 -1.26595 1.06999 0.303508 1.0363 -1.25893 -1.05678 -0.773716 1.12582 -1.04856 1.11422 -0.807346 0.904324 0.0728416 -0.437412 1.18496 -1.335 0.330219 -0.263042 -1.89268 2.01845 -0.0414848 0.844746 0.238667 -1.0504 -0.0872612 -0.0964165 -0.383213 -1.01896 1.89999 0.652431 -0.507969 -0.47208 0.117519 -1.73844 0.490078 0.960049 -0.650427 -0.597326 0.314234 2.11434 0.0239506 -1.42393 -0.661047 0.239893 -0.554846 1.1957 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO:
Report time       : Mon Dec  9 05:21:02 AM CET 2024.
Solution          : solution1.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+
|          |          |             Latency(Clock Cycles)             |              Interval(Clock Cycles)           | Total Execution Time |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+    (Clock Cycles)    +
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |                      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+
|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|                    NA|
|   Verilog|      Pass|             NA|             NA|             NA|             NA|             NA|             NA|                    NA|
+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+

***** C/RTL SIMULATION COMPLETED IN 0h1m5s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myproject"
## variable backend
## set backend "vivado"
## variable part
## set part "xcvu13p-flga2577-2-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 12.5%
## variable version
## set version "1.0.0"
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1542.066 ; gain = 38.805 ; free physical = 78307 ; free virtual = 122909
# synth_design -top ${project_name} -part $part
Command: synth_design -top myproject -part xcvu13p-flga2577-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu13p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu13p'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1768259
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1969.574 ; gain = 413.555 ; free physical = 77595 ; free virtual = 122218
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'myproject' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_20_10/myproject_prj/solution1/syn/verilog/myproject.v:9]
INFO: [Synth 8-6157] synthesizing module 'myproject_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_20_10/myproject_prj/solution1/syn/verilog/myproject_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_20_10/myproject_prj/solution1/syn/verilog/myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_20_10/myproject_prj/solution1/syn/verilog/myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb.v:7]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 16384 - type: integer 
INFO: [Synth 8-3876] $readmem data file './myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb.dat' is read successfully [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_20_10/myproject_prj/solution1/syn/verilog/myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb.v:28]
INFO: [Synth 8-6155] done synthesizing module 'myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_20_10/myproject_prj/solution1/syn/verilog/myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_22s_22s_38_1_1' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_20_10/myproject_prj/solution1/syn/verilog/myproject_mul_22s_22s_38_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 22 - type: integer 
	Parameter din1_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 38 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_22s_22s_38_1_1' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_20_10/myproject_prj/solution1/syn/verilog/myproject_mul_22s_22s_38_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_22s_14ns_36_1_1' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_20_10/myproject_prj/solution1/syn/verilog/myproject_mul_22s_14ns_36_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 22 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_22s_14ns_36_1_1' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_20_10/myproject_prj/solution1/syn/verilog/myproject_mul_22s_14ns_36_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_22s_9ns_31_1_1' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_20_10/myproject_prj/solution1/syn/verilog/myproject_mul_22s_9ns_31_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 22 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_22s_9ns_31_1_1' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_20_10/myproject_prj/solution1/syn/verilog/myproject_mul_22s_9ns_31_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_20_10/myproject_prj/solution1/syn/verilog/myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'myproject_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_20_10/myproject_prj/solution1/syn/verilog/myproject_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'myproject' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_20_10/myproject_prj/solution1/syn/verilog/myproject.v:9]
WARNING: [Synth 8-7129] Port reset in module myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2066.512 ; gain = 510.492 ; free physical = 77484 ; free virtual = 122110
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2084.324 ; gain = 528.305 ; free physical = 77477 ; free virtual = 122103
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu13p-flga2577-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcvu13p-flga2577-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2101.234 ; gain = 545.215 ; free physical = 77465 ; free virtual = 122091
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2109.242 ; gain = 553.223 ; free physical = 77431 ; free virtual = 122077
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   22 Bit       Adders := 240   
	  10 Input   22 Bit       Adders := 20    
	   2 Input   22 Bit       Adders := 20    
	   5 Input   22 Bit       Adders := 20    
	   2 Input   19 Bit       Adders := 20    
+---Registers : 
	             3200 Bit    Registers := 1     
	               22 Bit    Registers := 860   
	               19 Bit    Registers := 20    
	               16 Bit    Registers := 220   
	                9 Bit    Registers := 20    
	                6 Bit    Registers := 20    
	                1 Bit    Registers := 133   
+---ROMs : 
	                    ROMs := 20    
+---Muxes : 
	   2 Input 3200 Bit        Muxes := 1     
	   3 Input   19 Bit        Muxes := 20    
	   2 Input   14 Bit        Muxes := 20    
	   2 Input    1 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_22s_14ns_36_1_1_U11/tmp_product, operation Mode is: A*(B:0x1999).
DSP Report: operator mul_22s_14ns_36_1_1_U11/tmp_product is absorbed into DSP mul_22s_14ns_36_1_1_U11/tmp_product.
DSP Report: Generating DSP mul_22s_22s_38_1_1_U2/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_22s_22s_38_1_1_U2/tmp_product is absorbed into DSP mul_22s_22s_38_1_1_U2/tmp_product.
DSP Report: register sub_ln134_1_reg_989_reg is absorbed into DSP mul_22s_22s_38_1_1_U2/tmp_product.
DSP Report: operator mul_22s_22s_38_1_1_U2/tmp_product is absorbed into DSP mul_22s_22s_38_1_1_U2/tmp_product.
DSP Report: operator mul_22s_22s_38_1_1_U2/tmp_product is absorbed into DSP mul_22s_22s_38_1_1_U2/tmp_product.
DSP Report: Generating DSP mul_22s_22s_38_1_1_U1/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_22s_22s_38_1_1_U1/tmp_product is absorbed into DSP mul_22s_22s_38_1_1_U1/tmp_product.
DSP Report: register sub_ln134_reg_983_reg is absorbed into DSP mul_22s_22s_38_1_1_U1/tmp_product.
DSP Report: operator mul_22s_22s_38_1_1_U1/tmp_product is absorbed into DSP mul_22s_22s_38_1_1_U1/tmp_product.
DSP Report: operator mul_22s_22s_38_1_1_U1/tmp_product is absorbed into DSP mul_22s_22s_38_1_1_U1/tmp_product.
DSP Report: Generating DSP mul_22s_22s_38_1_1_U5/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_22s_22s_38_1_1_U5/tmp_product is absorbed into DSP mul_22s_22s_38_1_1_U5/tmp_product.
DSP Report: register sub_ln134_4_reg_1007_reg is absorbed into DSP mul_22s_22s_38_1_1_U5/tmp_product.
DSP Report: operator mul_22s_22s_38_1_1_U5/tmp_product is absorbed into DSP mul_22s_22s_38_1_1_U5/tmp_product.
DSP Report: operator mul_22s_22s_38_1_1_U5/tmp_product is absorbed into DSP mul_22s_22s_38_1_1_U5/tmp_product.
DSP Report: Generating DSP mul_22s_22s_38_1_1_U3/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_22s_22s_38_1_1_U3/tmp_product is absorbed into DSP mul_22s_22s_38_1_1_U3/tmp_product.
DSP Report: register sub_ln134_2_reg_995_reg is absorbed into DSP mul_22s_22s_38_1_1_U3/tmp_product.
DSP Report: operator mul_22s_22s_38_1_1_U3/tmp_product is absorbed into DSP mul_22s_22s_38_1_1_U3/tmp_product.
DSP Report: operator mul_22s_22s_38_1_1_U3/tmp_product is absorbed into DSP mul_22s_22s_38_1_1_U3/tmp_product.
DSP Report: Generating DSP mul_22s_22s_38_1_1_U4/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_22s_22s_38_1_1_U4/tmp_product is absorbed into DSP mul_22s_22s_38_1_1_U4/tmp_product.
DSP Report: register sub_ln134_3_reg_1001_reg is absorbed into DSP mul_22s_22s_38_1_1_U4/tmp_product.
DSP Report: operator mul_22s_22s_38_1_1_U4/tmp_product is absorbed into DSP mul_22s_22s_38_1_1_U4/tmp_product.
DSP Report: operator mul_22s_22s_38_1_1_U4/tmp_product is absorbed into DSP mul_22s_22s_38_1_1_U4/tmp_product.
DSP Report: Generating DSP mul_22s_22s_38_1_1_U7/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_22s_22s_38_1_1_U7/tmp_product is absorbed into DSP mul_22s_22s_38_1_1_U7/tmp_product.
DSP Report: register sub_ln134_6_reg_1019_reg is absorbed into DSP mul_22s_22s_38_1_1_U7/tmp_product.
DSP Report: operator mul_22s_22s_38_1_1_U7/tmp_product is absorbed into DSP mul_22s_22s_38_1_1_U7/tmp_product.
DSP Report: operator mul_22s_22s_38_1_1_U7/tmp_product is absorbed into DSP mul_22s_22s_38_1_1_U7/tmp_product.
DSP Report: Generating DSP mul_22s_22s_38_1_1_U10/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_22s_22s_38_1_1_U10/tmp_product is absorbed into DSP mul_22s_22s_38_1_1_U10/tmp_product.
DSP Report: register sub_ln134_9_reg_1037_reg is absorbed into DSP mul_22s_22s_38_1_1_U10/tmp_product.
DSP Report: operator mul_22s_22s_38_1_1_U10/tmp_product is absorbed into DSP mul_22s_22s_38_1_1_U10/tmp_product.
DSP Report: operator mul_22s_22s_38_1_1_U10/tmp_product is absorbed into DSP mul_22s_22s_38_1_1_U10/tmp_product.
DSP Report: Generating DSP mul_22s_22s_38_1_1_U8/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_22s_22s_38_1_1_U8/tmp_product is absorbed into DSP mul_22s_22s_38_1_1_U8/tmp_product.
DSP Report: register sub_ln134_7_reg_1025_reg is absorbed into DSP mul_22s_22s_38_1_1_U8/tmp_product.
DSP Report: operator mul_22s_22s_38_1_1_U8/tmp_product is absorbed into DSP mul_22s_22s_38_1_1_U8/tmp_product.
DSP Report: operator mul_22s_22s_38_1_1_U8/tmp_product is absorbed into DSP mul_22s_22s_38_1_1_U8/tmp_product.
DSP Report: Generating DSP mul_22s_22s_38_1_1_U6/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_22s_22s_38_1_1_U6/tmp_product is absorbed into DSP mul_22s_22s_38_1_1_U6/tmp_product.
DSP Report: register sub_ln134_5_reg_1013_reg is absorbed into DSP mul_22s_22s_38_1_1_U6/tmp_product.
DSP Report: operator mul_22s_22s_38_1_1_U6/tmp_product is absorbed into DSP mul_22s_22s_38_1_1_U6/tmp_product.
DSP Report: operator mul_22s_22s_38_1_1_U6/tmp_product is absorbed into DSP mul_22s_22s_38_1_1_U6/tmp_product.
DSP Report: Generating DSP mul_22s_22s_38_1_1_U9/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_22s_22s_38_1_1_U9/tmp_product is absorbed into DSP mul_22s_22s_38_1_1_U9/tmp_product.
DSP Report: register sub_ln134_8_reg_1031_reg is absorbed into DSP mul_22s_22s_38_1_1_U9/tmp_product.
DSP Report: operator mul_22s_22s_38_1_1_U9/tmp_product is absorbed into DSP mul_22s_22s_38_1_1_U9/tmp_product.
DSP Report: operator mul_22s_22s_38_1_1_U9/tmp_product is absorbed into DSP mul_22s_22s_38_1_1_U9/tmp_product.
DSP Report: Generating DSP mul_22s_14ns_36_1_1_U12/tmp_product, operation Mode is: A*(B:0x1999).
DSP Report: operator mul_22s_14ns_36_1_1_U12/tmp_product is absorbed into DSP mul_22s_14ns_36_1_1_U12/tmp_product.
DSP Report: Generating DSP mul_22s_9ns_31_1_1_U13/tmp_product, operation Mode is: A''*B.
DSP Report: register sub_ln134_reg_983_pp0_iter3_reg_reg is absorbed into DSP mul_22s_9ns_31_1_1_U13/tmp_product.
DSP Report: register sub_ln134_reg_983_pp0_iter4_reg_reg is absorbed into DSP mul_22s_9ns_31_1_1_U13/tmp_product.
DSP Report: operator mul_22s_9ns_31_1_1_U13/tmp_product is absorbed into DSP mul_22s_9ns_31_1_1_U13/tmp_product.
DSP Report: Generating DSP mul_22s_9ns_31_1_1_U14/tmp_product, operation Mode is: A''*B.
DSP Report: register sub_ln134_1_reg_989_pp0_iter3_reg_reg is absorbed into DSP mul_22s_9ns_31_1_1_U14/tmp_product.
DSP Report: register sub_ln134_1_reg_989_pp0_iter4_reg_reg is absorbed into DSP mul_22s_9ns_31_1_1_U14/tmp_product.
DSP Report: operator mul_22s_9ns_31_1_1_U14/tmp_product is absorbed into DSP mul_22s_9ns_31_1_1_U14/tmp_product.
DSP Report: Generating DSP mul_22s_9ns_31_1_1_U15/tmp_product, operation Mode is: A''*B.
DSP Report: register sub_ln134_2_reg_995_pp0_iter3_reg_reg is absorbed into DSP mul_22s_9ns_31_1_1_U15/tmp_product.
DSP Report: register sub_ln134_2_reg_995_pp0_iter4_reg_reg is absorbed into DSP mul_22s_9ns_31_1_1_U15/tmp_product.
DSP Report: operator mul_22s_9ns_31_1_1_U15/tmp_product is absorbed into DSP mul_22s_9ns_31_1_1_U15/tmp_product.
DSP Report: Generating DSP mul_22s_9ns_31_1_1_U16/tmp_product, operation Mode is: A''*B.
DSP Report: register sub_ln134_3_reg_1001_pp0_iter3_reg_reg is absorbed into DSP mul_22s_9ns_31_1_1_U16/tmp_product.
DSP Report: register sub_ln134_3_reg_1001_pp0_iter4_reg_reg is absorbed into DSP mul_22s_9ns_31_1_1_U16/tmp_product.
DSP Report: operator mul_22s_9ns_31_1_1_U16/tmp_product is absorbed into DSP mul_22s_9ns_31_1_1_U16/tmp_product.
DSP Report: Generating DSP mul_22s_9ns_31_1_1_U17/tmp_product, operation Mode is: A''*B.
DSP Report: register sub_ln134_4_reg_1007_pp0_iter3_reg_reg is absorbed into DSP mul_22s_9ns_31_1_1_U17/tmp_product.
DSP Report: register sub_ln134_4_reg_1007_pp0_iter4_reg_reg is absorbed into DSP mul_22s_9ns_31_1_1_U17/tmp_product.
DSP Report: operator mul_22s_9ns_31_1_1_U17/tmp_product is absorbed into DSP mul_22s_9ns_31_1_1_U17/tmp_product.
DSP Report: Generating DSP mul_22s_9ns_31_1_1_U18/tmp_product, operation Mode is: A''*B.
DSP Report: register sub_ln134_5_reg_1013_pp0_iter3_reg_reg is absorbed into DSP mul_22s_9ns_31_1_1_U18/tmp_product.
DSP Report: register sub_ln134_5_reg_1013_pp0_iter4_reg_reg is absorbed into DSP mul_22s_9ns_31_1_1_U18/tmp_product.
DSP Report: operator mul_22s_9ns_31_1_1_U18/tmp_product is absorbed into DSP mul_22s_9ns_31_1_1_U18/tmp_product.
DSP Report: Generating DSP mul_22s_9ns_31_1_1_U19/tmp_product, operation Mode is: A''*B.
DSP Report: register sub_ln134_6_reg_1019_pp0_iter3_reg_reg is absorbed into DSP mul_22s_9ns_31_1_1_U19/tmp_product.
DSP Report: register sub_ln134_6_reg_1019_pp0_iter4_reg_reg is absorbed into DSP mul_22s_9ns_31_1_1_U19/tmp_product.
DSP Report: operator mul_22s_9ns_31_1_1_U19/tmp_product is absorbed into DSP mul_22s_9ns_31_1_1_U19/tmp_product.
DSP Report: Generating DSP mul_22s_9ns_31_1_1_U20/tmp_product, operation Mode is: A''*B.
DSP Report: register sub_ln134_7_reg_1025_pp0_iter3_reg_reg is absorbed into DSP mul_22s_9ns_31_1_1_U20/tmp_product.
DSP Report: register sub_ln134_7_reg_1025_pp0_iter4_reg_reg is absorbed into DSP mul_22s_9ns_31_1_1_U20/tmp_product.
DSP Report: operator mul_22s_9ns_31_1_1_U20/tmp_product is absorbed into DSP mul_22s_9ns_31_1_1_U20/tmp_product.
DSP Report: Generating DSP mul_22s_9ns_31_1_1_U21/tmp_product, operation Mode is: A''*B.
DSP Report: register sub_ln134_8_reg_1031_pp0_iter3_reg_reg is absorbed into DSP mul_22s_9ns_31_1_1_U21/tmp_product.
DSP Report: register sub_ln134_8_reg_1031_pp0_iter4_reg_reg is absorbed into DSP mul_22s_9ns_31_1_1_U21/tmp_product.
DSP Report: operator mul_22s_9ns_31_1_1_U21/tmp_product is absorbed into DSP mul_22s_9ns_31_1_1_U21/tmp_product.
DSP Report: Generating DSP mul_22s_9ns_31_1_1_U22/tmp_product, operation Mode is: A''*B.
DSP Report: register sub_ln134_9_reg_1037_pp0_iter3_reg_reg is absorbed into DSP mul_22s_9ns_31_1_1_U22/tmp_product.
DSP Report: register sub_ln134_9_reg_1037_pp0_iter4_reg_reg is absorbed into DSP mul_22s_9ns_31_1_1_U22/tmp_product.
DSP Report: operator mul_22s_9ns_31_1_1_U22/tmp_product is absorbed into DSP mul_22s_9ns_31_1_1_U22/tmp_product.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 3141.508 ; gain = 1585.488 ; free physical = 76246 ; free virtual = 121029
---------------------------------------------------------------------------------
 Sort Area is myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s mul_22s_22s_38_1_1_U1/tmp_product_b : 0 0 : 3128 3128 : Used 20 time 0
 Sort Area is myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s mul_22s_22s_38_1_1_U10/tmp_product_6 : 0 0 : 3128 3128 : Used 20 time 0
 Sort Area is myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s mul_22s_22s_38_1_1_U2/tmp_product_c : 0 0 : 3128 3128 : Used 20 time 0
 Sort Area is myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s mul_22s_22s_38_1_1_U3/tmp_product_9 : 0 0 : 3128 3128 : Used 20 time 0
 Sort Area is myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s mul_22s_22s_38_1_1_U4/tmp_product_8 : 0 0 : 3128 3128 : Used 20 time 0
 Sort Area is myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s mul_22s_22s_38_1_1_U5/tmp_product_a : 0 0 : 3128 3128 : Used 20 time 0
 Sort Area is myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s mul_22s_22s_38_1_1_U6/tmp_product_4 : 0 0 : 3128 3128 : Used 20 time 0
 Sort Area is myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s mul_22s_22s_38_1_1_U7/tmp_product_7 : 0 0 : 3128 3128 : Used 20 time 0
 Sort Area is myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s mul_22s_22s_38_1_1_U8/tmp_product_5 : 0 0 : 3128 3128 : Used 20 time 0
 Sort Area is myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s mul_22s_22s_38_1_1_U9/tmp_product_2 : 0 0 : 3128 3128 : Used 20 time 0
 Sort Area is myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s mul_22s_9ns_31_1_1_U13/tmp_product_e : 0 0 : 1434 1434 : Used 20 time 0
 Sort Area is myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s mul_22s_9ns_31_1_1_U14/tmp_product_10 : 0 0 : 1434 1434 : Used 20 time 0
 Sort Area is myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s mul_22s_9ns_31_1_1_U15/tmp_product_11 : 0 0 : 1434 1434 : Used 20 time 0
 Sort Area is myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s mul_22s_9ns_31_1_1_U16/tmp_product_12 : 0 0 : 1434 1434 : Used 20 time 0
 Sort Area is myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s mul_22s_9ns_31_1_1_U17/tmp_product_13 : 0 0 : 1434 1434 : Used 20 time 0
 Sort Area is myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s mul_22s_9ns_31_1_1_U18/tmp_product_14 : 0 0 : 1434 1434 : Used 20 time 0
 Sort Area is myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s mul_22s_9ns_31_1_1_U19/tmp_product_15 : 0 0 : 1434 1434 : Used 20 time 0
 Sort Area is myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s mul_22s_9ns_31_1_1_U20/tmp_product_16 : 0 0 : 1434 1434 : Used 20 time 0
 Sort Area is myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s mul_22s_9ns_31_1_1_U21/tmp_product_17 : 0 0 : 1434 1434 : Used 20 time 0
 Sort Area is myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s mul_22s_9ns_31_1_1_U22/tmp_product_18 : 0 0 : 1434 1434 : Used 20 time 0
 Sort Area is myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s mul_22s_14ns_36_1_1_U11/tmp_product_0 : 0 0 : 1130 1130 : Used 20 time 0
 Sort Area is myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s mul_22s_14ns_36_1_1_U12/tmp_product_d : 0 0 : 1130 1130 : Used 20 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------------------------------------------------------------------+---------------------------+---------------+----------------+
|Module Name                                                               | RTL Object                | Depth x Width | Implemented As | 
+--------------------------------------------------------------------------+---------------------------+---------------+----------------+
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | invert_sqr_table_U/q0_reg | 16384x9       | Block RAM      | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | invert_sqr_table_U/q0_reg | 16384x9       | Block RAM      | 
+--------------------------------------------------------------------------+---------------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------------------------------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                               | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myproject_mul_22s_14ns_36_1_1                                             | A*(B:0x1999) | 22     | 14     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A2*B2        | 22     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A2*B2        | 22     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A2*B2        | 22     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A2*B2        | 22     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A2*B2        | 22     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A2*B2        | 22     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A2*B2        | 22     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A2*B2        | 22     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A2*B2        | 22     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A2*B2        | 22     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_mul_22s_14ns_36_1_1                                             | A*(B:0x1999) | 22     | 14     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B        | 22     | 10     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B        | 22     | 10     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B        | 22     | 10     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B        | 22     | 10     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B        | 22     | 10     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B        | 22     | 10     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B        | 22     | 10     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B        | 22     | 10     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B        | 22     | 10     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B        | 22     | 10     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------------------------------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3141.508 ; gain = 1585.488 ; free physical = 76246 ; free virtual = 121029
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_814/invert_sqr_table_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_814/invert_sqr_table_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_814/invert_sqr_table_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_814/invert_sqr_table_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_814/invert_sqr_table_U/q0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_830/invert_sqr_table_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_830/invert_sqr_table_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_830/invert_sqr_table_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_830/invert_sqr_table_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_830/invert_sqr_table_U/q0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_846/invert_sqr_table_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_846/invert_sqr_table_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_846/invert_sqr_table_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_846/invert_sqr_table_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_846/invert_sqr_table_U/q0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_862/invert_sqr_table_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_862/invert_sqr_table_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_862/invert_sqr_table_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_862/invert_sqr_table_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_862/invert_sqr_table_U/q0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_878/invert_sqr_table_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_878/invert_sqr_table_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_878/invert_sqr_table_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_878/invert_sqr_table_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_878/invert_sqr_table_U/q0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_894/invert_sqr_table_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_894/invert_sqr_table_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_894/invert_sqr_table_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_894/invert_sqr_table_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_894/invert_sqr_table_U/q0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_910/invert_sqr_table_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_910/invert_sqr_table_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_910/invert_sqr_table_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_910/invert_sqr_table_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_910/invert_sqr_table_U/q0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_926/invert_sqr_table_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_926/invert_sqr_table_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_926/invert_sqr_table_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_926/invert_sqr_table_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_926/invert_sqr_table_U/q0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_942/invert_sqr_table_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_942/invert_sqr_table_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_942/invert_sqr_table_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_942/invert_sqr_table_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_942/invert_sqr_table_U/q0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_958/invert_sqr_table_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_958/invert_sqr_table_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_958/invert_sqr_table_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_958/invert_sqr_table_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_958/invert_sqr_table_U/q0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_974/invert_sqr_table_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_974/invert_sqr_table_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_974/invert_sqr_table_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_974/invert_sqr_table_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_974/invert_sqr_table_U/q0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_990/invert_sqr_table_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_990/invert_sqr_table_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_990/invert_sqr_table_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_990/invert_sqr_table_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_990/invert_sqr_table_U/q0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1006/invert_sqr_table_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1006/invert_sqr_table_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1006/invert_sqr_table_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1006/invert_sqr_table_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1006/invert_sqr_table_U/q0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1022/invert_sqr_table_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1022/invert_sqr_table_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1022/invert_sqr_table_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1022/invert_sqr_table_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1022/invert_sqr_table_U/q0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1038/invert_sqr_table_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1038/invert_sqr_table_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1038/invert_sqr_table_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1038/invert_sqr_table_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1038/invert_sqr_table_U/q0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1054/invert_sqr_table_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1054/invert_sqr_table_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1054/invert_sqr_table_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1054/invert_sqr_table_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1054/invert_sqr_table_U/q0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1070/invert_sqr_table_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1070/invert_sqr_table_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1070/invert_sqr_table_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1070/invert_sqr_table_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1070/invert_sqr_table_U/q0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1086/invert_sqr_table_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1086/invert_sqr_table_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1086/invert_sqr_table_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1086/invert_sqr_table_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1086/invert_sqr_table_U/q0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1102/invert_sqr_table_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1102/invert_sqr_table_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1102/invert_sqr_table_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1102/invert_sqr_table_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1102/invert_sqr_table_U/q0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1118/invert_sqr_table_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1118/invert_sqr_table_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1118/invert_sqr_table_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1118/invert_sqr_table_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1118/invert_sqr_table_U/q0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 3172.891 ; gain = 1616.871 ; free physical = 76213 ; free virtual = 120997
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 3190.625 ; gain = 1634.605 ; free physical = 76195 ; free virtual = 120979
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 3190.625 ; gain = 1634.605 ; free physical = 76195 ; free virtual = 120979
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 3190.625 ; gain = 1634.605 ; free physical = 76198 ; free virtual = 120982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 3190.625 ; gain = 1634.605 ; free physical = 76198 ; free virtual = 120982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 3190.625 ; gain = 1634.605 ; free physical = 76198 ; free virtual = 120982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 3190.625 ; gain = 1634.605 ; free physical = 76198 ; free virtual = 120982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                               | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myproject_mul_22s_14ns_36_1_1                                             | A'*B        | 30     | 13     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_22s_14ns_36_1_1                                             | A*B         | 30     | 13     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_22s_14ns_36_1_1                                             | A'*B        | 30     | 13     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_22s_14ns_36_1_1                                             | A*B         | 30     | 13     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_22s_14ns_36_1_1                                             | A'*B        | 30     | 13     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_22s_14ns_36_1_1                                             | A*B         | 30     | 13     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_22s_14ns_36_1_1                                             | A'*B        | 30     | 13     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_22s_14ns_36_1_1                                             | A*B         | 30     | 13     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_22s_14ns_36_1_1                                             | A'*B        | 30     | 13     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_22s_14ns_36_1_1                                             | A*B         | 30     | 13     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_22s_14ns_36_1_1                                             | A'*B        | 30     | 13     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_22s_14ns_36_1_1                                             | A*B         | 30     | 13     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_22s_14ns_36_1_1                                             | A'*B        | 30     | 13     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_22s_14ns_36_1_1                                             | A*B         | 30     | 13     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_22s_14ns_36_1_1                                             | A'*B        | 30     | 13     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_22s_14ns_36_1_1                                             | A*B         | 30     | 13     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_22s_14ns_36_1_1                                             | A'*B        | 30     | 13     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_22s_14ns_36_1_1                                             | A*B         | 30     | 13     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_22s_14ns_36_1_1                                             | A'*B        | 30     | 13     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_22s_14ns_36_1_1                                             | A*B         | 30     | 13     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_22s_14ns_36_1_1                                             | A'*B        | 30     | 13     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_22s_14ns_36_1_1                                             | A*B         | 30     | 13     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_22s_14ns_36_1_1                                             | A'*B        | 30     | 13     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_22s_14ns_36_1_1                                             | A*B         | 30     | 13     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_22s_14ns_36_1_1                                             | A'*B        | 30     | 13     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_22s_14ns_36_1_1                                             | A*B         | 30     | 13     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_22s_14ns_36_1_1                                             | A'*B        | 30     | 13     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_22s_14ns_36_1_1                                             | A*B         | 30     | 13     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_22s_14ns_36_1_1                                             | A'*B        | 30     | 13     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_22s_14ns_36_1_1                                             | A*B         | 30     | 13     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_22s_14ns_36_1_1                                             | A'*B        | 30     | 13     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_22s_14ns_36_1_1                                             | A*B         | 30     | 13     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_22s_14ns_36_1_1                                             | A'*B        | 30     | 13     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_22s_14ns_36_1_1                                             | A*B         | 30     | 13     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_22s_14ns_36_1_1                                             | A'*B        | 30     | 13     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_22s_14ns_36_1_1                                             | A*B         | 30     | 13     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_22s_14ns_36_1_1                                             | A'*B        | 30     | 13     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_22s_14ns_36_1_1                                             | A*B         | 30     | 13     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_22s_14ns_36_1_1                                             | A'*B        | 30     | 13     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_22s_14ns_36_1_1                                             | A*B         | 30     | 13     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A''*B       | 30     | 9      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY8   |  2920|
|3     |DSP48E2  |   440|
|4     |LUT1     |  1020|
|5     |LUT2     | 11661|
|6     |LUT3     |  5983|
|7     |LUT4     |  2105|
|8     |LUT5     |  4660|
|9     |LUT6     | 11041|
|10    |RAMB18E2 |    20|
|11    |RAMB36E2 |    80|
|12    |FDRE     | 16226|
|13    |IBUF     |  3204|
|14    |OBUF     |  6803|
+------+---------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------+
|      |Instance                                                                        |Module                                                                                         |Cells |
+------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------+
|1     |top                                                                             |                                                                                               | 66164|
|2     |  grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1834 |myproject_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s                    | 52945|
|3     |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1006 |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s                      |  2647|
|4     |      invert_sqr_table_U                                                        |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb_452 |    19|
|5     |      mul_22s_14ns_36_1_1_U11                                                   |myproject_mul_22s_14ns_36_1_1_453                                                              |   310|
|6     |      mul_22s_14ns_36_1_1_U12                                                   |myproject_mul_22s_14ns_36_1_1_454                                                              |    46|
|7     |      mul_22s_22s_38_1_1_U1                                                     |myproject_mul_22s_22s_38_1_1_455                                                               |    63|
|8     |      mul_22s_22s_38_1_1_U10                                                    |myproject_mul_22s_22s_38_1_1_456                                                               |    63|
|9     |      mul_22s_22s_38_1_1_U2                                                     |myproject_mul_22s_22s_38_1_1_457                                                               |    62|
|10    |      mul_22s_22s_38_1_1_U3                                                     |myproject_mul_22s_22s_38_1_1_458                                                               |    62|
|11    |      mul_22s_22s_38_1_1_U4                                                     |myproject_mul_22s_22s_38_1_1_459                                                               |    63|
|12    |      mul_22s_22s_38_1_1_U5                                                     |myproject_mul_22s_22s_38_1_1_460                                                               |    62|
|13    |      mul_22s_22s_38_1_1_U6                                                     |myproject_mul_22s_22s_38_1_1_461                                                               |    62|
|14    |      mul_22s_22s_38_1_1_U7                                                     |myproject_mul_22s_22s_38_1_1_462                                                               |    62|
|15    |      mul_22s_22s_38_1_1_U8                                                     |myproject_mul_22s_22s_38_1_1_463                                                               |    62|
|16    |      mul_22s_22s_38_1_1_U9                                                     |myproject_mul_22s_22s_38_1_1_464                                                               |    63|
|17    |      mul_22s_9ns_31_1_1_U13                                                    |myproject_mul_22s_9ns_31_1_1_465                                                               |     1|
|18    |      mul_22s_9ns_31_1_1_U14                                                    |myproject_mul_22s_9ns_31_1_1_466                                                               |     1|
|19    |      mul_22s_9ns_31_1_1_U15                                                    |myproject_mul_22s_9ns_31_1_1_467                                                               |     1|
|20    |      mul_22s_9ns_31_1_1_U16                                                    |myproject_mul_22s_9ns_31_1_1_468                                                               |     1|
|21    |      mul_22s_9ns_31_1_1_U17                                                    |myproject_mul_22s_9ns_31_1_1_469                                                               |     1|
|22    |      mul_22s_9ns_31_1_1_U18                                                    |myproject_mul_22s_9ns_31_1_1_470                                                               |     1|
|23    |      mul_22s_9ns_31_1_1_U19                                                    |myproject_mul_22s_9ns_31_1_1_471                                                               |     1|
|24    |      mul_22s_9ns_31_1_1_U20                                                    |myproject_mul_22s_9ns_31_1_1_472                                                               |     1|
|25    |      mul_22s_9ns_31_1_1_U21                                                    |myproject_mul_22s_9ns_31_1_1_473                                                               |     1|
|26    |      mul_22s_9ns_31_1_1_U22                                                    |myproject_mul_22s_9ns_31_1_1_474                                                               |     1|
|27    |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1022 |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_0                    |  2647|
|28    |      invert_sqr_table_U                                                        |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb_429 |    19|
|29    |      mul_22s_14ns_36_1_1_U11                                                   |myproject_mul_22s_14ns_36_1_1_430                                                              |   310|
|30    |      mul_22s_14ns_36_1_1_U12                                                   |myproject_mul_22s_14ns_36_1_1_431                                                              |    46|
|31    |      mul_22s_22s_38_1_1_U1                                                     |myproject_mul_22s_22s_38_1_1_432                                                               |    63|
|32    |      mul_22s_22s_38_1_1_U10                                                    |myproject_mul_22s_22s_38_1_1_433                                                               |    63|
|33    |      mul_22s_22s_38_1_1_U2                                                     |myproject_mul_22s_22s_38_1_1_434                                                               |    62|
|34    |      mul_22s_22s_38_1_1_U3                                                     |myproject_mul_22s_22s_38_1_1_435                                                               |    62|
|35    |      mul_22s_22s_38_1_1_U4                                                     |myproject_mul_22s_22s_38_1_1_436                                                               |    63|
|36    |      mul_22s_22s_38_1_1_U5                                                     |myproject_mul_22s_22s_38_1_1_437                                                               |    62|
|37    |      mul_22s_22s_38_1_1_U6                                                     |myproject_mul_22s_22s_38_1_1_438                                                               |    62|
|38    |      mul_22s_22s_38_1_1_U7                                                     |myproject_mul_22s_22s_38_1_1_439                                                               |    62|
|39    |      mul_22s_22s_38_1_1_U8                                                     |myproject_mul_22s_22s_38_1_1_440                                                               |    62|
|40    |      mul_22s_22s_38_1_1_U9                                                     |myproject_mul_22s_22s_38_1_1_441                                                               |    63|
|41    |      mul_22s_9ns_31_1_1_U13                                                    |myproject_mul_22s_9ns_31_1_1_442                                                               |     1|
|42    |      mul_22s_9ns_31_1_1_U14                                                    |myproject_mul_22s_9ns_31_1_1_443                                                               |     1|
|43    |      mul_22s_9ns_31_1_1_U15                                                    |myproject_mul_22s_9ns_31_1_1_444                                                               |     1|
|44    |      mul_22s_9ns_31_1_1_U16                                                    |myproject_mul_22s_9ns_31_1_1_445                                                               |     1|
|45    |      mul_22s_9ns_31_1_1_U17                                                    |myproject_mul_22s_9ns_31_1_1_446                                                               |     1|
|46    |      mul_22s_9ns_31_1_1_U18                                                    |myproject_mul_22s_9ns_31_1_1_447                                                               |     1|
|47    |      mul_22s_9ns_31_1_1_U19                                                    |myproject_mul_22s_9ns_31_1_1_448                                                               |     1|
|48    |      mul_22s_9ns_31_1_1_U20                                                    |myproject_mul_22s_9ns_31_1_1_449                                                               |     1|
|49    |      mul_22s_9ns_31_1_1_U21                                                    |myproject_mul_22s_9ns_31_1_1_450                                                               |     1|
|50    |      mul_22s_9ns_31_1_1_U22                                                    |myproject_mul_22s_9ns_31_1_1_451                                                               |     1|
|51    |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1038 |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_1                    |  2647|
|52    |      invert_sqr_table_U                                                        |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb_406 |    19|
|53    |      mul_22s_14ns_36_1_1_U11                                                   |myproject_mul_22s_14ns_36_1_1_407                                                              |   310|
|54    |      mul_22s_14ns_36_1_1_U12                                                   |myproject_mul_22s_14ns_36_1_1_408                                                              |    46|
|55    |      mul_22s_22s_38_1_1_U1                                                     |myproject_mul_22s_22s_38_1_1_409                                                               |    63|
|56    |      mul_22s_22s_38_1_1_U10                                                    |myproject_mul_22s_22s_38_1_1_410                                                               |    63|
|57    |      mul_22s_22s_38_1_1_U2                                                     |myproject_mul_22s_22s_38_1_1_411                                                               |    62|
|58    |      mul_22s_22s_38_1_1_U3                                                     |myproject_mul_22s_22s_38_1_1_412                                                               |    62|
|59    |      mul_22s_22s_38_1_1_U4                                                     |myproject_mul_22s_22s_38_1_1_413                                                               |    63|
|60    |      mul_22s_22s_38_1_1_U5                                                     |myproject_mul_22s_22s_38_1_1_414                                                               |    62|
|61    |      mul_22s_22s_38_1_1_U6                                                     |myproject_mul_22s_22s_38_1_1_415                                                               |    62|
|62    |      mul_22s_22s_38_1_1_U7                                                     |myproject_mul_22s_22s_38_1_1_416                                                               |    62|
|63    |      mul_22s_22s_38_1_1_U8                                                     |myproject_mul_22s_22s_38_1_1_417                                                               |    62|
|64    |      mul_22s_22s_38_1_1_U9                                                     |myproject_mul_22s_22s_38_1_1_418                                                               |    63|
|65    |      mul_22s_9ns_31_1_1_U13                                                    |myproject_mul_22s_9ns_31_1_1_419                                                               |     1|
|66    |      mul_22s_9ns_31_1_1_U14                                                    |myproject_mul_22s_9ns_31_1_1_420                                                               |     1|
|67    |      mul_22s_9ns_31_1_1_U15                                                    |myproject_mul_22s_9ns_31_1_1_421                                                               |     1|
|68    |      mul_22s_9ns_31_1_1_U16                                                    |myproject_mul_22s_9ns_31_1_1_422                                                               |     1|
|69    |      mul_22s_9ns_31_1_1_U17                                                    |myproject_mul_22s_9ns_31_1_1_423                                                               |     1|
|70    |      mul_22s_9ns_31_1_1_U18                                                    |myproject_mul_22s_9ns_31_1_1_424                                                               |     1|
|71    |      mul_22s_9ns_31_1_1_U19                                                    |myproject_mul_22s_9ns_31_1_1_425                                                               |     1|
|72    |      mul_22s_9ns_31_1_1_U20                                                    |myproject_mul_22s_9ns_31_1_1_426                                                               |     1|
|73    |      mul_22s_9ns_31_1_1_U21                                                    |myproject_mul_22s_9ns_31_1_1_427                                                               |     1|
|74    |      mul_22s_9ns_31_1_1_U22                                                    |myproject_mul_22s_9ns_31_1_1_428                                                               |     1|
|75    |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1054 |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_2                    |  2647|
|76    |      invert_sqr_table_U                                                        |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb_383 |    19|
|77    |      mul_22s_14ns_36_1_1_U11                                                   |myproject_mul_22s_14ns_36_1_1_384                                                              |   310|
|78    |      mul_22s_14ns_36_1_1_U12                                                   |myproject_mul_22s_14ns_36_1_1_385                                                              |    46|
|79    |      mul_22s_22s_38_1_1_U1                                                     |myproject_mul_22s_22s_38_1_1_386                                                               |    63|
|80    |      mul_22s_22s_38_1_1_U10                                                    |myproject_mul_22s_22s_38_1_1_387                                                               |    63|
|81    |      mul_22s_22s_38_1_1_U2                                                     |myproject_mul_22s_22s_38_1_1_388                                                               |    62|
|82    |      mul_22s_22s_38_1_1_U3                                                     |myproject_mul_22s_22s_38_1_1_389                                                               |    62|
|83    |      mul_22s_22s_38_1_1_U4                                                     |myproject_mul_22s_22s_38_1_1_390                                                               |    63|
|84    |      mul_22s_22s_38_1_1_U5                                                     |myproject_mul_22s_22s_38_1_1_391                                                               |    62|
|85    |      mul_22s_22s_38_1_1_U6                                                     |myproject_mul_22s_22s_38_1_1_392                                                               |    62|
|86    |      mul_22s_22s_38_1_1_U7                                                     |myproject_mul_22s_22s_38_1_1_393                                                               |    62|
|87    |      mul_22s_22s_38_1_1_U8                                                     |myproject_mul_22s_22s_38_1_1_394                                                               |    62|
|88    |      mul_22s_22s_38_1_1_U9                                                     |myproject_mul_22s_22s_38_1_1_395                                                               |    63|
|89    |      mul_22s_9ns_31_1_1_U13                                                    |myproject_mul_22s_9ns_31_1_1_396                                                               |     1|
|90    |      mul_22s_9ns_31_1_1_U14                                                    |myproject_mul_22s_9ns_31_1_1_397                                                               |     1|
|91    |      mul_22s_9ns_31_1_1_U15                                                    |myproject_mul_22s_9ns_31_1_1_398                                                               |     1|
|92    |      mul_22s_9ns_31_1_1_U16                                                    |myproject_mul_22s_9ns_31_1_1_399                                                               |     1|
|93    |      mul_22s_9ns_31_1_1_U17                                                    |myproject_mul_22s_9ns_31_1_1_400                                                               |     1|
|94    |      mul_22s_9ns_31_1_1_U18                                                    |myproject_mul_22s_9ns_31_1_1_401                                                               |     1|
|95    |      mul_22s_9ns_31_1_1_U19                                                    |myproject_mul_22s_9ns_31_1_1_402                                                               |     1|
|96    |      mul_22s_9ns_31_1_1_U20                                                    |myproject_mul_22s_9ns_31_1_1_403                                                               |     1|
|97    |      mul_22s_9ns_31_1_1_U21                                                    |myproject_mul_22s_9ns_31_1_1_404                                                               |     1|
|98    |      mul_22s_9ns_31_1_1_U22                                                    |myproject_mul_22s_9ns_31_1_1_405                                                               |     1|
|99    |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1070 |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_3                    |  2647|
|100   |      invert_sqr_table_U                                                        |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb_360 |    19|
|101   |      mul_22s_14ns_36_1_1_U11                                                   |myproject_mul_22s_14ns_36_1_1_361                                                              |   310|
|102   |      mul_22s_14ns_36_1_1_U12                                                   |myproject_mul_22s_14ns_36_1_1_362                                                              |    46|
|103   |      mul_22s_22s_38_1_1_U1                                                     |myproject_mul_22s_22s_38_1_1_363                                                               |    63|
|104   |      mul_22s_22s_38_1_1_U10                                                    |myproject_mul_22s_22s_38_1_1_364                                                               |    63|
|105   |      mul_22s_22s_38_1_1_U2                                                     |myproject_mul_22s_22s_38_1_1_365                                                               |    62|
|106   |      mul_22s_22s_38_1_1_U3                                                     |myproject_mul_22s_22s_38_1_1_366                                                               |    62|
|107   |      mul_22s_22s_38_1_1_U4                                                     |myproject_mul_22s_22s_38_1_1_367                                                               |    63|
|108   |      mul_22s_22s_38_1_1_U5                                                     |myproject_mul_22s_22s_38_1_1_368                                                               |    62|
|109   |      mul_22s_22s_38_1_1_U6                                                     |myproject_mul_22s_22s_38_1_1_369                                                               |    62|
|110   |      mul_22s_22s_38_1_1_U7                                                     |myproject_mul_22s_22s_38_1_1_370                                                               |    62|
|111   |      mul_22s_22s_38_1_1_U8                                                     |myproject_mul_22s_22s_38_1_1_371                                                               |    62|
|112   |      mul_22s_22s_38_1_1_U9                                                     |myproject_mul_22s_22s_38_1_1_372                                                               |    63|
|113   |      mul_22s_9ns_31_1_1_U13                                                    |myproject_mul_22s_9ns_31_1_1_373                                                               |     1|
|114   |      mul_22s_9ns_31_1_1_U14                                                    |myproject_mul_22s_9ns_31_1_1_374                                                               |     1|
|115   |      mul_22s_9ns_31_1_1_U15                                                    |myproject_mul_22s_9ns_31_1_1_375                                                               |     1|
|116   |      mul_22s_9ns_31_1_1_U16                                                    |myproject_mul_22s_9ns_31_1_1_376                                                               |     1|
|117   |      mul_22s_9ns_31_1_1_U17                                                    |myproject_mul_22s_9ns_31_1_1_377                                                               |     1|
|118   |      mul_22s_9ns_31_1_1_U18                                                    |myproject_mul_22s_9ns_31_1_1_378                                                               |     1|
|119   |      mul_22s_9ns_31_1_1_U19                                                    |myproject_mul_22s_9ns_31_1_1_379                                                               |     1|
|120   |      mul_22s_9ns_31_1_1_U20                                                    |myproject_mul_22s_9ns_31_1_1_380                                                               |     1|
|121   |      mul_22s_9ns_31_1_1_U21                                                    |myproject_mul_22s_9ns_31_1_1_381                                                               |     1|
|122   |      mul_22s_9ns_31_1_1_U22                                                    |myproject_mul_22s_9ns_31_1_1_382                                                               |     1|
|123   |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1086 |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_4                    |  2647|
|124   |      invert_sqr_table_U                                                        |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb_337 |    19|
|125   |      mul_22s_14ns_36_1_1_U11                                                   |myproject_mul_22s_14ns_36_1_1_338                                                              |   310|
|126   |      mul_22s_14ns_36_1_1_U12                                                   |myproject_mul_22s_14ns_36_1_1_339                                                              |    46|
|127   |      mul_22s_22s_38_1_1_U1                                                     |myproject_mul_22s_22s_38_1_1_340                                                               |    63|
|128   |      mul_22s_22s_38_1_1_U10                                                    |myproject_mul_22s_22s_38_1_1_341                                                               |    63|
|129   |      mul_22s_22s_38_1_1_U2                                                     |myproject_mul_22s_22s_38_1_1_342                                                               |    62|
|130   |      mul_22s_22s_38_1_1_U3                                                     |myproject_mul_22s_22s_38_1_1_343                                                               |    62|
|131   |      mul_22s_22s_38_1_1_U4                                                     |myproject_mul_22s_22s_38_1_1_344                                                               |    63|
|132   |      mul_22s_22s_38_1_1_U5                                                     |myproject_mul_22s_22s_38_1_1_345                                                               |    62|
|133   |      mul_22s_22s_38_1_1_U6                                                     |myproject_mul_22s_22s_38_1_1_346                                                               |    62|
|134   |      mul_22s_22s_38_1_1_U7                                                     |myproject_mul_22s_22s_38_1_1_347                                                               |    62|
|135   |      mul_22s_22s_38_1_1_U8                                                     |myproject_mul_22s_22s_38_1_1_348                                                               |    62|
|136   |      mul_22s_22s_38_1_1_U9                                                     |myproject_mul_22s_22s_38_1_1_349                                                               |    63|
|137   |      mul_22s_9ns_31_1_1_U13                                                    |myproject_mul_22s_9ns_31_1_1_350                                                               |     1|
|138   |      mul_22s_9ns_31_1_1_U14                                                    |myproject_mul_22s_9ns_31_1_1_351                                                               |     1|
|139   |      mul_22s_9ns_31_1_1_U15                                                    |myproject_mul_22s_9ns_31_1_1_352                                                               |     1|
|140   |      mul_22s_9ns_31_1_1_U16                                                    |myproject_mul_22s_9ns_31_1_1_353                                                               |     1|
|141   |      mul_22s_9ns_31_1_1_U17                                                    |myproject_mul_22s_9ns_31_1_1_354                                                               |     1|
|142   |      mul_22s_9ns_31_1_1_U18                                                    |myproject_mul_22s_9ns_31_1_1_355                                                               |     1|
|143   |      mul_22s_9ns_31_1_1_U19                                                    |myproject_mul_22s_9ns_31_1_1_356                                                               |     1|
|144   |      mul_22s_9ns_31_1_1_U20                                                    |myproject_mul_22s_9ns_31_1_1_357                                                               |     1|
|145   |      mul_22s_9ns_31_1_1_U21                                                    |myproject_mul_22s_9ns_31_1_1_358                                                               |     1|
|146   |      mul_22s_9ns_31_1_1_U22                                                    |myproject_mul_22s_9ns_31_1_1_359                                                               |     1|
|147   |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1102 |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_5                    |  2647|
|148   |      invert_sqr_table_U                                                        |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb_314 |    19|
|149   |      mul_22s_14ns_36_1_1_U11                                                   |myproject_mul_22s_14ns_36_1_1_315                                                              |   310|
|150   |      mul_22s_14ns_36_1_1_U12                                                   |myproject_mul_22s_14ns_36_1_1_316                                                              |    46|
|151   |      mul_22s_22s_38_1_1_U1                                                     |myproject_mul_22s_22s_38_1_1_317                                                               |    63|
|152   |      mul_22s_22s_38_1_1_U10                                                    |myproject_mul_22s_22s_38_1_1_318                                                               |    63|
|153   |      mul_22s_22s_38_1_1_U2                                                     |myproject_mul_22s_22s_38_1_1_319                                                               |    62|
|154   |      mul_22s_22s_38_1_1_U3                                                     |myproject_mul_22s_22s_38_1_1_320                                                               |    62|
|155   |      mul_22s_22s_38_1_1_U4                                                     |myproject_mul_22s_22s_38_1_1_321                                                               |    63|
|156   |      mul_22s_22s_38_1_1_U5                                                     |myproject_mul_22s_22s_38_1_1_322                                                               |    62|
|157   |      mul_22s_22s_38_1_1_U6                                                     |myproject_mul_22s_22s_38_1_1_323                                                               |    62|
|158   |      mul_22s_22s_38_1_1_U7                                                     |myproject_mul_22s_22s_38_1_1_324                                                               |    62|
|159   |      mul_22s_22s_38_1_1_U8                                                     |myproject_mul_22s_22s_38_1_1_325                                                               |    62|
|160   |      mul_22s_22s_38_1_1_U9                                                     |myproject_mul_22s_22s_38_1_1_326                                                               |    63|
|161   |      mul_22s_9ns_31_1_1_U13                                                    |myproject_mul_22s_9ns_31_1_1_327                                                               |     1|
|162   |      mul_22s_9ns_31_1_1_U14                                                    |myproject_mul_22s_9ns_31_1_1_328                                                               |     1|
|163   |      mul_22s_9ns_31_1_1_U15                                                    |myproject_mul_22s_9ns_31_1_1_329                                                               |     1|
|164   |      mul_22s_9ns_31_1_1_U16                                                    |myproject_mul_22s_9ns_31_1_1_330                                                               |     1|
|165   |      mul_22s_9ns_31_1_1_U17                                                    |myproject_mul_22s_9ns_31_1_1_331                                                               |     1|
|166   |      mul_22s_9ns_31_1_1_U18                                                    |myproject_mul_22s_9ns_31_1_1_332                                                               |     1|
|167   |      mul_22s_9ns_31_1_1_U19                                                    |myproject_mul_22s_9ns_31_1_1_333                                                               |     1|
|168   |      mul_22s_9ns_31_1_1_U20                                                    |myproject_mul_22s_9ns_31_1_1_334                                                               |     1|
|169   |      mul_22s_9ns_31_1_1_U21                                                    |myproject_mul_22s_9ns_31_1_1_335                                                               |     1|
|170   |      mul_22s_9ns_31_1_1_U22                                                    |myproject_mul_22s_9ns_31_1_1_336                                                               |     1|
|171   |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1118 |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_6                    |  2648|
|172   |      invert_sqr_table_U                                                        |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb_291 |    19|
|173   |      mul_22s_14ns_36_1_1_U11                                                   |myproject_mul_22s_14ns_36_1_1_292                                                              |   310|
|174   |      mul_22s_14ns_36_1_1_U12                                                   |myproject_mul_22s_14ns_36_1_1_293                                                              |    46|
|175   |      mul_22s_22s_38_1_1_U1                                                     |myproject_mul_22s_22s_38_1_1_294                                                               |    63|
|176   |      mul_22s_22s_38_1_1_U10                                                    |myproject_mul_22s_22s_38_1_1_295                                                               |    63|
|177   |      mul_22s_22s_38_1_1_U2                                                     |myproject_mul_22s_22s_38_1_1_296                                                               |    62|
|178   |      mul_22s_22s_38_1_1_U3                                                     |myproject_mul_22s_22s_38_1_1_297                                                               |    62|
|179   |      mul_22s_22s_38_1_1_U4                                                     |myproject_mul_22s_22s_38_1_1_298                                                               |    63|
|180   |      mul_22s_22s_38_1_1_U5                                                     |myproject_mul_22s_22s_38_1_1_299                                                               |    62|
|181   |      mul_22s_22s_38_1_1_U6                                                     |myproject_mul_22s_22s_38_1_1_300                                                               |    62|
|182   |      mul_22s_22s_38_1_1_U7                                                     |myproject_mul_22s_22s_38_1_1_301                                                               |    62|
|183   |      mul_22s_22s_38_1_1_U8                                                     |myproject_mul_22s_22s_38_1_1_302                                                               |    62|
|184   |      mul_22s_22s_38_1_1_U9                                                     |myproject_mul_22s_22s_38_1_1_303                                                               |    63|
|185   |      mul_22s_9ns_31_1_1_U13                                                    |myproject_mul_22s_9ns_31_1_1_304                                                               |     1|
|186   |      mul_22s_9ns_31_1_1_U14                                                    |myproject_mul_22s_9ns_31_1_1_305                                                               |     1|
|187   |      mul_22s_9ns_31_1_1_U15                                                    |myproject_mul_22s_9ns_31_1_1_306                                                               |     1|
|188   |      mul_22s_9ns_31_1_1_U16                                                    |myproject_mul_22s_9ns_31_1_1_307                                                               |     1|
|189   |      mul_22s_9ns_31_1_1_U17                                                    |myproject_mul_22s_9ns_31_1_1_308                                                               |     1|
|190   |      mul_22s_9ns_31_1_1_U18                                                    |myproject_mul_22s_9ns_31_1_1_309                                                               |     1|
|191   |      mul_22s_9ns_31_1_1_U19                                                    |myproject_mul_22s_9ns_31_1_1_310                                                               |     1|
|192   |      mul_22s_9ns_31_1_1_U20                                                    |myproject_mul_22s_9ns_31_1_1_311                                                               |     1|
|193   |      mul_22s_9ns_31_1_1_U21                                                    |myproject_mul_22s_9ns_31_1_1_312                                                               |     2|
|194   |      mul_22s_9ns_31_1_1_U22                                                    |myproject_mul_22s_9ns_31_1_1_313                                                               |     1|
|195   |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_814  |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_7                    |  2651|
|196   |      invert_sqr_table_U                                                        |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb_268 |    19|
|197   |      mul_22s_14ns_36_1_1_U11                                                   |myproject_mul_22s_14ns_36_1_1_269                                                              |   310|
|198   |      mul_22s_14ns_36_1_1_U12                                                   |myproject_mul_22s_14ns_36_1_1_270                                                              |    46|
|199   |      mul_22s_22s_38_1_1_U1                                                     |myproject_mul_22s_22s_38_1_1_271                                                               |    63|
|200   |      mul_22s_22s_38_1_1_U10                                                    |myproject_mul_22s_22s_38_1_1_272                                                               |    63|
|201   |      mul_22s_22s_38_1_1_U2                                                     |myproject_mul_22s_22s_38_1_1_273                                                               |    62|
|202   |      mul_22s_22s_38_1_1_U3                                                     |myproject_mul_22s_22s_38_1_1_274                                                               |    62|
|203   |      mul_22s_22s_38_1_1_U4                                                     |myproject_mul_22s_22s_38_1_1_275                                                               |    63|
|204   |      mul_22s_22s_38_1_1_U5                                                     |myproject_mul_22s_22s_38_1_1_276                                                               |    62|
|205   |      mul_22s_22s_38_1_1_U6                                                     |myproject_mul_22s_22s_38_1_1_277                                                               |    62|
|206   |      mul_22s_22s_38_1_1_U7                                                     |myproject_mul_22s_22s_38_1_1_278                                                               |    62|
|207   |      mul_22s_22s_38_1_1_U8                                                     |myproject_mul_22s_22s_38_1_1_279                                                               |    62|
|208   |      mul_22s_22s_38_1_1_U9                                                     |myproject_mul_22s_22s_38_1_1_280                                                               |    63|
|209   |      mul_22s_9ns_31_1_1_U13                                                    |myproject_mul_22s_9ns_31_1_1_281                                                               |     1|
|210   |      mul_22s_9ns_31_1_1_U14                                                    |myproject_mul_22s_9ns_31_1_1_282                                                               |     1|
|211   |      mul_22s_9ns_31_1_1_U15                                                    |myproject_mul_22s_9ns_31_1_1_283                                                               |     1|
|212   |      mul_22s_9ns_31_1_1_U16                                                    |myproject_mul_22s_9ns_31_1_1_284                                                               |     1|
|213   |      mul_22s_9ns_31_1_1_U17                                                    |myproject_mul_22s_9ns_31_1_1_285                                                               |     1|
|214   |      mul_22s_9ns_31_1_1_U18                                                    |myproject_mul_22s_9ns_31_1_1_286                                                               |     1|
|215   |      mul_22s_9ns_31_1_1_U19                                                    |myproject_mul_22s_9ns_31_1_1_287                                                               |     1|
|216   |      mul_22s_9ns_31_1_1_U20                                                    |myproject_mul_22s_9ns_31_1_1_288                                                               |     1|
|217   |      mul_22s_9ns_31_1_1_U21                                                    |myproject_mul_22s_9ns_31_1_1_289                                                               |     1|
|218   |      mul_22s_9ns_31_1_1_U22                                                    |myproject_mul_22s_9ns_31_1_1_290                                                               |     1|
|219   |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_830  |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_8                    |  2647|
|220   |      invert_sqr_table_U                                                        |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb_245 |    19|
|221   |      mul_22s_14ns_36_1_1_U11                                                   |myproject_mul_22s_14ns_36_1_1_246                                                              |   310|
|222   |      mul_22s_14ns_36_1_1_U12                                                   |myproject_mul_22s_14ns_36_1_1_247                                                              |    46|
|223   |      mul_22s_22s_38_1_1_U1                                                     |myproject_mul_22s_22s_38_1_1_248                                                               |    63|
|224   |      mul_22s_22s_38_1_1_U10                                                    |myproject_mul_22s_22s_38_1_1_249                                                               |    63|
|225   |      mul_22s_22s_38_1_1_U2                                                     |myproject_mul_22s_22s_38_1_1_250                                                               |    62|
|226   |      mul_22s_22s_38_1_1_U3                                                     |myproject_mul_22s_22s_38_1_1_251                                                               |    62|
|227   |      mul_22s_22s_38_1_1_U4                                                     |myproject_mul_22s_22s_38_1_1_252                                                               |    63|
|228   |      mul_22s_22s_38_1_1_U5                                                     |myproject_mul_22s_22s_38_1_1_253                                                               |    62|
|229   |      mul_22s_22s_38_1_1_U6                                                     |myproject_mul_22s_22s_38_1_1_254                                                               |    62|
|230   |      mul_22s_22s_38_1_1_U7                                                     |myproject_mul_22s_22s_38_1_1_255                                                               |    62|
|231   |      mul_22s_22s_38_1_1_U8                                                     |myproject_mul_22s_22s_38_1_1_256                                                               |    62|
|232   |      mul_22s_22s_38_1_1_U9                                                     |myproject_mul_22s_22s_38_1_1_257                                                               |    63|
|233   |      mul_22s_9ns_31_1_1_U13                                                    |myproject_mul_22s_9ns_31_1_1_258                                                               |     1|
|234   |      mul_22s_9ns_31_1_1_U14                                                    |myproject_mul_22s_9ns_31_1_1_259                                                               |     1|
|235   |      mul_22s_9ns_31_1_1_U15                                                    |myproject_mul_22s_9ns_31_1_1_260                                                               |     1|
|236   |      mul_22s_9ns_31_1_1_U16                                                    |myproject_mul_22s_9ns_31_1_1_261                                                               |     1|
|237   |      mul_22s_9ns_31_1_1_U17                                                    |myproject_mul_22s_9ns_31_1_1_262                                                               |     1|
|238   |      mul_22s_9ns_31_1_1_U18                                                    |myproject_mul_22s_9ns_31_1_1_263                                                               |     1|
|239   |      mul_22s_9ns_31_1_1_U19                                                    |myproject_mul_22s_9ns_31_1_1_264                                                               |     1|
|240   |      mul_22s_9ns_31_1_1_U20                                                    |myproject_mul_22s_9ns_31_1_1_265                                                               |     1|
|241   |      mul_22s_9ns_31_1_1_U21                                                    |myproject_mul_22s_9ns_31_1_1_266                                                               |     1|
|242   |      mul_22s_9ns_31_1_1_U22                                                    |myproject_mul_22s_9ns_31_1_1_267                                                               |     1|
|243   |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_846  |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_9                    |  2647|
|244   |      invert_sqr_table_U                                                        |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb_222 |    19|
|245   |      mul_22s_14ns_36_1_1_U11                                                   |myproject_mul_22s_14ns_36_1_1_223                                                              |   310|
|246   |      mul_22s_14ns_36_1_1_U12                                                   |myproject_mul_22s_14ns_36_1_1_224                                                              |    46|
|247   |      mul_22s_22s_38_1_1_U1                                                     |myproject_mul_22s_22s_38_1_1_225                                                               |    63|
|248   |      mul_22s_22s_38_1_1_U10                                                    |myproject_mul_22s_22s_38_1_1_226                                                               |    63|
|249   |      mul_22s_22s_38_1_1_U2                                                     |myproject_mul_22s_22s_38_1_1_227                                                               |    62|
|250   |      mul_22s_22s_38_1_1_U3                                                     |myproject_mul_22s_22s_38_1_1_228                                                               |    62|
|251   |      mul_22s_22s_38_1_1_U4                                                     |myproject_mul_22s_22s_38_1_1_229                                                               |    63|
|252   |      mul_22s_22s_38_1_1_U5                                                     |myproject_mul_22s_22s_38_1_1_230                                                               |    62|
|253   |      mul_22s_22s_38_1_1_U6                                                     |myproject_mul_22s_22s_38_1_1_231                                                               |    62|
|254   |      mul_22s_22s_38_1_1_U7                                                     |myproject_mul_22s_22s_38_1_1_232                                                               |    62|
|255   |      mul_22s_22s_38_1_1_U8                                                     |myproject_mul_22s_22s_38_1_1_233                                                               |    62|
|256   |      mul_22s_22s_38_1_1_U9                                                     |myproject_mul_22s_22s_38_1_1_234                                                               |    63|
|257   |      mul_22s_9ns_31_1_1_U13                                                    |myproject_mul_22s_9ns_31_1_1_235                                                               |     1|
|258   |      mul_22s_9ns_31_1_1_U14                                                    |myproject_mul_22s_9ns_31_1_1_236                                                               |     1|
|259   |      mul_22s_9ns_31_1_1_U15                                                    |myproject_mul_22s_9ns_31_1_1_237                                                               |     1|
|260   |      mul_22s_9ns_31_1_1_U16                                                    |myproject_mul_22s_9ns_31_1_1_238                                                               |     1|
|261   |      mul_22s_9ns_31_1_1_U17                                                    |myproject_mul_22s_9ns_31_1_1_239                                                               |     1|
|262   |      mul_22s_9ns_31_1_1_U18                                                    |myproject_mul_22s_9ns_31_1_1_240                                                               |     1|
|263   |      mul_22s_9ns_31_1_1_U19                                                    |myproject_mul_22s_9ns_31_1_1_241                                                               |     1|
|264   |      mul_22s_9ns_31_1_1_U20                                                    |myproject_mul_22s_9ns_31_1_1_242                                                               |     1|
|265   |      mul_22s_9ns_31_1_1_U21                                                    |myproject_mul_22s_9ns_31_1_1_243                                                               |     1|
|266   |      mul_22s_9ns_31_1_1_U22                                                    |myproject_mul_22s_9ns_31_1_1_244                                                               |     1|
|267   |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_862  |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_10                   |  2647|
|268   |      invert_sqr_table_U                                                        |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb_199 |    19|
|269   |      mul_22s_14ns_36_1_1_U11                                                   |myproject_mul_22s_14ns_36_1_1_200                                                              |   310|
|270   |      mul_22s_14ns_36_1_1_U12                                                   |myproject_mul_22s_14ns_36_1_1_201                                                              |    46|
|271   |      mul_22s_22s_38_1_1_U1                                                     |myproject_mul_22s_22s_38_1_1_202                                                               |    63|
|272   |      mul_22s_22s_38_1_1_U10                                                    |myproject_mul_22s_22s_38_1_1_203                                                               |    63|
|273   |      mul_22s_22s_38_1_1_U2                                                     |myproject_mul_22s_22s_38_1_1_204                                                               |    62|
|274   |      mul_22s_22s_38_1_1_U3                                                     |myproject_mul_22s_22s_38_1_1_205                                                               |    62|
|275   |      mul_22s_22s_38_1_1_U4                                                     |myproject_mul_22s_22s_38_1_1_206                                                               |    63|
|276   |      mul_22s_22s_38_1_1_U5                                                     |myproject_mul_22s_22s_38_1_1_207                                                               |    62|
|277   |      mul_22s_22s_38_1_1_U6                                                     |myproject_mul_22s_22s_38_1_1_208                                                               |    62|
|278   |      mul_22s_22s_38_1_1_U7                                                     |myproject_mul_22s_22s_38_1_1_209                                                               |    62|
|279   |      mul_22s_22s_38_1_1_U8                                                     |myproject_mul_22s_22s_38_1_1_210                                                               |    62|
|280   |      mul_22s_22s_38_1_1_U9                                                     |myproject_mul_22s_22s_38_1_1_211                                                               |    63|
|281   |      mul_22s_9ns_31_1_1_U13                                                    |myproject_mul_22s_9ns_31_1_1_212                                                               |     1|
|282   |      mul_22s_9ns_31_1_1_U14                                                    |myproject_mul_22s_9ns_31_1_1_213                                                               |     1|
|283   |      mul_22s_9ns_31_1_1_U15                                                    |myproject_mul_22s_9ns_31_1_1_214                                                               |     1|
|284   |      mul_22s_9ns_31_1_1_U16                                                    |myproject_mul_22s_9ns_31_1_1_215                                                               |     1|
|285   |      mul_22s_9ns_31_1_1_U17                                                    |myproject_mul_22s_9ns_31_1_1_216                                                               |     1|
|286   |      mul_22s_9ns_31_1_1_U18                                                    |myproject_mul_22s_9ns_31_1_1_217                                                               |     1|
|287   |      mul_22s_9ns_31_1_1_U19                                                    |myproject_mul_22s_9ns_31_1_1_218                                                               |     1|
|288   |      mul_22s_9ns_31_1_1_U20                                                    |myproject_mul_22s_9ns_31_1_1_219                                                               |     1|
|289   |      mul_22s_9ns_31_1_1_U21                                                    |myproject_mul_22s_9ns_31_1_1_220                                                               |     1|
|290   |      mul_22s_9ns_31_1_1_U22                                                    |myproject_mul_22s_9ns_31_1_1_221                                                               |     1|
|291   |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_878  |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_11                   |  2647|
|292   |      invert_sqr_table_U                                                        |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb_176 |    19|
|293   |      mul_22s_14ns_36_1_1_U11                                                   |myproject_mul_22s_14ns_36_1_1_177                                                              |   310|
|294   |      mul_22s_14ns_36_1_1_U12                                                   |myproject_mul_22s_14ns_36_1_1_178                                                              |    46|
|295   |      mul_22s_22s_38_1_1_U1                                                     |myproject_mul_22s_22s_38_1_1_179                                                               |    63|
|296   |      mul_22s_22s_38_1_1_U10                                                    |myproject_mul_22s_22s_38_1_1_180                                                               |    63|
|297   |      mul_22s_22s_38_1_1_U2                                                     |myproject_mul_22s_22s_38_1_1_181                                                               |    62|
|298   |      mul_22s_22s_38_1_1_U3                                                     |myproject_mul_22s_22s_38_1_1_182                                                               |    62|
|299   |      mul_22s_22s_38_1_1_U4                                                     |myproject_mul_22s_22s_38_1_1_183                                                               |    63|
|300   |      mul_22s_22s_38_1_1_U5                                                     |myproject_mul_22s_22s_38_1_1_184                                                               |    62|
|301   |      mul_22s_22s_38_1_1_U6                                                     |myproject_mul_22s_22s_38_1_1_185                                                               |    62|
|302   |      mul_22s_22s_38_1_1_U7                                                     |myproject_mul_22s_22s_38_1_1_186                                                               |    62|
|303   |      mul_22s_22s_38_1_1_U8                                                     |myproject_mul_22s_22s_38_1_1_187                                                               |    62|
|304   |      mul_22s_22s_38_1_1_U9                                                     |myproject_mul_22s_22s_38_1_1_188                                                               |    63|
|305   |      mul_22s_9ns_31_1_1_U13                                                    |myproject_mul_22s_9ns_31_1_1_189                                                               |     1|
|306   |      mul_22s_9ns_31_1_1_U14                                                    |myproject_mul_22s_9ns_31_1_1_190                                                               |     1|
|307   |      mul_22s_9ns_31_1_1_U15                                                    |myproject_mul_22s_9ns_31_1_1_191                                                               |     1|
|308   |      mul_22s_9ns_31_1_1_U16                                                    |myproject_mul_22s_9ns_31_1_1_192                                                               |     1|
|309   |      mul_22s_9ns_31_1_1_U17                                                    |myproject_mul_22s_9ns_31_1_1_193                                                               |     1|
|310   |      mul_22s_9ns_31_1_1_U18                                                    |myproject_mul_22s_9ns_31_1_1_194                                                               |     1|
|311   |      mul_22s_9ns_31_1_1_U19                                                    |myproject_mul_22s_9ns_31_1_1_195                                                               |     1|
|312   |      mul_22s_9ns_31_1_1_U20                                                    |myproject_mul_22s_9ns_31_1_1_196                                                               |     1|
|313   |      mul_22s_9ns_31_1_1_U21                                                    |myproject_mul_22s_9ns_31_1_1_197                                                               |     1|
|314   |      mul_22s_9ns_31_1_1_U22                                                    |myproject_mul_22s_9ns_31_1_1_198                                                               |     1|
|315   |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_894  |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_12                   |  2647|
|316   |      invert_sqr_table_U                                                        |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb_153 |    19|
|317   |      mul_22s_14ns_36_1_1_U11                                                   |myproject_mul_22s_14ns_36_1_1_154                                                              |   310|
|318   |      mul_22s_14ns_36_1_1_U12                                                   |myproject_mul_22s_14ns_36_1_1_155                                                              |    46|
|319   |      mul_22s_22s_38_1_1_U1                                                     |myproject_mul_22s_22s_38_1_1_156                                                               |    63|
|320   |      mul_22s_22s_38_1_1_U10                                                    |myproject_mul_22s_22s_38_1_1_157                                                               |    63|
|321   |      mul_22s_22s_38_1_1_U2                                                     |myproject_mul_22s_22s_38_1_1_158                                                               |    62|
|322   |      mul_22s_22s_38_1_1_U3                                                     |myproject_mul_22s_22s_38_1_1_159                                                               |    62|
|323   |      mul_22s_22s_38_1_1_U4                                                     |myproject_mul_22s_22s_38_1_1_160                                                               |    63|
|324   |      mul_22s_22s_38_1_1_U5                                                     |myproject_mul_22s_22s_38_1_1_161                                                               |    62|
|325   |      mul_22s_22s_38_1_1_U6                                                     |myproject_mul_22s_22s_38_1_1_162                                                               |    62|
|326   |      mul_22s_22s_38_1_1_U7                                                     |myproject_mul_22s_22s_38_1_1_163                                                               |    62|
|327   |      mul_22s_22s_38_1_1_U8                                                     |myproject_mul_22s_22s_38_1_1_164                                                               |    62|
|328   |      mul_22s_22s_38_1_1_U9                                                     |myproject_mul_22s_22s_38_1_1_165                                                               |    63|
|329   |      mul_22s_9ns_31_1_1_U13                                                    |myproject_mul_22s_9ns_31_1_1_166                                                               |     1|
|330   |      mul_22s_9ns_31_1_1_U14                                                    |myproject_mul_22s_9ns_31_1_1_167                                                               |     1|
|331   |      mul_22s_9ns_31_1_1_U15                                                    |myproject_mul_22s_9ns_31_1_1_168                                                               |     1|
|332   |      mul_22s_9ns_31_1_1_U16                                                    |myproject_mul_22s_9ns_31_1_1_169                                                               |     1|
|333   |      mul_22s_9ns_31_1_1_U17                                                    |myproject_mul_22s_9ns_31_1_1_170                                                               |     1|
|334   |      mul_22s_9ns_31_1_1_U18                                                    |myproject_mul_22s_9ns_31_1_1_171                                                               |     1|
|335   |      mul_22s_9ns_31_1_1_U19                                                    |myproject_mul_22s_9ns_31_1_1_172                                                               |     1|
|336   |      mul_22s_9ns_31_1_1_U20                                                    |myproject_mul_22s_9ns_31_1_1_173                                                               |     1|
|337   |      mul_22s_9ns_31_1_1_U21                                                    |myproject_mul_22s_9ns_31_1_1_174                                                               |     1|
|338   |      mul_22s_9ns_31_1_1_U22                                                    |myproject_mul_22s_9ns_31_1_1_175                                                               |     1|
|339   |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_910  |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_13                   |  2647|
|340   |      invert_sqr_table_U                                                        |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb_130 |    19|
|341   |      mul_22s_14ns_36_1_1_U11                                                   |myproject_mul_22s_14ns_36_1_1_131                                                              |   310|
|342   |      mul_22s_14ns_36_1_1_U12                                                   |myproject_mul_22s_14ns_36_1_1_132                                                              |    46|
|343   |      mul_22s_22s_38_1_1_U1                                                     |myproject_mul_22s_22s_38_1_1_133                                                               |    63|
|344   |      mul_22s_22s_38_1_1_U10                                                    |myproject_mul_22s_22s_38_1_1_134                                                               |    63|
|345   |      mul_22s_22s_38_1_1_U2                                                     |myproject_mul_22s_22s_38_1_1_135                                                               |    62|
|346   |      mul_22s_22s_38_1_1_U3                                                     |myproject_mul_22s_22s_38_1_1_136                                                               |    62|
|347   |      mul_22s_22s_38_1_1_U4                                                     |myproject_mul_22s_22s_38_1_1_137                                                               |    63|
|348   |      mul_22s_22s_38_1_1_U5                                                     |myproject_mul_22s_22s_38_1_1_138                                                               |    62|
|349   |      mul_22s_22s_38_1_1_U6                                                     |myproject_mul_22s_22s_38_1_1_139                                                               |    62|
|350   |      mul_22s_22s_38_1_1_U7                                                     |myproject_mul_22s_22s_38_1_1_140                                                               |    62|
|351   |      mul_22s_22s_38_1_1_U8                                                     |myproject_mul_22s_22s_38_1_1_141                                                               |    62|
|352   |      mul_22s_22s_38_1_1_U9                                                     |myproject_mul_22s_22s_38_1_1_142                                                               |    63|
|353   |      mul_22s_9ns_31_1_1_U13                                                    |myproject_mul_22s_9ns_31_1_1_143                                                               |     1|
|354   |      mul_22s_9ns_31_1_1_U14                                                    |myproject_mul_22s_9ns_31_1_1_144                                                               |     1|
|355   |      mul_22s_9ns_31_1_1_U15                                                    |myproject_mul_22s_9ns_31_1_1_145                                                               |     1|
|356   |      mul_22s_9ns_31_1_1_U16                                                    |myproject_mul_22s_9ns_31_1_1_146                                                               |     1|
|357   |      mul_22s_9ns_31_1_1_U17                                                    |myproject_mul_22s_9ns_31_1_1_147                                                               |     1|
|358   |      mul_22s_9ns_31_1_1_U18                                                    |myproject_mul_22s_9ns_31_1_1_148                                                               |     1|
|359   |      mul_22s_9ns_31_1_1_U19                                                    |myproject_mul_22s_9ns_31_1_1_149                                                               |     1|
|360   |      mul_22s_9ns_31_1_1_U20                                                    |myproject_mul_22s_9ns_31_1_1_150                                                               |     1|
|361   |      mul_22s_9ns_31_1_1_U21                                                    |myproject_mul_22s_9ns_31_1_1_151                                                               |     1|
|362   |      mul_22s_9ns_31_1_1_U22                                                    |myproject_mul_22s_9ns_31_1_1_152                                                               |     1|
|363   |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_926  |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_14                   |  2647|
|364   |      invert_sqr_table_U                                                        |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb_107 |    19|
|365   |      mul_22s_14ns_36_1_1_U11                                                   |myproject_mul_22s_14ns_36_1_1_108                                                              |   310|
|366   |      mul_22s_14ns_36_1_1_U12                                                   |myproject_mul_22s_14ns_36_1_1_109                                                              |    46|
|367   |      mul_22s_22s_38_1_1_U1                                                     |myproject_mul_22s_22s_38_1_1_110                                                               |    63|
|368   |      mul_22s_22s_38_1_1_U10                                                    |myproject_mul_22s_22s_38_1_1_111                                                               |    63|
|369   |      mul_22s_22s_38_1_1_U2                                                     |myproject_mul_22s_22s_38_1_1_112                                                               |    62|
|370   |      mul_22s_22s_38_1_1_U3                                                     |myproject_mul_22s_22s_38_1_1_113                                                               |    62|
|371   |      mul_22s_22s_38_1_1_U4                                                     |myproject_mul_22s_22s_38_1_1_114                                                               |    63|
|372   |      mul_22s_22s_38_1_1_U5                                                     |myproject_mul_22s_22s_38_1_1_115                                                               |    62|
|373   |      mul_22s_22s_38_1_1_U6                                                     |myproject_mul_22s_22s_38_1_1_116                                                               |    62|
|374   |      mul_22s_22s_38_1_1_U7                                                     |myproject_mul_22s_22s_38_1_1_117                                                               |    62|
|375   |      mul_22s_22s_38_1_1_U8                                                     |myproject_mul_22s_22s_38_1_1_118                                                               |    62|
|376   |      mul_22s_22s_38_1_1_U9                                                     |myproject_mul_22s_22s_38_1_1_119                                                               |    63|
|377   |      mul_22s_9ns_31_1_1_U13                                                    |myproject_mul_22s_9ns_31_1_1_120                                                               |     1|
|378   |      mul_22s_9ns_31_1_1_U14                                                    |myproject_mul_22s_9ns_31_1_1_121                                                               |     1|
|379   |      mul_22s_9ns_31_1_1_U15                                                    |myproject_mul_22s_9ns_31_1_1_122                                                               |     1|
|380   |      mul_22s_9ns_31_1_1_U16                                                    |myproject_mul_22s_9ns_31_1_1_123                                                               |     1|
|381   |      mul_22s_9ns_31_1_1_U17                                                    |myproject_mul_22s_9ns_31_1_1_124                                                               |     1|
|382   |      mul_22s_9ns_31_1_1_U18                                                    |myproject_mul_22s_9ns_31_1_1_125                                                               |     1|
|383   |      mul_22s_9ns_31_1_1_U19                                                    |myproject_mul_22s_9ns_31_1_1_126                                                               |     1|
|384   |      mul_22s_9ns_31_1_1_U20                                                    |myproject_mul_22s_9ns_31_1_1_127                                                               |     1|
|385   |      mul_22s_9ns_31_1_1_U21                                                    |myproject_mul_22s_9ns_31_1_1_128                                                               |     1|
|386   |      mul_22s_9ns_31_1_1_U22                                                    |myproject_mul_22s_9ns_31_1_1_129                                                               |     1|
|387   |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_942  |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_15                   |  2647|
|388   |      invert_sqr_table_U                                                        |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb_84  |    19|
|389   |      mul_22s_14ns_36_1_1_U11                                                   |myproject_mul_22s_14ns_36_1_1_85                                                               |   310|
|390   |      mul_22s_14ns_36_1_1_U12                                                   |myproject_mul_22s_14ns_36_1_1_86                                                               |    46|
|391   |      mul_22s_22s_38_1_1_U1                                                     |myproject_mul_22s_22s_38_1_1_87                                                                |    63|
|392   |      mul_22s_22s_38_1_1_U10                                                    |myproject_mul_22s_22s_38_1_1_88                                                                |    63|
|393   |      mul_22s_22s_38_1_1_U2                                                     |myproject_mul_22s_22s_38_1_1_89                                                                |    62|
|394   |      mul_22s_22s_38_1_1_U3                                                     |myproject_mul_22s_22s_38_1_1_90                                                                |    62|
|395   |      mul_22s_22s_38_1_1_U4                                                     |myproject_mul_22s_22s_38_1_1_91                                                                |    63|
|396   |      mul_22s_22s_38_1_1_U5                                                     |myproject_mul_22s_22s_38_1_1_92                                                                |    62|
|397   |      mul_22s_22s_38_1_1_U6                                                     |myproject_mul_22s_22s_38_1_1_93                                                                |    62|
|398   |      mul_22s_22s_38_1_1_U7                                                     |myproject_mul_22s_22s_38_1_1_94                                                                |    62|
|399   |      mul_22s_22s_38_1_1_U8                                                     |myproject_mul_22s_22s_38_1_1_95                                                                |    62|
|400   |      mul_22s_22s_38_1_1_U9                                                     |myproject_mul_22s_22s_38_1_1_96                                                                |    63|
|401   |      mul_22s_9ns_31_1_1_U13                                                    |myproject_mul_22s_9ns_31_1_1_97                                                                |     1|
|402   |      mul_22s_9ns_31_1_1_U14                                                    |myproject_mul_22s_9ns_31_1_1_98                                                                |     1|
|403   |      mul_22s_9ns_31_1_1_U15                                                    |myproject_mul_22s_9ns_31_1_1_99                                                                |     1|
|404   |      mul_22s_9ns_31_1_1_U16                                                    |myproject_mul_22s_9ns_31_1_1_100                                                               |     1|
|405   |      mul_22s_9ns_31_1_1_U17                                                    |myproject_mul_22s_9ns_31_1_1_101                                                               |     1|
|406   |      mul_22s_9ns_31_1_1_U18                                                    |myproject_mul_22s_9ns_31_1_1_102                                                               |     1|
|407   |      mul_22s_9ns_31_1_1_U19                                                    |myproject_mul_22s_9ns_31_1_1_103                                                               |     1|
|408   |      mul_22s_9ns_31_1_1_U20                                                    |myproject_mul_22s_9ns_31_1_1_104                                                               |     1|
|409   |      mul_22s_9ns_31_1_1_U21                                                    |myproject_mul_22s_9ns_31_1_1_105                                                               |     1|
|410   |      mul_22s_9ns_31_1_1_U22                                                    |myproject_mul_22s_9ns_31_1_1_106                                                               |     1|
|411   |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_958  |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_16                   |  2647|
|412   |      invert_sqr_table_U                                                        |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb_61  |    19|
|413   |      mul_22s_14ns_36_1_1_U11                                                   |myproject_mul_22s_14ns_36_1_1_62                                                               |   310|
|414   |      mul_22s_14ns_36_1_1_U12                                                   |myproject_mul_22s_14ns_36_1_1_63                                                               |    46|
|415   |      mul_22s_22s_38_1_1_U1                                                     |myproject_mul_22s_22s_38_1_1_64                                                                |    63|
|416   |      mul_22s_22s_38_1_1_U10                                                    |myproject_mul_22s_22s_38_1_1_65                                                                |    63|
|417   |      mul_22s_22s_38_1_1_U2                                                     |myproject_mul_22s_22s_38_1_1_66                                                                |    62|
|418   |      mul_22s_22s_38_1_1_U3                                                     |myproject_mul_22s_22s_38_1_1_67                                                                |    62|
|419   |      mul_22s_22s_38_1_1_U4                                                     |myproject_mul_22s_22s_38_1_1_68                                                                |    63|
|420   |      mul_22s_22s_38_1_1_U5                                                     |myproject_mul_22s_22s_38_1_1_69                                                                |    62|
|421   |      mul_22s_22s_38_1_1_U6                                                     |myproject_mul_22s_22s_38_1_1_70                                                                |    62|
|422   |      mul_22s_22s_38_1_1_U7                                                     |myproject_mul_22s_22s_38_1_1_71                                                                |    62|
|423   |      mul_22s_22s_38_1_1_U8                                                     |myproject_mul_22s_22s_38_1_1_72                                                                |    62|
|424   |      mul_22s_22s_38_1_1_U9                                                     |myproject_mul_22s_22s_38_1_1_73                                                                |    63|
|425   |      mul_22s_9ns_31_1_1_U13                                                    |myproject_mul_22s_9ns_31_1_1_74                                                                |     1|
|426   |      mul_22s_9ns_31_1_1_U14                                                    |myproject_mul_22s_9ns_31_1_1_75                                                                |     1|
|427   |      mul_22s_9ns_31_1_1_U15                                                    |myproject_mul_22s_9ns_31_1_1_76                                                                |     1|
|428   |      mul_22s_9ns_31_1_1_U16                                                    |myproject_mul_22s_9ns_31_1_1_77                                                                |     1|
|429   |      mul_22s_9ns_31_1_1_U17                                                    |myproject_mul_22s_9ns_31_1_1_78                                                                |     1|
|430   |      mul_22s_9ns_31_1_1_U18                                                    |myproject_mul_22s_9ns_31_1_1_79                                                                |     1|
|431   |      mul_22s_9ns_31_1_1_U19                                                    |myproject_mul_22s_9ns_31_1_1_80                                                                |     1|
|432   |      mul_22s_9ns_31_1_1_U20                                                    |myproject_mul_22s_9ns_31_1_1_81                                                                |     1|
|433   |      mul_22s_9ns_31_1_1_U21                                                    |myproject_mul_22s_9ns_31_1_1_82                                                                |     1|
|434   |      mul_22s_9ns_31_1_1_U22                                                    |myproject_mul_22s_9ns_31_1_1_83                                                                |     1|
|435   |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_974  |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_17                   |  2647|
|436   |      invert_sqr_table_U                                                        |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb_38  |    19|
|437   |      mul_22s_14ns_36_1_1_U11                                                   |myproject_mul_22s_14ns_36_1_1_39                                                               |   310|
|438   |      mul_22s_14ns_36_1_1_U12                                                   |myproject_mul_22s_14ns_36_1_1_40                                                               |    46|
|439   |      mul_22s_22s_38_1_1_U1                                                     |myproject_mul_22s_22s_38_1_1_41                                                                |    63|
|440   |      mul_22s_22s_38_1_1_U10                                                    |myproject_mul_22s_22s_38_1_1_42                                                                |    63|
|441   |      mul_22s_22s_38_1_1_U2                                                     |myproject_mul_22s_22s_38_1_1_43                                                                |    62|
|442   |      mul_22s_22s_38_1_1_U3                                                     |myproject_mul_22s_22s_38_1_1_44                                                                |    62|
|443   |      mul_22s_22s_38_1_1_U4                                                     |myproject_mul_22s_22s_38_1_1_45                                                                |    63|
|444   |      mul_22s_22s_38_1_1_U5                                                     |myproject_mul_22s_22s_38_1_1_46                                                                |    62|
|445   |      mul_22s_22s_38_1_1_U6                                                     |myproject_mul_22s_22s_38_1_1_47                                                                |    62|
|446   |      mul_22s_22s_38_1_1_U7                                                     |myproject_mul_22s_22s_38_1_1_48                                                                |    62|
|447   |      mul_22s_22s_38_1_1_U8                                                     |myproject_mul_22s_22s_38_1_1_49                                                                |    62|
|448   |      mul_22s_22s_38_1_1_U9                                                     |myproject_mul_22s_22s_38_1_1_50                                                                |    63|
|449   |      mul_22s_9ns_31_1_1_U13                                                    |myproject_mul_22s_9ns_31_1_1_51                                                                |     1|
|450   |      mul_22s_9ns_31_1_1_U14                                                    |myproject_mul_22s_9ns_31_1_1_52                                                                |     1|
|451   |      mul_22s_9ns_31_1_1_U15                                                    |myproject_mul_22s_9ns_31_1_1_53                                                                |     1|
|452   |      mul_22s_9ns_31_1_1_U16                                                    |myproject_mul_22s_9ns_31_1_1_54                                                                |     1|
|453   |      mul_22s_9ns_31_1_1_U17                                                    |myproject_mul_22s_9ns_31_1_1_55                                                                |     1|
|454   |      mul_22s_9ns_31_1_1_U18                                                    |myproject_mul_22s_9ns_31_1_1_56                                                                |     1|
|455   |      mul_22s_9ns_31_1_1_U19                                                    |myproject_mul_22s_9ns_31_1_1_57                                                                |     1|
|456   |      mul_22s_9ns_31_1_1_U20                                                    |myproject_mul_22s_9ns_31_1_1_58                                                                |     1|
|457   |      mul_22s_9ns_31_1_1_U21                                                    |myproject_mul_22s_9ns_31_1_1_59                                                                |     1|
|458   |      mul_22s_9ns_31_1_1_U22                                                    |myproject_mul_22s_9ns_31_1_1_60                                                                |     1|
|459   |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_990  |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_18                   |  2647|
|460   |      invert_sqr_table_U                                                        |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb     |    19|
|461   |      mul_22s_14ns_36_1_1_U11                                                   |myproject_mul_22s_14ns_36_1_1                                                                  |   310|
|462   |      mul_22s_14ns_36_1_1_U12                                                   |myproject_mul_22s_14ns_36_1_1_19                                                               |    46|
|463   |      mul_22s_22s_38_1_1_U1                                                     |myproject_mul_22s_22s_38_1_1                                                                   |    63|
|464   |      mul_22s_22s_38_1_1_U10                                                    |myproject_mul_22s_22s_38_1_1_20                                                                |    63|
|465   |      mul_22s_22s_38_1_1_U2                                                     |myproject_mul_22s_22s_38_1_1_21                                                                |    62|
|466   |      mul_22s_22s_38_1_1_U3                                                     |myproject_mul_22s_22s_38_1_1_22                                                                |    62|
|467   |      mul_22s_22s_38_1_1_U4                                                     |myproject_mul_22s_22s_38_1_1_23                                                                |    63|
|468   |      mul_22s_22s_38_1_1_U5                                                     |myproject_mul_22s_22s_38_1_1_24                                                                |    62|
|469   |      mul_22s_22s_38_1_1_U6                                                     |myproject_mul_22s_22s_38_1_1_25                                                                |    62|
|470   |      mul_22s_22s_38_1_1_U7                                                     |myproject_mul_22s_22s_38_1_1_26                                                                |    62|
|471   |      mul_22s_22s_38_1_1_U8                                                     |myproject_mul_22s_22s_38_1_1_27                                                                |    62|
|472   |      mul_22s_22s_38_1_1_U9                                                     |myproject_mul_22s_22s_38_1_1_28                                                                |    63|
|473   |      mul_22s_9ns_31_1_1_U13                                                    |myproject_mul_22s_9ns_31_1_1                                                                   |     1|
|474   |      mul_22s_9ns_31_1_1_U14                                                    |myproject_mul_22s_9ns_31_1_1_29                                                                |     1|
|475   |      mul_22s_9ns_31_1_1_U15                                                    |myproject_mul_22s_9ns_31_1_1_30                                                                |     1|
|476   |      mul_22s_9ns_31_1_1_U16                                                    |myproject_mul_22s_9ns_31_1_1_31                                                                |     1|
|477   |      mul_22s_9ns_31_1_1_U17                                                    |myproject_mul_22s_9ns_31_1_1_32                                                                |     1|
|478   |      mul_22s_9ns_31_1_1_U18                                                    |myproject_mul_22s_9ns_31_1_1_33                                                                |     1|
|479   |      mul_22s_9ns_31_1_1_U19                                                    |myproject_mul_22s_9ns_31_1_1_34                                                                |     1|
|480   |      mul_22s_9ns_31_1_1_U20                                                    |myproject_mul_22s_9ns_31_1_1_35                                                                |     1|
|481   |      mul_22s_9ns_31_1_1_U21                                                    |myproject_mul_22s_9ns_31_1_1_36                                                                |     1|
|482   |      mul_22s_9ns_31_1_1_U22                                                    |myproject_mul_22s_9ns_31_1_1_37                                                                |     1|
+------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 3190.625 ; gain = 1634.605 ; free physical = 76198 ; free virtual = 120982
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 3190.625 ; gain = 1634.605 ; free physical = 76197 ; free virtual = 120981
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 3190.633 ; gain = 1634.605 ; free physical = 76197 ; free virtual = 120981
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.79 . Memory (MB): peak = 3238.719 ; gain = 0.000 ; free physical = 76420 ; free virtual = 121205
INFO: [Netlist 29-17] Analyzing 6565 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3577.004 ; gain = 0.000 ; free physical = 76115 ; free virtual = 120926
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3645 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 440 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 3204 instances

Synth Design complete | Checksum: 8344ce
INFO: [Common 17-83] Releasing license: Synthesis
129 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:12 . Memory (MB): peak = 3577.039 ; gain = 2034.973 ; free physical = 76117 ; free virtual = 120928
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2595.908; main = 2595.908; forked = 280.530
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4790.973; main = 3577.008; forked = 1600.344
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcvu13p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu13p'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3641.035 ; gain = 63.996 ; free physical = 76115 ; free virtual = 120927

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: d1477bfd

Time (s): cpu = 00:00:45 ; elapsed = 00:00:12 . Memory (MB): peak = 3885.426 ; gain = 244.391 ; free physical = 75891 ; free virtual = 120733

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: d1477bfd

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4101.426 ; gain = 0.000 ; free physical = 75667 ; free virtual = 120509

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: d1477bfd

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4101.426 ; gain = 0.000 ; free physical = 75667 ; free virtual = 120509
Phase 1 Initialization | Checksum: d1477bfd

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4101.426 ; gain = 0.000 ; free physical = 75667 ; free virtual = 120509

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: d1477bfd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 4101.426 ; gain = 0.000 ; free physical = 75656 ; free virtual = 120499

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: d1477bfd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 4101.426 ; gain = 0.000 ; free physical = 75653 ; free virtual = 120495
Phase 2 Timer Update And Timing Data Collection | Checksum: d1477bfd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 4101.426 ; gain = 0.000 ; free physical = 75653 ; free virtual = 120495

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 149f08a23

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 4101.426 ; gain = 0.000 ; free physical = 75651 ; free virtual = 120493
Retarget | Checksum: 149f08a23
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: e1e9e794

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 4101.426 ; gain = 0.000 ; free physical = 75651 ; free virtual = 120493
Constant propagation | Checksum: e1e9e794
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1be774f0b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 4101.426 ; gain = 0.000 ; free physical = 75654 ; free virtual = 120496
Sweep | Checksum: 1be774f0b
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1be774f0b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 4101.426 ; gain = 0.000 ; free physical = 75654 ; free virtual = 120496
Shift Register Optimization | Checksum: 1be774f0b
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1be774f0b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 4101.426 ; gain = 0.000 ; free physical = 75654 ; free virtual = 120496
Post Processing Netlist | Checksum: 1be774f0b
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 8 Finalization

Phase 8.1 Finalizing Design Cores and Updating Shapes
Phase 8.1 Finalizing Design Cores and Updating Shapes | Checksum: d46de416

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 4101.426 ; gain = 0.000 ; free physical = 75654 ; free virtual = 120496

Phase 8.2 Verifying Netlist Connectivity
Phase 8.2 Verifying Netlist Connectivity | Checksum: d46de416

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 4101.426 ; gain = 0.000 ; free physical = 75654 ; free virtual = 120496
Phase 8 Finalization | Checksum: d46de416

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 4101.426 ; gain = 0.000 ; free physical = 75654 ; free virtual = 120496
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: d46de416

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 4101.426 ; gain = 0.000 ; free physical = 75654 ; free virtual = 120496
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4101.426 ; gain = 0.000 ; free physical = 75654 ; free virtual = 120496

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
CRITICAL WARNING: [Power 33-333] The Vccint supply current exceeds the maximum limit of the selected package.  See the PCB design user guide for limit values.


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 100 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 200
Ending PowerOpt Patch Enables Task | Checksum: d46de416

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.84 . Memory (MB): peak = 4911.434 ; gain = 0.000 ; free physical = 74927 ; free virtual = 119832
Ending Power Optimization Task | Checksum: d46de416

Time (s): cpu = 00:01:34 ; elapsed = 00:00:41 . Memory (MB): peak = 4911.434 ; gain = 810.008 ; free physical = 74929 ; free virtual = 119834

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d46de416

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4911.434 ; gain = 0.000 ; free physical = 74929 ; free virtual = 119834

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4911.434 ; gain = 0.000 ; free physical = 74929 ; free virtual = 119834
Ending Netlist Obfuscation Task | Checksum: d46de416

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4911.434 ; gain = 0.000 ; free physical = 74929 ; free virtual = 119835
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:44 ; elapsed = 00:01:09 . Memory (MB): peak = 4911.434 ; gain = 1334.395 ; free physical = 74929 ; free virtual = 119835
# report_utilization -file vivado_synth.rpt
INFO: [Common 17-206] Exiting Vivado at Mon Dec  9 05:24:03 2024...
***** VIVADO SYNTHESIS COMPLETED IN 0h2m50s *****
INFO: [HLS 200-112] Total CPU user time: 388.1 seconds. Total CPU system time: 18.27 seconds. Total elapsed time: 316.46 seconds; peak allocated memory: 590.848 MB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Dec  9 05:24:14 2024...
