INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx_project/counter_2/counter_2.srcs/sim_1/new/counter_test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_test_bench'
