Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Sat Apr 28 23:38:50 2018
| Host         : prabhat-Lenovo-ideapad-510-15IKB running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_control_sets -verbose -file DC_control_sets_placed.rpt
| Design       : DC
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    31 |
| Unused register locations in slices containing registers |    83 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               2 |            1 |
| Yes          | No                    | No                     |             498 |          272 |
| Yes          | No                    | Yes                    |              64 |           37 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+---------------------------------------------+-------------------+------------------+----------------+
|                  Clock Signal                 |                Enable Signal                |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------------------------------+---------------------------------------------+-------------------+------------------+----------------+
|  Ctrl/States/rew_tmp                          |                                             |                   |                1 |              1 |
|  Ctrl/States/t__0_11                          |                                             |                   |                1 |              1 |
|  Ctrl/States/temp_reg[0]_8                    |                                             |                   |                1 |              1 |
|  Ctrl/States/temp_reg[0]_5                    |                                             |                   |                1 |              1 |
|  Ctrl/States/temp_reg[8]_0                    |                                             |                   |                1 |              1 |
|  Ctrl/States/trans_OBUF[0]                    |                                             |                   |                1 |              1 |
|  Ctrl/Decode/inscd_reg[1]/G0                  |                                             |                   |                1 |              1 |
|  Ctrl/States/registers_reg[2][31]_1           |                                             |                   |                1 |              2 |
|  Ctrl/States/FSM_sequential_state_reg[2]_0[0] |                                             | Ctrl/States/AS[1] |                1 |              2 |
|  Ctrl/States/temp_reg[9]_2[0]                 |                                             |                   |                1 |              3 |
|  Ctrl/Decode/temp_reg[8]_0[0]                 |                                             |                   |                1 |              4 |
|  Ctrl/States/registers_reg[2][8]_1[0]         |                                             |                   |                2 |              4 |
|  clk_IBUF_BUFG                                | Ctrl/States/FSM_sequential_state[3]_i_1_n_0 |                   |                3 |              4 |
|  Ctrl/Decode/E[0]                             |                                             |                   |                2 |              5 |
|  clk_IBUF_BUFG                                | Ctrl/States/registers_reg[14][0][0]         |                   |               14 |             32 |
|  clk_IBUF_BUFG                                | Ctrl/States/registers_reg[2][0][0]          |                   |               23 |             32 |
|  clk_IBUF_BUFG                                | Ctrl/States/registers_reg[15][0][0]         | reset_IBUF        |               15 |             32 |
|  clk_IBUF_BUFG                                | Ctrl/States/temp_reg[0]_6[0]                | reset_IBUF        |               22 |             32 |
|  clk_IBUF_BUFG                                | Ctrl/States/registers_reg[13][0][0]         |                   |               13 |             32 |
|  clk_IBUF_BUFG                                | Ctrl/States/registers_reg[12][0][0]         |                   |               15 |             32 |
|  clk_IBUF_BUFG                                | Ctrl/States/registers_reg[11][0][0]         |                   |               14 |             32 |
|  clk_IBUF_BUFG                                | Ctrl/States/registers_reg[10][0][0]         |                   |               27 |             32 |
|  clk_IBUF_BUFG                                | Ctrl/States/registers_reg[3][0][0]          |                   |               14 |             32 |
|  clk_IBUF_BUFG                                | Ctrl/States/registers_reg[4][0][0]          |                   |               19 |             32 |
|  clk_IBUF_BUFG                                | Ctrl/States/registers_reg[5][0][0]          |                   |               19 |             32 |
|  clk_IBUF_BUFG                                | Ctrl/States/registers_reg[6][0][0]          |                   |               14 |             32 |
|  clk_IBUF_BUFG                                | Ctrl/States/registers_reg[7][0][0]          |                   |               15 |             32 |
|  clk_IBUF_BUFG                                | Ctrl/States/registers_reg[8][0][0]          |                   |               16 |             32 |
|  clk_IBUF_BUFG                                | Ctrl/States/registers_reg[9][0][0]          |                   |               14 |             32 |
|  clk_IBUF_BUFG                                | Ctrl/States/E[0]                            |                   |               17 |             32 |
|  clk_IBUF_BUFG                                | Ctrl/States/registers_reg[0][0]_0[0]        |                   |               35 |             46 |
+-----------------------------------------------+---------------------------------------------+-------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     7 |
| 2      |                     2 |
| 3      |                     1 |
| 4      |                     3 |
| 5      |                     1 |
| 16+    |                    17 |
+--------+-----------------------+


