Bik, A., Girkar, M., Grey, P., and Tian, X. 2001. Efficient exploitation of parallelism on Pentium III and Pentium 4 processor-based systems. In Intel Technology Journal.
Anne Bracy , Prashant Prahlad , Amir Roth, Dataflow Mini-Graphs: Amplifying Superscalar Capacity and Bandwidth, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.18-29, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.15]
Brash, D. 2002. The ARM architecture version 6 (ARMv6). White paper, ARM.
Burger, D. and Austin, T. 1997. The Simplescalar tool set, version 2.0. Tech. Rep. 1342, Dept of Computer Science, University of Wisconsin-Madison.
J. Adam Butts , Gurindar S. Sohi, Characterizing and predicting value degree of use, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Cao, Y., Sato, T., Sylvester, D., Orshansky, M., and Hu, C. 2000. New paradigm of predictive mosfet and interconnect modeling for early circuit design. In Proceedings of IEEE Custom Integrated Circuits Conference.
Nathan Clark , Manjunath Kudlur , Hyunchul Park , Scott Mahlke , Krisztian Flautner, Application-Specific Processing on a General-Purpose Core via Transparent Instruction Set Customization, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.30-40, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.5]
Jesus Corbal , Mateo Valero , Roger Espasa, Exploiting a new level of DLP in multimedia applications, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.72-79, November 16-18, 1999, Haifa, Israel
Amarildo T. da Costa , Felipe M. G. França , Eliseu M. C. Filho, The Dynamic Trace Memorization Reuse Technique, Proceedings of the 2000 International Conference on Parallel Architectures and Compilation Techniques, p.92, October 15-19, 2000
Dan Ernst , Todd Austin, Efficient dynamic scheduling through tag elimination, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
Gochman, S., Ronen, R., Anati, I., Berkovits, A., Kurts, T., Naveh, A., Saeed, A., Sperber, Z., and Valentine, R. 2003. The Intel Pentium M processor: Microarchitecture and performance. Intel Technology Journal 7, 2 (May).
Jian Huang , David Lilja, Exploiting Basic Block Value Locality with Block Reuse, Proceedings of the 5th International Symposium on High Performance Computer Architecture, p.106, January 09-12, 1999
Wen-Mei W. Hwu , Scott A. Mahlke , William Y. Chen , Pohua P. Chang , Nancy J. Warter , Roger A. Bringmann , Roland G. Ouellette , Richard E. Hank , Tokuzo Kiyohara , Grant E. Haab , John G. Holm , Daniel M. Lavery, The superblock: an effective technique for VLIW and superscalar compilation, The Journal of Supercomputing, v.7 n.1-2, p.229-248, May 1993[doi>10.1007/BF01205185]
IBM Corporation. PowerPC 750 RISC Microprocessor Technical Summary. http://www-3.ibm.com/chips/techlib/techlib.nsf/techdocs/852569B20050FF778525699300470399/$file/750_ts.pdfwww.ibm.com.
Ho-Seop Kim , James E. Smith, Dynamic binary translation for accumulator-oriented architectures, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, March 23-26, 2003, San Francisco, California
Ilhyun Kim , Mikko H. Lipasti, Half-price architecture, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859623]
Ilhyun Kim , Mikko H. Lipasti, Macro-op Scheduling: Relaxing Scheduling Loop Constraints, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.277, December 03-05, 2003
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Mamidipaka, M. and Dutt, N. 2004. eCACTI: An enhanced power estimation model for on-chip caches. Tech. Rep. 04-28, Center for Embedded Computer Systems, University of California, Irvine.
Marquez, A., Theobald, K., Tang, X., and Gao, G. 1997. A superstrand architecture. Technical Memo 14, University of Delaware, Computer Architecture and Parallel Systems Laboratory.
Subbarao Palacharla , Norman P. Jouppi , J. E. Smith, Complexity-effective superscalar processors, Proceedings of the 24th annual international symposium on Computer architecture, p.206-218, June 01-04, 1997, Denver, Colorado, USA[doi>10.1145/264107.264201]
Il Park , Michael D. Powell , T. N. Vijaykumar, Reducing register ports for higher speed and lower energy, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Maurício L. Pilla , Amarildo T. da Costa , Felipe M. G. França , Bruce R. Childers , Mary Lou Soffa, The Limits of Speculative Trace Reuse on Deeply Pipelined Processors, Proceedings of the 15th Symposium on Computer Architecture and High Performance Computing, p.36, November 10-12, 2003
Steven E. Raasch , Nathan L. Binkert , Steven K. Reinhardt, A scalable instruction queue design using dependence chains, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
Renesas Technology. SH-4A Software Manual. http://documentation.renesas.com/eng/products/mpumcu/rej09b0003_sh4a.pdfwww.renesas.com.
Peter G. Sassone , D. Scott Wills, Dynamic Strands: Collapsing Speculative Dependence Chains for Reducing Pipeline Communication, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.7-17, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.16]
UC Berkeley. Berkeley predictive technology model. http://www-device.eecs.berkeley.edu/~ptmwww-device.eecs.berkeley.edu/~ptm.
Sami Yehia , Olivier Temam, From Sequences of Dependent Instructions to Functions: An Approach for Improving Performance without ILP or Speculation, Proceedings of the 31st annual international symposium on Computer architecture, p.238, June 19-23, 2004, München, Germany
