<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\niner\Desktop\test_dot\impl\gwsynthesis\test_dot.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\niner\Desktop\test_dot\src\port.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Nov 19 23:24:10 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C7/I6</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C7/I6</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>184</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>145</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>67</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>6</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>n98_6</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>count_t/n98_s2/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>124.894(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of n98_6!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n98_6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n98_6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-29.762</td>
<td>dis/mult_5_s2/DOUT[21]</td>
<td>dis/distance_cm_1_s0/D</td>
<td>clk:[R]</td>
<td>n98_6:[R]</td>
<td>20.000</td>
<td>2.027</td>
<td>47.409</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-27.536</td>
<td>dis/mult_5_s2/DOUT[21]</td>
<td>dis/distance_cm_2_s0/D</td>
<td>clk:[R]</td>
<td>n98_6:[R]</td>
<td>20.000</td>
<td>2.027</td>
<td>45.182</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-24.852</td>
<td>dis/mult_5_s2/DOUT[21]</td>
<td>dis/distance_cm_3_s0/D</td>
<td>clk:[R]</td>
<td>n98_6:[R]</td>
<td>20.000</td>
<td>2.027</td>
<td>42.499</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-17.716</td>
<td>dis/mult_5_s2/DOUT[21]</td>
<td>dis/distance_cm_4_s0/D</td>
<td>clk:[R]</td>
<td>n98_6:[R]</td>
<td>20.000</td>
<td>2.027</td>
<td>35.363</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-12.434</td>
<td>dis/mult_5_s2/DOUT[21]</td>
<td>dis/distance_cm_5_s0/D</td>
<td>clk:[R]</td>
<td>n98_6:[R]</td>
<td>20.000</td>
<td>2.027</td>
<td>30.080</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-8.104</td>
<td>dis/mult_5_s2/DOUT[21]</td>
<td>dis/distance_cm_6_s0/D</td>
<td>clk:[R]</td>
<td>n98_6:[R]</td>
<td>20.000</td>
<td>2.027</td>
<td>25.751</td>
</tr>
<tr>
<td>7</td>
<td>10.806</td>
<td>count_t/b_s0/D</td>
<td>count_t/b_s0/D</td>
<td>n98_6:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-3.097</td>
<td>1.964</td>
</tr>
<tr>
<td>8</td>
<td>11.993</td>
<td>cv/cnt2_0_s3/Q</td>
<td>cv/cnt2_12_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.710</td>
</tr>
<tr>
<td>9</td>
<td>12.010</td>
<td>cv/cnt2_0_s3/Q</td>
<td>cv/cnt2_4_s3/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.694</td>
</tr>
<tr>
<td>10</td>
<td>12.043</td>
<td>cv/cnt2_0_s3/Q</td>
<td>cv/cnt2_11_s3/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.661</td>
</tr>
<tr>
<td>11</td>
<td>12.048</td>
<td>cv/cnt2_0_s3/Q</td>
<td>cv/cnt2_0_s3/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.656</td>
</tr>
<tr>
<td>12</td>
<td>12.048</td>
<td>cv/cnt2_0_s3/Q</td>
<td>cv/cnt2_16_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.656</td>
</tr>
<tr>
<td>13</td>
<td>12.200</td>
<td>cv/cnt2_0_s3/Q</td>
<td>cv/cnt2_1_s3/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.503</td>
</tr>
<tr>
<td>14</td>
<td>12.200</td>
<td>cv/cnt2_0_s3/Q</td>
<td>cv/cnt2_7_s3/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.503</td>
</tr>
<tr>
<td>15</td>
<td>12.200</td>
<td>cv/cnt2_0_s3/Q</td>
<td>cv/cnt2_2_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.503</td>
</tr>
<tr>
<td>16</td>
<td>12.204</td>
<td>cv/cnt2_0_s3/Q</td>
<td>cv/cnt2_21_s3/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.500</td>
</tr>
<tr>
<td>17</td>
<td>12.204</td>
<td>cv/cnt2_0_s3/Q</td>
<td>cv/cnt2_22_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.500</td>
</tr>
<tr>
<td>18</td>
<td>12.352</td>
<td>cv/cnt2_0_s3/Q</td>
<td>cv/cnt2_3_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.351</td>
</tr>
<tr>
<td>19</td>
<td>12.357</td>
<td>cv/cnt2_0_s3/Q</td>
<td>cv/cnt2_17_s3/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.346</td>
</tr>
<tr>
<td>20</td>
<td>12.357</td>
<td>cv/cnt2_0_s3/Q</td>
<td>cv/cnt2_19_s3/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.346</td>
</tr>
<tr>
<td>21</td>
<td>12.357</td>
<td>cv/cnt2_0_s3/Q</td>
<td>cv/cnt2_5_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.346</td>
</tr>
<tr>
<td>22</td>
<td>12.357</td>
<td>cv/cnt2_0_s3/Q</td>
<td>cv/cnt2_8_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.346</td>
</tr>
<tr>
<td>23</td>
<td>12.361</td>
<td>cv/cnt2_0_s3/Q</td>
<td>cv/cnt2_14_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.343</td>
</tr>
<tr>
<td>24</td>
<td>12.402</td>
<td>cv/cnt2_0_s3/Q</td>
<td>cv/cnt2_20_s3/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.302</td>
</tr>
<tr>
<td>25</td>
<td>12.441</td>
<td>cv/cnt2_0_s3/Q</td>
<td>cv/cnt2_10_s3/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.262</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.858</td>
<td>count_t/b_s0/D</td>
<td>count_t/b_s0/D</td>
<td>n98_6:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.108</td>
<td>1.280</td>
</tr>
<tr>
<td>2</td>
<td>0.524</td>
<td>cv/cnt1_0_s1/Q</td>
<td>cv/cnt1_0_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>3</td>
<td>0.524</td>
<td>cv/cnt2_6_s1/Q</td>
<td>cv/cnt2_6_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>4</td>
<td>0.524</td>
<td>cv/cnt2_16_s1/Q</td>
<td>cv/cnt2_16_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>5</td>
<td>0.524</td>
<td>cv/tk_s0/Q</td>
<td>cv/tk_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>6</td>
<td>0.525</td>
<td>cv/cnt2_0_s3/Q</td>
<td>cv/cnt2_0_s3/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>7</td>
<td>0.525</td>
<td>cv/cnt2_4_s3/Q</td>
<td>cv/cnt2_4_s3/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>8</td>
<td>0.525</td>
<td>cv/cnt2_11_s3/Q</td>
<td>cv/cnt2_11_s3/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>9</td>
<td>0.525</td>
<td>cv/cnt2_2_s1/Q</td>
<td>cv/cnt2_2_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>10</td>
<td>0.525</td>
<td>cv/cnt2_12_s1/Q</td>
<td>cv/cnt2_12_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>11</td>
<td>0.525</td>
<td>cv/cnt2_18_s1/Q</td>
<td>cv/cnt2_18_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>12</td>
<td>0.525</td>
<td>cv/cnt2_22_s1/Q</td>
<td>cv/cnt2_22_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>13</td>
<td>0.525</td>
<td>count_t/count_1_s3/Q</td>
<td>count_t/count_1_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>14</td>
<td>0.525</td>
<td>count_t/count_8_s3/Q</td>
<td>count_t/count_8_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>15</td>
<td>0.525</td>
<td>count_t/count_9_s3/Q</td>
<td>count_t/count_9_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>16</td>
<td>0.525</td>
<td>count_t/count_12_s3/Q</td>
<td>count_t/count_12_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>17</td>
<td>0.525</td>
<td>count_t/count_10_s1/Q</td>
<td>count_t/count_10_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>18</td>
<td>0.525</td>
<td>count_t/count_14_s1/Q</td>
<td>count_t/count_14_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>19</td>
<td>0.526</td>
<td>cv/cnt2_7_s3/Q</td>
<td>cv/cnt2_7_s3/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>20</td>
<td>0.526</td>
<td>cv/cnt2_21_s3/Q</td>
<td>cv/cnt2_21_s3/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>21</td>
<td>0.526</td>
<td>count_t/count_2_s1/Q</td>
<td>count_t/count_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>22</td>
<td>0.541</td>
<td>cv/cnt1_2_s0/Q</td>
<td>cv/cnt1_2_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>23</td>
<td>0.541</td>
<td>cv/cnt1_6_s0/Q</td>
<td>cv/cnt1_6_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>24</td>
<td>0.541</td>
<td>cv/cnt1_8_s0/Q</td>
<td>cv/cnt1_8_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>25</td>
<td>0.632</td>
<td>cv/cnt1_1_s0/Q</td>
<td>cv/cnt1_1_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.632</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>count_t/b_s0</td>
</tr>
<tr>
<td>2</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>count_t/count_16_s1</td>
</tr>
<tr>
<td>3</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>count_t/count_6_s1</td>
</tr>
<tr>
<td>4</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>count_t/count_8_s3</td>
</tr>
<tr>
<td>5</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cv/cnt1_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cv/cnt1_2_s0</td>
</tr>
<tr>
<td>7</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>count_t/count_9_s3</td>
</tr>
<tr>
<td>8</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cv/cnt1_3_s0</td>
</tr>
<tr>
<td>9</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cv/cnt1_4_s0</td>
</tr>
<tr>
<td>10</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>count_t/count_10_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-29.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.506</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dis/distance_cm_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n98_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>3.336</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">dis/mult_5_s2/DOUT[21]</td>
</tr>
<tr>
<td>5.401</td>
<td>2.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C25[3][B]</td>
<td>dis/n114_s201/I3</td>
</tr>
<tr>
<td>6.187</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R5C25[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s201/F</td>
</tr>
<tr>
<td>6.506</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C25[0][B]</td>
<td>dis/n114_s183/I0</td>
</tr>
<tr>
<td>7.321</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R6C25[0][B]</td>
<td style=" background: #97FFFF;">dis/n114_s183/F</td>
</tr>
<tr>
<td>8.284</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[3][B]</td>
<td>dis/n114_s145/I0</td>
</tr>
<tr>
<td>8.893</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C24[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s145/F</td>
</tr>
<tr>
<td>9.864</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[0][A]</td>
<td>dis/n114_s99/I1</td>
</tr>
<tr>
<td>10.328</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R6C26[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s99/F</td>
</tr>
<tr>
<td>10.940</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td>dis/n114_s60/I1</td>
</tr>
<tr>
<td>11.549</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R8C27[0][B]</td>
<td style=" background: #97FFFF;">dis/n114_s60/F</td>
</tr>
<tr>
<td>12.548</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C25[3][A]</td>
<td>dis/n115_s70/I0</td>
</tr>
<tr>
<td>13.362</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C25[3][A]</td>
<td style=" background: #97FFFF;">dis/n115_s70/F</td>
</tr>
<tr>
<td>14.342</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[3][B]</td>
<td>dis/n114_s104/I0</td>
</tr>
<tr>
<td>14.806</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C27[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s104/F</td>
</tr>
<tr>
<td>15.903</td>
<td>1.098</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][B]</td>
<td>dis/n114_s62/I2</td>
</tr>
<tr>
<td>16.690</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C22[0][B]</td>
<td style=" background: #97FFFF;">dis/n114_s62/F</td>
</tr>
<tr>
<td>17.004</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[3][B]</td>
<td>dis/n114_s70/I2</td>
</tr>
<tr>
<td>17.614</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C22[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s70/F</td>
</tr>
<tr>
<td>18.602</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[3][B]</td>
<td>dis/n114_s101/I0</td>
</tr>
<tr>
<td>19.066</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C25[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s101/F</td>
</tr>
<tr>
<td>19.070</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[2][A]</td>
<td>dis/n114_s61/I0</td>
</tr>
<tr>
<td>19.835</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C25[2][A]</td>
<td style=" background: #97FFFF;">dis/n114_s61/F</td>
</tr>
<tr>
<td>20.443</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][B]</td>
<td>dis/n114_s33/I3</td>
</tr>
<tr>
<td>21.207</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C23[2][B]</td>
<td style=" background: #97FFFF;">dis/n114_s33/F</td>
</tr>
<tr>
<td>22.166</td>
<td>0.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td>dis/n115_s42/I2</td>
</tr>
<tr>
<td>22.775</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R6C20[3][B]</td>
<td style=" background: #97FFFF;">dis/n115_s42/F</td>
</tr>
<tr>
<td>23.400</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td>dis/n114_s36/I1</td>
</tr>
<tr>
<td>23.864</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C21[2][A]</td>
<td style=" background: #97FFFF;">dis/n114_s36/F</td>
</tr>
<tr>
<td>24.717</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][B]</td>
<td>dis/n114_s23/I1</td>
</tr>
<tr>
<td>25.503</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C18[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s23/F</td>
</tr>
<tr>
<td>25.815</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td>dis/n114_s19/I1</td>
</tr>
<tr>
<td>26.580</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">dis/n114_s19/F</td>
</tr>
<tr>
<td>26.950</td>
<td>0.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][B]</td>
<td>dis/n114_s18/I0</td>
</tr>
<tr>
<td>27.764</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R6C18[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s18/F</td>
</tr>
<tr>
<td>28.387</td>
<td>0.623</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>dis/n115_s23/I2</td>
</tr>
<tr>
<td>29.152</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C17[1][A]</td>
<td style=" background: #97FFFF;">dis/n115_s23/F</td>
</tr>
<tr>
<td>29.772</td>
<td>0.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C16[0][A]</td>
<td>dis/n115_s18/I1</td>
</tr>
<tr>
<td>30.586</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C16[0][A]</td>
<td style=" background: #97FFFF;">dis/n115_s18/F</td>
</tr>
<tr>
<td>31.206</td>
<td>0.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[2][B]</td>
<td>dis/n116_s44/I1</td>
</tr>
<tr>
<td>32.020</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C18[2][B]</td>
<td style=" background: #97FFFF;">dis/n116_s44/F</td>
</tr>
<tr>
<td>33.583</td>
<td>1.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>dis/n116_s35/I2</td>
</tr>
<tr>
<td>34.348</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">dis/n116_s35/F</td>
</tr>
<tr>
<td>35.307</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C15[1][B]</td>
<td>dis/n116_s27/I2</td>
</tr>
<tr>
<td>35.916</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R6C15[1][B]</td>
<td style=" background: #97FFFF;">dis/n116_s27/F</td>
</tr>
<tr>
<td>36.532</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>dis/n116_s24/I2</td>
</tr>
<tr>
<td>36.996</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R7C16[1][B]</td>
<td style=" background: #97FFFF;">dis/n116_s24/F</td>
</tr>
<tr>
<td>39.181</td>
<td>2.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>dis/n117_s39/I0</td>
</tr>
<tr>
<td>39.946</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">dis/n117_s39/F</td>
</tr>
<tr>
<td>40.908</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[3][A]</td>
<td>dis/n117_s30/I2</td>
</tr>
<tr>
<td>41.517</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C11[3][A]</td>
<td style=" background: #97FFFF;">dis/n117_s30/F</td>
</tr>
<tr>
<td>42.137</td>
<td>0.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][B]</td>
<td>dis/n117_s28/I0</td>
</tr>
<tr>
<td>42.902</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R6C11[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s28/F</td>
</tr>
<tr>
<td>43.534</td>
<td>0.632</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>dis/n118_s34/I2</td>
</tr>
<tr>
<td>44.348</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">dis/n118_s34/F</td>
</tr>
<tr>
<td>44.964</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td>dis/n118_s25/I2</td>
</tr>
<tr>
<td>45.724</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R8C12[1][A]</td>
<td style=" background: #97FFFF;">dis/n118_s25/F</td>
</tr>
<tr>
<td>46.040</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][B]</td>
<td>dis/n118_s23/I0</td>
</tr>
<tr>
<td>46.854</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R7C12[2][B]</td>
<td style=" background: #97FFFF;">dis/n118_s23/F</td>
</tr>
<tr>
<td>47.222</td>
<td>0.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>dis/n119_s18/I2</td>
</tr>
<tr>
<td>47.986</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td style=" background: #97FFFF;">dis/n119_s18/F</td>
</tr>
<tr>
<td>48.595</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td>dis/n119_s13/I1</td>
</tr>
<tr>
<td>49.381</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td style=" background: #97FFFF;">dis/n119_s13/F</td>
</tr>
<tr>
<td>49.691</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>dis/n119_s12/I0</td>
</tr>
<tr>
<td>50.506</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td style=" background: #97FFFF;">dis/n119_s12/F</td>
</tr>
<tr>
<td>50.506</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td style=" font-weight:bold;">dis/distance_cm_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7</td>
<td>R9C32[0][A]</td>
<td>count_t/n98_s2/F</td>
</tr>
<tr>
<td>21.070</td>
<td>1.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>dis/distance_cm_1_s0/CLK</td>
</tr>
<tr>
<td>21.040</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dis/distance_cm_1_s0</td>
</tr>
<tr>
<td>20.744</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>dis/distance_cm_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 22.512, 47.484%; route: 24.658, 52.011%; tC2Q: 0.240, 0.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.070, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>48.279</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dis/distance_cm_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n98_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>3.336</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">dis/mult_5_s2/DOUT[21]</td>
</tr>
<tr>
<td>5.401</td>
<td>2.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C25[3][B]</td>
<td>dis/n114_s201/I3</td>
</tr>
<tr>
<td>6.187</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R5C25[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s201/F</td>
</tr>
<tr>
<td>6.506</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C25[0][B]</td>
<td>dis/n114_s183/I0</td>
</tr>
<tr>
<td>7.321</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R6C25[0][B]</td>
<td style=" background: #97FFFF;">dis/n114_s183/F</td>
</tr>
<tr>
<td>8.284</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[3][B]</td>
<td>dis/n114_s145/I0</td>
</tr>
<tr>
<td>8.893</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C24[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s145/F</td>
</tr>
<tr>
<td>9.864</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[0][A]</td>
<td>dis/n114_s99/I1</td>
</tr>
<tr>
<td>10.328</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R6C26[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s99/F</td>
</tr>
<tr>
<td>10.940</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td>dis/n114_s60/I1</td>
</tr>
<tr>
<td>11.549</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R8C27[0][B]</td>
<td style=" background: #97FFFF;">dis/n114_s60/F</td>
</tr>
<tr>
<td>12.548</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C25[3][A]</td>
<td>dis/n115_s70/I0</td>
</tr>
<tr>
<td>13.362</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C25[3][A]</td>
<td style=" background: #97FFFF;">dis/n115_s70/F</td>
</tr>
<tr>
<td>14.342</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[3][B]</td>
<td>dis/n114_s104/I0</td>
</tr>
<tr>
<td>14.806</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C27[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s104/F</td>
</tr>
<tr>
<td>15.903</td>
<td>1.098</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][B]</td>
<td>dis/n114_s62/I2</td>
</tr>
<tr>
<td>16.690</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C22[0][B]</td>
<td style=" background: #97FFFF;">dis/n114_s62/F</td>
</tr>
<tr>
<td>17.004</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[3][B]</td>
<td>dis/n114_s70/I2</td>
</tr>
<tr>
<td>17.614</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C22[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s70/F</td>
</tr>
<tr>
<td>18.602</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[3][B]</td>
<td>dis/n114_s101/I0</td>
</tr>
<tr>
<td>19.066</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C25[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s101/F</td>
</tr>
<tr>
<td>19.070</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[2][A]</td>
<td>dis/n114_s61/I0</td>
</tr>
<tr>
<td>19.835</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C25[2][A]</td>
<td style=" background: #97FFFF;">dis/n114_s61/F</td>
</tr>
<tr>
<td>20.443</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][B]</td>
<td>dis/n114_s33/I3</td>
</tr>
<tr>
<td>21.207</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C23[2][B]</td>
<td style=" background: #97FFFF;">dis/n114_s33/F</td>
</tr>
<tr>
<td>22.166</td>
<td>0.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td>dis/n115_s42/I2</td>
</tr>
<tr>
<td>22.775</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R6C20[3][B]</td>
<td style=" background: #97FFFF;">dis/n115_s42/F</td>
</tr>
<tr>
<td>23.400</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td>dis/n114_s36/I1</td>
</tr>
<tr>
<td>23.864</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C21[2][A]</td>
<td style=" background: #97FFFF;">dis/n114_s36/F</td>
</tr>
<tr>
<td>24.717</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][B]</td>
<td>dis/n114_s23/I1</td>
</tr>
<tr>
<td>25.503</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C18[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s23/F</td>
</tr>
<tr>
<td>25.815</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td>dis/n114_s19/I1</td>
</tr>
<tr>
<td>26.580</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">dis/n114_s19/F</td>
</tr>
<tr>
<td>26.950</td>
<td>0.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][B]</td>
<td>dis/n114_s18/I0</td>
</tr>
<tr>
<td>27.764</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R6C18[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s18/F</td>
</tr>
<tr>
<td>28.387</td>
<td>0.623</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>dis/n115_s23/I2</td>
</tr>
<tr>
<td>29.152</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C17[1][A]</td>
<td style=" background: #97FFFF;">dis/n115_s23/F</td>
</tr>
<tr>
<td>29.772</td>
<td>0.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C16[0][A]</td>
<td>dis/n115_s18/I1</td>
</tr>
<tr>
<td>30.586</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C16[0][A]</td>
<td style=" background: #97FFFF;">dis/n115_s18/F</td>
</tr>
<tr>
<td>31.206</td>
<td>0.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[2][B]</td>
<td>dis/n116_s44/I1</td>
</tr>
<tr>
<td>32.020</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C18[2][B]</td>
<td style=" background: #97FFFF;">dis/n116_s44/F</td>
</tr>
<tr>
<td>33.583</td>
<td>1.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>dis/n116_s35/I2</td>
</tr>
<tr>
<td>34.348</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">dis/n116_s35/F</td>
</tr>
<tr>
<td>35.307</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C15[1][B]</td>
<td>dis/n116_s27/I2</td>
</tr>
<tr>
<td>35.916</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R6C15[1][B]</td>
<td style=" background: #97FFFF;">dis/n116_s27/F</td>
</tr>
<tr>
<td>36.532</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>dis/n116_s24/I2</td>
</tr>
<tr>
<td>36.996</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R7C16[1][B]</td>
<td style=" background: #97FFFF;">dis/n116_s24/F</td>
</tr>
<tr>
<td>39.181</td>
<td>2.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>dis/n117_s39/I0</td>
</tr>
<tr>
<td>39.946</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">dis/n117_s39/F</td>
</tr>
<tr>
<td>40.908</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[3][A]</td>
<td>dis/n117_s30/I2</td>
</tr>
<tr>
<td>41.517</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C11[3][A]</td>
<td style=" background: #97FFFF;">dis/n117_s30/F</td>
</tr>
<tr>
<td>42.137</td>
<td>0.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][B]</td>
<td>dis/n117_s28/I0</td>
</tr>
<tr>
<td>42.902</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R6C11[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s28/F</td>
</tr>
<tr>
<td>43.534</td>
<td>0.632</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>dis/n118_s34/I2</td>
</tr>
<tr>
<td>44.348</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">dis/n118_s34/F</td>
</tr>
<tr>
<td>44.964</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td>dis/n118_s25/I2</td>
</tr>
<tr>
<td>45.724</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R8C12[1][A]</td>
<td style=" background: #97FFFF;">dis/n118_s25/F</td>
</tr>
<tr>
<td>46.040</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][B]</td>
<td>dis/n118_s23/I0</td>
</tr>
<tr>
<td>46.854</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R7C12[2][B]</td>
<td style=" background: #97FFFF;">dis/n118_s23/F</td>
</tr>
<tr>
<td>47.465</td>
<td>0.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>dis/n118_s22/I0</td>
</tr>
<tr>
<td>48.279</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td style=" background: #97FFFF;">dis/n118_s22/F</td>
</tr>
<tr>
<td>48.279</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td style=" font-weight:bold;">dis/distance_cm_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7</td>
<td>R9C32[0][A]</td>
<td>count_t/n98_s2/F</td>
</tr>
<tr>
<td>21.070</td>
<td>1.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>dis/distance_cm_2_s0/CLK</td>
</tr>
<tr>
<td>21.040</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dis/distance_cm_2_s0</td>
</tr>
<tr>
<td>20.744</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>dis/distance_cm_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>31</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 20.961, 46.391%; route: 23.982, 53.078%; tC2Q: 0.240, 0.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.070, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-24.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dis/distance_cm_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n98_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>3.336</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">dis/mult_5_s2/DOUT[21]</td>
</tr>
<tr>
<td>5.401</td>
<td>2.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C25[3][B]</td>
<td>dis/n114_s201/I3</td>
</tr>
<tr>
<td>6.187</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R5C25[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s201/F</td>
</tr>
<tr>
<td>6.506</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C25[0][B]</td>
<td>dis/n114_s183/I0</td>
</tr>
<tr>
<td>7.321</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R6C25[0][B]</td>
<td style=" background: #97FFFF;">dis/n114_s183/F</td>
</tr>
<tr>
<td>8.284</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[3][B]</td>
<td>dis/n114_s145/I0</td>
</tr>
<tr>
<td>8.893</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C24[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s145/F</td>
</tr>
<tr>
<td>9.864</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[0][A]</td>
<td>dis/n114_s99/I1</td>
</tr>
<tr>
<td>10.328</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R6C26[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s99/F</td>
</tr>
<tr>
<td>10.940</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td>dis/n114_s60/I1</td>
</tr>
<tr>
<td>11.549</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R8C27[0][B]</td>
<td style=" background: #97FFFF;">dis/n114_s60/F</td>
</tr>
<tr>
<td>12.548</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C25[3][A]</td>
<td>dis/n115_s70/I0</td>
</tr>
<tr>
<td>13.362</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C25[3][A]</td>
<td style=" background: #97FFFF;">dis/n115_s70/F</td>
</tr>
<tr>
<td>14.342</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[3][B]</td>
<td>dis/n114_s104/I0</td>
</tr>
<tr>
<td>14.806</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C27[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s104/F</td>
</tr>
<tr>
<td>15.903</td>
<td>1.098</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][B]</td>
<td>dis/n114_s62/I2</td>
</tr>
<tr>
<td>16.690</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C22[0][B]</td>
<td style=" background: #97FFFF;">dis/n114_s62/F</td>
</tr>
<tr>
<td>17.004</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[3][B]</td>
<td>dis/n114_s70/I2</td>
</tr>
<tr>
<td>17.614</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C22[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s70/F</td>
</tr>
<tr>
<td>18.602</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[3][B]</td>
<td>dis/n114_s101/I0</td>
</tr>
<tr>
<td>19.066</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C25[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s101/F</td>
</tr>
<tr>
<td>19.070</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[2][A]</td>
<td>dis/n114_s61/I0</td>
</tr>
<tr>
<td>19.835</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C25[2][A]</td>
<td style=" background: #97FFFF;">dis/n114_s61/F</td>
</tr>
<tr>
<td>20.443</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][B]</td>
<td>dis/n114_s33/I3</td>
</tr>
<tr>
<td>21.207</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C23[2][B]</td>
<td style=" background: #97FFFF;">dis/n114_s33/F</td>
</tr>
<tr>
<td>22.166</td>
<td>0.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td>dis/n115_s42/I2</td>
</tr>
<tr>
<td>22.775</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R6C20[3][B]</td>
<td style=" background: #97FFFF;">dis/n115_s42/F</td>
</tr>
<tr>
<td>23.400</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td>dis/n114_s36/I1</td>
</tr>
<tr>
<td>23.864</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C21[2][A]</td>
<td style=" background: #97FFFF;">dis/n114_s36/F</td>
</tr>
<tr>
<td>24.717</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][B]</td>
<td>dis/n114_s23/I1</td>
</tr>
<tr>
<td>25.503</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C18[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s23/F</td>
</tr>
<tr>
<td>25.815</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td>dis/n114_s19/I1</td>
</tr>
<tr>
<td>26.580</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">dis/n114_s19/F</td>
</tr>
<tr>
<td>26.950</td>
<td>0.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][B]</td>
<td>dis/n114_s18/I0</td>
</tr>
<tr>
<td>27.764</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R6C18[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s18/F</td>
</tr>
<tr>
<td>28.387</td>
<td>0.623</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>dis/n115_s23/I2</td>
</tr>
<tr>
<td>29.152</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C17[1][A]</td>
<td style=" background: #97FFFF;">dis/n115_s23/F</td>
</tr>
<tr>
<td>29.772</td>
<td>0.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C16[0][A]</td>
<td>dis/n115_s18/I1</td>
</tr>
<tr>
<td>30.586</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C16[0][A]</td>
<td style=" background: #97FFFF;">dis/n115_s18/F</td>
</tr>
<tr>
<td>31.206</td>
<td>0.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[2][B]</td>
<td>dis/n116_s44/I1</td>
</tr>
<tr>
<td>32.020</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C18[2][B]</td>
<td style=" background: #97FFFF;">dis/n116_s44/F</td>
</tr>
<tr>
<td>33.583</td>
<td>1.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>dis/n116_s35/I2</td>
</tr>
<tr>
<td>34.348</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">dis/n116_s35/F</td>
</tr>
<tr>
<td>35.307</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C15[1][B]</td>
<td>dis/n116_s27/I2</td>
</tr>
<tr>
<td>35.916</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R6C15[1][B]</td>
<td style=" background: #97FFFF;">dis/n116_s27/F</td>
</tr>
<tr>
<td>36.532</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>dis/n116_s24/I2</td>
</tr>
<tr>
<td>36.996</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R7C16[1][B]</td>
<td style=" background: #97FFFF;">dis/n116_s24/F</td>
</tr>
<tr>
<td>39.181</td>
<td>2.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>dis/n117_s39/I0</td>
</tr>
<tr>
<td>39.946</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">dis/n117_s39/F</td>
</tr>
<tr>
<td>40.908</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[3][A]</td>
<td>dis/n117_s30/I2</td>
</tr>
<tr>
<td>41.517</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C11[3][A]</td>
<td style=" background: #97FFFF;">dis/n117_s30/F</td>
</tr>
<tr>
<td>42.137</td>
<td>0.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][B]</td>
<td>dis/n117_s28/I0</td>
</tr>
<tr>
<td>42.897</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R6C11[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s28/F</td>
</tr>
<tr>
<td>43.219</td>
<td>0.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[3][B]</td>
<td>dis/n117_s85/I0</td>
</tr>
<tr>
<td>44.034</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R6C12[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s85/F</td>
</tr>
<tr>
<td>45.595</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[2][A]</td>
<td style=" font-weight:bold;">dis/distance_cm_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7</td>
<td>R9C32[0][A]</td>
<td>count_t/n98_s2/F</td>
</tr>
<tr>
<td>21.070</td>
<td>1.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[2][A]</td>
<td>dis/distance_cm_3_s0/CLK</td>
</tr>
<tr>
<td>21.040</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dis/distance_cm_3_s0</td>
</tr>
<tr>
<td>20.744</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C17[2][A]</td>
<td>dis/distance_cm_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>28</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.567, 43.689%; route: 23.692, 55.747%; tC2Q: 0.240, 0.564%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.070, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dis/distance_cm_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n98_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>3.336</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">dis/mult_5_s2/DOUT[21]</td>
</tr>
<tr>
<td>5.401</td>
<td>2.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C25[3][B]</td>
<td>dis/n114_s201/I3</td>
</tr>
<tr>
<td>6.187</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R5C25[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s201/F</td>
</tr>
<tr>
<td>6.506</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C25[0][B]</td>
<td>dis/n114_s183/I0</td>
</tr>
<tr>
<td>7.321</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R6C25[0][B]</td>
<td style=" background: #97FFFF;">dis/n114_s183/F</td>
</tr>
<tr>
<td>8.284</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[3][B]</td>
<td>dis/n114_s145/I0</td>
</tr>
<tr>
<td>8.893</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C24[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s145/F</td>
</tr>
<tr>
<td>9.864</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[0][A]</td>
<td>dis/n114_s99/I1</td>
</tr>
<tr>
<td>10.328</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R6C26[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s99/F</td>
</tr>
<tr>
<td>10.940</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td>dis/n114_s60/I1</td>
</tr>
<tr>
<td>11.549</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R8C27[0][B]</td>
<td style=" background: #97FFFF;">dis/n114_s60/F</td>
</tr>
<tr>
<td>12.548</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C25[3][A]</td>
<td>dis/n115_s70/I0</td>
</tr>
<tr>
<td>13.362</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C25[3][A]</td>
<td style=" background: #97FFFF;">dis/n115_s70/F</td>
</tr>
<tr>
<td>14.342</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[3][B]</td>
<td>dis/n114_s104/I0</td>
</tr>
<tr>
<td>14.806</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C27[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s104/F</td>
</tr>
<tr>
<td>15.903</td>
<td>1.098</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][B]</td>
<td>dis/n114_s62/I2</td>
</tr>
<tr>
<td>16.690</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C22[0][B]</td>
<td style=" background: #97FFFF;">dis/n114_s62/F</td>
</tr>
<tr>
<td>17.004</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[3][B]</td>
<td>dis/n114_s70/I2</td>
</tr>
<tr>
<td>17.614</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C22[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s70/F</td>
</tr>
<tr>
<td>18.602</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[3][B]</td>
<td>dis/n114_s101/I0</td>
</tr>
<tr>
<td>19.066</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C25[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s101/F</td>
</tr>
<tr>
<td>19.070</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[2][A]</td>
<td>dis/n114_s61/I0</td>
</tr>
<tr>
<td>19.835</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C25[2][A]</td>
<td style=" background: #97FFFF;">dis/n114_s61/F</td>
</tr>
<tr>
<td>20.443</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][B]</td>
<td>dis/n114_s33/I3</td>
</tr>
<tr>
<td>21.207</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C23[2][B]</td>
<td style=" background: #97FFFF;">dis/n114_s33/F</td>
</tr>
<tr>
<td>22.166</td>
<td>0.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td>dis/n115_s42/I2</td>
</tr>
<tr>
<td>22.775</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R6C20[3][B]</td>
<td style=" background: #97FFFF;">dis/n115_s42/F</td>
</tr>
<tr>
<td>23.400</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td>dis/n114_s36/I1</td>
</tr>
<tr>
<td>23.864</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C21[2][A]</td>
<td style=" background: #97FFFF;">dis/n114_s36/F</td>
</tr>
<tr>
<td>24.717</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][B]</td>
<td>dis/n114_s23/I1</td>
</tr>
<tr>
<td>25.503</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C18[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s23/F</td>
</tr>
<tr>
<td>25.815</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td>dis/n114_s19/I1</td>
</tr>
<tr>
<td>26.580</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">dis/n114_s19/F</td>
</tr>
<tr>
<td>26.950</td>
<td>0.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][B]</td>
<td>dis/n114_s18/I0</td>
</tr>
<tr>
<td>27.764</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R6C18[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s18/F</td>
</tr>
<tr>
<td>28.387</td>
<td>0.623</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>dis/n115_s23/I2</td>
</tr>
<tr>
<td>29.152</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C17[1][A]</td>
<td style=" background: #97FFFF;">dis/n115_s23/F</td>
</tr>
<tr>
<td>29.772</td>
<td>0.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C16[0][A]</td>
<td>dis/n115_s18/I1</td>
</tr>
<tr>
<td>30.586</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C16[0][A]</td>
<td style=" background: #97FFFF;">dis/n115_s18/F</td>
</tr>
<tr>
<td>31.206</td>
<td>0.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[2][B]</td>
<td>dis/n116_s44/I1</td>
</tr>
<tr>
<td>32.020</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C18[2][B]</td>
<td style=" background: #97FFFF;">dis/n116_s44/F</td>
</tr>
<tr>
<td>33.583</td>
<td>1.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>dis/n116_s35/I2</td>
</tr>
<tr>
<td>34.348</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">dis/n116_s35/F</td>
</tr>
<tr>
<td>35.307</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C15[1][B]</td>
<td>dis/n116_s27/I2</td>
</tr>
<tr>
<td>35.916</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R6C15[1][B]</td>
<td style=" background: #97FFFF;">dis/n116_s27/F</td>
</tr>
<tr>
<td>36.532</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>dis/n116_s24/I2</td>
</tr>
<tr>
<td>36.996</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R7C16[1][B]</td>
<td style=" background: #97FFFF;">dis/n116_s24/F</td>
</tr>
<tr>
<td>38.460</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][A]</td>
<td style=" font-weight:bold;">dis/distance_cm_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7</td>
<td>R9C32[0][A]</td>
<td>count_t/n98_s2/F</td>
</tr>
<tr>
<td>21.070</td>
<td>1.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C17[0][A]</td>
<td>dis/distance_cm_4_s0/CLK</td>
</tr>
<tr>
<td>21.040</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dis/distance_cm_4_s0</td>
</tr>
<tr>
<td>20.744</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C17[0][A]</td>
<td>dis/distance_cm_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.619, 44.167%; route: 19.504, 55.155%; tC2Q: 0.240, 0.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.070, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.434</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dis/distance_cm_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n98_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>3.336</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">dis/mult_5_s2/DOUT[21]</td>
</tr>
<tr>
<td>5.401</td>
<td>2.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C25[3][B]</td>
<td>dis/n114_s201/I3</td>
</tr>
<tr>
<td>6.187</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R5C25[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s201/F</td>
</tr>
<tr>
<td>6.506</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C25[0][B]</td>
<td>dis/n114_s183/I0</td>
</tr>
<tr>
<td>7.321</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R6C25[0][B]</td>
<td style=" background: #97FFFF;">dis/n114_s183/F</td>
</tr>
<tr>
<td>8.284</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[3][B]</td>
<td>dis/n114_s145/I0</td>
</tr>
<tr>
<td>8.893</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C24[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s145/F</td>
</tr>
<tr>
<td>9.864</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[0][A]</td>
<td>dis/n114_s99/I1</td>
</tr>
<tr>
<td>10.328</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R6C26[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s99/F</td>
</tr>
<tr>
<td>10.940</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td>dis/n114_s60/I1</td>
</tr>
<tr>
<td>11.549</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R8C27[0][B]</td>
<td style=" background: #97FFFF;">dis/n114_s60/F</td>
</tr>
<tr>
<td>12.548</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C25[3][A]</td>
<td>dis/n115_s70/I0</td>
</tr>
<tr>
<td>13.362</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C25[3][A]</td>
<td style=" background: #97FFFF;">dis/n115_s70/F</td>
</tr>
<tr>
<td>14.342</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[3][B]</td>
<td>dis/n114_s104/I0</td>
</tr>
<tr>
<td>14.806</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C27[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s104/F</td>
</tr>
<tr>
<td>15.903</td>
<td>1.098</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][B]</td>
<td>dis/n114_s62/I2</td>
</tr>
<tr>
<td>16.690</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C22[0][B]</td>
<td style=" background: #97FFFF;">dis/n114_s62/F</td>
</tr>
<tr>
<td>17.004</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[3][B]</td>
<td>dis/n114_s70/I2</td>
</tr>
<tr>
<td>17.614</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C22[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s70/F</td>
</tr>
<tr>
<td>18.602</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[3][B]</td>
<td>dis/n114_s101/I0</td>
</tr>
<tr>
<td>19.066</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C25[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s101/F</td>
</tr>
<tr>
<td>19.070</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[2][A]</td>
<td>dis/n114_s61/I0</td>
</tr>
<tr>
<td>19.835</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C25[2][A]</td>
<td style=" background: #97FFFF;">dis/n114_s61/F</td>
</tr>
<tr>
<td>20.443</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][B]</td>
<td>dis/n114_s33/I3</td>
</tr>
<tr>
<td>21.207</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C23[2][B]</td>
<td style=" background: #97FFFF;">dis/n114_s33/F</td>
</tr>
<tr>
<td>22.166</td>
<td>0.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td>dis/n115_s42/I2</td>
</tr>
<tr>
<td>22.775</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R6C20[3][B]</td>
<td style=" background: #97FFFF;">dis/n115_s42/F</td>
</tr>
<tr>
<td>23.400</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td>dis/n114_s36/I1</td>
</tr>
<tr>
<td>23.864</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C21[2][A]</td>
<td style=" background: #97FFFF;">dis/n114_s36/F</td>
</tr>
<tr>
<td>24.717</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][B]</td>
<td>dis/n114_s23/I1</td>
</tr>
<tr>
<td>25.503</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C18[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s23/F</td>
</tr>
<tr>
<td>25.815</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td>dis/n114_s19/I1</td>
</tr>
<tr>
<td>26.580</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">dis/n114_s19/F</td>
</tr>
<tr>
<td>26.950</td>
<td>0.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][B]</td>
<td>dis/n114_s18/I0</td>
</tr>
<tr>
<td>27.764</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R6C18[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s18/F</td>
</tr>
<tr>
<td>28.396</td>
<td>0.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td>dis/n115_s33/I1</td>
</tr>
<tr>
<td>29.160</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C18[1][B]</td>
<td style=" background: #97FFFF;">dis/n115_s33/F</td>
</tr>
<tr>
<td>29.760</td>
<td>0.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td>dis/n115_s21/I1</td>
</tr>
<tr>
<td>30.574</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">dis/n115_s21/F</td>
</tr>
<tr>
<td>30.941</td>
<td>0.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C17[2][B]</td>
<td>dis/n115_s17/I3</td>
</tr>
<tr>
<td>31.705</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R6C17[2][B]</td>
<td style=" background: #97FFFF;">dis/n115_s17/F</td>
</tr>
<tr>
<td>33.177</td>
<td>1.472</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td style=" font-weight:bold;">dis/distance_cm_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7</td>
<td>R9C32[0][A]</td>
<td>count_t/n98_s2/F</td>
</tr>
<tr>
<td>21.070</td>
<td>1.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>dis/distance_cm_5_s0/CLK</td>
</tr>
<tr>
<td>21.040</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dis/distance_cm_5_s0</td>
</tr>
<tr>
<td>20.744</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>dis/distance_cm_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.731, 45.649%; route: 16.109, 53.554%; tC2Q: 0.240, 0.796%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.070, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.104</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.848</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dis/distance_cm_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n98_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>3.336</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">dis/mult_5_s2/DOUT[21]</td>
</tr>
<tr>
<td>5.401</td>
<td>2.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C25[3][B]</td>
<td>dis/n114_s201/I3</td>
</tr>
<tr>
<td>6.187</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R5C25[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s201/F</td>
</tr>
<tr>
<td>6.506</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C25[0][B]</td>
<td>dis/n114_s183/I0</td>
</tr>
<tr>
<td>7.321</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R6C25[0][B]</td>
<td style=" background: #97FFFF;">dis/n114_s183/F</td>
</tr>
<tr>
<td>8.284</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[3][B]</td>
<td>dis/n114_s145/I0</td>
</tr>
<tr>
<td>8.893</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C24[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s145/F</td>
</tr>
<tr>
<td>9.864</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[0][A]</td>
<td>dis/n114_s99/I1</td>
</tr>
<tr>
<td>10.328</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R6C26[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s99/F</td>
</tr>
<tr>
<td>10.940</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td>dis/n114_s60/I1</td>
</tr>
<tr>
<td>11.549</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R8C27[0][B]</td>
<td style=" background: #97FFFF;">dis/n114_s60/F</td>
</tr>
<tr>
<td>12.548</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C25[3][A]</td>
<td>dis/n115_s70/I0</td>
</tr>
<tr>
<td>13.362</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C25[3][A]</td>
<td style=" background: #97FFFF;">dis/n115_s70/F</td>
</tr>
<tr>
<td>14.342</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[3][B]</td>
<td>dis/n114_s104/I0</td>
</tr>
<tr>
<td>14.806</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C27[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s104/F</td>
</tr>
<tr>
<td>15.903</td>
<td>1.098</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][B]</td>
<td>dis/n114_s62/I2</td>
</tr>
<tr>
<td>16.690</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C22[0][B]</td>
<td style=" background: #97FFFF;">dis/n114_s62/F</td>
</tr>
<tr>
<td>17.004</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[3][B]</td>
<td>dis/n114_s70/I2</td>
</tr>
<tr>
<td>17.614</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C22[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s70/F</td>
</tr>
<tr>
<td>18.602</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[3][B]</td>
<td>dis/n114_s101/I0</td>
</tr>
<tr>
<td>19.066</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C25[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s101/F</td>
</tr>
<tr>
<td>19.070</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[2][A]</td>
<td>dis/n114_s61/I0</td>
</tr>
<tr>
<td>19.835</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C25[2][A]</td>
<td style=" background: #97FFFF;">dis/n114_s61/F</td>
</tr>
<tr>
<td>20.443</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][B]</td>
<td>dis/n114_s33/I3</td>
</tr>
<tr>
<td>21.207</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C23[2][B]</td>
<td style=" background: #97FFFF;">dis/n114_s33/F</td>
</tr>
<tr>
<td>22.166</td>
<td>0.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td>dis/n115_s42/I2</td>
</tr>
<tr>
<td>22.775</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R6C20[3][B]</td>
<td style=" background: #97FFFF;">dis/n115_s42/F</td>
</tr>
<tr>
<td>23.400</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td>dis/n114_s36/I1</td>
</tr>
<tr>
<td>23.864</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C21[2][A]</td>
<td style=" background: #97FFFF;">dis/n114_s36/F</td>
</tr>
<tr>
<td>24.717</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][B]</td>
<td>dis/n114_s23/I1</td>
</tr>
<tr>
<td>25.503</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C18[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s23/F</td>
</tr>
<tr>
<td>25.815</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td>dis/n114_s19/I1</td>
</tr>
<tr>
<td>26.580</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">dis/n114_s19/F</td>
</tr>
<tr>
<td>26.950</td>
<td>0.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][B]</td>
<td>dis/n114_s18/I0</td>
</tr>
<tr>
<td>27.764</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R6C18[3][B]</td>
<td style=" background: #97FFFF;">dis/n114_s18/F</td>
</tr>
<tr>
<td>28.848</td>
<td>1.084</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td style=" font-weight:bold;">dis/distance_cm_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7</td>
<td>R9C32[0][A]</td>
<td>count_t/n98_s2/F</td>
</tr>
<tr>
<td>21.070</td>
<td>1.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td>dis/distance_cm_6_s0/CLK</td>
</tr>
<tr>
<td>21.040</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dis/distance_cm_6_s0</td>
</tr>
<tr>
<td>20.744</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C19[2][B]</td>
<td>dis/distance_cm_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.388, 44.222%; route: 14.124, 54.847%; tC2Q: 0.240, 0.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.070, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.964</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_t/b_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_t/b_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n98_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R9C32[0][A]</td>
<td>count_t/n98_s2/F</td>
</tr>
<tr>
<td>11.964</td>
<td>1.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td style=" font-weight:bold;">count_t/b_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td>count_t/b_s0/CLK</td>
</tr>
<tr>
<td>23.067</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>count_t/b_s0</td>
</tr>
<tr>
<td>22.770</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C30[0][A]</td>
<td>count_t/b_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.097</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.964, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.993</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cv/cnt2_0_s3/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R7C31[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s3/Q</td>
</tr>
<tr>
<td>14.545</td>
<td>0.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[2][B]</td>
<td>cv/b_s8/I0</td>
</tr>
<tr>
<td>15.309</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C30[2][B]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>15.917</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cv/b_s7/I0</td>
</tr>
<tr>
<td>16.527</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">cv/b_s7/F</td>
</tr>
<tr>
<td>17.135</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>17.921</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.231</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>cv/b_s3/I0</td>
</tr>
<tr>
<td>18.695</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R6C31[0][A]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>19.014</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[3][A]</td>
<td>cv/b_s11/I0</td>
</tr>
<tr>
<td>19.828</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R6C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s11/F</td>
</tr>
<tr>
<td>20.490</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>cv/n74_s1/I2</td>
</tr>
<tr>
<td>21.304</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td style=" background: #97FFFF;">cv/n74_s1/F</td>
</tr>
<tr>
<td>21.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>cv/cnt2_12_s1/CLK</td>
</tr>
<tr>
<td>33.297</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>cv/cnt2_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.252, 55.145%; route: 3.119, 40.450%; tC2Q: 0.340, 4.405%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.010</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cv/cnt2_0_s3/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R7C31[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s3/Q</td>
</tr>
<tr>
<td>14.545</td>
<td>0.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[2][B]</td>
<td>cv/b_s8/I0</td>
</tr>
<tr>
<td>15.309</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C30[2][B]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>15.917</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cv/b_s7/I0</td>
</tr>
<tr>
<td>16.527</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">cv/b_s7/F</td>
</tr>
<tr>
<td>17.135</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>17.921</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.231</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>cv/b_s3/I0</td>
</tr>
<tr>
<td>18.695</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R6C31[0][A]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>19.014</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[3][A]</td>
<td>cv/b_s11/I0</td>
</tr>
<tr>
<td>19.828</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R6C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s11/F</td>
</tr>
<tr>
<td>20.473</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>cv/n82_s5/I0</td>
</tr>
<tr>
<td>21.287</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td style=" background: #97FFFF;">cv/n82_s5/F</td>
</tr>
<tr>
<td>21.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_4_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>cv/cnt2_4_s3/CLK</td>
</tr>
<tr>
<td>33.297</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>cv/cnt2_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.252, 55.265%; route: 3.102, 40.321%; tC2Q: 0.340, 4.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.043</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_11_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cv/cnt2_0_s3/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R7C31[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s3/Q</td>
</tr>
<tr>
<td>14.545</td>
<td>0.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[2][B]</td>
<td>cv/b_s8/I0</td>
</tr>
<tr>
<td>15.309</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C30[2][B]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>15.917</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cv/b_s7/I0</td>
</tr>
<tr>
<td>16.527</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">cv/b_s7/F</td>
</tr>
<tr>
<td>17.135</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>17.921</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.231</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>cv/b_s3/I0</td>
</tr>
<tr>
<td>18.695</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R6C31[0][A]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>19.014</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[3][A]</td>
<td>cv/b_s11/I0</td>
</tr>
<tr>
<td>19.828</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R6C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s11/F</td>
</tr>
<tr>
<td>20.490</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[1][A]</td>
<td>cv/n75_s4/I0</td>
</tr>
<tr>
<td>21.254</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C33[1][A]</td>
<td style=" background: #97FFFF;">cv/n75_s4/F</td>
</tr>
<tr>
<td>21.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_11_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[1][A]</td>
<td>cv/cnt2_11_s3/CLK</td>
</tr>
<tr>
<td>33.297</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C33[1][A]</td>
<td>cv/cnt2_11_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.202, 54.854%; route: 3.119, 40.712%; tC2Q: 0.340, 4.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.249</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cv/cnt2_0_s3/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R7C31[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s3/Q</td>
</tr>
<tr>
<td>14.545</td>
<td>0.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[2][B]</td>
<td>cv/b_s8/I0</td>
</tr>
<tr>
<td>15.309</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C30[2][B]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>15.917</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cv/b_s7/I0</td>
</tr>
<tr>
<td>16.527</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">cv/b_s7/F</td>
</tr>
<tr>
<td>17.135</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>17.921</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.231</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>cv/b_s3/I0</td>
</tr>
<tr>
<td>18.695</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R6C31[0][A]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>19.014</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[3][A]</td>
<td>cv/b_s11/I0</td>
</tr>
<tr>
<td>19.828</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R6C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s11/F</td>
</tr>
<tr>
<td>20.485</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cv/n86_s4/I0</td>
</tr>
<tr>
<td>21.249</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">cv/n86_s4/F</td>
</tr>
<tr>
<td>21.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cv/cnt2_0_s3/CLK</td>
</tr>
<tr>
<td>33.297</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cv/cnt2_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.202, 54.890%; route: 3.114, 40.674%; tC2Q: 0.340, 4.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.249</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cv/cnt2_0_s3/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R7C31[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s3/Q</td>
</tr>
<tr>
<td>14.545</td>
<td>0.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[2][B]</td>
<td>cv/b_s8/I0</td>
</tr>
<tr>
<td>15.309</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C30[2][B]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>15.917</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cv/b_s7/I0</td>
</tr>
<tr>
<td>16.527</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">cv/b_s7/F</td>
</tr>
<tr>
<td>17.135</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>17.921</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.231</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>cv/b_s3/I0</td>
</tr>
<tr>
<td>18.695</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R6C31[0][A]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>19.014</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[3][A]</td>
<td>cv/b_s11/I0</td>
</tr>
<tr>
<td>19.828</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R6C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s11/F</td>
</tr>
<tr>
<td>20.485</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>cv/n70_s1/I2</td>
</tr>
<tr>
<td>21.249</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td style=" background: #97FFFF;">cv/n70_s1/F</td>
</tr>
<tr>
<td>21.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_16_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>cv/cnt2_16_s1/CLK</td>
</tr>
<tr>
<td>33.297</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>cv/cnt2_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.202, 54.890%; route: 3.114, 40.674%; tC2Q: 0.340, 4.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cv/cnt2_0_s3/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R7C31[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s3/Q</td>
</tr>
<tr>
<td>14.545</td>
<td>0.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[2][B]</td>
<td>cv/b_s8/I0</td>
</tr>
<tr>
<td>15.309</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C30[2][B]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>15.917</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cv/b_s7/I0</td>
</tr>
<tr>
<td>16.527</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">cv/b_s7/F</td>
</tr>
<tr>
<td>17.135</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>17.921</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.231</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>cv/b_s3/I0</td>
</tr>
<tr>
<td>18.695</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R6C31[0][A]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>19.014</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[3][A]</td>
<td>cv/b_s11/I0</td>
</tr>
<tr>
<td>19.828</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R6C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s11/F</td>
</tr>
<tr>
<td>20.488</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[0][B]</td>
<td>cv/n85_s3/I0</td>
</tr>
<tr>
<td>21.097</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C30[0][B]</td>
<td style=" background: #97FFFF;">cv/n85_s3/F</td>
</tr>
<tr>
<td>21.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[0][B]</td>
<td>cv/cnt2_1_s3/CLK</td>
</tr>
<tr>
<td>33.297</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C30[0][B]</td>
<td>cv/cnt2_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.047, 53.930%; route: 3.117, 41.544%; tC2Q: 0.340, 4.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cv/cnt2_0_s3/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R7C31[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s3/Q</td>
</tr>
<tr>
<td>14.545</td>
<td>0.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[2][B]</td>
<td>cv/b_s8/I0</td>
</tr>
<tr>
<td>15.309</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C30[2][B]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>15.917</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cv/b_s7/I0</td>
</tr>
<tr>
<td>16.527</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">cv/b_s7/F</td>
</tr>
<tr>
<td>17.135</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>17.921</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.231</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>cv/b_s3/I0</td>
</tr>
<tr>
<td>18.695</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R6C31[0][A]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>19.014</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[3][A]</td>
<td>cv/b_s11/I0</td>
</tr>
<tr>
<td>19.828</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R6C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s11/F</td>
</tr>
<tr>
<td>20.488</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[0][A]</td>
<td>cv/n79_s5/I0</td>
</tr>
<tr>
<td>21.097</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C30[0][A]</td>
<td style=" background: #97FFFF;">cv/n79_s5/F</td>
</tr>
<tr>
<td>21.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_7_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[0][A]</td>
<td>cv/cnt2_7_s3/CLK</td>
</tr>
<tr>
<td>33.297</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C30[0][A]</td>
<td>cv/cnt2_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.047, 53.930%; route: 3.117, 41.544%; tC2Q: 0.340, 4.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cv/cnt2_0_s3/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R7C31[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s3/Q</td>
</tr>
<tr>
<td>14.545</td>
<td>0.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[2][B]</td>
<td>cv/b_s8/I0</td>
</tr>
<tr>
<td>15.309</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C30[2][B]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>15.917</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cv/b_s7/I0</td>
</tr>
<tr>
<td>16.527</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">cv/b_s7/F</td>
</tr>
<tr>
<td>17.135</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>17.921</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.231</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>cv/b_s3/I0</td>
</tr>
<tr>
<td>18.695</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R6C31[0][A]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>19.014</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[3][A]</td>
<td>cv/b_s11/I0</td>
</tr>
<tr>
<td>19.828</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R6C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s11/F</td>
</tr>
<tr>
<td>20.488</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[1][A]</td>
<td>cv/n84_s3/I0</td>
</tr>
<tr>
<td>21.097</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C30[1][A]</td>
<td style=" background: #97FFFF;">cv/n84_s3/F</td>
</tr>
<tr>
<td>21.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[1][A]</td>
<td>cv/cnt2_2_s1/CLK</td>
</tr>
<tr>
<td>33.297</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C30[1][A]</td>
<td>cv/cnt2_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.047, 53.930%; route: 3.117, 41.544%; tC2Q: 0.340, 4.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_21_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cv/cnt2_0_s3/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R7C31[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s3/Q</td>
</tr>
<tr>
<td>14.545</td>
<td>0.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[2][B]</td>
<td>cv/b_s8/I0</td>
</tr>
<tr>
<td>15.309</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C30[2][B]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>15.917</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cv/b_s7/I0</td>
</tr>
<tr>
<td>16.527</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">cv/b_s7/F</td>
</tr>
<tr>
<td>17.135</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>17.921</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.231</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>cv/b_s3/I0</td>
</tr>
<tr>
<td>18.695</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R6C31[0][A]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>19.014</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[3][A]</td>
<td>cv/b_s11/I0</td>
</tr>
<tr>
<td>19.828</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R6C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s11/F</td>
</tr>
<tr>
<td>20.485</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[0][A]</td>
<td>cv/n65_s4/I1</td>
</tr>
<tr>
<td>21.094</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C31[0][A]</td>
<td style=" background: #97FFFF;">cv/n65_s4/F</td>
</tr>
<tr>
<td>21.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_21_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[0][A]</td>
<td>cv/cnt2_21_s3/CLK</td>
</tr>
<tr>
<td>33.297</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C31[0][A]</td>
<td>cv/cnt2_21_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.047, 53.954%; route: 3.114, 41.518%; tC2Q: 0.340, 4.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cv/cnt2_0_s3/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R7C31[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s3/Q</td>
</tr>
<tr>
<td>14.545</td>
<td>0.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[2][B]</td>
<td>cv/b_s8/I0</td>
</tr>
<tr>
<td>15.309</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C30[2][B]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>15.917</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cv/b_s7/I0</td>
</tr>
<tr>
<td>16.527</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">cv/b_s7/F</td>
</tr>
<tr>
<td>17.135</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>17.921</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.231</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>cv/b_s3/I0</td>
</tr>
<tr>
<td>18.695</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R6C31[0][A]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>19.014</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[3][A]</td>
<td>cv/b_s11/I0</td>
</tr>
<tr>
<td>19.828</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R6C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s11/F</td>
</tr>
<tr>
<td>20.485</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td>cv/n64_s1/I3</td>
</tr>
<tr>
<td>21.094</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td style=" background: #97FFFF;">cv/n64_s1/F</td>
</tr>
<tr>
<td>21.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_22_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td>cv/cnt2_22_s1/CLK</td>
</tr>
<tr>
<td>33.297</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C31[1][A]</td>
<td>cv/cnt2_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.047, 53.954%; route: 3.114, 41.518%; tC2Q: 0.340, 4.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.945</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cv/cnt2_0_s3/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R7C31[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s3/Q</td>
</tr>
<tr>
<td>14.545</td>
<td>0.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[2][B]</td>
<td>cv/b_s8/I0</td>
</tr>
<tr>
<td>15.309</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C30[2][B]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>15.917</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cv/b_s7/I0</td>
</tr>
<tr>
<td>16.527</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">cv/b_s7/F</td>
</tr>
<tr>
<td>17.135</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>17.921</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.231</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>cv/b_s3/I0</td>
</tr>
<tr>
<td>18.695</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R6C31[0][A]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>19.014</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[3][A]</td>
<td>cv/b_s11/I0</td>
</tr>
<tr>
<td>19.828</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R6C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s11/F</td>
</tr>
<tr>
<td>20.481</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[1][B]</td>
<td>cv/n83_s1/I2</td>
</tr>
<tr>
<td>20.945</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C30[1][B]</td>
<td style=" background: #97FFFF;">cv/n83_s1/F</td>
</tr>
<tr>
<td>20.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[1][B]</td>
<td style=" font-weight:bold;">cv/cnt2_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[1][B]</td>
<td>cv/cnt2_3_s1/CLK</td>
</tr>
<tr>
<td>33.297</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C30[1][B]</td>
<td>cv/cnt2_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.901, 53.069%; route: 3.110, 42.311%; tC2Q: 0.340, 4.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_17_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cv/cnt2_0_s3/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R7C31[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s3/Q</td>
</tr>
<tr>
<td>14.545</td>
<td>0.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[2][B]</td>
<td>cv/b_s8/I0</td>
</tr>
<tr>
<td>15.309</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C30[2][B]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>15.917</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cv/b_s7/I0</td>
</tr>
<tr>
<td>16.527</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">cv/b_s7/F</td>
</tr>
<tr>
<td>17.135</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>17.921</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.231</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>cv/b_s3/I0</td>
</tr>
<tr>
<td>18.695</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R6C31[0][A]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>19.014</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[3][A]</td>
<td>cv/b_s11/I0</td>
</tr>
<tr>
<td>19.828</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R6C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s11/F</td>
</tr>
<tr>
<td>20.476</td>
<td>0.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>cv/n69_s4/I0</td>
</tr>
<tr>
<td>20.940</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">cv/n69_s4/F</td>
</tr>
<tr>
<td>20.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td style=" font-weight:bold;">cv/cnt2_17_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>cv/cnt2_17_s3/CLK</td>
</tr>
<tr>
<td>33.297</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>cv/cnt2_17_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.901, 53.105%; route: 3.105, 42.272%; tC2Q: 0.340, 4.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_19_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cv/cnt2_0_s3/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R7C31[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s3/Q</td>
</tr>
<tr>
<td>14.545</td>
<td>0.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[2][B]</td>
<td>cv/b_s8/I0</td>
</tr>
<tr>
<td>15.309</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C30[2][B]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>15.917</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cv/b_s7/I0</td>
</tr>
<tr>
<td>16.527</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">cv/b_s7/F</td>
</tr>
<tr>
<td>17.135</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>17.921</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.231</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>cv/b_s3/I0</td>
</tr>
<tr>
<td>18.695</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R6C31[0][A]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>19.014</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[3][A]</td>
<td>cv/b_s11/I0</td>
</tr>
<tr>
<td>19.828</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R6C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s11/F</td>
</tr>
<tr>
<td>20.476</td>
<td>0.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>cv/n67_s4/I0</td>
</tr>
<tr>
<td>20.940</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td style=" background: #97FFFF;">cv/n67_s4/F</td>
</tr>
<tr>
<td>20.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_19_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>cv/cnt2_19_s3/CLK</td>
</tr>
<tr>
<td>33.297</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>cv/cnt2_19_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.901, 53.105%; route: 3.105, 42.272%; tC2Q: 0.340, 4.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cv/cnt2_0_s3/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R7C31[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s3/Q</td>
</tr>
<tr>
<td>14.545</td>
<td>0.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[2][B]</td>
<td>cv/b_s8/I0</td>
</tr>
<tr>
<td>15.309</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C30[2][B]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>15.917</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cv/b_s7/I0</td>
</tr>
<tr>
<td>16.527</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">cv/b_s7/F</td>
</tr>
<tr>
<td>17.135</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>17.921</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.231</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>cv/b_s3/I0</td>
</tr>
<tr>
<td>18.695</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R6C31[0][A]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>19.014</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[3][A]</td>
<td>cv/b_s11/I0</td>
</tr>
<tr>
<td>19.828</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R6C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s11/F</td>
</tr>
<tr>
<td>20.476</td>
<td>0.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td>cv/n81_s1/I2</td>
</tr>
<tr>
<td>20.940</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td style=" background: #97FFFF;">cv/n81_s1/F</td>
</tr>
<tr>
<td>20.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td>cv/cnt2_5_s1/CLK</td>
</tr>
<tr>
<td>33.297</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C30[0][B]</td>
<td>cv/cnt2_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.901, 53.105%; route: 3.105, 42.272%; tC2Q: 0.340, 4.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cv/cnt2_0_s3/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R7C31[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s3/Q</td>
</tr>
<tr>
<td>14.545</td>
<td>0.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[2][B]</td>
<td>cv/b_s8/I0</td>
</tr>
<tr>
<td>15.309</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C30[2][B]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>15.917</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cv/b_s7/I0</td>
</tr>
<tr>
<td>16.527</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">cv/b_s7/F</td>
</tr>
<tr>
<td>17.135</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>17.921</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.231</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>cv/b_s3/I0</td>
</tr>
<tr>
<td>18.695</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R6C31[0][A]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>19.014</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[3][A]</td>
<td>cv/b_s11/I0</td>
</tr>
<tr>
<td>19.828</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R6C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s11/F</td>
</tr>
<tr>
<td>20.476</td>
<td>0.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td>cv/n78_s3/I0</td>
</tr>
<tr>
<td>20.940</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" background: #97FFFF;">cv/n78_s3/F</td>
</tr>
<tr>
<td>20.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" font-weight:bold;">cv/cnt2_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td>cv/cnt2_8_s1/CLK</td>
</tr>
<tr>
<td>33.297</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C31[1][B]</td>
<td>cv/cnt2_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.901, 53.105%; route: 3.105, 42.272%; tC2Q: 0.340, 4.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cv/cnt2_0_s3/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R7C31[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s3/Q</td>
</tr>
<tr>
<td>14.545</td>
<td>0.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[2][B]</td>
<td>cv/b_s8/I0</td>
</tr>
<tr>
<td>15.309</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C30[2][B]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>15.917</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cv/b_s7/I0</td>
</tr>
<tr>
<td>16.527</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">cv/b_s7/F</td>
</tr>
<tr>
<td>17.135</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>17.921</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.231</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>cv/b_s3/I0</td>
</tr>
<tr>
<td>18.695</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R6C31[0][A]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>19.014</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[3][A]</td>
<td>cv/b_s11/I0</td>
</tr>
<tr>
<td>19.828</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R6C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s11/F</td>
</tr>
<tr>
<td>20.473</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][B]</td>
<td>cv/n72_s1/I2</td>
</tr>
<tr>
<td>20.937</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][B]</td>
<td style=" background: #97FFFF;">cv/n72_s1/F</td>
</tr>
<tr>
<td>20.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][B]</td>
<td>cv/cnt2_14_s1/CLK</td>
</tr>
<tr>
<td>33.297</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C33[0][B]</td>
<td>cv/cnt2_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.901, 53.130%; route: 3.102, 42.245%; tC2Q: 0.340, 4.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.402</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_20_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cv/cnt2_0_s3/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R7C31[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s3/Q</td>
</tr>
<tr>
<td>14.545</td>
<td>0.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[2][B]</td>
<td>cv/b_s8/I0</td>
</tr>
<tr>
<td>15.309</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C30[2][B]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>15.917</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cv/b_s7/I0</td>
</tr>
<tr>
<td>16.527</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">cv/b_s7/F</td>
</tr>
<tr>
<td>17.135</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>17.921</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.231</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>cv/b_s3/I0</td>
</tr>
<tr>
<td>18.695</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R6C31[0][A]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>19.014</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[3][A]</td>
<td>cv/b_s11/I0</td>
</tr>
<tr>
<td>19.800</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R6C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s11/F</td>
</tr>
<tr>
<td>20.130</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[2][A]</td>
<td>cv/n66_s5/I0</td>
</tr>
<tr>
<td>20.895</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C31[2][A]</td>
<td style=" background: #97FFFF;">cv/n66_s5/F</td>
</tr>
<tr>
<td>20.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[2][A]</td>
<td style=" font-weight:bold;">cv/cnt2_20_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[2][A]</td>
<td>cv/cnt2_20_s3/CLK</td>
</tr>
<tr>
<td>33.297</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C31[2][A]</td>
<td>cv/cnt2_20_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.174, 57.167%; route: 2.788, 38.182%; tC2Q: 0.340, 4.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.441</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_10_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cv/cnt2_0_s3/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R7C31[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s3/Q</td>
</tr>
<tr>
<td>14.545</td>
<td>0.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[2][B]</td>
<td>cv/b_s8/I0</td>
</tr>
<tr>
<td>15.309</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C30[2][B]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>15.917</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cv/b_s7/I0</td>
</tr>
<tr>
<td>16.527</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">cv/b_s7/F</td>
</tr>
<tr>
<td>17.135</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>17.921</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.231</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>cv/b_s3/I0</td>
</tr>
<tr>
<td>18.695</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R6C31[0][A]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>19.014</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[3][A]</td>
<td>cv/b_s11/I0</td>
</tr>
<tr>
<td>19.828</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R6C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s11/F</td>
</tr>
<tr>
<td>20.247</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cv/n76_s5/I0</td>
</tr>
<tr>
<td>20.856</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td style=" background: #97FFFF;">cv/n76_s5/F</td>
</tr>
<tr>
<td>20.856</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td style=" font-weight:bold;">cv/cnt2_10_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cv/cnt2_10_s3/CLK</td>
</tr>
<tr>
<td>33.297</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cv/cnt2_10_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.047, 55.722%; route: 2.876, 39.602%; tC2Q: 0.340, 4.677%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.858</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_t/b_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_t/b_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n98_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7</td>
<td>R9C32[0][A]</td>
<td>count_t/n98_s2/F</td>
</tr>
<tr>
<td>1.280</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td style=" font-weight:bold;">count_t/b_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td>count_t/b_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>count_t/b_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C30[0][A]</td>
<td>count_t/b_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.280, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt1_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt1_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[0][A]</td>
<td>cv/cnt1_0_s1/CLK</td>
</tr>
<tr>
<td>12.694</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R6C32[0][A]</td>
<td style=" font-weight:bold;">cv/cnt1_0_s1/Q</td>
</tr>
<tr>
<td>12.696</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[0][A]</td>
<td>cv/n49_s3/I0</td>
</tr>
<tr>
<td>12.972</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C32[0][A]</td>
<td style=" background: #97FFFF;">cv/n49_s3/F</td>
</tr>
<tr>
<td>12.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[0][A]</td>
<td style=" font-weight:bold;">cv/cnt1_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[0][A]</td>
<td>cv/cnt1_0_s1/CLK</td>
</tr>
<tr>
<td>12.447</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C32[0][A]</td>
<td>cv/cnt1_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[1][A]</td>
<td>cv/cnt2_6_s1/CLK</td>
</tr>
<tr>
<td>12.694</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R6C30[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_6_s1/Q</td>
</tr>
<tr>
<td>12.696</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C30[1][A]</td>
<td>cv/n80_s1/I3</td>
</tr>
<tr>
<td>12.972</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C30[1][A]</td>
<td style=" background: #97FFFF;">cv/n80_s1/F</td>
</tr>
<tr>
<td>12.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[1][A]</td>
<td>cv/cnt2_6_s1/CLK</td>
</tr>
<tr>
<td>12.447</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C30[1][A]</td>
<td>cv/cnt2_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_16_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>cv/cnt2_16_s1/CLK</td>
</tr>
<tr>
<td>12.694</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R7C31[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_16_s1/Q</td>
</tr>
<tr>
<td>12.696</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>cv/n70_s1/I3</td>
</tr>
<tr>
<td>12.972</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td style=" background: #97FFFF;">cv/n70_s1/F</td>
</tr>
<tr>
<td>12.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_16_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>cv/cnt2_16_s1/CLK</td>
</tr>
<tr>
<td>12.447</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>cv/cnt2_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/tk_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/tk_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[1][A]</td>
<td>cv/tk_s0/CLK</td>
</tr>
<tr>
<td>12.694</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R6C32[1][A]</td>
<td style=" font-weight:bold;">cv/tk_s0/Q</td>
</tr>
<tr>
<td>12.696</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[1][A]</td>
<td>cv/n115_s0/I3</td>
</tr>
<tr>
<td>12.972</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C32[1][A]</td>
<td style=" background: #97FFFF;">cv/n115_s0/F</td>
</tr>
<tr>
<td>12.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[1][A]</td>
<td style=" font-weight:bold;">cv/tk_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[1][A]</td>
<td>cv/tk_s0/CLK</td>
</tr>
<tr>
<td>12.447</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C32[1][A]</td>
<td>cv/tk_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cv/cnt2_0_s3/CLK</td>
</tr>
<tr>
<td>12.694</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>R7C31[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s3/Q</td>
</tr>
<tr>
<td>12.697</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cv/n86_s4/I2</td>
</tr>
<tr>
<td>12.973</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">cv/n86_s4/F</td>
</tr>
<tr>
<td>12.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cv/cnt2_0_s3/CLK</td>
</tr>
<tr>
<td>12.447</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cv/cnt2_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_4_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>cv/cnt2_4_s3/CLK</td>
</tr>
<tr>
<td>12.694</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R7C30[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_4_s3/Q</td>
</tr>
<tr>
<td>12.697</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>cv/n82_s5/I2</td>
</tr>
<tr>
<td>12.973</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td style=" background: #97FFFF;">cv/n82_s5/F</td>
</tr>
<tr>
<td>12.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_4_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>cv/cnt2_4_s3/CLK</td>
</tr>
<tr>
<td>12.447</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>cv/cnt2_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_11_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_11_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[1][A]</td>
<td>cv/cnt2_11_s3/CLK</td>
</tr>
<tr>
<td>12.694</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R8C33[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_11_s3/Q</td>
</tr>
<tr>
<td>12.697</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[1][A]</td>
<td>cv/n75_s4/I2</td>
</tr>
<tr>
<td>12.973</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C33[1][A]</td>
<td style=" background: #97FFFF;">cv/n75_s4/F</td>
</tr>
<tr>
<td>12.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_11_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[1][A]</td>
<td>cv/cnt2_11_s3/CLK</td>
</tr>
<tr>
<td>12.447</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C33[1][A]</td>
<td>cv/cnt2_11_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[1][A]</td>
<td>cv/cnt2_2_s1/CLK</td>
</tr>
<tr>
<td>12.694</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R5C30[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_2_s1/Q</td>
</tr>
<tr>
<td>12.697</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C30[1][A]</td>
<td>cv/n84_s3/I1</td>
</tr>
<tr>
<td>12.973</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C30[1][A]</td>
<td style=" background: #97FFFF;">cv/n84_s3/F</td>
</tr>
<tr>
<td>12.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[1][A]</td>
<td>cv/cnt2_2_s1/CLK</td>
</tr>
<tr>
<td>12.447</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C30[1][A]</td>
<td>cv/cnt2_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>cv/cnt2_12_s1/CLK</td>
</tr>
<tr>
<td>12.694</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R8C33[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_12_s1/Q</td>
</tr>
<tr>
<td>12.697</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>cv/n74_s1/I3</td>
</tr>
<tr>
<td>12.973</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td style=" background: #97FFFF;">cv/n74_s1/F</td>
</tr>
<tr>
<td>12.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>cv/cnt2_12_s1/CLK</td>
</tr>
<tr>
<td>12.447</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>cv/cnt2_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_18_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[1][A]</td>
<td>cv/cnt2_18_s1/CLK</td>
</tr>
<tr>
<td>12.694</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R6C31[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_18_s1/Q</td>
</tr>
<tr>
<td>12.697</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[1][A]</td>
<td>cv/n68_s1/I3</td>
</tr>
<tr>
<td>12.973</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C31[1][A]</td>
<td style=" background: #97FFFF;">cv/n68_s1/F</td>
</tr>
<tr>
<td>12.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_18_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[1][A]</td>
<td>cv/cnt2_18_s1/CLK</td>
</tr>
<tr>
<td>12.447</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C31[1][A]</td>
<td>cv/cnt2_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_22_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td>cv/cnt2_22_s1/CLK</td>
</tr>
<tr>
<td>12.694</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R5C31[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_22_s1/Q</td>
</tr>
<tr>
<td>12.697</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td>cv/n64_s1/I2</td>
</tr>
<tr>
<td>12.973</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td style=" background: #97FFFF;">cv/n64_s1/F</td>
</tr>
<tr>
<td>12.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_22_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td>cv/cnt2_22_s1/CLK</td>
</tr>
<tr>
<td>12.447</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C31[1][A]</td>
<td>cv/cnt2_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_t/count_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_t/count_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>count_t/count_1_s3/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C32[0][A]</td>
<td style=" font-weight:bold;">count_t/count_1_s3/Q</td>
</tr>
<tr>
<td>2.358</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>count_t/n96_s3/I2</td>
</tr>
<tr>
<td>2.633</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td style=" background: #97FFFF;">count_t/n96_s3/F</td>
</tr>
<tr>
<td>2.633</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td style=" font-weight:bold;">count_t/count_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>count_t/count_1_s3/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>count_t/count_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_t/count_8_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_t/count_8_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[0][A]</td>
<td>count_t/count_8_s3/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C33[0][A]</td>
<td style=" font-weight:bold;">count_t/count_8_s3/Q</td>
</tr>
<tr>
<td>2.358</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[0][A]</td>
<td>count_t/n89_s4/I2</td>
</tr>
<tr>
<td>2.633</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C33[0][A]</td>
<td style=" background: #97FFFF;">count_t/n89_s4/F</td>
</tr>
<tr>
<td>2.633</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[0][A]</td>
<td style=" font-weight:bold;">count_t/count_8_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[0][A]</td>
<td>count_t/count_8_s3/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C33[0][A]</td>
<td>count_t/count_8_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_t/count_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_t/count_9_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td>count_t/count_9_s3/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C31[0][A]</td>
<td style=" font-weight:bold;">count_t/count_9_s3/Q</td>
</tr>
<tr>
<td>2.358</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td>count_t/n88_s4/I2</td>
</tr>
<tr>
<td>2.633</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td style=" background: #97FFFF;">count_t/n88_s4/F</td>
</tr>
<tr>
<td>2.633</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td style=" font-weight:bold;">count_t/count_9_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td>count_t/count_9_s3/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C31[0][A]</td>
<td>count_t/count_9_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_t/count_12_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_t/count_12_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>count_t/count_12_s3/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C30[0][A]</td>
<td style=" font-weight:bold;">count_t/count_12_s3/Q</td>
</tr>
<tr>
<td>2.358</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>count_t/n85_s4/I2</td>
</tr>
<tr>
<td>2.633</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">count_t/n85_s4/F</td>
</tr>
<tr>
<td>2.633</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td style=" font-weight:bold;">count_t/count_12_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>count_t/count_12_s3/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>count_t/count_12_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_t/count_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_t/count_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>count_t/count_10_s1/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C31[1][A]</td>
<td style=" font-weight:bold;">count_t/count_10_s1/Q</td>
</tr>
<tr>
<td>2.358</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>count_t/n87_s1/I2</td>
</tr>
<tr>
<td>2.633</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td style=" background: #97FFFF;">count_t/n87_s1/F</td>
</tr>
<tr>
<td>2.633</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td style=" font-weight:bold;">count_t/count_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>count_t/count_10_s1/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>count_t/count_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_t/count_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_t/count_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[1][A]</td>
<td>count_t/count_14_s1/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C30[1][A]</td>
<td style=" font-weight:bold;">count_t/count_14_s1/Q</td>
</tr>
<tr>
<td>2.358</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[1][A]</td>
<td>count_t/n83_s1/I2</td>
</tr>
<tr>
<td>2.633</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C30[1][A]</td>
<td style=" background: #97FFFF;">count_t/n83_s1/F</td>
</tr>
<tr>
<td>2.633</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[1][A]</td>
<td style=" font-weight:bold;">count_t/count_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[1][A]</td>
<td>count_t/count_14_s1/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C30[1][A]</td>
<td>count_t/count_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_7_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[0][A]</td>
<td>cv/cnt2_7_s3/CLK</td>
</tr>
<tr>
<td>12.694</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R5C30[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_7_s3/Q</td>
</tr>
<tr>
<td>12.698</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C30[0][A]</td>
<td>cv/n79_s5/I2</td>
</tr>
<tr>
<td>12.974</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C30[0][A]</td>
<td style=" background: #97FFFF;">cv/n79_s5/F</td>
</tr>
<tr>
<td>12.974</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_7_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[0][A]</td>
<td>cv/cnt2_7_s3/CLK</td>
</tr>
<tr>
<td>12.447</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C30[0][A]</td>
<td>cv/cnt2_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_21_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_21_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[0][A]</td>
<td>cv/cnt2_21_s3/CLK</td>
</tr>
<tr>
<td>12.694</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>R5C31[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_21_s3/Q</td>
</tr>
<tr>
<td>12.698</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C31[0][A]</td>
<td>cv/n65_s4/I0</td>
</tr>
<tr>
<td>12.974</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C31[0][A]</td>
<td style=" background: #97FFFF;">cv/n65_s4/F</td>
</tr>
<tr>
<td>12.974</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_21_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[0][A]</td>
<td>cv/cnt2_21_s3/CLK</td>
</tr>
<tr>
<td>12.447</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C31[0][A]</td>
<td>cv/cnt2_21_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_t/count_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_t/count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td>count_t/count_2_s1/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C32[1][A]</td>
<td style=" font-weight:bold;">count_t/count_2_s1/Q</td>
</tr>
<tr>
<td>2.359</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td>count_t/n95_s3/I0</td>
</tr>
<tr>
<td>2.634</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td style=" background: #97FFFF;">count_t/n95_s3/F</td>
</tr>
<tr>
<td>2.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td style=" font-weight:bold;">count_t/count_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td>count_t/count_2_s1/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C32[1][A]</td>
<td>count_t/count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>cv/cnt1_2_s0/CLK</td>
</tr>
<tr>
<td>12.694</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">cv/cnt1_2_s0/Q</td>
</tr>
<tr>
<td>12.696</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C32[1][A]</td>
<td>cv/n47_s/I1</td>
</tr>
<tr>
<td>12.988</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td style=" background: #97FFFF;">cv/n47_s/SUM</td>
</tr>
<tr>
<td>12.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">cv/cnt1_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>cv/cnt1_2_s0/CLK</td>
</tr>
<tr>
<td>12.447</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>cv/cnt1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt1_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt1_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C33[0][A]</td>
<td>cv/cnt1_6_s0/CLK</td>
</tr>
<tr>
<td>12.694</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R5C33[0][A]</td>
<td style=" font-weight:bold;">cv/cnt1_6_s0/Q</td>
</tr>
<tr>
<td>12.696</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C33[0][A]</td>
<td>cv/n43_s/I1</td>
</tr>
<tr>
<td>12.988</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C33[0][A]</td>
<td style=" background: #97FFFF;">cv/n43_s/SUM</td>
</tr>
<tr>
<td>12.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C33[0][A]</td>
<td style=" font-weight:bold;">cv/cnt1_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C33[0][A]</td>
<td>cv/cnt1_6_s0/CLK</td>
</tr>
<tr>
<td>12.447</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C33[0][A]</td>
<td>cv/cnt1_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt1_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt1_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C33[1][A]</td>
<td>cv/cnt1_8_s0/CLK</td>
</tr>
<tr>
<td>12.694</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R5C33[1][A]</td>
<td style=" font-weight:bold;">cv/cnt1_8_s0/Q</td>
</tr>
<tr>
<td>12.696</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C33[1][A]</td>
<td>cv/n41_s/I1</td>
</tr>
<tr>
<td>12.988</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C33[1][A]</td>
<td style=" background: #97FFFF;">cv/n41_s/SUM</td>
</tr>
<tr>
<td>12.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C33[1][A]</td>
<td style=" font-weight:bold;">cv/cnt1_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C33[1][A]</td>
<td>cv/cnt1_8_s0/CLK</td>
</tr>
<tr>
<td>12.447</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C33[1][A]</td>
<td>cv/cnt1_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt1_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C32[0][B]</td>
<td>cv/cnt1_1_s0/CLK</td>
</tr>
<tr>
<td>12.694</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R5C32[0][B]</td>
<td style=" font-weight:bold;">cv/cnt1_1_s0/Q</td>
</tr>
<tr>
<td>12.696</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C32[0][B]</td>
<td>cv/n48_s/I0</td>
</tr>
<tr>
<td>13.079</td>
<td>0.383</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C32[0][B]</td>
<td style=" background: #97FFFF;">cv/n48_s/SUM</td>
</tr>
<tr>
<td>13.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C32[0][B]</td>
<td style=" font-weight:bold;">cv/cnt1_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C32[0][B]</td>
<td>cv/cnt1_1_s0/CLK</td>
</tr>
<tr>
<td>12.447</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C32[0][B]</td>
<td>cv/cnt1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.383, 60.631%; route: 0.002, 0.277%; tC2Q: 0.247, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>count_t/b_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>count_t/b_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>count_t/b_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>count_t/count_16_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>count_t/count_16_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>count_t/count_16_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>count_t/count_6_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>count_t/count_6_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>count_t/count_6_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>count_t/count_8_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>count_t/count_8_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>count_t/count_8_s3/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cv/cnt1_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>cv/cnt1_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>cv/cnt1_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cv/cnt1_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>cv/cnt1_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>cv/cnt1_2_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>count_t/count_9_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>count_t/count_9_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>count_t/count_9_s3/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cv/cnt1_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>cv/cnt1_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>cv/cnt1_3_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cv/cnt1_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>cv/cnt1_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>cv/cnt1_4_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>count_t/count_10_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>count_t/count_10_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>count_t/count_10_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>55</td>
<td>clk_d</td>
<td>-29.762</td>
<td>1.280</td>
</tr>
<tr>
<td>37</td>
<td>n19_3</td>
<td>-28.292</td>
<td>1.839</td>
</tr>
<tr>
<td>36</td>
<td>n114_67</td>
<td>-29.762</td>
<td>1.155</td>
</tr>
<tr>
<td>34</td>
<td>n115_24</td>
<td>-28.175</td>
<td>1.497</td>
</tr>
<tr>
<td>34</td>
<td>b_18</td>
<td>11.993</td>
<td>0.914</td>
</tr>
<tr>
<td>23</td>
<td>n116_31</td>
<td>-29.762</td>
<td>2.430</td>
</tr>
<tr>
<td>22</td>
<td>n114_25</td>
<td>-29.762</td>
<td>1.114</td>
</tr>
<tr>
<td>19</td>
<td>n114_264</td>
<td>-28.995</td>
<td>1.341</td>
</tr>
<tr>
<td>16</td>
<td>n57_3</td>
<td>-8.563</td>
<td>2.183</td>
</tr>
<tr>
<td>15</td>
<td>n117_35</td>
<td>-29.762</td>
<td>1.003</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R5C32</td>
<td>72.22%</td>
</tr>
<tr>
<td>R11C33</td>
<td>72.22%</td>
</tr>
<tr>
<td>R11C30</td>
<td>66.67%</td>
</tr>
<tr>
<td>R6C32</td>
<td>63.89%</td>
</tr>
<tr>
<td>R11C31</td>
<td>59.72%</td>
</tr>
<tr>
<td>R7C31</td>
<td>58.33%</td>
</tr>
<tr>
<td>R5C33</td>
<td>58.33%</td>
</tr>
<tr>
<td>R8C19</td>
<td>55.56%</td>
</tr>
<tr>
<td>R5C30</td>
<td>55.56%</td>
</tr>
<tr>
<td>R19C21</td>
<td>52.78%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
