#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Nov 28 17:04:06 2018
# Process ID: 7104
# Current directory: F:/school/senior/fall/hscd/final_project/final_project.runs/dma_and_vga_out_vga_out_0_0_synth_1
# Command line: vivado.exe -log dma_and_vga_out_vga_out_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source dma_and_vga_out_vga_out_0_0.tcl
# Log file: F:/school/senior/fall/hscd/final_project/final_project.runs/dma_and_vga_out_vga_out_0_0_synth_1/dma_and_vga_out_vga_out_0_0.vds
# Journal file: F:/school/senior/fall/hscd/final_project/final_project.runs/dma_and_vga_out_vga_out_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source dma_and_vga_out_vga_out_0_0.tcl -notrace
Command: synth_design -top dma_and_vga_out_vga_out_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7688 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 461.242 ; gain = 94.582
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dma_and_vga_out_vga_out_0_0' [f:/school/senior/fall/hscd/final_project/final_project.srcs/sources_1/bd/dma_and_vga_out/ip/dma_and_vga_out_vga_out_0_0/synth/dma_and_vga_out_vga_out_0_0.vhd:87]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'vga_out_v1_0' declared at 'f:/school/senior/fall/hscd/final_project/final_project.srcs/sources_1/bd/dma_and_vga_out/ipshared/c195/hdl/vga_out_v1_0.vhd:5' bound to instance 'U0' of component 'vga_out_v1_0' [f:/school/senior/fall/hscd/final_project/final_project.srcs/sources_1/bd/dma_and_vga_out/ip/dma_and_vga_out_vga_out_0_0/synth/dma_and_vga_out_vga_out_0_0.vhd:158]
INFO: [Synth 8-638] synthesizing module 'vga_out_v1_0' [f:/school/senior/fall/hscd/final_project/final_project.srcs/sources_1/bd/dma_and_vga_out/ipshared/c195/hdl/vga_out_v1_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'vga_out_v1_0_S00_AXI' declared at 'f:/school/senior/fall/hscd/final_project/final_project.srcs/sources_1/bd/dma_and_vga_out/ipshared/c195/hdl/vga_out_v1_0_S00_AXI.vhd:7' bound to instance 'vga_out_v1_0_S00_AXI_inst' of component 'vga_out_v1_0_S00_AXI' [f:/school/senior/fall/hscd/final_project/final_project.srcs/sources_1/bd/dma_and_vga_out/ipshared/c195/hdl/vga_out_v1_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'vga_out_v1_0_S00_AXI' [f:/school/senior/fall/hscd/final_project/final_project.srcs/sources_1/bd/dma_and_vga_out/ipshared/c195/hdl/vga_out_v1_0_S00_AXI.vhd:88]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [f:/school/senior/fall/hscd/final_project/final_project.srcs/sources_1/bd/dma_and_vga_out/ipshared/c195/hdl/vga_out_v1_0_S00_AXI.vhd:231]
INFO: [Synth 8-226] default block is never used [f:/school/senior/fall/hscd/final_project/final_project.srcs/sources_1/bd/dma_and_vga_out/ipshared/c195/hdl/vga_out_v1_0_S00_AXI.vhd:361]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [f:/school/senior/fall/hscd/final_project/final_project.srcs/sources_1/bd/dma_and_vga_out/ipshared/c195/hdl/vga_out_v1_0_S00_AXI.vhd:229]
INFO: [Synth 8-4471] merging register 'b_reg' into 'r_reg' [f:/school/senior/fall/hscd/final_project/final_project.srcs/sources_1/bd/dma_and_vga_out/ipshared/c195/hdl/vga_out_v1_0_S00_AXI.vhd:471]
WARNING: [Synth 8-6014] Unused sequential element b_reg was removed.  [f:/school/senior/fall/hscd/final_project/final_project.srcs/sources_1/bd/dma_and_vga_out/ipshared/c195/hdl/vga_out_v1_0_S00_AXI.vhd:471]
WARNING: [Synth 8-3848] Net count in module/entity vga_out_v1_0_S00_AXI does not have driver. [f:/school/senior/fall/hscd/final_project/final_project.srcs/sources_1/bd/dma_and_vga_out/ipshared/c195/hdl/vga_out_v1_0_S00_AXI.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'vga_out_v1_0_S00_AXI' (1#1) [f:/school/senior/fall/hscd/final_project/final_project.srcs/sources_1/bd/dma_and_vga_out/ipshared/c195/hdl/vga_out_v1_0_S00_AXI.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'vga_out_v1_0' (2#1) [f:/school/senior/fall/hscd/final_project/final_project.srcs/sources_1/bd/dma_and_vga_out/ipshared/c195/hdl/vga_out_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'dma_and_vga_out_vga_out_0_0' (3#1) [f:/school/senior/fall/hscd/final_project/final_project.srcs/sources_1/bd/dma_and_vga_out/ip/dma_and_vga_out_vga_out_0_0/synth/dma_and_vga_out_vga_out_0_0.vhd:87]
WARNING: [Synth 8-3331] design vga_out_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design vga_out_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design vga_out_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design vga_out_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design vga_out_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design vga_out_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 517.098 ; gain = 150.438
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 517.098 ; gain = 150.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 517.098 ; gain = 150.438
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 833.969 ; gain = 3.305
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 833.969 ; gain = 467.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 833.969 ; gain = 467.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 833.969 ; gain = 467.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 833.969 ; gain = 467.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_out_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design dma_and_vga_out_vga_out_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design dma_and_vga_out_vga_out_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design dma_and_vga_out_vga_out_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design dma_and_vga_out_vga_out_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design dma_and_vga_out_vga_out_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design dma_and_vga_out_vga_out_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/vga_out_v1_0_S00_AXI_inst/aw_en_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/vga_out_v1_0_S00_AXI_inst/pix_clk_reg )
INFO: [Synth 8-3886] merging instance 'U0/vga_out_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/vga_out_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/vga_out_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/vga_out_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/vga_out_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/vga_out_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/vga_out_v1_0_S00_AXI_inst/g_reg )
INFO: [Synth 8-3332] Sequential element (U0/vga_out_v1_0_S00_AXI_inst/pix_clk_reg) is unused and will be removed from module dma_and_vga_out_vga_out_0_0.
INFO: [Synth 8-3332] Sequential element (U0/vga_out_v1_0_S00_AXI_inst/g_reg) is unused and will be removed from module dma_and_vga_out_vga_out_0_0.
INFO: [Synth 8-3332] Sequential element (U0/vga_out_v1_0_S00_AXI_inst/aw_en_reg) is unused and will be removed from module dma_and_vga_out_vga_out_0_0.
INFO: [Synth 8-3332] Sequential element (U0/vga_out_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module dma_and_vga_out_vga_out_0_0.
INFO: [Synth 8-3332] Sequential element (U0/vga_out_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module dma_and_vga_out_vga_out_0_0.
INFO: [Synth 8-3332] Sequential element (U0/vga_out_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module dma_and_vga_out_vga_out_0_0.
INFO: [Synth 8-3332] Sequential element (U0/vga_out_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module dma_and_vga_out_vga_out_0_0.
INFO: [Synth 8-3332] Sequential element (U0/vga_out_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module dma_and_vga_out_vga_out_0_0.
INFO: [Synth 8-3332] Sequential element (U0/vga_out_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module dma_and_vga_out_vga_out_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 833.969 ; gain = 467.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 843.719 ; gain = 477.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 843.871 ; gain = 477.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (U0/vga_out_v1_0_S00_AXI_inst/r_reg) is unused and will be removed from module dma_and_vga_out_vga_out_0_0.
INFO: [Synth 8-3332] Sequential element (U0/vga_out_v1_0_S00_AXI_inst/hs_reg) is unused and will be removed from module dma_and_vga_out_vga_out_0_0.
INFO: [Synth 8-3332] Sequential element (U0/vga_out_v1_0_S00_AXI_inst/vs_reg) is unused and will be removed from module dma_and_vga_out_vga_out_0_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 854.977 ; gain = 488.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 854.977 ; gain = 488.316
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 854.977 ; gain = 488.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 854.977 ; gain = 488.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 854.977 ; gain = 488.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 854.977 ; gain = 488.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 854.977 ; gain = 488.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     3|
|4     |LUT4 |    20|
|5     |LUT5 |     2|
|6     |LUT6 |    33|
|7     |FDRE |   167|
|8     |FDSE |     2|
+------+-----+------+

Report Instance Areas: 
+------+------------------------------+---------------------+------+
|      |Instance                      |Module               |Cells |
+------+------------------------------+---------------------+------+
|1     |top                           |                     |   229|
|2     |  U0                          |vga_out_v1_0         |   229|
|3     |    vga_out_v1_0_S00_AXI_inst |vga_out_v1_0_S00_AXI |   229|
+------+------------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 854.977 ; gain = 488.316
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 854.977 ; gain = 171.445
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 854.977 ; gain = 488.316
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 864.273 ; gain = 509.086
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/school/senior/fall/hscd/final_project/final_project.runs/dma_and_vga_out_vga_out_0_0_synth_1/dma_and_vga_out_vga_out_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP f:/school/senior/fall/hscd/final_project/final_project.srcs/sources_1/bd/dma_and_vga_out/ip/dma_and_vga_out_vga_out_0_0/dma_and_vga_out_vga_out_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/school/senior/fall/hscd/final_project/final_project.runs/dma_and_vga_out_vga_out_0_0_synth_1/dma_and_vga_out_vga_out_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dma_and_vga_out_vga_out_0_0_utilization_synth.rpt -pb dma_and_vga_out_vga_out_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 864.273 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov 28 17:04:48 2018...
