// Seed: 3252086015
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    inout wand id_1,
    input wire id_2
);
  assign id_1 = 1 & id_1;
  always $display(-1);
  wand id_4, id_5, id_6;
  wor id_7, id_8 = -1, id_9, id_10, id_11;
  module_0 modCall_1 (id_11);
  tri0 id_12;
  wire id_13;
  assign id_6 = id_2;
  integer id_14, id_15;
  assign (weak1, highz0) id_1 = id_15;
  wire id_16;
  wire id_17;
  not primCall (id_1, id_6);
  wire id_18;
  wire id_19;
  assign id_8 = id_12, id_9 = -1;
  parameter id_20 = -1;
  assign id_5 = -1;
  parameter id_21 = "";
endmodule
