-- generated by newgenasym Mon Oct 13 17:02:56 2003

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity \24fc512\ is
    port (    
	A:         OUT    STD_LOGIC_VECTOR (2 DOWNTO 0);    
	SCL:       IN     STD_LOGIC;    
	SDA:       IN     STD_LOGIC;    
	WP:        OUT    STD_LOGIC);
end \24fc512\;
