// Seed: 1505095586
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  assign module_1._id_0 = 0;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  id_5 :
  assert property (@(posedge id_1) 1 == id_2)
  else $clog2(28);
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd27
) (
    input wand _id_0
);
  supply1 [1 : id_0] id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
  assign id_2 = id_0 == 1;
  parameter id_3 = 1;
  assign id_2 = -1;
endmodule
module module_2 #(
    parameter id_10 = 32'd57,
    parameter id_21 = 32'd65,
    parameter id_6  = 32'd47
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    _id_21,
    id_22
);
  output wire id_22;
  input wire _id_21;
  input wire id_20;
  inout reg id_19;
  output wire id_18;
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire _id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire _id_6;
  input wire id_5;
  output wire id_4;
  module_0 modCall_1 (
      id_13,
      id_12,
      id_5,
      id_13
  );
  output wand id_3;
  inout logic [7:0] id_2;
  output wire id_1;
  always @(posedge id_20 & -1 & 1 > id_2[(id_10)][1'b0]) id_19 = -1;
  assign id_3 = -1;
  logic [id_21 : id_6] id_23, id_24, id_25, id_26;
endmodule
