#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon May 27 09:47:43 2024
# Process ID: 48252
# Current directory: D:/ZJUlesson/24Spring/CO/lab5/SOC-stall
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27868 D:\ZJUlesson\24Spring\CO\lab5\SOC-stall\OExp02-IP2SOC.xpr
# Log file: D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/vivado.log
# Journal file: D:/ZJUlesson/24Spring/CO/lab5/SOC-stall\vivado.jou
# Running On: LAPTOP-24U2CQ3S, OS: Windows, CPU Frequency: 3110 MHz, CPU Physical cores: 12, Host memory: 16892 MB
#-----------------------------------------------------------
start_gui
open_project D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'D:/ZJUlesson/24Spring/CO/lab5/SOC' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/IPcore/Seg7_Dev'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/IPcore/VGA'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1507.727 ; gain = 382.418
import_files -norecurse D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/socTest.v
set_property top socTest [current_fileset]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'soc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/RAM_B.mif'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/noHazard.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/RAM_B/sim/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Counter_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/DisplaySync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispsync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Ex_reg_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex_reg_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/Hex2Ascii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex2Ascii
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/ID_reg_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/IF_reg_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/MC_14495.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC_14495
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/MIO_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Mem_reg_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_reg_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Multi_8CH32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SAnti_jitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/Seg7_Dev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg7_Dev
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaController
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDebugger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDebugger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/CSSTE_pipline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/SCPU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/socTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module socTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sim_1/imports/new/soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'PC_out' on this module [D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/socTest.v:49]
ERROR: [VRFC 10-3180] cannot find port 'MemRW' on this module [D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/socTest.v:48]
ERROR: [VRFC 10-3180] cannot find port 'CPU_MIO' on this module [D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/socTest.v:47]
ERROR: [VRFC 10-3180] cannot find port 'inst_in' on this module [D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/socTest.v:44]
ERROR: [VRFC 10-3180] cannot find port 'MIO_ready' on this module [D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/socTest.v:43]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1572.855 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'soc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/RAM_B.mif'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/noHazard.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/RAM_B/sim/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Counter_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/DisplaySync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispsync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Ex_reg_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex_reg_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/Hex2Ascii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex2Ascii
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/ID_reg_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/IF_reg_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/MC_14495.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC_14495
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/MIO_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Mem_reg_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_reg_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Multi_8CH32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SAnti_jitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/Seg7_Dev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg7_Dev
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaController
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDebugger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDebugger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/CSSTE_pipline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/SCPU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/socTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module socTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sim_1/imports/new/soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'Jump_out_EXMem' [D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v:149]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Pipeline_IF
Compiling module xil_defaultlib.IF_reg_ID
Compiling module xil_defaultlib.SCPU_ctrl
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.Pipeline_ID
Compiling module xil_defaultlib.ID_reg_Ex
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_Ex
Compiling module xil_defaultlib.Ex_reg_Mem
Compiling module xil_defaultlib.Pipeline_Mem
Compiling module xil_defaultlib.Mem_reg_WB
Compiling module xil_defaultlib.Pipeline_WB
Compiling module xil_defaultlib.Pipeline_CPU
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.RAM_B
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.socTest
Compiling module xil_defaultlib.soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot soc_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1572.855 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "soc_tb_behav -key {Behavioral:sim_1:Functional:soc_tb} -tclbatch {soc_tb.tcl} -view {D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg
WARNING: Simulation object /soc_tb/uut/u0/U2/PC_out was not found in the design.
WARNING: Simulation object /soc_tb/uut/u0/U2/inst_field was not found in the design.
WARNING: Simulation object /soc_tb/uut/u0/U1/OPcode was not found in the design.
WARNING: Simulation object /soc_tb/uut/u0/U1/ALUop was not found in the design.
WARNING: Simulation object /soc_tb/uut/u0/U1/Fun3 was not found in the design.
WARNING: Simulation object /soc_tb/uut/u0/U1/Fun7 was not found in the design.
WARNING: Simulation object /soc_tb/uut/u0/U1/ImmSel was not found in the design.
WARNING: Simulation object /soc_tb/uut/u0/U1/ALUSrc_B was not found in the design.
WARNING: Simulation object /soc_tb/uut/u0/U1/MemtoReg was not found in the design.
WARNING: Simulation object /soc_tb/uut/u0/U1/Jump was not found in the design.
WARNING: Simulation object /soc_tb/uut/u0/U1/Branch was not found in the design.
WARNING: Simulation object /soc_tb/uut/u0/U1/BranchN was not found in the design.
WARNING: Simulation object /soc_tb/uut/u0/U1/RegWrite was not found in the design.
WARNING: Simulation object /soc_tb/uut/u0/U1/MemRW was not found in the design.
WARNING: Simulation object /soc_tb/uut/u0/U1/ALU_Control was not found in the design.
WARNING: Simulation object /soc_tb/uut/u0/U2/Reg/register was not found in the design.
source soc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module soc_tb.uut.u1.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'soc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1610.277 ; gain = 37.422
save_wave_config {D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-23:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1616.098 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B180D6A
set_property PROGRAM.FILE {D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.runs/impl_1/CSSTE_pipeline.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.runs/impl_1/CSSTE_pipeline.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.runs/impl_1/CSSTE_pipeline.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'soc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/RAM_B.mif'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/noHazard.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'Jump_out_EXMem' [D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v:149]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "soc_tb_behav -key {Behavioral:sim_1:Functional:soc_tb} -tclbatch {soc_tb.tcl} -view {D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg
source soc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module soc_tb.uut.u1.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'soc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
save_wave_config {D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'soc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/RAM_B.mif'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/noHazard.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/RAM_B/sim/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Counter_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/DisplaySync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispsync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Ex_reg_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex_reg_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/Hex2Ascii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex2Ascii
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/ID_reg_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/IF_reg_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/MC_14495.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC_14495
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/MIO_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Mem_reg_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_reg_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Multi_8CH32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SAnti_jitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/Seg7_Dev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg7_Dev
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaController
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDebugger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDebugger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/CSSTE_pipline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/SCPU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/socTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module socTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sim_1/imports/new/soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'Jump_out_EXMem' [D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v:149]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Pipeline_IF
Compiling module xil_defaultlib.IF_reg_ID
Compiling module xil_defaultlib.SCPU_ctrl
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.Pipeline_ID
Compiling module xil_defaultlib.ID_reg_Ex
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_Ex
Compiling module xil_defaultlib.Ex_reg_Mem
Compiling module xil_defaultlib.Pipeline_Mem
Compiling module xil_defaultlib.Mem_reg_WB
Compiling module xil_defaultlib.Pipeline_WB
Compiling module xil_defaultlib.Pipeline_CPU
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.RAM_B
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.socTest
Compiling module xil_defaultlib.soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "soc_tb_behav -key {Behavioral:sim_1:Functional:soc_tb} -tclbatch {soc_tb.tcl} -view {D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg
source soc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module soc_tb.uut.u1.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'soc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1724.500 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'soc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/RAM_B.mif'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/noHazard.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/RAM_B/sim/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Counter_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/DisplaySync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispsync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Ex_reg_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex_reg_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/Hex2Ascii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex2Ascii
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/ID_reg_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/IF_reg_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/MC_14495.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC_14495
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/MIO_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Mem_reg_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_reg_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Multi_8CH32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SAnti_jitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/Seg7_Dev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg7_Dev
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaController
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDebugger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDebugger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/CSSTE_pipline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/SCPU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/socTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module socTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sim_1/imports/new/soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'Jump_out_EXMem' [D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v:149]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Pipeline_IF
Compiling module xil_defaultlib.IF_reg_ID
Compiling module xil_defaultlib.SCPU_ctrl
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.Pipeline_ID
Compiling module xil_defaultlib.ID_reg_Ex
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_Ex
Compiling module xil_defaultlib.Ex_reg_Mem
Compiling module xil_defaultlib.Pipeline_Mem
Compiling module xil_defaultlib.Mem_reg_WB
Compiling module xil_defaultlib.Pipeline_WB
Compiling module xil_defaultlib.Pipeline_CPU
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.RAM_B
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.socTest
Compiling module xil_defaultlib.soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "soc_tb_behav -key {Behavioral:sim_1:Functional:soc_tb} -tclbatch {soc_tb.tcl} -view {D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg
source soc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module soc_tb.uut.u1.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'soc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1724.500 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'soc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/RAM_B.mif'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/noHazard.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/RAM_B/sim/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Counter_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/DisplaySync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispsync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Ex_reg_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex_reg_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/Hex2Ascii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex2Ascii
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/ID_reg_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/IF_reg_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/MC_14495.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC_14495
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/MIO_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Mem_reg_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_reg_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Multi_8CH32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SAnti_jitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/Seg7_Dev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg7_Dev
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaController
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDebugger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDebugger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/CSSTE_pipline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/SCPU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/socTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module socTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sim_1/imports/new/soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'Jump_out_EXMem' [D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v:149]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Pipeline_IF
Compiling module xil_defaultlib.IF_reg_ID
Compiling module xil_defaultlib.SCPU_ctrl
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.Pipeline_ID
Compiling module xil_defaultlib.ID_reg_Ex
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_Ex
Compiling module xil_defaultlib.Ex_reg_Mem
Compiling module xil_defaultlib.Pipeline_Mem
Compiling module xil_defaultlib.Mem_reg_WB
Compiling module xil_defaultlib.Pipeline_WB
Compiling module xil_defaultlib.Pipeline_CPU
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.RAM_B
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.socTest
Compiling module xil_defaultlib.soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "soc_tb_behav -key {Behavioral:sim_1:Functional:soc_tb} -tclbatch {soc_tb.tcl} -view {D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg
source soc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module soc_tb.uut.u1.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in soc_tb.uut.u2.inst at time                10000 ns: 
Reading from out-of-range address. Max address in soc_tb.uut.u2.inst is        1023
INFO: [USF-XSim-96] XSim completed. Design snapshot 'soc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1724.500 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'soc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/RAM_B.mif'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/noHazard.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/RAM_B/sim/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Counter_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/DisplaySync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispsync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Ex_reg_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex_reg_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/Hex2Ascii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex2Ascii
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/ID_reg_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/IF_reg_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/MC_14495.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC_14495
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/MIO_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Mem_reg_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_reg_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Multi_8CH32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SAnti_jitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/Seg7_Dev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg7_Dev
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaController
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDebugger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDebugger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/CSSTE_pipline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/SCPU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/socTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module socTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sim_1/imports/new/soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Pipeline_IF
Compiling module xil_defaultlib.IF_reg_ID
Compiling module xil_defaultlib.SCPU_ctrl
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.Pipeline_ID
Compiling module xil_defaultlib.ID_reg_Ex
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_Ex
Compiling module xil_defaultlib.Ex_reg_Mem
Compiling module xil_defaultlib.Pipeline_Mem
Compiling module xil_defaultlib.Mem_reg_WB
Compiling module xil_defaultlib.Pipeline_WB
Compiling module xil_defaultlib.Pipeline_CPU
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.RAM_B
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.socTest
Compiling module xil_defaultlib.soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "soc_tb_behav -key {Behavioral:sim_1:Functional:soc_tb} -tclbatch {soc_tb.tcl} -view {D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg
source soc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module soc_tb.uut.u1.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'soc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2650.629 ; gain = 0.000
save_wave_config {D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/stall.v w ]
add_files D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/stall.v
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'soc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/RAM_B.mif'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/noHazard.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/RAM_B/sim/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Counter_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/DisplaySync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispsync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Ex_reg_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex_reg_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/Hex2Ascii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex2Ascii
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/ID_reg_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/IF_reg_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/MC_14495.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC_14495
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/MIO_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Mem_reg_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_reg_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Multi_8CH32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SAnti_jitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/Seg7_Dev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg7_Dev
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaController
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDebugger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDebugger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/CSSTE_pipline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/SCPU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/socTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module socTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sim_1/imports/new/soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'valid_out_IFID' on this module [D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v:129]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'soc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/RAM_B.mif'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/noHazard.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/RAM_B/sim/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Counter_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/DisplaySync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispsync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Ex_reg_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex_reg_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/Hex2Ascii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex2Ascii
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/ID_reg_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/IF_reg_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/MC_14495.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC_14495
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/MIO_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Mem_reg_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_reg_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Multi_8CH32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SAnti_jitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/Seg7_Dev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg7_Dev
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaController
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDebugger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDebugger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/CSSTE_pipline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/SCPU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/socTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module socTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sim_1/imports/new/soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'valid_out_IFID' on this module [D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v:129]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'soc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/RAM_B.mif'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/noHazard.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/RAM_B/sim/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Counter_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/DisplaySync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispsync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Ex_reg_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex_reg_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/Hex2Ascii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex2Ascii
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/ID_reg_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/IF_reg_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/MC_14495.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC_14495
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/MIO_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Mem_reg_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_reg_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Multi_8CH32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SAnti_jitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/Seg7_Dev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg7_Dev
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaController
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDebugger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDebugger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/CSSTE_pipline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/SCPU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/socTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module socTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sim_1/imports/new/soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'Jump_out_EXMem' [D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v:114]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.Pipeline_IF
Compiling module xil_defaultlib.IF_reg_ID
Compiling module xil_defaultlib.SCPU_ctrl
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.Pipeline_ID
Compiling module xil_defaultlib.ID_reg_Ex
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_Ex
Compiling module xil_defaultlib.Ex_reg_Mem
Compiling module xil_defaultlib.Pipeline_Mem
Compiling module xil_defaultlib.Mem_reg_WB
Compiling module xil_defaultlib.Pipeline_WB
Compiling module xil_defaultlib.Pipeline_CPU
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.RAM_B
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.socTest
Compiling module xil_defaultlib.soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "soc_tb_behav -key {Behavioral:sim_1:Functional:soc_tb} -tclbatch {soc_tb.tcl} -view {D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg
source soc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module soc_tb.uut.u1.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'soc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2650.629 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'soc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/RAM_B.mif'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/noHazard.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/RAM_B/sim/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Counter_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/DisplaySync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispsync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Ex_reg_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex_reg_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/Hex2Ascii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex2Ascii
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/ID_reg_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/IF_reg_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/MC_14495.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC_14495
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/MIO_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Mem_reg_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_reg_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Multi_8CH32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SAnti_jitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/Seg7_Dev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg7_Dev
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaController
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDebugger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDebugger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/CSSTE_pipline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/SCPU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/socTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module socTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sim_1/imports/new/soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'Jump_out_EXMem' [D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v:114]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.Pipeline_IF
Compiling module xil_defaultlib.IF_reg_ID
Compiling module xil_defaultlib.SCPU_ctrl
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.Pipeline_ID
Compiling module xil_defaultlib.ID_reg_Ex
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_Ex
Compiling module xil_defaultlib.Ex_reg_Mem
Compiling module xil_defaultlib.Pipeline_Mem
Compiling module xil_defaultlib.Mem_reg_WB
Compiling module xil_defaultlib.Pipeline_WB
Compiling module xil_defaultlib.Pipeline_CPU
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.RAM_B
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.socTest
Compiling module xil_defaultlib.soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "soc_tb_behav -key {Behavioral:sim_1:Functional:soc_tb} -tclbatch {soc_tb.tcl} -view {D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg
source soc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module soc_tb.uut.u1.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'soc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2650.629 ; gain = 0.000
current_wave_config {soc_tb_behav.wcfg}
soc_tb_behav.wcfg
add_wave {{/soc_tb/uut/u0/ustall/data_stall}} 
current_wave_config {soc_tb_behav.wcfg}
soc_tb_behav.wcfg
add_wave {{/soc_tb/uut/u0/ustall/control_stall}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'soc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/RAM_B.mif'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/noHazard.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/RAM_B/sim/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Counter_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/DisplaySync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispsync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Ex_reg_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex_reg_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/Hex2Ascii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex2Ascii
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/ID_reg_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/IF_reg_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/MC_14495.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC_14495
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/MIO_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Mem_reg_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_reg_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Multi_8CH32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SAnti_jitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/Seg7_Dev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg7_Dev
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaController
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDebugger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDebugger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/CSSTE_pipline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/SCPU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/socTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module socTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sim_1/imports/new/soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'Jump_out_EXMem' [D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v:114]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.Pipeline_IF
Compiling module xil_defaultlib.IF_reg_ID
Compiling module xil_defaultlib.SCPU_ctrl
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.Pipeline_ID
Compiling module xil_defaultlib.ID_reg_Ex
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_Ex
Compiling module xil_defaultlib.Ex_reg_Mem
Compiling module xil_defaultlib.Pipeline_Mem
Compiling module xil_defaultlib.Mem_reg_WB
Compiling module xil_defaultlib.Pipeline_WB
Compiling module xil_defaultlib.Pipeline_CPU
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.RAM_B
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.socTest
Compiling module xil_defaultlib.soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module soc_tb.uut.u1.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2650.629 ; gain = 0.000
current_wave_config {soc_tb_behav.wcfg}
soc_tb_behav.wcfg
add_wave {{/soc_tb/uut/u0/ustall/Rs2_used}} 
current_wave_config {soc_tb_behav.wcfg}
soc_tb_behav.wcfg
add_wave {{/soc_tb/uut/u0/ustall/Rs1_used}} 
save_wave_config {D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'soc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/RAM_B.mif'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/noHazard.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/RAM_B/sim/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Counter_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/DisplaySync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispsync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Ex_reg_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex_reg_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/Hex2Ascii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex2Ascii
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/ID_reg_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/IF_reg_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/MC_14495.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC_14495
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/MIO_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Mem_reg_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_reg_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Multi_8CH32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SAnti_jitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/Seg7_Dev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg7_Dev
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaController
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDebugger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDebugger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/CSSTE_pipline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/SCPU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/socTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module socTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sim_1/imports/new/soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'Jump_out_EXMem' [D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v:114]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.Pipeline_IF
Compiling module xil_defaultlib.IF_reg_ID
Compiling module xil_defaultlib.SCPU_ctrl
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.Pipeline_ID
Compiling module xil_defaultlib.ID_reg_Ex
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_Ex
Compiling module xil_defaultlib.Ex_reg_Mem
Compiling module xil_defaultlib.Pipeline_Mem
Compiling module xil_defaultlib.Mem_reg_WB
Compiling module xil_defaultlib.Pipeline_WB
Compiling module xil_defaultlib.Pipeline_CPU
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.RAM_B
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.socTest
Compiling module xil_defaultlib.soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "soc_tb_behav -key {Behavioral:sim_1:Functional:soc_tb} -tclbatch {soc_tb.tcl} -view {D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg
source soc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module soc_tb.uut.u1.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'soc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2650.629 ; gain = 0.000
current_wave_config {soc_tb_behav.wcfg}
soc_tb_behav.wcfg
add_wave {{/soc_tb/uut/u0/Instruction_Decoder/u2/Rs1_addr}} 
current_wave_config {soc_tb_behav.wcfg}
soc_tb_behav.wcfg
add_wave {{/soc_tb/uut/u0/ID_reg_Ex/Rd_addr_out_IDEX}} 
current_wave_config {soc_tb_behav.wcfg}
soc_tb_behav.wcfg
add_wave {{/soc_tb/uut/u0/Ex_reg_Mem/Rd_addr_EXMem}} 
current_wave_config {soc_tb_behav.wcfg}
soc_tb_behav.wcfg
add_wave {{/soc_tb/uut/u0/ustall/Rd_addr_out_EXMem}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/RAM_B/sim/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Counter_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/DisplaySync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispsync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Ex_reg_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex_reg_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/Hex2Ascii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex2Ascii
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/ID_reg_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/IF_reg_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/MC_14495.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC_14495
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/MIO_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Mem_reg_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_reg_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Multi_8CH32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SAnti_jitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/Seg7_Dev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg7_Dev
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaController
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDebugger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDebugger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/CSSTE_pipline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/SCPU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/socTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module socTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sim_1/imports/new/soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'Jump_out_EXMem' [D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v:114]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.Pipeline_IF
Compiling module xil_defaultlib.IF_reg_ID
Compiling module xil_defaultlib.SCPU_ctrl
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.Pipeline_ID
Compiling module xil_defaultlib.ID_reg_Ex
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_Ex
Compiling module xil_defaultlib.Ex_reg_Mem
Compiling module xil_defaultlib.Pipeline_Mem
Compiling module xil_defaultlib.Mem_reg_WB
Compiling module xil_defaultlib.Pipeline_WB
Compiling module xil_defaultlib.Pipeline_CPU
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.RAM_B
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.socTest
Compiling module xil_defaultlib.soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module soc_tb.uut.u1.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2842.043 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property CONFIG.coefficient_file {D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/Hazard_Stall.coe} [get_ips ROM]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/ZJUlesson/24Spring/CO/lab5/SOC-stall/Hazard_Stall.coe' provided. It will be converted relative to IP Instance files '../../../../Hazard_Stall.coe'
generate_target all [get_files  D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/ip/ROM/ROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ROM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ROM'...
catch { config_ip_cache -export [get_ips -all ROM] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ROM
export_ip_user_files -of_objects [get_files D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/ip/ROM/ROM.xci] -no_script -sync -force -quiet
reset_run ROM_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.runs/ROM_synth_1

launch_runs ROM_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ROM
[Mon May 27 13:23:28 2024] Launched ROM_synth_1...
Run output will be captured here: D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.runs/ROM_synth_1/runme.log
export_simulation -of_objects [get_files D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/ip/ROM/ROM.xci] -directory D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.ip_user_files/sim_scripts -ip_user_files_dir D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.ip_user_files -ipstatic_source_dir D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.cache/compile_simlib/modelsim} {questa=D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.cache/compile_simlib/questa} {riviera=D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.cache/compile_simlib/riviera} {activehdl=D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'soc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/RAM_B.mif'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/Hazard_Stall.coe'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/noHazard.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/RAM_B/sim/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Counter_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/DisplaySync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispsync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Ex_reg_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex_reg_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/Hex2Ascii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex2Ascii
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/ID_reg_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/IF_reg_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/MC_14495.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC_14495
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/MIO_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Mem_reg_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_reg_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Multi_8CH32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SAnti_jitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/Seg7_Dev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg7_Dev
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaController
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDebugger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDebugger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/CSSTE_pipline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/SCPU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/socTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module socTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sim_1/imports/new/soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'Jump_out_EXMem' [D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v:114]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.Pipeline_IF
Compiling module xil_defaultlib.IF_reg_ID
Compiling module xil_defaultlib.SCPU_ctrl
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.Pipeline_ID
Compiling module xil_defaultlib.ID_reg_Ex
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_Ex
Compiling module xil_defaultlib.Ex_reg_Mem
Compiling module xil_defaultlib.Pipeline_Mem
Compiling module xil_defaultlib.Mem_reg_WB
Compiling module xil_defaultlib.Pipeline_WB
Compiling module xil_defaultlib.Pipeline_CPU
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.RAM_B
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.socTest
Compiling module xil_defaultlib.soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "soc_tb_behav -key {Behavioral:sim_1:Functional:soc_tb} -tclbatch {soc_tb.tcl} -view {D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg
source soc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module soc_tb.uut.u1.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'soc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2842.043 ; gain = 0.000
current_wave_config {soc_tb_behav.wcfg}
soc_tb_behav.wcfg
add_wave {{/soc_tb/uut/u0/Rd_addr_ID_IDEX}} 
save_wave_config {D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'soc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/RAM_B.mif'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/Hazard_Stall.coe'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/noHazard.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/RAM_B/sim/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Counter_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/DisplaySync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispsync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Ex_reg_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex_reg_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/Hex2Ascii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex2Ascii
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/ID_reg_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/IF_reg_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/MC_14495.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC_14495
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/MIO_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Mem_reg_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_reg_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Multi_8CH32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SAnti_jitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/Seg7_Dev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg7_Dev
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaController
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDebugger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDebugger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/CSSTE_pipline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/SCPU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/socTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module socTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sim_1/imports/new/soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'Jump_out_EXMem' [D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v:115]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.Pipeline_IF
Compiling module xil_defaultlib.IF_reg_ID
Compiling module xil_defaultlib.SCPU_ctrl
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.Pipeline_ID
Compiling module xil_defaultlib.ID_reg_Ex
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_Ex
Compiling module xil_defaultlib.Ex_reg_Mem
Compiling module xil_defaultlib.Pipeline_Mem
Compiling module xil_defaultlib.Mem_reg_WB
Compiling module xil_defaultlib.Pipeline_WB
Compiling module xil_defaultlib.Pipeline_CPU
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.RAM_B
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.socTest
Compiling module xil_defaultlib.soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "soc_tb_behav -key {Behavioral:sim_1:Functional:soc_tb} -tclbatch {soc_tb.tcl} -view {D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg
source soc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module soc_tb.uut.u1.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'soc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2852.176 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'soc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/RAM_B.mif'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/Hazard_Stall.coe'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/noHazard.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/RAM_B/sim/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Counter_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/DisplaySync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispsync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Ex_reg_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex_reg_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/Hex2Ascii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex2Ascii
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/ID_reg_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/IF_reg_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/MC_14495.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC_14495
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/MIO_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Mem_reg_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_reg_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Multi_8CH32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SAnti_jitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/Seg7_Dev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg7_Dev
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaController
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDebugger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDebugger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/CSSTE_pipline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/SCPU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/socTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module socTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sim_1/imports/new/soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'Jump_out_EXMem' [D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v:115]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.Pipeline_IF
Compiling module xil_defaultlib.IF_reg_ID
Compiling module xil_defaultlib.SCPU_ctrl
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.Pipeline_ID
Compiling module xil_defaultlib.ID_reg_Ex
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_Ex
Compiling module xil_defaultlib.Ex_reg_Mem
Compiling module xil_defaultlib.Pipeline_Mem
Compiling module xil_defaultlib.Mem_reg_WB
Compiling module xil_defaultlib.Pipeline_WB
Compiling module xil_defaultlib.Pipeline_CPU
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.RAM_B
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.socTest
Compiling module xil_defaultlib.soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "soc_tb_behav -key {Behavioral:sim_1:Functional:soc_tb} -tclbatch {soc_tb.tcl} -view {D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg
source soc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module soc_tb.uut.u1.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'soc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2852.176 ; gain = 0.000
current_wave_config {soc_tb_behav.wcfg}
soc_tb_behav.wcfg
add_wave {{/soc_tb/uut/u0/Instruction_Decoder/u2/register}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/RAM_B/sim/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Counter_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/DisplaySync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispsync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Ex_reg_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex_reg_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/Hex2Ascii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex2Ascii
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/ID_reg_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/IF_reg_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/MC_14495.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC_14495
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/MIO_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Mem_reg_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_reg_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Multi_8CH32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SAnti_jitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/Seg7_Dev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg7_Dev
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaController
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDebugger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDebugger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/CSSTE_pipline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/SCPU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/socTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module socTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sim_1/imports/new/soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'Jump_out_EXMem' [D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v:115]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.Pipeline_IF
Compiling module xil_defaultlib.IF_reg_ID
Compiling module xil_defaultlib.SCPU_ctrl
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.Pipeline_ID
Compiling module xil_defaultlib.ID_reg_Ex
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_Ex
Compiling module xil_defaultlib.Ex_reg_Mem
Compiling module xil_defaultlib.Pipeline_Mem
Compiling module xil_defaultlib.Mem_reg_WB
Compiling module xil_defaultlib.Pipeline_WB
Compiling module xil_defaultlib.Pipeline_CPU
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.RAM_B
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.socTest
Compiling module xil_defaultlib.soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module soc_tb.uut.u1.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2852.621 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/RAM_B/sim/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Counter_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/DisplaySync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispsync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Ex_reg_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex_reg_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/Hex2Ascii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex2Ascii
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/ID_reg_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/IF_reg_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/MC_14495.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC_14495
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/MIO_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Mem_reg_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_reg_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Multi_8CH32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SAnti_jitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/Seg7_Dev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg7_Dev
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaController
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDebugger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDebugger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/CSSTE_pipline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/SCPU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/socTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module socTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sim_1/imports/new/soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'Jump_out_EXMem' [D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v:115]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.Pipeline_IF
Compiling module xil_defaultlib.IF_reg_ID
Compiling module xil_defaultlib.SCPU_ctrl
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.Pipeline_ID
Compiling module xil_defaultlib.ID_reg_Ex
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_Ex
Compiling module xil_defaultlib.Ex_reg_Mem
Compiling module xil_defaultlib.Pipeline_Mem
Compiling module xil_defaultlib.Mem_reg_WB
Compiling module xil_defaultlib.Pipeline_WB
Compiling module xil_defaultlib.Pipeline_CPU
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.RAM_B
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.socTest
Compiling module xil_defaultlib.soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module soc_tb.uut.u1.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2852.820 ; gain = 0.000
save_wave_config {D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'soc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/RAM_B.mif'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/Hazard_Stall.coe'
INFO: [SIM-utils-43] Exported 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim/noHazard.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/RAM_B/sim/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Counter_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/DisplaySync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispsync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Ex_reg_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex_reg_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/Hex2Ascii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex2Ascii
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/ID_reg_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/IF_reg_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/MC_14495.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC_14495
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/MIO_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Mem_reg_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_reg_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Multi_8CH32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SAnti_jitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/Seg7_Dev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg7_Dev
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaController
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDebugger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDebugger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/CSSTE_pipline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/SCPU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/socTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module socTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sim_1/imports/new/soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'Jump_out_EXMem' [D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v:115]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.Pipeline_IF
Compiling module xil_defaultlib.IF_reg_ID
Compiling module xil_defaultlib.SCPU_ctrl
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.Pipeline_ID
Compiling module xil_defaultlib.ID_reg_Ex
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_Ex
Compiling module xil_defaultlib.Ex_reg_Mem
Compiling module xil_defaultlib.Pipeline_Mem
Compiling module xil_defaultlib.Mem_reg_WB
Compiling module xil_defaultlib.Pipeline_WB
Compiling module xil_defaultlib.Pipeline_CPU
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.RAM_B
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.socTest
Compiling module xil_defaultlib.soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "soc_tb_behav -key {Behavioral:sim_1:Functional:soc_tb} -tclbatch {soc_tb.tcl} -view {D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg
source soc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module soc_tb.uut.u1.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'soc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2852.820 ; gain = 0.000
current_wave_config {soc_tb_behav.wcfg}
soc_tb_behav.wcfg
add_wave {{/soc_tb/uut/u0/Execute/Imm_in_EX}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'Jump_out_EXMem' [D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v:115]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module soc_tb.uut.u1.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/RAM_B/sim/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Counter_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/DisplaySync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispsync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Ex_reg_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex_reg_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/Hex2Ascii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex2Ascii
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/ID_reg_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/IF_reg_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/MC_14495.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC_14495
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/MIO_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Mem_reg_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_reg_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Multi_8CH32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SAnti_jitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/Seg7_Dev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg7_Dev
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaController
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDebugger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDebugger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/CSSTE_pipline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/SCPU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/socTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module socTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sim_1/imports/new/soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'Jump_out_EXMem' [D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v:115]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.Pipeline_IF
Compiling module xil_defaultlib.IF_reg_ID
Compiling module xil_defaultlib.SCPU_ctrl
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.Pipeline_ID
Compiling module xil_defaultlib.ID_reg_Ex
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_Ex
Compiling module xil_defaultlib.Ex_reg_Mem
Compiling module xil_defaultlib.Pipeline_Mem
Compiling module xil_defaultlib.Mem_reg_WB
Compiling module xil_defaultlib.Pipeline_WB
Compiling module xil_defaultlib.Pipeline_CPU
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.RAM_B
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.socTest
Compiling module xil_defaultlib.soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module soc_tb.uut.u1.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2852.820 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/RAM_B/sim/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Counter_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/DisplaySync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispsync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Ex_reg_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex_reg_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/Hex2Ascii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex2Ascii
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/ID_reg_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/IF_reg_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/MC_14495.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC_14495
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/MIO_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Mem_reg_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_reg_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Multi_8CH32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SAnti_jitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/Seg7_Dev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg7_Dev
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaController
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDebugger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDebugger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/CSSTE_pipline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/SCPU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/socTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module socTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sim_1/imports/new/soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'Jump_out_EXMem' [D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v:115]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.Pipeline_IF
Compiling module xil_defaultlib.IF_reg_ID
Compiling module xil_defaultlib.SCPU_ctrl
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.Pipeline_ID
Compiling module xil_defaultlib.ID_reg_Ex
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_Ex
Compiling module xil_defaultlib.Ex_reg_Mem
Compiling module xil_defaultlib.Pipeline_Mem
Compiling module xil_defaultlib.Mem_reg_WB
Compiling module xil_defaultlib.Pipeline_WB
Compiling module xil_defaultlib.Pipeline_CPU
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.RAM_B
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.socTest
Compiling module xil_defaultlib.soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module soc_tb.uut.u1.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2852.820 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/RAM_B/sim/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Counter_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/DisplaySync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispsync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Ex_reg_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex_reg_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/Hex2Ascii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex2Ascii
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/ID_reg_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/IF_reg_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/MC_14495.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC_14495
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/MIO_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Mem_reg_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_reg_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Multi_8CH32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SAnti_jitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/Seg7_Dev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg7_Dev
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaController
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDebugger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDebugger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/CSSTE_pipline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/SCPU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/socTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module socTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sim_1/imports/new/soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'Jump_out_EXMem' [D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v:115]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.Pipeline_IF
Compiling module xil_defaultlib.IF_reg_ID
Compiling module xil_defaultlib.SCPU_ctrl
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.Pipeline_ID
Compiling module xil_defaultlib.ID_reg_Ex
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_Ex
Compiling module xil_defaultlib.Ex_reg_Mem
Compiling module xil_defaultlib.Pipeline_Mem
Compiling module xil_defaultlib.Mem_reg_WB
Compiling module xil_defaultlib.Pipeline_WB
Compiling module xil_defaultlib.Pipeline_CPU
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.RAM_B
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.socTest
Compiling module xil_defaultlib.soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module soc_tb.uut.u1.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2870.266 ; gain = 0.000
current_wave_config {soc_tb_behav.wcfg}
soc_tb_behav.wcfg
add_wave {{/soc_tb/uut/u0/Execute/u1}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/RAM_B/sim/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Counter_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/DisplaySync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispsync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Ex_reg_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex_reg_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/Hex2Ascii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex2Ascii
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/ID_reg_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/IF_reg_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/MC_14495.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC_14495
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/MIO_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Mem_reg_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_reg_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Multi_8CH32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SAnti_jitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/Seg7_Dev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg7_Dev
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaController
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDebugger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDebugger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/CSSTE_pipline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/SCPU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/socTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module socTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sim_1/imports/new/soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'Jump_out_EXMem' [D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v:115]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.Pipeline_IF
Compiling module xil_defaultlib.IF_reg_ID
Compiling module xil_defaultlib.SCPU_ctrl
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.Pipeline_ID
Compiling module xil_defaultlib.ID_reg_Ex
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_Ex
Compiling module xil_defaultlib.Ex_reg_Mem
Compiling module xil_defaultlib.Pipeline_Mem
Compiling module xil_defaultlib.Mem_reg_WB
Compiling module xil_defaultlib.Pipeline_WB
Compiling module xil_defaultlib.Pipeline_CPU
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.RAM_B
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.socTest
Compiling module xil_defaultlib.soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module soc_tb.uut.u1.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2870.266 ; gain = 0.000
current_wave_config {soc_tb_behav.wcfg}
soc_tb_behav.wcfg
add_wave {{/soc_tb/uut/u0/Instruction_Decoder/Rd_addr_out_ID}} {{/soc_tb/uut/u0/Instruction_Decoder/Rs1_out_ID}} {{/soc_tb/uut/u0/Instruction_Decoder/Rs2_out_ID}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'Jump_out_EXMem' [D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v:115]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module soc_tb.uut.u1.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'Jump_out_EXMem' [D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v:115]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module soc_tb.uut.u1.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'Jump_out_EXMem' [D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v:115]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module soc_tb.uut.u1.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'Jump_out_EXMem' [D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v:115]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module soc_tb.uut.u1.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'Jump_out_EXMem' [D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v:115]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module soc_tb.uut.u1.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/RAM_B/sim/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Counter_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/DisplaySync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispsync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Ex_reg_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex_reg_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/Hex2Ascii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex2Ascii
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/ID_reg_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/IF_reg_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/MC_14495.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC_14495
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/MIO_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Mem_reg_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_reg_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Multi_8CH32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SAnti_jitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/Seg7_Dev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg7_Dev
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaController
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDebugger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDebugger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/CSSTE_pipline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/SCPU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/socTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module socTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sim_1/imports/new/soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'Jump_out_EXMem' [D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v:115]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.Pipeline_IF
Compiling module xil_defaultlib.IF_reg_ID
Compiling module xil_defaultlib.SCPU_ctrl
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.Pipeline_ID
Compiling module xil_defaultlib.ID_reg_Ex
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_Ex
Compiling module xil_defaultlib.Ex_reg_Mem
Compiling module xil_defaultlib.Pipeline_Mem
Compiling module xil_defaultlib.Mem_reg_WB
Compiling module xil_defaultlib.Pipeline_WB
Compiling module xil_defaultlib.Pipeline_CPU
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.RAM_B
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.socTest
Compiling module xil_defaultlib.soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module soc_tb.uut.u1.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2878.797 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'Jump_out_EXMem' [D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v:115]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module soc_tb.uut.u1.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.gen/sources_1/ip/RAM_B/sim/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Counter_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/DisplaySync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispsync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Ex_reg_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex_reg_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/Hex2Ascii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex2Ascii
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/ID_reg_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/IF_reg_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/MC_14495.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC_14495
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/MIO_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Mem_reg_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_reg_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/Multi_8CH32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SAnti_jitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/SPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/Seg7_Dev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg7_Dev
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaController
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDebugger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDebugger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/VGA/VgaDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/Supplementary/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/CSSTE_pipline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/SCPU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/IP/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/imports/new/socTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module socTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sim_1/imports/new/soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'Jump_out_EXMem' [D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/Pipeline_CPU.v:115]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.Pipeline_IF
Compiling module xil_defaultlib.IF_reg_ID
Compiling module xil_defaultlib.SCPU_ctrl
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.Pipeline_ID
Compiling module xil_defaultlib.ID_reg_Ex
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_Ex
Compiling module xil_defaultlib.Ex_reg_Mem
Compiling module xil_defaultlib.Pipeline_Mem
Compiling module xil_defaultlib.Mem_reg_WB
Compiling module xil_defaultlib.Pipeline_WB
Compiling module xil_defaultlib.Pipeline_CPU
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.RAM_B
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.socTest
Compiling module xil_defaultlib.soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module soc_tb.uut.u1.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2878.797 ; gain = 0.000
save_wave_config {D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 27 16:59:12 2024...
