// Seed: 3911066002
module module_0 (
    input wand id_0
    , id_8,
    output tri1 id_1,
    output tri0 id_2,
    output supply0 id_3,
    input wire id_4,
    input wire id_5,
    input tri0 id_6
);
  logic id_9;
  ;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    input uwire id_2,
    input wand id_3,
    output tri0 id_4,
    input tri id_5,
    output tri0 id_6,
    output wire id_7,
    output tri1 id_8,
    input wand id_9,
    input supply1 id_10,
    output wire id_11,
    input tri1 id_12,
    input supply0 id_13
    , id_21,
    input tri id_14,
    output wand id_15,
    input wire id_16,
    input wor id_17,
    input uwire id_18,
    input tri id_19
);
  always
    case (-1)
      -1: id_21 = id_10;
      default: id_21 = 1 ==? id_0;
    endcase
  xnor primCall (
      id_6,
      id_16,
      id_12,
      id_21,
      id_3,
      id_2,
      id_10,
      id_9,
      id_0,
      id_18,
      id_17,
      id_5,
      id_1,
      id_13,
      id_19
  );
  module_0 modCall_1 (
      id_0,
      id_15,
      id_7,
      id_8,
      id_3,
      id_3,
      id_14
  );
  assign modCall_1.id_3 = 0;
endmodule
