// Seed: 2097793612
module module_0 ();
  wire id_1;
  assign module_1.id_4 = 0;
  logic id_2;
  logic [-1 : 1] id_3;
endmodule
module module_1 (
    input wand id_0,
    output wire id_1,
    output tri id_2,
    output uwire id_3,
    input uwire id_4,
    output wor id_5,
    output wor id_6,
    input uwire id_7,
    input wor id_8,
    output supply0 id_9,
    input supply1 id_10,
    output wand id_11,
    output supply1 id_12,
    input supply0 id_13,
    input supply1 id_14
);
  tri id_16 = 1'b0;
  module_0 modCall_1 ();
endmodule
