// Seed: 1689272424
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  always id_1 = id_1 - (-1);
  assign id_1 = -1 == id_3 - id_1;
  assign id_2 = -1;
  wire id_4;
  assign id_1 = -1;
  wire id_5, id_6, id_7, id_8 = id_7;
  wire id_9 = id_1;
endmodule
module module_1 (
    id_1#(
        .id_2('h0),
        .id_3(1'b0),
        .id_4(-1),
        .id_5(id_3)
    ),
    id_6
);
  input wire id_2;
  inout wire id_1;
  wire id_7;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6
  );
  assign id_1 = id_5 & -1'b0;
  wire id_9, id_10, id_11;
  wand id_12 = -1'h0, id_13;
  wire id_14, id_15;
  wire id_16;
endmodule
