// Seed: 1336183179
module module_0;
  logic [7:0] id_1;
  logic [7:0] id_2;
  assign id_1 = id_1;
  assign id_2 = id_1;
  assign id_1 = id_1[1];
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    output supply0 id_2,
    output wor id_3,
    input tri0 id_4,
    input tri1 id_5,
    output tri0 id_6,
    input wire id_7,
    output logic id_8,
    input supply0 id_9
);
  always @(negedge 1) begin : LABEL_0
    id_8 <= 1'b0;
  end
  module_0 modCall_1 ();
endmodule
