# RISCV_CPU_Verilog
Risc-v cpu implemented by Verilog

<h1>C program example</h1>
<p>It is compiled to RISC-V assembly language in test_file/assembly_RISCV_64bit file</p>
<p>It also disassemble to machine instruction in test_file/machine_instruction file</p>

![image](https://github.com/StrongTyphoon/RISCV_CPU_Verilog/assets/98576512/4226ede0-7f00-4587-a47e-95843cdb16a9)

<h1>Simulation wave of test_file</h1>

![image](https://github.com/StrongTyphoon/RISCV_CPU_Verilog/assets/98576512/c60eef75-9b68-4147-ad04-ee8e21d413f5)

![image](https://github.com/StrongTyphoon/RISCV_CPU_Verilog/assets/98576512/497003f0-1dcc-492a-a01a-74a83efb96ca)
