$date
	Sun Jul 27 14:33:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module cpu_tb $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$scope module uut $end
$var wire 1 ! clk $end
$var wire 1 # is_branch $end
$var wire 1 $ latch_is_mov $end
$var wire 1 % latched_is_branch $end
$var wire 1 & latched_use_imm $end
$var wire 1 " rst $end
$var wire 1 ' use_alu $end
$var wire 3 ( src_reg [2:0] $end
$var wire 1 ) reg_write $end
$var wire 8 * reg_data_out2 [7:0] $end
$var wire 8 + reg_data_out1 [7:0] $end
$var wire 1 , read_flags $end
$var wire 1 - pc_inc $end
$var wire 1 . mem_write $end
$var wire 1 / mem_read $end
$var wire 8 0 mem_out [7:0] $end
$var wire 1 1 mar_sel_wz $end
$var wire 1 2 mar_load $end
$var wire 3 3 latched_src_reg [2:0] $end
$var wire 3 4 latched_dst_reg [2:0] $end
$var wire 5 5 latched_alu_op [4:0] $end
$var wire 1 6 ir_load $end
$var wire 1 7 inst_is_3B $end
$var wire 1 8 inst_is_2B $end
$var wire 1 9 halt $end
$var wire 3 : dst_reg [2:0] $end
$var wire 1 ; decoder_reg_write $end
$var wire 1 < decoder_mem_write $end
$var wire 1 = decoder_mem_read $end
$var wire 4 > decoder_branch_type [3:0] $end
$var wire 8 ? alu_result [7:0] $end
$var wire 5 @ alu_opcode [4:0] $end
$var wire 8 A alu_flags [7:0] $end
$var wire 1 B alu_enable $end
$var wire 8 C Z [7:0] $end
$var wire 8 D W [7:0] $end
$var reg 8 E IR [7:0] $end
$var reg 16 F MAR [15:0] $end
$var reg 8 G MBR [7:0] $end
$var reg 16 H PC [15:0] $end
$var reg 8 I flags [7:0] $end
$var reg 8 J mem_in [7:0] $end
$var reg 8 K temp [7:0] $end
$scope module alu $end
$var wire 8 L Flag [7:0] $end
$var wire 1 M aux_carry_flag $end
$var wire 1 N zero_flag $end
$var wire 1 O sign_flag $end
$var wire 1 P parity_flag $end
$var wire 5 Q opcode [4:0] $end
$var wire 1 R carry_flag $end
$var wire 1 B alu_enable $end
$var wire 8 S Operand [7:0] $end
$var wire 8 T Acc [7:0] $end
$var parameter 32 U AUX_CY_FLAG $end
$var parameter 32 V CY_FLAG $end
$var parameter 32 W PARITY_FLAG $end
$var parameter 32 X SIGN_FLAG $end
$var parameter 32 Y ZERO_FLAG $end
$var reg 8 Z flags [7:0] $end
$var reg 1 , read_flags $end
$var reg 8 [ result [7:0] $end
$var reg 9 \ temp_val [8:0] $end
$upscope $end
$scope module control_unit $end
$var wire 8 ] FLAGS [7:0] $end
$var wire 1 ! clk $end
$var wire 2 ^ decoder_inst_length [1:0] $end
$var wire 1 % decoder_is_branch $end
$var wire 1 _ decoder_is_mov $end
$var wire 1 & decoder_use_immediate $end
$var wire 1 " rst $end
$var wire 8 ` mem_out [7:0] $end
$var wire 1 ' decoder_use_alu $end
$var wire 3 a decoder_src_reg [2:0] $end
$var wire 1 ; decoder_reg_write $end
$var wire 1 < decoder_mem_write $end
$var wire 1 = decoder_mem_read $end
$var wire 1 9 decoder_halt $end
$var wire 3 b decoder_dst_reg [2:0] $end
$var wire 4 c decoder_branch_type [3:0] $end
$var wire 5 d decoder_alu_op [4:0] $end
$var parameter 32 e AUXC_F $end
$var parameter 32 f CARRY_F $end
$var parameter 3 g DECODE $end
$var parameter 3 h EXEC $end
$var parameter 3 i FETCH $end
$var parameter 3 j FETCH_OP1 $end
$var parameter 3 k FETCH_OP2 $end
$var parameter 3 l HALT $end
$var parameter 3 m MEM_RD $end
$var parameter 32 n PARITY_F $end
$var parameter 32 o SIGN_F $end
$var parameter 3 p WB $end
$var parameter 32 q ZERO_F $end
$var reg 8 r W [7:0] $end
$var reg 8 s Z [7:0] $end
$var reg 1 B alu_enable $end
$var reg 1 6 ir_load $end
$var reg 1 t latch_is_mov $end
$var reg 5 u latched_alu_op [4:0] $end
$var reg 4 v latched_branch_type [3:0] $end
$var reg 3 w latched_dst_reg [2:0] $end
$var reg 1 x latched_halt $end
$var reg 2 y latched_inst_len [1:0] $end
$var reg 1 z latched_is_branch $end
$var reg 1 { latched_mem_read $end
$var reg 1 | latched_mem_write $end
$var reg 1 } latched_reg_write $end
$var reg 3 ~ latched_src_reg [2:0] $end
$var reg 1 !" latched_use_alu $end
$var reg 1 "" latched_use_imm $end
$var reg 1 2 mar_load $end
$var reg 1 1 mar_sel_wz $end
$var reg 1 / mem_read $end
$var reg 1 . mem_write $end
$var reg 1 - pc_enable $end
$var reg 1 ) reg_write $end
$var reg 3 #" state [2:0] $end
$var reg 3 $" t_state [2:0] $end
$upscope $end
$scope module decoder $end
$var wire 8 %" IR [7:0] $end
$var parameter 5 &" OP_ADC $end
$var parameter 5 '" OP_ADD $end
$var parameter 5 (" OP_AND $end
$var parameter 5 )" OP_CMA $end
$var parameter 5 *" OP_CMP $end
$var parameter 5 +" OP_DCR $end
$var parameter 5 ," OP_INR $end
$var parameter 5 -" OP_NOP $end
$var parameter 5 ." OP_OR $end
$var parameter 5 /" OP_RLC $end
$var parameter 5 0" OP_ROL $end
$var parameter 5 1" OP_ROR $end
$var parameter 5 2" OP_RRC $end
$var parameter 5 3" OP_SBB $end
$var parameter 5 4" OP_SUB $end
$var parameter 5 5" OP_XOR $end
$var reg 1 ' alu_enable $end
$var reg 4 6" branch_type [3:0] $end
$var reg 3 7" dest_reg [2:0] $end
$var reg 1 9 halt $end
$var reg 2 8" inst_length [1:0] $end
$var reg 1 9" is_branch $end
$var reg 1 :" is_mov $end
$var reg 1 = memr $end
$var reg 1 < memw $end
$var reg 5 ;" opcode [4:0] $end
$var reg 1 ; reg_write $end
$var reg 3 <" src_reg [2:0] $end
$var reg 1 =" use_immediate $end
$upscope $end
$scope module memory $end
$var wire 16 >" addr [15:0] $end
$var wire 1 ! clk $end
$var wire 8 ?" data_in [7:0] $end
$var wire 1 / read_enable $end
$var wire 1 " rst $end
$var wire 1 . write_enable $end
$var parameter 32 @" MEM_SIZE $end
$var reg 8 A" data_out [7:0] $end
$var integer 32 B" i [31:0] $end
$upscope $end
$scope module regfile $end
$var wire 1 ! clk $end
$var wire 8 C" data_in [7:0] $end
$var wire 3 D" read_addr1 [2:0] $end
$var wire 3 E" read_addr2 [2:0] $end
$var wire 1 " reset $end
$var wire 3 F" write_addr [2:0] $end
$var wire 1 ) write_enable $end
$var reg 8 G" data_out1 [7:0] $end
$var reg 8 H" data_out2 [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000000000000000 @"
b11 5"
b110 4"
b111 3"
b1101 2"
b1011 1"
b1010 0"
b1100 /"
b10 ."
b11111 -"
b1000 ,"
b1001 +"
b1110 *"
b1 )"
b0 ("
b100 '"
b101 &"
b110 q
b110 p
b111 o
b10 n
b100 m
b111 l
b11 k
b10 j
b0 i
b101 h
b1 g
b0 f
b100 e
b110 Y
b111 X
b10 W
b0 V
b100 U
$end
#0
$dumpvars
b0 H"
b0 G"
b0 F"
b0 E"
b0 D"
bx C"
bx B"
bx A"
b0 ?"
b0 >"
0="
b0 <"
b11111 ;"
0:"
09"
b1 8"
b0 7"
b0 6"
b0 %"
b0 $"
b0 #"
0""
x!"
b0 ~
x}
x|
x{
xz
b0 y
xx
b0 w
b0 v
b0 u
0t
bx s
bx r
b11111 d
b0 c
b0 b
b0 a
bx `
z_
b1 ^
b0 ]
bx \
b0 [
b0 Z
b0 T
b0 S
0R
b11111 Q
1P
0O
1N
0M
b0 L
bx K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
bx D
bx C
0B
b0 A
b11111 @
b0 ?
b0 >
0=
0<
0;
b0 :
09
18
07
06
b0 5
b0 4
b0 3
02
01
bx 0
0/
0.
0-
1,
b0 +
b0 *
0)
b0 (
0'
0&
x%
0$
z#
1"
0!
$end
#5000
b0 0
b0 `
b0 A"
b0 K
b0 C"
b10000000000000000 B"
1!
#10000
0!
0"
#15000
b1 $"
12
1!
#20000
0!
#25000
b10 $"
1!
#30000
0!
#35000
b11 $"
1/
1!
#40000
0!
#45000
b100 $"
b111110 0
b111110 `
b111110 A"
1!
#50000
0!
#55000
b101 $"
1-
16
1!
#60000
0!
#65000
08
b10 ^
17
b10 8"
x&
1="
1;
b111 :
b111 b
b111 7"
b1 H
b111110 E
b111110 %"
b0 $"
b1 #"
0-
1!
#70000
0!
#75000
b10 #"
zt
b11111 5
b11111 u
b111 4
b111 w
b111 E"
b111 F"
b10 y
0x
x""
0!"
0|
0{
1}
b1 F
b1 >"
1!
#80000
0!
#85000
b1 $"
b1111 0
b1111 `
b1111 A"
1!
#90000
0!
#95000
18
b1 ^
07
b111 (
b111 a
b111 <"
1'
b1101 @
b1101 Q
b1101 d
b1101 ;"
b1 8"
0="
b111 :
b111 b
b111 7"
1;
b10 $"
b1111 E
b1111 %"
1!
#100000
0!
#105000
b11 $"
1!
#110000
0!
#115000
b100 $"
1!
#120000
0!
#125000
b101 $"
1-
b1111 C
b1111 s
1!
#130000
0!
#135000
b0 $"
b110 #"
0-
b10 H
1!
#140000
0!
#145000
b10 F
b10 >"
b1 $"
1)
1!
#150000
0!
#155000
0&
0""
06
02
0/
0)
b0 y
b0 4
b0 w
b0 E"
b0 F"
b0 5
b0 u
0t
b0 $"
b0 #"
b1110 0
b1110 `
b1110 A"
1!
#160000
0!
#165000
b1 $"
12
b0 0
b0 `
b0 A"
1!
#170000
0!
#175000
b10 $"
1!
#180000
0!
#185000
b11 $"
1/
1!
#190000
0!
#195000
b100 $"
b1110 0
b1110 `
b1110 A"
1!
#200000
0!
#205000
b101 $"
1-
16
1!
#210000
0!
#215000
08
b10 ^
17
b10 8"
x&
1="
0'
b1 :
b1 b
b1 7"
b0 (
b0 a
b0 <"
1;
b11111 @
b11111 Q
b11111 d
b11111 ;"
b0 $"
b1 #"
0-
b11 H
b1110 E
b1110 %"
1!
#220000
0!
#225000
b11 F
b11 >"
b10 #"
zt
b11111 5
b11111 u
b1 4
b1 w
b1 E"
b1 F"
b10 y
x""
1!
#230000
0!
#235000
b1 $"
b101 0
b101 `
b101 A"
1!
#240000
0!
#245000
18
b1 ^
07
1'
b1001 @
b1001 Q
b1001 d
b1001 ;"
b1 8"
0="
b0 :
b0 b
b0 7"
1;
b101 E
b101 %"
b10 $"
1!
#250000
0!
#255000
b11 $"
1!
#260000
0!
#265000
b100 $"
1!
#270000
0!
#275000
b101 $"
1-
b101 C
b101 s
1!
#280000
0!
#285000
b100 H
b0 $"
b110 #"
0-
1!
#290000
0!
#295000
b1 $"
1)
b100 F
b100 >"
1!
#300000
0!
#305000
0&
0""
06
02
0/
0)
b0 y
b0 4
b0 w
b0 E"
b0 F"
b0 5
b0 u
0t
b0 $"
b0 #"
b1100 0
b1100 `
b1100 A"
1!
#310000
0!
#315000
b1 $"
12
b0 0
b0 `
b0 A"
1!
#320000
0!
#325000
b10 $"
1!
#330000
0!
#335000
b11 $"
1/
1!
#340000
0!
#345000
b100 $"
b1100 0
b1100 `
b1100 A"
1!
#350000
0!
#355000
b101 $"
1-
16
1!
#360000
0!
#365000
b1 (
b1 a
b1 <"
b1 :
b1 b
b1 7"
1'
1;
b1000 @
b1000 Q
b1000 d
b1000 ;"
b101 H
b1100 E
b1100 %"
b0 $"
b1 #"
0-
1!
#370000
0!
#375000
b101 #"
zt
b1000 5
b1000 u
b1 4
b1 w
b1 E"
b1 F"
b1 3
b1 ~
b1 D"
b1 y
1!"
b101 F
b101 >"
1!
#380000
0!
#385000
0N
0P
b1 ?
b1 [
b1 \
b110 #"
1B
b1101 0
b1101 `
b1101 A"
1!
#390000
0!
#395000
1R
1O
b10000101 A
b10000101 Z
b111111111 \
0N
1P
b11111111 ?
b11111111 [
1'
b1 :
b1 b
b1 7"
b1 (
b1 a
b1 <"
1;
b1001 @
b1001 Q
b1001 d
b1001 ;"
b1 $"
1)
b1101 E
b1101 %"
b1 K
b1 C"
1!
#400000
0!
#405000
0R
0O
b0 A
b0 Z
1N
b0 ?
b0 [
06
02
0/
0)
0B
b0 y
b0 3
b0 ~
b0 D"
b0 4
b0 w
b0 E"
b0 F"
b0 5
b0 u
0t
b0 $"
b0 #"
b10000101 I
b10000101 L
b10000101 ]
b11111111 K
b11111111 C"
1!
#410000
0!
#415000
b1 $"
12
b0 K
b0 C"
b0 0
b0 `
b0 A"
1!
#420000
0!
#425000
b10 $"
1!
#430000
0!
#435000
b11 $"
1/
1!
#440000
0!
#445000
b100 $"
b1101 0
b1101 `
b1101 A"
1!
#450000
0!
#455000
b101 $"
1-
16
1!
#460000
0!
#465000
b110 H
b0 $"
b1 #"
0-
1!
#470000
0!
#475000
b1 *
b1 S
b1 H"
b1 +
b1 T
b1 G"
b101 #"
zt
b1001 5
b1001 u
b1 4
b1 w
b1 E"
b1 F"
b1 3
b1 ~
b1 D"
b1 y
b110 F
b110 >"
1!
#480000
0!
#485000
b1000100 A
b1000100 Z
b0 \
b110 #"
1B
b10111001 0
b10111001 `
b10111001 A"
1!
#490000
0!
#495000
1O
0N
b11111111 ?
b11111111 [
b1000100 A
b1000100 Z
1'
b111 :
b111 b
b111 7"
b1 (
b1 a
b1 <"
0;
b1110 @
b1110 Q
b1110 d
b1110 ;"
b1 $"
1)
b10111001 E
b10111001 %"
b1000100 I
b1000100 L
b1000100 ]
1!
#500000
0!
#505000
b0 *
b0 S
b0 H"
b0 +
b0 T
b0 G"
0O
b0 A
b0 Z
1N
b0 ?
b0 [
06
02
0/
0)
0B
b0 y
b0 3
b0 ~
b0 D"
b0 4
b0 w
b0 E"
b0 F"
b0 5
b0 u
0t
b0 $"
b0 #"
b11111111 K
b11111111 C"
1!
#510000
0!
#515000
b1 $"
12
b0 K
b0 C"
b0 0
b0 `
b0 A"
1!
#520000
0!
#525000
b10 $"
1!
#530000
0!
#535000
b11 $"
1/
1!
#540000
0!
#545000
b100 $"
b10111001 0
b10111001 `
b10111001 A"
1!
#550000
0!
#555000
b101 $"
1-
16
1!
#560000
0!
#565000
b111 H
b0 $"
b1 #"
0-
1!
#570000
0!
#575000
b101 #"
zt
b1110 5
b1110 u
b111 4
b111 w
b111 E"
b111 F"
b1 3
b1 ~
b1 D"
b1 y
0}
b111 F
b111 >"
1!
#580000
0!
#585000
1O
0N
b11111111 ?
b11111111 [
b1000100 A
b1000100 Z
b110 #"
1B
b10100001 0
b10100001 `
b10100001 A"
1!
#590000
0!
#595000
0O
b1000100 A
b1000100 Z
1N
b0 ?
b0 [
1;
1'
b111 :
b111 b
b111 7"
b1 (
b1 a
b1 <"
b0 @
b0 Q
b0 d
b0 ;"
b1 $"
b10100001 E
b10100001 %"
b11111111 K
b11111111 C"
1!
#600000
0!
#605000
b0 A
b0 Z
06
02
0/
0B
b0 y
b0 3
b0 ~
b0 D"
b0 4
b0 w
b0 E"
b0 F"
b0 5
b0 u
0t
b0 $"
b0 #"
b0 K
b0 C"
1!
#610000
0!
#615000
b1 $"
12
b0 0
b0 `
b0 A"
1!
#620000
0!
#625000
b10 $"
1!
#630000
0!
#635000
b11 $"
1/
1!
#640000
0!
#645000
b100 $"
b10100001 0
b10100001 `
b10100001 A"
1!
#650000
0!
#655000
b101 $"
1-
16
1!
#660000
0!
#665000
b1000 H
b0 $"
b1 #"
0-
1!
#670000
0!
#675000
b101 #"
zt
b111 4
b111 w
b111 E"
b111 F"
b1 3
b1 ~
b1 D"
b1 y
1}
b1000 F
b1000 >"
1!
#680000
0!
#685000
b1000100 A
b1000100 Z
b110 #"
1B
b10110001 0
b10110001 `
b10110001 A"
1!
#690000
0!
#695000
b1000100 A
b1000100 Z
1'
b111 :
b111 b
b111 7"
b1 (
b1 a
b1 <"
1;
b10 @
b10 Q
b10 d
b10 ;"
b1 $"
1)
b10110001 E
b10110001 %"
1!
#700000
0!
#705000
b0 A
b0 Z
06
02
0/
0)
0B
b0 y
b0 3
b0 ~
b0 D"
b0 4
b0 w
b0 E"
b0 F"
0t
b0 $"
b0 #"
1!
#710000
0!
#715000
b1 $"
12
b0 0
b0 `
b0 A"
1!
#720000
0!
#725000
b10 $"
1!
#730000
0!
#735000
b11 $"
1/
1!
#740000
0!
#745000
b100 $"
b10110001 0
b10110001 `
b10110001 A"
1!
#750000
0!
#755000
b101 $"
1-
16
1!
#760000
0!
#765000
b1001 H
b0 $"
b1 #"
0-
1!
#770000
0!
#775000
b101 #"
zt
b10 5
b10 u
b111 4
b111 w
b111 E"
b111 F"
b1 3
b1 ~
b1 D"
b1 y
b1001 F
b1001 >"
1!
#780000
0!
#785000
b1000100 A
b1000100 Z
b110 #"
1B
b10101001 0
b10101001 `
b10101001 A"
1!
#790000
0!
#795000
b1000100 A
b1000100 Z
1'
b111 :
b111 b
b111 7"
b1 (
b1 a
b1 <"
1;
b11 @
b11 Q
b11 d
b11 ;"
b1 $"
1)
b10101001 E
b10101001 %"
1!
#800000
0!
#805000
b0 A
b0 Z
06
02
0/
0)
0B
b0 y
b0 3
b0 ~
b0 D"
b0 4
b0 w
b0 E"
b0 F"
b0 5
b0 u
0t
b0 $"
b0 #"
1!
#810000
0!
#815000
b1 $"
12
b0 0
b0 `
b0 A"
1!
#820000
0!
#825000
b10 $"
1!
#830000
0!
#835000
b11 $"
1/
1!
#840000
0!
#845000
b100 $"
b10101001 0
b10101001 `
b10101001 A"
1!
#850000
0!
#855000
b101 $"
1-
16
1!
#860000
0!
#865000
b1010 H
b0 $"
b1 #"
0-
1!
#870000
0!
#875000
b101 #"
zt
b11 5
b11 u
b111 4
b111 w
b111 E"
b111 F"
b1 3
b1 ~
b1 D"
b1 y
b1010 F
b1010 >"
1!
#880000
0!
#885000
b1000100 A
b1000100 Z
b110 #"
1B
b1110 0
b1110 `
b1110 A"
1!
#890000
0!
#895000
08
b10 ^
17
b1000100 A
b1000100 Z
b10 8"
x&
1="
0'
b1 :
b1 b
b1 7"
b0 (
b0 a
b0 <"
1;
b11111 @
b11111 Q
b11111 d
b11111 ;"
b1 $"
1)
b1110 E
b1110 %"
1!
#900000
0!
#905000
b0 A
b0 Z
06
02
0/
0)
0B
b0 y
b0 3
b0 ~
b0 D"
b0 4
b0 w
b0 E"
b0 F"
b0 5
b0 u
0t
b0 $"
b0 #"
1!
#910000
0!
#915000
b1 $"
12
b0 0
b0 `
b0 A"
1!
#920000
0!
#925000
b10 $"
1!
#930000
0!
#935000
b11 $"
1/
1!
#940000
0!
#945000
b100 $"
b1110 0
b1110 `
b1110 A"
1!
#950000
0!
#955000
b101 $"
1-
16
1!
#960000
0!
#965000
b1011 H
b0 $"
b1 #"
0-
1!
#970000
0!
#975000
b10 #"
zt
b11111 5
b11111 u
b1 4
b1 w
b1 E"
b1 F"
b10 y
x""
0!"
b1011 F
b1011 >"
1!
#980000
0!
#985000
b1 $"
b1 0
b1 `
b1 A"
1!
#990000
0!
#995000
18
b1 ^
07
b1 8"
0="
b0 :
b0 b
b0 7"
0;
b10 $"
b1 E
b1 %"
1!
#1000000
0!
#1005000
b11 $"
1!
#1010000
0!
#1015000
b100 $"
1!
#1020000
0!
#1025000
b101 $"
1-
b1 C
b1 s
1!
#1030000
0!
#1035000
b0 $"
b110 #"
0-
b1100 H
1!
#1040000
0!
#1045000
b1100 F
b1100 >"
b1 $"
1)
1!
#1050000
0!
#1055000
0&
0""
06
02
0/
0)
b0 y
b0 4
b0 w
b0 E"
b0 F"
b0 5
b0 u
0t
b0 $"
b0 #"
b111110 0
b111110 `
b111110 A"
1!
#1060000
0!
#1065000
b1 $"
12
b0 0
b0 `
b0 A"
1!
#1070000
0!
#1075000
b10 $"
1!
#1080000
0!
#1085000
b11 $"
1/
1!
#1090000
0!
#1095000
b100 $"
b111110 0
b111110 `
b111110 A"
1!
#1100000
0!
#1105000
b101 $"
1-
16
1!
#1110000
0!
#1115000
08
b10 ^
17
b10 8"
x&
1="
1;
b111 :
b111 b
b111 7"
b0 $"
b1 #"
0-
b1101 H
b111110 E
b111110 %"
1!
#1120000
0!
#1125000
b1101 F
b1101 >"
b10 #"
zt
b11111 5
b11111 u
b111 4
b111 w
b111 E"
b111 F"
b10 y
x""
1!
#1130000
0!
#1135000
b1 $"
b101 0
b101 `
b101 A"
1!
#1140000
0!
#1145000
18
b1 ^
07
1'
b1001 @
b1001 Q
b1001 d
b1001 ;"
b1 8"
0="
b0 :
b0 b
b0 7"
1;
b101 E
b101 %"
b10 $"
1!
#1150000
0!
#1155000
b11 $"
1!
#1160000
0!
#1165000
b100 $"
1!
#1170000
0!
#1175000
b101 $"
1-
b101 C
b101 s
1!
#1180000
0!
#1185000
b1110 H
b0 $"
b110 #"
0-
1!
#1190000
0!
#1195000
b1 $"
1)
b1110 F
b1110 >"
1!
#1200000
0!
#1205000
0&
0""
06
02
0/
0)
b0 y
b0 4
b0 w
b0 E"
b0 F"
b0 5
b0 u
0t
b0 $"
b0 #"
b10010001 0
b10010001 `
b10010001 A"
1!
#1210000
0!
#1215000
b1 $"
12
b0 0
b0 `
b0 A"
1!
#1220000
0!
#1225000
b10 $"
1!
#1230000
0!
#1235000
b11 $"
1/
1!
#1240000
0!
#1245000
b100 $"
b10010001 0
b10010001 `
b10010001 A"
1!
#1250000
0!
#1255000
b101 $"
1-
16
1!
#1260000
0!
#1265000
b1 (
b1 a
b1 <"
b111 :
b111 b
b111 7"
1'
1;
b110 @
b110 Q
b110 d
b110 ;"
b1111 H
b10010001 E
b10010001 %"
b0 $"
b1 #"
0-
1!
#1270000
0!
#1275000
b101 #"
zt
b110 5
b110 u
b111 4
b111 w
b111 E"
b111 F"
b1 3
b1 ~
b1 D"
b1 y
1!"
b1111 F
b1111 >"
1!
#1280000
0!
#1285000
b1000100 A
b1000100 Z
b110 #"
1B
b1110110 0
b1110110 `
b1110110 A"
1!
#1290000
0!
#1295000
b1000100 A
b1000100 Z
1$
1:"
0'
b110 :
b110 b
b110 7"
b110 (
b110 a
b110 <"
1;
b11111 @
b11111 Q
b11111 d
b11111 ;"
b1 $"
1)
b1110110 E
b1110110 %"
1!
#1300000
0!
#1305000
b0 A
b0 Z
06
02
0/
0)
0B
b0 y
b0 3
b0 ~
b0 D"
b0 4
b0 w
b0 E"
b0 F"
b0 5
b0 u
x$
0t
b0 $"
b0 #"
1!
#1310000
0!
#1315000
b1 $"
12
b0 0
b0 `
b0 A"
1!
#1320000
0!
#1325000
b10 $"
1!
#1330000
0!
#1335000
b11 $"
1/
1!
#1340000
0!
#1345000
b100 $"
b1110110 0
b1110110 `
b1110110 A"
1!
#1350000
0!
#1355000
b101 $"
1-
16
1!
#1360000
0!
#1365000
b10000 H
b0 $"
b1 #"
0-
1!
#1370000
0!
#1375000
b110 #"
1$
zt
b11111 5
b11111 u
b110 4
b110 w
b110 E"
b110 F"
b110 3
b110 ~
b110 D"
b1 y
0!"
b10000 F
b10000 >"
1!
#1380000
0!
#1385000
b1 $"
1)
b0 0
b0 `
b0 A"
1!
#1390000
0!
#1395000
0:"
b0 :
b0 b
b0 7"
b0 (
b0 a
b0 <"
0;
06
02
0/
0)
b0 y
b0 3
b0 ~
b0 D"
b0 4
b0 w
b0 E"
b0 F"
b0 5
b0 u
0$
0t
b0 $"
b0 #"
b0 E
b0 %"
1!
#1400000
0!
#1405000
b1 $"
12
1!
#1410000
0!
#1415000
b10 $"
1!
#1420000
0!
#1425000
b11 $"
1/
1!
#1430000
0!
#1435000
b100 $"
1!
#1440000
0!
#1445000
b101 $"
1-
16
1!
#1450000
0!
#1455000
b0 $"
b1 #"
0-
b10001 H
1!
#1460000
0!
#1465000
b10001 F
b10001 >"
b110 #"
zt
b11111 5
b11111 u
b1 y
0}
1!
#1470000
0!
#1475000
b1 $"
1!
#1480000
0!
#1485000
06
02
0/
b0 y
b0 5
b0 u
0t
b0 $"
b0 #"
1!
#1490000
0!
#1495000
b1 $"
12
1!
#1500000
0!
#1505000
b10 $"
1!
#1510000
0!
#1515000
b11 $"
1/
1!
#1520000
0!
#1525000
b100 $"
1!
#1530000
0!
#1535000
b101 $"
1-
16
1!
#1540000
0!
#1545000
b10010 H
b0 $"
b1 #"
0-
1!
#1550000
0!
#1555000
b110 #"
zt
b11111 5
b11111 u
b1 y
b10010 F
b10010 >"
1!
#1560000
0!
#1565000
b1 $"
1!
#1570000
0!
#1575000
06
02
0/
b0 y
b0 5
b0 u
0t
b0 $"
b0 #"
1!
#1580000
0!
#1585000
b1 $"
12
1!
#1590000
0!
#1595000
b10 $"
1!
#1600000
0!
#1605000
b11 $"
1/
1!
#1610000
0!
#1615000
b100 $"
1!
#1620000
0!
#1625000
b101 $"
1-
16
1!
#1630000
0!
#1635000
b0 $"
b1 #"
0-
b10011 H
1!
#1640000
0!
#1645000
b10011 F
b10011 >"
b110 #"
zt
b11111 5
b11111 u
b1 y
1!
#1650000
0!
#1655000
b1 $"
1!
#1660000
0!
#1665000
06
02
0/
b0 y
b0 5
b0 u
0t
b0 $"
b0 #"
1!
#1670000
0!
#1675000
b1 $"
12
1!
#1680000
0!
#1685000
b10 $"
1!
#1690000
0!
#1695000
b11 $"
1/
1!
#1700000
0!
#1705000
b100 $"
1!
#1710000
0!
#1715000
b101 $"
1-
16
1!
#1720000
0!
#1725000
b10100 H
b0 $"
b1 #"
0-
1!
#1730000
0!
#1735000
b110 #"
zt
b11111 5
b11111 u
b1 y
b10100 F
b10100 >"
1!
#1740000
0!
#1745000
b1 $"
1!
#1750000
0!
#1755000
06
02
0/
b0 y
b0 5
b0 u
0t
b0 $"
b0 #"
1!
#1760000
0!
#1765000
b1 $"
12
1!
#1770000
0!
#1775000
b10 $"
1!
#1780000
0!
#1785000
b11 $"
1/
1!
#1790000
0!
#1795000
b100 $"
1!
#1800000
0!
#1805000
b101 $"
1-
16
1!
#1810000
0!
#1815000
b0 $"
b1 #"
0-
b10101 H
1!
#1820000
0!
#1825000
b10101 F
b10101 >"
b110 #"
zt
b11111 5
b11111 u
b1 y
1!
#1830000
0!
#1835000
b1 $"
1!
#1840000
0!
#1845000
06
02
0/
b0 y
b0 5
b0 u
0t
b0 $"
b0 #"
1!
#1850000
0!
#1855000
b1 $"
12
1!
#1860000
0!
#1865000
b10 $"
1!
#1870000
0!
#1875000
b11 $"
1/
1!
#1880000
0!
#1885000
b100 $"
1!
#1890000
0!
#1895000
b101 $"
1-
16
1!
#1900000
0!
#1905000
b10110 H
b0 $"
b1 #"
0-
1!
#1910000
0!
#1915000
b110 #"
zt
b11111 5
b11111 u
b1 y
b10110 F
b10110 >"
1!
#1920000
0!
#1925000
b1 $"
1!
#1930000
0!
#1935000
06
02
0/
b0 y
b0 5
b0 u
0t
b0 $"
b0 #"
1!
#1940000
0!
#1945000
b1 $"
12
1!
#1950000
0!
#1955000
b10 $"
1!
#1960000
0!
#1965000
b11 $"
1/
1!
#1970000
0!
#1975000
b100 $"
1!
#1980000
0!
#1985000
b101 $"
1-
16
1!
#1990000
0!
#1995000
b0 $"
b1 #"
0-
b10111 H
1!
#2000000
0!
#2005000
b10111 F
b10111 >"
b110 #"
zt
b11111 5
b11111 u
b1 y
1!
#2010000
0!
#2015000
b1 $"
1!
#2020000
0!
#2025000
06
02
0/
b0 y
b0 5
b0 u
0t
b0 $"
b0 #"
1!
#2030000
0!
