
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//grodvi_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004015d0 <.init>:
  4015d0:	stp	x29, x30, [sp, #-16]!
  4015d4:	mov	x29, sp
  4015d8:	bl	401a10 <sqrt@plt+0x60>
  4015dc:	ldp	x29, x30, [sp], #16
  4015e0:	ret

Disassembly of section .plt:

00000000004015f0 <_Znam@plt-0x20>:
  4015f0:	stp	x16, x30, [sp, #-16]!
  4015f4:	adrp	x16, 42c000 <_ZdlPvm@@Base+0x181ac>
  4015f8:	ldr	x17, [x16, #4088]
  4015fc:	add	x16, x16, #0xff8
  401600:	br	x17
  401604:	nop
  401608:	nop
  40160c:	nop

0000000000401610 <_Znam@plt>:
  401610:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401614:	ldr	x17, [x16]
  401618:	add	x16, x16, #0x0
  40161c:	br	x17

0000000000401620 <fputs@plt>:
  401620:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401624:	ldr	x17, [x16, #8]
  401628:	add	x16, x16, #0x8
  40162c:	br	x17

0000000000401630 <memcpy@plt>:
  401630:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401634:	ldr	x17, [x16, #16]
  401638:	add	x16, x16, #0x10
  40163c:	br	x17

0000000000401640 <ungetc@plt>:
  401640:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401644:	ldr	x17, [x16, #24]
  401648:	add	x16, x16, #0x18
  40164c:	br	x17

0000000000401650 <isalnum@plt>:
  401650:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401654:	ldr	x17, [x16, #32]
  401658:	add	x16, x16, #0x20
  40165c:	br	x17

0000000000401660 <strlen@plt>:
  401660:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401664:	ldr	x17, [x16, #40]
  401668:	add	x16, x16, #0x28
  40166c:	br	x17

0000000000401670 <fprintf@plt>:
  401670:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401674:	ldr	x17, [x16, #48]
  401678:	add	x16, x16, #0x30
  40167c:	br	x17

0000000000401680 <putc@plt>:
  401680:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401684:	ldr	x17, [x16, #56]
  401688:	add	x16, x16, #0x38
  40168c:	br	x17

0000000000401690 <islower@plt>:
  401690:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401694:	ldr	x17, [x16, #64]
  401698:	add	x16, x16, #0x40
  40169c:	br	x17

00000000004016a0 <fclose@plt>:
  4016a0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4016a4:	ldr	x17, [x16, #72]
  4016a8:	add	x16, x16, #0x48
  4016ac:	br	x17

00000000004016b0 <isspace@plt>:
  4016b0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4016b4:	ldr	x17, [x16, #80]
  4016b8:	add	x16, x16, #0x50
  4016bc:	br	x17

00000000004016c0 <strtol@plt>:
  4016c0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4016c4:	ldr	x17, [x16, #88]
  4016c8:	add	x16, x16, #0x58
  4016cc:	br	x17

00000000004016d0 <free@plt>:
  4016d0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4016d4:	ldr	x17, [x16, #96]
  4016d8:	add	x16, x16, #0x60
  4016dc:	br	x17

00000000004016e0 <strchr@plt>:
  4016e0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4016e4:	ldr	x17, [x16, #104]
  4016e8:	add	x16, x16, #0x68
  4016ec:	br	x17

00000000004016f0 <_exit@plt>:
  4016f0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4016f4:	ldr	x17, [x16, #112]
  4016f8:	add	x16, x16, #0x70
  4016fc:	br	x17

0000000000401700 <strcpy@plt>:
  401700:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401704:	ldr	x17, [x16, #120]
  401708:	add	x16, x16, #0x78
  40170c:	br	x17

0000000000401710 <strtok@plt>:
  401710:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401714:	ldr	x17, [x16, #128]
  401718:	add	x16, x16, #0x80
  40171c:	br	x17

0000000000401720 <sprintf@plt>:
  401720:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401724:	ldr	x17, [x16, #136]
  401728:	add	x16, x16, #0x88
  40172c:	br	x17

0000000000401730 <isxdigit@plt>:
  401730:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401734:	ldr	x17, [x16, #144]
  401738:	add	x16, x16, #0x90
  40173c:	br	x17

0000000000401740 <atan2@plt>:
  401740:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401744:	ldr	x17, [x16, #152]
  401748:	add	x16, x16, #0x98
  40174c:	br	x17

0000000000401750 <__libc_start_main@plt>:
  401750:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401754:	ldr	x17, [x16, #160]
  401758:	add	x16, x16, #0xa0
  40175c:	br	x17

0000000000401760 <isgraph@plt>:
  401760:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401764:	ldr	x17, [x16, #168]
  401768:	add	x16, x16, #0xa8
  40176c:	br	x17

0000000000401770 <setlocale@plt>:
  401770:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401774:	ldr	x17, [x16, #176]
  401778:	add	x16, x16, #0xb0
  40177c:	br	x17

0000000000401780 <getc@plt>:
  401780:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401784:	ldr	x17, [x16, #184]
  401788:	add	x16, x16, #0xb8
  40178c:	br	x17

0000000000401790 <strncmp@plt>:
  401790:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401794:	ldr	x17, [x16, #192]
  401798:	add	x16, x16, #0xc0
  40179c:	br	x17

00000000004017a0 <isprint@plt>:
  4017a0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4017a4:	ldr	x17, [x16, #200]
  4017a8:	add	x16, x16, #0xc8
  4017ac:	br	x17

00000000004017b0 <strncpy@plt>:
  4017b0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4017b4:	ldr	x17, [x16, #208]
  4017b8:	add	x16, x16, #0xd0
  4017bc:	br	x17

00000000004017c0 <isupper@plt>:
  4017c0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4017c4:	ldr	x17, [x16, #216]
  4017c8:	add	x16, x16, #0xd8
  4017cc:	br	x17

00000000004017d0 <fputc@plt>:
  4017d0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4017d4:	ldr	x17, [x16, #224]
  4017d8:	add	x16, x16, #0xe0
  4017dc:	br	x17

00000000004017e0 <__isoc99_sscanf@plt>:
  4017e0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4017e4:	ldr	x17, [x16, #232]
  4017e8:	add	x16, x16, #0xe8
  4017ec:	br	x17

00000000004017f0 <__cxa_atexit@plt>:
  4017f0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4017f4:	ldr	x17, [x16, #240]
  4017f8:	add	x16, x16, #0xf0
  4017fc:	br	x17

0000000000401800 <fflush@plt>:
  401800:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401804:	ldr	x17, [x16, #248]
  401808:	add	x16, x16, #0xf8
  40180c:	br	x17

0000000000401810 <isalpha@plt>:
  401810:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401814:	ldr	x17, [x16, #256]
  401818:	add	x16, x16, #0x100
  40181c:	br	x17

0000000000401820 <_ZdaPv@plt>:
  401820:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401824:	ldr	x17, [x16, #264]
  401828:	add	x16, x16, #0x108
  40182c:	br	x17

0000000000401830 <__errno_location@plt>:
  401830:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401834:	ldr	x17, [x16, #272]
  401838:	add	x16, x16, #0x110
  40183c:	br	x17

0000000000401840 <wcwidth@plt>:
  401840:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401844:	ldr	x17, [x16, #280]
  401848:	add	x16, x16, #0x118
  40184c:	br	x17

0000000000401850 <fopen@plt>:
  401850:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401854:	ldr	x17, [x16, #288]
  401858:	add	x16, x16, #0x120
  40185c:	br	x17

0000000000401860 <__cxa_throw_bad_array_new_length@plt>:
  401860:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401864:	ldr	x17, [x16, #296]
  401868:	add	x16, x16, #0x128
  40186c:	br	x17

0000000000401870 <strcmp@plt>:
  401870:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401874:	ldr	x17, [x16, #304]
  401878:	add	x16, x16, #0x130
  40187c:	br	x17

0000000000401880 <fgets@plt>:
  401880:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401884:	ldr	x17, [x16, #312]
  401888:	add	x16, x16, #0x138
  40188c:	br	x17

0000000000401890 <write@plt>:
  401890:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401894:	ldr	x17, [x16, #320]
  401898:	add	x16, x16, #0x140
  40189c:	br	x17

00000000004018a0 <malloc@plt>:
  4018a0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4018a4:	ldr	x17, [x16, #328]
  4018a8:	add	x16, x16, #0x148
  4018ac:	br	x17

00000000004018b0 <ispunct@plt>:
  4018b0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4018b4:	ldr	x17, [x16, #336]
  4018b8:	add	x16, x16, #0x150
  4018bc:	br	x17

00000000004018c0 <iscntrl@plt>:
  4018c0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4018c4:	ldr	x17, [x16, #344]
  4018c8:	add	x16, x16, #0x158
  4018cc:	br	x17

00000000004018d0 <abort@plt>:
  4018d0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4018d4:	ldr	x17, [x16, #352]
  4018d8:	add	x16, x16, #0x160
  4018dc:	br	x17

00000000004018e0 <getenv@plt>:
  4018e0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4018e4:	ldr	x17, [x16, #360]
  4018e8:	add	x16, x16, #0x168
  4018ec:	br	x17

00000000004018f0 <strcasecmp@plt>:
  4018f0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4018f4:	ldr	x17, [x16, #368]
  4018f8:	add	x16, x16, #0x170
  4018fc:	br	x17

0000000000401900 <__gxx_personality_v0@plt>:
  401900:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401904:	ldr	x17, [x16, #376]
  401908:	add	x16, x16, #0x178
  40190c:	br	x17

0000000000401910 <tan@plt>:
  401910:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401914:	ldr	x17, [x16, #384]
  401918:	add	x16, x16, #0x180
  40191c:	br	x17

0000000000401920 <exit@plt>:
  401920:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401924:	ldr	x17, [x16, #392]
  401928:	add	x16, x16, #0x188
  40192c:	br	x17

0000000000401930 <fwrite@plt>:
  401930:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401934:	ldr	x17, [x16, #400]
  401938:	add	x16, x16, #0x190
  40193c:	br	x17

0000000000401940 <_Unwind_Resume@plt>:
  401940:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401944:	ldr	x17, [x16, #408]
  401948:	add	x16, x16, #0x198
  40194c:	br	x17

0000000000401950 <ferror@plt>:
  401950:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401954:	ldr	x17, [x16, #416]
  401958:	add	x16, x16, #0x1a0
  40195c:	br	x17

0000000000401960 <__gmon_start__@plt>:
  401960:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401964:	ldr	x17, [x16, #424]
  401968:	add	x16, x16, #0x1a8
  40196c:	br	x17

0000000000401970 <__cxa_pure_virtual@plt>:
  401970:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401974:	ldr	x17, [x16, #432]
  401978:	add	x16, x16, #0x1b0
  40197c:	br	x17

0000000000401980 <setbuf@plt>:
  401980:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401984:	ldr	x17, [x16, #440]
  401988:	add	x16, x16, #0x1b8
  40198c:	br	x17

0000000000401990 <strcat@plt>:
  401990:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401994:	ldr	x17, [x16, #448]
  401998:	add	x16, x16, #0x1c0
  40199c:	br	x17

00000000004019a0 <printf@plt>:
  4019a0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4019a4:	ldr	x17, [x16, #456]
  4019a8:	add	x16, x16, #0x1c8
  4019ac:	br	x17

00000000004019b0 <sqrt@plt>:
  4019b0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4019b4:	ldr	x17, [x16, #464]
  4019b8:	add	x16, x16, #0x1d0
  4019bc:	br	x17

Disassembly of section .text:

00000000004019c0 <_Znwm@@Base-0x123d8>:
  4019c0:	mov	x29, #0x0                   	// #0
  4019c4:	mov	x30, #0x0                   	// #0
  4019c8:	mov	x5, x0
  4019cc:	ldr	x1, [sp]
  4019d0:	add	x2, sp, #0x8
  4019d4:	mov	x6, sp
  4019d8:	movz	x0, #0x0, lsl #48
  4019dc:	movk	x0, #0x0, lsl #32
  4019e0:	movk	x0, #0x40, lsl #16
  4019e4:	movk	x0, #0x48ec
  4019e8:	movz	x3, #0x0, lsl #48
  4019ec:	movk	x3, #0x0, lsl #32
  4019f0:	movk	x3, #0x41, lsl #16
  4019f4:	movk	x3, #0x58f0
  4019f8:	movz	x4, #0x0, lsl #48
  4019fc:	movk	x4, #0x0, lsl #32
  401a00:	movk	x4, #0x41, lsl #16
  401a04:	movk	x4, #0x5970
  401a08:	bl	401750 <__libc_start_main@plt>
  401a0c:	bl	4018d0 <abort@plt>
  401a10:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x181ac>
  401a14:	ldr	x0, [x0, #4064]
  401a18:	cbz	x0, 401a20 <sqrt@plt+0x70>
  401a1c:	b	401960 <__gmon_start__@plt>
  401a20:	ret
  401a24:	stp	x29, x30, [sp, #-32]!
  401a28:	mov	x29, sp
  401a2c:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401a30:	add	x0, x0, #0xec8
  401a34:	str	x0, [sp, #24]
  401a38:	ldr	x0, [sp, #24]
  401a3c:	str	x0, [sp, #24]
  401a40:	ldr	x1, [sp, #24]
  401a44:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401a48:	add	x0, x0, #0xec8
  401a4c:	cmp	x1, x0
  401a50:	b.eq	401a8c <sqrt@plt+0xdc>  // b.none
  401a54:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  401a58:	add	x0, x0, #0x990
  401a5c:	ldr	x0, [x0]
  401a60:	str	x0, [sp, #16]
  401a64:	ldr	x0, [sp, #16]
  401a68:	str	x0, [sp, #16]
  401a6c:	ldr	x0, [sp, #16]
  401a70:	cmp	x0, #0x0
  401a74:	b.eq	401a90 <sqrt@plt+0xe0>  // b.none
  401a78:	ldr	x1, [sp, #16]
  401a7c:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401a80:	add	x0, x0, #0xec8
  401a84:	blr	x1
  401a88:	b	401a90 <sqrt@plt+0xe0>
  401a8c:	nop
  401a90:	ldp	x29, x30, [sp], #32
  401a94:	ret
  401a98:	stp	x29, x30, [sp, #-48]!
  401a9c:	mov	x29, sp
  401aa0:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401aa4:	add	x0, x0, #0xec8
  401aa8:	str	x0, [sp, #40]
  401aac:	ldr	x0, [sp, #40]
  401ab0:	str	x0, [sp, #40]
  401ab4:	ldr	x1, [sp, #40]
  401ab8:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401abc:	add	x0, x0, #0xec8
  401ac0:	sub	x0, x1, x0
  401ac4:	asr	x0, x0, #3
  401ac8:	lsr	x1, x0, #63
  401acc:	add	x0, x1, x0
  401ad0:	asr	x0, x0, #1
  401ad4:	str	x0, [sp, #32]
  401ad8:	ldr	x0, [sp, #32]
  401adc:	cmp	x0, #0x0
  401ae0:	b.eq	401b20 <sqrt@plt+0x170>  // b.none
  401ae4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  401ae8:	add	x0, x0, #0x998
  401aec:	ldr	x0, [x0]
  401af0:	str	x0, [sp, #24]
  401af4:	ldr	x0, [sp, #24]
  401af8:	str	x0, [sp, #24]
  401afc:	ldr	x0, [sp, #24]
  401b00:	cmp	x0, #0x0
  401b04:	b.eq	401b24 <sqrt@plt+0x174>  // b.none
  401b08:	ldr	x2, [sp, #24]
  401b0c:	ldr	x1, [sp, #32]
  401b10:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401b14:	add	x0, x0, #0xec8
  401b18:	blr	x2
  401b1c:	b	401b24 <sqrt@plt+0x174>
  401b20:	nop
  401b24:	ldp	x29, x30, [sp], #48
  401b28:	ret
  401b2c:	stp	x29, x30, [sp, #-16]!
  401b30:	mov	x29, sp
  401b34:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401b38:	add	x0, x0, #0xee0
  401b3c:	ldrb	w0, [x0]
  401b40:	and	x0, x0, #0xff
  401b44:	cmp	x0, #0x0
  401b48:	b.ne	401b64 <sqrt@plt+0x1b4>  // b.any
  401b4c:	bl	401a24 <sqrt@plt+0x74>
  401b50:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401b54:	add	x0, x0, #0xee0
  401b58:	mov	w1, #0x1                   	// #1
  401b5c:	strb	w1, [x0]
  401b60:	b	401b68 <sqrt@plt+0x1b8>
  401b64:	nop
  401b68:	ldp	x29, x30, [sp], #16
  401b6c:	ret
  401b70:	stp	x29, x30, [sp, #-16]!
  401b74:	mov	x29, sp
  401b78:	bl	401a98 <sqrt@plt+0xe8>
  401b7c:	nop
  401b80:	ldp	x29, x30, [sp], #16
  401b84:	ret
  401b88:	stp	x29, x30, [sp, #-64]!
  401b8c:	mov	x29, sp
  401b90:	stp	x19, x20, [sp, #16]
  401b94:	str	x0, [sp, #40]
  401b98:	mov	x0, #0x70                  	// #112
  401b9c:	bl	413d98 <_Znwm@@Base>
  401ba0:	mov	x19, x0
  401ba4:	ldr	x1, [sp, #40]
  401ba8:	mov	x0, x19
  401bac:	bl	401c28 <sqrt@plt+0x278>
  401bb0:	str	x19, [sp, #56]
  401bb4:	ldr	x0, [sp, #56]
  401bb8:	mov	w2, #0x0                   	// #0
  401bbc:	mov	x1, #0x0                   	// #0
  401bc0:	bl	40dc30 <sqrt@plt+0xc280>
  401bc4:	cmp	w0, #0x0
  401bc8:	cset	w0, eq  // eq = none
  401bcc:	and	w0, w0, #0xff
  401bd0:	cmp	w0, #0x0
  401bd4:	b.eq	401bfc <sqrt@plt+0x24c>  // b.none
  401bd8:	ldr	x0, [sp, #56]
  401bdc:	cmp	x0, #0x0
  401be0:	b.eq	401bf4 <sqrt@plt+0x244>  // b.none
  401be4:	ldr	x1, [x0]
  401be8:	add	x1, x1, #0x8
  401bec:	ldr	x1, [x1]
  401bf0:	blr	x1
  401bf4:	mov	x0, #0x0                   	// #0
  401bf8:	b	401c1c <sqrt@plt+0x26c>
  401bfc:	ldr	x0, [sp, #56]
  401c00:	b	401c1c <sqrt@plt+0x26c>
  401c04:	mov	x20, x0
  401c08:	mov	x1, #0x70                  	// #112
  401c0c:	mov	x0, x19
  401c10:	bl	413e54 <_ZdlPvm@@Base>
  401c14:	mov	x0, x20
  401c18:	bl	401940 <_Unwind_Resume@plt>
  401c1c:	ldp	x19, x20, [sp, #16]
  401c20:	ldp	x29, x30, [sp], #64
  401c24:	ret
  401c28:	stp	x29, x30, [sp, #-32]!
  401c2c:	mov	x29, sp
  401c30:	str	x0, [sp, #24]
  401c34:	str	x1, [sp, #16]
  401c38:	ldr	x0, [sp, #24]
  401c3c:	ldr	x1, [sp, #16]
  401c40:	bl	40b930 <sqrt@plt+0x9f80>
  401c44:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  401c48:	add	x1, x0, #0xfb0
  401c4c:	ldr	x0, [sp, #24]
  401c50:	str	x1, [x0]
  401c54:	ldr	x0, [sp, #24]
  401c58:	str	wzr, [x0, #104]
  401c5c:	ldr	x0, [sp, #24]
  401c60:	str	wzr, [x0, #108]
  401c64:	nop
  401c68:	ldp	x29, x30, [sp], #32
  401c6c:	ret
  401c70:	stp	x29, x30, [sp, #-32]!
  401c74:	mov	x29, sp
  401c78:	str	x0, [sp, #24]
  401c7c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  401c80:	add	x1, x0, #0xfb0
  401c84:	ldr	x0, [sp, #24]
  401c88:	str	x1, [x0]
  401c8c:	ldr	x0, [sp, #24]
  401c90:	bl	40b9f0 <sqrt@plt+0xa040>
  401c94:	nop
  401c98:	ldp	x29, x30, [sp], #32
  401c9c:	ret
  401ca0:	stp	x29, x30, [sp, #-32]!
  401ca4:	mov	x29, sp
  401ca8:	str	x0, [sp, #24]
  401cac:	ldr	x0, [sp, #24]
  401cb0:	bl	401c70 <sqrt@plt+0x2c0>
  401cb4:	mov	x1, #0x70                  	// #112
  401cb8:	ldr	x0, [sp, #24]
  401cbc:	bl	413e54 <_ZdlPvm@@Base>
  401cc0:	ldp	x29, x30, [sp], #32
  401cc4:	ret
  401cc8:	stp	x29, x30, [sp, #-80]!
  401ccc:	mov	x29, sp
  401cd0:	str	x0, [sp, #56]
  401cd4:	str	x1, [sp, #48]
  401cd8:	str	x2, [sp, #40]
  401cdc:	str	x3, [sp, #32]
  401ce0:	str	w4, [sp, #28]
  401ce4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  401ce8:	add	x1, x0, #0x9a8
  401cec:	ldr	x0, [sp, #48]
  401cf0:	bl	401870 <strcmp@plt>
  401cf4:	cmp	w0, #0x0
  401cf8:	b.ne	401da4 <sqrt@plt+0x3f4>  // b.any
  401cfc:	ldr	x0, [sp, #40]
  401d00:	cmp	x0, #0x0
  401d04:	b.ne	401d34 <sqrt@plt+0x384>  // b.any
  401d08:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  401d0c:	add	x5, x0, #0xa80
  401d10:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  401d14:	add	x4, x0, #0xa80
  401d18:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  401d1c:	add	x3, x0, #0xa80
  401d20:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  401d24:	add	x2, x0, #0x9b8
  401d28:	ldr	w1, [sp, #28]
  401d2c:	ldr	x0, [sp, #32]
  401d30:	bl	40b2c0 <sqrt@plt+0x9910>
  401d34:	add	x0, sp, #0x48
  401d38:	mov	w2, #0xa                   	// #10
  401d3c:	mov	x1, x0
  401d40:	ldr	x0, [sp, #40]
  401d44:	bl	4016c0 <strtol@plt>
  401d48:	mov	w1, w0
  401d4c:	ldr	x0, [sp, #56]
  401d50:	str	w1, [x0, #104]
  401d54:	ldr	x0, [sp, #56]
  401d58:	ldr	w0, [x0, #104]
  401d5c:	cmp	w0, #0x0
  401d60:	b.ne	401e60 <sqrt@plt+0x4b0>  // b.any
  401d64:	ldr	x0, [sp, #72]
  401d68:	ldr	x1, [sp, #40]
  401d6c:	cmp	x1, x0
  401d70:	b.ne	401e60 <sqrt@plt+0x4b0>  // b.any
  401d74:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  401d78:	add	x5, x0, #0xa80
  401d7c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  401d80:	add	x4, x0, #0xa80
  401d84:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  401d88:	add	x3, x0, #0xa80
  401d8c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  401d90:	add	x2, x0, #0x9e0
  401d94:	ldr	w1, [sp, #28]
  401d98:	ldr	x0, [sp, #32]
  401d9c:	bl	40b2c0 <sqrt@plt+0x9910>
  401da0:	b	401e60 <sqrt@plt+0x4b0>
  401da4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  401da8:	add	x1, x0, #0x9f0
  401dac:	ldr	x0, [sp, #48]
  401db0:	bl	401870 <strcmp@plt>
  401db4:	cmp	w0, #0x0
  401db8:	b.ne	401e60 <sqrt@plt+0x4b0>  // b.any
  401dbc:	ldr	x0, [sp, #40]
  401dc0:	cmp	x0, #0x0
  401dc4:	b.ne	401df4 <sqrt@plt+0x444>  // b.any
  401dc8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  401dcc:	add	x5, x0, #0xa80
  401dd0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  401dd4:	add	x4, x0, #0xa80
  401dd8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  401ddc:	add	x3, x0, #0xa80
  401de0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  401de4:	add	x2, x0, #0xa00
  401de8:	ldr	w1, [sp, #28]
  401dec:	ldr	x0, [sp, #32]
  401df0:	bl	40b2c0 <sqrt@plt+0x9910>
  401df4:	add	x0, sp, #0x48
  401df8:	mov	w2, #0xa                   	// #10
  401dfc:	mov	x1, x0
  401e00:	ldr	x0, [sp, #40]
  401e04:	bl	4016c0 <strtol@plt>
  401e08:	mov	w1, w0
  401e0c:	ldr	x0, [sp, #56]
  401e10:	str	w1, [x0, #108]
  401e14:	ldr	x0, [sp, #56]
  401e18:	ldr	w0, [x0, #108]
  401e1c:	cmp	w0, #0x0
  401e20:	b.ne	401e60 <sqrt@plt+0x4b0>  // b.any
  401e24:	ldr	x0, [sp, #72]
  401e28:	ldr	x1, [sp, #40]
  401e2c:	cmp	x1, x0
  401e30:	b.ne	401e60 <sqrt@plt+0x4b0>  // b.any
  401e34:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  401e38:	add	x5, x0, #0xa80
  401e3c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  401e40:	add	x4, x0, #0xa80
  401e44:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  401e48:	add	x3, x0, #0xa80
  401e4c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  401e50:	add	x2, x0, #0xa30
  401e54:	ldr	w1, [sp, #28]
  401e58:	ldr	x0, [sp, #32]
  401e5c:	bl	40b2c0 <sqrt@plt+0x9910>
  401e60:	nop
  401e64:	ldp	x29, x30, [sp], #80
  401e68:	ret
  401e6c:	stp	x29, x30, [sp, #-96]!
  401e70:	mov	x29, sp
  401e74:	stp	x19, x20, [sp, #16]
  401e78:	str	x0, [sp, #40]
  401e7c:	ldr	x0, [sp, #40]
  401e80:	bl	40837c <sqrt@plt+0x69cc>
  401e84:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  401e88:	add	x1, x0, #0xf38
  401e8c:	ldr	x0, [sp, #40]
  401e90:	str	x1, [x0]
  401e94:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401e98:	add	x0, x0, #0xed0
  401e9c:	ldr	x1, [x0]
  401ea0:	ldr	x0, [sp, #40]
  401ea4:	str	x1, [x0, #56]
  401ea8:	ldr	x0, [sp, #40]
  401eac:	str	wzr, [x0, #68]
  401eb0:	ldr	x0, [sp, #40]
  401eb4:	mov	w1, #0xffffffff            	// #-1
  401eb8:	str	w1, [x0, #72]
  401ebc:	ldr	x0, [sp, #40]
  401ec0:	str	wzr, [x0, #76]
  401ec4:	ldr	x0, [sp, #40]
  401ec8:	str	wzr, [x0, #92]
  401ecc:	ldr	x0, [sp, #40]
  401ed0:	str	wzr, [x0, #96]
  401ed4:	ldr	x0, [sp, #40]
  401ed8:	add	x0, x0, #0x68
  401edc:	mov	x19, #0xff                  	// #255
  401ee0:	mov	x20, x0
  401ee4:	cmp	x19, #0x0
  401ee8:	b.lt	401f00 <sqrt@plt+0x550>  // b.tstop
  401eec:	mov	x0, x20
  401ef0:	bl	404da8 <sqrt@plt+0x33f8>
  401ef4:	add	x20, x20, #0x10
  401ef8:	sub	x19, x19, #0x1
  401efc:	b	401ee4 <sqrt@plt+0x534>
  401f00:	ldr	x0, [sp, #40]
  401f04:	str	xzr, [x0, #4200]
  401f08:	ldr	x0, [sp, #40]
  401f0c:	mov	w1, #0xffffffff            	// #-1
  401f10:	str	w1, [x0, #4208]
  401f14:	ldr	x1, [sp, #40]
  401f18:	mov	x0, #0x1078                	// #4216
  401f1c:	add	x2, x1, x0
  401f20:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  401f24:	add	x0, x0, #0xfe0
  401f28:	ldr	x1, [x0]
  401f2c:	mov	x0, x2
  401f30:	bl	404d58 <sqrt@plt+0x33a8>
  401f34:	ldr	x0, [sp, #40]
  401f38:	str	wzr, [x0, #4256]
  401f3c:	ldr	x0, [sp, #40]
  401f40:	mov	w1, #0xffffffff            	// #-1
  401f44:	str	w1, [x0, #4272]
  401f48:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  401f4c:	add	x0, x0, #0xaa0
  401f50:	ldr	w1, [x0]
  401f54:	mov	w0, #0xe1d8                	// #57816
  401f58:	cmp	w1, w0
  401f5c:	b.eq	401f8c <sqrt@plt+0x5dc>  // b.none
  401f60:	add	x0, sp, #0x30
  401f64:	mov	w1, #0xe1d8                	// #57816
  401f68:	bl	40aa40 <sqrt@plt+0x9090>
  401f6c:	add	x1, sp, #0x30
  401f70:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  401f74:	add	x3, x0, #0xa80
  401f78:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  401f7c:	add	x2, x0, #0xa80
  401f80:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  401f84:	add	x0, x0, #0xa40
  401f88:	bl	40b1e4 <sqrt@plt+0x9834>
  401f8c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  401f90:	add	x0, x0, #0xaa4
  401f94:	ldr	w0, [x0]
  401f98:	cmp	w0, #0x20, lsl #12
  401f9c:	b.eq	401fcc <sqrt@plt+0x61c>  // b.none
  401fa0:	add	x0, sp, #0x40
  401fa4:	mov	w1, #0x20000               	// #131072
  401fa8:	bl	40aa40 <sqrt@plt+0x9090>
  401fac:	add	x1, sp, #0x40
  401fb0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  401fb4:	add	x3, x0, #0xa80
  401fb8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  401fbc:	add	x2, x0, #0xa80
  401fc0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  401fc4:	add	x0, x0, #0xa58
  401fc8:	bl	40b1e4 <sqrt@plt+0x9834>
  401fcc:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  401fd0:	add	x0, x0, #0x298
  401fd4:	ldr	w0, [x0]
  401fd8:	cmp	w0, #0x1
  401fdc:	b.eq	402004 <sqrt@plt+0x654>  // b.none
  401fe0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  401fe4:	add	x3, x0, #0xa80
  401fe8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  401fec:	add	x2, x0, #0xa80
  401ff0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  401ff4:	add	x1, x0, #0xa80
  401ff8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  401ffc:	add	x0, x0, #0xa70
  402000:	bl	40b1e4 <sqrt@plt+0x9834>
  402004:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  402008:	add	x0, x0, #0x29c
  40200c:	ldr	w0, [x0]
  402010:	cmp	w0, #0x1
  402014:	b.eq	40203c <sqrt@plt+0x68c>  // b.none
  402018:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40201c:	add	x3, x0, #0xa80
  402020:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  402024:	add	x2, x0, #0xa80
  402028:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40202c:	add	x1, x0, #0xa80
  402030:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  402034:	add	x0, x0, #0xa88
  402038:	bl	40b1e4 <sqrt@plt+0x9834>
  40203c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  402040:	add	x0, x0, #0x2a0
  402044:	ldr	w0, [x0]
  402048:	cmp	w0, #0x64
  40204c:	b.eq	40207c <sqrt@plt+0x6cc>  // b.none
  402050:	add	x0, sp, #0x50
  402054:	mov	w1, #0x64                  	// #100
  402058:	bl	40aa40 <sqrt@plt+0x9090>
  40205c:	add	x1, sp, #0x50
  402060:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  402064:	add	x3, x0, #0xa80
  402068:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40206c:	add	x2, x0, #0xa80
  402070:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  402074:	add	x0, x0, #0xaa0
  402078:	bl	40b1e4 <sqrt@plt+0x9834>
  40207c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  402080:	add	x0, x0, #0xaa0
  402084:	ldr	w0, [x0]
  402088:	mov	w1, #0x4dd3                	// #19923
  40208c:	movk	w1, #0x1062, lsl #16
  402090:	smull	x1, w0, w1
  402094:	lsr	x1, x1, #32
  402098:	asr	w1, w1, #6
  40209c:	asr	w0, w0, #31
  4020a0:	sub	w1, w1, w0
  4020a4:	ldr	x0, [sp, #40]
  4020a8:	str	w1, [x0, #64]
  4020ac:	ldr	x0, [sp, #40]
  4020b0:	bl	402fd4 <sqrt@plt+0x1624>
  4020b4:	b	4020dc <sqrt@plt+0x72c>
  4020b8:	mov	x19, x0
  4020bc:	ldr	x1, [sp, #40]
  4020c0:	mov	x0, #0x1078                	// #4216
  4020c4:	add	x0, x1, x0
  4020c8:	bl	408fac <sqrt@plt+0x75fc>
  4020cc:	ldr	x0, [sp, #40]
  4020d0:	bl	4083b8 <sqrt@plt+0x6a08>
  4020d4:	mov	x0, x19
  4020d8:	bl	401940 <_Unwind_Resume@plt>
  4020dc:	ldp	x19, x20, [sp, #16]
  4020e0:	ldp	x29, x30, [sp], #96
  4020e4:	ret
  4020e8:	stp	x29, x30, [sp, #-32]!
  4020ec:	mov	x29, sp
  4020f0:	str	x0, [sp, #24]
  4020f4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  4020f8:	add	x1, x0, #0xf38
  4020fc:	ldr	x0, [sp, #24]
  402100:	str	x1, [x0]
  402104:	ldr	x0, [sp, #24]
  402108:	bl	403044 <sqrt@plt+0x1694>
  40210c:	ldr	x1, [sp, #24]
  402110:	mov	x0, #0x1078                	// #4216
  402114:	add	x0, x1, x0
  402118:	bl	408fac <sqrt@plt+0x75fc>
  40211c:	ldr	x0, [sp, #24]
  402120:	bl	4083b8 <sqrt@plt+0x6a08>
  402124:	nop
  402128:	ldp	x29, x30, [sp], #32
  40212c:	ret
  402130:	stp	x29, x30, [sp, #-32]!
  402134:	mov	x29, sp
  402138:	str	x0, [sp, #24]
  40213c:	ldr	x0, [sp, #24]
  402140:	bl	4020e8 <sqrt@plt+0x738>
  402144:	mov	x1, #0x10b8                	// #4280
  402148:	ldr	x0, [sp, #24]
  40214c:	bl	413e54 <_ZdlPvm@@Base>
  402150:	ldp	x29, x30, [sp], #32
  402154:	ret
  402158:	stp	x29, x30, [sp, #-32]!
  40215c:	mov	x29, sp
  402160:	str	x0, [sp, #24]
  402164:	ldr	x0, [sp, #24]
  402168:	bl	401e6c <sqrt@plt+0x4bc>
  40216c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  402170:	add	x1, x0, #0xec0
  402174:	ldr	x0, [sp, #24]
  402178:	str	x1, [x0]
  40217c:	ldr	x0, [sp, #24]
  402180:	mov	w1, #0xffffffff            	// #-1
  402184:	str	w1, [x0, #4276]
  402188:	nop
  40218c:	ldp	x29, x30, [sp], #32
  402190:	ret
  402194:	stp	x29, x30, [sp, #-32]!
  402198:	mov	x29, sp
  40219c:	str	x0, [sp, #24]
  4021a0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  4021a4:	add	x1, x0, #0xec0
  4021a8:	ldr	x0, [sp, #24]
  4021ac:	str	x1, [x0]
  4021b0:	ldr	x0, [sp, #24]
  4021b4:	bl	4020e8 <sqrt@plt+0x738>
  4021b8:	nop
  4021bc:	ldp	x29, x30, [sp], #32
  4021c0:	ret
  4021c4:	stp	x29, x30, [sp, #-32]!
  4021c8:	mov	x29, sp
  4021cc:	str	x0, [sp, #24]
  4021d0:	ldr	x0, [sp, #24]
  4021d4:	bl	402194 <sqrt@plt+0x7e4>
  4021d8:	mov	x1, #0x10b8                	// #4280
  4021dc:	ldr	x0, [sp, #24]
  4021e0:	bl	413e54 <_ZdlPvm@@Base>
  4021e4:	ldp	x29, x30, [sp], #32
  4021e8:	ret
  4021ec:	stp	x29, x30, [sp, #-32]!
  4021f0:	mov	x29, sp
  4021f4:	str	x0, [sp, #24]
  4021f8:	str	w1, [sp, #20]
  4021fc:	ldr	x0, [sp, #24]
  402200:	ldr	w0, [x0, #68]
  402204:	add	w1, w0, #0x1
  402208:	ldr	x0, [sp, #24]
  40220c:	str	w1, [x0, #68]
  402210:	ldr	w0, [sp, #20]
  402214:	and	w2, w0, #0xff
  402218:	ldr	x0, [sp, #24]
  40221c:	ldr	x0, [x0, #56]
  402220:	mov	x1, x0
  402224:	mov	w0, w2
  402228:	bl	401680 <putc@plt>
  40222c:	nop
  402230:	ldp	x29, x30, [sp], #32
  402234:	ret
  402238:	stp	x29, x30, [sp, #-32]!
  40223c:	mov	x29, sp
  402240:	str	x0, [sp, #24]
  402244:	str	w1, [sp, #20]
  402248:	ldr	x0, [sp, #24]
  40224c:	ldr	w0, [x0, #68]
  402250:	add	w1, w0, #0x2
  402254:	ldr	x0, [sp, #24]
  402258:	str	w1, [x0, #68]
  40225c:	ldr	w0, [sp, #20]
  402260:	asr	w0, w0, #8
  402264:	and	w2, w0, #0xff
  402268:	ldr	x0, [sp, #24]
  40226c:	ldr	x0, [x0, #56]
  402270:	mov	x1, x0
  402274:	mov	w0, w2
  402278:	bl	401680 <putc@plt>
  40227c:	ldr	w0, [sp, #20]
  402280:	and	w2, w0, #0xff
  402284:	ldr	x0, [sp, #24]
  402288:	ldr	x0, [x0, #56]
  40228c:	mov	x1, x0
  402290:	mov	w0, w2
  402294:	bl	401680 <putc@plt>
  402298:	nop
  40229c:	ldp	x29, x30, [sp], #32
  4022a0:	ret
  4022a4:	stp	x29, x30, [sp, #-32]!
  4022a8:	mov	x29, sp
  4022ac:	str	x0, [sp, #24]
  4022b0:	str	w1, [sp, #20]
  4022b4:	ldr	x0, [sp, #24]
  4022b8:	ldr	w0, [x0, #68]
  4022bc:	add	w1, w0, #0x3
  4022c0:	ldr	x0, [sp, #24]
  4022c4:	str	w1, [x0, #68]
  4022c8:	ldr	w0, [sp, #20]
  4022cc:	asr	w0, w0, #16
  4022d0:	and	w2, w0, #0xff
  4022d4:	ldr	x0, [sp, #24]
  4022d8:	ldr	x0, [x0, #56]
  4022dc:	mov	x1, x0
  4022e0:	mov	w0, w2
  4022e4:	bl	401680 <putc@plt>
  4022e8:	ldr	w0, [sp, #20]
  4022ec:	asr	w0, w0, #8
  4022f0:	and	w2, w0, #0xff
  4022f4:	ldr	x0, [sp, #24]
  4022f8:	ldr	x0, [x0, #56]
  4022fc:	mov	x1, x0
  402300:	mov	w0, w2
  402304:	bl	401680 <putc@plt>
  402308:	ldr	w0, [sp, #20]
  40230c:	and	w2, w0, #0xff
  402310:	ldr	x0, [sp, #24]
  402314:	ldr	x0, [x0, #56]
  402318:	mov	x1, x0
  40231c:	mov	w0, w2
  402320:	bl	401680 <putc@plt>
  402324:	nop
  402328:	ldp	x29, x30, [sp], #32
  40232c:	ret
  402330:	stp	x29, x30, [sp, #-32]!
  402334:	mov	x29, sp
  402338:	str	x0, [sp, #24]
  40233c:	str	w1, [sp, #20]
  402340:	ldr	x0, [sp, #24]
  402344:	ldr	w0, [x0, #68]
  402348:	add	w1, w0, #0x4
  40234c:	ldr	x0, [sp, #24]
  402350:	str	w1, [x0, #68]
  402354:	ldr	w0, [sp, #20]
  402358:	lsr	w0, w0, #24
  40235c:	mov	w2, w0
  402360:	ldr	x0, [sp, #24]
  402364:	ldr	x0, [x0, #56]
  402368:	mov	x1, x0
  40236c:	mov	w0, w2
  402370:	bl	401680 <putc@plt>
  402374:	ldr	w0, [sp, #20]
  402378:	asr	w0, w0, #16
  40237c:	and	w2, w0, #0xff
  402380:	ldr	x0, [sp, #24]
  402384:	ldr	x0, [x0, #56]
  402388:	mov	x1, x0
  40238c:	mov	w0, w2
  402390:	bl	401680 <putc@plt>
  402394:	ldr	w0, [sp, #20]
  402398:	asr	w0, w0, #8
  40239c:	and	w2, w0, #0xff
  4023a0:	ldr	x0, [sp, #24]
  4023a4:	ldr	x0, [x0, #56]
  4023a8:	mov	x1, x0
  4023ac:	mov	w0, w2
  4023b0:	bl	401680 <putc@plt>
  4023b4:	ldr	w0, [sp, #20]
  4023b8:	and	w2, w0, #0xff
  4023bc:	ldr	x0, [sp, #24]
  4023c0:	ldr	x0, [x0, #56]
  4023c4:	mov	x1, x0
  4023c8:	mov	w0, w2
  4023cc:	bl	401680 <putc@plt>
  4023d0:	nop
  4023d4:	ldp	x29, x30, [sp], #32
  4023d8:	ret
  4023dc:	stp	x29, x30, [sp, #-32]!
  4023e0:	mov	x29, sp
  4023e4:	str	x0, [sp, #24]
  4023e8:	str	x1, [sp, #16]
  4023ec:	ldr	x0, [sp, #16]
  4023f0:	bl	401660 <strlen@plt>
  4023f4:	mov	w1, w0
  4023f8:	ldr	x0, [sp, #24]
  4023fc:	bl	4021ec <sqrt@plt+0x83c>
  402400:	ldr	x0, [sp, #16]
  402404:	ldrb	w0, [x0]
  402408:	cmp	w0, #0x0
  40240c:	b.eq	402430 <sqrt@plt+0xa80>  // b.none
  402410:	ldr	x0, [sp, #16]
  402414:	add	x1, x0, #0x1
  402418:	str	x1, [sp, #16]
  40241c:	ldrb	w0, [x0]
  402420:	mov	w1, w0
  402424:	ldr	x0, [sp, #24]
  402428:	bl	4021ec <sqrt@plt+0x83c>
  40242c:	b	402400 <sqrt@plt+0xa50>
  402430:	nop
  402434:	ldp	x29, x30, [sp], #32
  402438:	ret
  40243c:	stp	x29, x30, [sp, #-32]!
  402440:	mov	x29, sp
  402444:	str	x0, [sp, #24]
  402448:	ldr	x0, [sp, #24]
  40244c:	ldr	w0, [x0, #4256]
  402450:	cmp	w0, #0x0
  402454:	b.eq	40248c <sqrt@plt+0xadc>  // b.none
  402458:	mov	w1, #0x8e                  	// #142
  40245c:	ldr	x0, [sp, #24]
  402460:	bl	4021ec <sqrt@plt+0x83c>
  402464:	ldr	x0, [sp, #24]
  402468:	str	wzr, [x0, #4256]
  40246c:	ldr	x0, [sp, #24]
  402470:	ldr	w1, [x0, #4260]
  402474:	ldr	x0, [sp, #24]
  402478:	str	w1, [x0, #80]
  40247c:	ldr	x0, [sp, #24]
  402480:	ldr	w1, [x0, #4264]
  402484:	ldr	x0, [sp, #24]
  402488:	str	w1, [x0, #84]
  40248c:	nop
  402490:	ldp	x29, x30, [sp], #32
  402494:	ret
  402498:	stp	x29, x30, [sp, #-32]!
  40249c:	mov	x29, sp
  4024a0:	str	x0, [sp, #24]
  4024a4:	ldr	x0, [sp, #24]
  4024a8:	ldr	w0, [x0, #4256]
  4024ac:	cmp	w0, #0x0
  4024b0:	b.ne	4024fc <sqrt@plt+0xb4c>  // b.any
  4024b4:	ldr	x0, [sp, #24]
  4024b8:	mov	w1, #0x1                   	// #1
  4024bc:	str	w1, [x0, #4256]
  4024c0:	ldr	x0, [sp, #24]
  4024c4:	ldr	w1, [x0, #4256]
  4024c8:	ldr	x0, [sp, #24]
  4024cc:	str	w1, [x0, #4268]
  4024d0:	ldr	x0, [sp, #24]
  4024d4:	ldr	w1, [x0, #80]
  4024d8:	ldr	x0, [sp, #24]
  4024dc:	str	w1, [x0, #4260]
  4024e0:	ldr	x0, [sp, #24]
  4024e4:	ldr	w1, [x0, #84]
  4024e8:	ldr	x0, [sp, #24]
  4024ec:	str	w1, [x0, #4264]
  4024f0:	mov	w1, #0x8d                  	// #141
  4024f4:	ldr	x0, [sp, #24]
  4024f8:	bl	4021ec <sqrt@plt+0x83c>
  4024fc:	nop
  402500:	ldp	x29, x30, [sp], #32
  402504:	ret
  402508:	stp	x29, x30, [sp, #-64]!
  40250c:	mov	x29, sp
  402510:	str	w0, [sp, #28]
  402514:	str	w1, [sp, #24]
  402518:	ldr	w0, [sp, #24]
  40251c:	lsl	w0, w0, #4
  402520:	str	w0, [sp, #52]
  402524:	mov	w0, #0x10                  	// #16
  402528:	str	w0, [sp, #56]
  40252c:	ldr	w1, [sp, #24]
  402530:	mov	w0, #0x7fffff              	// #8388607
  402534:	cmp	w1, w0
  402538:	b.le	402568 <sqrt@plt+0xbb8>
  40253c:	ldr	w0, [sp, #24]
  402540:	lsr	w1, w0, #31
  402544:	add	w0, w1, w0
  402548:	asr	w0, w0, #1
  40254c:	str	w0, [sp, #24]
  402550:	ldr	w0, [sp, #56]
  402554:	lsr	w1, w0, #31
  402558:	add	w0, w1, w0
  40255c:	asr	w0, w0, #1
  402560:	str	w0, [sp, #56]
  402564:	b	40252c <sqrt@plt+0xb7c>
  402568:	ldr	w0, [sp, #28]
  40256c:	and	w0, w0, #0xff
  402570:	str	w0, [sp, #48]
  402574:	ldr	w0, [sp, #28]
  402578:	asr	w0, w0, #8
  40257c:	and	w0, w0, #0xff
  402580:	str	w0, [sp, #44]
  402584:	ldr	w0, [sp, #28]
  402588:	asr	w0, w0, #16
  40258c:	and	w0, w0, #0xff
  402590:	str	w0, [sp, #40]
  402594:	ldr	w0, [sp, #28]
  402598:	lsr	w0, w0, #24
  40259c:	str	w0, [sp, #36]
  4025a0:	ldr	w1, [sp, #48]
  4025a4:	ldr	w0, [sp, #24]
  4025a8:	mul	w0, w1, w0
  4025ac:	add	w1, w0, #0xff
  4025b0:	cmp	w0, #0x0
  4025b4:	csel	w0, w1, w0, lt  // lt = tstop
  4025b8:	asr	w0, w0, #8
  4025bc:	mov	w2, w0
  4025c0:	ldr	w1, [sp, #44]
  4025c4:	ldr	w0, [sp, #24]
  4025c8:	mul	w0, w1, w0
  4025cc:	add	w0, w2, w0
  4025d0:	add	w1, w0, #0xff
  4025d4:	cmp	w0, #0x0
  4025d8:	csel	w0, w1, w0, lt  // lt = tstop
  4025dc:	asr	w0, w0, #8
  4025e0:	mov	w2, w0
  4025e4:	ldr	w1, [sp, #40]
  4025e8:	ldr	w0, [sp, #24]
  4025ec:	mul	w0, w1, w0
  4025f0:	add	w1, w2, w0
  4025f4:	ldr	w0, [sp, #56]
  4025f8:	sdiv	w0, w1, w0
  4025fc:	str	w0, [sp, #60]
  402600:	ldr	w0, [sp, #36]
  402604:	cmp	w0, #0xff
  402608:	b.ne	402620 <sqrt@plt+0xc70>  // b.any
  40260c:	ldr	w1, [sp, #60]
  402610:	ldr	w0, [sp, #52]
  402614:	sub	w0, w1, w0
  402618:	str	w0, [sp, #60]
  40261c:	b	402648 <sqrt@plt+0xc98>
  402620:	ldr	w0, [sp, #36]
  402624:	cmp	w0, #0x0
  402628:	cset	w0, eq  // eq = none
  40262c:	and	w0, w0, #0xff
  402630:	mov	w3, w0
  402634:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  402638:	add	x2, x0, #0xac0
  40263c:	mov	w1, #0x12f                 	// #303
  402640:	mov	w0, w3
  402644:	bl	404d20 <sqrt@plt+0x3370>
  402648:	ldr	w0, [sp, #60]
  40264c:	ldp	x29, x30, [sp], #64
  402650:	ret
  402654:	stp	x29, x30, [sp, #-320]!
  402658:	mov	x29, sp
  40265c:	str	x0, [sp, #24]
  402660:	str	x1, [sp, #16]
  402664:	ldr	x0, [sp, #24]
  402668:	add	x0, x0, #0x1, lsl #12
  40266c:	add	x0, x0, #0x78
  402670:	ldr	x1, [sp, #16]
  402674:	ldp	x2, x3, [x1]
  402678:	stp	x2, x3, [x0]
  40267c:	ldp	x2, x3, [x1, #16]
  402680:	stp	x2, x3, [x0, #16]
  402684:	ldr	x1, [x1, #32]
  402688:	str	x1, [x0, #32]
  40268c:	add	x0, sp, #0x28
  402690:	mov	x1, x0
  402694:	ldr	x0, [sp, #16]
  402698:	bl	4091c0 <sqrt@plt+0x7810>
  40269c:	str	w0, [sp, #316]
  4026a0:	ldr	w0, [sp, #316]
  4026a4:	cmp	w0, #0x4
  4026a8:	b.eq	40281c <sqrt@plt+0xe6c>  // b.none
  4026ac:	cmp	w0, #0x4
  4026b0:	b.gt	40284c <sqrt@plt+0xe9c>
  4026b4:	cmp	w0, #0x3
  4026b8:	b.eq	402700 <sqrt@plt+0xd50>  // b.none
  4026bc:	cmp	w0, #0x3
  4026c0:	b.gt	40284c <sqrt@plt+0xe9c>
  4026c4:	cmp	w0, #0x2
  4026c8:	b.eq	40279c <sqrt@plt+0xdec>  // b.none
  4026cc:	cmp	w0, #0x2
  4026d0:	b.gt	40284c <sqrt@plt+0xe9c>
  4026d4:	cmp	w0, #0x0
  4026d8:	b.eq	4026e8 <sqrt@plt+0xd38>  // b.none
  4026dc:	cmp	w0, #0x1
  4026e0:	b.eq	402768 <sqrt@plt+0xdb8>  // b.none
  4026e4:	b	40284c <sqrt@plt+0xe9c>
  4026e8:	add	x2, sp, #0x38
  4026ec:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  4026f0:	add	x1, x0, #0xae0
  4026f4:	mov	x0, x2
  4026f8:	bl	401720 <sprintf@plt>
  4026fc:	b	40284c <sqrt@plt+0xe9c>
  402700:	ldr	w0, [sp, #40]
  402704:	ucvtf	d0, w0
  402708:	mov	x0, #0xffe000000000        	// #281337537757184
  40270c:	movk	x0, #0x40ef, lsl #48
  402710:	fmov	d1, x0
  402714:	fdiv	d3, d0, d1
  402718:	ldr	w0, [sp, #44]
  40271c:	ucvtf	d0, w0
  402720:	mov	x0, #0xffe000000000        	// #281337537757184
  402724:	movk	x0, #0x40ef, lsl #48
  402728:	fmov	d1, x0
  40272c:	fdiv	d1, d0, d1
  402730:	ldr	w0, [sp, #48]
  402734:	ucvtf	d0, w0
  402738:	mov	x0, #0xffe000000000        	// #281337537757184
  40273c:	movk	x0, #0x40ef, lsl #48
  402740:	fmov	d2, x0
  402744:	fdiv	d0, d0, d2
  402748:	add	x2, sp, #0x38
  40274c:	fmov	d2, d0
  402750:	fmov	d0, d3
  402754:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  402758:	add	x1, x0, #0xaf0
  40275c:	mov	x0, x2
  402760:	bl	401720 <sprintf@plt>
  402764:	b	40284c <sqrt@plt+0xe9c>
  402768:	add	x0, sp, #0x28
  40276c:	add	x3, x0, #0xc
  402770:	add	x0, sp, #0x28
  402774:	add	x2, x0, #0x8
  402778:	add	x0, sp, #0x28
  40277c:	add	x1, x0, #0x4
  402780:	add	x0, sp, #0x28
  402784:	mov	x4, x3
  402788:	mov	x3, x2
  40278c:	mov	x2, x1
  402790:	mov	x1, x0
  402794:	ldr	x0, [sp, #16]
  402798:	bl	409bd4 <sqrt@plt+0x8224>
  40279c:	ldr	w0, [sp, #40]
  4027a0:	ucvtf	d0, w0
  4027a4:	mov	x0, #0xffe000000000        	// #281337537757184
  4027a8:	movk	x0, #0x40ef, lsl #48
  4027ac:	fmov	d1, x0
  4027b0:	fdiv	d4, d0, d1
  4027b4:	ldr	w0, [sp, #44]
  4027b8:	ucvtf	d0, w0
  4027bc:	mov	x0, #0xffe000000000        	// #281337537757184
  4027c0:	movk	x0, #0x40ef, lsl #48
  4027c4:	fmov	d1, x0
  4027c8:	fdiv	d1, d0, d1
  4027cc:	ldr	w0, [sp, #48]
  4027d0:	ucvtf	d0, w0
  4027d4:	mov	x0, #0xffe000000000        	// #281337537757184
  4027d8:	movk	x0, #0x40ef, lsl #48
  4027dc:	fmov	d2, x0
  4027e0:	fdiv	d2, d0, d2
  4027e4:	ldr	w0, [sp, #52]
  4027e8:	ucvtf	d0, w0
  4027ec:	mov	x0, #0xffe000000000        	// #281337537757184
  4027f0:	movk	x0, #0x40ef, lsl #48
  4027f4:	fmov	d3, x0
  4027f8:	fdiv	d0, d0, d3
  4027fc:	add	x2, sp, #0x38
  402800:	fmov	d3, d0
  402804:	fmov	d0, d4
  402808:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  40280c:	add	x1, x0, #0xb10
  402810:	mov	x0, x2
  402814:	bl	401720 <sprintf@plt>
  402818:	b	40284c <sqrt@plt+0xe9c>
  40281c:	ldr	w0, [sp, #40]
  402820:	ucvtf	d0, w0
  402824:	mov	x0, #0xffe000000000        	// #281337537757184
  402828:	movk	x0, #0x40ef, lsl #48
  40282c:	fmov	d1, x0
  402830:	fdiv	d0, d0, d1
  402834:	add	x2, sp, #0x38
  402838:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  40283c:	add	x1, x0, #0xb30
  402840:	mov	x0, x2
  402844:	bl	401720 <sprintf@plt>
  402848:	nop
  40284c:	add	x0, sp, #0x38
  402850:	mov	x1, x0
  402854:	ldr	x0, [sp, #24]
  402858:	bl	403498 <sqrt@plt+0x1ae8>
  40285c:	nop
  402860:	ldp	x29, x30, [sp], #320
  402864:	ret
  402868:	stp	x29, x30, [sp, #-80]!
  40286c:	mov	x29, sp
  402870:	str	x0, [sp, #56]
  402874:	str	x1, [sp, #48]
  402878:	str	x2, [sp, #40]
  40287c:	str	x3, [sp, #32]
  402880:	str	w4, [sp, #28]
  402884:	str	x5, [sp, #16]
  402888:	ldr	x0, [sp, #32]
  40288c:	ldr	x2, [x0, #24]
  402890:	ldr	x1, [sp, #56]
  402894:	mov	x0, #0x1078                	// #4216
  402898:	add	x0, x1, x0
  40289c:	mov	x1, x0
  4028a0:	mov	x0, x2
  4028a4:	bl	409190 <sqrt@plt+0x77e0>
  4028a8:	cmp	w0, #0x0
  4028ac:	cset	w0, ne  // ne = any
  4028b0:	and	w0, w0, #0xff
  4028b4:	cmp	w0, #0x0
  4028b8:	b.eq	4028d0 <sqrt@plt+0xf20>  // b.none
  4028bc:	ldr	x0, [sp, #32]
  4028c0:	ldr	x0, [x0, #24]
  4028c4:	mov	x1, x0
  4028c8:	ldr	x0, [sp, #56]
  4028cc:	bl	402654 <sqrt@plt+0xca4>
  4028d0:	ldr	x1, [sp, #48]
  4028d4:	ldr	x0, [sp, #40]
  4028d8:	bl	40ce98 <sqrt@plt+0xb4e8>
  4028dc:	str	w0, [sp, #72]
  4028e0:	ldr	x0, [sp, #32]
  4028e4:	ldr	w1, [x0, #4]
  4028e8:	ldr	x0, [sp, #56]
  4028ec:	ldr	w0, [x0, #4208]
  4028f0:	cmp	w1, w0
  4028f4:	b.ne	40290c <sqrt@plt+0xf5c>  // b.any
  4028f8:	ldr	x0, [sp, #56]
  4028fc:	ldr	x0, [x0, #4200]
  402900:	ldr	x1, [sp, #40]
  402904:	cmp	x1, x0
  402908:	b.eq	402a38 <sqrt@plt+0x1088>  // b.none
  40290c:	ldr	x0, [sp, #56]
  402910:	ldr	x1, [sp, #40]
  402914:	str	x1, [x0, #4200]
  402918:	ldr	x0, [sp, #32]
  40291c:	ldr	w1, [x0, #4]
  402920:	ldr	x0, [sp, #56]
  402924:	str	w1, [x0, #4208]
  402928:	str	wzr, [sp, #76]
  40292c:	ldr	w0, [sp, #76]
  402930:	cmp	w0, #0xff
  402934:	b.le	40295c <sqrt@plt+0xfac>
  402938:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40293c:	add	x3, x0, #0xa80
  402940:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  402944:	add	x2, x0, #0xa80
  402948:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40294c:	add	x1, x0, #0xa80
  402950:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  402954:	add	x0, x0, #0xb40
  402958:	bl	40b1e4 <sqrt@plt+0x9834>
  40295c:	ldr	x1, [sp, #56]
  402960:	ldrsw	x0, [sp, #76]
  402964:	add	x0, x0, #0x6
  402968:	lsl	x0, x0, #4
  40296c:	add	x0, x1, x0
  402970:	ldr	x0, [x0, #8]
  402974:	cmp	x0, #0x0
  402978:	b.ne	4029c8 <sqrt@plt+0x1018>  // b.any
  40297c:	ldr	x0, [sp, #56]
  402980:	ldr	x1, [x0, #4200]
  402984:	ldr	x2, [sp, #56]
  402988:	ldrsw	x0, [sp, #76]
  40298c:	add	x0, x0, #0x6
  402990:	lsl	x0, x0, #4
  402994:	add	x0, x2, x0
  402998:	str	x1, [x0, #8]
  40299c:	ldr	x0, [sp, #56]
  4029a0:	ldr	w1, [x0, #4208]
  4029a4:	ldr	x2, [sp, #56]
  4029a8:	ldrsw	x0, [sp, #76]
  4029ac:	add	x0, x0, #0x6
  4029b0:	lsl	x0, x0, #4
  4029b4:	add	x0, x2, x0
  4029b8:	str	w1, [x0, #16]
  4029bc:	ldr	w1, [sp, #76]
  4029c0:	ldr	x0, [sp, #56]
  4029c4:	bl	402c88 <sqrt@plt+0x12d8>
  4029c8:	ldr	x1, [sp, #56]
  4029cc:	ldrsw	x0, [sp, #76]
  4029d0:	add	x0, x0, #0x6
  4029d4:	lsl	x0, x0, #4
  4029d8:	add	x0, x1, x0
  4029dc:	ldr	x1, [x0, #8]
  4029e0:	ldr	x0, [sp, #56]
  4029e4:	ldr	x0, [x0, #4200]
  4029e8:	cmp	x1, x0
  4029ec:	b.ne	402a18 <sqrt@plt+0x1068>  // b.any
  4029f0:	ldr	x1, [sp, #56]
  4029f4:	ldrsw	x0, [sp, #76]
  4029f8:	add	x0, x0, #0x6
  4029fc:	lsl	x0, x0, #4
  402a00:	add	x0, x1, x0
  402a04:	ldr	w1, [x0, #16]
  402a08:	ldr	x0, [sp, #56]
  402a0c:	ldr	w0, [x0, #4208]
  402a10:	cmp	w1, w0
  402a14:	b.eq	402a28 <sqrt@plt+0x1078>  // b.none
  402a18:	ldr	w0, [sp, #76]
  402a1c:	add	w0, w0, #0x1
  402a20:	str	w0, [sp, #76]
  402a24:	b	40292c <sqrt@plt+0xf7c>
  402a28:	nop
  402a2c:	ldr	w1, [sp, #76]
  402a30:	ldr	x0, [sp, #56]
  402a34:	bl	402d74 <sqrt@plt+0x13c4>
  402a38:	ldr	x0, [sp, #32]
  402a3c:	ldr	w1, [x0, #8]
  402a40:	ldr	x0, [sp, #56]
  402a44:	ldr	w0, [x0, #80]
  402a48:	sub	w0, w1, w0
  402a4c:	str	w0, [sp, #68]
  402a50:	ldr	x0, [sp, #32]
  402a54:	ldr	w1, [x0, #8]
  402a58:	ldr	x0, [sp, #56]
  402a5c:	ldr	w0, [x0, #88]
  402a60:	cmp	w1, w0
  402a64:	b.eq	402a98 <sqrt@plt+0x10e8>  // b.none
  402a68:	ldr	w0, [sp, #68]
  402a6c:	cmp	w0, #0x0
  402a70:	b.eq	402a98 <sqrt@plt+0x10e8>  // b.none
  402a74:	ldr	w2, [sp, #68]
  402a78:	mov	w1, #0xffffff8f            	// #-113
  402a7c:	ldr	x0, [sp, #56]
  402a80:	bl	402dd4 <sqrt@plt+0x1424>
  402a84:	ldr	x0, [sp, #32]
  402a88:	ldr	w1, [x0, #8]
  402a8c:	ldr	x0, [sp, #56]
  402a90:	str	w1, [x0, #80]
  402a94:	b	402b40 <sqrt@plt+0x1190>
  402a98:	ldr	x0, [sp, #56]
  402a9c:	ldr	w0, [x0, #64]
  402aa0:	ldr	w1, [sp, #68]
  402aa4:	cmp	w1, w0
  402aa8:	b.le	402aec <sqrt@plt+0x113c>
  402aac:	ldr	x0, [sp, #56]
  402ab0:	ldr	w0, [x0, #64]
  402ab4:	ldr	w1, [sp, #68]
  402ab8:	sub	w0, w1, w0
  402abc:	mov	w2, w0
  402ac0:	mov	w1, #0xffffff8f            	// #-113
  402ac4:	ldr	x0, [sp, #56]
  402ac8:	bl	402dd4 <sqrt@plt+0x1424>
  402acc:	ldr	x0, [sp, #32]
  402ad0:	ldr	w1, [x0, #8]
  402ad4:	ldr	x0, [sp, #56]
  402ad8:	ldr	w0, [x0, #64]
  402adc:	sub	w1, w1, w0
  402ae0:	ldr	x0, [sp, #56]
  402ae4:	str	w1, [x0, #80]
  402ae8:	b	402b40 <sqrt@plt+0x1190>
  402aec:	ldr	x0, [sp, #56]
  402af0:	ldr	w0, [x0, #64]
  402af4:	neg	w0, w0
  402af8:	ldr	w1, [sp, #68]
  402afc:	cmp	w1, w0
  402b00:	b.ge	402b40 <sqrt@plt+0x1190>  // b.tcont
  402b04:	ldr	x0, [sp, #56]
  402b08:	ldr	w1, [x0, #64]
  402b0c:	ldr	w0, [sp, #68]
  402b10:	add	w0, w1, w0
  402b14:	mov	w2, w0
  402b18:	mov	w1, #0xffffff8f            	// #-113
  402b1c:	ldr	x0, [sp, #56]
  402b20:	bl	402dd4 <sqrt@plt+0x1424>
  402b24:	ldr	x0, [sp, #32]
  402b28:	ldr	w1, [x0, #8]
  402b2c:	ldr	x0, [sp, #56]
  402b30:	ldr	w0, [x0, #64]
  402b34:	add	w1, w1, w0
  402b38:	ldr	x0, [sp, #56]
  402b3c:	str	w1, [x0, #80]
  402b40:	ldr	x0, [sp, #32]
  402b44:	ldr	w1, [x0, #12]
  402b48:	ldr	x0, [sp, #56]
  402b4c:	ldr	w0, [x0, #84]
  402b50:	cmp	w1, w0
  402b54:	b.eq	402b8c <sqrt@plt+0x11dc>  // b.none
  402b58:	ldr	x0, [sp, #32]
  402b5c:	ldr	w1, [x0, #12]
  402b60:	ldr	x0, [sp, #56]
  402b64:	ldr	w0, [x0, #84]
  402b68:	sub	w0, w1, w0
  402b6c:	mov	w2, w0
  402b70:	mov	w1, #0xffffff9d            	// #-99
  402b74:	ldr	x0, [sp, #56]
  402b78:	bl	402dd4 <sqrt@plt+0x1424>
  402b7c:	ldr	x0, [sp, #32]
  402b80:	ldr	w1, [x0, #12]
  402b84:	ldr	x0, [sp, #56]
  402b88:	str	w1, [x0, #84]
  402b8c:	ldr	x0, [sp, #56]
  402b90:	bl	402498 <sqrt@plt+0xae8>
  402b94:	ldr	x0, [sp, #32]
  402b98:	ldr	w1, [x0, #8]
  402b9c:	ldr	w0, [sp, #28]
  402ba0:	add	w1, w1, w0
  402ba4:	ldr	x0, [sp, #56]
  402ba8:	str	w1, [x0, #88]
  402bac:	mov	w2, #0x20000               	// #131072
  402bb0:	ldr	x1, [sp, #48]
  402bb4:	ldr	x0, [sp, #40]
  402bb8:	bl	40c214 <sqrt@plt+0xa864>
  402bbc:	mov	w2, w0
  402bc0:	ldr	x0, [sp, #56]
  402bc4:	ldr	w0, [x0, #4208]
  402bc8:	lsl	w0, w0, #3
  402bcc:	mov	w1, w0
  402bd0:	mov	w0, w2
  402bd4:	bl	402508 <sqrt@plt+0xb58>
  402bd8:	mov	w1, w0
  402bdc:	ldr	x0, [sp, #56]
  402be0:	ldr	w0, [x0, #80]
  402be4:	add	w1, w1, w0
  402be8:	ldr	x0, [sp, #56]
  402bec:	str	w1, [x0, #80]
  402bf0:	ldr	x0, [sp, #56]
  402bf4:	ldr	w1, [x0, #80]
  402bf8:	ldr	x0, [sp, #56]
  402bfc:	ldr	w0, [x0, #92]
  402c00:	cmp	w1, w0
  402c04:	b.le	402c18 <sqrt@plt+0x1268>
  402c08:	ldr	x0, [sp, #56]
  402c0c:	ldr	w1, [x0, #80]
  402c10:	ldr	x0, [sp, #56]
  402c14:	str	w1, [x0, #92]
  402c18:	ldr	x0, [sp, #56]
  402c1c:	ldr	w1, [x0, #84]
  402c20:	ldr	x0, [sp, #56]
  402c24:	ldr	w0, [x0, #96]
  402c28:	cmp	w1, w0
  402c2c:	b.le	402c40 <sqrt@plt+0x1290>
  402c30:	ldr	x0, [sp, #56]
  402c34:	ldr	w1, [x0, #84]
  402c38:	ldr	x0, [sp, #56]
  402c3c:	str	w1, [x0, #96]
  402c40:	ldr	w0, [sp, #72]
  402c44:	cmp	w0, #0x0
  402c48:	b.lt	402c68 <sqrt@plt+0x12b8>  // b.tstop
  402c4c:	ldr	w0, [sp, #72]
  402c50:	cmp	w0, #0x7f
  402c54:	b.gt	402c68 <sqrt@plt+0x12b8>
  402c58:	ldr	w1, [sp, #72]
  402c5c:	ldr	x0, [sp, #56]
  402c60:	bl	4021ec <sqrt@plt+0x83c>
  402c64:	b	402c7c <sqrt@plt+0x12cc>
  402c68:	ldr	w2, [sp, #72]
  402c6c:	mov	w1, #0xffffff80            	// #-128
  402c70:	ldr	x0, [sp, #56]
  402c74:	bl	402ed0 <sqrt@plt+0x1520>
  402c78:	nop
  402c7c:	nop
  402c80:	ldp	x29, x30, [sp], #80
  402c84:	ret
  402c88:	stp	x29, x30, [sp, #-48]!
  402c8c:	mov	x29, sp
  402c90:	str	x0, [sp, #24]
  402c94:	str	w1, [sp, #20]
  402c98:	ldr	w2, [sp, #20]
  402c9c:	mov	w1, #0xfffffff3            	// #-13
  402ca0:	ldr	x0, [sp, #24]
  402ca4:	bl	402ed0 <sqrt@plt+0x1520>
  402ca8:	ldr	x1, [sp, #24]
  402cac:	ldrsw	x0, [sp, #20]
  402cb0:	add	x0, x0, #0x6
  402cb4:	lsl	x0, x0, #4
  402cb8:	add	x0, x1, x0
  402cbc:	ldr	x0, [x0, #8]
  402cc0:	str	x0, [sp, #40]
  402cc4:	ldr	x0, [sp, #40]
  402cc8:	ldr	w0, [x0, #104]
  402ccc:	mov	w1, w0
  402cd0:	ldr	x0, [sp, #24]
  402cd4:	bl	402330 <sqrt@plt+0x980>
  402cd8:	ldr	x1, [sp, #24]
  402cdc:	ldrsw	x0, [sp, #20]
  402ce0:	add	x0, x0, #0x6
  402ce4:	lsl	x0, x0, #4
  402ce8:	add	x0, x1, x0
  402cec:	ldr	w0, [x0, #16]
  402cf0:	lsl	w0, w0, #3
  402cf4:	mov	w1, w0
  402cf8:	ldr	x0, [sp, #24]
  402cfc:	bl	402330 <sqrt@plt+0x980>
  402d00:	ldr	x0, [sp, #40]
  402d04:	ldr	w0, [x0, #108]
  402d08:	scvtf	d0, w0
  402d0c:	mov	x0, #0x4130000000000000    	// #4697254411347427328
  402d10:	fmov	d1, x0
  402d14:	fdiv	d1, d0, d1
  402d18:	fmov	d0, #8.000000000000000000e+00
  402d1c:	fmul	d0, d1, d0
  402d20:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  402d24:	fmov	d1, x0
  402d28:	fmul	d1, d0, d1
  402d2c:	fmov	d0, #5.000000000000000000e-01
  402d30:	fadd	d0, d1, d0
  402d34:	fcvtzs	w0, d0
  402d38:	mov	w1, w0
  402d3c:	ldr	x0, [sp, #24]
  402d40:	bl	402330 <sqrt@plt+0x980>
  402d44:	ldr	x0, [sp, #40]
  402d48:	bl	40cfc8 <sqrt@plt+0xb618>
  402d4c:	str	x0, [sp, #32]
  402d50:	mov	w1, #0x0                   	// #0
  402d54:	ldr	x0, [sp, #24]
  402d58:	bl	4021ec <sqrt@plt+0x83c>
  402d5c:	ldr	x1, [sp, #32]
  402d60:	ldr	x0, [sp, #24]
  402d64:	bl	4023dc <sqrt@plt+0xa2c>
  402d68:	nop
  402d6c:	ldp	x29, x30, [sp], #48
  402d70:	ret
  402d74:	stp	x29, x30, [sp, #-32]!
  402d78:	mov	x29, sp
  402d7c:	str	x0, [sp, #24]
  402d80:	str	w1, [sp, #20]
  402d84:	ldr	w0, [sp, #20]
  402d88:	cmp	w0, #0x0
  402d8c:	b.lt	402db4 <sqrt@plt+0x1404>  // b.tstop
  402d90:	ldr	w0, [sp, #20]
  402d94:	cmp	w0, #0x3f
  402d98:	b.gt	402db4 <sqrt@plt+0x1404>
  402d9c:	ldr	w0, [sp, #20]
  402da0:	add	w0, w0, #0xab
  402da4:	mov	w1, w0
  402da8:	ldr	x0, [sp, #24]
  402dac:	bl	4021ec <sqrt@plt+0x83c>
  402db0:	b	402dc8 <sqrt@plt+0x1418>
  402db4:	ldr	w2, [sp, #20]
  402db8:	mov	w1, #0xffffffeb            	// #-21
  402dbc:	ldr	x0, [sp, #24]
  402dc0:	bl	402ed0 <sqrt@plt+0x1520>
  402dc4:	nop
  402dc8:	nop
  402dcc:	ldp	x29, x30, [sp], #32
  402dd0:	ret
  402dd4:	stp	x29, x30, [sp, #-32]!
  402dd8:	mov	x29, sp
  402ddc:	str	x0, [sp, #24]
  402de0:	strb	w1, [sp, #23]
  402de4:	str	w2, [sp, #16]
  402de8:	ldr	w0, [sp, #16]
  402dec:	cmn	w0, #0x80
  402df0:	b.lt	402e20 <sqrt@plt+0x1470>  // b.tstop
  402df4:	ldr	w0, [sp, #16]
  402df8:	cmp	w0, #0x7f
  402dfc:	b.gt	402e20 <sqrt@plt+0x1470>
  402e00:	ldrb	w0, [sp, #23]
  402e04:	mov	w1, w0
  402e08:	ldr	x0, [sp, #24]
  402e0c:	bl	4021ec <sqrt@plt+0x83c>
  402e10:	ldr	w1, [sp, #16]
  402e14:	ldr	x0, [sp, #24]
  402e18:	bl	4021ec <sqrt@plt+0x83c>
  402e1c:	b	402ec4 <sqrt@plt+0x1514>
  402e20:	ldr	w0, [sp, #16]
  402e24:	cmn	w0, #0x8, lsl #12
  402e28:	b.lt	402e60 <sqrt@plt+0x14b0>  // b.tstop
  402e2c:	ldr	w1, [sp, #16]
  402e30:	mov	w0, #0x7fff                	// #32767
  402e34:	cmp	w1, w0
  402e38:	b.gt	402e60 <sqrt@plt+0x14b0>
  402e3c:	ldrb	w0, [sp, #23]
  402e40:	add	w0, w0, #0x1
  402e44:	mov	w1, w0
  402e48:	ldr	x0, [sp, #24]
  402e4c:	bl	4021ec <sqrt@plt+0x83c>
  402e50:	ldr	w1, [sp, #16]
  402e54:	ldr	x0, [sp, #24]
  402e58:	bl	402238 <sqrt@plt+0x888>
  402e5c:	b	402ec4 <sqrt@plt+0x1514>
  402e60:	ldr	w0, [sp, #16]
  402e64:	cmn	w0, #0x800, lsl #12
  402e68:	b.lt	402ea0 <sqrt@plt+0x14f0>  // b.tstop
  402e6c:	ldr	w1, [sp, #16]
  402e70:	mov	w0, #0x7fffff              	// #8388607
  402e74:	cmp	w1, w0
  402e78:	b.gt	402ea0 <sqrt@plt+0x14f0>
  402e7c:	ldrb	w0, [sp, #23]
  402e80:	add	w0, w0, #0x2
  402e84:	mov	w1, w0
  402e88:	ldr	x0, [sp, #24]
  402e8c:	bl	4021ec <sqrt@plt+0x83c>
  402e90:	ldr	w1, [sp, #16]
  402e94:	ldr	x0, [sp, #24]
  402e98:	bl	4022a4 <sqrt@plt+0x8f4>
  402e9c:	b	402ec4 <sqrt@plt+0x1514>
  402ea0:	ldrb	w0, [sp, #23]
  402ea4:	add	w0, w0, #0x3
  402ea8:	mov	w1, w0
  402eac:	ldr	x0, [sp, #24]
  402eb0:	bl	4021ec <sqrt@plt+0x83c>
  402eb4:	ldr	w1, [sp, #16]
  402eb8:	ldr	x0, [sp, #24]
  402ebc:	bl	402330 <sqrt@plt+0x980>
  402ec0:	nop
  402ec4:	nop
  402ec8:	ldp	x29, x30, [sp], #32
  402ecc:	ret
  402ed0:	stp	x29, x30, [sp, #-32]!
  402ed4:	mov	x29, sp
  402ed8:	str	x0, [sp, #24]
  402edc:	strb	w1, [sp, #23]
  402ee0:	str	w2, [sp, #16]
  402ee4:	ldr	w0, [sp, #16]
  402ee8:	cmp	w0, #0x0
  402eec:	b.lt	402fa8 <sqrt@plt+0x15f8>  // b.tstop
  402ef0:	ldr	w0, [sp, #16]
  402ef4:	cmp	w0, #0xff
  402ef8:	b.gt	402f1c <sqrt@plt+0x156c>
  402efc:	ldrb	w0, [sp, #23]
  402f00:	mov	w1, w0
  402f04:	ldr	x0, [sp, #24]
  402f08:	bl	4021ec <sqrt@plt+0x83c>
  402f0c:	ldr	w1, [sp, #16]
  402f10:	ldr	x0, [sp, #24]
  402f14:	bl	4021ec <sqrt@plt+0x83c>
  402f18:	b	402fc8 <sqrt@plt+0x1618>
  402f1c:	ldr	w1, [sp, #16]
  402f20:	mov	w0, #0xffff                	// #65535
  402f24:	cmp	w1, w0
  402f28:	b.gt	402f50 <sqrt@plt+0x15a0>
  402f2c:	ldrb	w0, [sp, #23]
  402f30:	add	w0, w0, #0x1
  402f34:	mov	w1, w0
  402f38:	ldr	x0, [sp, #24]
  402f3c:	bl	4021ec <sqrt@plt+0x83c>
  402f40:	ldr	w1, [sp, #16]
  402f44:	ldr	x0, [sp, #24]
  402f48:	bl	402238 <sqrt@plt+0x888>
  402f4c:	b	402fc8 <sqrt@plt+0x1618>
  402f50:	ldr	w1, [sp, #16]
  402f54:	mov	w0, #0xffffff              	// #16777215
  402f58:	cmp	w1, w0
  402f5c:	b.gt	402f84 <sqrt@plt+0x15d4>
  402f60:	ldrb	w0, [sp, #23]
  402f64:	add	w0, w0, #0x2
  402f68:	mov	w1, w0
  402f6c:	ldr	x0, [sp, #24]
  402f70:	bl	4021ec <sqrt@plt+0x83c>
  402f74:	ldr	w1, [sp, #16]
  402f78:	ldr	x0, [sp, #24]
  402f7c:	bl	4022a4 <sqrt@plt+0x8f4>
  402f80:	b	402fc8 <sqrt@plt+0x1618>
  402f84:	ldrb	w0, [sp, #23]
  402f88:	add	w0, w0, #0x3
  402f8c:	mov	w1, w0
  402f90:	ldr	x0, [sp, #24]
  402f94:	bl	4021ec <sqrt@plt+0x83c>
  402f98:	ldr	w1, [sp, #16]
  402f9c:	ldr	x0, [sp, #24]
  402fa0:	bl	402330 <sqrt@plt+0x980>
  402fa4:	b	402fc8 <sqrt@plt+0x1618>
  402fa8:	ldrb	w0, [sp, #23]
  402fac:	add	w0, w0, #0x3
  402fb0:	mov	w1, w0
  402fb4:	ldr	x0, [sp, #24]
  402fb8:	bl	4021ec <sqrt@plt+0x83c>
  402fbc:	ldr	w1, [sp, #16]
  402fc0:	ldr	x0, [sp, #24]
  402fc4:	bl	402330 <sqrt@plt+0x980>
  402fc8:	nop
  402fcc:	ldp	x29, x30, [sp], #32
  402fd0:	ret
  402fd4:	stp	x29, x30, [sp, #-32]!
  402fd8:	mov	x29, sp
  402fdc:	str	x0, [sp, #24]
  402fe0:	mov	w1, #0xf7                  	// #247
  402fe4:	ldr	x0, [sp, #24]
  402fe8:	bl	4021ec <sqrt@plt+0x83c>
  402fec:	mov	w1, #0x2                   	// #2
  402ff0:	ldr	x0, [sp, #24]
  402ff4:	bl	4021ec <sqrt@plt+0x83c>
  402ff8:	mov	w1, #0xe030                	// #57392
  402ffc:	movk	w1, #0x3, lsl #16
  403000:	ldr	x0, [sp, #24]
  403004:	bl	402330 <sqrt@plt+0x980>
  403008:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40300c:	add	x0, x0, #0xaa0
  403010:	ldr	w0, [x0]
  403014:	mov	w1, w0
  403018:	ldr	x0, [sp, #24]
  40301c:	bl	402330 <sqrt@plt+0x980>
  403020:	mov	w1, #0x3e8                 	// #1000
  403024:	ldr	x0, [sp, #24]
  403028:	bl	402330 <sqrt@plt+0x980>
  40302c:	mov	w1, #0x0                   	// #0
  403030:	ldr	x0, [sp, #24]
  403034:	bl	4021ec <sqrt@plt+0x83c>
  403038:	nop
  40303c:	ldp	x29, x30, [sp], #32
  403040:	ret
  403044:	stp	x29, x30, [sp, #-48]!
  403048:	mov	x29, sp
  40304c:	str	x0, [sp, #24]
  403050:	ldr	x0, [sp, #24]
  403054:	ldr	w0, [x0, #68]
  403058:	str	w0, [sp, #40]
  40305c:	mov	w1, #0xf8                  	// #248
  403060:	ldr	x0, [sp, #24]
  403064:	bl	4021ec <sqrt@plt+0x83c>
  403068:	ldr	x0, [sp, #24]
  40306c:	ldr	w0, [x0, #72]
  403070:	mov	w1, w0
  403074:	ldr	x0, [sp, #24]
  403078:	bl	402330 <sqrt@plt+0x980>
  40307c:	mov	w1, #0xe030                	// #57392
  403080:	movk	w1, #0x3, lsl #16
  403084:	ldr	x0, [sp, #24]
  403088:	bl	402330 <sqrt@plt+0x980>
  40308c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  403090:	add	x0, x0, #0xaa0
  403094:	ldr	w0, [x0]
  403098:	mov	w1, w0
  40309c:	ldr	x0, [sp, #24]
  4030a0:	bl	402330 <sqrt@plt+0x980>
  4030a4:	mov	w1, #0x3e8                 	// #1000
  4030a8:	ldr	x0, [sp, #24]
  4030ac:	bl	402330 <sqrt@plt+0x980>
  4030b0:	ldr	x0, [sp, #24]
  4030b4:	ldr	w0, [x0, #96]
  4030b8:	mov	w1, w0
  4030bc:	ldr	x0, [sp, #24]
  4030c0:	bl	402330 <sqrt@plt+0x980>
  4030c4:	ldr	x0, [sp, #24]
  4030c8:	ldr	w0, [x0, #92]
  4030cc:	mov	w1, w0
  4030d0:	ldr	x0, [sp, #24]
  4030d4:	bl	402330 <sqrt@plt+0x980>
  4030d8:	ldr	x0, [sp, #24]
  4030dc:	ldr	w0, [x0, #4268]
  4030e0:	mov	w1, w0
  4030e4:	ldr	x0, [sp, #24]
  4030e8:	bl	402238 <sqrt@plt+0x888>
  4030ec:	ldr	x0, [sp, #24]
  4030f0:	ldr	w0, [x0, #76]
  4030f4:	mov	w1, w0
  4030f8:	ldr	x0, [sp, #24]
  4030fc:	bl	402238 <sqrt@plt+0x888>
  403100:	str	wzr, [sp, #44]
  403104:	ldr	w0, [sp, #44]
  403108:	cmp	w0, #0xff
  40310c:	b.gt	40314c <sqrt@plt+0x179c>
  403110:	ldr	x1, [sp, #24]
  403114:	ldrsw	x0, [sp, #44]
  403118:	add	x0, x0, #0x6
  40311c:	lsl	x0, x0, #4
  403120:	add	x0, x1, x0
  403124:	ldr	x0, [x0, #8]
  403128:	cmp	x0, #0x0
  40312c:	b.eq	40314c <sqrt@plt+0x179c>  // b.none
  403130:	ldr	w1, [sp, #44]
  403134:	ldr	x0, [sp, #24]
  403138:	bl	402c88 <sqrt@plt+0x12d8>
  40313c:	ldr	w0, [sp, #44]
  403140:	add	w0, w0, #0x1
  403144:	str	w0, [sp, #44]
  403148:	b	403104 <sqrt@plt+0x1754>
  40314c:	mov	w1, #0xf9                  	// #249
  403150:	ldr	x0, [sp, #24]
  403154:	bl	4021ec <sqrt@plt+0x83c>
  403158:	ldr	w1, [sp, #40]
  40315c:	ldr	x0, [sp, #24]
  403160:	bl	402330 <sqrt@plt+0x980>
  403164:	mov	w1, #0x2                   	// #2
  403168:	ldr	x0, [sp, #24]
  40316c:	bl	4021ec <sqrt@plt+0x83c>
  403170:	str	wzr, [sp, #44]
  403174:	ldr	w0, [sp, #44]
  403178:	cmp	w0, #0x3
  40317c:	b.le	403194 <sqrt@plt+0x17e4>
  403180:	ldr	x0, [sp, #24]
  403184:	ldr	w0, [x0, #68]
  403188:	and	w0, w0, #0x3
  40318c:	cmp	w0, #0x0
  403190:	b.eq	4031b0 <sqrt@plt+0x1800>  // b.none
  403194:	mov	w1, #0xdf                  	// #223
  403198:	ldr	x0, [sp, #24]
  40319c:	bl	4021ec <sqrt@plt+0x83c>
  4031a0:	ldr	w0, [sp, #44]
  4031a4:	add	w0, w0, #0x1
  4031a8:	str	w0, [sp, #44]
  4031ac:	b	403174 <sqrt@plt+0x17c4>
  4031b0:	nop
  4031b4:	ldp	x29, x30, [sp], #48
  4031b8:	ret
  4031bc:	stp	x29, x30, [sp, #-320]!
  4031c0:	mov	x29, sp
  4031c4:	str	x0, [sp, #24]
  4031c8:	str	w1, [sp, #20]
  4031cc:	ldr	x0, [sp, #24]
  4031d0:	ldr	w0, [x0, #76]
  4031d4:	add	w1, w0, #0x1
  4031d8:	ldr	x0, [sp, #24]
  4031dc:	str	w1, [x0, #76]
  4031e0:	ldr	x0, [sp, #24]
  4031e4:	ldr	w0, [x0, #68]
  4031e8:	str	w0, [sp, #312]
  4031ec:	mov	w1, #0x8b                  	// #139
  4031f0:	ldr	x0, [sp, #24]
  4031f4:	bl	4021ec <sqrt@plt+0x83c>
  4031f8:	ldr	w1, [sp, #20]
  4031fc:	ldr	x0, [sp, #24]
  403200:	bl	402330 <sqrt@plt+0x980>
  403204:	mov	w0, #0x1                   	// #1
  403208:	str	w0, [sp, #316]
  40320c:	ldr	w0, [sp, #316]
  403210:	cmp	w0, #0x9
  403214:	b.gt	403234 <sqrt@plt+0x1884>
  403218:	mov	w1, #0x0                   	// #0
  40321c:	ldr	x0, [sp, #24]
  403220:	bl	402330 <sqrt@plt+0x980>
  403224:	ldr	w0, [sp, #316]
  403228:	add	w0, w0, #0x1
  40322c:	str	w0, [sp, #316]
  403230:	b	40320c <sqrt@plt+0x185c>
  403234:	ldr	x0, [sp, #24]
  403238:	ldr	w0, [x0, #72]
  40323c:	mov	w1, w0
  403240:	ldr	x0, [sp, #24]
  403244:	bl	402330 <sqrt@plt+0x980>
  403248:	ldr	x0, [sp, #24]
  40324c:	ldr	w1, [sp, #312]
  403250:	str	w1, [x0, #72]
  403254:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  403258:	add	x0, x0, #0xaa0
  40325c:	ldr	w1, [x0]
  403260:	ldr	x0, [sp, #24]
  403264:	str	w1, [x0, #80]
  403268:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40326c:	add	x0, x0, #0xaa0
  403270:	ldr	w1, [x0]
  403274:	ldr	x0, [sp, #24]
  403278:	str	w1, [x0, #84]
  40327c:	ldr	x0, [sp, #24]
  403280:	str	wzr, [x0, #88]
  403284:	ldr	x0, [sp, #24]
  403288:	ldr	w0, [x0, #76]
  40328c:	cmp	w0, #0x1
  403290:	b.ne	4033a8 <sqrt@plt+0x19f8>  // b.any
  403294:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  403298:	add	x0, x0, #0xef0
  40329c:	ldr	d0, [x0]
  4032a0:	fcmp	d0, #0.0
  4032a4:	b.ne	4032d0 <sqrt@plt+0x1920>  // b.any
  4032a8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4032ac:	add	x0, x0, #0xaac
  4032b0:	ldr	w0, [x0]
  4032b4:	scvtf	d1, w0
  4032b8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4032bc:	add	x0, x0, #0xaa0
  4032c0:	ldr	w0, [x0]
  4032c4:	scvtf	d0, w0
  4032c8:	fdiv	d0, d1, d0
  4032cc:	b	4032dc <sqrt@plt+0x192c>
  4032d0:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4032d4:	add	x0, x0, #0xef0
  4032d8:	ldr	d0, [x0]
  4032dc:	str	d0, [sp, #304]
  4032e0:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4032e4:	add	x0, x0, #0xef8
  4032e8:	ldr	d0, [x0]
  4032ec:	fcmp	d0, #0.0
  4032f0:	b.ne	40331c <sqrt@plt+0x196c>  // b.any
  4032f4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4032f8:	add	x0, x0, #0xaa8
  4032fc:	ldr	w0, [x0]
  403300:	scvtf	d1, w0
  403304:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  403308:	add	x0, x0, #0xaa0
  40330c:	ldr	w0, [x0]
  403310:	scvtf	d0, w0
  403314:	fdiv	d0, d1, d0
  403318:	b	403328 <sqrt@plt+0x1978>
  40331c:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  403320:	add	x0, x0, #0xef8
  403324:	ldr	d0, [x0]
  403328:	str	d0, [sp, #296]
  40332c:	ldr	d0, [sp, #296]
  403330:	fcmpe	d0, #0.0
  403334:	b.le	4033a8 <sqrt@plt+0x19f8>
  403338:	ldr	d0, [sp, #304]
  40333c:	fcmpe	d0, #0.0
  403340:	b.le	4033a8 <sqrt@plt+0x19f8>
  403344:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  403348:	add	x0, x0, #0xeec
  40334c:	ldr	w0, [x0]
  403350:	cmp	w0, #0x0
  403354:	b.eq	403360 <sqrt@plt+0x19b0>  // b.none
  403358:	ldr	d0, [sp, #304]
  40335c:	b	403364 <sqrt@plt+0x19b4>
  403360:	ldr	d0, [sp, #296]
  403364:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  403368:	add	x0, x0, #0xeec
  40336c:	ldr	w0, [x0]
  403370:	cmp	w0, #0x0
  403374:	b.eq	403380 <sqrt@plt+0x19d0>  // b.none
  403378:	ldr	d1, [sp, #296]
  40337c:	b	403384 <sqrt@plt+0x19d4>
  403380:	ldr	d1, [sp, #304]
  403384:	add	x2, sp, #0x28
  403388:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  40338c:	add	x1, x0, #0xb60
  403390:	mov	x0, x2
  403394:	bl	401720 <sprintf@plt>
  403398:	add	x0, sp, #0x28
  40339c:	mov	x1, x0
  4033a0:	ldr	x0, [sp, #24]
  4033a4:	bl	403498 <sqrt@plt+0x1ae8>
  4033a8:	ldr	x1, [sp, #24]
  4033ac:	mov	x0, #0x1078                	// #4216
  4033b0:	add	x2, x1, x0
  4033b4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  4033b8:	add	x1, x0, #0xf40
  4033bc:	mov	x0, x2
  4033c0:	bl	409190 <sqrt@plt+0x77e0>
  4033c4:	cmp	w0, #0x0
  4033c8:	cset	w0, ne  // ne = any
  4033cc:	and	w0, w0, #0xff
  4033d0:	cmp	w0, #0x0
  4033d4:	b.eq	4033f0 <sqrt@plt+0x1a40>  // b.none
  4033d8:	ldr	x1, [sp, #24]
  4033dc:	mov	x0, #0x1078                	// #4216
  4033e0:	add	x0, x1, x0
  4033e4:	mov	x1, x0
  4033e8:	ldr	x0, [sp, #24]
  4033ec:	bl	402654 <sqrt@plt+0xca4>
  4033f0:	nop
  4033f4:	ldp	x29, x30, [sp], #320
  4033f8:	ret
  4033fc:	stp	x29, x30, [sp, #-32]!
  403400:	mov	x29, sp
  403404:	str	x0, [sp, #24]
  403408:	str	w1, [sp, #20]
  40340c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  403410:	add	x1, x0, #0xf40
  403414:	ldr	x0, [sp, #24]
  403418:	bl	402654 <sqrt@plt+0xca4>
  40341c:	ldr	x0, [sp, #24]
  403420:	ldr	w0, [x0, #4256]
  403424:	cmp	w0, #0x0
  403428:	b.eq	403444 <sqrt@plt+0x1a94>  // b.none
  40342c:	ldr	x0, [sp, #24]
  403430:	ldr	x0, [x0]
  403434:	add	x0, x0, #0x48
  403438:	ldr	x1, [x0]
  40343c:	ldr	x0, [sp, #24]
  403440:	blr	x1
  403444:	mov	w1, #0x8c                  	// #140
  403448:	ldr	x0, [sp, #24]
  40344c:	bl	4021ec <sqrt@plt+0x83c>
  403450:	ldr	x0, [sp, #24]
  403454:	str	xzr, [x0, #4200]
  403458:	nop
  40345c:	ldp	x29, x30, [sp], #32
  403460:	ret
  403464:	stp	x29, x30, [sp, #-32]!
  403468:	mov	x29, sp
  40346c:	str	x0, [sp, #24]
  403470:	str	w1, [sp, #20]
  403474:	ldr	x0, [sp, #24]
  403478:	ldr	w1, [sp, #20]
  40347c:	bl	4033fc <sqrt@plt+0x1a4c>
  403480:	ldr	x0, [sp, #24]
  403484:	mov	w1, #0xffffffff            	// #-1
  403488:	str	w1, [x0, #4276]
  40348c:	nop
  403490:	ldp	x29, x30, [sp], #32
  403494:	ret
  403498:	stp	x29, x30, [sp, #-48]!
  40349c:	mov	x29, sp
  4034a0:	str	x0, [sp, #24]
  4034a4:	str	x1, [sp, #16]
  4034a8:	ldr	x0, [sp, #16]
  4034ac:	bl	401660 <strlen@plt>
  4034b0:	str	w0, [sp, #44]
  4034b4:	ldr	w0, [sp, #44]
  4034b8:	cmp	w0, #0x0
  4034bc:	b.eq	403508 <sqrt@plt+0x1b58>  // b.none
  4034c0:	ldr	x0, [sp, #24]
  4034c4:	bl	402498 <sqrt@plt+0xae8>
  4034c8:	ldr	w2, [sp, #44]
  4034cc:	mov	w1, #0xffffffef            	// #-17
  4034d0:	ldr	x0, [sp, #24]
  4034d4:	bl	402ed0 <sqrt@plt+0x1520>
  4034d8:	ldr	x0, [sp, #16]
  4034dc:	ldrb	w0, [x0]
  4034e0:	cmp	w0, #0x0
  4034e4:	b.eq	40350c <sqrt@plt+0x1b5c>  // b.none
  4034e8:	ldr	x0, [sp, #16]
  4034ec:	add	x1, x0, #0x1
  4034f0:	str	x1, [sp, #16]
  4034f4:	ldrb	w0, [x0]
  4034f8:	mov	w1, w0
  4034fc:	ldr	x0, [sp, #24]
  403500:	bl	4021ec <sqrt@plt+0x83c>
  403504:	b	4034d8 <sqrt@plt+0x1b28>
  403508:	nop
  40350c:	ldp	x29, x30, [sp], #48
  403510:	ret
  403514:	stp	x29, x30, [sp, #-48]!
  403518:	mov	x29, sp
  40351c:	str	x0, [sp, #40]
  403520:	str	x1, [sp, #32]
  403524:	str	x2, [sp, #24]
  403528:	strb	w3, [sp, #23]
  40352c:	ldrb	w0, [sp, #23]
  403530:	cmp	w0, #0x70
  403534:	b.ne	403564 <sqrt@plt+0x1bb4>  // b.any
  403538:	ldr	x0, [sp, #24]
  40353c:	ldr	w1, [x0, #8]
  403540:	ldr	x0, [sp, #24]
  403544:	ldr	w0, [x0, #12]
  403548:	mov	w2, w0
  40354c:	ldr	x0, [sp, #40]
  403550:	bl	403570 <sqrt@plt+0x1bc0>
  403554:	ldr	x1, [sp, #32]
  403558:	ldr	x0, [sp, #40]
  40355c:	bl	403498 <sqrt@plt+0x1ae8>
  403560:	b	403568 <sqrt@plt+0x1bb8>
  403564:	nop
  403568:	ldp	x29, x30, [sp], #48
  40356c:	ret
  403570:	stp	x29, x30, [sp, #-32]!
  403574:	mov	x29, sp
  403578:	str	x0, [sp, #24]
  40357c:	str	w1, [sp, #20]
  403580:	str	w2, [sp, #16]
  403584:	ldr	x0, [sp, #24]
  403588:	ldr	w0, [x0, #80]
  40358c:	ldr	w1, [sp, #20]
  403590:	cmp	w1, w0
  403594:	b.eq	4035ec <sqrt@plt+0x1c3c>  // b.none
  403598:	ldr	x0, [sp, #24]
  40359c:	ldr	w0, [x0, #80]
  4035a0:	ldr	w1, [sp, #20]
  4035a4:	sub	w0, w1, w0
  4035a8:	mov	w2, w0
  4035ac:	mov	w1, #0xffffff8f            	// #-113
  4035b0:	ldr	x0, [sp, #24]
  4035b4:	bl	402dd4 <sqrt@plt+0x1424>
  4035b8:	ldr	x0, [sp, #24]
  4035bc:	ldr	w1, [sp, #20]
  4035c0:	str	w1, [x0, #80]
  4035c4:	ldr	x0, [sp, #24]
  4035c8:	ldr	w1, [x0, #80]
  4035cc:	ldr	x0, [sp, #24]
  4035d0:	ldr	w0, [x0, #92]
  4035d4:	cmp	w1, w0
  4035d8:	b.le	4035ec <sqrt@plt+0x1c3c>
  4035dc:	ldr	x0, [sp, #24]
  4035e0:	ldr	w1, [x0, #80]
  4035e4:	ldr	x0, [sp, #24]
  4035e8:	str	w1, [x0, #92]
  4035ec:	ldr	x0, [sp, #24]
  4035f0:	ldr	w0, [x0, #84]
  4035f4:	ldr	w1, [sp, #16]
  4035f8:	cmp	w1, w0
  4035fc:	b.eq	403654 <sqrt@plt+0x1ca4>  // b.none
  403600:	ldr	x0, [sp, #24]
  403604:	ldr	w0, [x0, #84]
  403608:	ldr	w1, [sp, #16]
  40360c:	sub	w0, w1, w0
  403610:	mov	w2, w0
  403614:	mov	w1, #0xffffff9d            	// #-99
  403618:	ldr	x0, [sp, #24]
  40361c:	bl	402dd4 <sqrt@plt+0x1424>
  403620:	ldr	x0, [sp, #24]
  403624:	ldr	w1, [sp, #16]
  403628:	str	w1, [x0, #84]
  40362c:	ldr	x0, [sp, #24]
  403630:	ldr	w1, [x0, #84]
  403634:	ldr	x0, [sp, #24]
  403638:	ldr	w0, [x0, #96]
  40363c:	cmp	w1, w0
  403640:	b.le	403654 <sqrt@plt+0x1ca4>
  403644:	ldr	x0, [sp, #24]
  403648:	ldr	w1, [x0, #84]
  40364c:	ldr	x0, [sp, #24]
  403650:	str	w1, [x0, #96]
  403654:	ldr	x0, [sp, #24]
  403658:	str	wzr, [x0, #88]
  40365c:	nop
  403660:	ldp	x29, x30, [sp], #32
  403664:	ret
  403668:	stp	x29, x30, [sp, #-96]!
  40366c:	mov	x29, sp
  403670:	str	x0, [sp, #40]
  403674:	str	w1, [sp, #36]
  403678:	str	x2, [sp, #24]
  40367c:	str	w3, [sp, #32]
  403680:	str	x4, [sp, #16]
  403684:	ldr	w0, [sp, #36]
  403688:	cmp	w0, #0x6c
  40368c:	b.ne	4039a8 <sqrt@plt+0x1ff8>  // b.any
  403690:	str	wzr, [sp, #92]
  403694:	str	wzr, [sp, #88]
  403698:	str	wzr, [sp, #84]
  40369c:	str	wzr, [sp, #80]
  4036a0:	ldr	x0, [sp, #40]
  4036a4:	ldr	w0, [x0, #4272]
  4036a8:	cmp	w0, #0x0
  4036ac:	b.ge	4036ec <sqrt@plt+0x1d3c>  // b.tcont
  4036b0:	ldr	x0, [sp, #16]
  4036b4:	ldr	w1, [x0, #4]
  4036b8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4036bc:	add	x0, x0, #0x1e8
  4036c0:	ldr	w0, [x0]
  4036c4:	mul	w0, w1, w0
  4036c8:	mov	w1, #0x4dd3                	// #19923
  4036cc:	movk	w1, #0x1062, lsl #16
  4036d0:	smull	x1, w0, w1
  4036d4:	lsr	x1, x1, #32
  4036d8:	asr	w1, w1, #3
  4036dc:	asr	w0, w0, #31
  4036e0:	sub	w0, w1, w0
  4036e4:	str	w0, [sp, #76]
  4036e8:	b	403714 <sqrt@plt+0x1d64>
  4036ec:	ldr	x0, [sp, #40]
  4036f0:	ldr	w0, [x0, #4272]
  4036f4:	cmp	w0, #0x0
  4036f8:	b.le	40370c <sqrt@plt+0x1d5c>
  4036fc:	ldr	x0, [sp, #40]
  403700:	ldr	w0, [x0, #4272]
  403704:	str	w0, [sp, #76]
  403708:	b	403714 <sqrt@plt+0x1d64>
  40370c:	mov	w0, #0x1                   	// #1
  403710:	str	w0, [sp, #76]
  403714:	ldr	w0, [sp, #32]
  403718:	cmp	w0, #0x2
  40371c:	b.eq	403748 <sqrt@plt+0x1d98>  // b.none
  403720:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  403724:	add	x3, x0, #0xa80
  403728:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40372c:	add	x2, x0, #0xa80
  403730:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  403734:	add	x1, x0, #0xa80
  403738:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  40373c:	add	x0, x0, #0xb78
  403740:	bl	40b16c <sqrt@plt+0x97bc>
  403744:	b	403964 <sqrt@plt+0x1fb4>
  403748:	ldr	x0, [sp, #24]
  40374c:	ldr	w0, [x0]
  403750:	cmp	w0, #0x0
  403754:	b.ne	403860 <sqrt@plt+0x1eb0>  // b.any
  403758:	ldr	x0, [sp, #24]
  40375c:	add	x0, x0, #0x4
  403760:	ldr	w0, [x0]
  403764:	cmp	w0, #0x0
  403768:	b.le	4037e4 <sqrt@plt+0x1e34>
  40376c:	ldr	x0, [sp, #16]
  403770:	ldr	w1, [x0, #8]
  403774:	ldr	w0, [sp, #76]
  403778:	lsr	w2, w0, #31
  40377c:	add	w0, w2, w0
  403780:	asr	w0, w0, #1
  403784:	neg	w0, w0
  403788:	add	w0, w1, w0
  40378c:	str	w0, [sp, #92]
  403790:	ldr	x0, [sp, #16]
  403794:	ldr	w1, [x0, #12]
  403798:	ldr	x0, [sp, #24]
  40379c:	add	x0, x0, #0x4
  4037a0:	ldr	w0, [x0]
  4037a4:	add	w1, w1, w0
  4037a8:	ldr	w0, [sp, #76]
  4037ac:	lsr	w2, w0, #31
  4037b0:	add	w0, w2, w0
  4037b4:	asr	w0, w0, #1
  4037b8:	add	w0, w1, w0
  4037bc:	str	w0, [sp, #88]
  4037c0:	ldr	x0, [sp, #24]
  4037c4:	add	x0, x0, #0x4
  4037c8:	ldr	w0, [x0]
  4037cc:	ldr	w1, [sp, #76]
  4037d0:	add	w0, w1, w0
  4037d4:	str	w0, [sp, #84]
  4037d8:	ldr	w0, [sp, #76]
  4037dc:	str	w0, [sp, #80]
  4037e0:	b	403964 <sqrt@plt+0x1fb4>
  4037e4:	ldr	x0, [sp, #24]
  4037e8:	add	x0, x0, #0x4
  4037ec:	ldr	w0, [x0]
  4037f0:	cmp	w0, #0x0
  4037f4:	b.ge	403964 <sqrt@plt+0x1fb4>  // b.tcont
  4037f8:	ldr	x0, [sp, #16]
  4037fc:	ldr	w1, [x0, #8]
  403800:	ldr	w0, [sp, #76]
  403804:	lsr	w2, w0, #31
  403808:	add	w0, w2, w0
  40380c:	asr	w0, w0, #1
  403810:	neg	w0, w0
  403814:	add	w0, w1, w0
  403818:	str	w0, [sp, #92]
  40381c:	ldr	x0, [sp, #16]
  403820:	ldr	w1, [x0, #12]
  403824:	ldr	w0, [sp, #76]
  403828:	lsr	w2, w0, #31
  40382c:	add	w0, w2, w0
  403830:	asr	w0, w0, #1
  403834:	add	w0, w1, w0
  403838:	str	w0, [sp, #88]
  40383c:	ldr	x0, [sp, #24]
  403840:	add	x0, x0, #0x4
  403844:	ldr	w0, [x0]
  403848:	ldr	w1, [sp, #76]
  40384c:	sub	w0, w1, w0
  403850:	str	w0, [sp, #84]
  403854:	ldr	w0, [sp, #76]
  403858:	str	w0, [sp, #80]
  40385c:	b	403964 <sqrt@plt+0x1fb4>
  403860:	ldr	x0, [sp, #24]
  403864:	add	x0, x0, #0x4
  403868:	ldr	w0, [x0]
  40386c:	cmp	w0, #0x0
  403870:	b.ne	403964 <sqrt@plt+0x1fb4>  // b.any
  403874:	ldr	x0, [sp, #24]
  403878:	ldr	w0, [x0]
  40387c:	cmp	w0, #0x0
  403880:	b.le	4038e8 <sqrt@plt+0x1f38>
  403884:	ldr	x0, [sp, #16]
  403888:	ldr	w1, [x0, #8]
  40388c:	ldr	w0, [sp, #76]
  403890:	lsr	w2, w0, #31
  403894:	add	w0, w2, w0
  403898:	asr	w0, w0, #1
  40389c:	neg	w0, w0
  4038a0:	add	w0, w1, w0
  4038a4:	str	w0, [sp, #92]
  4038a8:	ldr	x0, [sp, #16]
  4038ac:	ldr	w1, [x0, #12]
  4038b0:	ldr	w0, [sp, #76]
  4038b4:	lsr	w2, w0, #31
  4038b8:	add	w0, w2, w0
  4038bc:	asr	w0, w0, #1
  4038c0:	add	w0, w1, w0
  4038c4:	str	w0, [sp, #88]
  4038c8:	ldr	w0, [sp, #76]
  4038cc:	str	w0, [sp, #84]
  4038d0:	ldr	x0, [sp, #24]
  4038d4:	ldr	w0, [x0]
  4038d8:	ldr	w1, [sp, #76]
  4038dc:	add	w0, w1, w0
  4038e0:	str	w0, [sp, #80]
  4038e4:	b	403964 <sqrt@plt+0x1fb4>
  4038e8:	ldr	x0, [sp, #24]
  4038ec:	ldr	w0, [x0]
  4038f0:	cmp	w0, #0x0
  4038f4:	b.ge	403964 <sqrt@plt+0x1fb4>  // b.tcont
  4038f8:	ldr	x0, [sp, #16]
  4038fc:	ldr	w1, [x0, #8]
  403900:	ldr	x0, [sp, #24]
  403904:	ldr	w0, [x0]
  403908:	sub	w1, w1, w0
  40390c:	ldr	w0, [sp, #76]
  403910:	lsr	w2, w0, #31
  403914:	add	w0, w2, w0
  403918:	asr	w0, w0, #1
  40391c:	neg	w0, w0
  403920:	add	w0, w1, w0
  403924:	str	w0, [sp, #92]
  403928:	ldr	x0, [sp, #16]
  40392c:	ldr	w1, [x0, #12]
  403930:	ldr	w0, [sp, #76]
  403934:	lsr	w2, w0, #31
  403938:	add	w0, w2, w0
  40393c:	asr	w0, w0, #1
  403940:	add	w0, w1, w0
  403944:	str	w0, [sp, #88]
  403948:	ldr	w0, [sp, #76]
  40394c:	str	w0, [sp, #84]
  403950:	ldr	x0, [sp, #24]
  403954:	ldr	w0, [x0]
  403958:	ldr	w1, [sp, #76]
  40395c:	sub	w0, w1, w0
  403960:	str	w0, [sp, #80]
  403964:	ldr	w0, [sp, #84]
  403968:	cmp	w0, #0x0
  40396c:	b.eq	403b44 <sqrt@plt+0x2194>  // b.none
  403970:	ldr	w2, [sp, #88]
  403974:	ldr	w1, [sp, #92]
  403978:	ldr	x0, [sp, #40]
  40397c:	bl	403570 <sqrt@plt+0x1bc0>
  403980:	mov	w1, #0x89                  	// #137
  403984:	ldr	x0, [sp, #40]
  403988:	bl	4021ec <sqrt@plt+0x83c>
  40398c:	ldr	w1, [sp, #84]
  403990:	ldr	x0, [sp, #40]
  403994:	bl	402330 <sqrt@plt+0x980>
  403998:	ldr	w1, [sp, #80]
  40399c:	ldr	x0, [sp, #40]
  4039a0:	bl	402330 <sqrt@plt+0x980>
  4039a4:	b	403b44 <sqrt@plt+0x2194>
  4039a8:	ldr	w0, [sp, #36]
  4039ac:	cmp	w0, #0x74
  4039b0:	b.ne	403a24 <sqrt@plt+0x2074>  // b.any
  4039b4:	ldr	w0, [sp, #32]
  4039b8:	cmp	w0, #0x0
  4039bc:	b.ne	4039d0 <sqrt@plt+0x2020>  // b.any
  4039c0:	ldr	x0, [sp, #40]
  4039c4:	mov	w1, #0xffffffff            	// #-1
  4039c8:	str	w1, [x0, #4272]
  4039cc:	b	403b44 <sqrt@plt+0x2194>
  4039d0:	ldr	w0, [sp, #32]
  4039d4:	cmp	w0, #0x1
  4039d8:	b.eq	403a10 <sqrt@plt+0x2060>  // b.none
  4039dc:	ldr	w0, [sp, #32]
  4039e0:	cmp	w0, #0x2
  4039e4:	b.eq	403a10 <sqrt@plt+0x2060>  // b.none
  4039e8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4039ec:	add	x3, x0, #0xa80
  4039f0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4039f4:	add	x2, x0, #0xa80
  4039f8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4039fc:	add	x1, x0, #0xa80
  403a00:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  403a04:	add	x0, x0, #0xb98
  403a08:	bl	40b16c <sqrt@plt+0x97bc>
  403a0c:	b	403b44 <sqrt@plt+0x2194>
  403a10:	ldr	x0, [sp, #24]
  403a14:	ldr	w1, [x0]
  403a18:	ldr	x0, [sp, #40]
  403a1c:	str	w1, [x0, #4272]
  403a20:	b	403b44 <sqrt@plt+0x2194>
  403a24:	ldr	w0, [sp, #36]
  403a28:	cmp	w0, #0x52
  403a2c:	b.ne	403b44 <sqrt@plt+0x2194>  // b.any
  403a30:	ldr	w0, [sp, #32]
  403a34:	cmp	w0, #0x2
  403a38:	b.eq	403a64 <sqrt@plt+0x20b4>  // b.none
  403a3c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  403a40:	add	x3, x0, #0xa80
  403a44:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  403a48:	add	x2, x0, #0xa80
  403a4c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  403a50:	add	x1, x0, #0xa80
  403a54:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  403a58:	add	x0, x0, #0xbc0
  403a5c:	bl	40b16c <sqrt@plt+0x97bc>
  403a60:	b	403b44 <sqrt@plt+0x2194>
  403a64:	ldr	x0, [sp, #24]
  403a68:	ldr	w0, [x0]
  403a6c:	cmp	w0, #0x0
  403a70:	b.ne	403a88 <sqrt@plt+0x20d8>  // b.any
  403a74:	ldr	x0, [sp, #24]
  403a78:	add	x0, x0, #0x4
  403a7c:	ldr	w0, [x0]
  403a80:	cmp	w0, #0x0
  403a84:	b.eq	403b44 <sqrt@plt+0x2194>  // b.none
  403a88:	ldr	x0, [sp, #24]
  403a8c:	ldr	w0, [x0]
  403a90:	str	w0, [sp, #72]
  403a94:	ldr	x0, [sp, #24]
  403a98:	ldr	w0, [x0, #4]
  403a9c:	str	w0, [sp, #68]
  403aa0:	ldr	x0, [sp, #16]
  403aa4:	ldr	w0, [x0, #8]
  403aa8:	str	w0, [sp, #64]
  403aac:	ldr	x0, [sp, #16]
  403ab0:	ldr	w0, [x0, #12]
  403ab4:	str	w0, [sp, #60]
  403ab8:	ldr	w0, [sp, #68]
  403abc:	cmp	w0, #0x0
  403ac0:	b.le	403ae0 <sqrt@plt+0x2130>
  403ac4:	ldr	w1, [sp, #60]
  403ac8:	ldr	w0, [sp, #68]
  403acc:	add	w0, w1, w0
  403ad0:	str	w0, [sp, #60]
  403ad4:	ldr	w0, [sp, #68]
  403ad8:	neg	w0, w0
  403adc:	str	w0, [sp, #68]
  403ae0:	ldr	w0, [sp, #72]
  403ae4:	cmp	w0, #0x0
  403ae8:	b.ge	403b08 <sqrt@plt+0x2158>  // b.tcont
  403aec:	ldr	w1, [sp, #64]
  403af0:	ldr	w0, [sp, #72]
  403af4:	add	w0, w1, w0
  403af8:	str	w0, [sp, #64]
  403afc:	ldr	w0, [sp, #72]
  403b00:	neg	w0, w0
  403b04:	str	w0, [sp, #72]
  403b08:	ldr	w2, [sp, #60]
  403b0c:	ldr	w1, [sp, #64]
  403b10:	ldr	x0, [sp, #40]
  403b14:	bl	403570 <sqrt@plt+0x1bc0>
  403b18:	mov	w1, #0x89                  	// #137
  403b1c:	ldr	x0, [sp, #40]
  403b20:	bl	4021ec <sqrt@plt+0x83c>
  403b24:	ldr	w0, [sp, #68]
  403b28:	neg	w0, w0
  403b2c:	mov	w1, w0
  403b30:	ldr	x0, [sp, #40]
  403b34:	bl	402330 <sqrt@plt+0x980>
  403b38:	ldr	w1, [sp, #72]
  403b3c:	ldr	x0, [sp, #40]
  403b40:	bl	402330 <sqrt@plt+0x980>
  403b44:	nop
  403b48:	ldp	x29, x30, [sp], #96
  403b4c:	ret
  403b50:	stp	x29, x30, [sp, #-304]!
  403b54:	mov	x29, sp
  403b58:	str	x0, [sp, #24]
  403b5c:	str	x1, [sp, #16]
  403b60:	ldr	x0, [sp, #24]
  403b64:	ldr	w0, [x0, #4272]
  403b68:	cmp	w0, #0x0
  403b6c:	b.ge	403ba8 <sqrt@plt+0x21f8>  // b.tcont
  403b70:	ldr	x0, [sp, #16]
  403b74:	ldr	w1, [x0, #4]
  403b78:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  403b7c:	add	x0, x0, #0x1e8
  403b80:	ldr	w0, [x0]
  403b84:	mul	w0, w1, w0
  403b88:	mov	w1, #0x4dd3                	// #19923
  403b8c:	movk	w1, #0x1062, lsl #16
  403b90:	smull	x1, w0, w1
  403b94:	lsr	x1, x1, #32
  403b98:	asr	w1, w1, #3
  403b9c:	asr	w0, w0, #31
  403ba0:	sub	w0, w1, w0
  403ba4:	b	403bb0 <sqrt@plt+0x2200>
  403ba8:	ldr	x0, [sp, #24]
  403bac:	ldr	w0, [x0, #4272]
  403bb0:	bl	404dc4 <sqrt@plt+0x3414>
  403bb4:	str	w0, [sp, #300]
  403bb8:	ldr	x0, [sp, #24]
  403bbc:	ldr	w0, [x0, #4276]
  403bc0:	ldr	w1, [sp, #300]
  403bc4:	cmp	w1, w0
  403bc8:	b.eq	403bfc <sqrt@plt+0x224c>  // b.none
  403bcc:	add	x3, sp, #0x28
  403bd0:	ldr	w2, [sp, #300]
  403bd4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  403bd8:	add	x1, x0, #0xbe0
  403bdc:	mov	x0, x3
  403be0:	bl	401720 <sprintf@plt>
  403be4:	ldr	x0, [sp, #24]
  403be8:	add	x1, sp, #0x28
  403bec:	bl	403498 <sqrt@plt+0x1ae8>
  403bf0:	ldr	x0, [sp, #24]
  403bf4:	ldr	w1, [sp, #300]
  403bf8:	str	w1, [x0, #4276]
  403bfc:	nop
  403c00:	ldp	x29, x30, [sp], #304
  403c04:	ret
  403c08:	stp	x29, x30, [sp, #-304]!
  403c0c:	mov	x29, sp
  403c10:	str	x0, [sp, #24]
  403c14:	str	x1, [sp, #16]
  403c18:	ldr	x0, [sp, #16]
  403c1c:	ldr	x0, [x0, #32]
  403c20:	bl	404d84 <sqrt@plt+0x33d4>
  403c24:	cmp	w0, #0x0
  403c28:	cset	w0, ne  // ne = any
  403c2c:	and	w0, w0, #0xff
  403c30:	cmp	w0, #0x0
  403c34:	b.eq	403c40 <sqrt@plt+0x2290>  // b.none
  403c38:	str	wzr, [sp, #300]
  403c3c:	b	403c50 <sqrt@plt+0x22a0>
  403c40:	ldr	x0, [sp, #16]
  403c44:	ldr	x0, [x0, #32]
  403c48:	add	x1, sp, #0x12c
  403c4c:	bl	409f70 <sqrt@plt+0x85c0>
  403c50:	ldr	w0, [sp, #300]
  403c54:	ucvtf	d0, w0
  403c58:	mov	x0, #0xffe000000000        	// #281337537757184
  403c5c:	movk	x0, #0x40ef, lsl #48
  403c60:	fmov	d1, x0
  403c64:	fdiv	d0, d0, d1
  403c68:	fmov	d1, #1.000000000000000000e+00
  403c6c:	fsub	d0, d1, d0
  403c70:	add	x2, sp, #0x28
  403c74:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  403c78:	add	x1, x0, #0xbe8
  403c7c:	mov	x0, x2
  403c80:	bl	401720 <sprintf@plt>
  403c84:	ldr	x0, [sp, #24]
  403c88:	add	x1, sp, #0x28
  403c8c:	bl	403498 <sqrt@plt+0x1ae8>
  403c90:	nop
  403c94:	ldp	x29, x30, [sp], #304
  403c98:	ret
  403c9c:	sub	sp, sp, #0x4b0
  403ca0:	stp	x29, x30, [sp]
  403ca4:	mov	x29, sp
  403ca8:	stp	x19, x20, [sp, #16]
  403cac:	str	x0, [sp, #56]
  403cb0:	str	w1, [sp, #52]
  403cb4:	str	x2, [sp, #40]
  403cb8:	str	w3, [sp, #48]
  403cbc:	str	x4, [sp, #32]
  403cc0:	str	wzr, [sp, #1196]
  403cc4:	ldr	w0, [sp, #52]
  403cc8:	cmp	w0, #0x7e
  403ccc:	b.eq	404294 <sqrt@plt+0x28e4>  // b.none
  403cd0:	ldr	w0, [sp, #52]
  403cd4:	cmp	w0, #0x7e
  403cd8:	b.gt	4047e8 <sqrt@plt+0x2e38>
  403cdc:	ldr	w0, [sp, #52]
  403ce0:	cmp	w0, #0x74
  403ce4:	b.eq	404668 <sqrt@plt+0x2cb8>  // b.none
  403ce8:	ldr	w0, [sp, #52]
  403cec:	cmp	w0, #0x74
  403cf0:	b.gt	4047e8 <sqrt@plt+0x2e38>
  403cf4:	ldr	w0, [sp, #52]
  403cf8:	cmp	w0, #0x70
  403cfc:	b.eq	4040d8 <sqrt@plt+0x2728>  // b.none
  403d00:	ldr	w0, [sp, #52]
  403d04:	cmp	w0, #0x70
  403d08:	b.gt	4047e8 <sqrt@plt+0x2e38>
  403d0c:	ldr	w0, [sp, #52]
  403d10:	cmp	w0, #0x6c
  403d14:	b.eq	403ed8 <sqrt@plt+0x2528>  // b.none
  403d18:	ldr	w0, [sp, #52]
  403d1c:	cmp	w0, #0x6c
  403d20:	b.gt	4047e8 <sqrt@plt+0x2e38>
  403d24:	ldr	w0, [sp, #52]
  403d28:	cmp	w0, #0x65
  403d2c:	b.eq	403fb4 <sqrt@plt+0x2604>  // b.none
  403d30:	ldr	w0, [sp, #52]
  403d34:	cmp	w0, #0x65
  403d38:	b.gt	4047e8 <sqrt@plt+0x2e38>
  403d3c:	ldr	w0, [sp, #52]
  403d40:	cmp	w0, #0x63
  403d44:	b.eq	403dc0 <sqrt@plt+0x2410>  // b.none
  403d48:	ldr	w0, [sp, #52]
  403d4c:	cmp	w0, #0x63
  403d50:	b.gt	4047e8 <sqrt@plt+0x2e38>
  403d54:	ldr	w0, [sp, #52]
  403d58:	cmp	w0, #0x61
  403d5c:	b.eq	404404 <sqrt@plt+0x2a54>  // b.none
  403d60:	ldr	w0, [sp, #52]
  403d64:	cmp	w0, #0x61
  403d68:	b.gt	4047e8 <sqrt@plt+0x2e38>
  403d6c:	ldr	w0, [sp, #52]
  403d70:	cmp	w0, #0x52
  403d74:	b.eq	4046d8 <sqrt@plt+0x2d28>  // b.none
  403d78:	ldr	w0, [sp, #52]
  403d7c:	cmp	w0, #0x52
  403d80:	b.gt	4047e8 <sqrt@plt+0x2e38>
  403d84:	ldr	w0, [sp, #52]
  403d88:	cmp	w0, #0x50
  403d8c:	b.eq	4040d0 <sqrt@plt+0x2720>  // b.none
  403d90:	ldr	w0, [sp, #52]
  403d94:	cmp	w0, #0x50
  403d98:	b.gt	4047e8 <sqrt@plt+0x2e38>
  403d9c:	ldr	w0, [sp, #52]
  403da0:	cmp	w0, #0x43
  403da4:	b.eq	403db8 <sqrt@plt+0x2408>  // b.none
  403da8:	ldr	w0, [sp, #52]
  403dac:	cmp	w0, #0x45
  403db0:	b.eq	403fac <sqrt@plt+0x25fc>  // b.none
  403db4:	b	4047e8 <sqrt@plt+0x2e38>
  403db8:	mov	w0, #0x1                   	// #1
  403dbc:	str	w0, [sp, #1196]
  403dc0:	ldr	w0, [sp, #48]
  403dc4:	cmp	w0, #0x1
  403dc8:	b.eq	403e0c <sqrt@plt+0x245c>  // b.none
  403dcc:	ldr	w0, [sp, #52]
  403dd0:	cmp	w0, #0x43
  403dd4:	b.ne	403de4 <sqrt@plt+0x2434>  // b.any
  403dd8:	ldr	w0, [sp, #48]
  403ddc:	cmp	w0, #0x2
  403de0:	b.eq	403e0c <sqrt@plt+0x245c>  // b.none
  403de4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  403de8:	add	x3, x0, #0xa80
  403dec:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  403df0:	add	x2, x0, #0xa80
  403df4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  403df8:	add	x1, x0, #0xa80
  403dfc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  403e00:	add	x0, x0, #0xbf0
  403e04:	bl	40b16c <sqrt@plt+0x97bc>
  403e08:	b	404828 <sqrt@plt+0x2e78>
  403e0c:	ldr	x3, [sp, #56]
  403e10:	ldr	x0, [sp, #32]
  403e14:	ldr	w1, [x0, #8]
  403e18:	ldr	x0, [sp, #40]
  403e1c:	ldr	w0, [x0]
  403e20:	lsr	w2, w0, #31
  403e24:	add	w0, w2, w0
  403e28:	asr	w0, w0, #1
  403e2c:	add	w1, w1, w0
  403e30:	ldr	x0, [sp, #32]
  403e34:	ldr	w0, [x0, #12]
  403e38:	mov	w2, w0
  403e3c:	mov	x0, x3
  403e40:	bl	403570 <sqrt@plt+0x1bc0>
  403e44:	ldr	w0, [sp, #1196]
  403e48:	cmp	w0, #0x0
  403e4c:	b.eq	403e60 <sqrt@plt+0x24b0>  // b.none
  403e50:	ldr	x1, [sp, #32]
  403e54:	ldr	x0, [sp, #56]
  403e58:	bl	403c08 <sqrt@plt+0x2258>
  403e5c:	b	403e6c <sqrt@plt+0x24bc>
  403e60:	ldr	x1, [sp, #32]
  403e64:	ldr	x0, [sp, #56]
  403e68:	bl	403b50 <sqrt@plt+0x21a0>
  403e6c:	ldr	x0, [sp, #40]
  403e70:	ldr	w0, [x0]
  403e74:	lsr	w1, w0, #31
  403e78:	add	w0, w1, w0
  403e7c:	asr	w0, w0, #1
  403e80:	bl	404dc4 <sqrt@plt+0x3414>
  403e84:	str	w0, [sp, #1124]
  403e88:	ldr	w0, [sp, #1196]
  403e8c:	cmp	w0, #0x0
  403e90:	b.eq	403ea0 <sqrt@plt+0x24f0>  // b.none
  403e94:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  403e98:	add	x0, x0, #0xc10
  403e9c:	b	403ea8 <sqrt@plt+0x24f8>
  403ea0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  403ea4:	add	x0, x0, #0xc18
  403ea8:	add	x5, sp, #0x50
  403eac:	ldr	w4, [sp, #1124]
  403eb0:	ldr	w3, [sp, #1124]
  403eb4:	mov	x2, x0
  403eb8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  403ebc:	add	x1, x0, #0xc20
  403ec0:	mov	x0, x5
  403ec4:	bl	401720 <sprintf@plt>
  403ec8:	ldr	x0, [sp, #56]
  403ecc:	add	x1, sp, #0x50
  403ed0:	bl	403498 <sqrt@plt+0x1ae8>
  403ed4:	b	404828 <sqrt@plt+0x2e78>
  403ed8:	ldr	w0, [sp, #48]
  403edc:	cmp	w0, #0x2
  403ee0:	b.eq	403f0c <sqrt@plt+0x255c>  // b.none
  403ee4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  403ee8:	add	x3, x0, #0xa80
  403eec:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  403ef0:	add	x2, x0, #0xa80
  403ef4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  403ef8:	add	x1, x0, #0xa80
  403efc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  403f00:	add	x0, x0, #0xb78
  403f04:	bl	40b16c <sqrt@plt+0x97bc>
  403f08:	b	404828 <sqrt@plt+0x2e78>
  403f0c:	ldr	x3, [sp, #56]
  403f10:	ldr	x0, [sp, #32]
  403f14:	ldr	w1, [x0, #8]
  403f18:	ldr	x0, [sp, #32]
  403f1c:	ldr	w0, [x0, #12]
  403f20:	mov	w2, w0
  403f24:	mov	x0, x3
  403f28:	bl	403570 <sqrt@plt+0x1bc0>
  403f2c:	ldr	x1, [sp, #32]
  403f30:	ldr	x0, [sp, #56]
  403f34:	bl	403b50 <sqrt@plt+0x21a0>
  403f38:	ldr	x2, [sp, #56]
  403f3c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  403f40:	add	x1, x0, #0xc38
  403f44:	mov	x0, x2
  403f48:	bl	403498 <sqrt@plt+0x1ae8>
  403f4c:	ldr	x0, [sp, #40]
  403f50:	ldr	w0, [x0]
  403f54:	bl	404dc4 <sqrt@plt+0x3414>
  403f58:	mov	w19, w0
  403f5c:	ldr	x0, [sp, #40]
  403f60:	add	x0, x0, #0x4
  403f64:	ldr	w0, [x0]
  403f68:	bl	404dc4 <sqrt@plt+0x3414>
  403f6c:	add	x4, sp, #0x50
  403f70:	mov	w3, w0
  403f74:	mov	w2, w19
  403f78:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  403f7c:	add	x1, x0, #0xc40
  403f80:	mov	x0, x4
  403f84:	bl	401720 <sprintf@plt>
  403f88:	ldr	x0, [sp, #56]
  403f8c:	add	x1, sp, #0x50
  403f90:	bl	403498 <sqrt@plt+0x1ae8>
  403f94:	ldr	x2, [sp, #56]
  403f98:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  403f9c:	add	x1, x0, #0xc50
  403fa0:	mov	x0, x2
  403fa4:	bl	403498 <sqrt@plt+0x1ae8>
  403fa8:	b	404828 <sqrt@plt+0x2e78>
  403fac:	mov	w0, #0x1                   	// #1
  403fb0:	str	w0, [sp, #1196]
  403fb4:	ldr	w0, [sp, #48]
  403fb8:	cmp	w0, #0x2
  403fbc:	b.eq	403fe8 <sqrt@plt+0x2638>  // b.none
  403fc0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  403fc4:	add	x3, x0, #0xa80
  403fc8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  403fcc:	add	x2, x0, #0xa80
  403fd0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  403fd4:	add	x1, x0, #0xa80
  403fd8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  403fdc:	add	x0, x0, #0xc58
  403fe0:	bl	40b16c <sqrt@plt+0x97bc>
  403fe4:	b	404828 <sqrt@plt+0x2e78>
  403fe8:	ldr	x3, [sp, #56]
  403fec:	ldr	x0, [sp, #32]
  403ff0:	ldr	w1, [x0, #8]
  403ff4:	ldr	x0, [sp, #40]
  403ff8:	ldr	w0, [x0]
  403ffc:	lsr	w2, w0, #31
  404000:	add	w0, w2, w0
  404004:	asr	w0, w0, #1
  404008:	add	w1, w1, w0
  40400c:	ldr	x0, [sp, #32]
  404010:	ldr	w0, [x0, #12]
  404014:	mov	w2, w0
  404018:	mov	x0, x3
  40401c:	bl	403570 <sqrt@plt+0x1bc0>
  404020:	ldr	w0, [sp, #1196]
  404024:	cmp	w0, #0x0
  404028:	b.eq	40403c <sqrt@plt+0x268c>  // b.none
  40402c:	ldr	x1, [sp, #32]
  404030:	ldr	x0, [sp, #56]
  404034:	bl	403c08 <sqrt@plt+0x2258>
  404038:	b	404048 <sqrt@plt+0x2698>
  40403c:	ldr	x1, [sp, #32]
  404040:	ldr	x0, [sp, #56]
  404044:	bl	403b50 <sqrt@plt+0x21a0>
  404048:	ldr	w0, [sp, #1196]
  40404c:	cmp	w0, #0x0
  404050:	b.eq	404060 <sqrt@plt+0x26b0>  // b.none
  404054:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  404058:	add	x19, x0, #0xc10
  40405c:	b	404068 <sqrt@plt+0x26b8>
  404060:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  404064:	add	x19, x0, #0xc18
  404068:	ldr	x0, [sp, #40]
  40406c:	ldr	w0, [x0]
  404070:	lsr	w1, w0, #31
  404074:	add	w0, w1, w0
  404078:	asr	w0, w0, #1
  40407c:	bl	404dc4 <sqrt@plt+0x3414>
  404080:	mov	w20, w0
  404084:	ldr	x0, [sp, #40]
  404088:	add	x0, x0, #0x4
  40408c:	ldr	w0, [x0]
  404090:	lsr	w1, w0, #31
  404094:	add	w0, w1, w0
  404098:	asr	w0, w0, #1
  40409c:	bl	404dc4 <sqrt@plt+0x3414>
  4040a0:	add	x5, sp, #0x50
  4040a4:	mov	w4, w0
  4040a8:	mov	w3, w20
  4040ac:	mov	x2, x19
  4040b0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  4040b4:	add	x1, x0, #0xc20
  4040b8:	mov	x0, x5
  4040bc:	bl	401720 <sprintf@plt>
  4040c0:	ldr	x0, [sp, #56]
  4040c4:	add	x1, sp, #0x50
  4040c8:	bl	403498 <sqrt@plt+0x1ae8>
  4040cc:	b	404828 <sqrt@plt+0x2e78>
  4040d0:	mov	w0, #0x1                   	// #1
  4040d4:	str	w0, [sp, #1196]
  4040d8:	ldr	w0, [sp, #48]
  4040dc:	and	w0, w0, #0x1
  4040e0:	cmp	w0, #0x0
  4040e4:	b.eq	404110 <sqrt@plt+0x2760>  // b.none
  4040e8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4040ec:	add	x3, x0, #0xa80
  4040f0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4040f4:	add	x2, x0, #0xa80
  4040f8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4040fc:	add	x1, x0, #0xa80
  404100:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  404104:	add	x0, x0, #0xc80
  404108:	bl	40b16c <sqrt@plt+0x97bc>
  40410c:	b	404828 <sqrt@plt+0x2e78>
  404110:	ldr	w0, [sp, #48]
  404114:	cmp	w0, #0x0
  404118:	b.ne	404144 <sqrt@plt+0x2794>  // b.any
  40411c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  404120:	add	x3, x0, #0xa80
  404124:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  404128:	add	x2, x0, #0xa80
  40412c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  404130:	add	x1, x0, #0xa80
  404134:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  404138:	add	x0, x0, #0xcb0
  40413c:	bl	40b16c <sqrt@plt+0x97bc>
  404140:	b	404828 <sqrt@plt+0x2e78>
  404144:	ldr	x3, [sp, #56]
  404148:	ldr	x0, [sp, #32]
  40414c:	ldr	w1, [x0, #8]
  404150:	ldr	x0, [sp, #32]
  404154:	ldr	w0, [x0, #12]
  404158:	mov	w2, w0
  40415c:	mov	x0, x3
  404160:	bl	403570 <sqrt@plt+0x1bc0>
  404164:	ldr	w0, [sp, #1196]
  404168:	cmp	w0, #0x0
  40416c:	b.eq	404180 <sqrt@plt+0x27d0>  // b.none
  404170:	ldr	x1, [sp, #32]
  404174:	ldr	x0, [sp, #56]
  404178:	bl	403c08 <sqrt@plt+0x2258>
  40417c:	b	40418c <sqrt@plt+0x27dc>
  404180:	ldr	x1, [sp, #32]
  404184:	ldr	x0, [sp, #56]
  404188:	bl	403b50 <sqrt@plt+0x21a0>
  40418c:	ldr	x2, [sp, #56]
  404190:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  404194:	add	x1, x0, #0xc38
  404198:	mov	x0, x2
  40419c:	bl	403498 <sqrt@plt+0x1ae8>
  4041a0:	str	wzr, [sp, #1192]
  4041a4:	str	wzr, [sp, #1188]
  4041a8:	str	wzr, [sp, #1184]
  4041ac:	ldr	w1, [sp, #1184]
  4041b0:	ldr	w0, [sp, #48]
  4041b4:	cmp	w1, w0
  4041b8:	b.ge	40424c <sqrt@plt+0x289c>  // b.tcont
  4041bc:	ldrsw	x0, [sp, #1184]
  4041c0:	lsl	x0, x0, #2
  4041c4:	ldr	x1, [sp, #40]
  4041c8:	add	x0, x1, x0
  4041cc:	ldr	w0, [x0]
  4041d0:	ldr	w1, [sp, #1192]
  4041d4:	add	w0, w1, w0
  4041d8:	str	w0, [sp, #1192]
  4041dc:	ldrsw	x0, [sp, #1184]
  4041e0:	add	x0, x0, #0x1
  4041e4:	lsl	x0, x0, #2
  4041e8:	ldr	x1, [sp, #40]
  4041ec:	add	x0, x1, x0
  4041f0:	ldr	w0, [x0]
  4041f4:	ldr	w1, [sp, #1188]
  4041f8:	add	w0, w1, w0
  4041fc:	str	w0, [sp, #1188]
  404200:	ldr	w0, [sp, #1192]
  404204:	bl	404dc4 <sqrt@plt+0x3414>
  404208:	mov	w19, w0
  40420c:	ldr	w0, [sp, #1188]
  404210:	bl	404dc4 <sqrt@plt+0x3414>
  404214:	add	x4, sp, #0x50
  404218:	mov	w3, w0
  40421c:	mov	w2, w19
  404220:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  404224:	add	x1, x0, #0xc40
  404228:	mov	x0, x4
  40422c:	bl	401720 <sprintf@plt>
  404230:	ldr	x0, [sp, #56]
  404234:	add	x1, sp, #0x50
  404238:	bl	403498 <sqrt@plt+0x1ae8>
  40423c:	ldr	w0, [sp, #1184]
  404240:	add	w0, w0, #0x2
  404244:	str	w0, [sp, #1184]
  404248:	b	4041ac <sqrt@plt+0x27fc>
  40424c:	ldr	x2, [sp, #56]
  404250:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  404254:	add	x1, x0, #0xc38
  404258:	mov	x0, x2
  40425c:	bl	403498 <sqrt@plt+0x1ae8>
  404260:	ldr	x2, [sp, #56]
  404264:	ldr	w0, [sp, #1196]
  404268:	cmp	w0, #0x0
  40426c:	b.eq	40427c <sqrt@plt+0x28cc>  // b.none
  404270:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  404274:	add	x0, x0, #0xcd0
  404278:	b	404284 <sqrt@plt+0x28d4>
  40427c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  404280:	add	x0, x0, #0xc50
  404284:	mov	x1, x0
  404288:	mov	x0, x2
  40428c:	bl	403498 <sqrt@plt+0x1ae8>
  404290:	b	404828 <sqrt@plt+0x2e78>
  404294:	ldr	w0, [sp, #48]
  404298:	and	w0, w0, #0x1
  40429c:	cmp	w0, #0x0
  4042a0:	b.eq	4042cc <sqrt@plt+0x291c>  // b.none
  4042a4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4042a8:	add	x3, x0, #0xa80
  4042ac:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4042b0:	add	x2, x0, #0xa80
  4042b4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4042b8:	add	x1, x0, #0xa80
  4042bc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  4042c0:	add	x0, x0, #0xcd8
  4042c4:	bl	40b16c <sqrt@plt+0x97bc>
  4042c8:	b	404828 <sqrt@plt+0x2e78>
  4042cc:	ldr	w0, [sp, #48]
  4042d0:	cmp	w0, #0x0
  4042d4:	b.ne	404300 <sqrt@plt+0x2950>  // b.any
  4042d8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4042dc:	add	x3, x0, #0xa80
  4042e0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4042e4:	add	x2, x0, #0xa80
  4042e8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4042ec:	add	x1, x0, #0xa80
  4042f0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  4042f4:	add	x0, x0, #0xd08
  4042f8:	bl	40b16c <sqrt@plt+0x97bc>
  4042fc:	b	404828 <sqrt@plt+0x2e78>
  404300:	ldr	x3, [sp, #56]
  404304:	ldr	x0, [sp, #32]
  404308:	ldr	w1, [x0, #8]
  40430c:	ldr	x0, [sp, #32]
  404310:	ldr	w0, [x0, #12]
  404314:	mov	w2, w0
  404318:	mov	x0, x3
  40431c:	bl	403570 <sqrt@plt+0x1bc0>
  404320:	ldr	x1, [sp, #32]
  404324:	ldr	x0, [sp, #56]
  404328:	bl	403b50 <sqrt@plt+0x21a0>
  40432c:	ldr	x2, [sp, #56]
  404330:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  404334:	add	x1, x0, #0xc38
  404338:	mov	x0, x2
  40433c:	bl	403498 <sqrt@plt+0x1ae8>
  404340:	str	wzr, [sp, #1180]
  404344:	str	wzr, [sp, #1176]
  404348:	str	wzr, [sp, #1172]
  40434c:	ldr	w1, [sp, #1172]
  404350:	ldr	w0, [sp, #48]
  404354:	cmp	w1, w0
  404358:	b.ge	4043ec <sqrt@plt+0x2a3c>  // b.tcont
  40435c:	ldrsw	x0, [sp, #1172]
  404360:	lsl	x0, x0, #2
  404364:	ldr	x1, [sp, #40]
  404368:	add	x0, x1, x0
  40436c:	ldr	w0, [x0]
  404370:	ldr	w1, [sp, #1180]
  404374:	add	w0, w1, w0
  404378:	str	w0, [sp, #1180]
  40437c:	ldrsw	x0, [sp, #1172]
  404380:	add	x0, x0, #0x1
  404384:	lsl	x0, x0, #2
  404388:	ldr	x1, [sp, #40]
  40438c:	add	x0, x1, x0
  404390:	ldr	w0, [x0]
  404394:	ldr	w1, [sp, #1176]
  404398:	add	w0, w1, w0
  40439c:	str	w0, [sp, #1176]
  4043a0:	ldr	w0, [sp, #1180]
  4043a4:	bl	404dc4 <sqrt@plt+0x3414>
  4043a8:	mov	w19, w0
  4043ac:	ldr	w0, [sp, #1176]
  4043b0:	bl	404dc4 <sqrt@plt+0x3414>
  4043b4:	add	x4, sp, #0x50
  4043b8:	mov	w3, w0
  4043bc:	mov	w2, w19
  4043c0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  4043c4:	add	x1, x0, #0xc40
  4043c8:	mov	x0, x4
  4043cc:	bl	401720 <sprintf@plt>
  4043d0:	ldr	x0, [sp, #56]
  4043d4:	add	x1, sp, #0x50
  4043d8:	bl	403498 <sqrt@plt+0x1ae8>
  4043dc:	ldr	w0, [sp, #1172]
  4043e0:	add	w0, w0, #0x2
  4043e4:	str	w0, [sp, #1172]
  4043e8:	b	40434c <sqrt@plt+0x299c>
  4043ec:	ldr	x2, [sp, #56]
  4043f0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  4043f4:	add	x1, x0, #0xd20
  4043f8:	mov	x0, x2
  4043fc:	bl	403498 <sqrt@plt+0x1ae8>
  404400:	b	404828 <sqrt@plt+0x2e78>
  404404:	ldr	w0, [sp, #48]
  404408:	cmp	w0, #0x4
  40440c:	b.eq	404438 <sqrt@plt+0x2a88>  // b.none
  404410:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  404414:	add	x3, x0, #0xa80
  404418:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40441c:	add	x2, x0, #0xa80
  404420:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  404424:	add	x1, x0, #0xa80
  404428:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  40442c:	add	x0, x0, #0xd28
  404430:	bl	40b16c <sqrt@plt+0x97bc>
  404434:	b	404828 <sqrt@plt+0x2e78>
  404438:	ldr	x1, [sp, #32]
  40443c:	ldr	x0, [sp, #56]
  404440:	bl	403b50 <sqrt@plt+0x21a0>
  404444:	add	x0, sp, #0x40
  404448:	mov	x1, x0
  40444c:	ldr	x0, [sp, #40]
  404450:	bl	40fe68 <sqrt@plt+0xe4b8>
  404454:	cmp	w0, #0x0
  404458:	cset	w0, ne  // ne = any
  40445c:	and	w0, w0, #0xff
  404460:	cmp	w0, #0x0
  404464:	b.eq	4045b4 <sqrt@plt+0x2c04>  // b.none
  404468:	ldr	d1, [sp, #64]
  40446c:	ldr	d0, [sp, #64]
  404470:	fmul	d1, d1, d0
  404474:	ldr	d2, [sp, #72]
  404478:	ldr	d0, [sp, #72]
  40447c:	fmul	d0, d2, d0
  404480:	fadd	d0, d1, d0
  404484:	bl	4019b0 <sqrt@plt>
  404488:	fmov	d1, d0
  40448c:	fmov	d0, #5.000000000000000000e-01
  404490:	fadd	d0, d1, d0
  404494:	fcvtzs	w0, d0
  404498:	bl	404dc4 <sqrt@plt+0x3414>
  40449c:	str	w0, [sp, #1140]
  4044a0:	ldr	x3, [sp, #56]
  4044a4:	ldr	x0, [sp, #32]
  4044a8:	ldr	w1, [x0, #8]
  4044ac:	ldr	d0, [sp, #64]
  4044b0:	fcvtzs	w0, d0
  4044b4:	add	w4, w1, w0
  4044b8:	ldr	x0, [sp, #32]
  4044bc:	ldr	w1, [x0, #12]
  4044c0:	ldr	d0, [sp, #72]
  4044c4:	fcvtzs	w0, d0
  4044c8:	add	w0, w1, w0
  4044cc:	mov	w2, w0
  4044d0:	mov	w1, w4
  4044d4:	mov	x0, x3
  4044d8:	bl	403570 <sqrt@plt+0x1bc0>
  4044dc:	ldr	x0, [sp, #40]
  4044e0:	add	x0, x0, #0x4
  4044e4:	ldr	w1, [x0]
  4044e8:	ldr	x0, [sp, #40]
  4044ec:	add	x0, x0, #0xc
  4044f0:	ldr	w0, [x0]
  4044f4:	add	w0, w1, w0
  4044f8:	scvtf	d1, w0
  4044fc:	ldr	d0, [sp, #72]
  404500:	fsub	d2, d1, d0
  404504:	ldr	x0, [sp, #40]
  404508:	ldr	w1, [x0]
  40450c:	ldr	x0, [sp, #40]
  404510:	add	x0, x0, #0x8
  404514:	ldr	w0, [x0]
  404518:	add	w0, w1, w0
  40451c:	scvtf	d1, w0
  404520:	ldr	d0, [sp, #64]
  404524:	fsub	d0, d1, d0
  404528:	fmov	d1, d0
  40452c:	fmov	d0, d2
  404530:	bl	401740 <atan2@plt>
  404534:	str	d0, [sp, #1160]
  404538:	ldr	d0, [sp, #72]
  40453c:	fneg	d2, d0
  404540:	ldr	d0, [sp, #64]
  404544:	fneg	d0, d0
  404548:	fmov	d1, d0
  40454c:	fmov	d0, d2
  404550:	bl	401740 <atan2@plt>
  404554:	str	d0, [sp, #1128]
  404558:	ldr	d1, [sp, #1128]
  40455c:	ldr	d0, [sp, #1160]
  404560:	fsub	d0, d1, d0
  404564:	fcmpe	d0, #0.0
  404568:	b.pl	404580 <sqrt@plt+0x2bd0>  // b.nfrst
  40456c:	ldr	d0, [sp, #1160]
  404570:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  404574:	ldr	d1, [x0, #3752]
  404578:	fsub	d0, d0, d1
  40457c:	str	d0, [sp, #1160]
  404580:	add	x4, sp, #0x50
  404584:	ldr	d1, [sp, #1128]
  404588:	ldr	d0, [sp, #1160]
  40458c:	ldr	w3, [sp, #1140]
  404590:	ldr	w2, [sp, #1140]
  404594:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  404598:	add	x1, x0, #0xd48
  40459c:	mov	x0, x4
  4045a0:	bl	401720 <sprintf@plt>
  4045a4:	ldr	x0, [sp, #56]
  4045a8:	add	x1, sp, #0x50
  4045ac:	bl	403498 <sqrt@plt+0x1ae8>
  4045b0:	b	404828 <sqrt@plt+0x2e78>
  4045b4:	ldr	x3, [sp, #56]
  4045b8:	ldr	x0, [sp, #32]
  4045bc:	ldr	w1, [x0, #8]
  4045c0:	ldr	x0, [sp, #32]
  4045c4:	ldr	w0, [x0, #12]
  4045c8:	mov	w2, w0
  4045cc:	mov	x0, x3
  4045d0:	bl	403570 <sqrt@plt+0x1bc0>
  4045d4:	ldr	x2, [sp, #56]
  4045d8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  4045dc:	add	x1, x0, #0xc38
  4045e0:	mov	x0, x2
  4045e4:	bl	403498 <sqrt@plt+0x1ae8>
  4045e8:	ldr	x0, [sp, #40]
  4045ec:	ldr	w1, [x0]
  4045f0:	ldr	x0, [sp, #40]
  4045f4:	add	x0, x0, #0x8
  4045f8:	ldr	w0, [x0]
  4045fc:	add	w0, w1, w0
  404600:	bl	404dc4 <sqrt@plt+0x3414>
  404604:	mov	w19, w0
  404608:	ldr	x0, [sp, #40]
  40460c:	add	x0, x0, #0x4
  404610:	ldr	w1, [x0]
  404614:	ldr	x0, [sp, #40]
  404618:	add	x0, x0, #0xc
  40461c:	ldr	w0, [x0]
  404620:	add	w0, w1, w0
  404624:	bl	404dc4 <sqrt@plt+0x3414>
  404628:	add	x4, sp, #0x50
  40462c:	mov	w3, w0
  404630:	mov	w2, w19
  404634:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  404638:	add	x1, x0, #0xc40
  40463c:	mov	x0, x4
  404640:	bl	401720 <sprintf@plt>
  404644:	ldr	x0, [sp, #56]
  404648:	add	x1, sp, #0x50
  40464c:	bl	403498 <sqrt@plt+0x1ae8>
  404650:	ldr	x2, [sp, #56]
  404654:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  404658:	add	x1, x0, #0xc50
  40465c:	mov	x0, x2
  404660:	bl	403498 <sqrt@plt+0x1ae8>
  404664:	b	404828 <sqrt@plt+0x2e78>
  404668:	ldr	w0, [sp, #48]
  40466c:	cmp	w0, #0x0
  404670:	b.ne	404684 <sqrt@plt+0x2cd4>  // b.any
  404674:	ldr	x0, [sp, #56]
  404678:	mov	w1, #0xffffffff            	// #-1
  40467c:	str	w1, [x0, #4272]
  404680:	b	404828 <sqrt@plt+0x2e78>
  404684:	ldr	w0, [sp, #48]
  404688:	cmp	w0, #0x1
  40468c:	b.eq	4046c4 <sqrt@plt+0x2d14>  // b.none
  404690:	ldr	w0, [sp, #48]
  404694:	cmp	w0, #0x2
  404698:	b.eq	4046c4 <sqrt@plt+0x2d14>  // b.none
  40469c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4046a0:	add	x3, x0, #0xa80
  4046a4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4046a8:	add	x2, x0, #0xa80
  4046ac:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4046b0:	add	x1, x0, #0xa80
  4046b4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  4046b8:	add	x0, x0, #0xb98
  4046bc:	bl	40b16c <sqrt@plt+0x97bc>
  4046c0:	b	404828 <sqrt@plt+0x2e78>
  4046c4:	ldr	x0, [sp, #40]
  4046c8:	ldr	w1, [x0]
  4046cc:	ldr	x0, [sp, #56]
  4046d0:	str	w1, [x0, #4272]
  4046d4:	b	404828 <sqrt@plt+0x2e78>
  4046d8:	ldr	w0, [sp, #48]
  4046dc:	cmp	w0, #0x2
  4046e0:	b.eq	40470c <sqrt@plt+0x2d5c>  // b.none
  4046e4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4046e8:	add	x3, x0, #0xa80
  4046ec:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4046f0:	add	x2, x0, #0xa80
  4046f4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4046f8:	add	x1, x0, #0xa80
  4046fc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  404700:	add	x0, x0, #0xbc0
  404704:	bl	40b16c <sqrt@plt+0x97bc>
  404708:	b	404828 <sqrt@plt+0x2e78>
  40470c:	ldr	x0, [sp, #40]
  404710:	ldr	w0, [x0]
  404714:	str	w0, [sp, #1156]
  404718:	ldr	w0, [sp, #1156]
  40471c:	cmp	w0, #0x0
  404720:	b.eq	40481c <sqrt@plt+0x2e6c>  // b.none
  404724:	ldr	x0, [sp, #40]
  404728:	ldr	w0, [x0, #4]
  40472c:	str	w0, [sp, #1152]
  404730:	ldr	w0, [sp, #1152]
  404734:	cmp	w0, #0x0
  404738:	b.eq	404824 <sqrt@plt+0x2e74>  // b.none
  40473c:	ldr	x0, [sp, #32]
  404740:	ldr	w0, [x0, #8]
  404744:	str	w0, [sp, #1148]
  404748:	ldr	x0, [sp, #32]
  40474c:	ldr	w0, [x0, #12]
  404750:	str	w0, [sp, #1144]
  404754:	ldr	w0, [sp, #1152]
  404758:	cmp	w0, #0x0
  40475c:	b.le	40477c <sqrt@plt+0x2dcc>
  404760:	ldr	w1, [sp, #1144]
  404764:	ldr	w0, [sp, #1152]
  404768:	add	w0, w1, w0
  40476c:	str	w0, [sp, #1144]
  404770:	ldr	w0, [sp, #1152]
  404774:	neg	w0, w0
  404778:	str	w0, [sp, #1152]
  40477c:	ldr	w0, [sp, #1156]
  404780:	cmp	w0, #0x0
  404784:	b.ge	4047a4 <sqrt@plt+0x2df4>  // b.tcont
  404788:	ldr	w1, [sp, #1148]
  40478c:	ldr	w0, [sp, #1156]
  404790:	add	w0, w1, w0
  404794:	str	w0, [sp, #1148]
  404798:	ldr	w0, [sp, #1156]
  40479c:	neg	w0, w0
  4047a0:	str	w0, [sp, #1156]
  4047a4:	ldr	x0, [sp, #56]
  4047a8:	ldr	w2, [sp, #1144]
  4047ac:	ldr	w1, [sp, #1148]
  4047b0:	bl	403570 <sqrt@plt+0x1bc0>
  4047b4:	ldr	x0, [sp, #56]
  4047b8:	mov	w1, #0x89                  	// #137
  4047bc:	bl	4021ec <sqrt@plt+0x83c>
  4047c0:	ldr	x2, [sp, #56]
  4047c4:	ldr	w0, [sp, #1152]
  4047c8:	neg	w0, w0
  4047cc:	mov	w1, w0
  4047d0:	mov	x0, x2
  4047d4:	bl	402330 <sqrt@plt+0x980>
  4047d8:	ldr	x0, [sp, #56]
  4047dc:	ldr	w1, [sp, #1156]
  4047e0:	bl	402330 <sqrt@plt+0x980>
  4047e4:	b	404828 <sqrt@plt+0x2e78>
  4047e8:	ldr	w0, [sp, #52]
  4047ec:	and	w1, w0, #0xff
  4047f0:	add	x0, sp, #0x450
  4047f4:	bl	40aaa0 <sqrt@plt+0x90f0>
  4047f8:	add	x1, sp, #0x450
  4047fc:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  404800:	add	x3, x0, #0xa80
  404804:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  404808:	add	x2, x0, #0xa80
  40480c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  404810:	add	x0, x0, #0xd60
  404814:	bl	40b16c <sqrt@plt+0x97bc>
  404818:	b	404828 <sqrt@plt+0x2e78>
  40481c:	nop
  404820:	b	404828 <sqrt@plt+0x2e78>
  404824:	nop
  404828:	nop
  40482c:	ldp	x19, x20, [sp, #16]
  404830:	ldp	x29, x30, [sp]
  404834:	add	sp, sp, #0x4b0
  404838:	ret
  40483c:	stp	x29, x30, [sp, #-32]!
  404840:	mov	x29, sp
  404844:	str	x0, [sp, #24]
  404848:	str	x1, [sp, #16]
  40484c:	ldr	x0, [sp, #16]
  404850:	bl	401b88 <sqrt@plt+0x1d8>
  404854:	ldp	x29, x30, [sp], #32
  404858:	ret
  40485c:	stp	x29, x30, [sp, #-32]!
  404860:	mov	x29, sp
  404864:	stp	x19, x20, [sp, #16]
  404868:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40486c:	add	x0, x0, #0x1ec
  404870:	ldr	w0, [x0]
  404874:	cmp	w0, #0x0
  404878:	b.eq	404894 <sqrt@plt+0x2ee4>  // b.none
  40487c:	mov	x0, #0x10b8                	// #4280
  404880:	bl	413d98 <_Znwm@@Base>
  404884:	mov	x19, x0
  404888:	mov	x0, x19
  40488c:	bl	402158 <sqrt@plt+0x7a8>
  404890:	b	4048a8 <sqrt@plt+0x2ef8>
  404894:	mov	x0, #0x10b8                	// #4280
  404898:	bl	413d98 <_Znwm@@Base>
  40489c:	mov	x19, x0
  4048a0:	mov	x0, x19
  4048a4:	bl	401e6c <sqrt@plt+0x4bc>
  4048a8:	mov	x0, x19
  4048ac:	b	4048e0 <sqrt@plt+0x2f30>
  4048b0:	mov	x20, x0
  4048b4:	mov	x1, #0x10b8                	// #4280
  4048b8:	mov	x0, x19
  4048bc:	bl	413e54 <_ZdlPvm@@Base>
  4048c0:	mov	x0, x20
  4048c4:	bl	401940 <_Unwind_Resume@plt>
  4048c8:	mov	x20, x0
  4048cc:	mov	x1, #0x10b8                	// #4280
  4048d0:	mov	x0, x19
  4048d4:	bl	413e54 <_ZdlPvm@@Base>
  4048d8:	mov	x0, x20
  4048dc:	bl	401940 <_Unwind_Resume@plt>
  4048e0:	ldp	x19, x20, [sp, #16]
  4048e4:	ldp	x29, x30, [sp], #32
  4048e8:	ret
  4048ec:	stp	x29, x30, [sp, #-64]!
  4048f0:	mov	x29, sp
  4048f4:	str	w0, [sp, #28]
  4048f8:	str	x1, [sp, #16]
  4048fc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  404900:	add	x1, x0, #0xdf8
  404904:	mov	w0, #0x1                   	// #1
  404908:	bl	401770 <setlocale@plt>
  40490c:	ldr	x0, [sp, #16]
  404910:	ldr	x1, [x0]
  404914:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  404918:	add	x0, x0, #0xfa8
  40491c:	str	x1, [x0]
  404920:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  404924:	add	x0, x0, #0xed8
  404928:	ldr	x2, [x0]
  40492c:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  404930:	add	x1, x0, #0xf00
  404934:	mov	x0, x2
  404938:	bl	401980 <setbuf@plt>
  40493c:	mov	x4, #0x0                   	// #0
  404940:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  404944:	add	x3, x0, #0xd98
  404948:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  40494c:	add	x2, x0, #0xe00
  404950:	ldr	x1, [sp, #16]
  404954:	ldr	w0, [sp, #28]
  404958:	bl	411a98 <sqrt@plt+0x100e8>
  40495c:	str	w0, [sp, #56]
  404960:	ldr	w0, [sp, #56]
  404964:	cmn	w0, #0x1
  404968:	cset	w0, ne  // ne = any
  40496c:	and	w0, w0, #0xff
  404970:	cmp	w0, #0x0
  404974:	b.eq	404c0c <sqrt@plt+0x325c>  // b.none
  404978:	ldr	w0, [sp, #56]
  40497c:	cmp	w0, #0x100
  404980:	b.eq	404bac <sqrt@plt+0x31fc>  // b.none
  404984:	ldr	w0, [sp, #56]
  404988:	cmp	w0, #0x100
  40498c:	b.gt	404bdc <sqrt@plt+0x322c>
  404990:	ldr	w0, [sp, #56]
  404994:	cmp	w0, #0x77
  404998:	b.eq	404b0c <sqrt@plt+0x315c>  // b.none
  40499c:	ldr	w0, [sp, #56]
  4049a0:	cmp	w0, #0x77
  4049a4:	b.gt	404bdc <sqrt@plt+0x322c>
  4049a8:	ldr	w0, [sp, #56]
  4049ac:	cmp	w0, #0x76
  4049b0:	b.eq	404ae8 <sqrt@plt+0x3138>  // b.none
  4049b4:	ldr	w0, [sp, #56]
  4049b8:	cmp	w0, #0x76
  4049bc:	b.gt	404bdc <sqrt@plt+0x322c>
  4049c0:	ldr	w0, [sp, #56]
  4049c4:	cmp	w0, #0x70
  4049c8:	b.eq	404a74 <sqrt@plt+0x30c4>  // b.none
  4049cc:	ldr	w0, [sp, #56]
  4049d0:	cmp	w0, #0x70
  4049d4:	b.gt	404bdc <sqrt@plt+0x322c>
  4049d8:	ldr	w0, [sp, #56]
  4049dc:	cmp	w0, #0x6c
  4049e0:	b.eq	404a4c <sqrt@plt+0x309c>  // b.none
  4049e4:	ldr	w0, [sp, #56]
  4049e8:	cmp	w0, #0x6c
  4049ec:	b.gt	404bdc <sqrt@plt+0x322c>
  4049f0:	ldr	w0, [sp, #56]
  4049f4:	cmp	w0, #0x64
  4049f8:	b.eq	404a3c <sqrt@plt+0x308c>  // b.none
  4049fc:	ldr	w0, [sp, #56]
  404a00:	cmp	w0, #0x64
  404a04:	b.gt	404bdc <sqrt@plt+0x322c>
  404a08:	ldr	w0, [sp, #56]
  404a0c:	cmp	w0, #0x49
  404a10:	b.eq	404bf4 <sqrt@plt+0x3244>  // b.none
  404a14:	ldr	w0, [sp, #56]
  404a18:	cmp	w0, #0x49
  404a1c:	b.gt	404bdc <sqrt@plt+0x322c>
  404a20:	ldr	w0, [sp, #56]
  404a24:	cmp	w0, #0x3f
  404a28:	b.eq	404bc4 <sqrt@plt+0x3214>  // b.none
  404a2c:	ldr	w0, [sp, #56]
  404a30:	cmp	w0, #0x46
  404a34:	b.eq	404a60 <sqrt@plt+0x30b0>  // b.none
  404a38:	b	404bdc <sqrt@plt+0x322c>
  404a3c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  404a40:	add	x0, x0, #0x1ec
  404a44:	str	wzr, [x0]
  404a48:	b	404c08 <sqrt@plt+0x3258>
  404a4c:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  404a50:	add	x0, x0, #0xeec
  404a54:	mov	w1, #0x1                   	// #1
  404a58:	str	w1, [x0]
  404a5c:	b	404c08 <sqrt@plt+0x3258>
  404a60:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  404a64:	add	x0, x0, #0xff0
  404a68:	ldr	x0, [x0]
  404a6c:	bl	40fd0c <sqrt@plt+0xe35c>
  404a70:	b	404c08 <sqrt@plt+0x3258>
  404a74:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  404a78:	add	x0, x0, #0xff0
  404a7c:	ldr	x4, [x0]
  404a80:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  404a84:	add	x3, x0, #0xef8
  404a88:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  404a8c:	add	x2, x0, #0xef0
  404a90:	mov	x1, #0x0                   	// #0
  404a94:	mov	x0, x4
  404a98:	bl	40d958 <sqrt@plt+0xbfa8>
  404a9c:	cmp	w0, #0x0
  404aa0:	cset	w0, eq  // eq = none
  404aa4:	and	w0, w0, #0xff
  404aa8:	cmp	w0, #0x0
  404aac:	b.eq	404bfc <sqrt@plt+0x324c>  // b.none
  404ab0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  404ab4:	add	x0, x0, #0xff0
  404ab8:	ldr	x1, [x0]
  404abc:	add	x0, sp, #0x28
  404ac0:	bl	40a9dc <sqrt@plt+0x902c>
  404ac4:	add	x1, sp, #0x28
  404ac8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  404acc:	add	x3, x0, #0xa80
  404ad0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  404ad4:	add	x2, x0, #0xa80
  404ad8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  404adc:	add	x0, x0, #0xe10
  404ae0:	bl	40b16c <sqrt@plt+0x97bc>
  404ae4:	b	404bfc <sqrt@plt+0x324c>
  404ae8:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  404aec:	add	x0, x0, #0xec0
  404af0:	ldr	x0, [x0]
  404af4:	mov	x1, x0
  404af8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  404afc:	add	x0, x0, #0xe38
  404b00:	bl	4019a0 <printf@plt>
  404b04:	mov	w0, #0x0                   	// #0
  404b08:	bl	401920 <exit@plt>
  404b0c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  404b10:	add	x0, x0, #0xff0
  404b14:	ldr	x3, [x0]
  404b18:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  404b1c:	add	x2, x0, #0x1e8
  404b20:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  404b24:	add	x1, x0, #0xe58
  404b28:	mov	x0, x3
  404b2c:	bl	4017e0 <__isoc99_sscanf@plt>
  404b30:	cmp	w0, #0x1
  404b34:	b.ne	404b60 <sqrt@plt+0x31b0>  // b.any
  404b38:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  404b3c:	add	x0, x0, #0x1e8
  404b40:	ldr	w0, [x0]
  404b44:	cmp	w0, #0x0
  404b48:	b.lt	404b60 <sqrt@plt+0x31b0>  // b.tstop
  404b4c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  404b50:	add	x0, x0, #0x1e8
  404b54:	ldr	w0, [x0]
  404b58:	cmp	w0, #0x3e8
  404b5c:	b.le	404b68 <sqrt@plt+0x31b8>
  404b60:	mov	w0, #0x1                   	// #1
  404b64:	b	404b6c <sqrt@plt+0x31bc>
  404b68:	mov	w0, #0x0                   	// #0
  404b6c:	cmp	w0, #0x0
  404b70:	b.eq	404c04 <sqrt@plt+0x3254>  // b.none
  404b74:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  404b78:	add	x3, x0, #0xa80
  404b7c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  404b80:	add	x2, x0, #0xa80
  404b84:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  404b88:	add	x1, x0, #0xa80
  404b8c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  404b90:	add	x0, x0, #0xe60
  404b94:	bl	40b16c <sqrt@plt+0x97bc>
  404b98:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  404b9c:	add	x0, x0, #0x1e8
  404ba0:	mov	w1, #0x28                  	// #40
  404ba4:	str	w1, [x0]
  404ba8:	b	404c04 <sqrt@plt+0x3254>
  404bac:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  404bb0:	add	x0, x0, #0xed0
  404bb4:	ldr	x0, [x0]
  404bb8:	bl	404c88 <sqrt@plt+0x32d8>
  404bbc:	mov	w0, #0x0                   	// #0
  404bc0:	bl	401920 <exit@plt>
  404bc4:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  404bc8:	add	x0, x0, #0xed8
  404bcc:	ldr	x0, [x0]
  404bd0:	bl	404c88 <sqrt@plt+0x32d8>
  404bd4:	mov	w0, #0x1                   	// #1
  404bd8:	bl	401920 <exit@plt>
  404bdc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  404be0:	add	x2, x0, #0xac0
  404be4:	mov	w1, #0x3c2                 	// #962
  404be8:	mov	w0, #0x0                   	// #0
  404bec:	bl	404d20 <sqrt@plt+0x3370>
  404bf0:	b	40493c <sqrt@plt+0x2f8c>
  404bf4:	nop
  404bf8:	b	40493c <sqrt@plt+0x2f8c>
  404bfc:	nop
  404c00:	b	40493c <sqrt@plt+0x2f8c>
  404c04:	nop
  404c08:	b	40493c <sqrt@plt+0x2f8c>
  404c0c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  404c10:	add	x0, x0, #0x2a4
  404c14:	ldr	w0, [x0]
  404c18:	ldr	w1, [sp, #28]
  404c1c:	cmp	w1, w0
  404c20:	b.gt	404c34 <sqrt@plt+0x3284>
  404c24:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  404c28:	add	x0, x0, #0xe70
  404c2c:	bl	40700c <sqrt@plt+0x565c>
  404c30:	b	404c7c <sqrt@plt+0x32cc>
  404c34:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  404c38:	add	x0, x0, #0x2a4
  404c3c:	ldr	w0, [x0]
  404c40:	str	w0, [sp, #60]
  404c44:	ldr	w1, [sp, #60]
  404c48:	ldr	w0, [sp, #28]
  404c4c:	cmp	w1, w0
  404c50:	b.ge	404c7c <sqrt@plt+0x32cc>  // b.tcont
  404c54:	ldrsw	x0, [sp, #60]
  404c58:	lsl	x0, x0, #3
  404c5c:	ldr	x1, [sp, #16]
  404c60:	add	x0, x1, x0
  404c64:	ldr	x0, [x0]
  404c68:	bl	40700c <sqrt@plt+0x565c>
  404c6c:	ldr	w0, [sp, #60]
  404c70:	add	w0, w0, #0x1
  404c74:	str	w0, [sp, #60]
  404c78:	b	404c44 <sqrt@plt+0x3294>
  404c7c:	mov	w0, #0x0                   	// #0
  404c80:	ldp	x29, x30, [sp], #64
  404c84:	ret
  404c88:	stp	x29, x30, [sp, #-32]!
  404c8c:	mov	x29, sp
  404c90:	str	x0, [sp, #24]
  404c94:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  404c98:	add	x0, x0, #0xfa8
  404c9c:	ldr	x0, [x0]
  404ca0:	mov	x2, x0
  404ca4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x11ac>
  404ca8:	add	x1, x0, #0xe78
  404cac:	ldr	x0, [sp, #24]
  404cb0:	bl	401670 <fprintf@plt>
  404cb4:	nop
  404cb8:	ldp	x29, x30, [sp], #32
  404cbc:	ret
  404cc0:	stp	x29, x30, [sp, #-32]!
  404cc4:	mov	x29, sp
  404cc8:	str	w0, [sp, #28]
  404ccc:	str	w1, [sp, #24]
  404cd0:	ldr	w0, [sp, #28]
  404cd4:	cmp	w0, #0x1
  404cd8:	b.ne	404cf8 <sqrt@plt+0x3348>  // b.any
  404cdc:	ldr	w1, [sp, #24]
  404ce0:	mov	w0, #0xffff                	// #65535
  404ce4:	cmp	w1, w0
  404ce8:	b.ne	404cf8 <sqrt@plt+0x3348>  // b.any
  404cec:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  404cf0:	add	x0, x0, #0xee8
  404cf4:	bl	4140bc <_ZdlPvm@@Base+0x268>
  404cf8:	nop
  404cfc:	ldp	x29, x30, [sp], #32
  404d00:	ret
  404d04:	stp	x29, x30, [sp, #-16]!
  404d08:	mov	x29, sp
  404d0c:	mov	w1, #0xffff                	// #65535
  404d10:	mov	w0, #0x1                   	// #1
  404d14:	bl	404cc0 <sqrt@plt+0x3310>
  404d18:	ldp	x29, x30, [sp], #16
  404d1c:	ret
  404d20:	stp	x29, x30, [sp, #-32]!
  404d24:	mov	x29, sp
  404d28:	str	w0, [sp, #28]
  404d2c:	str	w1, [sp, #24]
  404d30:	str	x2, [sp, #16]
  404d34:	ldr	w0, [sp, #28]
  404d38:	cmp	w0, #0x0
  404d3c:	b.ne	404d4c <sqrt@plt+0x339c>  // b.any
  404d40:	ldr	x1, [sp, #16]
  404d44:	ldr	w0, [sp, #24]
  404d48:	bl	408e6c <sqrt@plt+0x74bc>
  404d4c:	nop
  404d50:	ldp	x29, x30, [sp], #32
  404d54:	ret
  404d58:	sub	sp, sp, #0x10
  404d5c:	str	x0, [sp, #8]
  404d60:	str	x1, [sp]
  404d64:	ldr	x0, [sp, #8]
  404d68:	str	wzr, [x0]
  404d6c:	ldr	x0, [sp, #8]
  404d70:	ldr	x1, [sp]
  404d74:	str	x1, [x0, #32]
  404d78:	nop
  404d7c:	add	sp, sp, #0x10
  404d80:	ret
  404d84:	sub	sp, sp, #0x10
  404d88:	str	x0, [sp, #8]
  404d8c:	ldr	x0, [sp, #8]
  404d90:	ldr	w0, [x0]
  404d94:	cmp	w0, #0x0
  404d98:	cset	w0, eq  // eq = none
  404d9c:	and	w0, w0, #0xff
  404da0:	add	sp, sp, #0x10
  404da4:	ret
  404da8:	sub	sp, sp, #0x10
  404dac:	str	x0, [sp, #8]
  404db0:	ldr	x0, [sp, #8]
  404db4:	str	xzr, [x0]
  404db8:	nop
  404dbc:	add	sp, sp, #0x10
  404dc0:	ret
  404dc4:	sub	sp, sp, #0x10
  404dc8:	str	w0, [sp, #12]
  404dcc:	ldr	w1, [sp, #12]
  404dd0:	mov	w0, #0x3e8                 	// #1000
  404dd4:	mul	w1, w1, w0
  404dd8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  404ddc:	add	x0, x0, #0xaa0
  404de0:	ldr	w0, [x0]
  404de4:	lsr	w2, w0, #31
  404de8:	add	w0, w2, w0
  404dec:	asr	w0, w0, #1
  404df0:	add	w1, w1, w0
  404df4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  404df8:	add	x0, x0, #0xaa0
  404dfc:	ldr	w0, [x0]
  404e00:	sdiv	w0, w1, w0
  404e04:	add	sp, sp, #0x10
  404e08:	ret
  404e0c:	stp	x29, x30, [sp, #-32]!
  404e10:	mov	x29, sp
  404e14:	str	x0, [sp, #24]
  404e18:	ldr	x0, [sp, #24]
  404e1c:	mov	x1, #0x4                   	// #4
  404e20:	str	x1, [x0]
  404e24:	ldr	x0, [sp, #24]
  404e28:	ldr	x0, [x0]
  404e2c:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  404e30:	cmp	x0, x1
  404e34:	b.hi	404e40 <sqrt@plt+0x3490>  // b.pmore
  404e38:	lsl	x0, x0, #2
  404e3c:	b	404e44 <sqrt@plt+0x3494>
  404e40:	bl	401860 <__cxa_throw_bad_array_new_length@plt>
  404e44:	bl	401610 <_Znam@plt>
  404e48:	mov	x1, x0
  404e4c:	ldr	x0, [sp, #24]
  404e50:	str	x1, [x0, #16]
  404e54:	ldr	x0, [sp, #24]
  404e58:	str	xzr, [x0, #8]
  404e5c:	nop
  404e60:	ldp	x29, x30, [sp], #32
  404e64:	ret
  404e68:	stp	x29, x30, [sp, #-32]!
  404e6c:	mov	x29, sp
  404e70:	str	x0, [sp, #24]
  404e74:	str	x1, [sp, #16]
  404e78:	ldr	x0, [sp, #16]
  404e7c:	cmp	x0, #0x0
  404e80:	b.ne	404ea8 <sqrt@plt+0x34f8>  // b.any
  404e84:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  404e88:	add	x3, x0, #0xa80
  404e8c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  404e90:	add	x2, x0, #0xa80
  404e94:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  404e98:	add	x1, x0, #0xa80
  404e9c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  404ea0:	add	x0, x0, #0x70
  404ea4:	bl	40b1e4 <sqrt@plt+0x9834>
  404ea8:	ldr	x0, [sp, #24]
  404eac:	ldr	x1, [sp, #16]
  404eb0:	str	x1, [x0]
  404eb4:	ldr	x0, [sp, #24]
  404eb8:	ldr	x0, [x0]
  404ebc:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  404ec0:	cmp	x0, x1
  404ec4:	b.hi	404ed0 <sqrt@plt+0x3520>  // b.pmore
  404ec8:	lsl	x0, x0, #2
  404ecc:	b	404ed4 <sqrt@plt+0x3524>
  404ed0:	bl	401860 <__cxa_throw_bad_array_new_length@plt>
  404ed4:	bl	401610 <_Znam@plt>
  404ed8:	mov	x1, x0
  404edc:	ldr	x0, [sp, #24]
  404ee0:	str	x1, [x0, #16]
  404ee4:	ldr	x0, [sp, #24]
  404ee8:	str	xzr, [x0, #8]
  404eec:	nop
  404ef0:	ldp	x29, x30, [sp], #32
  404ef4:	ret
  404ef8:	stp	x29, x30, [sp, #-32]!
  404efc:	mov	x29, sp
  404f00:	str	x0, [sp, #24]
  404f04:	ldr	x0, [sp, #24]
  404f08:	ldr	x0, [x0, #16]
  404f0c:	cmp	x0, #0x0
  404f10:	b.eq	404f20 <sqrt@plt+0x3570>  // b.none
  404f14:	ldr	x0, [sp, #24]
  404f18:	ldr	x0, [x0, #16]
  404f1c:	bl	401820 <_ZdaPv@plt>
  404f20:	nop
  404f24:	ldp	x29, x30, [sp], #32
  404f28:	ret
  404f2c:	stp	x29, x30, [sp, #-48]!
  404f30:	mov	x29, sp
  404f34:	str	x0, [sp, #24]
  404f38:	str	w1, [sp, #20]
  404f3c:	ldr	x0, [sp, #24]
  404f40:	ldr	x1, [x0, #8]
  404f44:	ldr	x0, [sp, #24]
  404f48:	ldr	x0, [x0]
  404f4c:	cmp	x1, x0
  404f50:	b.cc	40500c <sqrt@plt+0x365c>  // b.lo, b.ul, b.last
  404f54:	ldr	x0, [sp, #24]
  404f58:	ldr	x0, [x0, #16]
  404f5c:	str	x0, [sp, #32]
  404f60:	ldr	x0, [sp, #24]
  404f64:	ldr	x0, [x0]
  404f68:	lsl	x1, x0, #1
  404f6c:	ldr	x0, [sp, #24]
  404f70:	str	x1, [x0]
  404f74:	ldr	x0, [sp, #24]
  404f78:	ldr	x0, [x0]
  404f7c:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  404f80:	cmp	x0, x1
  404f84:	b.hi	404fa4 <sqrt@plt+0x35f4>  // b.pmore
  404f88:	lsl	x0, x0, #2
  404f8c:	bl	401610 <_Znam@plt>
  404f90:	mov	x1, x0
  404f94:	ldr	x0, [sp, #24]
  404f98:	str	x1, [x0, #16]
  404f9c:	str	xzr, [sp, #40]
  404fa0:	b	404fa8 <sqrt@plt+0x35f8>
  404fa4:	bl	401860 <__cxa_throw_bad_array_new_length@plt>
  404fa8:	ldr	x0, [sp, #24]
  404fac:	ldr	x0, [x0, #8]
  404fb0:	ldr	x1, [sp, #40]
  404fb4:	cmp	x1, x0
  404fb8:	b.cs	404ff8 <sqrt@plt+0x3648>  // b.hs, b.nlast
  404fbc:	ldr	x0, [sp, #40]
  404fc0:	lsl	x0, x0, #2
  404fc4:	ldr	x1, [sp, #32]
  404fc8:	add	x1, x1, x0
  404fcc:	ldr	x0, [sp, #24]
  404fd0:	ldr	x2, [x0, #16]
  404fd4:	ldr	x0, [sp, #40]
  404fd8:	lsl	x0, x0, #2
  404fdc:	add	x0, x2, x0
  404fe0:	ldr	w1, [x1]
  404fe4:	str	w1, [x0]
  404fe8:	ldr	x0, [sp, #40]
  404fec:	add	x0, x0, #0x1
  404ff0:	str	x0, [sp, #40]
  404ff4:	b	404fa8 <sqrt@plt+0x35f8>
  404ff8:	ldr	x0, [sp, #32]
  404ffc:	cmp	x0, #0x0
  405000:	b.eq	40500c <sqrt@plt+0x365c>  // b.none
  405004:	ldr	x0, [sp, #32]
  405008:	bl	401820 <_ZdaPv@plt>
  40500c:	ldr	x0, [sp, #24]
  405010:	ldr	x1, [x0, #16]
  405014:	ldr	x0, [sp, #24]
  405018:	ldr	x0, [x0, #8]
  40501c:	lsl	x0, x0, #2
  405020:	add	x0, x1, x0
  405024:	ldr	w1, [sp, #20]
  405028:	str	w1, [x0]
  40502c:	ldr	x0, [sp, #24]
  405030:	ldr	x0, [x0, #8]
  405034:	add	x1, x0, #0x1
  405038:	ldr	x0, [sp, #24]
  40503c:	str	x1, [x0, #8]
  405040:	nop
  405044:	ldp	x29, x30, [sp], #48
  405048:	ret
  40504c:	stp	x29, x30, [sp, #-64]!
  405050:	mov	x29, sp
  405054:	stp	x19, x20, [sp, #16]
  405058:	str	x21, [sp, #32]
  40505c:	str	x0, [sp, #56]
  405060:	ldr	x0, [sp, #56]
  405064:	str	xzr, [x0, #8]
  405068:	ldr	x0, [sp, #56]
  40506c:	mov	x1, #0x80                  	// #128
  405070:	str	x1, [x0]
  405074:	ldr	x0, [sp, #56]
  405078:	ldr	x19, [x0]
  40507c:	mov	x0, #0x1ffffffffffffffe    	// #2305843009213693950
  405080:	cmp	x19, x0
  405084:	b.hi	4050a4 <sqrt@plt+0x36f4>  // b.pmore
  405088:	lsl	x0, x19, #2
  40508c:	bl	401610 <_Znam@plt>
  405090:	mov	x21, x0
  405094:	mov	x20, x21
  405098:	sub	x0, x19, #0x1
  40509c:	mov	x19, x0
  4050a0:	b	4050a8 <sqrt@plt+0x36f8>
  4050a4:	bl	401860 <__cxa_throw_bad_array_new_length@plt>
  4050a8:	cmp	x19, #0x0
  4050ac:	b.lt	4050c4 <sqrt@plt+0x3714>  // b.tstop
  4050b0:	mov	x0, x20
  4050b4:	bl	408040 <sqrt@plt+0x6690>
  4050b8:	add	x20, x20, #0x4
  4050bc:	sub	x19, x19, #0x1
  4050c0:	b	4050a8 <sqrt@plt+0x36f8>
  4050c4:	ldr	x0, [sp, #56]
  4050c8:	str	x21, [x0, #16]
  4050cc:	nop
  4050d0:	ldp	x19, x20, [sp, #16]
  4050d4:	ldr	x21, [sp, #32]
  4050d8:	ldp	x29, x30, [sp], #64
  4050dc:	ret
  4050e0:	stp	x29, x30, [sp, #-32]!
  4050e4:	mov	x29, sp
  4050e8:	str	x0, [sp, #24]
  4050ec:	ldr	x0, [sp, #24]
  4050f0:	ldr	x0, [x0, #16]
  4050f4:	cmp	x0, #0x0
  4050f8:	b.eq	405108 <sqrt@plt+0x3758>  // b.none
  4050fc:	ldr	x0, [sp, #24]
  405100:	ldr	x0, [x0, #16]
  405104:	bl	401820 <_ZdaPv@plt>
  405108:	nop
  40510c:	ldp	x29, x30, [sp], #32
  405110:	ret
  405114:	stp	x29, x30, [sp, #-80]!
  405118:	mov	x29, sp
  40511c:	stp	x19, x20, [sp, #16]
  405120:	str	x21, [sp, #32]
  405124:	str	x0, [sp, #56]
  405128:	str	w1, [sp, #48]
  40512c:	ldr	x0, [sp, #56]
  405130:	ldr	x1, [x0, #8]
  405134:	ldr	x0, [sp, #56]
  405138:	ldr	x0, [x0]
  40513c:	cmp	x1, x0
  405140:	b.cc	405224 <sqrt@plt+0x3874>  // b.lo, b.ul, b.last
  405144:	ldr	x0, [sp, #56]
  405148:	ldr	x0, [x0, #16]
  40514c:	str	x0, [sp, #64]
  405150:	ldr	x0, [sp, #56]
  405154:	ldr	x0, [x0]
  405158:	lsl	x1, x0, #1
  40515c:	ldr	x0, [sp, #56]
  405160:	str	x1, [x0]
  405164:	ldr	x0, [sp, #56]
  405168:	ldr	x19, [x0]
  40516c:	mov	x0, #0x1ffffffffffffffe    	// #2305843009213693950
  405170:	cmp	x19, x0
  405174:	b.hi	405194 <sqrt@plt+0x37e4>  // b.pmore
  405178:	lsl	x0, x19, #2
  40517c:	bl	401610 <_Znam@plt>
  405180:	mov	x21, x0
  405184:	mov	x20, x21
  405188:	sub	x0, x19, #0x1
  40518c:	mov	x19, x0
  405190:	b	405198 <sqrt@plt+0x37e8>
  405194:	bl	401860 <__cxa_throw_bad_array_new_length@plt>
  405198:	cmp	x19, #0x0
  40519c:	b.lt	4051b4 <sqrt@plt+0x3804>  // b.tstop
  4051a0:	mov	x0, x20
  4051a4:	bl	408040 <sqrt@plt+0x6690>
  4051a8:	add	x20, x20, #0x4
  4051ac:	sub	x19, x19, #0x1
  4051b0:	b	405198 <sqrt@plt+0x37e8>
  4051b4:	ldr	x0, [sp, #56]
  4051b8:	str	x21, [x0, #16]
  4051bc:	str	xzr, [sp, #72]
  4051c0:	ldr	x0, [sp, #56]
  4051c4:	ldr	x0, [x0, #8]
  4051c8:	ldr	x1, [sp, #72]
  4051cc:	cmp	x1, x0
  4051d0:	b.cs	405210 <sqrt@plt+0x3860>  // b.hs, b.nlast
  4051d4:	ldr	x0, [sp, #72]
  4051d8:	lsl	x0, x0, #2
  4051dc:	ldr	x1, [sp, #64]
  4051e0:	add	x1, x1, x0
  4051e4:	ldr	x0, [sp, #56]
  4051e8:	ldr	x2, [x0, #16]
  4051ec:	ldr	x0, [sp, #72]
  4051f0:	lsl	x0, x0, #2
  4051f4:	add	x0, x2, x0
  4051f8:	ldr	w1, [x1]
  4051fc:	str	w1, [x0]
  405200:	ldr	x0, [sp, #72]
  405204:	add	x0, x0, #0x1
  405208:	str	x0, [sp, #72]
  40520c:	b	4051c0 <sqrt@plt+0x3810>
  405210:	ldr	x0, [sp, #64]
  405214:	cmp	x0, #0x0
  405218:	b.eq	405224 <sqrt@plt+0x3874>  // b.none
  40521c:	ldr	x0, [sp, #64]
  405220:	bl	401820 <_ZdaPv@plt>
  405224:	ldr	x0, [sp, #56]
  405228:	ldr	x1, [x0, #16]
  40522c:	ldr	x0, [sp, #56]
  405230:	ldr	x0, [x0, #8]
  405234:	lsl	x0, x0, #2
  405238:	add	x0, x1, x0
  40523c:	ldr	w1, [sp, #48]
  405240:	str	w1, [x0]
  405244:	ldr	x0, [sp, #56]
  405248:	ldr	x0, [x0, #8]
  40524c:	add	x1, x0, #0x1
  405250:	ldr	x0, [sp, #56]
  405254:	str	x1, [x0, #8]
  405258:	nop
  40525c:	ldp	x19, x20, [sp, #16]
  405260:	ldr	x21, [sp, #32]
  405264:	ldp	x29, x30, [sp], #80
  405268:	ret
  40526c:	stp	x29, x30, [sp, #-64]!
  405270:	mov	x29, sp
  405274:	str	x19, [sp, #16]
  405278:	str	x0, [sp, #40]
  40527c:	ldr	x0, [sp, #40]
  405280:	ldr	x0, [x0, #8]
  405284:	add	x0, x0, #0x1
  405288:	bl	401610 <_Znam@plt>
  40528c:	str	x0, [sp, #48]
  405290:	str	xzr, [sp, #56]
  405294:	ldr	x0, [sp, #40]
  405298:	ldr	x0, [x0, #8]
  40529c:	ldr	x1, [sp, #56]
  4052a0:	cmp	x1, x0
  4052a4:	b.cs	4052e8 <sqrt@plt+0x3938>  // b.hs, b.nlast
  4052a8:	ldr	x0, [sp, #40]
  4052ac:	ldr	x1, [x0, #16]
  4052b0:	ldr	x0, [sp, #56]
  4052b4:	lsl	x0, x0, #2
  4052b8:	add	x2, x1, x0
  4052bc:	ldr	x1, [sp, #48]
  4052c0:	ldr	x0, [sp, #56]
  4052c4:	add	x19, x1, x0
  4052c8:	mov	x0, x2
  4052cc:	bl	4081c8 <sqrt@plt+0x6818>
  4052d0:	and	w0, w0, #0xff
  4052d4:	strb	w0, [x19]
  4052d8:	ldr	x0, [sp, #56]
  4052dc:	add	x0, x0, #0x1
  4052e0:	str	x0, [sp, #56]
  4052e4:	b	405294 <sqrt@plt+0x38e4>
  4052e8:	ldr	x0, [sp, #40]
  4052ec:	ldr	x0, [x0, #8]
  4052f0:	ldr	x1, [sp, #48]
  4052f4:	add	x0, x1, x0
  4052f8:	strb	wzr, [x0]
  4052fc:	ldr	x0, [sp, #48]
  405300:	ldr	x19, [sp, #16]
  405304:	ldp	x29, x30, [sp], #64
  405308:	ret
  40530c:	sub	sp, sp, #0x10
  405310:	str	x0, [sp, #8]
  405314:	ldr	x0, [sp, #8]
  405318:	str	xzr, [x0, #8]
  40531c:	nop
  405320:	add	sp, sp, #0x10
  405324:	ret
  405328:	sub	sp, sp, #0x10
  40532c:	str	w0, [sp, #12]
  405330:	mov	w1, #0x3e8                 	// #1000
  405334:	ldr	w0, [sp, #12]
  405338:	sub	w0, w1, w0
  40533c:	lsl	w1, w0, #16
  405340:	mov	w0, #0x4dd3                	// #19923
  405344:	movk	w0, #0x1062, lsl #16
  405348:	umull	x0, w1, w0
  40534c:	lsr	x0, x0, #32
  405350:	lsr	w0, w0, #6
  405354:	add	sp, sp, #0x10
  405358:	ret
  40535c:	stp	x29, x30, [sp, #-32]!
  405360:	mov	x29, sp
  405364:	str	x19, [sp, #16]
  405368:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  40536c:	add	x0, x0, #0xf38
  405370:	ldr	x0, [x0]
  405374:	ldr	x19, [x0, #24]
  405378:	cmp	x19, #0x0
  40537c:	b.eq	405394 <sqrt@plt+0x39e4>  // b.none
  405380:	mov	x0, x19
  405384:	bl	408fac <sqrt@plt+0x75fc>
  405388:	mov	x1, #0x28                  	// #40
  40538c:	mov	x0, x19
  405390:	bl	413e54 <_ZdlPvm@@Base>
  405394:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  405398:	add	x0, x0, #0xf38
  40539c:	ldr	x0, [x0]
  4053a0:	ldr	x19, [x0, #32]
  4053a4:	cmp	x19, #0x0
  4053a8:	b.eq	4053c0 <sqrt@plt+0x3a10>  // b.none
  4053ac:	mov	x0, x19
  4053b0:	bl	408fac <sqrt@plt+0x75fc>
  4053b4:	mov	x1, #0x28                  	// #40
  4053b8:	mov	x0, x19
  4053bc:	bl	413e54 <_ZdlPvm@@Base>
  4053c0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  4053c4:	add	x0, x0, #0xf38
  4053c8:	ldr	x0, [x0]
  4053cc:	cmp	x0, #0x0
  4053d0:	b.eq	4053dc <sqrt@plt+0x3a2c>  // b.none
  4053d4:	mov	x1, #0x28                  	// #40
  4053d8:	bl	413e54 <_ZdlPvm@@Base>
  4053dc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  4053e0:	add	x0, x0, #0xf38
  4053e4:	str	xzr, [x0]
  4053e8:	nop
  4053ec:	ldr	x19, [sp, #16]
  4053f0:	ldp	x29, x30, [sp], #32
  4053f4:	ret
  4053f8:	stp	x29, x30, [sp, #-48]!
  4053fc:	mov	x29, sp
  405400:	strb	w0, [sp, #31]
  405404:	add	x0, sp, #0x20
  405408:	ldrb	w1, [sp, #31]
  40540c:	bl	40aaa0 <sqrt@plt+0x90f0>
  405410:	add	x1, sp, #0x20
  405414:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  405418:	add	x3, x0, #0xa80
  40541c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  405420:	add	x2, x0, #0xa80
  405424:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  405428:	add	x0, x0, #0xa0
  40542c:	bl	40b1e4 <sqrt@plt+0x9834>
  405430:	nop
  405434:	ldp	x29, x30, [sp], #48
  405438:	ret
  40543c:	stp	x29, x30, [sp, #-32]!
  405440:	mov	x29, sp
  405444:	bl	40583c <sqrt@plt+0x3e8c>
  405448:	str	w0, [sp, #28]
  40544c:	ldr	w0, [sp, #28]
  405450:	cmp	w0, #0x0
  405454:	b.lt	405464 <sqrt@plt+0x3ab4>  // b.tstop
  405458:	ldr	w0, [sp, #28]
  40545c:	cmp	w0, #0x10, lsl #12
  405460:	b.le	40548c <sqrt@plt+0x3adc>
  405464:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  405468:	add	x3, x0, #0xa80
  40546c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  405470:	add	x2, x0, #0xa80
  405474:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  405478:	add	x1, x0, #0xa80
  40547c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  405480:	add	x0, x0, #0xd0
  405484:	bl	40b16c <sqrt@plt+0x97bc>
  405488:	str	wzr, [sp, #28]
  40548c:	ldr	w0, [sp, #28]
  405490:	ldp	x29, x30, [sp], #32
  405494:	ret
  405498:	stp	x29, x30, [sp, #-64]!
  40549c:	mov	x29, sp
  4054a0:	stp	x19, x20, [sp, #16]
  4054a4:	str	x0, [sp, #40]
  4054a8:	ldr	x0, [sp, #40]
  4054ac:	cmp	x0, #0x0
  4054b0:	b.ne	4054d8 <sqrt@plt+0x3b28>  // b.any
  4054b4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4054b8:	add	x3, x0, #0xa80
  4054bc:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4054c0:	add	x2, x0, #0xa80
  4054c4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4054c8:	add	x1, x0, #0xa80
  4054cc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  4054d0:	add	x0, x0, #0xf8
  4054d4:	bl	40b1e4 <sqrt@plt+0x9834>
  4054d8:	mov	x0, #0x18                  	// #24
  4054dc:	bl	413d98 <_Znwm@@Base>
  4054e0:	mov	x19, x0
  4054e4:	ldr	x1, [sp, #40]
  4054e8:	mov	x0, x19
  4054ec:	bl	404e68 <sqrt@plt+0x34b8>
  4054f0:	str	x19, [sp, #48]
  4054f4:	str	xzr, [sp, #56]
  4054f8:	ldr	x1, [sp, #56]
  4054fc:	ldr	x0, [sp, #40]
  405500:	cmp	x1, x0
  405504:	b.cs	405528 <sqrt@plt+0x3b78>  // b.hs, b.nlast
  405508:	bl	40583c <sqrt@plt+0x3e8c>
  40550c:	mov	w1, w0
  405510:	ldr	x0, [sp, #48]
  405514:	bl	404f2c <sqrt@plt+0x357c>
  405518:	ldr	x0, [sp, #56]
  40551c:	add	x0, x0, #0x1
  405520:	str	x0, [sp, #56]
  405524:	b	4054f8 <sqrt@plt+0x3b48>
  405528:	bl	406458 <sqrt@plt+0x4aa8>
  40552c:	ldr	x0, [sp, #48]
  405530:	b	40554c <sqrt@plt+0x3b9c>
  405534:	mov	x20, x0
  405538:	mov	x1, #0x18                  	// #24
  40553c:	mov	x0, x19
  405540:	bl	413e54 <_ZdlPvm@@Base>
  405544:	mov	x0, x20
  405548:	bl	401940 <_Unwind_Resume@plt>
  40554c:	ldp	x19, x20, [sp, #16]
  405550:	ldp	x29, x30, [sp], #64
  405554:	ret
  405558:	stp	x29, x30, [sp, #-80]!
  40555c:	mov	x29, sp
  405560:	stp	x19, x20, [sp, #16]
  405564:	str	x0, [sp, #40]
  405568:	ldr	x0, [sp, #40]
  40556c:	cmp	x0, #0x0
  405570:	b.ne	405598 <sqrt@plt+0x3be8>  // b.any
  405574:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  405578:	add	x3, x0, #0xa80
  40557c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  405580:	add	x2, x0, #0xa80
  405584:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  405588:	add	x1, x0, #0xa80
  40558c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  405590:	add	x0, x0, #0xf8
  405594:	bl	40b1e4 <sqrt@plt+0x9834>
  405598:	mov	x0, #0x18                  	// #24
  40559c:	bl	413d98 <_Znwm@@Base>
  4055a0:	mov	x19, x0
  4055a4:	ldr	x1, [sp, #40]
  4055a8:	mov	x0, x19
  4055ac:	bl	404e68 <sqrt@plt+0x34b8>
  4055b0:	str	x19, [sp, #64]
  4055b4:	str	xzr, [sp, #72]
  4055b8:	ldr	x1, [sp, #72]
  4055bc:	ldr	x0, [sp, #40]
  4055c0:	cmp	x1, x0
  4055c4:	b.cs	4055e8 <sqrt@plt+0x3c38>  // b.hs, b.nlast
  4055c8:	bl	40583c <sqrt@plt+0x3e8c>
  4055cc:	mov	w1, w0
  4055d0:	ldr	x0, [sp, #64]
  4055d4:	bl	404f2c <sqrt@plt+0x357c>
  4055d8:	ldr	x0, [sp, #72]
  4055dc:	add	x0, x0, #0x1
  4055e0:	str	x0, [sp, #72]
  4055e4:	b	4055b8 <sqrt@plt+0x3c08>
  4055e8:	ldr	x0, [sp, #40]
  4055ec:	bl	4082a0 <sqrt@plt+0x68f0>
  4055f0:	and	w0, w0, #0xff
  4055f4:	cmp	w0, #0x0
  4055f8:	b.eq	405664 <sqrt@plt+0x3cb4>  // b.none
  4055fc:	bl	4059e4 <sqrt@plt+0x4034>
  405600:	str	x0, [sp, #56]
  405604:	ldr	x0, [sp, #56]
  405608:	bl	408028 <sqrt@plt+0x6678>
  40560c:	cmp	x0, #0x1
  405610:	cset	w0, hi  // hi = pmore
  405614:	and	w0, w0, #0xff
  405618:	cmp	w0, #0x0
  40561c:	b.eq	405644 <sqrt@plt+0x3c94>  // b.none
  405620:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  405624:	add	x3, x0, #0xa80
  405628:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40562c:	add	x2, x0, #0xa80
  405630:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  405634:	add	x1, x0, #0xa80
  405638:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40563c:	add	x0, x0, #0x128
  405640:	bl	40b16c <sqrt@plt+0x97bc>
  405644:	ldr	x19, [sp, #56]
  405648:	cmp	x19, #0x0
  40564c:	b.eq	405664 <sqrt@plt+0x3cb4>  // b.none
  405650:	mov	x0, x19
  405654:	bl	404ef8 <sqrt@plt+0x3548>
  405658:	mov	x1, #0x18                  	// #24
  40565c:	mov	x0, x19
  405660:	bl	413e54 <_ZdlPvm@@Base>
  405664:	bl	406458 <sqrt@plt+0x4aa8>
  405668:	ldr	x0, [sp, #64]
  40566c:	b	405688 <sqrt@plt+0x3cd8>
  405670:	mov	x20, x0
  405674:	mov	x1, #0x18                  	// #24
  405678:	mov	x0, x19
  40567c:	bl	413e54 <_ZdlPvm@@Base>
  405680:	mov	x0, x20
  405684:	bl	401940 <_Unwind_Resume@plt>
  405688:	ldp	x19, x20, [sp, #16]
  40568c:	ldp	x29, x30, [sp], #80
  405690:	ret
  405694:	stp	x29, x30, [sp, #-32]!
  405698:	mov	x29, sp
  40569c:	bl	4059e4 <sqrt@plt+0x4034>
  4056a0:	str	x0, [sp, #24]
  4056a4:	ldr	x0, [sp, #24]
  4056a8:	bl	408028 <sqrt@plt+0x6678>
  4056ac:	str	x0, [sp, #16]
  4056b0:	ldr	x0, [sp, #16]
  4056b4:	cmp	x0, #0x0
  4056b8:	b.ne	4056e0 <sqrt@plt+0x3d30>  // b.any
  4056bc:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4056c0:	add	x3, x0, #0xa80
  4056c4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4056c8:	add	x2, x0, #0xa80
  4056cc:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4056d0:	add	x1, x0, #0xa80
  4056d4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  4056d8:	add	x0, x0, #0x140
  4056dc:	bl	40b16c <sqrt@plt+0x97bc>
  4056e0:	ldr	x0, [sp, #16]
  4056e4:	bl	4082a0 <sqrt@plt+0x68f0>
  4056e8:	and	w0, w0, #0xff
  4056ec:	cmp	w0, #0x0
  4056f0:	b.eq	405718 <sqrt@plt+0x3d68>  // b.none
  4056f4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4056f8:	add	x3, x0, #0xa80
  4056fc:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  405700:	add	x2, x0, #0xa80
  405704:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  405708:	add	x1, x0, #0xa80
  40570c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  405710:	add	x0, x0, #0x158
  405714:	bl	40b16c <sqrt@plt+0x97bc>
  405718:	bl	406458 <sqrt@plt+0x4aa8>
  40571c:	ldr	x0, [sp, #24]
  405720:	ldp	x29, x30, [sp], #32
  405724:	ret
  405728:	stp	x29, x30, [sp, #-80]!
  40572c:	mov	x29, sp
  405730:	str	x19, [sp, #16]
  405734:	add	x0, sp, #0x30
  405738:	bl	40504c <sqrt@plt+0x369c>
  40573c:	bl	405db4 <sqrt@plt+0x4404>
  405740:	str	w0, [sp, #40]
  405744:	add	x0, sp, #0x28
  405748:	bl	408194 <sqrt@plt+0x67e4>
  40574c:	cmn	w0, #0x1
  405750:	cset	w0, ne  // ne = any
  405754:	and	w0, w0, #0xff
  405758:	cmp	w0, #0x0
  40575c:	b.eq	4057fc <sqrt@plt+0x3e4c>  // b.none
  405760:	add	x0, sp, #0x28
  405764:	bl	408194 <sqrt@plt+0x67e4>
  405768:	cmp	w0, #0xa
  40576c:	cset	w0, eq  // eq = none
  405770:	and	w0, w0, #0xff
  405774:	cmp	w0, #0x0
  405778:	b.eq	4057e4 <sqrt@plt+0x3e34>  // b.none
  40577c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  405780:	add	x0, x0, #0xf10
  405784:	ldr	w0, [x0]
  405788:	add	w1, w0, #0x1
  40578c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  405790:	add	x0, x0, #0xf10
  405794:	str	w1, [x0]
  405798:	bl	408208 <sqrt@plt+0x6858>
  40579c:	str	w0, [sp, #40]
  4057a0:	add	x0, sp, #0x28
  4057a4:	bl	408194 <sqrt@plt+0x67e4>
  4057a8:	cmp	w0, #0x2b
  4057ac:	cset	w0, eq  // eq = none
  4057b0:	and	w0, w0, #0xff
  4057b4:	cmp	w0, #0x0
  4057b8:	b.eq	4057d8 <sqrt@plt+0x3e28>  // b.none
  4057bc:	add	x0, sp, #0x48
  4057c0:	mov	w1, #0xa                   	// #10
  4057c4:	bl	40805c <sqrt@plt+0x66ac>
  4057c8:	add	x0, sp, #0x30
  4057cc:	ldr	w1, [sp, #72]
  4057d0:	bl	405114 <sqrt@plt+0x3764>
  4057d4:	b	4057f0 <sqrt@plt+0x3e40>
  4057d8:	ldr	w0, [sp, #40]
  4057dc:	bl	4082bc <sqrt@plt+0x690c>
  4057e0:	b	4057fc <sqrt@plt+0x3e4c>
  4057e4:	add	x0, sp, #0x30
  4057e8:	ldr	w1, [sp, #40]
  4057ec:	bl	405114 <sqrt@plt+0x3764>
  4057f0:	bl	408208 <sqrt@plt+0x6858>
  4057f4:	str	w0, [sp, #40]
  4057f8:	b	405744 <sqrt@plt+0x3d94>
  4057fc:	add	x0, sp, #0x30
  405800:	bl	40526c <sqrt@plt+0x38bc>
  405804:	mov	x19, x0
  405808:	nop
  40580c:	add	x0, sp, #0x30
  405810:	bl	4050e0 <sqrt@plt+0x3730>
  405814:	mov	x0, x19
  405818:	b	405830 <sqrt@plt+0x3e80>
  40581c:	mov	x19, x0
  405820:	add	x0, sp, #0x30
  405824:	bl	4050e0 <sqrt@plt+0x3730>
  405828:	mov	x0, x19
  40582c:	bl	401940 <_Unwind_Resume@plt>
  405830:	ldr	x19, [sp, #16]
  405834:	ldp	x29, x30, [sp], #80
  405838:	ret
  40583c:	stp	x29, x30, [sp, #-80]!
  405840:	mov	x29, sp
  405844:	str	x19, [sp, #16]
  405848:	add	x0, sp, #0x28
  40584c:	bl	40504c <sqrt@plt+0x369c>
  405850:	bl	405db4 <sqrt@plt+0x4404>
  405854:	str	w0, [sp, #32]
  405858:	add	x0, sp, #0x20
  40585c:	bl	408194 <sqrt@plt+0x67e4>
  405860:	cmp	w0, #0x2d
  405864:	cset	w0, eq  // eq = none
  405868:	and	w0, w0, #0xff
  40586c:	cmp	w0, #0x0
  405870:	b.eq	405888 <sqrt@plt+0x3ed8>  // b.none
  405874:	add	x0, sp, #0x28
  405878:	ldr	w1, [sp, #32]
  40587c:	bl	405114 <sqrt@plt+0x3764>
  405880:	bl	408208 <sqrt@plt+0x6858>
  405884:	str	w0, [sp, #32]
  405888:	add	x0, sp, #0x20
  40588c:	bl	408194 <sqrt@plt+0x67e4>
  405890:	sub	w0, w0, #0x30
  405894:	cmp	w0, #0x9
  405898:	cset	w0, hi  // hi = pmore
  40589c:	and	w0, w0, #0xff
  4058a0:	cmp	w0, #0x0
  4058a4:	b.eq	4058cc <sqrt@plt+0x3f1c>  // b.none
  4058a8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4058ac:	add	x3, x0, #0xa80
  4058b0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4058b4:	add	x2, x0, #0xa80
  4058b8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4058bc:	add	x1, x0, #0xa80
  4058c0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  4058c4:	add	x0, x0, #0x180
  4058c8:	bl	40b1e4 <sqrt@plt+0x9834>
  4058cc:	add	x0, sp, #0x20
  4058d0:	bl	408194 <sqrt@plt+0x67e4>
  4058d4:	sub	w0, w0, #0x30
  4058d8:	cmp	w0, #0x9
  4058dc:	cset	w0, ls  // ls = plast
  4058e0:	and	w0, w0, #0xff
  4058e4:	cmp	w0, #0x0
  4058e8:	cset	w0, ne  // ne = any
  4058ec:	and	w0, w0, #0xff
  4058f0:	cmp	w0, #0x0
  4058f4:	b.eq	405910 <sqrt@plt+0x3f60>  // b.none
  4058f8:	add	x0, sp, #0x28
  4058fc:	ldr	w1, [sp, #32]
  405900:	bl	405114 <sqrt@plt+0x3764>
  405904:	bl	408208 <sqrt@plt+0x6858>
  405908:	str	w0, [sp, #32]
  40590c:	b	4058cc <sqrt@plt+0x3f1c>
  405910:	ldr	w0, [sp, #32]
  405914:	bl	4082bc <sqrt@plt+0x690c>
  405918:	add	x0, sp, #0x28
  40591c:	bl	40526c <sqrt@plt+0x38bc>
  405920:	str	x0, [sp, #64]
  405924:	bl	401830 <__errno_location@plt>
  405928:	str	wzr, [x0]
  40592c:	mov	w2, #0xa                   	// #10
  405930:	mov	x1, #0x0                   	// #0
  405934:	ldr	x0, [sp, #64]
  405938:	bl	4016c0 <strtol@plt>
  40593c:	str	x0, [sp, #72]
  405940:	bl	401830 <__errno_location@plt>
  405944:	ldr	w0, [x0]
  405948:	cmp	w0, #0x0
  40594c:	b.ne	405970 <sqrt@plt+0x3fc0>  // b.any
  405950:	ldr	x1, [sp, #72]
  405954:	mov	x0, #0x7fffffff            	// #2147483647
  405958:	cmp	x1, x0
  40595c:	b.gt	405970 <sqrt@plt+0x3fc0>
  405960:	ldr	x1, [sp, #72]
  405964:	mov	x0, #0xffffffff80000001    	// #-2147483647
  405968:	cmp	x1, x0
  40596c:	b.ge	405998 <sqrt@plt+0x3fe8>  // b.tcont
  405970:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  405974:	add	x3, x0, #0xa80
  405978:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40597c:	add	x2, x0, #0xa80
  405980:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  405984:	add	x1, x0, #0xa80
  405988:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40598c:	add	x0, x0, #0x1a0
  405990:	bl	40b16c <sqrt@plt+0x97bc>
  405994:	str	xzr, [sp, #72]
  405998:	ldr	x0, [sp, #64]
  40599c:	cmp	x0, #0x0
  4059a0:	b.eq	4059ac <sqrt@plt+0x3ffc>  // b.none
  4059a4:	ldr	x0, [sp, #64]
  4059a8:	bl	401820 <_ZdaPv@plt>
  4059ac:	ldr	x0, [sp, #72]
  4059b0:	mov	w19, w0
  4059b4:	add	x0, sp, #0x28
  4059b8:	bl	4050e0 <sqrt@plt+0x3730>
  4059bc:	mov	w0, w19
  4059c0:	b	4059d8 <sqrt@plt+0x4028>
  4059c4:	mov	x19, x0
  4059c8:	add	x0, sp, #0x28
  4059cc:	bl	4050e0 <sqrt@plt+0x3730>
  4059d0:	mov	x0, x19
  4059d4:	bl	401940 <_Unwind_Resume@plt>
  4059d8:	ldr	x19, [sp, #16]
  4059dc:	ldp	x29, x30, [sp], #80
  4059e0:	ret
  4059e4:	stp	x29, x30, [sp, #-112]!
  4059e8:	mov	x29, sp
  4059ec:	stp	x19, x20, [sp, #16]
  4059f0:	strb	wzr, [sp, #111]
  4059f4:	add	x0, sp, #0x38
  4059f8:	bl	40504c <sqrt@plt+0x369c>
  4059fc:	bl	408208 <sqrt@plt+0x6858>
  405a00:	str	w0, [sp, #48]
  405a04:	mov	x0, #0x18                  	// #24
  405a08:	bl	413d98 <_Znwm@@Base>
  405a0c:	mov	x19, x0
  405a10:	mov	x0, x19
  405a14:	bl	404e0c <sqrt@plt+0x345c>
  405a18:	str	x19, [sp, #88]
  405a1c:	ldrb	w0, [sp, #111]
  405a20:	cmp	w0, #0x0
  405a24:	b.ne	405c74 <sqrt@plt+0x42c4>  // b.any
  405a28:	add	x0, sp, #0x38
  405a2c:	bl	40530c <sqrt@plt+0x395c>
  405a30:	ldr	w0, [sp, #48]
  405a34:	bl	408238 <sqrt@plt+0x6888>
  405a38:	and	w0, w0, #0xff
  405a3c:	cmp	w0, #0x0
  405a40:	b.eq	405a50 <sqrt@plt+0x40a0>  // b.none
  405a44:	bl	408208 <sqrt@plt+0x6858>
  405a48:	str	w0, [sp, #48]
  405a4c:	b	405a30 <sqrt@plt+0x4080>
  405a50:	add	x0, sp, #0x30
  405a54:	mov	w1, #0x2d                  	// #45
  405a58:	bl	408080 <sqrt@plt+0x66d0>
  405a5c:	and	w0, w0, #0xff
  405a60:	cmp	w0, #0x0
  405a64:	b.eq	405abc <sqrt@plt+0x410c>  // b.none
  405a68:	bl	408208 <sqrt@plt+0x6858>
  405a6c:	str	w0, [sp, #40]
  405a70:	add	x0, sp, #0x28
  405a74:	bl	408194 <sqrt@plt+0x67e4>
  405a78:	sub	w0, w0, #0x30
  405a7c:	cmp	w0, #0x9
  405a80:	cset	w0, ls  // ls = plast
  405a84:	and	w0, w0, #0xff
  405a88:	cmp	w0, #0x0
  405a8c:	cset	w0, ne  // ne = any
  405a90:	and	w0, w0, #0xff
  405a94:	cmp	w0, #0x0
  405a98:	b.eq	405ab4 <sqrt@plt+0x4104>  // b.none
  405a9c:	add	x0, sp, #0x38
  405aa0:	ldr	w1, [sp, #48]
  405aa4:	bl	405114 <sqrt@plt+0x3764>
  405aa8:	ldr	w0, [sp, #40]
  405aac:	str	w0, [sp, #48]
  405ab0:	b	405abc <sqrt@plt+0x410c>
  405ab4:	ldr	w0, [sp, #40]
  405ab8:	bl	4082bc <sqrt@plt+0x690c>
  405abc:	add	x0, sp, #0x30
  405ac0:	bl	408194 <sqrt@plt+0x67e4>
  405ac4:	sub	w0, w0, #0x30
  405ac8:	cmp	w0, #0x9
  405acc:	cset	w0, ls  // ls = plast
  405ad0:	and	w0, w0, #0xff
  405ad4:	cmp	w0, #0x0
  405ad8:	cset	w0, ne  // ne = any
  405adc:	and	w0, w0, #0xff
  405ae0:	cmp	w0, #0x0
  405ae4:	b.eq	405b00 <sqrt@plt+0x4150>  // b.none
  405ae8:	add	x0, sp, #0x38
  405aec:	ldr	w1, [sp, #48]
  405af0:	bl	405114 <sqrt@plt+0x3764>
  405af4:	bl	408208 <sqrt@plt+0x6858>
  405af8:	str	w0, [sp, #48]
  405afc:	b	405abc <sqrt@plt+0x410c>
  405b00:	add	x0, sp, #0x38
  405b04:	bl	4081e4 <sqrt@plt+0x6834>
  405b08:	and	w0, w0, #0xff
  405b0c:	eor	w0, w0, #0x1
  405b10:	and	w0, w0, #0xff
  405b14:	cmp	w0, #0x0
  405b18:	b.eq	405bc0 <sqrt@plt+0x4210>  // b.none
  405b1c:	add	x0, sp, #0x38
  405b20:	bl	40526c <sqrt@plt+0x38bc>
  405b24:	str	x0, [sp, #80]
  405b28:	bl	401830 <__errno_location@plt>
  405b2c:	str	wzr, [x0]
  405b30:	mov	w2, #0xa                   	// #10
  405b34:	mov	x1, #0x0                   	// #0
  405b38:	ldr	x0, [sp, #80]
  405b3c:	bl	4016c0 <strtol@plt>
  405b40:	str	x0, [sp, #96]
  405b44:	bl	401830 <__errno_location@plt>
  405b48:	ldr	w0, [x0]
  405b4c:	cmp	w0, #0x0
  405b50:	b.ne	405b74 <sqrt@plt+0x41c4>  // b.any
  405b54:	ldr	x1, [sp, #96]
  405b58:	mov	x0, #0x7fffffff            	// #2147483647
  405b5c:	cmp	x1, x0
  405b60:	b.gt	405b74 <sqrt@plt+0x41c4>
  405b64:	ldr	x1, [sp, #96]
  405b68:	mov	x0, #0xffffffff80000001    	// #-2147483647
  405b6c:	cmp	x1, x0
  405b70:	b.ge	405b9c <sqrt@plt+0x41ec>  // b.tcont
  405b74:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  405b78:	add	x3, x0, #0xa80
  405b7c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  405b80:	add	x2, x0, #0xa80
  405b84:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  405b88:	add	x1, x0, #0xa80
  405b8c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  405b90:	add	x0, x0, #0x1c0
  405b94:	bl	40b16c <sqrt@plt+0x97bc>
  405b98:	str	xzr, [sp, #96]
  405b9c:	ldr	x0, [sp, #96]
  405ba0:	mov	w1, w0
  405ba4:	ldr	x0, [sp, #88]
  405ba8:	bl	404f2c <sqrt@plt+0x357c>
  405bac:	ldr	x0, [sp, #80]
  405bb0:	cmp	x0, #0x0
  405bb4:	b.eq	405bc0 <sqrt@plt+0x4210>  // b.none
  405bb8:	ldr	x0, [sp, #80]
  405bbc:	bl	401820 <_ZdaPv@plt>
  405bc0:	add	x0, sp, #0x30
  405bc4:	bl	408194 <sqrt@plt+0x67e4>
  405bc8:	cmp	w0, #0x23
  405bcc:	b.eq	405c0c <sqrt@plt+0x425c>  // b.none
  405bd0:	cmp	w0, #0x23
  405bd4:	b.gt	405c3c <sqrt@plt+0x428c>
  405bd8:	cmp	w0, #0x20
  405bdc:	b.eq	405c6c <sqrt@plt+0x42bc>  // b.none
  405be0:	cmp	w0, #0x20
  405be4:	b.gt	405c3c <sqrt@plt+0x428c>
  405be8:	cmp	w0, #0xa
  405bec:	b.eq	405c1c <sqrt@plt+0x426c>  // b.none
  405bf0:	cmp	w0, #0xa
  405bf4:	b.gt	405c3c <sqrt@plt+0x428c>
  405bf8:	cmn	w0, #0x1
  405bfc:	b.eq	405c30 <sqrt@plt+0x4280>  // b.none
  405c00:	cmp	w0, #0x9
  405c04:	b.eq	405c6c <sqrt@plt+0x42bc>  // b.none
  405c08:	b	405c3c <sqrt@plt+0x428c>
  405c0c:	bl	406488 <sqrt@plt+0x4ad8>
  405c10:	mov	w0, #0x1                   	// #1
  405c14:	strb	w0, [sp, #111]
  405c18:	b	405c70 <sqrt@plt+0x42c0>
  405c1c:	mov	w0, #0x1                   	// #1
  405c20:	strb	w0, [sp, #111]
  405c24:	ldr	w0, [sp, #48]
  405c28:	bl	4082bc <sqrt@plt+0x690c>
  405c2c:	b	405c70 <sqrt@plt+0x42c0>
  405c30:	mov	w0, #0x1                   	// #1
  405c34:	strb	w0, [sp, #111]
  405c38:	b	405c70 <sqrt@plt+0x42c0>
  405c3c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  405c40:	add	x3, x0, #0xa80
  405c44:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  405c48:	add	x2, x0, #0xa80
  405c4c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  405c50:	add	x1, x0, #0xa80
  405c54:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  405c58:	add	x0, x0, #0x180
  405c5c:	bl	40b16c <sqrt@plt+0x97bc>
  405c60:	mov	w0, #0x1                   	// #1
  405c64:	strb	w0, [sp, #111]
  405c68:	b	405c70 <sqrt@plt+0x42c0>
  405c6c:	nop
  405c70:	b	405a1c <sqrt@plt+0x406c>
  405c74:	ldr	x19, [sp, #88]
  405c78:	add	x0, sp, #0x38
  405c7c:	bl	4050e0 <sqrt@plt+0x3730>
  405c80:	mov	x0, x19
  405c84:	b	405cb4 <sqrt@plt+0x4304>
  405c88:	mov	x20, x0
  405c8c:	mov	x1, #0x18                  	// #24
  405c90:	mov	x0, x19
  405c94:	bl	413e54 <_ZdlPvm@@Base>
  405c98:	mov	x19, x20
  405c9c:	b	405ca4 <sqrt@plt+0x42f4>
  405ca0:	mov	x19, x0
  405ca4:	add	x0, sp, #0x38
  405ca8:	bl	4050e0 <sqrt@plt+0x3730>
  405cac:	mov	x0, x19
  405cb0:	bl	401940 <_Unwind_Resume@plt>
  405cb4:	ldp	x19, x20, [sp, #16]
  405cb8:	ldp	x29, x30, [sp], #112
  405cbc:	ret
  405cc0:	stp	x29, x30, [sp, #-80]!
  405cc4:	mov	x29, sp
  405cc8:	str	x19, [sp, #16]
  405ccc:	add	x0, sp, #0x28
  405cd0:	bl	40504c <sqrt@plt+0x369c>
  405cd4:	bl	405db4 <sqrt@plt+0x4404>
  405cd8:	str	w0, [sp, #32]
  405cdc:	ldr	w0, [sp, #32]
  405ce0:	bl	408238 <sqrt@plt+0x6888>
  405ce4:	and	w0, w0, #0xff
  405ce8:	eor	w0, w0, #0x1
  405cec:	and	w0, w0, #0xff
  405cf0:	cmp	w0, #0x0
  405cf4:	b.eq	405d48 <sqrt@plt+0x4398>  // b.none
  405cf8:	add	x0, sp, #0x40
  405cfc:	mov	w1, #0xa                   	// #10
  405d00:	bl	40805c <sqrt@plt+0x66ac>
  405d04:	add	x0, sp, #0x20
  405d08:	ldr	w1, [sp, #64]
  405d0c:	bl	408164 <sqrt@plt+0x67b4>
  405d10:	and	w0, w0, #0xff
  405d14:	cmp	w0, #0x0
  405d18:	b.eq	405d48 <sqrt@plt+0x4398>  // b.none
  405d1c:	add	x0, sp, #0x48
  405d20:	mov	w1, #0xffffffff            	// #-1
  405d24:	bl	40805c <sqrt@plt+0x66ac>
  405d28:	add	x0, sp, #0x20
  405d2c:	ldr	w1, [sp, #72]
  405d30:	bl	408164 <sqrt@plt+0x67b4>
  405d34:	and	w0, w0, #0xff
  405d38:	cmp	w0, #0x0
  405d3c:	b.eq	405d48 <sqrt@plt+0x4398>  // b.none
  405d40:	mov	w0, #0x1                   	// #1
  405d44:	b	405d4c <sqrt@plt+0x439c>
  405d48:	mov	w0, #0x0                   	// #0
  405d4c:	cmp	w0, #0x0
  405d50:	b.eq	405d6c <sqrt@plt+0x43bc>  // b.none
  405d54:	add	x0, sp, #0x28
  405d58:	ldr	w1, [sp, #32]
  405d5c:	bl	405114 <sqrt@plt+0x3764>
  405d60:	bl	408208 <sqrt@plt+0x6858>
  405d64:	str	w0, [sp, #32]
  405d68:	b	405cdc <sqrt@plt+0x432c>
  405d6c:	ldr	w0, [sp, #32]
  405d70:	bl	4082bc <sqrt@plt+0x690c>
  405d74:	add	x0, sp, #0x28
  405d78:	bl	40526c <sqrt@plt+0x38bc>
  405d7c:	mov	x19, x0
  405d80:	nop
  405d84:	add	x0, sp, #0x28
  405d88:	bl	4050e0 <sqrt@plt+0x3730>
  405d8c:	mov	x0, x19
  405d90:	b	405da8 <sqrt@plt+0x43f8>
  405d94:	mov	x19, x0
  405d98:	add	x0, sp, #0x28
  405d9c:	bl	4050e0 <sqrt@plt+0x3730>
  405da0:	mov	x0, x19
  405da4:	bl	401940 <_Unwind_Resume@plt>
  405da8:	ldr	x19, [sp, #16]
  405dac:	ldp	x29, x30, [sp], #80
  405db0:	ret
  405db4:	stp	x29, x30, [sp, #-32]!
  405db8:	mov	x29, sp
  405dbc:	add	x0, sp, #0x18
  405dc0:	bl	408040 <sqrt@plt+0x6690>
  405dc4:	bl	408208 <sqrt@plt+0x6858>
  405dc8:	str	w0, [sp, #24]
  405dcc:	add	x0, sp, #0x18
  405dd0:	bl	408194 <sqrt@plt+0x67e4>
  405dd4:	cmp	w0, #0x20
  405dd8:	b.eq	405e3c <sqrt@plt+0x448c>  // b.none
  405ddc:	cmp	w0, #0x20
  405de0:	b.gt	405e34 <sqrt@plt+0x4484>
  405de4:	cmp	w0, #0xa
  405de8:	b.eq	405e08 <sqrt@plt+0x4458>  // b.none
  405dec:	cmp	w0, #0xa
  405df0:	b.gt	405e34 <sqrt@plt+0x4484>
  405df4:	cmn	w0, #0x1
  405df8:	b.eq	405e08 <sqrt@plt+0x4458>  // b.none
  405dfc:	cmp	w0, #0x9
  405e00:	b.ne	405e34 <sqrt@plt+0x4484>  // b.any
  405e04:	b	405e3c <sqrt@plt+0x448c>
  405e08:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  405e0c:	add	x3, x0, #0xa80
  405e10:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  405e14:	add	x2, x0, #0xa80
  405e18:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  405e1c:	add	x1, x0, #0xa80
  405e20:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  405e24:	add	x0, x0, #0x1e8
  405e28:	bl	40b16c <sqrt@plt+0x97bc>
  405e2c:	ldr	w0, [sp, #24]
  405e30:	b	405e44 <sqrt@plt+0x4494>
  405e34:	ldr	w0, [sp, #24]
  405e38:	b	405e44 <sqrt@plt+0x4494>
  405e3c:	nop
  405e40:	b	405dc4 <sqrt@plt+0x4414>
  405e44:	ldp	x29, x30, [sp], #32
  405e48:	ret
  405e4c:	stp	x29, x30, [sp, #-32]!
  405e50:	mov	x29, sp
  405e54:	add	x0, sp, #0x18
  405e58:	bl	408040 <sqrt@plt+0x6690>
  405e5c:	bl	408208 <sqrt@plt+0x6858>
  405e60:	str	w0, [sp, #24]
  405e64:	add	x0, sp, #0x18
  405e68:	bl	408194 <sqrt@plt+0x67e4>
  405e6c:	cmp	w0, #0x23
  405e70:	b.eq	405ebc <sqrt@plt+0x450c>  // b.none
  405e74:	cmp	w0, #0x23
  405e78:	b.gt	405ec4 <sqrt@plt+0x4514>
  405e7c:	cmp	w0, #0x20
  405e80:	b.eq	405ecc <sqrt@plt+0x451c>  // b.none
  405e84:	cmp	w0, #0x20
  405e88:	b.gt	405ec4 <sqrt@plt+0x4514>
  405e8c:	cmp	w0, #0x9
  405e90:	b.eq	405ecc <sqrt@plt+0x451c>  // b.none
  405e94:	cmp	w0, #0xa
  405e98:	b.ne	405ec4 <sqrt@plt+0x4514>  // b.any
  405e9c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  405ea0:	add	x0, x0, #0xf10
  405ea4:	ldr	w0, [x0]
  405ea8:	add	w1, w0, #0x1
  405eac:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  405eb0:	add	x0, x0, #0xf10
  405eb4:	str	w1, [x0]
  405eb8:	b	405ed0 <sqrt@plt+0x4520>
  405ebc:	bl	406214 <sqrt@plt+0x4864>
  405ec0:	b	405ed0 <sqrt@plt+0x4520>
  405ec4:	ldr	w0, [sp, #24]
  405ec8:	b	405ed4 <sqrt@plt+0x4524>
  405ecc:	nop
  405ed0:	b	405e5c <sqrt@plt+0x44ac>
  405ed4:	ldp	x29, x30, [sp], #32
  405ed8:	ret
  405edc:	stp	x29, x30, [sp, #-48]!
  405ee0:	mov	x29, sp
  405ee4:	str	x0, [sp, #24]
  405ee8:	ldr	x0, [sp, #24]
  405eec:	bl	408028 <sqrt@plt+0x6678>
  405ef0:	str	x0, [sp, #32]
  405ef4:	str	xzr, [sp, #40]
  405ef8:	ldr	x1, [sp, #40]
  405efc:	ldr	x0, [sp, #32]
  405f00:	cmp	x1, x0
  405f04:	b.cs	405f4c <sqrt@plt+0x459c>  // b.hs, b.nlast
  405f08:	ldr	x1, [sp, #40]
  405f0c:	ldr	x0, [sp, #24]
  405f10:	bl	407fa8 <sqrt@plt+0x65f8>
  405f14:	mov	w2, w0
  405f18:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  405f1c:	add	x0, x0, #0xf38
  405f20:	ldr	x0, [x0]
  405f24:	ldr	w1, [x0, #8]
  405f28:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  405f2c:	add	x0, x0, #0xf38
  405f30:	ldr	x0, [x0]
  405f34:	add	w1, w2, w1
  405f38:	str	w1, [x0, #8]
  405f3c:	ldr	x0, [sp, #40]
  405f40:	add	x0, x0, #0x2
  405f44:	str	x0, [sp, #40]
  405f48:	b	405ef8 <sqrt@plt+0x4548>
  405f4c:	mov	x0, #0x1                   	// #1
  405f50:	str	x0, [sp, #40]
  405f54:	ldr	x1, [sp, #40]
  405f58:	ldr	x0, [sp, #32]
  405f5c:	cmp	x1, x0
  405f60:	b.cs	405fa8 <sqrt@plt+0x45f8>  // b.hs, b.nlast
  405f64:	ldr	x1, [sp, #40]
  405f68:	ldr	x0, [sp, #24]
  405f6c:	bl	407fa8 <sqrt@plt+0x65f8>
  405f70:	mov	w2, w0
  405f74:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  405f78:	add	x0, x0, #0xf38
  405f7c:	ldr	x0, [x0]
  405f80:	ldr	w1, [x0, #12]
  405f84:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  405f88:	add	x0, x0, #0xf38
  405f8c:	ldr	x0, [x0]
  405f90:	add	w1, w2, w1
  405f94:	str	w1, [x0, #12]
  405f98:	ldr	x0, [sp, #40]
  405f9c:	add	x0, x0, #0x2
  405fa0:	str	x0, [sp, #40]
  405fa4:	b	405f54 <sqrt@plt+0x45a4>
  405fa8:	nop
  405fac:	ldp	x29, x30, [sp], #48
  405fb0:	ret
  405fb4:	stp	x29, x30, [sp, #-48]!
  405fb8:	mov	x29, sp
  405fbc:	str	x0, [sp, #24]
  405fc0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  405fc4:	add	x1, x0, #0x200
  405fc8:	ldr	x0, [sp, #24]
  405fcc:	bl	401870 <strcmp@plt>
  405fd0:	cmp	w0, #0x0
  405fd4:	b.ne	405fe8 <sqrt@plt+0x4638>  // b.any
  405fd8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  405fdc:	add	x0, x0, #0x208
  405fe0:	str	x0, [sp, #40]
  405fe4:	b	405ff0 <sqrt@plt+0x4640>
  405fe8:	ldr	x0, [sp, #24]
  405fec:	str	x0, [sp, #40]
  405ff0:	ldr	x0, [sp, #40]
  405ff4:	bl	401660 <strlen@plt>
  405ff8:	add	x0, x0, #0x1
  405ffc:	str	x0, [sp, #32]
  406000:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  406004:	add	x0, x0, #0xf00
  406008:	ldr	x0, [x0]
  40600c:	cmp	x0, #0x0
  406010:	b.eq	406024 <sqrt@plt+0x4674>  // b.none
  406014:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  406018:	add	x0, x0, #0xf00
  40601c:	ldr	x0, [x0]
  406020:	bl	4016d0 <free@plt>
  406024:	ldr	x0, [sp, #32]
  406028:	bl	4018a0 <malloc@plt>
  40602c:	mov	x1, x0
  406030:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  406034:	add	x0, x0, #0xf00
  406038:	str	x1, [x0]
  40603c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  406040:	add	x0, x0, #0xf00
  406044:	ldr	x0, [x0]
  406048:	cmp	x0, #0x0
  40604c:	b.ne	406074 <sqrt@plt+0x46c4>  // b.any
  406050:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  406054:	add	x3, x0, #0xa80
  406058:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40605c:	add	x2, x0, #0xa80
  406060:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  406064:	add	x1, x0, #0xa80
  406068:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40606c:	add	x0, x0, #0x220
  406070:	bl	40b1e4 <sqrt@plt+0x9834>
  406074:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  406078:	add	x0, x0, #0xf00
  40607c:	ldr	x0, [x0]
  406080:	ldr	x2, [sp, #32]
  406084:	ldr	x1, [sp, #40]
  406088:	bl	4017b0 <strncpy@plt>
  40608c:	nop
  406090:	ldp	x29, x30, [sp], #48
  406094:	ret
  406098:	stp	x29, x30, [sp, #-48]!
  40609c:	mov	x29, sp
  4060a0:	str	x0, [sp, #24]
  4060a4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  4060a8:	add	x1, x0, #0x200
  4060ac:	ldr	x0, [sp, #24]
  4060b0:	bl	401870 <strcmp@plt>
  4060b4:	cmp	w0, #0x0
  4060b8:	b.ne	4060cc <sqrt@plt+0x471c>  // b.any
  4060bc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  4060c0:	add	x0, x0, #0x208
  4060c4:	str	x0, [sp, #40]
  4060c8:	b	4060d4 <sqrt@plt+0x4724>
  4060cc:	ldr	x0, [sp, #24]
  4060d0:	str	x0, [sp, #40]
  4060d4:	ldr	x0, [sp, #40]
  4060d8:	bl	401660 <strlen@plt>
  4060dc:	add	x0, x0, #0x1
  4060e0:	str	x0, [sp, #32]
  4060e4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  4060e8:	add	x0, x0, #0xf08
  4060ec:	ldr	x0, [x0]
  4060f0:	cmp	x0, #0x0
  4060f4:	b.eq	406108 <sqrt@plt+0x4758>  // b.none
  4060f8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  4060fc:	add	x0, x0, #0xf08
  406100:	ldr	x0, [x0]
  406104:	bl	4016d0 <free@plt>
  406108:	ldr	x0, [sp, #32]
  40610c:	bl	4018a0 <malloc@plt>
  406110:	mov	x1, x0
  406114:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  406118:	add	x0, x0, #0xf08
  40611c:	str	x1, [x0]
  406120:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  406124:	add	x0, x0, #0xf08
  406128:	ldr	x0, [x0]
  40612c:	cmp	x0, #0x0
  406130:	b.ne	406158 <sqrt@plt+0x47a8>  // b.any
  406134:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  406138:	add	x3, x0, #0xa80
  40613c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  406140:	add	x2, x0, #0xa80
  406144:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  406148:	add	x1, x0, #0xa80
  40614c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  406150:	add	x0, x0, #0x220
  406154:	bl	40b1e4 <sqrt@plt+0x9834>
  406158:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  40615c:	add	x0, x0, #0xf08
  406160:	ldr	x0, [x0]
  406164:	ldr	x2, [sp, #32]
  406168:	ldr	x1, [sp, #40]
  40616c:	bl	4017b0 <strncpy@plt>
  406170:	nop
  406174:	ldp	x29, x30, [sp], #48
  406178:	ret
  40617c:	stp	x29, x30, [sp, #-80]!
  406180:	mov	x29, sp
  406184:	stp	x19, x20, [sp, #16]
  406188:	str	x21, [sp, #32]
  40618c:	str	w0, [sp, #56]
  406190:	str	x1, [sp, #48]
  406194:	ldr	x0, [sp, #48]
  406198:	bl	408028 <sqrt@plt+0x6678>
  40619c:	str	w0, [sp, #76]
  4061a0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  4061a4:	add	x0, x0, #0xf20
  4061a8:	ldr	x20, [x0]
  4061ac:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  4061b0:	add	x0, x0, #0xf20
  4061b4:	ldr	x0, [x0]
  4061b8:	ldr	x0, [x0]
  4061bc:	add	x0, x0, #0x18
  4061c0:	ldr	x19, [x0]
  4061c4:	add	x0, sp, #0x38
  4061c8:	bl	408194 <sqrt@plt+0x67e4>
  4061cc:	mov	w21, w0
  4061d0:	ldr	x0, [sp, #48]
  4061d4:	bl	408010 <sqrt@plt+0x6660>
  4061d8:	mov	x1, x0
  4061dc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  4061e0:	add	x0, x0, #0xf38
  4061e4:	ldr	x0, [x0]
  4061e8:	mov	x4, x0
  4061ec:	ldr	w3, [sp, #76]
  4061f0:	mov	x2, x1
  4061f4:	mov	w1, w21
  4061f8:	mov	x0, x20
  4061fc:	blr	x19
  406200:	nop
  406204:	ldp	x19, x20, [sp, #16]
  406208:	ldr	x21, [sp, #32]
  40620c:	ldp	x29, x30, [sp], #80
  406210:	ret
  406214:	stp	x29, x30, [sp, #-32]!
  406218:	mov	x29, sp
  40621c:	bl	408208 <sqrt@plt+0x6858>
  406220:	str	w0, [sp, #24]
  406224:	add	x0, sp, #0x18
  406228:	mov	w1, #0xa                   	// #10
  40622c:	bl	408080 <sqrt@plt+0x66d0>
  406230:	and	w0, w0, #0xff
  406234:	cmp	w0, #0x0
  406238:	b.eq	40625c <sqrt@plt+0x48ac>  // b.none
  40623c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  406240:	add	x0, x0, #0xf10
  406244:	ldr	w0, [x0]
  406248:	add	w1, w0, #0x1
  40624c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  406250:	add	x0, x0, #0xf10
  406254:	str	w1, [x0]
  406258:	b	406284 <sqrt@plt+0x48d4>
  40625c:	add	x0, sp, #0x18
  406260:	mov	w1, #0xffffffff            	// #-1
  406264:	bl	4080ac <sqrt@plt+0x66fc>
  406268:	and	w0, w0, #0xff
  40626c:	cmp	w0, #0x0
  406270:	b.ne	406280 <sqrt@plt+0x48d0>  // b.any
  406274:	bl	408208 <sqrt@plt+0x6858>
  406278:	str	w0, [sp, #24]
  40627c:	b	406224 <sqrt@plt+0x4874>
  406280:	nop
  406284:	nop
  406288:	ldp	x29, x30, [sp], #32
  40628c:	ret
  406290:	stp	x29, x30, [sp, #-32]!
  406294:	mov	x29, sp
  406298:	mov	w0, #0x1                   	// #1
  40629c:	strb	w0, [sp, #31]
  4062a0:	bl	408208 <sqrt@plt+0x6858>
  4062a4:	str	w0, [sp, #24]
  4062a8:	ldr	w0, [sp, #24]
  4062ac:	bl	408238 <sqrt@plt+0x6888>
  4062b0:	and	w0, w0, #0xff
  4062b4:	cmp	w0, #0x0
  4062b8:	b.eq	4062c8 <sqrt@plt+0x4918>  // b.none
  4062bc:	bl	408208 <sqrt@plt+0x6858>
  4062c0:	str	w0, [sp, #24]
  4062c4:	b	4062a8 <sqrt@plt+0x48f8>
  4062c8:	add	x0, sp, #0x18
  4062cc:	bl	408194 <sqrt@plt+0x67e4>
  4062d0:	cmp	w0, #0x23
  4062d4:	b.eq	4062f4 <sqrt@plt+0x4944>  // b.none
  4062d8:	cmp	w0, #0x23
  4062dc:	b.gt	40631c <sqrt@plt+0x496c>
  4062e0:	cmn	w0, #0x1
  4062e4:	b.eq	406328 <sqrt@plt+0x4978>  // b.none
  4062e8:	cmp	w0, #0xa
  4062ec:	b.eq	4062fc <sqrt@plt+0x494c>  // b.none
  4062f0:	b	40631c <sqrt@plt+0x496c>
  4062f4:	bl	406214 <sqrt@plt+0x4864>
  4062f8:	b	40632c <sqrt@plt+0x497c>
  4062fc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  406300:	add	x0, x0, #0xf10
  406304:	ldr	w0, [x0]
  406308:	add	w1, w0, #0x1
  40630c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  406310:	add	x0, x0, #0xf10
  406314:	str	w1, [x0]
  406318:	b	40632c <sqrt@plt+0x497c>
  40631c:	strb	wzr, [sp, #31]
  406320:	bl	406214 <sqrt@plt+0x4864>
  406324:	b	40632c <sqrt@plt+0x497c>
  406328:	nop
  40632c:	ldrb	w0, [sp, #31]
  406330:	ldp	x29, x30, [sp], #32
  406334:	ret
  406338:	stp	x29, x30, [sp, #-32]!
  40633c:	mov	x29, sp
  406340:	bl	406290 <sqrt@plt+0x48e0>
  406344:	and	w0, w0, #0xff
  406348:	strb	w0, [sp, #31]
  40634c:	ldrb	w0, [sp, #31]
  406350:	eor	w0, w0, #0x1
  406354:	and	w0, w0, #0xff
  406358:	cmp	w0, #0x0
  40635c:	b.eq	4063bc <sqrt@plt+0x4a0c>  // b.none
  406360:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  406364:	add	x0, x0, #0xf10
  406368:	ldr	w0, [x0]
  40636c:	sub	w1, w0, #0x1
  406370:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  406374:	add	x0, x0, #0xf10
  406378:	str	w1, [x0]
  40637c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  406380:	add	x3, x0, #0xa80
  406384:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  406388:	add	x2, x0, #0xa80
  40638c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  406390:	add	x1, x0, #0xa80
  406394:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  406398:	add	x0, x0, #0x128
  40639c:	bl	40b16c <sqrt@plt+0x97bc>
  4063a0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  4063a4:	add	x0, x0, #0xf10
  4063a8:	ldr	w0, [x0]
  4063ac:	add	w1, w0, #0x1
  4063b0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  4063b4:	add	x0, x0, #0xf10
  4063b8:	str	w1, [x0]
  4063bc:	nop
  4063c0:	ldp	x29, x30, [sp], #32
  4063c4:	ret
  4063c8:	stp	x29, x30, [sp, #-32]!
  4063cc:	mov	x29, sp
  4063d0:	bl	406290 <sqrt@plt+0x48e0>
  4063d4:	and	w0, w0, #0xff
  4063d8:	strb	w0, [sp, #31]
  4063dc:	ldrb	w0, [sp, #31]
  4063e0:	eor	w0, w0, #0x1
  4063e4:	and	w0, w0, #0xff
  4063e8:	cmp	w0, #0x0
  4063ec:	b.eq	40644c <sqrt@plt+0x4a9c>  // b.none
  4063f0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  4063f4:	add	x0, x0, #0xf10
  4063f8:	ldr	w0, [x0]
  4063fc:	sub	w1, w0, #0x1
  406400:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  406404:	add	x0, x0, #0xf10
  406408:	str	w1, [x0]
  40640c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  406410:	add	x3, x0, #0xa80
  406414:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  406418:	add	x2, x0, #0xa80
  40641c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  406420:	add	x1, x0, #0xa80
  406424:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  406428:	add	x0, x0, #0x240
  40642c:	bl	40b1a8 <sqrt@plt+0x97f8>
  406430:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  406434:	add	x0, x0, #0xf10
  406438:	ldr	w0, [x0]
  40643c:	add	w1, w0, #0x1
  406440:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  406444:	add	x0, x0, #0xf10
  406448:	str	w1, [x0]
  40644c:	nop
  406450:	ldp	x29, x30, [sp], #32
  406454:	ret
  406458:	stp	x29, x30, [sp, #-16]!
  40645c:	mov	x29, sp
  406460:	bl	4063c8 <sqrt@plt+0x4a18>
  406464:	nop
  406468:	ldp	x29, x30, [sp], #16
  40646c:	ret
  406470:	stp	x29, x30, [sp, #-16]!
  406474:	mov	x29, sp
  406478:	bl	4063c8 <sqrt@plt+0x4a18>
  40647c:	nop
  406480:	ldp	x29, x30, [sp], #16
  406484:	ret
  406488:	stp	x29, x30, [sp, #-32]!
  40648c:	mov	x29, sp
  406490:	bl	408208 <sqrt@plt+0x6858>
  406494:	str	w0, [sp, #24]
  406498:	add	x0, sp, #0x18
  40649c:	mov	w1, #0xa                   	// #10
  4064a0:	bl	408080 <sqrt@plt+0x66d0>
  4064a4:	and	w0, w0, #0xff
  4064a8:	cmp	w0, #0x0
  4064ac:	b.eq	4064bc <sqrt@plt+0x4b0c>  // b.none
  4064b0:	ldr	w0, [sp, #24]
  4064b4:	bl	4082bc <sqrt@plt+0x690c>
  4064b8:	b	4064e4 <sqrt@plt+0x4b34>
  4064bc:	add	x0, sp, #0x18
  4064c0:	mov	w1, #0xffffffff            	// #-1
  4064c4:	bl	4080ac <sqrt@plt+0x66fc>
  4064c8:	and	w0, w0, #0xff
  4064cc:	cmp	w0, #0x0
  4064d0:	b.ne	4064e0 <sqrt@plt+0x4b30>  // b.any
  4064d4:	bl	408208 <sqrt@plt+0x6858>
  4064d8:	str	w0, [sp, #24]
  4064dc:	b	406498 <sqrt@plt+0x4ae8>
  4064e0:	nop
  4064e4:	ldp	x29, x30, [sp], #32
  4064e8:	ret
  4064ec:	stp	x29, x30, [sp, #-96]!
  4064f0:	mov	x29, sp
  4064f4:	str	x0, [sp, #24]
  4064f8:	str	wzr, [sp, #92]
  4064fc:	str	wzr, [sp, #88]
  406500:	str	wzr, [sp, #84]
  406504:	str	wzr, [sp, #80]
  406508:	str	wzr, [sp, #76]
  40650c:	str	wzr, [sp, #72]
  406510:	str	wzr, [sp, #68]
  406514:	str	wzr, [sp, #64]
  406518:	bl	405db4 <sqrt@plt+0x4404>
  40651c:	str	w0, [sp, #40]
  406520:	add	x0, sp, #0x28
  406524:	bl	408194 <sqrt@plt+0x67e4>
  406528:	cmp	w0, #0x72
  40652c:	b.eq	4065fc <sqrt@plt+0x4c4c>  // b.none
  406530:	cmp	w0, #0x72
  406534:	b.gt	40662c <sqrt@plt+0x4c7c>
  406538:	cmp	w0, #0x6b
  40653c:	b.eq	4065c0 <sqrt@plt+0x4c10>  // b.none
  406540:	cmp	w0, #0x6b
  406544:	b.gt	40662c <sqrt@plt+0x4c7c>
  406548:	cmp	w0, #0x67
  40654c:	b.eq	4065a8 <sqrt@plt+0x4bf8>  // b.none
  406550:	cmp	w0, #0x67
  406554:	b.gt	40662c <sqrt@plt+0x4c7c>
  406558:	cmp	w0, #0x63
  40655c:	b.eq	40656c <sqrt@plt+0x4bbc>  // b.none
  406560:	cmp	w0, #0x64
  406564:	b.eq	40659c <sqrt@plt+0x4bec>  // b.none
  406568:	b	40662c <sqrt@plt+0x4c7c>
  40656c:	bl	40543c <sqrt@plt+0x3a8c>
  406570:	str	w0, [sp, #76]
  406574:	bl	40543c <sqrt@plt+0x3a8c>
  406578:	str	w0, [sp, #72]
  40657c:	bl	40543c <sqrt@plt+0x3a8c>
  406580:	str	w0, [sp, #68]
  406584:	ldr	w3, [sp, #68]
  406588:	ldr	w2, [sp, #72]
  40658c:	ldr	w1, [sp, #76]
  406590:	ldr	x0, [sp, #24]
  406594:	bl	4092bc <sqrt@plt+0x790c>
  406598:	b	406664 <sqrt@plt+0x4cb4>
  40659c:	ldr	x0, [sp, #24]
  4065a0:	bl	409228 <sqrt@plt+0x7878>
  4065a4:	b	406664 <sqrt@plt+0x4cb4>
  4065a8:	bl	40543c <sqrt@plt+0x3a8c>
  4065ac:	str	w0, [sp, #92]
  4065b0:	ldr	w1, [sp, #92]
  4065b4:	ldr	x0, [sp, #24]
  4065b8:	bl	4093c8 <sqrt@plt+0x7a18>
  4065bc:	b	406664 <sqrt@plt+0x4cb4>
  4065c0:	bl	40543c <sqrt@plt+0x3a8c>
  4065c4:	str	w0, [sp, #76]
  4065c8:	bl	40543c <sqrt@plt+0x3a8c>
  4065cc:	str	w0, [sp, #72]
  4065d0:	bl	40543c <sqrt@plt+0x3a8c>
  4065d4:	str	w0, [sp, #68]
  4065d8:	bl	40543c <sqrt@plt+0x3a8c>
  4065dc:	str	w0, [sp, #64]
  4065e0:	ldr	w4, [sp, #64]
  4065e4:	ldr	w3, [sp, #68]
  4065e8:	ldr	w2, [sp, #72]
  4065ec:	ldr	w1, [sp, #76]
  4065f0:	ldr	x0, [sp, #24]
  4065f4:	bl	409334 <sqrt@plt+0x7984>
  4065f8:	b	406664 <sqrt@plt+0x4cb4>
  4065fc:	bl	40543c <sqrt@plt+0x3a8c>
  406600:	str	w0, [sp, #88]
  406604:	bl	40543c <sqrt@plt+0x3a8c>
  406608:	str	w0, [sp, #84]
  40660c:	bl	40543c <sqrt@plt+0x3a8c>
  406610:	str	w0, [sp, #80]
  406614:	ldr	w3, [sp, #80]
  406618:	ldr	w2, [sp, #84]
  40661c:	ldr	w1, [sp, #88]
  406620:	ldr	x0, [sp, #24]
  406624:	bl	409244 <sqrt@plt+0x7894>
  406628:	b	406664 <sqrt@plt+0x4cb4>
  40662c:	add	x0, sp, #0x28
  406630:	bl	408194 <sqrt@plt+0x67e4>
  406634:	mov	w1, w0
  406638:	add	x0, sp, #0x30
  40663c:	bl	40aa40 <sqrt@plt+0x9090>
  406640:	add	x1, sp, #0x30
  406644:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  406648:	add	x3, x0, #0xa80
  40664c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  406650:	add	x2, x0, #0xa80
  406654:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  406658:	add	x0, x0, #0x288
  40665c:	bl	40b16c <sqrt@plt+0x97bc>
  406660:	nop
  406664:	nop
  406668:	ldp	x29, x30, [sp], #96
  40666c:	ret
  406670:	stp	x29, x30, [sp, #-112]!
  406674:	mov	x29, sp
  406678:	stp	x19, x20, [sp, #16]
  40667c:	bl	405db4 <sqrt@plt+0x4404>
  406680:	str	w0, [sp, #32]
  406684:	add	x0, sp, #0x20
  406688:	bl	408194 <sqrt@plt+0x67e4>
  40668c:	cmp	w0, #0x74
  406690:	b.eq	406af8 <sqrt@plt+0x5148>  // b.none
  406694:	cmp	w0, #0x74
  406698:	b.gt	40672c <sqrt@plt+0x4d7c>
  40669c:	cmp	w0, #0x70
  4066a0:	b.eq	406ab8 <sqrt@plt+0x5108>  // b.none
  4066a4:	cmp	w0, #0x70
  4066a8:	b.gt	40672c <sqrt@plt+0x4d7c>
  4066ac:	cmp	w0, #0x6c
  4066b0:	b.eq	406a74 <sqrt@plt+0x50c4>  // b.none
  4066b4:	cmp	w0, #0x6c
  4066b8:	b.gt	40672c <sqrt@plt+0x4d7c>
  4066bc:	cmp	w0, #0x66
  4066c0:	b.eq	406900 <sqrt@plt+0x4f50>  // b.none
  4066c4:	cmp	w0, #0x66
  4066c8:	b.gt	40672c <sqrt@plt+0x4d7c>
  4066cc:	cmp	w0, #0x65
  4066d0:	b.eq	406890 <sqrt@plt+0x4ee0>  // b.none
  4066d4:	cmp	w0, #0x65
  4066d8:	b.gt	40672c <sqrt@plt+0x4d7c>
  4066dc:	cmp	w0, #0x63
  4066e0:	b.eq	4067b0 <sqrt@plt+0x4e00>  // b.none
  4066e4:	cmp	w0, #0x63
  4066e8:	b.gt	40672c <sqrt@plt+0x4d7c>
  4066ec:	cmp	w0, #0x61
  4066f0:	b.eq	40676c <sqrt@plt+0x4dbc>  // b.none
  4066f4:	cmp	w0, #0x61
  4066f8:	b.gt	40672c <sqrt@plt+0x4d7c>
  4066fc:	cmp	w0, #0x50
  406700:	b.eq	406ab8 <sqrt@plt+0x5108>  // b.none
  406704:	cmp	w0, #0x50
  406708:	b.gt	40672c <sqrt@plt+0x4d7c>
  40670c:	cmp	w0, #0x46
  406710:	b.eq	406a1c <sqrt@plt+0x506c>  // b.none
  406714:	cmp	w0, #0x46
  406718:	b.gt	40672c <sqrt@plt+0x4d7c>
  40671c:	cmp	w0, #0x43
  406720:	b.eq	406820 <sqrt@plt+0x4e70>  // b.none
  406724:	cmp	w0, #0x45
  406728:	b.eq	406890 <sqrt@plt+0x4ee0>  // b.none
  40672c:	bl	405694 <sqrt@plt+0x3ce4>
  406730:	str	x0, [sp, #40]
  406734:	ldr	x1, [sp, #40]
  406738:	ldr	w0, [sp, #32]
  40673c:	bl	40617c <sqrt@plt+0x47cc>
  406740:	ldr	x0, [sp, #40]
  406744:	bl	405edc <sqrt@plt+0x452c>
  406748:	ldr	x19, [sp, #40]
  40674c:	cmp	x19, #0x0
  406750:	b.eq	406b3c <sqrt@plt+0x518c>  // b.none
  406754:	mov	x0, x19
  406758:	bl	404ef8 <sqrt@plt+0x3548>
  40675c:	mov	x1, #0x18                  	// #24
  406760:	mov	x0, x19
  406764:	bl	413e54 <_ZdlPvm@@Base>
  406768:	b	406b3c <sqrt@plt+0x518c>
  40676c:	mov	x0, #0x4                   	// #4
  406770:	bl	405498 <sqrt@plt+0x3ae8>
  406774:	str	x0, [sp, #72]
  406778:	ldr	x1, [sp, #72]
  40677c:	ldr	w0, [sp, #32]
  406780:	bl	40617c <sqrt@plt+0x47cc>
  406784:	ldr	x0, [sp, #72]
  406788:	bl	405edc <sqrt@plt+0x452c>
  40678c:	ldr	x19, [sp, #72]
  406790:	cmp	x19, #0x0
  406794:	b.eq	406b44 <sqrt@plt+0x5194>  // b.none
  406798:	mov	x0, x19
  40679c:	bl	404ef8 <sqrt@plt+0x3548>
  4067a0:	mov	x1, #0x18                  	// #24
  4067a4:	mov	x0, x19
  4067a8:	bl	413e54 <_ZdlPvm@@Base>
  4067ac:	b	406b44 <sqrt@plt+0x5194>
  4067b0:	mov	x0, #0x1                   	// #1
  4067b4:	bl	405498 <sqrt@plt+0x3ae8>
  4067b8:	str	x0, [sp, #80]
  4067bc:	ldr	x1, [sp, #80]
  4067c0:	ldr	w0, [sp, #32]
  4067c4:	bl	40617c <sqrt@plt+0x47cc>
  4067c8:	mov	x1, #0x0                   	// #0
  4067cc:	ldr	x0, [sp, #80]
  4067d0:	bl	407fa8 <sqrt@plt+0x65f8>
  4067d4:	mov	w2, w0
  4067d8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  4067dc:	add	x0, x0, #0xf38
  4067e0:	ldr	x0, [x0]
  4067e4:	ldr	w1, [x0, #8]
  4067e8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  4067ec:	add	x0, x0, #0xf38
  4067f0:	ldr	x0, [x0]
  4067f4:	add	w1, w2, w1
  4067f8:	str	w1, [x0, #8]
  4067fc:	ldr	x19, [sp, #80]
  406800:	cmp	x19, #0x0
  406804:	b.eq	406b4c <sqrt@plt+0x519c>  // b.none
  406808:	mov	x0, x19
  40680c:	bl	404ef8 <sqrt@plt+0x3548>
  406810:	mov	x1, #0x18                  	// #24
  406814:	mov	x0, x19
  406818:	bl	413e54 <_ZdlPvm@@Base>
  40681c:	b	406b4c <sqrt@plt+0x519c>
  406820:	mov	x0, #0x1                   	// #1
  406824:	bl	405558 <sqrt@plt+0x3ba8>
  406828:	str	x0, [sp, #48]
  40682c:	ldr	x1, [sp, #48]
  406830:	ldr	w0, [sp, #32]
  406834:	bl	40617c <sqrt@plt+0x47cc>
  406838:	mov	x1, #0x0                   	// #0
  40683c:	ldr	x0, [sp, #48]
  406840:	bl	407fa8 <sqrt@plt+0x65f8>
  406844:	mov	w2, w0
  406848:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  40684c:	add	x0, x0, #0xf38
  406850:	ldr	x0, [x0]
  406854:	ldr	w1, [x0, #8]
  406858:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  40685c:	add	x0, x0, #0xf38
  406860:	ldr	x0, [x0]
  406864:	add	w1, w2, w1
  406868:	str	w1, [x0, #8]
  40686c:	ldr	x19, [sp, #48]
  406870:	cmp	x19, #0x0
  406874:	b.eq	406b54 <sqrt@plt+0x51a4>  // b.none
  406878:	mov	x0, x19
  40687c:	bl	404ef8 <sqrt@plt+0x3548>
  406880:	mov	x1, #0x18                  	// #24
  406884:	mov	x0, x19
  406888:	bl	413e54 <_ZdlPvm@@Base>
  40688c:	b	406b54 <sqrt@plt+0x51a4>
  406890:	mov	x0, #0x2                   	// #2
  406894:	bl	405498 <sqrt@plt+0x3ae8>
  406898:	str	x0, [sp, #56]
  40689c:	ldr	x1, [sp, #56]
  4068a0:	ldr	w0, [sp, #32]
  4068a4:	bl	40617c <sqrt@plt+0x47cc>
  4068a8:	mov	x1, #0x0                   	// #0
  4068ac:	ldr	x0, [sp, #56]
  4068b0:	bl	407fa8 <sqrt@plt+0x65f8>
  4068b4:	mov	w2, w0
  4068b8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  4068bc:	add	x0, x0, #0xf38
  4068c0:	ldr	x0, [x0]
  4068c4:	ldr	w1, [x0, #8]
  4068c8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  4068cc:	add	x0, x0, #0xf38
  4068d0:	ldr	x0, [x0]
  4068d4:	add	w1, w2, w1
  4068d8:	str	w1, [x0, #8]
  4068dc:	ldr	x19, [sp, #56]
  4068e0:	cmp	x19, #0x0
  4068e4:	b.eq	406b5c <sqrt@plt+0x51ac>  // b.none
  4068e8:	mov	x0, x19
  4068ec:	bl	404ef8 <sqrt@plt+0x3548>
  4068f0:	mov	x1, #0x18                  	// #24
  4068f4:	mov	x0, x19
  4068f8:	bl	413e54 <_ZdlPvm@@Base>
  4068fc:	b	406b5c <sqrt@plt+0x51ac>
  406900:	bl	40583c <sqrt@plt+0x3e8c>
  406904:	str	w0, [sp, #92]
  406908:	ldr	w0, [sp, #92]
  40690c:	cmp	w0, #0x0
  406910:	b.lt	406948 <sqrt@plt+0x4f98>  // b.tstop
  406914:	ldr	w0, [sp, #92]
  406918:	cmp	w0, #0x3e8
  40691c:	b.gt	406948 <sqrt@plt+0x4f98>
  406920:	ldr	w0, [sp, #92]
  406924:	bl	405328 <sqrt@plt+0x3978>
  406928:	str	w0, [sp, #88]
  40692c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  406930:	add	x0, x0, #0xf38
  406934:	ldr	x0, [x0]
  406938:	ldr	x0, [x0, #32]
  40693c:	ldr	w1, [sp, #88]
  406940:	bl	4093c8 <sqrt@plt+0x7a18>
  406944:	b	4069ac <sqrt@plt+0x4ffc>
  406948:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  40694c:	add	x0, x0, #0xf38
  406950:	ldr	x0, [x0]
  406954:	ldr	x19, [x0, #32]
  406958:	cmp	x19, #0x0
  40695c:	b.eq	406974 <sqrt@plt+0x4fc4>  // b.none
  406960:	mov	x0, x19
  406964:	bl	408fac <sqrt@plt+0x75fc>
  406968:	mov	x1, #0x28                  	// #40
  40696c:	mov	x0, x19
  406970:	bl	413e54 <_ZdlPvm@@Base>
  406974:	mov	x0, #0x28                  	// #40
  406978:	bl	413d98 <_Znwm@@Base>
  40697c:	mov	x19, x0
  406980:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  406984:	add	x0, x0, #0xf38
  406988:	ldr	x0, [x0]
  40698c:	ldr	x0, [x0, #24]
  406990:	mov	x1, x0
  406994:	mov	x0, x19
  406998:	bl	408f24 <sqrt@plt+0x7574>
  40699c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  4069a0:	add	x0, x0, #0xf38
  4069a4:	ldr	x0, [x0]
  4069a8:	str	x19, [x0, #32]
  4069ac:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  4069b0:	add	x0, x0, #0xf20
  4069b4:	ldr	x3, [x0]
  4069b8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  4069bc:	add	x0, x0, #0xf20
  4069c0:	ldr	x0, [x0]
  4069c4:	ldr	x0, [x0]
  4069c8:	add	x0, x0, #0x28
  4069cc:	ldr	x2, [x0]
  4069d0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  4069d4:	add	x0, x0, #0xf38
  4069d8:	ldr	x0, [x0]
  4069dc:	mov	x1, x0
  4069e0:	mov	x0, x3
  4069e4:	blr	x2
  4069e8:	bl	40583c <sqrt@plt+0x3e8c>
  4069ec:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  4069f0:	add	x0, x0, #0xf38
  4069f4:	ldr	x0, [x0]
  4069f8:	ldr	w2, [x0, #8]
  4069fc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  406a00:	add	x0, x0, #0xf38
  406a04:	ldr	x0, [x0]
  406a08:	ldr	w1, [sp, #92]
  406a0c:	add	w1, w2, w1
  406a10:	str	w1, [x0, #8]
  406a14:	bl	406470 <sqrt@plt+0x4ac0>
  406a18:	b	406b78 <sqrt@plt+0x51c8>
  406a1c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  406a20:	add	x0, x0, #0xf38
  406a24:	ldr	x0, [x0]
  406a28:	ldr	x0, [x0, #32]
  406a2c:	bl	4064ec <sqrt@plt+0x4b3c>
  406a30:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  406a34:	add	x0, x0, #0xf20
  406a38:	ldr	x3, [x0]
  406a3c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  406a40:	add	x0, x0, #0xf20
  406a44:	ldr	x0, [x0]
  406a48:	ldr	x0, [x0]
  406a4c:	add	x0, x0, #0x28
  406a50:	ldr	x2, [x0]
  406a54:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  406a58:	add	x0, x0, #0xf38
  406a5c:	ldr	x0, [x0]
  406a60:	mov	x1, x0
  406a64:	mov	x0, x3
  406a68:	blr	x2
  406a6c:	bl	406470 <sqrt@plt+0x4ac0>
  406a70:	b	406b78 <sqrt@plt+0x51c8>
  406a74:	mov	x0, #0x2                   	// #2
  406a78:	bl	405498 <sqrt@plt+0x3ae8>
  406a7c:	str	x0, [sp, #96]
  406a80:	ldr	x1, [sp, #96]
  406a84:	ldr	w0, [sp, #32]
  406a88:	bl	40617c <sqrt@plt+0x47cc>
  406a8c:	ldr	x0, [sp, #96]
  406a90:	bl	405edc <sqrt@plt+0x452c>
  406a94:	ldr	x19, [sp, #96]
  406a98:	cmp	x19, #0x0
  406a9c:	b.eq	406b64 <sqrt@plt+0x51b4>  // b.none
  406aa0:	mov	x0, x19
  406aa4:	bl	404ef8 <sqrt@plt+0x3548>
  406aa8:	mov	x1, #0x18                  	// #24
  406aac:	mov	x0, x19
  406ab0:	bl	413e54 <_ZdlPvm@@Base>
  406ab4:	b	406b64 <sqrt@plt+0x51b4>
  406ab8:	bl	405694 <sqrt@plt+0x3ce4>
  406abc:	str	x0, [sp, #64]
  406ac0:	ldr	x1, [sp, #64]
  406ac4:	ldr	w0, [sp, #32]
  406ac8:	bl	40617c <sqrt@plt+0x47cc>
  406acc:	ldr	x0, [sp, #64]
  406ad0:	bl	405edc <sqrt@plt+0x452c>
  406ad4:	ldr	x19, [sp, #64]
  406ad8:	cmp	x19, #0x0
  406adc:	b.eq	406b6c <sqrt@plt+0x51bc>  // b.none
  406ae0:	mov	x0, x19
  406ae4:	bl	404ef8 <sqrt@plt+0x3548>
  406ae8:	mov	x1, #0x18                  	// #24
  406aec:	mov	x0, x19
  406af0:	bl	413e54 <_ZdlPvm@@Base>
  406af4:	b	406b6c <sqrt@plt+0x51bc>
  406af8:	mov	x0, #0x1                   	// #1
  406afc:	bl	405558 <sqrt@plt+0x3ba8>
  406b00:	str	x0, [sp, #104]
  406b04:	ldr	x1, [sp, #104]
  406b08:	ldr	w0, [sp, #32]
  406b0c:	bl	40617c <sqrt@plt+0x47cc>
  406b10:	ldr	x0, [sp, #104]
  406b14:	bl	405edc <sqrt@plt+0x452c>
  406b18:	ldr	x19, [sp, #104]
  406b1c:	cmp	x19, #0x0
  406b20:	b.eq	406b74 <sqrt@plt+0x51c4>  // b.none
  406b24:	mov	x0, x19
  406b28:	bl	404ef8 <sqrt@plt+0x3548>
  406b2c:	mov	x1, #0x18                  	// #24
  406b30:	mov	x0, x19
  406b34:	bl	413e54 <_ZdlPvm@@Base>
  406b38:	b	406b74 <sqrt@plt+0x51c4>
  406b3c:	nop
  406b40:	b	406b94 <sqrt@plt+0x51e4>
  406b44:	nop
  406b48:	b	406b94 <sqrt@plt+0x51e4>
  406b4c:	nop
  406b50:	b	406b94 <sqrt@plt+0x51e4>
  406b54:	nop
  406b58:	b	406b94 <sqrt@plt+0x51e4>
  406b5c:	nop
  406b60:	b	406b94 <sqrt@plt+0x51e4>
  406b64:	nop
  406b68:	b	406b94 <sqrt@plt+0x51e4>
  406b6c:	nop
  406b70:	b	406b94 <sqrt@plt+0x51e4>
  406b74:	nop
  406b78:	b	406b94 <sqrt@plt+0x51e4>
  406b7c:	mov	x20, x0
  406b80:	mov	x1, #0x28                  	// #40
  406b84:	mov	x0, x19
  406b88:	bl	413e54 <_ZdlPvm@@Base>
  406b8c:	mov	x0, x20
  406b90:	bl	401940 <_Unwind_Resume@plt>
  406b94:	ldp	x19, x20, [sp, #16]
  406b98:	ldp	x29, x30, [sp], #112
  406b9c:	ret
  406ba0:	stp	x29, x30, [sp, #-112]!
  406ba4:	mov	x29, sp
  406ba8:	str	x19, [sp, #16]
  406bac:	strb	wzr, [sp, #111]
  406bb0:	bl	405cc0 <sqrt@plt+0x4310>
  406bb4:	str	x0, [sp, #96]
  406bb8:	ldr	x0, [sp, #96]
  406bbc:	ldrb	w0, [x0]
  406bc0:	strb	w0, [sp, #95]
  406bc4:	ldrb	w0, [sp, #95]
  406bc8:	cmp	w0, #0x75
  406bcc:	b.eq	406e30 <sqrt@plt+0x5480>  // b.none
  406bd0:	cmp	w0, #0x75
  406bd4:	b.gt	406fa8 <sqrt@plt+0x55f8>
  406bd8:	cmp	w0, #0x74
  406bdc:	b.eq	406dfc <sqrt@plt+0x544c>  // b.none
  406be0:	cmp	w0, #0x74
  406be4:	b.gt	406fa8 <sqrt@plt+0x55f8>
  406be8:	cmp	w0, #0x73
  406bec:	b.eq	406dd0 <sqrt@plt+0x5420>  // b.none
  406bf0:	cmp	w0, #0x73
  406bf4:	b.gt	406fa8 <sqrt@plt+0x55f8>
  406bf8:	cmp	w0, #0x72
  406bfc:	b.eq	406da4 <sqrt@plt+0x53f4>  // b.none
  406c00:	cmp	w0, #0x72
  406c04:	b.gt	406fa8 <sqrt@plt+0x55f8>
  406c08:	cmp	w0, #0x70
  406c0c:	b.eq	406d9c <sqrt@plt+0x53ec>  // b.none
  406c10:	cmp	w0, #0x70
  406c14:	b.gt	406fa8 <sqrt@plt+0x55f8>
  406c18:	cmp	w0, #0x69
  406c1c:	b.eq	406d70 <sqrt@plt+0x53c0>  // b.none
  406c20:	cmp	w0, #0x69
  406c24:	b.gt	406fa8 <sqrt@plt+0x55f8>
  406c28:	cmp	w0, #0x66
  406c2c:	b.eq	406c7c <sqrt@plt+0x52cc>  // b.none
  406c30:	cmp	w0, #0x66
  406c34:	b.gt	406fa8 <sqrt@plt+0x55f8>
  406c38:	cmp	w0, #0x58
  406c3c:	b.eq	406e98 <sqrt@plt+0x54e8>  // b.none
  406c40:	cmp	w0, #0x58
  406c44:	b.gt	406fa8 <sqrt@plt+0x55f8>
  406c48:	cmp	w0, #0x54
  406c4c:	b.eq	406e04 <sqrt@plt+0x5454>  // b.none
  406c50:	cmp	w0, #0x54
  406c54:	b.gt	406fa8 <sqrt@plt+0x55f8>
  406c58:	cmp	w0, #0x53
  406c5c:	b.eq	406de0 <sqrt@plt+0x5430>  // b.none
  406c60:	cmp	w0, #0x53
  406c64:	b.gt	406fa8 <sqrt@plt+0x55f8>
  406c68:	cmp	w0, #0x46
  406c6c:	b.eq	406cc0 <sqrt@plt+0x5310>  // b.none
  406c70:	cmp	w0, #0x48
  406c74:	b.eq	406d1c <sqrt@plt+0x536c>  // b.none
  406c78:	b	406fa8 <sqrt@plt+0x55f8>
  406c7c:	bl	40583c <sqrt@plt+0x3e8c>
  406c80:	str	w0, [sp, #76]
  406c84:	bl	405cc0 <sqrt@plt+0x4310>
  406c88:	str	x0, [sp, #64]
  406c8c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  406c90:	add	x0, x0, #0xf20
  406c94:	ldr	x0, [x0]
  406c98:	ldr	x2, [sp, #64]
  406c9c:	ldr	w1, [sp, #76]
  406ca0:	bl	4084f4 <sqrt@plt+0x6b44>
  406ca4:	ldr	x0, [sp, #64]
  406ca8:	cmp	x0, #0x0
  406cac:	b.eq	406cb8 <sqrt@plt+0x5308>  // b.none
  406cb0:	ldr	x0, [sp, #64]
  406cb4:	bl	401820 <_ZdaPv@plt>
  406cb8:	bl	406470 <sqrt@plt+0x4ac0>
  406cbc:	b	406fe8 <sqrt@plt+0x5638>
  406cc0:	bl	405728 <sqrt@plt+0x3d78>
  406cc4:	str	x0, [sp, #48]
  406cc8:	ldr	x0, [sp, #48]
  406ccc:	cmp	x0, #0x0
  406cd0:	b.ne	406cfc <sqrt@plt+0x534c>  // b.any
  406cd4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  406cd8:	add	x3, x0, #0xa80
  406cdc:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  406ce0:	add	x2, x0, #0xa80
  406ce4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  406ce8:	add	x1, x0, #0xa80
  406cec:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  406cf0:	add	x0, x0, #0x2a8
  406cf4:	bl	40b1a8 <sqrt@plt+0x97f8>
  406cf8:	b	406fdc <sqrt@plt+0x562c>
  406cfc:	ldr	x0, [sp, #48]
  406d00:	bl	406098 <sqrt@plt+0x46e8>
  406d04:	ldr	x0, [sp, #48]
  406d08:	cmp	x0, #0x0
  406d0c:	b.eq	406fdc <sqrt@plt+0x562c>  // b.none
  406d10:	ldr	x0, [sp, #48]
  406d14:	bl	401820 <_ZdaPv@plt>
  406d18:	b	406fdc <sqrt@plt+0x562c>
  406d1c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  406d20:	add	x0, x0, #0xf38
  406d24:	ldr	x19, [x0]
  406d28:	bl	40583c <sqrt@plt+0x3e8c>
  406d2c:	str	w0, [x19, #16]
  406d30:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  406d34:	add	x0, x0, #0xf38
  406d38:	ldr	x0, [x0]
  406d3c:	ldr	w1, [x0, #16]
  406d40:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  406d44:	add	x0, x0, #0xf38
  406d48:	ldr	x0, [x0]
  406d4c:	ldr	w0, [x0, #4]
  406d50:	cmp	w1, w0
  406d54:	b.ne	406d68 <sqrt@plt+0x53b8>  // b.any
  406d58:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  406d5c:	add	x0, x0, #0xf38
  406d60:	ldr	x0, [x0]
  406d64:	str	wzr, [x0, #16]
  406d68:	bl	406470 <sqrt@plt+0x4ac0>
  406d6c:	b	406fe8 <sqrt@plt+0x5638>
  406d70:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  406d74:	add	x3, x0, #0xa80
  406d78:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  406d7c:	add	x2, x0, #0xa80
  406d80:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  406d84:	add	x1, x0, #0xa80
  406d88:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  406d8c:	add	x0, x0, #0x2d0
  406d90:	bl	40b16c <sqrt@plt+0x97bc>
  406d94:	bl	406470 <sqrt@plt+0x4ac0>
  406d98:	b	406fe8 <sqrt@plt+0x5638>
  406d9c:	bl	406470 <sqrt@plt+0x4ac0>
  406da0:	b	406fe8 <sqrt@plt+0x5638>
  406da4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  406da8:	add	x3, x0, #0xa80
  406dac:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  406db0:	add	x2, x0, #0xa80
  406db4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  406db8:	add	x1, x0, #0xa80
  406dbc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  406dc0:	add	x0, x0, #0x2f0
  406dc4:	bl	40b16c <sqrt@plt+0x97bc>
  406dc8:	bl	406470 <sqrt@plt+0x4ac0>
  406dcc:	b	406fe8 <sqrt@plt+0x5638>
  406dd0:	mov	w0, #0x1                   	// #1
  406dd4:	strb	w0, [sp, #111]
  406dd8:	bl	406470 <sqrt@plt+0x4ac0>
  406ddc:	b	406fe8 <sqrt@plt+0x5638>
  406de0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  406de4:	add	x0, x0, #0xf38
  406de8:	ldr	x19, [x0]
  406dec:	bl	40583c <sqrt@plt+0x3e8c>
  406df0:	str	w0, [x19, #20]
  406df4:	bl	406470 <sqrt@plt+0x4ac0>
  406df8:	b	406fe8 <sqrt@plt+0x5638>
  406dfc:	bl	406470 <sqrt@plt+0x4ac0>
  406e00:	b	406fe8 <sqrt@plt+0x5638>
  406e04:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  406e08:	add	x3, x0, #0xa80
  406e0c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  406e10:	add	x2, x0, #0xa80
  406e14:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  406e18:	add	x1, x0, #0xa80
  406e1c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  406e20:	add	x0, x0, #0x310
  406e24:	bl	40b16c <sqrt@plt+0x97bc>
  406e28:	bl	406214 <sqrt@plt+0x4864>
  406e2c:	b	406fe8 <sqrt@plt+0x5638>
  406e30:	bl	405cc0 <sqrt@plt+0x4310>
  406e34:	str	x0, [sp, #80]
  406e38:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  406e3c:	add	x0, x0, #0xf20
  406e40:	ldr	x5, [x0]
  406e44:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  406e48:	add	x0, x0, #0xf20
  406e4c:	ldr	x0, [x0]
  406e50:	ldr	x0, [x0]
  406e54:	add	x0, x0, #0x50
  406e58:	ldr	x4, [x0]
  406e5c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  406e60:	add	x0, x0, #0xf38
  406e64:	ldr	x0, [x0]
  406e68:	mov	w3, #0x75                  	// #117
  406e6c:	mov	x2, x0
  406e70:	ldr	x1, [sp, #80]
  406e74:	mov	x0, x5
  406e78:	blr	x4
  406e7c:	ldr	x0, [sp, #80]
  406e80:	cmp	x0, #0x0
  406e84:	b.eq	406e90 <sqrt@plt+0x54e0>  // b.none
  406e88:	ldr	x0, [sp, #80]
  406e8c:	bl	401820 <_ZdaPv@plt>
  406e90:	bl	406470 <sqrt@plt+0x4ac0>
  406e94:	b	406fe8 <sqrt@plt+0x5638>
  406e98:	bl	405728 <sqrt@plt+0x3d78>
  406e9c:	str	x0, [sp, #56]
  406ea0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  406ea4:	add	x0, x0, #0xf30
  406ea8:	ldr	w0, [x0]
  406eac:	cmp	w0, #0x0
  406eb0:	b.gt	406edc <sqrt@plt+0x552c>
  406eb4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  406eb8:	add	x3, x0, #0xa80
  406ebc:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  406ec0:	add	x2, x0, #0xa80
  406ec4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  406ec8:	add	x1, x0, #0xa80
  406ecc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  406ed0:	add	x0, x0, #0x328
  406ed4:	bl	40b16c <sqrt@plt+0x97bc>
  406ed8:	b	406f90 <sqrt@plt+0x55e0>
  406edc:	ldr	x0, [sp, #56]
  406ee0:	cmp	x0, #0x0
  406ee4:	b.eq	406f4c <sqrt@plt+0x559c>  // b.none
  406ee8:	mov	x2, #0x7                   	// #7
  406eec:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  406ef0:	add	x1, x0, #0x358
  406ef4:	ldr	x0, [sp, #56]
  406ef8:	bl	401790 <strncmp@plt>
  406efc:	cmp	w0, #0x0
  406f00:	b.ne	406f4c <sqrt@plt+0x559c>  // b.any
  406f04:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  406f08:	add	x0, x0, #0xf20
  406f0c:	ldr	x5, [x0]
  406f10:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  406f14:	add	x0, x0, #0xf20
  406f18:	ldr	x0, [x0]
  406f1c:	ldr	x0, [x0]
  406f20:	add	x0, x0, #0x58
  406f24:	ldr	x4, [x0]
  406f28:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  406f2c:	add	x0, x0, #0xf38
  406f30:	ldr	x0, [x0]
  406f34:	mov	w3, #0x70                  	// #112
  406f38:	mov	x2, x0
  406f3c:	ldr	x1, [sp, #56]
  406f40:	mov	x0, x5
  406f44:	blr	x4
  406f48:	b	406f90 <sqrt@plt+0x55e0>
  406f4c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  406f50:	add	x0, x0, #0xf20
  406f54:	ldr	x5, [x0]
  406f58:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  406f5c:	add	x0, x0, #0xf20
  406f60:	ldr	x0, [x0]
  406f64:	ldr	x0, [x0]
  406f68:	add	x0, x0, #0x50
  406f6c:	ldr	x4, [x0]
  406f70:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  406f74:	add	x0, x0, #0xf38
  406f78:	ldr	x0, [x0]
  406f7c:	mov	w3, #0x70                  	// #112
  406f80:	mov	x2, x0
  406f84:	ldr	x1, [sp, #56]
  406f88:	mov	x0, x5
  406f8c:	blr	x4
  406f90:	ldr	x0, [sp, #56]
  406f94:	cmp	x0, #0x0
  406f98:	b.eq	406fe4 <sqrt@plt+0x5634>  // b.none
  406f9c:	ldr	x0, [sp, #56]
  406fa0:	bl	401820 <_ZdaPv@plt>
  406fa4:	b	406fe4 <sqrt@plt+0x5634>
  406fa8:	add	x0, sp, #0x20
  406fac:	ldrb	w1, [sp, #95]
  406fb0:	bl	40aaa0 <sqrt@plt+0x90f0>
  406fb4:	add	x1, sp, #0x20
  406fb8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  406fbc:	add	x3, x0, #0xa80
  406fc0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  406fc4:	add	x2, x0, #0xa80
  406fc8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  406fcc:	add	x0, x0, #0x360
  406fd0:	bl	40b1a8 <sqrt@plt+0x97f8>
  406fd4:	bl	406214 <sqrt@plt+0x4864>
  406fd8:	b	406fe8 <sqrt@plt+0x5638>
  406fdc:	nop
  406fe0:	b	406fe8 <sqrt@plt+0x5638>
  406fe4:	nop
  406fe8:	ldr	x0, [sp, #96]
  406fec:	cmp	x0, #0x0
  406ff0:	b.eq	406ffc <sqrt@plt+0x564c>  // b.none
  406ff4:	ldr	x0, [sp, #96]
  406ff8:	bl	401820 <_ZdaPv@plt>
  406ffc:	ldrb	w0, [sp, #111]
  407000:	ldr	x19, [sp, #16]
  407004:	ldp	x29, x30, [sp], #112
  407008:	ret
  40700c:	stp	x29, x30, [sp, #-272]!
  407010:	mov	x29, sp
  407014:	stp	x19, x20, [sp, #16]
  407018:	str	x0, [sp, #40]
  40701c:	add	x0, sp, #0x58
  407020:	bl	408040 <sqrt@plt+0x6690>
  407024:	strb	wzr, [sp, #271]
  407028:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  40702c:	add	x0, x0, #0xf30
  407030:	str	wzr, [x0]
  407034:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407038:	add	x0, x0, #0xf10
  40703c:	mov	w1, #0x1                   	// #1
  407040:	str	w1, [x0]
  407044:	ldr	x0, [sp, #40]
  407048:	ldrb	w0, [x0]
  40704c:	cmp	w0, #0x2d
  407050:	b.ne	407084 <sqrt@plt+0x56d4>  // b.any
  407054:	ldr	x0, [sp, #40]
  407058:	add	x0, x0, #0x1
  40705c:	ldrb	w0, [x0]
  407060:	cmp	w0, #0x0
  407064:	b.ne	407084 <sqrt@plt+0x56d4>  // b.any
  407068:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40706c:	add	x0, x0, #0xec8
  407070:	ldr	x1, [x0]
  407074:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407078:	add	x0, x0, #0xf28
  40707c:	str	x1, [x0]
  407080:	b	407100 <sqrt@plt+0x5750>
  407084:	bl	401830 <__errno_location@plt>
  407088:	str	wzr, [x0]
  40708c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  407090:	add	x1, x0, #0x378
  407094:	ldr	x0, [sp, #40]
  407098:	bl	401850 <fopen@plt>
  40709c:	mov	x1, x0
  4070a0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  4070a4:	add	x0, x0, #0xf28
  4070a8:	str	x1, [x0]
  4070ac:	bl	401830 <__errno_location@plt>
  4070b0:	ldr	w0, [x0]
  4070b4:	cmp	w0, #0x0
  4070b8:	b.ne	4070d0 <sqrt@plt+0x5720>  // b.any
  4070bc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  4070c0:	add	x0, x0, #0xf28
  4070c4:	ldr	x0, [x0]
  4070c8:	cmp	x0, #0x0
  4070cc:	b.ne	407100 <sqrt@plt+0x5750>  // b.any
  4070d0:	add	x0, sp, #0x60
  4070d4:	ldr	x1, [sp, #40]
  4070d8:	bl	40a9dc <sqrt@plt+0x902c>
  4070dc:	add	x1, sp, #0x60
  4070e0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4070e4:	add	x3, x0, #0xa80
  4070e8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4070ec:	add	x2, x0, #0xa80
  4070f0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  4070f4:	add	x0, x0, #0x380
  4070f8:	bl	40b16c <sqrt@plt+0x97bc>
  4070fc:	b	407f9c <sqrt@plt+0x65ec>
  407100:	ldr	x0, [sp, #40]
  407104:	bl	405fb4 <sqrt@plt+0x4604>
  407108:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  40710c:	add	x0, x0, #0xf38
  407110:	ldr	x0, [x0]
  407114:	cmp	x0, #0x0
  407118:	b.eq	407120 <sqrt@plt+0x5770>  // b.none
  40711c:	bl	40535c <sqrt@plt+0x39ac>
  407120:	mov	x0, #0x28                  	// #40
  407124:	bl	413d98 <_Znwm@@Base>
  407128:	mov	x1, x0
  40712c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407130:	add	x0, x0, #0xf38
  407134:	str	x1, [x0]
  407138:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  40713c:	add	x0, x0, #0xfe0
  407140:	ldr	x0, [x0]
  407144:	str	x0, [sp, #112]
  407148:	mov	x0, #0x28                  	// #40
  40714c:	bl	413d98 <_Znwm@@Base>
  407150:	mov	x19, x0
  407154:	ldr	x1, [sp, #112]
  407158:	mov	x0, x19
  40715c:	bl	404d58 <sqrt@plt+0x33a8>
  407160:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407164:	add	x0, x0, #0xf38
  407168:	ldr	x0, [x0]
  40716c:	str	x19, [x0, #24]
  407170:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  407174:	add	x0, x0, #0xfe0
  407178:	ldr	x0, [x0]
  40717c:	str	x0, [sp, #120]
  407180:	mov	x0, #0x28                  	// #40
  407184:	bl	413d98 <_Znwm@@Base>
  407188:	mov	x19, x0
  40718c:	ldr	x1, [sp, #120]
  407190:	mov	x0, x19
  407194:	bl	404d58 <sqrt@plt+0x33a8>
  407198:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  40719c:	add	x0, x0, #0xf38
  4071a0:	ldr	x0, [x0]
  4071a4:	str	x19, [x0, #32]
  4071a8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  4071ac:	add	x0, x0, #0xf38
  4071b0:	ldr	x0, [x0]
  4071b4:	mov	w1, #0xffffffff            	// #-1
  4071b8:	str	w1, [x0]
  4071bc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  4071c0:	add	x0, x0, #0xf38
  4071c4:	ldr	x0, [x0]
  4071c8:	str	wzr, [x0, #16]
  4071cc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  4071d0:	add	x0, x0, #0xf38
  4071d4:	ldr	x0, [x0]
  4071d8:	mov	w1, #0xffffffff            	// #-1
  4071dc:	str	w1, [x0, #8]
  4071e0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  4071e4:	add	x0, x0, #0xf38
  4071e8:	ldr	x0, [x0]
  4071ec:	str	wzr, [x0, #20]
  4071f0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  4071f4:	add	x0, x0, #0xf38
  4071f8:	ldr	x0, [x0]
  4071fc:	str	wzr, [x0, #4]
  407200:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407204:	add	x0, x0, #0xf38
  407208:	ldr	x0, [x0]
  40720c:	mov	w1, #0xffffffff            	// #-1
  407210:	str	w1, [x0, #12]
  407214:	bl	405e4c <sqrt@plt+0x449c>
  407218:	str	w0, [sp, #88]
  40721c:	add	x0, sp, #0x58
  407220:	bl	408194 <sqrt@plt+0x67e4>
  407224:	cmn	w0, #0x1
  407228:	cset	w0, eq  // eq = none
  40722c:	and	w0, w0, #0xff
  407230:	cmp	w0, #0x0
  407234:	b.ne	407f98 <sqrt@plt+0x65e8>  // b.any
  407238:	add	x0, sp, #0x58
  40723c:	bl	408194 <sqrt@plt+0x67e4>
  407240:	cmp	w0, #0x78
  407244:	cset	w0, ne  // ne = any
  407248:	and	w0, w0, #0xff
  40724c:	cmp	w0, #0x0
  407250:	b.eq	407278 <sqrt@plt+0x58c8>  // b.none
  407254:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  407258:	add	x3, x0, #0xa80
  40725c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  407260:	add	x2, x0, #0xa80
  407264:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  407268:	add	x1, x0, #0xa80
  40726c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  407270:	add	x0, x0, #0x398
  407274:	bl	40b1e4 <sqrt@plt+0x9834>
  407278:	bl	405cc0 <sqrt@plt+0x4310>
  40727c:	str	x0, [sp, #240]
  407280:	ldr	x0, [sp, #240]
  407284:	ldrb	w0, [x0]
  407288:	cmp	w0, #0x54
  40728c:	b.eq	4072b4 <sqrt@plt+0x5904>  // b.none
  407290:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  407294:	add	x3, x0, #0xa80
  407298:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40729c:	add	x2, x0, #0xa80
  4072a0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4072a4:	add	x1, x0, #0xa80
  4072a8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  4072ac:	add	x0, x0, #0x398
  4072b0:	bl	40b1e4 <sqrt@plt+0x9834>
  4072b4:	ldr	x0, [sp, #240]
  4072b8:	cmp	x0, #0x0
  4072bc:	b.eq	4072c8 <sqrt@plt+0x5918>  // b.none
  4072c0:	ldr	x0, [sp, #240]
  4072c4:	bl	401820 <_ZdaPv@plt>
  4072c8:	bl	405cc0 <sqrt@plt+0x4310>
  4072cc:	str	x0, [sp, #232]
  4072d0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  4072d4:	add	x0, x0, #0xf20
  4072d8:	ldr	x0, [x0]
  4072dc:	cmp	x0, #0x0
  4072e0:	b.ne	407334 <sqrt@plt+0x5984>  // b.any
  4072e4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  4072e8:	add	x0, x0, #0xf18
  4072ec:	ldr	x1, [sp, #232]
  4072f0:	str	x1, [x0]
  4072f4:	bl	40eb54 <sqrt@plt+0xd1a4>
  4072f8:	cmp	w0, #0x0
  4072fc:	cset	w0, eq  // eq = none
  407300:	and	w0, w0, #0xff
  407304:	cmp	w0, #0x0
  407308:	b.eq	40739c <sqrt@plt+0x59ec>  // b.none
  40730c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  407310:	add	x3, x0, #0xa80
  407314:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  407318:	add	x2, x0, #0xa80
  40731c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  407320:	add	x1, x0, #0xa80
  407324:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  407328:	add	x0, x0, #0x3b8
  40732c:	bl	40b1e4 <sqrt@plt+0x9834>
  407330:	b	40739c <sqrt@plt+0x59ec>
  407334:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407338:	add	x0, x0, #0xf18
  40733c:	ldr	x0, [x0]
  407340:	cmp	x0, #0x0
  407344:	b.eq	407364 <sqrt@plt+0x59b4>  // b.none
  407348:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  40734c:	add	x0, x0, #0xf18
  407350:	ldr	x0, [x0]
  407354:	ldr	x1, [sp, #232]
  407358:	bl	401870 <strcmp@plt>
  40735c:	cmp	w0, #0x0
  407360:	b.eq	407388 <sqrt@plt+0x59d8>  // b.none
  407364:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  407368:	add	x3, x0, #0xa80
  40736c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  407370:	add	x2, x0, #0xa80
  407374:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  407378:	add	x1, x0, #0xa80
  40737c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  407380:	add	x0, x0, #0x3e0
  407384:	bl	40b1e4 <sqrt@plt+0x9834>
  407388:	ldr	x0, [sp, #232]
  40738c:	cmp	x0, #0x0
  407390:	b.eq	40739c <sqrt@plt+0x59ec>  // b.none
  407394:	ldr	x0, [sp, #232]
  407398:	bl	401820 <_ZdaPv@plt>
  40739c:	bl	406470 <sqrt@plt+0x4ac0>
  4073a0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4073a4:	add	x0, x0, #0x2a0
  4073a8:	ldr	w1, [x0]
  4073ac:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  4073b0:	add	x0, x0, #0xf38
  4073b4:	ldr	x2, [x0]
  4073b8:	mov	w0, w1
  4073bc:	lsl	w0, w0, #2
  4073c0:	add	w0, w0, w1
  4073c4:	lsl	w0, w0, #1
  4073c8:	str	w0, [x2, #4]
  4073cc:	bl	405e4c <sqrt@plt+0x449c>
  4073d0:	str	w0, [sp, #88]
  4073d4:	add	x0, sp, #0x58
  4073d8:	bl	408194 <sqrt@plt+0x67e4>
  4073dc:	cmp	w0, #0x78
  4073e0:	cset	w0, ne  // ne = any
  4073e4:	and	w0, w0, #0xff
  4073e8:	cmp	w0, #0x0
  4073ec:	b.eq	407414 <sqrt@plt+0x5a64>  // b.none
  4073f0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4073f4:	add	x3, x0, #0xa80
  4073f8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4073fc:	add	x2, x0, #0xa80
  407400:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  407404:	add	x1, x0, #0xa80
  407408:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40740c:	add	x0, x0, #0x408
  407410:	bl	40b1e4 <sqrt@plt+0x9834>
  407414:	bl	405cc0 <sqrt@plt+0x4310>
  407418:	str	x0, [sp, #240]
  40741c:	ldr	x0, [sp, #240]
  407420:	ldrb	w0, [x0]
  407424:	cmp	w0, #0x72
  407428:	b.eq	407450 <sqrt@plt+0x5aa0>  // b.none
  40742c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  407430:	add	x3, x0, #0xa80
  407434:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  407438:	add	x2, x0, #0xa80
  40743c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  407440:	add	x1, x0, #0xa80
  407444:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  407448:	add	x0, x0, #0x408
  40744c:	bl	40b1e4 <sqrt@plt+0x9834>
  407450:	ldr	x0, [sp, #240]
  407454:	cmp	x0, #0x0
  407458:	b.eq	407464 <sqrt@plt+0x5ab4>  // b.none
  40745c:	ldr	x0, [sp, #240]
  407460:	bl	401820 <_ZdaPv@plt>
  407464:	bl	40583c <sqrt@plt+0x3e8c>
  407468:	str	w0, [sp, #228]
  40746c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  407470:	add	x0, x0, #0xaa0
  407474:	ldr	w0, [x0]
  407478:	str	w0, [sp, #224]
  40747c:	ldr	w1, [sp, #228]
  407480:	ldr	w0, [sp, #224]
  407484:	cmp	w1, w0
  407488:	b.eq	4074b0 <sqrt@plt+0x5b00>  // b.none
  40748c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  407490:	add	x3, x0, #0xa80
  407494:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  407498:	add	x2, x0, #0xa80
  40749c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4074a0:	add	x1, x0, #0xa80
  4074a4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  4074a8:	add	x0, x0, #0x430
  4074ac:	bl	40b1e4 <sqrt@plt+0x9834>
  4074b0:	bl	40583c <sqrt@plt+0x3e8c>
  4074b4:	str	w0, [sp, #228]
  4074b8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4074bc:	add	x0, x0, #0x298
  4074c0:	ldr	w0, [x0]
  4074c4:	ldr	w1, [sp, #228]
  4074c8:	cmp	w1, w0
  4074cc:	b.eq	4074f4 <sqrt@plt+0x5b44>  // b.none
  4074d0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4074d4:	add	x3, x0, #0xa80
  4074d8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4074dc:	add	x2, x0, #0xa80
  4074e0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4074e4:	add	x1, x0, #0xa80
  4074e8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  4074ec:	add	x0, x0, #0x450
  4074f0:	bl	40b1e4 <sqrt@plt+0x9834>
  4074f4:	bl	40583c <sqrt@plt+0x3e8c>
  4074f8:	str	w0, [sp, #228]
  4074fc:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  407500:	add	x0, x0, #0x29c
  407504:	ldr	w0, [x0]
  407508:	ldr	w1, [sp, #228]
  40750c:	cmp	w1, w0
  407510:	b.eq	407538 <sqrt@plt+0x5b88>  // b.none
  407514:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  407518:	add	x3, x0, #0xa80
  40751c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  407520:	add	x2, x0, #0xa80
  407524:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  407528:	add	x1, x0, #0xa80
  40752c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  407530:	add	x0, x0, #0x480
  407534:	bl	40b1e4 <sqrt@plt+0x9834>
  407538:	bl	406470 <sqrt@plt+0x4ac0>
  40753c:	bl	405e4c <sqrt@plt+0x449c>
  407540:	str	w0, [sp, #88]
  407544:	add	x0, sp, #0x58
  407548:	mov	w1, #0x78                  	// #120
  40754c:	bl	408104 <sqrt@plt+0x6754>
  407550:	and	w0, w0, #0xff
  407554:	cmp	w0, #0x0
  407558:	b.eq	407580 <sqrt@plt+0x5bd0>  // b.none
  40755c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  407560:	add	x3, x0, #0xa80
  407564:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  407568:	add	x2, x0, #0xa80
  40756c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  407570:	add	x1, x0, #0xa80
  407574:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  407578:	add	x0, x0, #0x4a8
  40757c:	bl	40b1e4 <sqrt@plt+0x9834>
  407580:	bl	405cc0 <sqrt@plt+0x4310>
  407584:	str	x0, [sp, #240]
  407588:	ldr	x0, [sp, #240]
  40758c:	ldrb	w0, [x0]
  407590:	cmp	w0, #0x69
  407594:	b.eq	4075bc <sqrt@plt+0x5c0c>  // b.none
  407598:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40759c:	add	x3, x0, #0xa80
  4075a0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4075a4:	add	x2, x0, #0xa80
  4075a8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4075ac:	add	x1, x0, #0xa80
  4075b0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  4075b4:	add	x0, x0, #0x4a8
  4075b8:	bl	40b1e4 <sqrt@plt+0x9834>
  4075bc:	ldr	x0, [sp, #240]
  4075c0:	cmp	x0, #0x0
  4075c4:	b.eq	4075d0 <sqrt@plt+0x5c20>  // b.none
  4075c8:	ldr	x0, [sp, #240]
  4075cc:	bl	401820 <_ZdaPv@plt>
  4075d0:	bl	406470 <sqrt@plt+0x4ac0>
  4075d4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  4075d8:	add	x0, x0, #0xf20
  4075dc:	ldr	x0, [x0]
  4075e0:	cmp	x0, #0x0
  4075e4:	b.ne	4075fc <sqrt@plt+0x5c4c>  // b.any
  4075e8:	bl	40485c <sqrt@plt+0x2eac>
  4075ec:	mov	x1, x0
  4075f0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  4075f4:	add	x0, x0, #0xf20
  4075f8:	str	x1, [x0]
  4075fc:	ldrb	w0, [sp, #271]
  407600:	cmp	w0, #0x0
  407604:	b.ne	407ec4 <sqrt@plt+0x6514>  // b.any
  407608:	bl	405e4c <sqrt@plt+0x449c>
  40760c:	str	w0, [sp, #88]
  407610:	add	x0, sp, #0x58
  407614:	mov	w1, #0xffffffff            	// #-1
  407618:	bl	4080ac <sqrt@plt+0x66fc>
  40761c:	and	w0, w0, #0xff
  407620:	cmp	w0, #0x0
  407624:	b.ne	407ec0 <sqrt@plt+0x6510>  // b.any
  407628:	add	x0, sp, #0x58
  40762c:	bl	408194 <sqrt@plt+0x67e4>
  407630:	sub	w0, w0, #0x23
  407634:	cmp	w0, #0x55
  407638:	b.hi	407e54 <sqrt@plt+0x64a4>  // b.pmore
  40763c:	adrp	x1, 416000 <_ZdlPvm@@Base+0x21ac>
  407640:	add	x1, x1, #0x57c
  407644:	ldr	w0, [x1, w0, uxtw #2]
  407648:	adr	x1, 407654 <sqrt@plt+0x5ca4>
  40764c:	add	x0, x1, w0, sxtw #2
  407650:	br	x0
  407654:	bl	406214 <sqrt@plt+0x4864>
  407658:	b	407ebc <sqrt@plt+0x650c>
  40765c:	bl	405db4 <sqrt@plt+0x4404>
  407660:	str	w0, [sp, #72]
  407664:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407668:	add	x0, x0, #0xf30
  40766c:	ldr	w0, [x0]
  407670:	cmp	w0, #0x0
  407674:	b.gt	407688 <sqrt@plt+0x5cd8>
  407678:	add	x0, sp, #0x58
  40767c:	bl	4081c8 <sqrt@plt+0x6818>
  407680:	and	w0, w0, #0xff
  407684:	bl	4053f8 <sqrt@plt+0x3a48>
  407688:	add	x0, sp, #0x48
  40768c:	bl	408194 <sqrt@plt+0x67e4>
  407690:	sub	w0, w0, #0x30
  407694:	cmp	w0, #0x9
  407698:	cset	w0, hi  // hi = pmore
  40769c:	and	w0, w0, #0xff
  4076a0:	cmp	w0, #0x0
  4076a4:	b.eq	4076e0 <sqrt@plt+0x5d30>  // b.none
  4076a8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4076ac:	add	x3, x0, #0xa80
  4076b0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4076b4:	add	x2, x0, #0xa80
  4076b8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4076bc:	add	x1, x0, #0xa80
  4076c0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  4076c4:	add	x0, x0, #0x4d0
  4076c8:	bl	40b16c <sqrt@plt+0x97bc>
  4076cc:	add	x0, sp, #0x80
  4076d0:	mov	w1, #0x0                   	// #0
  4076d4:	bl	40805c <sqrt@plt+0x66ac>
  4076d8:	ldr	w0, [sp, #128]
  4076dc:	str	w0, [sp, #72]
  4076e0:	add	x0, sp, #0x58
  4076e4:	bl	4081c8 <sqrt@plt+0x6818>
  4076e8:	and	w0, w0, #0xff
  4076ec:	strb	w0, [sp, #80]
  4076f0:	add	x0, sp, #0x48
  4076f4:	bl	4081c8 <sqrt@plt+0x6818>
  4076f8:	and	w0, w0, #0xff
  4076fc:	strb	w0, [sp, #81]
  407700:	strb	wzr, [sp, #82]
  407704:	bl	401830 <__errno_location@plt>
  407708:	str	wzr, [x0]
  40770c:	add	x0, sp, #0x50
  407710:	mov	w2, #0xa                   	// #10
  407714:	mov	x1, #0x0                   	// #0
  407718:	bl	4016c0 <strtol@plt>
  40771c:	str	x0, [sp, #160]
  407720:	bl	401830 <__errno_location@plt>
  407724:	ldr	w0, [x0]
  407728:	cmp	w0, #0x0
  40772c:	b.eq	407754 <sqrt@plt+0x5da4>  // b.none
  407730:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  407734:	add	x3, x0, #0xa80
  407738:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40773c:	add	x2, x0, #0xa80
  407740:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  407744:	add	x1, x0, #0xa80
  407748:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40774c:	add	x0, x0, #0x4e0
  407750:	bl	40b16c <sqrt@plt+0x97bc>
  407754:	ldr	x0, [sp, #160]
  407758:	str	w0, [sp, #156]
  40775c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407760:	add	x0, x0, #0xf38
  407764:	ldr	x0, [x0]
  407768:	ldr	w2, [x0, #8]
  40776c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407770:	add	x0, x0, #0xf38
  407774:	ldr	x0, [x0]
  407778:	ldr	w1, [sp, #156]
  40777c:	add	w1, w2, w1
  407780:	str	w1, [x0, #8]
  407784:	bl	405db4 <sqrt@plt+0x4404>
  407788:	str	w0, [sp, #72]
  40778c:	add	x0, sp, #0x48
  407790:	bl	408194 <sqrt@plt+0x67e4>
  407794:	cmp	w0, #0xa
  407798:	b.eq	4077ac <sqrt@plt+0x5dfc>  // b.none
  40779c:	add	x0, sp, #0x48
  4077a0:	bl	408194 <sqrt@plt+0x67e4>
  4077a4:	cmn	w0, #0x1
  4077a8:	b.ne	4077b4 <sqrt@plt+0x5e04>  // b.any
  4077ac:	mov	w0, #0x1                   	// #1
  4077b0:	b	4077b8 <sqrt@plt+0x5e08>
  4077b4:	mov	w0, #0x0                   	// #0
  4077b8:	cmp	w0, #0x0
  4077bc:	b.eq	4077e8 <sqrt@plt+0x5e38>  // b.none
  4077c0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4077c4:	add	x3, x0, #0xa80
  4077c8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4077cc:	add	x2, x0, #0xa80
  4077d0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4077d4:	add	x1, x0, #0xa80
  4077d8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  4077dc:	add	x0, x0, #0x500
  4077e0:	bl	40b16c <sqrt@plt+0x97bc>
  4077e4:	b	407ebc <sqrt@plt+0x650c>
  4077e8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  4077ec:	add	x0, x0, #0xf20
  4077f0:	ldr	x19, [x0]
  4077f4:	add	x0, sp, #0x48
  4077f8:	bl	4081ac <sqrt@plt+0x67fc>
  4077fc:	and	w1, w0, #0xff
  407800:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407804:	add	x0, x0, #0xf38
  407808:	ldr	x0, [x0]
  40780c:	mov	x3, #0x0                   	// #0
  407810:	mov	x2, x0
  407814:	mov	x0, x19
  407818:	bl	408928 <sqrt@plt+0x6f78>
  40781c:	b	407ebc <sqrt@plt+0x650c>
  407820:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407824:	add	x0, x0, #0xf30
  407828:	ldr	w0, [x0]
  40782c:	cmp	w0, #0x0
  407830:	b.gt	407844 <sqrt@plt+0x5e94>
  407834:	add	x0, sp, #0x58
  407838:	bl	4081c8 <sqrt@plt+0x6818>
  40783c:	and	w0, w0, #0xff
  407840:	bl	4053f8 <sqrt@plt+0x3a48>
  407844:	bl	405db4 <sqrt@plt+0x4404>
  407848:	str	w0, [sp, #64]
  40784c:	add	x0, sp, #0x40
  407850:	mov	w1, #0xa                   	// #10
  407854:	bl	408080 <sqrt@plt+0x66d0>
  407858:	and	w0, w0, #0xff
  40785c:	cmp	w0, #0x0
  407860:	b.ne	40787c <sqrt@plt+0x5ecc>  // b.any
  407864:	add	x0, sp, #0x40
  407868:	mov	w1, #0xffffffff            	// #-1
  40786c:	bl	4080ac <sqrt@plt+0x66fc>
  407870:	and	w0, w0, #0xff
  407874:	cmp	w0, #0x0
  407878:	b.eq	407884 <sqrt@plt+0x5ed4>  // b.none
  40787c:	mov	w0, #0x1                   	// #1
  407880:	b	407888 <sqrt@plt+0x5ed8>
  407884:	mov	w0, #0x0                   	// #0
  407888:	cmp	w0, #0x0
  40788c:	b.eq	4078b8 <sqrt@plt+0x5f08>  // b.none
  407890:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  407894:	add	x3, x0, #0xa80
  407898:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40789c:	add	x2, x0, #0xa80
  4078a0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4078a4:	add	x1, x0, #0xa80
  4078a8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  4078ac:	add	x0, x0, #0x520
  4078b0:	bl	40b16c <sqrt@plt+0x97bc>
  4078b4:	b	407ebc <sqrt@plt+0x650c>
  4078b8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  4078bc:	add	x0, x0, #0xf20
  4078c0:	ldr	x19, [x0]
  4078c4:	add	x0, sp, #0x40
  4078c8:	bl	4081ac <sqrt@plt+0x67fc>
  4078cc:	and	w1, w0, #0xff
  4078d0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  4078d4:	add	x0, x0, #0xf38
  4078d8:	ldr	x0, [x0]
  4078dc:	mov	x3, #0x0                   	// #0
  4078e0:	mov	x2, x0
  4078e4:	mov	x0, x19
  4078e8:	bl	408928 <sqrt@plt+0x6f78>
  4078ec:	b	407ebc <sqrt@plt+0x650c>
  4078f0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  4078f4:	add	x0, x0, #0xf30
  4078f8:	ldr	w0, [x0]
  4078fc:	cmp	w0, #0x0
  407900:	b.gt	407914 <sqrt@plt+0x5f64>
  407904:	add	x0, sp, #0x58
  407908:	bl	4081c8 <sqrt@plt+0x6818>
  40790c:	and	w0, w0, #0xff
  407910:	bl	4053f8 <sqrt@plt+0x3a48>
  407914:	bl	405cc0 <sqrt@plt+0x4310>
  407918:	str	x0, [sp, #168]
  40791c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407920:	add	x0, x0, #0xf20
  407924:	ldr	x4, [x0]
  407928:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  40792c:	add	x0, x0, #0xf38
  407930:	ldr	x0, [x0]
  407934:	mov	x3, #0x0                   	// #0
  407938:	mov	x2, x0
  40793c:	ldr	x1, [sp, #168]
  407940:	mov	x0, x4
  407944:	bl	4089cc <sqrt@plt+0x701c>
  407948:	ldr	x0, [sp, #168]
  40794c:	cmp	x0, #0x0
  407950:	b.eq	407e98 <sqrt@plt+0x64e8>  // b.none
  407954:	ldr	x0, [sp, #168]
  407958:	bl	401820 <_ZdaPv@plt>
  40795c:	b	407e98 <sqrt@plt+0x64e8>
  407960:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407964:	add	x0, x0, #0xf30
  407968:	ldr	w0, [x0]
  40796c:	cmp	w0, #0x0
  407970:	b.gt	407984 <sqrt@plt+0x5fd4>
  407974:	add	x0, sp, #0x58
  407978:	bl	4081c8 <sqrt@plt+0x6818>
  40797c:	and	w0, w0, #0xff
  407980:	bl	4053f8 <sqrt@plt+0x3a48>
  407984:	bl	406670 <sqrt@plt+0x4cc0>
  407988:	b	407ebc <sqrt@plt+0x650c>
  40798c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407990:	add	x0, x0, #0xf38
  407994:	ldr	x19, [x0]
  407998:	bl	40583c <sqrt@plt+0x3e8c>
  40799c:	str	w0, [x19]
  4079a0:	b	407ebc <sqrt@plt+0x650c>
  4079a4:	bl	405728 <sqrt@plt+0x3d78>
  4079a8:	str	x0, [sp, #176]
  4079ac:	ldr	x0, [sp, #176]
  4079b0:	bl	406098 <sqrt@plt+0x46e8>
  4079b4:	ldr	x0, [sp, #176]
  4079b8:	cmp	x0, #0x0
  4079bc:	b.eq	407ea0 <sqrt@plt+0x64f0>  // b.none
  4079c0:	ldr	x0, [sp, #176]
  4079c4:	bl	401820 <_ZdaPv@plt>
  4079c8:	b	407ea0 <sqrt@plt+0x64f0>
  4079cc:	bl	40583c <sqrt@plt+0x3e8c>
  4079d0:	mov	w2, w0
  4079d4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  4079d8:	add	x0, x0, #0xf38
  4079dc:	ldr	x0, [x0]
  4079e0:	ldr	w1, [x0, #8]
  4079e4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  4079e8:	add	x0, x0, #0xf38
  4079ec:	ldr	x0, [x0]
  4079f0:	add	w1, w2, w1
  4079f4:	str	w1, [x0, #8]
  4079f8:	b	407ebc <sqrt@plt+0x650c>
  4079fc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407a00:	add	x0, x0, #0xf38
  407a04:	ldr	x19, [x0]
  407a08:	bl	40583c <sqrt@plt+0x3e8c>
  407a0c:	str	w0, [x19, #8]
  407a10:	b	407ebc <sqrt@plt+0x650c>
  407a14:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407a18:	add	x0, x0, #0xf38
  407a1c:	ldr	x0, [x0]
  407a20:	ldr	x0, [x0, #24]
  407a24:	bl	4064ec <sqrt@plt+0x4b3c>
  407a28:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407a2c:	add	x0, x0, #0xf20
  407a30:	ldr	x3, [x0]
  407a34:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407a38:	add	x0, x0, #0xf20
  407a3c:	ldr	x0, [x0]
  407a40:	ldr	x0, [x0]
  407a44:	add	x0, x0, #0x20
  407a48:	ldr	x2, [x0]
  407a4c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407a50:	add	x0, x0, #0xf38
  407a54:	ldr	x0, [x0]
  407a58:	mov	x1, x0
  407a5c:	mov	x0, x3
  407a60:	blr	x2
  407a64:	b	407ebc <sqrt@plt+0x650c>
  407a68:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407a6c:	add	x0, x0, #0xf30
  407a70:	ldr	w0, [x0]
  407a74:	cmp	w0, #0x0
  407a78:	b.gt	407a8c <sqrt@plt+0x60dc>
  407a7c:	add	x0, sp, #0x58
  407a80:	bl	4081c8 <sqrt@plt+0x6818>
  407a84:	and	w0, w0, #0xff
  407a88:	bl	4053f8 <sqrt@plt+0x3a48>
  407a8c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407a90:	add	x0, x0, #0xf20
  407a94:	ldr	x2, [x0]
  407a98:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407a9c:	add	x0, x0, #0xf20
  407aa0:	ldr	x0, [x0]
  407aa4:	ldr	x0, [x0]
  407aa8:	add	x0, x0, #0x48
  407aac:	ldr	x1, [x0]
  407ab0:	mov	x0, x2
  407ab4:	blr	x1
  407ab8:	bl	40583c <sqrt@plt+0x3e8c>
  407abc:	bl	40583c <sqrt@plt+0x3e8c>
  407ac0:	b	407ebc <sqrt@plt+0x650c>
  407ac4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407ac8:	add	x0, x0, #0xf30
  407acc:	ldr	w0, [x0]
  407ad0:	cmp	w0, #0x0
  407ad4:	b.gt	407ae8 <sqrt@plt+0x6138>
  407ad8:	add	x0, sp, #0x58
  407adc:	bl	4081c8 <sqrt@plt+0x6818>
  407ae0:	and	w0, w0, #0xff
  407ae4:	bl	4053f8 <sqrt@plt+0x3a48>
  407ae8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407aec:	add	x0, x0, #0xf20
  407af0:	ldr	x20, [x0]
  407af4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407af8:	add	x0, x0, #0xf20
  407afc:	ldr	x0, [x0]
  407b00:	ldr	x0, [x0]
  407b04:	add	x0, x0, #0x10
  407b08:	ldr	x19, [x0]
  407b0c:	bl	40583c <sqrt@plt+0x3e8c>
  407b10:	mov	w1, w0
  407b14:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407b18:	add	x0, x0, #0xf38
  407b1c:	ldr	x0, [x0]
  407b20:	mov	x3, #0x0                   	// #0
  407b24:	mov	x2, x0
  407b28:	mov	x0, x20
  407b2c:	blr	x19
  407b30:	b	407ebc <sqrt@plt+0x650c>
  407b34:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407b38:	add	x0, x0, #0xf30
  407b3c:	ldr	w0, [x0]
  407b40:	cmp	w0, #0x0
  407b44:	b.le	407b88 <sqrt@plt+0x61d8>
  407b48:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407b4c:	add	x0, x0, #0xf20
  407b50:	ldr	x3, [x0]
  407b54:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407b58:	add	x0, x0, #0xf20
  407b5c:	ldr	x0, [x0]
  407b60:	ldr	x0, [x0]
  407b64:	add	x0, x0, #0x38
  407b68:	ldr	x2, [x0]
  407b6c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407b70:	add	x0, x0, #0xf38
  407b74:	ldr	x0, [x0]
  407b78:	ldr	w0, [x0, #12]
  407b7c:	mov	w1, w0
  407b80:	mov	x0, x3
  407b84:	blr	x2
  407b88:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407b8c:	add	x0, x0, #0xf30
  407b90:	ldr	w0, [x0]
  407b94:	add	w1, w0, #0x1
  407b98:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407b9c:	add	x0, x0, #0xf30
  407ba0:	str	w1, [x0]
  407ba4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407ba8:	add	x0, x0, #0xf20
  407bac:	ldr	x20, [x0]
  407bb0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407bb4:	add	x0, x0, #0xf20
  407bb8:	ldr	x0, [x0]
  407bbc:	ldr	x0, [x0]
  407bc0:	add	x0, x0, #0x30
  407bc4:	ldr	x19, [x0]
  407bc8:	bl	40583c <sqrt@plt+0x3e8c>
  407bcc:	mov	w1, w0
  407bd0:	mov	x0, x20
  407bd4:	blr	x19
  407bd8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407bdc:	add	x0, x0, #0xf38
  407be0:	ldr	x0, [x0]
  407be4:	str	wzr, [x0, #12]
  407be8:	b	407ebc <sqrt@plt+0x650c>
  407bec:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407bf0:	add	x0, x0, #0xf38
  407bf4:	ldr	x19, [x0]
  407bf8:	bl	40583c <sqrt@plt+0x3e8c>
  407bfc:	str	w0, [x19, #4]
  407c00:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407c04:	add	x0, x0, #0xf38
  407c08:	ldr	x0, [x0]
  407c0c:	ldr	w1, [x0, #16]
  407c10:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407c14:	add	x0, x0, #0xf38
  407c18:	ldr	x0, [x0]
  407c1c:	ldr	w0, [x0, #4]
  407c20:	cmp	w1, w0
  407c24:	b.ne	407ea8 <sqrt@plt+0x64f8>  // b.any
  407c28:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407c2c:	add	x0, x0, #0xf38
  407c30:	ldr	x0, [x0]
  407c34:	str	wzr, [x0, #16]
  407c38:	b	407ea8 <sqrt@plt+0x64f8>
  407c3c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407c40:	add	x0, x0, #0xf30
  407c44:	ldr	w0, [x0]
  407c48:	cmp	w0, #0x0
  407c4c:	b.gt	407c60 <sqrt@plt+0x62b0>
  407c50:	add	x0, sp, #0x58
  407c54:	bl	4081c8 <sqrt@plt+0x6818>
  407c58:	and	w0, w0, #0xff
  407c5c:	bl	4053f8 <sqrt@plt+0x3a48>
  407c60:	bl	405cc0 <sqrt@plt+0x4310>
  407c64:	str	x0, [sp, #192]
  407c68:	str	xzr, [sp, #256]
  407c6c:	ldr	x0, [sp, #256]
  407c70:	add	x1, x0, #0x1
  407c74:	str	x1, [sp, #256]
  407c78:	ldr	x1, [sp, #192]
  407c7c:	add	x0, x1, x0
  407c80:	ldrb	w0, [x0]
  407c84:	strb	w0, [sp, #191]
  407c88:	ldrb	w0, [sp, #191]
  407c8c:	cmp	w0, #0x0
  407c90:	cset	w0, ne  // ne = any
  407c94:	and	w0, w0, #0xff
  407c98:	cmp	w0, #0x0
  407c9c:	b.eq	407cfc <sqrt@plt+0x634c>  // b.none
  407ca0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407ca4:	add	x0, x0, #0xf20
  407ca8:	ldr	x4, [x0]
  407cac:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407cb0:	add	x0, x0, #0xf38
  407cb4:	ldr	x0, [x0]
  407cb8:	add	x1, sp, #0x3c
  407cbc:	mov	x3, x1
  407cc0:	mov	x2, x0
  407cc4:	ldrb	w1, [sp, #191]
  407cc8:	mov	x0, x4
  407ccc:	bl	408928 <sqrt@plt+0x6f78>
  407cd0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407cd4:	add	x0, x0, #0xf38
  407cd8:	ldr	x0, [x0]
  407cdc:	ldr	w2, [x0, #8]
  407ce0:	ldr	w1, [sp, #60]
  407ce4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407ce8:	add	x0, x0, #0xf38
  407cec:	ldr	x0, [x0]
  407cf0:	add	w1, w2, w1
  407cf4:	str	w1, [x0, #8]
  407cf8:	b	407c6c <sqrt@plt+0x62bc>
  407cfc:	ldr	x0, [sp, #192]
  407d00:	cmp	x0, #0x0
  407d04:	b.eq	407eb0 <sqrt@plt+0x6500>  // b.none
  407d08:	ldr	x0, [sp, #192]
  407d0c:	bl	401820 <_ZdaPv@plt>
  407d10:	b	407eb0 <sqrt@plt+0x6500>
  407d14:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407d18:	add	x0, x0, #0xf30
  407d1c:	ldr	w0, [x0]
  407d20:	cmp	w0, #0x0
  407d24:	b.gt	407d38 <sqrt@plt+0x6388>
  407d28:	add	x0, sp, #0x58
  407d2c:	bl	4081c8 <sqrt@plt+0x6818>
  407d30:	and	w0, w0, #0xff
  407d34:	bl	4053f8 <sqrt@plt+0x3a48>
  407d38:	bl	40583c <sqrt@plt+0x3e8c>
  407d3c:	str	w0, [sp, #220]
  407d40:	bl	405cc0 <sqrt@plt+0x4310>
  407d44:	str	x0, [sp, #208]
  407d48:	str	xzr, [sp, #248]
  407d4c:	ldr	x0, [sp, #248]
  407d50:	add	x1, x0, #0x1
  407d54:	str	x1, [sp, #248]
  407d58:	ldr	x1, [sp, #208]
  407d5c:	add	x0, x1, x0
  407d60:	ldrb	w0, [x0]
  407d64:	strb	w0, [sp, #207]
  407d68:	ldrb	w0, [sp, #207]
  407d6c:	cmp	w0, #0x0
  407d70:	cset	w0, ne  // ne = any
  407d74:	and	w0, w0, #0xff
  407d78:	cmp	w0, #0x0
  407d7c:	b.eq	407de4 <sqrt@plt+0x6434>  // b.none
  407d80:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407d84:	add	x0, x0, #0xf20
  407d88:	ldr	x4, [x0]
  407d8c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407d90:	add	x0, x0, #0xf38
  407d94:	ldr	x0, [x0]
  407d98:	add	x1, sp, #0x38
  407d9c:	mov	x3, x1
  407da0:	mov	x2, x0
  407da4:	ldrb	w1, [sp, #207]
  407da8:	mov	x0, x4
  407dac:	bl	408928 <sqrt@plt+0x6f78>
  407db0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407db4:	add	x0, x0, #0xf38
  407db8:	ldr	x0, [x0]
  407dbc:	ldr	w2, [x0, #8]
  407dc0:	ldr	w1, [sp, #56]
  407dc4:	ldr	w0, [sp, #220]
  407dc8:	add	w1, w1, w0
  407dcc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407dd0:	add	x0, x0, #0xf38
  407dd4:	ldr	x0, [x0]
  407dd8:	add	w1, w2, w1
  407ddc:	str	w1, [x0, #8]
  407de0:	b	407d4c <sqrt@plt+0x639c>
  407de4:	ldr	x0, [sp, #208]
  407de8:	cmp	x0, #0x0
  407dec:	b.eq	407eb8 <sqrt@plt+0x6508>  // b.none
  407df0:	ldr	x0, [sp, #208]
  407df4:	bl	401820 <_ZdaPv@plt>
  407df8:	b	407eb8 <sqrt@plt+0x6508>
  407dfc:	bl	40583c <sqrt@plt+0x3e8c>
  407e00:	mov	w2, w0
  407e04:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407e08:	add	x0, x0, #0xf38
  407e0c:	ldr	x0, [x0]
  407e10:	ldr	w1, [x0, #12]
  407e14:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407e18:	add	x0, x0, #0xf38
  407e1c:	ldr	x0, [x0]
  407e20:	add	w1, w2, w1
  407e24:	str	w1, [x0, #12]
  407e28:	b	407ebc <sqrt@plt+0x650c>
  407e2c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407e30:	add	x0, x0, #0xf38
  407e34:	ldr	x19, [x0]
  407e38:	bl	40583c <sqrt@plt+0x3e8c>
  407e3c:	str	w0, [x19, #12]
  407e40:	b	407ebc <sqrt@plt+0x650c>
  407e44:	bl	406ba0 <sqrt@plt+0x51f0>
  407e48:	and	w0, w0, #0xff
  407e4c:	strb	w0, [sp, #271]
  407e50:	b	407ebc <sqrt@plt+0x650c>
  407e54:	add	x0, sp, #0x58
  407e58:	bl	4081ac <sqrt@plt+0x67fc>
  407e5c:	and	w1, w0, #0xff
  407e60:	add	x0, sp, #0x88
  407e64:	bl	40aad0 <sqrt@plt+0x9120>
  407e68:	add	x1, sp, #0x88
  407e6c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  407e70:	add	x3, x0, #0xa80
  407e74:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  407e78:	add	x2, x0, #0xa80
  407e7c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  407e80:	add	x0, x0, #0x540
  407e84:	bl	40b1a8 <sqrt@plt+0x97f8>
  407e88:	bl	406214 <sqrt@plt+0x4864>
  407e8c:	b	407ebc <sqrt@plt+0x650c>
  407e90:	nop
  407e94:	b	4075fc <sqrt@plt+0x5c4c>
  407e98:	nop
  407e9c:	b	4075fc <sqrt@plt+0x5c4c>
  407ea0:	nop
  407ea4:	b	4075fc <sqrt@plt+0x5c4c>
  407ea8:	nop
  407eac:	b	4075fc <sqrt@plt+0x5c4c>
  407eb0:	nop
  407eb4:	b	4075fc <sqrt@plt+0x5c4c>
  407eb8:	nop
  407ebc:	b	4075fc <sqrt@plt+0x5c4c>
  407ec0:	nop
  407ec4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407ec8:	add	x0, x0, #0xf30
  407ecc:	ldr	w0, [x0]
  407ed0:	cmp	w0, #0x0
  407ed4:	b.le	407f18 <sqrt@plt+0x6568>
  407ed8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407edc:	add	x0, x0, #0xf20
  407ee0:	ldr	x3, [x0]
  407ee4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407ee8:	add	x0, x0, #0xf20
  407eec:	ldr	x0, [x0]
  407ef0:	ldr	x0, [x0]
  407ef4:	add	x0, x0, #0x38
  407ef8:	ldr	x2, [x0]
  407efc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407f00:	add	x0, x0, #0xf38
  407f04:	ldr	x0, [x0]
  407f08:	ldr	w0, [x0, #12]
  407f0c:	mov	w1, w0
  407f10:	mov	x0, x3
  407f14:	blr	x2
  407f18:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407f1c:	add	x0, x0, #0xf20
  407f20:	ldr	x0, [x0]
  407f24:	cmp	x0, #0x0
  407f28:	b.eq	407f3c <sqrt@plt+0x658c>  // b.none
  407f2c:	ldr	x1, [x0]
  407f30:	add	x1, x1, #0x8
  407f34:	ldr	x1, [x1]
  407f38:	blr	x1
  407f3c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407f40:	add	x0, x0, #0xf20
  407f44:	str	xzr, [x0]
  407f48:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  407f4c:	add	x0, x0, #0xf28
  407f50:	ldr	x0, [x0]
  407f54:	bl	4016a0 <fclose@plt>
  407f58:	ldrb	w0, [sp, #271]
  407f5c:	eor	w0, w0, #0x1
  407f60:	and	w0, w0, #0xff
  407f64:	cmp	w0, #0x0
  407f68:	b.eq	407f90 <sqrt@plt+0x65e0>  // b.none
  407f6c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  407f70:	add	x3, x0, #0xa80
  407f74:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  407f78:	add	x2, x0, #0xa80
  407f7c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  407f80:	add	x1, x0, #0xa80
  407f84:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  407f88:	add	x0, x0, #0x560
  407f8c:	bl	40b1a8 <sqrt@plt+0x97f8>
  407f90:	bl	40535c <sqrt@plt+0x39ac>
  407f94:	b	407f9c <sqrt@plt+0x65ec>
  407f98:	nop
  407f9c:	ldp	x19, x20, [sp, #16]
  407fa0:	ldp	x29, x30, [sp], #272
  407fa4:	ret
  407fa8:	stp	x29, x30, [sp, #-32]!
  407fac:	mov	x29, sp
  407fb0:	str	x0, [sp, #24]
  407fb4:	str	x1, [sp, #16]
  407fb8:	ldr	x0, [sp, #24]
  407fbc:	ldr	x0, [x0, #8]
  407fc0:	ldr	x1, [sp, #16]
  407fc4:	cmp	x1, x0
  407fc8:	b.cc	407ff0 <sqrt@plt+0x6640>  // b.lo, b.ul, b.last
  407fcc:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  407fd0:	add	x3, x0, #0xa80
  407fd4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  407fd8:	add	x2, x0, #0xa80
  407fdc:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  407fe0:	add	x1, x0, #0xa80
  407fe4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  407fe8:	add	x0, x0, #0x50
  407fec:	bl	40b1e4 <sqrt@plt+0x9834>
  407ff0:	ldr	x0, [sp, #24]
  407ff4:	ldr	x1, [x0, #16]
  407ff8:	ldr	x0, [sp, #16]
  407ffc:	lsl	x0, x0, #2
  408000:	add	x0, x1, x0
  408004:	ldr	w0, [x0]
  408008:	ldp	x29, x30, [sp], #32
  40800c:	ret
  408010:	sub	sp, sp, #0x10
  408014:	str	x0, [sp, #8]
  408018:	ldr	x0, [sp, #8]
  40801c:	ldr	x0, [x0, #16]
  408020:	add	sp, sp, #0x10
  408024:	ret
  408028:	sub	sp, sp, #0x10
  40802c:	str	x0, [sp, #8]
  408030:	ldr	x0, [sp, #8]
  408034:	ldr	x0, [x0, #8]
  408038:	add	sp, sp, #0x10
  40803c:	ret
  408040:	sub	sp, sp, #0x10
  408044:	str	x0, [sp, #8]
  408048:	ldr	x0, [sp, #8]
  40804c:	str	wzr, [x0]
  408050:	nop
  408054:	add	sp, sp, #0x10
  408058:	ret
  40805c:	sub	sp, sp, #0x10
  408060:	str	x0, [sp, #8]
  408064:	str	w1, [sp, #4]
  408068:	ldr	x0, [sp, #8]
  40806c:	ldr	w1, [sp, #4]
  408070:	str	w1, [x0]
  408074:	nop
  408078:	add	sp, sp, #0x10
  40807c:	ret
  408080:	sub	sp, sp, #0x10
  408084:	str	x0, [sp, #8]
  408088:	strb	w1, [sp, #7]
  40808c:	ldr	x0, [sp, #8]
  408090:	ldr	w1, [x0]
  408094:	ldrb	w0, [sp, #7]
  408098:	cmp	w1, w0
  40809c:	cset	w0, eq  // eq = none
  4080a0:	and	w0, w0, #0xff
  4080a4:	add	sp, sp, #0x10
  4080a8:	ret
  4080ac:	sub	sp, sp, #0x10
  4080b0:	str	x0, [sp, #8]
  4080b4:	str	w1, [sp, #4]
  4080b8:	ldr	x0, [sp, #8]
  4080bc:	ldr	w0, [x0]
  4080c0:	ldr	w1, [sp, #4]
  4080c4:	cmp	w1, w0
  4080c8:	cset	w0, eq  // eq = none
  4080cc:	and	w0, w0, #0xff
  4080d0:	add	sp, sp, #0x10
  4080d4:	ret
  4080d8:	sub	sp, sp, #0x10
  4080dc:	str	x0, [sp, #8]
  4080e0:	str	w1, [sp]
  4080e4:	ldr	x0, [sp, #8]
  4080e8:	ldr	w1, [x0]
  4080ec:	ldr	w0, [sp]
  4080f0:	cmp	w1, w0
  4080f4:	cset	w0, eq  // eq = none
  4080f8:	and	w0, w0, #0xff
  4080fc:	add	sp, sp, #0x10
  408100:	ret
  408104:	stp	x29, x30, [sp, #-32]!
  408108:	mov	x29, sp
  40810c:	str	x0, [sp, #24]
  408110:	strb	w1, [sp, #23]
  408114:	ldrb	w1, [sp, #23]
  408118:	ldr	x0, [sp, #24]
  40811c:	bl	408080 <sqrt@plt+0x66d0>
  408120:	and	w0, w0, #0xff
  408124:	eor	w0, w0, #0x1
  408128:	and	w0, w0, #0xff
  40812c:	ldp	x29, x30, [sp], #32
  408130:	ret
  408134:	stp	x29, x30, [sp, #-32]!
  408138:	mov	x29, sp
  40813c:	str	x0, [sp, #24]
  408140:	str	w1, [sp, #20]
  408144:	ldr	w1, [sp, #20]
  408148:	ldr	x0, [sp, #24]
  40814c:	bl	4080ac <sqrt@plt+0x66fc>
  408150:	and	w0, w0, #0xff
  408154:	eor	w0, w0, #0x1
  408158:	and	w0, w0, #0xff
  40815c:	ldp	x29, x30, [sp], #32
  408160:	ret
  408164:	stp	x29, x30, [sp, #-32]!
  408168:	mov	x29, sp
  40816c:	str	x0, [sp, #24]
  408170:	str	w1, [sp, #16]
  408174:	ldr	w1, [sp, #16]
  408178:	ldr	x0, [sp, #24]
  40817c:	bl	4080d8 <sqrt@plt+0x6728>
  408180:	and	w0, w0, #0xff
  408184:	eor	w0, w0, #0x1
  408188:	and	w0, w0, #0xff
  40818c:	ldp	x29, x30, [sp], #32
  408190:	ret
  408194:	sub	sp, sp, #0x10
  408198:	str	x0, [sp, #8]
  40819c:	ldr	x0, [sp, #8]
  4081a0:	ldr	w0, [x0]
  4081a4:	add	sp, sp, #0x10
  4081a8:	ret
  4081ac:	sub	sp, sp, #0x10
  4081b0:	str	x0, [sp, #8]
  4081b4:	ldr	x0, [sp, #8]
  4081b8:	ldr	w0, [x0]
  4081bc:	and	w0, w0, #0xff
  4081c0:	add	sp, sp, #0x10
  4081c4:	ret
  4081c8:	sub	sp, sp, #0x10
  4081cc:	str	x0, [sp, #8]
  4081d0:	ldr	x0, [sp, #8]
  4081d4:	ldr	w0, [x0]
  4081d8:	and	w0, w0, #0xff
  4081dc:	add	sp, sp, #0x10
  4081e0:	ret
  4081e4:	sub	sp, sp, #0x10
  4081e8:	str	x0, [sp, #8]
  4081ec:	ldr	x0, [sp, #8]
  4081f0:	ldr	x0, [x0, #8]
  4081f4:	cmp	x0, #0x0
  4081f8:	cset	w0, eq  // eq = none
  4081fc:	and	w0, w0, #0xff
  408200:	add	sp, sp, #0x10
  408204:	ret
  408208:	stp	x29, x30, [sp, #-32]!
  40820c:	mov	x29, sp
  408210:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  408214:	add	x0, x0, #0xf28
  408218:	ldr	x0, [x0]
  40821c:	bl	401780 <getc@plt>
  408220:	mov	w1, w0
  408224:	add	x0, sp, #0x18
  408228:	bl	40805c <sqrt@plt+0x66ac>
  40822c:	ldr	w0, [sp, #24]
  408230:	ldp	x29, x30, [sp], #32
  408234:	ret
  408238:	stp	x29, x30, [sp, #-48]!
  40823c:	mov	x29, sp
  408240:	str	w0, [sp, #24]
  408244:	add	x0, sp, #0x20
  408248:	mov	w1, #0x20                  	// #32
  40824c:	bl	40805c <sqrt@plt+0x66ac>
  408250:	add	x0, sp, #0x18
  408254:	ldr	w1, [sp, #32]
  408258:	bl	4080d8 <sqrt@plt+0x6728>
  40825c:	and	w0, w0, #0xff
  408260:	cmp	w0, #0x0
  408264:	b.ne	40828c <sqrt@plt+0x68dc>  // b.any
  408268:	add	x0, sp, #0x28
  40826c:	mov	w1, #0x9                   	// #9
  408270:	bl	40805c <sqrt@plt+0x66ac>
  408274:	add	x0, sp, #0x18
  408278:	ldr	w1, [sp, #40]
  40827c:	bl	4080d8 <sqrt@plt+0x6728>
  408280:	and	w0, w0, #0xff
  408284:	cmp	w0, #0x0
  408288:	b.eq	408294 <sqrt@plt+0x68e4>  // b.none
  40828c:	mov	w0, #0x1                   	// #1
  408290:	b	408298 <sqrt@plt+0x68e8>
  408294:	mov	w0, #0x0                   	// #0
  408298:	ldp	x29, x30, [sp], #48
  40829c:	ret
  4082a0:	sub	sp, sp, #0x10
  4082a4:	str	w0, [sp, #12]
  4082a8:	ldr	w0, [sp, #12]
  4082ac:	and	w0, w0, #0x1
  4082b0:	and	w0, w0, #0xff
  4082b4:	add	sp, sp, #0x10
  4082b8:	ret
  4082bc:	stp	x29, x30, [sp, #-48]!
  4082c0:	mov	x29, sp
  4082c4:	str	w0, [sp, #24]
  4082c8:	add	x0, sp, #0x18
  4082cc:	mov	w1, #0xffffffff            	// #-1
  4082d0:	bl	408134 <sqrt@plt+0x6784>
  4082d4:	and	w0, w0, #0xff
  4082d8:	cmp	w0, #0x0
  4082dc:	b.eq	40833c <sqrt@plt+0x698c>  // b.none
  4082e0:	add	x0, sp, #0x18
  4082e4:	bl	408194 <sqrt@plt+0x67e4>
  4082e8:	str	w0, [sp, #44]
  4082ec:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  4082f0:	add	x0, x0, #0xf28
  4082f4:	ldr	x0, [x0]
  4082f8:	mov	x1, x0
  4082fc:	ldr	w0, [sp, #44]
  408300:	bl	401640 <ungetc@plt>
  408304:	cmn	w0, #0x1
  408308:	cset	w0, eq  // eq = none
  40830c:	and	w0, w0, #0xff
  408310:	cmp	w0, #0x0
  408314:	b.eq	40833c <sqrt@plt+0x698c>  // b.none
  408318:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40831c:	add	x3, x0, #0xa80
  408320:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  408324:	add	x2, x0, #0xa80
  408328:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40832c:	add	x1, x0, #0xa80
  408330:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  408334:	add	x0, x0, #0x268
  408338:	bl	40b1e4 <sqrt@plt+0x9834>
  40833c:	nop
  408340:	ldp	x29, x30, [sp], #48
  408344:	ret
  408348:	sub	sp, sp, #0x20
  40834c:	str	x0, [sp, #24]
  408350:	str	x1, [sp, #16]
  408354:	str	x2, [sp, #8]
  408358:	ldr	x0, [sp, #24]
  40835c:	ldr	x1, [sp, #16]
  408360:	str	x1, [x0]
  408364:	ldr	x0, [sp, #24]
  408368:	ldr	x1, [sp, #8]
  40836c:	str	x1, [x0, #8]
  408370:	nop
  408374:	add	sp, sp, #0x20
  408378:	ret
  40837c:	sub	sp, sp, #0x10
  408380:	str	x0, [sp, #8]
  408384:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  408388:	add	x1, x0, #0x808
  40838c:	ldr	x0, [sp, #8]
  408390:	str	x1, [x0]
  408394:	ldr	x0, [sp, #8]
  408398:	str	xzr, [x0, #8]
  40839c:	ldr	x0, [sp, #8]
  4083a0:	str	xzr, [x0, #16]
  4083a4:	ldr	x0, [sp, #8]
  4083a8:	str	wzr, [x0, #24]
  4083ac:	nop
  4083b0:	add	sp, sp, #0x10
  4083b4:	ret
  4083b8:	stp	x29, x30, [sp, #-48]!
  4083bc:	mov	x29, sp
  4083c0:	str	x0, [sp, #24]
  4083c4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  4083c8:	add	x1, x0, #0x808
  4083cc:	ldr	x0, [sp, #24]
  4083d0:	str	x1, [x0]
  4083d4:	ldr	x0, [sp, #24]
  4083d8:	ldr	x0, [x0, #16]
  4083dc:	cmp	x0, #0x0
  4083e0:	b.eq	4083f0 <sqrt@plt+0x6a40>  // b.none
  4083e4:	ldr	x0, [sp, #24]
  4083e8:	ldr	x0, [x0, #16]
  4083ec:	bl	401820 <_ZdaPv@plt>
  4083f0:	ldr	x0, [sp, #24]
  4083f4:	ldr	x0, [x0, #8]
  4083f8:	cmp	x0, #0x0
  4083fc:	b.eq	408458 <sqrt@plt+0x6aa8>  // b.none
  408400:	ldr	x0, [sp, #24]
  408404:	ldr	x0, [x0, #8]
  408408:	str	x0, [sp, #40]
  40840c:	ldr	x0, [sp, #24]
  408410:	ldr	x0, [x0, #8]
  408414:	ldr	x1, [x0, #8]
  408418:	ldr	x0, [sp, #24]
  40841c:	str	x1, [x0, #8]
  408420:	ldr	x0, [sp, #40]
  408424:	ldr	x0, [x0]
  408428:	cmp	x0, #0x0
  40842c:	b.eq	408440 <sqrt@plt+0x6a90>  // b.none
  408430:	ldr	x1, [x0]
  408434:	add	x1, x1, #0x8
  408438:	ldr	x1, [x1]
  40843c:	blr	x1
  408440:	ldr	x0, [sp, #40]
  408444:	cmp	x0, #0x0
  408448:	b.eq	4083f0 <sqrt@plt+0x6a40>  // b.none
  40844c:	mov	x1, #0x10                  	// #16
  408450:	bl	413e54 <_ZdlPvm@@Base>
  408454:	b	4083f0 <sqrt@plt+0x6a40>
  408458:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40845c:	add	x0, x0, #0xed0
  408460:	ldr	x0, [x0]
  408464:	bl	401950 <ferror@plt>
  408468:	cmp	w0, #0x0
  40846c:	b.ne	408488 <sqrt@plt+0x6ad8>  // b.any
  408470:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408474:	add	x0, x0, #0xed0
  408478:	ldr	x0, [x0]
  40847c:	bl	401800 <fflush@plt>
  408480:	cmp	w0, #0x0
  408484:	b.ge	408490 <sqrt@plt+0x6ae0>  // b.tcont
  408488:	mov	w0, #0x1                   	// #1
  40848c:	b	408494 <sqrt@plt+0x6ae4>
  408490:	mov	w0, #0x0                   	// #0
  408494:	cmp	w0, #0x0
  408498:	b.eq	4084c0 <sqrt@plt+0x6b10>  // b.none
  40849c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4084a0:	add	x3, x0, #0xa80
  4084a4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4084a8:	add	x2, x0, #0xa80
  4084ac:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4084b0:	add	x1, x0, #0xa80
  4084b4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  4084b8:	add	x0, x0, #0x6e0
  4084bc:	bl	40b1e4 <sqrt@plt+0x9834>
  4084c0:	nop
  4084c4:	ldp	x29, x30, [sp], #48
  4084c8:	ret
  4084cc:	stp	x29, x30, [sp, #-32]!
  4084d0:	mov	x29, sp
  4084d4:	str	x0, [sp, #24]
  4084d8:	ldr	x0, [sp, #24]
  4084dc:	bl	4083b8 <sqrt@plt+0x6a08>
  4084e0:	mov	x1, #0x38                  	// #56
  4084e4:	ldr	x0, [sp, #24]
  4084e8:	bl	413e54 <_ZdlPvm@@Base>
  4084ec:	ldp	x29, x30, [sp], #32
  4084f0:	ret
  4084f4:	stp	x29, x30, [sp, #-80]!
  4084f8:	mov	x29, sp
  4084fc:	str	x0, [sp, #40]
  408500:	str	w1, [sp, #36]
  408504:	str	x2, [sp, #24]
  408508:	ldr	w0, [sp, #36]
  40850c:	mvn	w0, w0
  408510:	lsr	w0, w0, #31
  408514:	and	w0, w0, #0xff
  408518:	mov	w3, w0
  40851c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  408520:	add	x2, x0, #0x6f0
  408524:	mov	w1, #0x64                  	// #100
  408528:	mov	w0, w3
  40852c:	bl	404d20 <sqrt@plt+0x3370>
  408530:	ldr	x0, [sp, #40]
  408534:	ldr	w0, [x0, #24]
  408538:	ldr	w1, [sp, #36]
  40853c:	cmp	w1, w0
  408540:	b.lt	408724 <sqrt@plt+0x6d74>  // b.tstop
  408544:	ldr	x0, [sp, #40]
  408548:	ldr	w0, [x0, #24]
  40854c:	cmp	w0, #0x0
  408550:	b.ne	4085f8 <sqrt@plt+0x6c48>  // b.any
  408554:	ldr	x0, [sp, #40]
  408558:	mov	w1, #0xa                   	// #10
  40855c:	str	w1, [x0, #24]
  408560:	ldr	x0, [sp, #40]
  408564:	ldr	w0, [x0, #24]
  408568:	ldr	w1, [sp, #36]
  40856c:	cmp	w1, w0
  408570:	b.lt	408584 <sqrt@plt+0x6bd4>  // b.tstop
  408574:	ldr	w0, [sp, #36]
  408578:	add	w1, w0, #0x1
  40857c:	ldr	x0, [sp, #40]
  408580:	str	w1, [x0, #24]
  408584:	ldr	x0, [sp, #40]
  408588:	ldr	w0, [x0, #24]
  40858c:	sxtw	x0, w0
  408590:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  408594:	cmp	x0, x1
  408598:	b.hi	4085b8 <sqrt@plt+0x6c08>  // b.pmore
  40859c:	lsl	x0, x0, #3
  4085a0:	bl	401610 <_Znam@plt>
  4085a4:	mov	x1, x0
  4085a8:	ldr	x0, [sp, #40]
  4085ac:	str	x1, [x0, #16]
  4085b0:	str	wzr, [sp, #76]
  4085b4:	b	4085bc <sqrt@plt+0x6c0c>
  4085b8:	bl	401860 <__cxa_throw_bad_array_new_length@plt>
  4085bc:	ldr	x0, [sp, #40]
  4085c0:	ldr	w0, [x0, #24]
  4085c4:	ldr	w1, [sp, #76]
  4085c8:	cmp	w1, w0
  4085cc:	b.ge	408724 <sqrt@plt+0x6d74>  // b.tcont
  4085d0:	ldr	x0, [sp, #40]
  4085d4:	ldr	x1, [x0, #16]
  4085d8:	ldrsw	x0, [sp, #76]
  4085dc:	lsl	x0, x0, #3
  4085e0:	add	x0, x1, x0
  4085e4:	str	xzr, [x0]
  4085e8:	ldr	w0, [sp, #76]
  4085ec:	add	w0, w0, #0x1
  4085f0:	str	w0, [sp, #76]
  4085f4:	b	4085bc <sqrt@plt+0x6c0c>
  4085f8:	ldr	x0, [sp, #40]
  4085fc:	ldr	x0, [x0, #16]
  408600:	str	x0, [sp, #64]
  408604:	ldr	x0, [sp, #40]
  408608:	ldr	w0, [x0, #24]
  40860c:	str	w0, [sp, #60]
  408610:	ldr	x0, [sp, #40]
  408614:	ldr	w0, [x0, #24]
  408618:	lsl	w1, w0, #1
  40861c:	ldr	x0, [sp, #40]
  408620:	str	w1, [x0, #24]
  408624:	ldr	x0, [sp, #40]
  408628:	ldr	w0, [x0, #24]
  40862c:	ldr	w1, [sp, #36]
  408630:	cmp	w1, w0
  408634:	b.lt	408648 <sqrt@plt+0x6c98>  // b.tstop
  408638:	ldr	w0, [sp, #36]
  40863c:	add	w1, w0, #0x1
  408640:	ldr	x0, [sp, #40]
  408644:	str	w1, [x0, #24]
  408648:	ldr	x0, [sp, #40]
  40864c:	ldr	w0, [x0, #24]
  408650:	sxtw	x0, w0
  408654:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  408658:	cmp	x0, x1
  40865c:	b.hi	40867c <sqrt@plt+0x6ccc>  // b.pmore
  408660:	lsl	x0, x0, #3
  408664:	bl	401610 <_Znam@plt>
  408668:	mov	x1, x0
  40866c:	ldr	x0, [sp, #40]
  408670:	str	x1, [x0, #16]
  408674:	str	wzr, [sp, #72]
  408678:	b	408680 <sqrt@plt+0x6cd0>
  40867c:	bl	401860 <__cxa_throw_bad_array_new_length@plt>
  408680:	ldr	w1, [sp, #72]
  408684:	ldr	w0, [sp, #60]
  408688:	cmp	w1, w0
  40868c:	b.ge	4086cc <sqrt@plt+0x6d1c>  // b.tcont
  408690:	ldrsw	x0, [sp, #72]
  408694:	lsl	x0, x0, #3
  408698:	ldr	x1, [sp, #64]
  40869c:	add	x1, x1, x0
  4086a0:	ldr	x0, [sp, #40]
  4086a4:	ldr	x2, [x0, #16]
  4086a8:	ldrsw	x0, [sp, #72]
  4086ac:	lsl	x0, x0, #3
  4086b0:	add	x0, x2, x0
  4086b4:	ldr	x1, [x1]
  4086b8:	str	x1, [x0]
  4086bc:	ldr	w0, [sp, #72]
  4086c0:	add	w0, w0, #0x1
  4086c4:	str	w0, [sp, #72]
  4086c8:	b	408680 <sqrt@plt+0x6cd0>
  4086cc:	ldr	w0, [sp, #60]
  4086d0:	str	w0, [sp, #72]
  4086d4:	ldr	x0, [sp, #40]
  4086d8:	ldr	w0, [x0, #24]
  4086dc:	ldr	w1, [sp, #72]
  4086e0:	cmp	w1, w0
  4086e4:	b.ge	408710 <sqrt@plt+0x6d60>  // b.tcont
  4086e8:	ldr	x0, [sp, #40]
  4086ec:	ldr	x1, [x0, #16]
  4086f0:	ldrsw	x0, [sp, #72]
  4086f4:	lsl	x0, x0, #3
  4086f8:	add	x0, x1, x0
  4086fc:	str	xzr, [x0]
  408700:	ldr	w0, [sp, #72]
  408704:	add	w0, w0, #0x1
  408708:	str	w0, [sp, #72]
  40870c:	b	4086d4 <sqrt@plt+0x6d24>
  408710:	ldr	x0, [sp, #64]
  408714:	cmp	x0, #0x0
  408718:	b.eq	408724 <sqrt@plt+0x6d74>  // b.none
  40871c:	ldr	x0, [sp, #64]
  408720:	bl	401820 <_ZdaPv@plt>
  408724:	ldr	x1, [sp, #24]
  408728:	ldr	x0, [sp, #40]
  40872c:	bl	40875c <sqrt@plt+0x6dac>
  408730:	str	x0, [sp, #48]
  408734:	ldr	x0, [sp, #40]
  408738:	ldr	x1, [x0, #16]
  40873c:	ldrsw	x0, [sp, #36]
  408740:	lsl	x0, x0, #3
  408744:	add	x0, x1, x0
  408748:	ldr	x1, [sp, #48]
  40874c:	str	x1, [x0]
  408750:	nop
  408754:	ldp	x29, x30, [sp], #80
  408758:	ret
  40875c:	stp	x29, x30, [sp, #-64]!
  408760:	mov	x29, sp
  408764:	str	x19, [sp, #16]
  408768:	str	x0, [sp, #40]
  40876c:	str	x1, [sp, #32]
  408770:	ldr	x0, [sp, #40]
  408774:	ldr	x0, [x0, #8]
  408778:	str	x0, [sp, #56]
  40877c:	ldr	x0, [sp, #56]
  408780:	cmp	x0, #0x0
  408784:	b.eq	4087cc <sqrt@plt+0x6e1c>  // b.none
  408788:	ldr	x0, [sp, #56]
  40878c:	ldr	x0, [x0]
  408790:	bl	40cfb0 <sqrt@plt+0xb600>
  408794:	ldr	x1, [sp, #32]
  408798:	bl	401870 <strcmp@plt>
  40879c:	cmp	w0, #0x0
  4087a0:	cset	w0, eq  // eq = none
  4087a4:	and	w0, w0, #0xff
  4087a8:	cmp	w0, #0x0
  4087ac:	b.eq	4087bc <sqrt@plt+0x6e0c>  // b.none
  4087b0:	ldr	x0, [sp, #56]
  4087b4:	ldr	x0, [x0]
  4087b8:	b	40884c <sqrt@plt+0x6e9c>
  4087bc:	ldr	x0, [sp, #56]
  4087c0:	ldr	x0, [x0, #8]
  4087c4:	str	x0, [sp, #56]
  4087c8:	b	40877c <sqrt@plt+0x6dcc>
  4087cc:	ldr	x0, [sp, #40]
  4087d0:	ldr	x0, [x0]
  4087d4:	add	x0, x0, #0x40
  4087d8:	ldr	x2, [x0]
  4087dc:	ldr	x1, [sp, #32]
  4087e0:	ldr	x0, [sp, #40]
  4087e4:	blr	x2
  4087e8:	str	x0, [sp, #48]
  4087ec:	ldr	x0, [sp, #48]
  4087f0:	cmp	x0, #0x0
  4087f4:	b.ne	40881c <sqrt@plt+0x6e6c>  // b.any
  4087f8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4087fc:	add	x3, x0, #0xa80
  408800:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  408804:	add	x2, x0, #0xa80
  408808:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40880c:	add	x1, x0, #0xa80
  408810:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  408814:	add	x0, x0, #0x710
  408818:	bl	40b1e4 <sqrt@plt+0x9834>
  40881c:	mov	x0, #0x10                  	// #16
  408820:	bl	413d98 <_Znwm@@Base>
  408824:	mov	x19, x0
  408828:	ldr	x0, [sp, #40]
  40882c:	ldr	x0, [x0, #8]
  408830:	mov	x2, x0
  408834:	ldr	x1, [sp, #48]
  408838:	mov	x0, x19
  40883c:	bl	408348 <sqrt@plt+0x6998>
  408840:	ldr	x0, [sp, #40]
  408844:	str	x19, [x0, #8]
  408848:	ldr	x0, [sp, #48]
  40884c:	ldr	x19, [sp, #16]
  408850:	ldp	x29, x30, [sp], #64
  408854:	ret
  408858:	stp	x29, x30, [sp, #-32]!
  40885c:	mov	x29, sp
  408860:	str	x0, [sp, #24]
  408864:	str	x1, [sp, #16]
  408868:	mov	w2, #0x0                   	// #0
  40886c:	mov	x1, #0x0                   	// #0
  408870:	ldr	x0, [sp, #16]
  408874:	bl	40d7d8 <sqrt@plt+0xbe28>
  408878:	ldp	x29, x30, [sp], #32
  40887c:	ret
  408880:	sub	sp, sp, #0x10
  408884:	str	x0, [sp, #8]
  408888:	nop
  40888c:	add	sp, sp, #0x10
  408890:	ret
  408894:	sub	sp, sp, #0x20
  408898:	str	x0, [sp, #24]
  40889c:	str	x1, [sp, #16]
  4088a0:	str	x2, [sp, #8]
  4088a4:	strb	w3, [sp, #7]
  4088a8:	nop
  4088ac:	add	sp, sp, #0x20
  4088b0:	ret
  4088b4:	sub	sp, sp, #0x20
  4088b8:	str	x0, [sp, #24]
  4088bc:	str	x1, [sp, #16]
  4088c0:	str	x2, [sp, #8]
  4088c4:	strb	w3, [sp, #7]
  4088c8:	nop
  4088cc:	add	sp, sp, #0x20
  4088d0:	ret
  4088d4:	sub	sp, sp, #0x20
  4088d8:	str	x0, [sp, #24]
  4088dc:	str	w1, [sp, #20]
  4088e0:	str	x2, [sp, #8]
  4088e4:	str	w3, [sp, #16]
  4088e8:	str	x4, [sp]
  4088ec:	nop
  4088f0:	add	sp, sp, #0x20
  4088f4:	ret
  4088f8:	sub	sp, sp, #0x10
  4088fc:	str	x0, [sp, #8]
  408900:	str	x1, [sp]
  408904:	nop
  408908:	add	sp, sp, #0x10
  40890c:	ret
  408910:	sub	sp, sp, #0x10
  408914:	str	x0, [sp, #8]
  408918:	str	x1, [sp]
  40891c:	nop
  408920:	add	sp, sp, #0x10
  408924:	ret
  408928:	stp	x29, x30, [sp, #-80]!
  40892c:	mov	x29, sp
  408930:	str	x0, [sp, #40]
  408934:	strb	w1, [sp, #39]
  408938:	str	x2, [sp, #24]
  40893c:	str	x3, [sp, #16]
  408940:	ldrb	w0, [sp, #39]
  408944:	strb	w0, [sp, #64]
  408948:	strb	wzr, [sp, #65]
  40894c:	add	x2, sp, #0x30
  408950:	add	x1, sp, #0x3c
  408954:	add	x0, sp, #0x40
  408958:	mov	x4, x2
  40895c:	mov	x3, x1
  408960:	ldr	x2, [sp, #24]
  408964:	mov	x1, x0
  408968:	ldr	x0, [sp, #40]
  40896c:	bl	408a6c <sqrt@plt+0x70bc>
  408970:	str	x0, [sp, #72]
  408974:	ldr	x0, [sp, #40]
  408978:	ldr	x0, [x0]
  40897c:	add	x0, x0, #0x60
  408980:	ldr	x6, [x0]
  408984:	ldr	x0, [sp, #48]
  408988:	ldr	w1, [sp, #60]
  40898c:	mov	x5, #0x0                   	// #0
  408990:	mov	w4, w1
  408994:	ldr	x3, [sp, #24]
  408998:	mov	x2, x0
  40899c:	ldr	x1, [sp, #72]
  4089a0:	ldr	x0, [sp, #40]
  4089a4:	blr	x6
  4089a8:	ldr	x0, [sp, #16]
  4089ac:	cmp	x0, #0x0
  4089b0:	b.eq	4089c0 <sqrt@plt+0x7010>  // b.none
  4089b4:	ldr	w1, [sp, #60]
  4089b8:	ldr	x0, [sp, #16]
  4089bc:	str	w1, [x0]
  4089c0:	nop
  4089c4:	ldp	x29, x30, [sp], #80
  4089c8:	ret
  4089cc:	stp	x29, x30, [sp, #-80]!
  4089d0:	mov	x29, sp
  4089d4:	str	x0, [sp, #40]
  4089d8:	str	x1, [sp, #32]
  4089dc:	str	x2, [sp, #24]
  4089e0:	str	x3, [sp, #16]
  4089e4:	add	x1, sp, #0x40
  4089e8:	add	x0, sp, #0x3c
  4089ec:	mov	x4, x1
  4089f0:	mov	x3, x0
  4089f4:	ldr	x2, [sp, #24]
  4089f8:	ldr	x1, [sp, #32]
  4089fc:	ldr	x0, [sp, #40]
  408a00:	bl	408a6c <sqrt@plt+0x70bc>
  408a04:	str	x0, [sp, #72]
  408a08:	ldr	x0, [sp, #72]
  408a0c:	cmp	x0, #0x0
  408a10:	b.eq	408a60 <sqrt@plt+0x70b0>  // b.none
  408a14:	ldr	x0, [sp, #40]
  408a18:	ldr	x0, [x0]
  408a1c:	add	x0, x0, #0x60
  408a20:	ldr	x6, [x0]
  408a24:	ldr	x0, [sp, #64]
  408a28:	ldr	w1, [sp, #60]
  408a2c:	ldr	x5, [sp, #32]
  408a30:	mov	w4, w1
  408a34:	ldr	x3, [sp, #24]
  408a38:	mov	x2, x0
  408a3c:	ldr	x1, [sp, #72]
  408a40:	ldr	x0, [sp, #40]
  408a44:	blr	x6
  408a48:	ldr	x0, [sp, #16]
  408a4c:	cmp	x0, #0x0
  408a50:	b.eq	408a60 <sqrt@plt+0x70b0>  // b.none
  408a54:	ldr	w1, [sp, #60]
  408a58:	ldr	x0, [sp, #16]
  408a5c:	str	w1, [x0]
  408a60:	nop
  408a64:	ldp	x29, x30, [sp], #80
  408a68:	ret
  408a6c:	stp	x29, x30, [sp, #-176]!
  408a70:	mov	x29, sp
  408a74:	str	x0, [sp, #56]
  408a78:	str	x1, [sp, #48]
  408a7c:	str	x2, [sp, #40]
  408a80:	str	x3, [sp, #32]
  408a84:	str	x4, [sp, #24]
  408a88:	ldr	x0, [sp, #48]
  408a8c:	bl	4139a4 <sqrt@plt+0x11ff4>
  408a90:	str	x0, [sp, #168]
  408a94:	ldr	x0, [sp, #40]
  408a98:	ldr	w0, [x0]
  408a9c:	str	w0, [sp, #164]
  408aa0:	ldr	w0, [sp, #164]
  408aa4:	cmp	w0, #0x0
  408aa8:	b.lt	408ac0 <sqrt@plt+0x7110>  // b.tstop
  408aac:	ldr	x0, [sp, #56]
  408ab0:	ldr	w0, [x0, #24]
  408ab4:	ldr	w1, [sp, #164]
  408ab8:	cmp	w1, w0
  408abc:	b.lt	408af4 <sqrt@plt+0x7144>  // b.tstop
  408ac0:	add	x0, sp, #0x40
  408ac4:	ldr	w1, [sp, #164]
  408ac8:	bl	40aa40 <sqrt@plt+0x9090>
  408acc:	add	x1, sp, #0x40
  408ad0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  408ad4:	add	x3, x0, #0xa80
  408ad8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  408adc:	add	x2, x0, #0xa80
  408ae0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  408ae4:	add	x0, x0, #0x728
  408ae8:	bl	40b16c <sqrt@plt+0x97bc>
  408aec:	mov	x0, #0x0                   	// #0
  408af0:	b	408c70 <sqrt@plt+0x72c0>
  408af4:	ldr	x0, [sp, #56]
  408af8:	ldr	x1, [x0, #16]
  408afc:	ldrsw	x0, [sp, #164]
  408b00:	lsl	x0, x0, #3
  408b04:	add	x0, x1, x0
  408b08:	ldr	x1, [x0]
  408b0c:	ldr	x0, [sp, #24]
  408b10:	str	x1, [x0]
  408b14:	ldr	x0, [sp, #24]
  408b18:	ldr	x0, [x0]
  408b1c:	cmp	x0, #0x0
  408b20:	b.ne	408b58 <sqrt@plt+0x71a8>  // b.any
  408b24:	add	x0, sp, #0x50
  408b28:	ldr	w1, [sp, #164]
  408b2c:	bl	40aa40 <sqrt@plt+0x9090>
  408b30:	add	x1, sp, #0x50
  408b34:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  408b38:	add	x3, x0, #0xa80
  408b3c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  408b40:	add	x2, x0, #0xa80
  408b44:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  408b48:	add	x0, x0, #0x740
  408b4c:	bl	40b16c <sqrt@plt+0x97bc>
  408b50:	mov	x0, #0x0                   	// #0
  408b54:	b	408c70 <sqrt@plt+0x72c0>
  408b58:	ldr	x0, [sp, #24]
  408b5c:	ldr	x0, [x0]
  408b60:	ldr	x1, [sp, #168]
  408b64:	bl	40c038 <sqrt@plt+0xa688>
  408b68:	cmp	w0, #0x0
  408b6c:	cset	w0, eq  // eq = none
  408b70:	and	w0, w0, #0xff
  408b74:	cmp	w0, #0x0
  408b78:	b.eq	408c30 <sqrt@plt+0x7280>  // b.none
  408b7c:	ldr	x0, [sp, #48]
  408b80:	ldrb	w0, [x0]
  408b84:	cmp	w0, #0x0
  408b88:	b.eq	408be8 <sqrt@plt+0x7238>  // b.none
  408b8c:	ldr	x0, [sp, #48]
  408b90:	add	x0, x0, #0x1
  408b94:	ldrb	w0, [x0]
  408b98:	cmp	w0, #0x0
  408b9c:	b.ne	408be8 <sqrt@plt+0x7238>  // b.any
  408ba0:	ldr	x0, [sp, #24]
  408ba4:	ldr	x0, [x0]
  408ba8:	bl	40cfb0 <sqrt@plt+0xb600>
  408bac:	mov	x1, x0
  408bb0:	add	x0, sp, #0x60
  408bb4:	bl	40a9dc <sqrt@plt+0x902c>
  408bb8:	ldr	x0, [sp, #48]
  408bbc:	ldrb	w1, [x0]
  408bc0:	add	x0, sp, #0x70
  408bc4:	bl	40aaa0 <sqrt@plt+0x90f0>
  408bc8:	add	x2, sp, #0x70
  408bcc:	add	x1, sp, #0x60
  408bd0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  408bd4:	add	x3, x0, #0xa80
  408bd8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  408bdc:	add	x0, x0, #0x758
  408be0:	bl	40b16c <sqrt@plt+0x97bc>
  408be4:	b	408c28 <sqrt@plt+0x7278>
  408be8:	ldr	x0, [sp, #24]
  408bec:	ldr	x0, [x0]
  408bf0:	bl	40cfb0 <sqrt@plt+0xb600>
  408bf4:	mov	x1, x0
  408bf8:	add	x0, sp, #0x80
  408bfc:	bl	40a9dc <sqrt@plt+0x902c>
  408c00:	add	x0, sp, #0x90
  408c04:	ldr	x1, [sp, #48]
  408c08:	bl	40a9dc <sqrt@plt+0x902c>
  408c0c:	add	x2, sp, #0x90
  408c10:	add	x1, sp, #0x80
  408c14:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  408c18:	add	x3, x0, #0xa80
  408c1c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  408c20:	add	x0, x0, #0x788
  408c24:	bl	40b16c <sqrt@plt+0x97bc>
  408c28:	mov	x0, #0x0                   	// #0
  408c2c:	b	408c70 <sqrt@plt+0x72c0>
  408c30:	ldr	x0, [sp, #24]
  408c34:	ldr	x3, [x0]
  408c38:	ldr	x0, [sp, #40]
  408c3c:	ldr	w0, [x0, #4]
  408c40:	mov	w2, w0
  408c44:	ldr	x1, [sp, #168]
  408c48:	mov	x0, x3
  408c4c:	bl	40c214 <sqrt@plt+0xa864>
  408c50:	str	w0, [sp, #160]
  408c54:	ldr	x0, [sp, #32]
  408c58:	cmp	x0, #0x0
  408c5c:	b.eq	408c6c <sqrt@plt+0x72bc>  // b.none
  408c60:	ldr	x0, [sp, #32]
  408c64:	ldr	w1, [sp, #160]
  408c68:	str	w1, [x0]
  408c6c:	ldr	x0, [sp, #168]
  408c70:	ldp	x29, x30, [sp], #176
  408c74:	ret
  408c78:	stp	x29, x30, [sp, #-144]!
  408c7c:	mov	x29, sp
  408c80:	str	x0, [sp, #40]
  408c84:	str	w1, [sp, #36]
  408c88:	str	x2, [sp, #24]
  408c8c:	str	x3, [sp, #16]
  408c90:	ldr	w0, [sp, #36]
  408c94:	bl	413980 <sqrt@plt+0x11fd0>
  408c98:	str	x0, [sp, #136]
  408c9c:	ldr	x0, [sp, #24]
  408ca0:	ldr	w0, [x0]
  408ca4:	str	w0, [sp, #132]
  408ca8:	ldr	w0, [sp, #132]
  408cac:	cmp	w0, #0x0
  408cb0:	b.lt	408cc8 <sqrt@plt+0x7318>  // b.tstop
  408cb4:	ldr	x0, [sp, #40]
  408cb8:	ldr	w0, [x0, #24]
  408cbc:	ldr	w1, [sp, #132]
  408cc0:	cmp	w1, w0
  408cc4:	b.lt	408cf8 <sqrt@plt+0x7348>  // b.tstop
  408cc8:	add	x0, sp, #0x30
  408ccc:	ldr	w1, [sp, #132]
  408cd0:	bl	40aa40 <sqrt@plt+0x9090>
  408cd4:	add	x1, sp, #0x30
  408cd8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  408cdc:	add	x3, x0, #0xa80
  408ce0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  408ce4:	add	x2, x0, #0xa80
  408ce8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  408cec:	add	x0, x0, #0x728
  408cf0:	bl	40b16c <sqrt@plt+0x97bc>
  408cf4:	b	408e10 <sqrt@plt+0x7460>
  408cf8:	ldr	x0, [sp, #40]
  408cfc:	ldr	x1, [x0, #16]
  408d00:	ldrsw	x0, [sp, #132]
  408d04:	lsl	x0, x0, #3
  408d08:	add	x0, x1, x0
  408d0c:	ldr	x0, [x0]
  408d10:	str	x0, [sp, #120]
  408d14:	ldr	x0, [sp, #120]
  408d18:	cmp	x0, #0x0
  408d1c:	b.ne	408d50 <sqrt@plt+0x73a0>  // b.any
  408d20:	add	x0, sp, #0x40
  408d24:	ldr	w1, [sp, #132]
  408d28:	bl	40aa40 <sqrt@plt+0x9090>
  408d2c:	add	x1, sp, #0x40
  408d30:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  408d34:	add	x3, x0, #0xa80
  408d38:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  408d3c:	add	x2, x0, #0xa80
  408d40:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  408d44:	add	x0, x0, #0x740
  408d48:	bl	40b16c <sqrt@plt+0x97bc>
  408d4c:	b	408e10 <sqrt@plt+0x7460>
  408d50:	ldr	x1, [sp, #136]
  408d54:	ldr	x0, [sp, #120]
  408d58:	bl	40c038 <sqrt@plt+0xa688>
  408d5c:	cmp	w0, #0x0
  408d60:	cset	w0, eq  // eq = none
  408d64:	and	w0, w0, #0xff
  408d68:	cmp	w0, #0x0
  408d6c:	b.eq	408db0 <sqrt@plt+0x7400>  // b.none
  408d70:	ldr	x0, [sp, #120]
  408d74:	bl	40cfb0 <sqrt@plt+0xb600>
  408d78:	mov	x1, x0
  408d7c:	add	x0, sp, #0x50
  408d80:	bl	40a9dc <sqrt@plt+0x902c>
  408d84:	add	x0, sp, #0x60
  408d88:	ldr	w1, [sp, #36]
  408d8c:	bl	40aa40 <sqrt@plt+0x9090>
  408d90:	add	x2, sp, #0x60
  408d94:	add	x1, sp, #0x50
  408d98:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  408d9c:	add	x3, x0, #0xa80
  408da0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  408da4:	add	x0, x0, #0x7c0
  408da8:	bl	40b16c <sqrt@plt+0x97bc>
  408dac:	b	408e10 <sqrt@plt+0x7460>
  408db0:	ldr	x0, [sp, #24]
  408db4:	ldr	w0, [x0, #4]
  408db8:	mov	w2, w0
  408dbc:	ldr	x1, [sp, #136]
  408dc0:	ldr	x0, [sp, #120]
  408dc4:	bl	40c214 <sqrt@plt+0xa864>
  408dc8:	str	w0, [sp, #116]
  408dcc:	ldr	x0, [sp, #16]
  408dd0:	cmp	x0, #0x0
  408dd4:	b.eq	408de4 <sqrt@plt+0x7434>  // b.none
  408dd8:	ldr	x0, [sp, #16]
  408ddc:	ldr	w1, [sp, #116]
  408de0:	str	w1, [x0]
  408de4:	ldr	x0, [sp, #40]
  408de8:	ldr	x0, [x0]
  408dec:	add	x0, x0, #0x60
  408df0:	ldr	x6, [x0]
  408df4:	mov	x5, #0x0                   	// #0
  408df8:	ldr	w4, [sp, #116]
  408dfc:	ldr	x3, [sp, #24]
  408e00:	ldr	x2, [sp, #120]
  408e04:	ldr	x1, [sp, #136]
  408e08:	ldr	x0, [sp, #40]
  408e0c:	blr	x6
  408e10:	ldp	x29, x30, [sp], #144
  408e14:	ret
  408e18:	sub	sp, sp, #0x10
  408e1c:	str	x0, [sp, #8]
  408e20:	str	w1, [sp, #4]
  408e24:	ldr	w0, [sp, #4]
  408e28:	cmp	w0, #0x0
  408e2c:	b.lt	408e60 <sqrt@plt+0x74b0>  // b.tstop
  408e30:	ldr	x0, [sp, #8]
  408e34:	ldr	w0, [x0, #24]
  408e38:	ldr	w1, [sp, #4]
  408e3c:	cmp	w1, w0
  408e40:	b.ge	408e60 <sqrt@plt+0x74b0>  // b.tcont
  408e44:	ldr	x0, [sp, #8]
  408e48:	ldr	x1, [x0, #16]
  408e4c:	ldrsw	x0, [sp, #4]
  408e50:	lsl	x0, x0, #3
  408e54:	add	x0, x1, x0
  408e58:	ldr	x0, [x0]
  408e5c:	b	408e64 <sqrt@plt+0x74b4>
  408e60:	mov	x0, #0x0                   	// #0
  408e64:	add	sp, sp, #0x10
  408e68:	ret
  408e6c:	stp	x29, x30, [sp, #-32]!
  408e70:	mov	x29, sp
  408e74:	str	w0, [sp, #28]
  408e78:	str	x1, [sp, #16]
  408e7c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  408e80:	add	x0, x0, #0xfa8
  408e84:	ldr	x0, [x0]
  408e88:	cmp	x0, #0x0
  408e8c:	b.eq	408ebc <sqrt@plt+0x750c>  // b.none
  408e90:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408e94:	add	x0, x0, #0xed8
  408e98:	ldr	x3, [x0]
  408e9c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  408ea0:	add	x0, x0, #0xfa8
  408ea4:	ldr	x0, [x0]
  408ea8:	mov	x2, x0
  408eac:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  408eb0:	add	x1, x0, #0x890
  408eb4:	mov	x0, x3
  408eb8:	bl	401670 <fprintf@plt>
  408ebc:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408ec0:	add	x0, x0, #0xed8
  408ec4:	ldr	x4, [x0]
  408ec8:	ldr	x3, [sp, #16]
  408ecc:	ldr	w2, [sp, #28]
  408ed0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  408ed4:	add	x1, x0, #0x898
  408ed8:	mov	x0, x4
  408edc:	bl	401670 <fprintf@plt>
  408ee0:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408ee4:	add	x0, x0, #0xed8
  408ee8:	ldr	x0, [x0]
  408eec:	bl	401800 <fflush@plt>
  408ef0:	bl	4018d0 <abort@plt>
  408ef4:	sub	sp, sp, #0x10
  408ef8:	str	w0, [sp, #12]
  408efc:	str	w1, [sp, #8]
  408f00:	ldr	w1, [sp, #12]
  408f04:	ldr	w0, [sp, #8]
  408f08:	cmp	w1, w0
  408f0c:	b.cs	408f18 <sqrt@plt+0x7568>  // b.hs, b.nlast
  408f10:	ldr	w0, [sp, #12]
  408f14:	b	408f1c <sqrt@plt+0x756c>
  408f18:	ldr	w0, [sp, #8]
  408f1c:	add	sp, sp, #0x10
  408f20:	ret
  408f24:	stp	x29, x30, [sp, #-32]!
  408f28:	mov	x29, sp
  408f2c:	str	x0, [sp, #24]
  408f30:	str	x1, [sp, #16]
  408f34:	ldr	x0, [sp, #24]
  408f38:	add	x0, x0, #0x20
  408f3c:	bl	40a3d4 <sqrt@plt+0x8a24>
  408f40:	ldr	x0, [sp, #24]
  408f44:	ldr	x1, [sp, #16]
  408f48:	ldr	x1, [x1, #32]
  408f4c:	str	x1, [x0, #32]
  408f50:	ldr	x0, [sp, #16]
  408f54:	ldr	w1, [x0]
  408f58:	ldr	x0, [sp, #24]
  408f5c:	str	w1, [x0]
  408f60:	ldr	x0, [sp, #16]
  408f64:	ldr	w1, [x0, #4]
  408f68:	ldr	x0, [sp, #24]
  408f6c:	str	w1, [x0, #4]
  408f70:	ldr	x0, [sp, #16]
  408f74:	ldr	w1, [x0, #8]
  408f78:	ldr	x0, [sp, #24]
  408f7c:	str	w1, [x0, #8]
  408f80:	ldr	x0, [sp, #16]
  408f84:	ldr	w1, [x0, #12]
  408f88:	ldr	x0, [sp, #24]
  408f8c:	str	w1, [x0, #12]
  408f90:	ldr	x0, [sp, #16]
  408f94:	ldr	w1, [x0, #16]
  408f98:	ldr	x0, [sp, #24]
  408f9c:	str	w1, [x0, #16]
  408fa0:	nop
  408fa4:	ldp	x29, x30, [sp], #32
  408fa8:	ret
  408fac:	sub	sp, sp, #0x10
  408fb0:	str	x0, [sp, #8]
  408fb4:	nop
  408fb8:	add	sp, sp, #0x10
  408fbc:	ret
  408fc0:	sub	sp, sp, #0x10
  408fc4:	str	x0, [sp, #8]
  408fc8:	str	x1, [sp]
  408fcc:	ldr	x0, [sp, #8]
  408fd0:	ldr	w1, [x0]
  408fd4:	ldr	x0, [sp]
  408fd8:	ldr	w0, [x0]
  408fdc:	cmp	w1, w0
  408fe0:	b.eq	408fec <sqrt@plt+0x763c>  // b.none
  408fe4:	mov	w0, #0x0                   	// #0
  408fe8:	b	409188 <sqrt@plt+0x77d8>
  408fec:	ldr	x0, [sp, #8]
  408ff0:	ldr	w0, [x0]
  408ff4:	cmp	w0, #0x4
  408ff8:	b.eq	4090f0 <sqrt@plt+0x7740>  // b.none
  408ffc:	cmp	w0, #0x4
  409000:	b.gt	409184 <sqrt@plt+0x77d4>
  409004:	cmp	w0, #0x3
  409008:	b.eq	409038 <sqrt@plt+0x7688>  // b.none
  40900c:	cmp	w0, #0x3
  409010:	b.gt	409184 <sqrt@plt+0x77d4>
  409014:	cmp	w0, #0x2
  409018:	b.eq	409088 <sqrt@plt+0x76d8>  // b.none
  40901c:	cmp	w0, #0x2
  409020:	b.gt	409184 <sqrt@plt+0x77d4>
  409024:	cmp	w0, #0x0
  409028:	b.eq	409160 <sqrt@plt+0x77b0>  // b.none
  40902c:	cmp	w0, #0x1
  409030:	b.eq	409110 <sqrt@plt+0x7760>  // b.none
  409034:	b	409184 <sqrt@plt+0x77d4>
  409038:	ldr	x0, [sp, #8]
  40903c:	ldr	w1, [x0, #4]
  409040:	ldr	x0, [sp]
  409044:	ldr	w0, [x0, #4]
  409048:	cmp	w1, w0
  40904c:	b.ne	409080 <sqrt@plt+0x76d0>  // b.any
  409050:	ldr	x0, [sp, #8]
  409054:	ldr	w1, [x0, #8]
  409058:	ldr	x0, [sp]
  40905c:	ldr	w0, [x0, #8]
  409060:	cmp	w1, w0
  409064:	b.ne	409080 <sqrt@plt+0x76d0>  // b.any
  409068:	ldr	x0, [sp, #8]
  40906c:	ldr	w1, [x0, #12]
  409070:	ldr	x0, [sp]
  409074:	ldr	w0, [x0, #12]
  409078:	cmp	w1, w0
  40907c:	b.eq	409168 <sqrt@plt+0x77b8>  // b.none
  409080:	mov	w0, #0x0                   	// #0
  409084:	b	409188 <sqrt@plt+0x77d8>
  409088:	ldr	x0, [sp, #8]
  40908c:	ldr	w1, [x0, #4]
  409090:	ldr	x0, [sp]
  409094:	ldr	w0, [x0, #4]
  409098:	cmp	w1, w0
  40909c:	b.ne	4090e8 <sqrt@plt+0x7738>  // b.any
  4090a0:	ldr	x0, [sp, #8]
  4090a4:	ldr	w1, [x0, #8]
  4090a8:	ldr	x0, [sp]
  4090ac:	ldr	w0, [x0, #8]
  4090b0:	cmp	w1, w0
  4090b4:	b.ne	4090e8 <sqrt@plt+0x7738>  // b.any
  4090b8:	ldr	x0, [sp, #8]
  4090bc:	ldr	w1, [x0, #12]
  4090c0:	ldr	x0, [sp]
  4090c4:	ldr	w0, [x0, #12]
  4090c8:	cmp	w1, w0
  4090cc:	b.ne	4090e8 <sqrt@plt+0x7738>  // b.any
  4090d0:	ldr	x0, [sp, #8]
  4090d4:	ldr	w1, [x0, #16]
  4090d8:	ldr	x0, [sp]
  4090dc:	ldr	w0, [x0, #16]
  4090e0:	cmp	w1, w0
  4090e4:	b.eq	409170 <sqrt@plt+0x77c0>  // b.none
  4090e8:	mov	w0, #0x0                   	// #0
  4090ec:	b	409188 <sqrt@plt+0x77d8>
  4090f0:	ldr	x0, [sp, #8]
  4090f4:	ldr	w1, [x0, #4]
  4090f8:	ldr	x0, [sp]
  4090fc:	ldr	w0, [x0, #4]
  409100:	cmp	w1, w0
  409104:	b.eq	409178 <sqrt@plt+0x77c8>  // b.none
  409108:	mov	w0, #0x0                   	// #0
  40910c:	b	409188 <sqrt@plt+0x77d8>
  409110:	ldr	x0, [sp, #8]
  409114:	ldr	w1, [x0, #4]
  409118:	ldr	x0, [sp]
  40911c:	ldr	w0, [x0, #4]
  409120:	cmp	w1, w0
  409124:	b.ne	409158 <sqrt@plt+0x77a8>  // b.any
  409128:	ldr	x0, [sp, #8]
  40912c:	ldr	w1, [x0, #8]
  409130:	ldr	x0, [sp]
  409134:	ldr	w0, [x0, #8]
  409138:	cmp	w1, w0
  40913c:	b.ne	409158 <sqrt@plt+0x77a8>  // b.any
  409140:	ldr	x0, [sp, #8]
  409144:	ldr	w1, [x0, #12]
  409148:	ldr	x0, [sp]
  40914c:	ldr	w0, [x0, #12]
  409150:	cmp	w1, w0
  409154:	b.eq	409180 <sqrt@plt+0x77d0>  // b.none
  409158:	mov	w0, #0x0                   	// #0
  40915c:	b	409188 <sqrt@plt+0x77d8>
  409160:	nop
  409164:	b	409184 <sqrt@plt+0x77d4>
  409168:	nop
  40916c:	b	409184 <sqrt@plt+0x77d4>
  409170:	nop
  409174:	b	409184 <sqrt@plt+0x77d4>
  409178:	nop
  40917c:	b	409184 <sqrt@plt+0x77d4>
  409180:	nop
  409184:	mov	w0, #0x1                   	// #1
  409188:	add	sp, sp, #0x10
  40918c:	ret
  409190:	stp	x29, x30, [sp, #-32]!
  409194:	mov	x29, sp
  409198:	str	x0, [sp, #24]
  40919c:	str	x1, [sp, #16]
  4091a0:	ldr	x1, [sp, #16]
  4091a4:	ldr	x0, [sp, #24]
  4091a8:	bl	408fc0 <sqrt@plt+0x7610>
  4091ac:	cmp	w0, #0x0
  4091b0:	cset	w0, eq  // eq = none
  4091b4:	and	w0, w0, #0xff
  4091b8:	ldp	x29, x30, [sp], #32
  4091bc:	ret
  4091c0:	sub	sp, sp, #0x10
  4091c4:	str	x0, [sp, #8]
  4091c8:	str	x1, [sp]
  4091cc:	ldr	x0, [sp, #8]
  4091d0:	ldr	w1, [x0, #4]
  4091d4:	ldr	x0, [sp]
  4091d8:	str	w1, [x0]
  4091dc:	ldr	x0, [sp]
  4091e0:	add	x0, x0, #0x4
  4091e4:	ldr	x1, [sp, #8]
  4091e8:	ldr	w1, [x1, #8]
  4091ec:	str	w1, [x0]
  4091f0:	ldr	x0, [sp]
  4091f4:	add	x0, x0, #0x8
  4091f8:	ldr	x1, [sp, #8]
  4091fc:	ldr	w1, [x1, #12]
  409200:	str	w1, [x0]
  409204:	ldr	x0, [sp]
  409208:	add	x0, x0, #0xc
  40920c:	ldr	x1, [sp, #8]
  409210:	ldr	w1, [x1, #16]
  409214:	str	w1, [x0]
  409218:	ldr	x0, [sp, #8]
  40921c:	ldr	w0, [x0]
  409220:	add	sp, sp, #0x10
  409224:	ret
  409228:	sub	sp, sp, #0x10
  40922c:	str	x0, [sp, #8]
  409230:	ldr	x0, [sp, #8]
  409234:	str	wzr, [x0]
  409238:	nop
  40923c:	add	sp, sp, #0x10
  409240:	ret
  409244:	stp	x29, x30, [sp, #-48]!
  409248:	mov	x29, sp
  40924c:	str	x0, [sp, #40]
  409250:	str	w1, [sp, #36]
  409254:	str	w2, [sp, #32]
  409258:	str	w3, [sp, #28]
  40925c:	ldr	x0, [sp, #40]
  409260:	mov	w1, #0x3                   	// #3
  409264:	str	w1, [x0]
  409268:	ldr	w1, [sp, #36]
  40926c:	mov	w0, #0xffff                	// #65535
  409270:	bl	408ef4 <sqrt@plt+0x7544>
  409274:	mov	w1, w0
  409278:	ldr	x0, [sp, #40]
  40927c:	str	w1, [x0, #4]
  409280:	ldr	w1, [sp, #32]
  409284:	mov	w0, #0xffff                	// #65535
  409288:	bl	408ef4 <sqrt@plt+0x7544>
  40928c:	mov	w1, w0
  409290:	ldr	x0, [sp, #40]
  409294:	str	w1, [x0, #8]
  409298:	ldr	w1, [sp, #28]
  40929c:	mov	w0, #0xffff                	// #65535
  4092a0:	bl	408ef4 <sqrt@plt+0x7544>
  4092a4:	mov	w1, w0
  4092a8:	ldr	x0, [sp, #40]
  4092ac:	str	w1, [x0, #12]
  4092b0:	nop
  4092b4:	ldp	x29, x30, [sp], #48
  4092b8:	ret
  4092bc:	stp	x29, x30, [sp, #-48]!
  4092c0:	mov	x29, sp
  4092c4:	str	x0, [sp, #40]
  4092c8:	str	w1, [sp, #36]
  4092cc:	str	w2, [sp, #32]
  4092d0:	str	w3, [sp, #28]
  4092d4:	ldr	x0, [sp, #40]
  4092d8:	mov	w1, #0x1                   	// #1
  4092dc:	str	w1, [x0]
  4092e0:	ldr	w1, [sp, #36]
  4092e4:	mov	w0, #0xffff                	// #65535
  4092e8:	bl	408ef4 <sqrt@plt+0x7544>
  4092ec:	mov	w1, w0
  4092f0:	ldr	x0, [sp, #40]
  4092f4:	str	w1, [x0, #4]
  4092f8:	ldr	w1, [sp, #32]
  4092fc:	mov	w0, #0xffff                	// #65535
  409300:	bl	408ef4 <sqrt@plt+0x7544>
  409304:	mov	w1, w0
  409308:	ldr	x0, [sp, #40]
  40930c:	str	w1, [x0, #8]
  409310:	ldr	w1, [sp, #28]
  409314:	mov	w0, #0xffff                	// #65535
  409318:	bl	408ef4 <sqrt@plt+0x7544>
  40931c:	mov	w1, w0
  409320:	ldr	x0, [sp, #40]
  409324:	str	w1, [x0, #12]
  409328:	nop
  40932c:	ldp	x29, x30, [sp], #48
  409330:	ret
  409334:	stp	x29, x30, [sp, #-48]!
  409338:	mov	x29, sp
  40933c:	str	x0, [sp, #40]
  409340:	str	w1, [sp, #36]
  409344:	str	w2, [sp, #32]
  409348:	str	w3, [sp, #28]
  40934c:	str	w4, [sp, #24]
  409350:	ldr	x0, [sp, #40]
  409354:	mov	w1, #0x2                   	// #2
  409358:	str	w1, [x0]
  40935c:	ldr	w1, [sp, #36]
  409360:	mov	w0, #0xffff                	// #65535
  409364:	bl	408ef4 <sqrt@plt+0x7544>
  409368:	mov	w1, w0
  40936c:	ldr	x0, [sp, #40]
  409370:	str	w1, [x0, #4]
  409374:	ldr	w1, [sp, #32]
  409378:	mov	w0, #0xffff                	// #65535
  40937c:	bl	408ef4 <sqrt@plt+0x7544>
  409380:	mov	w1, w0
  409384:	ldr	x0, [sp, #40]
  409388:	str	w1, [x0, #8]
  40938c:	ldr	w1, [sp, #28]
  409390:	mov	w0, #0xffff                	// #65535
  409394:	bl	408ef4 <sqrt@plt+0x7544>
  409398:	mov	w1, w0
  40939c:	ldr	x0, [sp, #40]
  4093a0:	str	w1, [x0, #12]
  4093a4:	ldr	w1, [sp, #24]
  4093a8:	mov	w0, #0xffff                	// #65535
  4093ac:	bl	408ef4 <sqrt@plt+0x7544>
  4093b0:	mov	w1, w0
  4093b4:	ldr	x0, [sp, #40]
  4093b8:	str	w1, [x0, #16]
  4093bc:	nop
  4093c0:	ldp	x29, x30, [sp], #48
  4093c4:	ret
  4093c8:	stp	x29, x30, [sp, #-32]!
  4093cc:	mov	x29, sp
  4093d0:	str	x0, [sp, #24]
  4093d4:	str	w1, [sp, #20]
  4093d8:	ldr	x0, [sp, #24]
  4093dc:	mov	w1, #0x4                   	// #4
  4093e0:	str	w1, [x0]
  4093e4:	ldr	w1, [sp, #20]
  4093e8:	mov	w0, #0xffff                	// #65535
  4093ec:	bl	408ef4 <sqrt@plt+0x7544>
  4093f0:	mov	w1, w0
  4093f4:	ldr	x0, [sp, #24]
  4093f8:	str	w1, [x0, #4]
  4093fc:	nop
  409400:	ldp	x29, x30, [sp], #32
  409404:	ret
  409408:	stp	x29, x30, [sp, #-64]!
  40940c:	mov	x29, sp
  409410:	str	x0, [sp, #40]
  409414:	str	x1, [sp, #32]
  409418:	str	x2, [sp, #24]
  40941c:	str	xzr, [sp, #56]
  409420:	str	wzr, [sp, #52]
  409424:	ldr	x1, [sp, #56]
  409428:	ldr	x0, [sp, #24]
  40942c:	cmp	x1, x0
  409430:	b.cs	409464 <sqrt@plt+0x7ab4>  // b.hs, b.nlast
  409434:	ldr	x1, [sp, #32]
  409438:	ldr	x0, [sp, #56]
  40943c:	add	x0, x1, x0
  409440:	ldrb	w0, [x0]
  409444:	mov	w1, w0
  409448:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40944c:	add	x0, x0, #0x370
  409450:	bl	40a3f0 <sqrt@plt+0x8a40>
  409454:	cmp	w0, #0x0
  409458:	b.eq	409464 <sqrt@plt+0x7ab4>  // b.none
  40945c:	mov	w0, #0x1                   	// #1
  409460:	b	409468 <sqrt@plt+0x7ab8>
  409464:	mov	w0, #0x0                   	// #0
  409468:	cmp	w0, #0x0
  40946c:	b.eq	40955c <sqrt@plt+0x7bac>  // b.none
  409470:	ldr	x1, [sp, #32]
  409474:	ldr	x0, [sp, #56]
  409478:	add	x0, x1, x0
  40947c:	ldrb	w0, [x0]
  409480:	mov	w1, w0
  409484:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  409488:	add	x0, x0, #0x270
  40948c:	bl	40a3f0 <sqrt@plt+0x8a40>
  409490:	cmp	w0, #0x0
  409494:	cset	w0, ne  // ne = any
  409498:	and	w0, w0, #0xff
  40949c:	cmp	w0, #0x0
  4094a0:	b.eq	4094cc <sqrt@plt+0x7b1c>  // b.none
  4094a4:	ldr	w0, [sp, #52]
  4094a8:	lsl	w0, w0, #4
  4094ac:	ldr	x2, [sp, #32]
  4094b0:	ldr	x1, [sp, #56]
  4094b4:	add	x1, x2, x1
  4094b8:	ldrb	w1, [x1]
  4094bc:	add	w0, w0, w1
  4094c0:	sub	w0, w0, #0x30
  4094c4:	str	w0, [sp, #52]
  4094c8:	b	40954c <sqrt@plt+0x7b9c>
  4094cc:	ldr	x1, [sp, #32]
  4094d0:	ldr	x0, [sp, #56]
  4094d4:	add	x0, x1, x0
  4094d8:	ldrb	w0, [x0]
  4094dc:	mov	w1, w0
  4094e0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4094e4:	add	x0, x0, #0x70
  4094e8:	bl	40a3f0 <sqrt@plt+0x8a40>
  4094ec:	cmp	w0, #0x0
  4094f0:	cset	w0, ne  // ne = any
  4094f4:	and	w0, w0, #0xff
  4094f8:	cmp	w0, #0x0
  4094fc:	b.eq	409528 <sqrt@plt+0x7b78>  // b.none
  409500:	ldr	w0, [sp, #52]
  409504:	lsl	w0, w0, #4
  409508:	ldr	x2, [sp, #32]
  40950c:	ldr	x1, [sp, #56]
  409510:	add	x1, x2, x1
  409514:	ldrb	w1, [x1]
  409518:	add	w0, w0, w1
  40951c:	sub	w0, w0, #0x37
  409520:	str	w0, [sp, #52]
  409524:	b	40954c <sqrt@plt+0x7b9c>
  409528:	ldr	w0, [sp, #52]
  40952c:	lsl	w0, w0, #4
  409530:	ldr	x2, [sp, #32]
  409534:	ldr	x1, [sp, #56]
  409538:	add	x1, x2, x1
  40953c:	ldrb	w1, [x1]
  409540:	add	w0, w0, w1
  409544:	sub	w0, w0, #0x57
  409548:	str	w0, [sp, #52]
  40954c:	ldr	x0, [sp, #56]
  409550:	add	x0, x0, #0x1
  409554:	str	x0, [sp, #56]
  409558:	b	409424 <sqrt@plt+0x7a74>
  40955c:	ldr	x1, [sp, #56]
  409560:	ldr	x0, [sp, #24]
  409564:	cmp	x1, x0
  409568:	b.eq	409574 <sqrt@plt+0x7bc4>  // b.none
  40956c:	mov	w0, #0x0                   	// #0
  409570:	b	409584 <sqrt@plt+0x7bd4>
  409574:	ldr	x0, [sp, #40]
  409578:	ldr	w1, [sp, #52]
  40957c:	str	w1, [x0]
  409580:	mov	w0, #0x1                   	// #1
  409584:	ldp	x29, x30, [sp], #64
  409588:	ret
  40958c:	stp	x29, x30, [sp, #-80]!
  409590:	mov	x29, sp
  409594:	str	x0, [sp, #40]
  409598:	str	w1, [sp, #36]
  40959c:	str	x2, [sp, #24]
  4095a0:	str	x3, [sp, #16]
  4095a4:	mov	x0, #0x2                   	// #2
  4095a8:	str	x0, [sp, #72]
  4095ac:	ldr	x0, [sp, #40]
  4095b0:	ldr	w1, [sp, #36]
  4095b4:	str	w1, [x0]
  4095b8:	ldr	x0, [sp, #24]
  4095bc:	str	x0, [sp, #64]
  4095c0:	ldr	x0, [sp, #64]
  4095c4:	add	x0, x0, #0x1
  4095c8:	str	x0, [sp, #64]
  4095cc:	ldr	x0, [sp, #64]
  4095d0:	ldrb	w0, [x0]
  4095d4:	cmp	w0, #0x23
  4095d8:	b.ne	4095f0 <sqrt@plt+0x7c40>  // b.any
  4095dc:	mov	x0, #0x4                   	// #4
  4095e0:	str	x0, [sp, #72]
  4095e4:	ldr	x0, [sp, #64]
  4095e8:	add	x0, x0, #0x1
  4095ec:	str	x0, [sp, #64]
  4095f0:	str	xzr, [sp, #56]
  4095f4:	ldr	x1, [sp, #56]
  4095f8:	ldr	x0, [sp, #16]
  4095fc:	cmp	x1, x0
  409600:	b.cs	4096a0 <sqrt@plt+0x7cf0>  // b.hs, b.nlast
  409604:	ldr	x0, [sp, #56]
  409608:	lsl	x0, x0, #2
  40960c:	ldr	x1, [sp, #40]
  409610:	add	x0, x1, x0
  409614:	add	x0, x0, #0x4
  409618:	ldr	x2, [sp, #72]
  40961c:	ldr	x1, [sp, #64]
  409620:	bl	409408 <sqrt@plt+0x7a58>
  409624:	cmp	w0, #0x0
  409628:	cset	w0, eq  // eq = none
  40962c:	and	w0, w0, #0xff
  409630:	cmp	w0, #0x0
  409634:	b.eq	409640 <sqrt@plt+0x7c90>  // b.none
  409638:	mov	w0, #0x0                   	// #0
  40963c:	b	4096a4 <sqrt@plt+0x7cf4>
  409640:	ldr	x0, [sp, #72]
  409644:	cmp	x0, #0x2
  409648:	b.ne	409680 <sqrt@plt+0x7cd0>  // b.any
  40964c:	ldr	x1, [sp, #40]
  409650:	ldr	x0, [sp, #56]
  409654:	lsl	x0, x0, #2
  409658:	add	x0, x1, x0
  40965c:	ldr	w1, [x0, #4]
  409660:	mov	w0, w1
  409664:	lsl	w0, w0, #8
  409668:	add	w1, w0, w1
  40966c:	ldr	x2, [sp, #40]
  409670:	ldr	x0, [sp, #56]
  409674:	lsl	x0, x0, #2
  409678:	add	x0, x2, x0
  40967c:	str	w1, [x0, #4]
  409680:	ldr	x1, [sp, #64]
  409684:	ldr	x0, [sp, #72]
  409688:	add	x0, x1, x0
  40968c:	str	x0, [sp, #64]
  409690:	ldr	x0, [sp, #56]
  409694:	add	x0, x0, #0x1
  409698:	str	x0, [sp, #56]
  40969c:	b	4095f4 <sqrt@plt+0x7c44>
  4096a0:	mov	w0, #0x1                   	// #1
  4096a4:	ldp	x29, x30, [sp], #80
  4096a8:	ret
  4096ac:	stp	x29, x30, [sp, #-32]!
  4096b0:	mov	x29, sp
  4096b4:	str	x0, [sp, #24]
  4096b8:	str	x1, [sp, #16]
  4096bc:	mov	x3, #0x3                   	// #3
  4096c0:	ldr	x2, [sp, #16]
  4096c4:	mov	w1, #0x3                   	// #3
  4096c8:	ldr	x0, [sp, #24]
  4096cc:	bl	40958c <sqrt@plt+0x7bdc>
  4096d0:	ldp	x29, x30, [sp], #32
  4096d4:	ret
  4096d8:	stp	x29, x30, [sp, #-32]!
  4096dc:	mov	x29, sp
  4096e0:	str	x0, [sp, #24]
  4096e4:	str	x1, [sp, #16]
  4096e8:	mov	x3, #0x3                   	// #3
  4096ec:	ldr	x2, [sp, #16]
  4096f0:	mov	w1, #0x1                   	// #1
  4096f4:	ldr	x0, [sp, #24]
  4096f8:	bl	40958c <sqrt@plt+0x7bdc>
  4096fc:	ldp	x29, x30, [sp], #32
  409700:	ret
  409704:	stp	x29, x30, [sp, #-32]!
  409708:	mov	x29, sp
  40970c:	str	x0, [sp, #24]
  409710:	str	x1, [sp, #16]
  409714:	mov	x3, #0x4                   	// #4
  409718:	ldr	x2, [sp, #16]
  40971c:	mov	w1, #0x2                   	// #2
  409720:	ldr	x0, [sp, #24]
  409724:	bl	40958c <sqrt@plt+0x7bdc>
  409728:	ldp	x29, x30, [sp], #32
  40972c:	ret
  409730:	stp	x29, x30, [sp, #-32]!
  409734:	mov	x29, sp
  409738:	str	x0, [sp, #24]
  40973c:	str	x1, [sp, #16]
  409740:	mov	x3, #0x1                   	// #1
  409744:	ldr	x2, [sp, #16]
  409748:	mov	w1, #0x4                   	// #4
  40974c:	ldr	x0, [sp, #24]
  409750:	bl	40958c <sqrt@plt+0x7bdc>
  409754:	ldp	x29, x30, [sp], #32
  409758:	ret
  40975c:	stp	x29, x30, [sp, #-48]!
  409760:	mov	x29, sp
  409764:	str	x0, [sp, #40]
  409768:	str	x1, [sp, #32]
  40976c:	str	x2, [sp, #24]
  409770:	str	x3, [sp, #16]
  409774:	ldr	x0, [sp, #40]
  409778:	ldr	w0, [x0]
  40977c:	cmp	w0, #0x4
  409780:	b.eq	409948 <sqrt@plt+0x7f98>  // b.none
  409784:	cmp	w0, #0x4
  409788:	b.gt	40997c <sqrt@plt+0x7fcc>
  40978c:	cmp	w0, #0x3
  409790:	b.eq	4097b0 <sqrt@plt+0x7e00>  // b.none
  409794:	cmp	w0, #0x3
  409798:	b.gt	40997c <sqrt@plt+0x7fcc>
  40979c:	cmp	w0, #0x1
  4097a0:	b.eq	4097e4 <sqrt@plt+0x7e34>  // b.none
  4097a4:	cmp	w0, #0x2
  4097a8:	b.eq	409830 <sqrt@plt+0x7e80>  // b.none
  4097ac:	b	40997c <sqrt@plt+0x7fcc>
  4097b0:	ldr	x0, [sp, #40]
  4097b4:	ldr	w1, [x0, #4]
  4097b8:	ldr	x0, [sp, #32]
  4097bc:	str	w1, [x0]
  4097c0:	ldr	x0, [sp, #40]
  4097c4:	ldr	w1, [x0, #8]
  4097c8:	ldr	x0, [sp, #24]
  4097cc:	str	w1, [x0]
  4097d0:	ldr	x0, [sp, #40]
  4097d4:	ldr	w1, [x0, #12]
  4097d8:	ldr	x0, [sp, #16]
  4097dc:	str	w1, [x0]
  4097e0:	b	409994 <sqrt@plt+0x7fe4>
  4097e4:	ldr	x0, [sp, #40]
  4097e8:	ldr	w0, [x0, #4]
  4097ec:	mov	w1, #0xffff                	// #65535
  4097f0:	sub	w1, w1, w0
  4097f4:	ldr	x0, [sp, #32]
  4097f8:	str	w1, [x0]
  4097fc:	ldr	x0, [sp, #40]
  409800:	ldr	w0, [x0, #8]
  409804:	mov	w1, #0xffff                	// #65535
  409808:	sub	w1, w1, w0
  40980c:	ldr	x0, [sp, #24]
  409810:	str	w1, [x0]
  409814:	ldr	x0, [sp, #40]
  409818:	ldr	w0, [x0, #12]
  40981c:	mov	w1, #0xffff                	// #65535
  409820:	sub	w1, w1, w0
  409824:	ldr	x0, [sp, #16]
  409828:	str	w1, [x0]
  40982c:	b	409994 <sqrt@plt+0x7fe4>
  409830:	ldr	x0, [sp, #40]
  409834:	ldr	w1, [x0, #4]
  409838:	ldr	x0, [sp, #40]
  40983c:	ldr	w0, [x0, #16]
  409840:	mov	w2, #0xffff                	// #65535
  409844:	sub	w0, w2, w0
  409848:	mul	w1, w1, w0
  40984c:	mov	w0, #0x8001                	// #32769
  409850:	movk	w0, #0x8000, lsl #16
  409854:	umull	x0, w1, w0
  409858:	lsr	x0, x0, #32
  40985c:	lsr	w1, w0, #15
  409860:	ldr	x0, [sp, #40]
  409864:	ldr	w0, [x0, #16]
  409868:	add	w0, w1, w0
  40986c:	mov	w1, w0
  409870:	mov	w0, #0xffff                	// #65535
  409874:	bl	408ef4 <sqrt@plt+0x7544>
  409878:	mov	w1, w0
  40987c:	mov	w0, #0xffff                	// #65535
  409880:	sub	w1, w0, w1
  409884:	ldr	x0, [sp, #32]
  409888:	str	w1, [x0]
  40988c:	ldr	x0, [sp, #40]
  409890:	ldr	w1, [x0, #8]
  409894:	ldr	x0, [sp, #40]
  409898:	ldr	w0, [x0, #16]
  40989c:	mov	w2, #0xffff                	// #65535
  4098a0:	sub	w0, w2, w0
  4098a4:	mul	w1, w1, w0
  4098a8:	mov	w0, #0x8001                	// #32769
  4098ac:	movk	w0, #0x8000, lsl #16
  4098b0:	umull	x0, w1, w0
  4098b4:	lsr	x0, x0, #32
  4098b8:	lsr	w1, w0, #15
  4098bc:	ldr	x0, [sp, #40]
  4098c0:	ldr	w0, [x0, #16]
  4098c4:	add	w0, w1, w0
  4098c8:	mov	w1, w0
  4098cc:	mov	w0, #0xffff                	// #65535
  4098d0:	bl	408ef4 <sqrt@plt+0x7544>
  4098d4:	mov	w1, w0
  4098d8:	mov	w0, #0xffff                	// #65535
  4098dc:	sub	w1, w0, w1
  4098e0:	ldr	x0, [sp, #24]
  4098e4:	str	w1, [x0]
  4098e8:	ldr	x0, [sp, #40]
  4098ec:	ldr	w1, [x0, #12]
  4098f0:	ldr	x0, [sp, #40]
  4098f4:	ldr	w0, [x0, #16]
  4098f8:	mov	w2, #0xffff                	// #65535
  4098fc:	sub	w0, w2, w0
  409900:	mul	w1, w1, w0
  409904:	mov	w0, #0x8001                	// #32769
  409908:	movk	w0, #0x8000, lsl #16
  40990c:	umull	x0, w1, w0
  409910:	lsr	x0, x0, #32
  409914:	lsr	w1, w0, #15
  409918:	ldr	x0, [sp, #40]
  40991c:	ldr	w0, [x0, #16]
  409920:	add	w0, w1, w0
  409924:	mov	w1, w0
  409928:	mov	w0, #0xffff                	// #65535
  40992c:	bl	408ef4 <sqrt@plt+0x7544>
  409930:	mov	w1, w0
  409934:	mov	w0, #0xffff                	// #65535
  409938:	sub	w1, w0, w1
  40993c:	ldr	x0, [sp, #16]
  409940:	str	w1, [x0]
  409944:	b	409994 <sqrt@plt+0x7fe4>
  409948:	ldr	x0, [sp, #40]
  40994c:	ldr	w1, [x0, #4]
  409950:	ldr	x0, [sp, #16]
  409954:	str	w1, [x0]
  409958:	ldr	x0, [sp, #16]
  40995c:	ldr	w1, [x0]
  409960:	ldr	x0, [sp, #24]
  409964:	str	w1, [x0]
  409968:	ldr	x0, [sp, #24]
  40996c:	ldr	w1, [x0]
  409970:	ldr	x0, [sp, #32]
  409974:	str	w1, [x0]
  409978:	b	409994 <sqrt@plt+0x7fe4>
  40997c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  409980:	add	x2, x0, #0x8d0
  409984:	mov	w1, #0x100                 	// #256
  409988:	mov	w0, #0x0                   	// #0
  40998c:	bl	404d20 <sqrt@plt+0x3370>
  409990:	nop
  409994:	nop
  409998:	ldp	x29, x30, [sp], #48
  40999c:	ret
  4099a0:	stp	x29, x30, [sp, #-48]!
  4099a4:	mov	x29, sp
  4099a8:	str	x0, [sp, #40]
  4099ac:	str	x1, [sp, #32]
  4099b0:	str	x2, [sp, #24]
  4099b4:	str	x3, [sp, #16]
  4099b8:	ldr	x0, [sp, #40]
  4099bc:	ldr	w0, [x0]
  4099c0:	cmp	w0, #0x4
  4099c4:	b.eq	409b74 <sqrt@plt+0x81c4>  // b.none
  4099c8:	cmp	w0, #0x4
  4099cc:	b.gt	409bb0 <sqrt@plt+0x8200>
  4099d0:	cmp	w0, #0x3
  4099d4:	b.eq	4099f4 <sqrt@plt+0x8044>  // b.none
  4099d8:	cmp	w0, #0x3
  4099dc:	b.gt	409bb0 <sqrt@plt+0x8200>
  4099e0:	cmp	w0, #0x1
  4099e4:	b.eq	409a40 <sqrt@plt+0x8090>  // b.none
  4099e8:	cmp	w0, #0x2
  4099ec:	b.eq	409a74 <sqrt@plt+0x80c4>  // b.none
  4099f0:	b	409bb0 <sqrt@plt+0x8200>
  4099f4:	ldr	x0, [sp, #40]
  4099f8:	ldr	w0, [x0, #4]
  4099fc:	mov	w1, #0xffff                	// #65535
  409a00:	sub	w1, w1, w0
  409a04:	ldr	x0, [sp, #32]
  409a08:	str	w1, [x0]
  409a0c:	ldr	x0, [sp, #40]
  409a10:	ldr	w0, [x0, #8]
  409a14:	mov	w1, #0xffff                	// #65535
  409a18:	sub	w1, w1, w0
  409a1c:	ldr	x0, [sp, #24]
  409a20:	str	w1, [x0]
  409a24:	ldr	x0, [sp, #40]
  409a28:	ldr	w0, [x0, #12]
  409a2c:	mov	w1, #0xffff                	// #65535
  409a30:	sub	w1, w1, w0
  409a34:	ldr	x0, [sp, #16]
  409a38:	str	w1, [x0]
  409a3c:	b	409bc8 <sqrt@plt+0x8218>
  409a40:	ldr	x0, [sp, #40]
  409a44:	ldr	w1, [x0, #4]
  409a48:	ldr	x0, [sp, #32]
  409a4c:	str	w1, [x0]
  409a50:	ldr	x0, [sp, #40]
  409a54:	ldr	w1, [x0, #8]
  409a58:	ldr	x0, [sp, #24]
  409a5c:	str	w1, [x0]
  409a60:	ldr	x0, [sp, #40]
  409a64:	ldr	w1, [x0, #12]
  409a68:	ldr	x0, [sp, #16]
  409a6c:	str	w1, [x0]
  409a70:	b	409bc8 <sqrt@plt+0x8218>
  409a74:	ldr	x0, [sp, #40]
  409a78:	ldr	w1, [x0, #4]
  409a7c:	ldr	x0, [sp, #40]
  409a80:	ldr	w0, [x0, #16]
  409a84:	mov	w2, #0xffff                	// #65535
  409a88:	sub	w0, w2, w0
  409a8c:	mul	w1, w1, w0
  409a90:	mov	w0, #0x8001                	// #32769
  409a94:	movk	w0, #0x8000, lsl #16
  409a98:	umull	x0, w1, w0
  409a9c:	lsr	x0, x0, #32
  409aa0:	lsr	w1, w0, #15
  409aa4:	ldr	x0, [sp, #40]
  409aa8:	ldr	w0, [x0, #16]
  409aac:	add	w0, w1, w0
  409ab0:	mov	w1, w0
  409ab4:	mov	w0, #0xffff                	// #65535
  409ab8:	bl	408ef4 <sqrt@plt+0x7544>
  409abc:	mov	w1, w0
  409ac0:	ldr	x0, [sp, #32]
  409ac4:	str	w1, [x0]
  409ac8:	ldr	x0, [sp, #40]
  409acc:	ldr	w1, [x0, #8]
  409ad0:	ldr	x0, [sp, #40]
  409ad4:	ldr	w0, [x0, #16]
  409ad8:	mov	w2, #0xffff                	// #65535
  409adc:	sub	w0, w2, w0
  409ae0:	mul	w1, w1, w0
  409ae4:	mov	w0, #0x8001                	// #32769
  409ae8:	movk	w0, #0x8000, lsl #16
  409aec:	umull	x0, w1, w0
  409af0:	lsr	x0, x0, #32
  409af4:	lsr	w1, w0, #15
  409af8:	ldr	x0, [sp, #40]
  409afc:	ldr	w0, [x0, #16]
  409b00:	add	w0, w1, w0
  409b04:	mov	w1, w0
  409b08:	mov	w0, #0xffff                	// #65535
  409b0c:	bl	408ef4 <sqrt@plt+0x7544>
  409b10:	mov	w1, w0
  409b14:	ldr	x0, [sp, #24]
  409b18:	str	w1, [x0]
  409b1c:	ldr	x0, [sp, #40]
  409b20:	ldr	w1, [x0, #12]
  409b24:	ldr	x0, [sp, #40]
  409b28:	ldr	w0, [x0, #16]
  409b2c:	mov	w2, #0xffff                	// #65535
  409b30:	sub	w0, w2, w0
  409b34:	mul	w1, w1, w0
  409b38:	mov	w0, #0x8001                	// #32769
  409b3c:	movk	w0, #0x8000, lsl #16
  409b40:	umull	x0, w1, w0
  409b44:	lsr	x0, x0, #32
  409b48:	lsr	w1, w0, #15
  409b4c:	ldr	x0, [sp, #40]
  409b50:	ldr	w0, [x0, #16]
  409b54:	add	w0, w1, w0
  409b58:	mov	w1, w0
  409b5c:	mov	w0, #0xffff                	// #65535
  409b60:	bl	408ef4 <sqrt@plt+0x7544>
  409b64:	mov	w1, w0
  409b68:	ldr	x0, [sp, #16]
  409b6c:	str	w1, [x0]
  409b70:	b	409bc8 <sqrt@plt+0x8218>
  409b74:	ldr	x0, [sp, #40]
  409b78:	ldr	w0, [x0, #4]
  409b7c:	mov	w1, #0xffff                	// #65535
  409b80:	sub	w1, w1, w0
  409b84:	ldr	x0, [sp, #16]
  409b88:	str	w1, [x0]
  409b8c:	ldr	x0, [sp, #16]
  409b90:	ldr	w1, [x0]
  409b94:	ldr	x0, [sp, #24]
  409b98:	str	w1, [x0]
  409b9c:	ldr	x0, [sp, #24]
  409ba0:	ldr	w1, [x0]
  409ba4:	ldr	x0, [sp, #32]
  409ba8:	str	w1, [x0]
  409bac:	b	409bc8 <sqrt@plt+0x8218>
  409bb0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  409bb4:	add	x2, x0, #0x8d0
  409bb8:	mov	w1, #0x11f                 	// #287
  409bbc:	mov	w0, #0x0                   	// #0
  409bc0:	bl	404d20 <sqrt@plt+0x3370>
  409bc4:	nop
  409bc8:	nop
  409bcc:	ldp	x29, x30, [sp], #48
  409bd0:	ret
  409bd4:	stp	x29, x30, [sp, #-80]!
  409bd8:	mov	x29, sp
  409bdc:	str	x19, [sp, #16]
  409be0:	str	x0, [sp, #72]
  409be4:	str	x1, [sp, #64]
  409be8:	str	x2, [sp, #56]
  409bec:	str	x3, [sp, #48]
  409bf0:	str	x4, [sp, #40]
  409bf4:	ldr	x0, [sp, #72]
  409bf8:	ldr	w0, [x0]
  409bfc:	cmp	w0, #0x4
  409c00:	b.eq	409f04 <sqrt@plt+0x8554>  // b.none
  409c04:	cmp	w0, #0x4
  409c08:	b.gt	409f48 <sqrt@plt+0x8598>
  409c0c:	cmp	w0, #0x3
  409c10:	b.eq	409c30 <sqrt@plt+0x8280>  // b.none
  409c14:	cmp	w0, #0x3
  409c18:	b.gt	409f48 <sqrt@plt+0x8598>
  409c1c:	cmp	w0, #0x1
  409c20:	b.eq	409d90 <sqrt@plt+0x83e0>  // b.none
  409c24:	cmp	w0, #0x2
  409c28:	b.eq	409ec0 <sqrt@plt+0x8510>  // b.none
  409c2c:	b	409f48 <sqrt@plt+0x8598>
  409c30:	ldr	x0, [sp, #72]
  409c34:	ldr	w0, [x0, #4]
  409c38:	mov	w1, #0xffff                	// #65535
  409c3c:	sub	w19, w1, w0
  409c40:	ldr	x0, [sp, #72]
  409c44:	ldr	w0, [x0, #8]
  409c48:	mov	w1, #0xffff                	// #65535
  409c4c:	sub	w2, w1, w0
  409c50:	ldr	x0, [sp, #72]
  409c54:	ldr	w0, [x0, #12]
  409c58:	mov	w1, #0xffff                	// #65535
  409c5c:	sub	w0, w1, w0
  409c60:	mov	w1, w0
  409c64:	mov	w0, w2
  409c68:	bl	408ef4 <sqrt@plt+0x7544>
  409c6c:	mov	w1, w0
  409c70:	mov	w0, w19
  409c74:	bl	408ef4 <sqrt@plt+0x7544>
  409c78:	mov	w1, w0
  409c7c:	ldr	x0, [sp, #40]
  409c80:	str	w1, [x0]
  409c84:	ldr	x0, [sp, #40]
  409c88:	ldr	w1, [x0]
  409c8c:	mov	w0, #0xffff                	// #65535
  409c90:	cmp	w1, w0
  409c94:	b.ne	409cc0 <sqrt@plt+0x8310>  // b.any
  409c98:	ldr	x0, [sp, #64]
  409c9c:	mov	w1, #0xffff                	// #65535
  409ca0:	str	w1, [x0]
  409ca4:	ldr	x0, [sp, #56]
  409ca8:	mov	w1, #0xffff                	// #65535
  409cac:	str	w1, [x0]
  409cb0:	ldr	x0, [sp, #48]
  409cb4:	mov	w1, #0xffff                	// #65535
  409cb8:	str	w1, [x0]
  409cbc:	b	409f60 <sqrt@plt+0x85b0>
  409cc0:	ldr	x0, [sp, #72]
  409cc4:	ldr	w1, [x0, #4]
  409cc8:	ldr	x0, [sp, #40]
  409ccc:	ldr	w0, [x0]
  409cd0:	add	w0, w1, w0
  409cd4:	mov	w1, w0
  409cd8:	lsl	w0, w0, #16
  409cdc:	sub	w1, w1, w0
  409ce0:	mov	w0, #0xfffe0001            	// #-131071
  409ce4:	add	w1, w1, w0
  409ce8:	ldr	x0, [sp, #40]
  409cec:	ldr	w0, [x0]
  409cf0:	mov	w2, #0xffff                	// #65535
  409cf4:	sub	w0, w2, w0
  409cf8:	udiv	w1, w1, w0
  409cfc:	ldr	x0, [sp, #64]
  409d00:	str	w1, [x0]
  409d04:	ldr	x0, [sp, #72]
  409d08:	ldr	w1, [x0, #8]
  409d0c:	ldr	x0, [sp, #40]
  409d10:	ldr	w0, [x0]
  409d14:	add	w0, w1, w0
  409d18:	mov	w1, w0
  409d1c:	lsl	w0, w0, #16
  409d20:	sub	w1, w1, w0
  409d24:	mov	w0, #0xfffe0001            	// #-131071
  409d28:	add	w1, w1, w0
  409d2c:	ldr	x0, [sp, #40]
  409d30:	ldr	w0, [x0]
  409d34:	mov	w2, #0xffff                	// #65535
  409d38:	sub	w0, w2, w0
  409d3c:	udiv	w1, w1, w0
  409d40:	ldr	x0, [sp, #56]
  409d44:	str	w1, [x0]
  409d48:	ldr	x0, [sp, #72]
  409d4c:	ldr	w1, [x0, #12]
  409d50:	ldr	x0, [sp, #40]
  409d54:	ldr	w0, [x0]
  409d58:	add	w0, w1, w0
  409d5c:	mov	w1, w0
  409d60:	lsl	w0, w0, #16
  409d64:	sub	w1, w1, w0
  409d68:	mov	w0, #0xfffe0001            	// #-131071
  409d6c:	add	w1, w1, w0
  409d70:	ldr	x0, [sp, #40]
  409d74:	ldr	w0, [x0]
  409d78:	mov	w2, #0xffff                	// #65535
  409d7c:	sub	w0, w2, w0
  409d80:	udiv	w1, w1, w0
  409d84:	ldr	x0, [sp, #48]
  409d88:	str	w1, [x0]
  409d8c:	b	409f60 <sqrt@plt+0x85b0>
  409d90:	ldr	x0, [sp, #72]
  409d94:	ldr	w19, [x0, #4]
  409d98:	ldr	x0, [sp, #72]
  409d9c:	ldr	w2, [x0, #8]
  409da0:	ldr	x0, [sp, #72]
  409da4:	ldr	w0, [x0, #12]
  409da8:	mov	w1, w0
  409dac:	mov	w0, w2
  409db0:	bl	408ef4 <sqrt@plt+0x7544>
  409db4:	mov	w1, w0
  409db8:	mov	w0, w19
  409dbc:	bl	408ef4 <sqrt@plt+0x7544>
  409dc0:	mov	w1, w0
  409dc4:	ldr	x0, [sp, #40]
  409dc8:	str	w1, [x0]
  409dcc:	ldr	x0, [sp, #40]
  409dd0:	ldr	w1, [x0]
  409dd4:	mov	w0, #0xffff                	// #65535
  409dd8:	cmp	w1, w0
  409ddc:	b.ne	409e08 <sqrt@plt+0x8458>  // b.any
  409de0:	ldr	x0, [sp, #64]
  409de4:	mov	w1, #0xffff                	// #65535
  409de8:	str	w1, [x0]
  409dec:	ldr	x0, [sp, #56]
  409df0:	mov	w1, #0xffff                	// #65535
  409df4:	str	w1, [x0]
  409df8:	ldr	x0, [sp, #48]
  409dfc:	mov	w1, #0xffff                	// #65535
  409e00:	str	w1, [x0]
  409e04:	b	409f60 <sqrt@plt+0x85b0>
  409e08:	ldr	x0, [sp, #72]
  409e0c:	ldr	w1, [x0, #4]
  409e10:	ldr	x0, [sp, #40]
  409e14:	ldr	w0, [x0]
  409e18:	sub	w1, w1, w0
  409e1c:	mov	w0, w1
  409e20:	lsl	w0, w0, #16
  409e24:	sub	w1, w0, w1
  409e28:	ldr	x0, [sp, #40]
  409e2c:	ldr	w0, [x0]
  409e30:	mov	w2, #0xffff                	// #65535
  409e34:	sub	w0, w2, w0
  409e38:	udiv	w1, w1, w0
  409e3c:	ldr	x0, [sp, #64]
  409e40:	str	w1, [x0]
  409e44:	ldr	x0, [sp, #72]
  409e48:	ldr	w1, [x0, #8]
  409e4c:	ldr	x0, [sp, #40]
  409e50:	ldr	w0, [x0]
  409e54:	sub	w1, w1, w0
  409e58:	mov	w0, w1
  409e5c:	lsl	w0, w0, #16
  409e60:	sub	w1, w0, w1
  409e64:	ldr	x0, [sp, #40]
  409e68:	ldr	w0, [x0]
  409e6c:	mov	w2, #0xffff                	// #65535
  409e70:	sub	w0, w2, w0
  409e74:	udiv	w1, w1, w0
  409e78:	ldr	x0, [sp, #56]
  409e7c:	str	w1, [x0]
  409e80:	ldr	x0, [sp, #72]
  409e84:	ldr	w1, [x0, #12]
  409e88:	ldr	x0, [sp, #40]
  409e8c:	ldr	w0, [x0]
  409e90:	sub	w1, w1, w0
  409e94:	mov	w0, w1
  409e98:	lsl	w0, w0, #16
  409e9c:	sub	w1, w0, w1
  409ea0:	ldr	x0, [sp, #40]
  409ea4:	ldr	w0, [x0]
  409ea8:	mov	w2, #0xffff                	// #65535
  409eac:	sub	w0, w2, w0
  409eb0:	udiv	w1, w1, w0
  409eb4:	ldr	x0, [sp, #48]
  409eb8:	str	w1, [x0]
  409ebc:	b	409f60 <sqrt@plt+0x85b0>
  409ec0:	ldr	x0, [sp, #72]
  409ec4:	ldr	w1, [x0, #4]
  409ec8:	ldr	x0, [sp, #64]
  409ecc:	str	w1, [x0]
  409ed0:	ldr	x0, [sp, #72]
  409ed4:	ldr	w1, [x0, #8]
  409ed8:	ldr	x0, [sp, #56]
  409edc:	str	w1, [x0]
  409ee0:	ldr	x0, [sp, #72]
  409ee4:	ldr	w1, [x0, #12]
  409ee8:	ldr	x0, [sp, #48]
  409eec:	str	w1, [x0]
  409ef0:	ldr	x0, [sp, #72]
  409ef4:	ldr	w1, [x0, #16]
  409ef8:	ldr	x0, [sp, #40]
  409efc:	str	w1, [x0]
  409f00:	b	409f60 <sqrt@plt+0x85b0>
  409f04:	ldr	x0, [sp, #48]
  409f08:	str	wzr, [x0]
  409f0c:	ldr	x0, [sp, #48]
  409f10:	ldr	w1, [x0]
  409f14:	ldr	x0, [sp, #56]
  409f18:	str	w1, [x0]
  409f1c:	ldr	x0, [sp, #56]
  409f20:	ldr	w1, [x0]
  409f24:	ldr	x0, [sp, #64]
  409f28:	str	w1, [x0]
  409f2c:	ldr	x0, [sp, #72]
  409f30:	ldr	w0, [x0, #4]
  409f34:	mov	w1, #0xffff                	// #65535
  409f38:	sub	w1, w1, w0
  409f3c:	ldr	x0, [sp, #40]
  409f40:	str	w1, [x0]
  409f44:	b	409f60 <sqrt@plt+0x85b0>
  409f48:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  409f4c:	add	x2, x0, #0x8d0
  409f50:	mov	w1, #0x151                 	// #337
  409f54:	mov	w0, #0x0                   	// #0
  409f58:	bl	404d20 <sqrt@plt+0x3370>
  409f5c:	nop
  409f60:	nop
  409f64:	ldr	x19, [sp, #16]
  409f68:	ldp	x29, x30, [sp], #80
  409f6c:	ret
  409f70:	stp	x29, x30, [sp, #-32]!
  409f74:	mov	x29, sp
  409f78:	str	x0, [sp, #24]
  409f7c:	str	x1, [sp, #16]
  409f80:	ldr	x0, [sp, #24]
  409f84:	ldr	w0, [x0]
  409f88:	cmp	w0, #0x4
  409f8c:	b.eq	40a0e8 <sqrt@plt+0x8738>  // b.none
  409f90:	cmp	w0, #0x4
  409f94:	b.gt	40a0fc <sqrt@plt+0x874c>
  409f98:	cmp	w0, #0x3
  409f9c:	b.eq	409fbc <sqrt@plt+0x860c>  // b.none
  409fa0:	cmp	w0, #0x3
  409fa4:	b.gt	40a0fc <sqrt@plt+0x874c>
  409fa8:	cmp	w0, #0x1
  409fac:	b.eq	40a014 <sqrt@plt+0x8664>  // b.none
  409fb0:	cmp	w0, #0x2
  409fb4:	b.eq	40a074 <sqrt@plt+0x86c4>  // b.none
  409fb8:	b	40a0fc <sqrt@plt+0x874c>
  409fbc:	ldr	x0, [sp, #24]
  409fc0:	ldr	w1, [x0, #4]
  409fc4:	mov	w0, #0xde                  	// #222
  409fc8:	mul	w1, w1, w0
  409fcc:	ldr	x0, [sp, #24]
  409fd0:	ldr	w2, [x0, #8]
  409fd4:	mov	w0, #0x2c3                 	// #707
  409fd8:	mul	w0, w2, w0
  409fdc:	add	w1, w1, w0
  409fe0:	ldr	x0, [sp, #24]
  409fe4:	ldr	w2, [x0, #12]
  409fe8:	mov	w0, #0x47                  	// #71
  409fec:	mul	w0, w2, w0
  409ff0:	add	w1, w1, w0
  409ff4:	mov	w0, #0x4dd3                	// #19923
  409ff8:	movk	w0, #0x1062, lsl #16
  409ffc:	umull	x0, w1, w0
  40a000:	lsr	x0, x0, #32
  40a004:	lsr	w1, w0, #6
  40a008:	ldr	x0, [sp, #16]
  40a00c:	str	w1, [x0]
  40a010:	b	40a114 <sqrt@plt+0x8764>
  40a014:	ldr	x0, [sp, #24]
  40a018:	ldr	w1, [x0, #4]
  40a01c:	mov	w0, #0xde                  	// #222
  40a020:	mul	w1, w1, w0
  40a024:	ldr	x0, [sp, #24]
  40a028:	ldr	w2, [x0, #8]
  40a02c:	mov	w0, #0x2c3                 	// #707
  40a030:	mul	w0, w2, w0
  40a034:	add	w1, w1, w0
  40a038:	ldr	x0, [sp, #24]
  40a03c:	ldr	w2, [x0, #12]
  40a040:	mov	w0, #0x47                  	// #71
  40a044:	mul	w0, w2, w0
  40a048:	add	w1, w1, w0
  40a04c:	mov	w0, #0x4dd3                	// #19923
  40a050:	movk	w0, #0x1062, lsl #16
  40a054:	umull	x0, w1, w0
  40a058:	lsr	x0, x0, #32
  40a05c:	lsr	w0, w0, #6
  40a060:	mov	w1, #0xffff                	// #65535
  40a064:	sub	w1, w1, w0
  40a068:	ldr	x0, [sp, #16]
  40a06c:	str	w1, [x0]
  40a070:	b	40a114 <sqrt@plt+0x8764>
  40a074:	ldr	x0, [sp, #24]
  40a078:	ldr	w1, [x0, #4]
  40a07c:	mov	w0, #0xde                  	// #222
  40a080:	mul	w1, w1, w0
  40a084:	ldr	x0, [sp, #24]
  40a088:	ldr	w2, [x0, #8]
  40a08c:	mov	w0, #0x2c3                 	// #707
  40a090:	mul	w0, w2, w0
  40a094:	add	w1, w1, w0
  40a098:	ldr	x0, [sp, #24]
  40a09c:	ldr	w2, [x0, #12]
  40a0a0:	mov	w0, #0x47                  	// #71
  40a0a4:	mul	w0, w2, w0
  40a0a8:	add	w1, w1, w0
  40a0ac:	mov	w0, #0x4dd3                	// #19923
  40a0b0:	movk	w0, #0x1062, lsl #16
  40a0b4:	umull	x0, w1, w0
  40a0b8:	lsr	x0, x0, #32
  40a0bc:	lsr	w0, w0, #6
  40a0c0:	mov	w1, #0xffff                	// #65535
  40a0c4:	sub	w1, w1, w0
  40a0c8:	ldr	x0, [sp, #24]
  40a0cc:	ldr	w0, [x0, #16]
  40a0d0:	mov	w2, #0xffff                	// #65535
  40a0d4:	sub	w0, w2, w0
  40a0d8:	mul	w1, w1, w0
  40a0dc:	ldr	x0, [sp, #16]
  40a0e0:	str	w1, [x0]
  40a0e4:	b	40a114 <sqrt@plt+0x8764>
  40a0e8:	ldr	x0, [sp, #24]
  40a0ec:	ldr	w1, [x0, #4]
  40a0f0:	ldr	x0, [sp, #16]
  40a0f4:	str	w1, [x0]
  40a0f8:	b	40a114 <sqrt@plt+0x8764>
  40a0fc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40a100:	add	x2, x0, #0x8d0
  40a104:	mov	w1, #0x16a                 	// #362
  40a108:	mov	w0, #0x0                   	// #0
  40a10c:	bl	404d20 <sqrt@plt+0x3370>
  40a110:	nop
  40a114:	nop
  40a118:	ldp	x29, x30, [sp], #32
  40a11c:	ret
  40a120:	stp	x29, x30, [sp, #-48]!
  40a124:	mov	x29, sp
  40a128:	str	x0, [sp, #24]
  40a12c:	mov	x0, #0x1e                  	// #30
  40a130:	bl	401610 <_Znam@plt>
  40a134:	str	x0, [sp, #40]
  40a138:	ldr	x0, [sp, #24]
  40a13c:	ldr	w0, [x0]
  40a140:	cmp	w0, #0x4
  40a144:	b.eq	40a304 <sqrt@plt+0x8954>  // b.none
  40a148:	cmp	w0, #0x4
  40a14c:	b.gt	40a334 <sqrt@plt+0x8984>
  40a150:	cmp	w0, #0x3
  40a154:	b.eq	40a198 <sqrt@plt+0x87e8>  // b.none
  40a158:	cmp	w0, #0x3
  40a15c:	b.gt	40a334 <sqrt@plt+0x8984>
  40a160:	cmp	w0, #0x2
  40a164:	b.eq	40a278 <sqrt@plt+0x88c8>  // b.none
  40a168:	cmp	w0, #0x2
  40a16c:	b.gt	40a334 <sqrt@plt+0x8984>
  40a170:	cmp	w0, #0x0
  40a174:	b.eq	40a184 <sqrt@plt+0x87d4>  // b.none
  40a178:	cmp	w0, #0x1
  40a17c:	b.eq	40a208 <sqrt@plt+0x8858>  // b.none
  40a180:	b	40a334 <sqrt@plt+0x8984>
  40a184:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40a188:	add	x1, x0, #0x8f0
  40a18c:	ldr	x0, [sp, #40]
  40a190:	bl	401720 <sprintf@plt>
  40a194:	b	40a334 <sqrt@plt+0x8984>
  40a198:	ldr	x0, [sp, #24]
  40a19c:	ldr	w0, [x0, #4]
  40a1a0:	ucvtf	d0, w0
  40a1a4:	mov	x0, #0xffe000000000        	// #281337537757184
  40a1a8:	movk	x0, #0x40ef, lsl #48
  40a1ac:	fmov	d1, x0
  40a1b0:	fdiv	d3, d0, d1
  40a1b4:	ldr	x0, [sp, #24]
  40a1b8:	ldr	w0, [x0, #8]
  40a1bc:	ucvtf	d0, w0
  40a1c0:	mov	x0, #0xffe000000000        	// #281337537757184
  40a1c4:	movk	x0, #0x40ef, lsl #48
  40a1c8:	fmov	d1, x0
  40a1cc:	fdiv	d1, d0, d1
  40a1d0:	ldr	x0, [sp, #24]
  40a1d4:	ldr	w0, [x0, #12]
  40a1d8:	ucvtf	d0, w0
  40a1dc:	mov	x0, #0xffe000000000        	// #281337537757184
  40a1e0:	movk	x0, #0x40ef, lsl #48
  40a1e4:	fmov	d2, x0
  40a1e8:	fdiv	d0, d0, d2
  40a1ec:	fmov	d2, d0
  40a1f0:	fmov	d0, d3
  40a1f4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40a1f8:	add	x1, x0, #0x8f8
  40a1fc:	ldr	x0, [sp, #40]
  40a200:	bl	401720 <sprintf@plt>
  40a204:	b	40a334 <sqrt@plt+0x8984>
  40a208:	ldr	x0, [sp, #24]
  40a20c:	ldr	w0, [x0, #4]
  40a210:	ucvtf	d0, w0
  40a214:	mov	x0, #0xffe000000000        	// #281337537757184
  40a218:	movk	x0, #0x40ef, lsl #48
  40a21c:	fmov	d1, x0
  40a220:	fdiv	d3, d0, d1
  40a224:	ldr	x0, [sp, #24]
  40a228:	ldr	w0, [x0, #8]
  40a22c:	ucvtf	d0, w0
  40a230:	mov	x0, #0xffe000000000        	// #281337537757184
  40a234:	movk	x0, #0x40ef, lsl #48
  40a238:	fmov	d1, x0
  40a23c:	fdiv	d1, d0, d1
  40a240:	ldr	x0, [sp, #24]
  40a244:	ldr	w0, [x0, #12]
  40a248:	ucvtf	d0, w0
  40a24c:	mov	x0, #0xffe000000000        	// #281337537757184
  40a250:	movk	x0, #0x40ef, lsl #48
  40a254:	fmov	d2, x0
  40a258:	fdiv	d0, d0, d2
  40a25c:	fmov	d2, d0
  40a260:	fmov	d0, d3
  40a264:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40a268:	add	x1, x0, #0x910
  40a26c:	ldr	x0, [sp, #40]
  40a270:	bl	401720 <sprintf@plt>
  40a274:	b	40a334 <sqrt@plt+0x8984>
  40a278:	ldr	x0, [sp, #24]
  40a27c:	ldr	w0, [x0, #4]
  40a280:	ucvtf	d0, w0
  40a284:	mov	x0, #0xffe000000000        	// #281337537757184
  40a288:	movk	x0, #0x40ef, lsl #48
  40a28c:	fmov	d1, x0
  40a290:	fdiv	d4, d0, d1
  40a294:	ldr	x0, [sp, #24]
  40a298:	ldr	w0, [x0, #8]
  40a29c:	ucvtf	d0, w0
  40a2a0:	mov	x0, #0xffe000000000        	// #281337537757184
  40a2a4:	movk	x0, #0x40ef, lsl #48
  40a2a8:	fmov	d1, x0
  40a2ac:	fdiv	d1, d0, d1
  40a2b0:	ldr	x0, [sp, #24]
  40a2b4:	ldr	w0, [x0, #12]
  40a2b8:	ucvtf	d0, w0
  40a2bc:	mov	x0, #0xffe000000000        	// #281337537757184
  40a2c0:	movk	x0, #0x40ef, lsl #48
  40a2c4:	fmov	d2, x0
  40a2c8:	fdiv	d2, d0, d2
  40a2cc:	ldr	x0, [sp, #24]
  40a2d0:	ldr	w0, [x0, #16]
  40a2d4:	ucvtf	d0, w0
  40a2d8:	mov	x0, #0xffe000000000        	// #281337537757184
  40a2dc:	movk	x0, #0x40ef, lsl #48
  40a2e0:	fmov	d3, x0
  40a2e4:	fdiv	d0, d0, d3
  40a2e8:	fmov	d3, d0
  40a2ec:	fmov	d0, d4
  40a2f0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40a2f4:	add	x1, x0, #0x928
  40a2f8:	ldr	x0, [sp, #40]
  40a2fc:	bl	401720 <sprintf@plt>
  40a300:	b	40a334 <sqrt@plt+0x8984>
  40a304:	ldr	x0, [sp, #24]
  40a308:	ldr	w0, [x0, #4]
  40a30c:	ucvtf	d0, w0
  40a310:	mov	x0, #0xffe000000000        	// #281337537757184
  40a314:	movk	x0, #0x40ef, lsl #48
  40a318:	fmov	d1, x0
  40a31c:	fdiv	d0, d0, d1
  40a320:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40a324:	add	x1, x0, #0x948
  40a328:	ldr	x0, [sp, #40]
  40a32c:	bl	401720 <sprintf@plt>
  40a330:	nop
  40a334:	ldr	x0, [sp, #40]
  40a338:	ldp	x29, x30, [sp], #48
  40a33c:	ret
  40a340:	stp	x29, x30, [sp, #-32]!
  40a344:	mov	x29, sp
  40a348:	str	w0, [sp, #28]
  40a34c:	str	w1, [sp, #24]
  40a350:	ldr	w0, [sp, #28]
  40a354:	cmp	w0, #0x1
  40a358:	b.ne	40a3ac <sqrt@plt+0x89fc>  // b.any
  40a35c:	ldr	w1, [sp, #24]
  40a360:	mov	w0, #0xffff                	// #65535
  40a364:	cmp	w1, w0
  40a368:	b.ne	40a3ac <sqrt@plt+0x89fc>  // b.any
  40a36c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  40a370:	add	x0, x0, #0xf68
  40a374:	bl	40a5a4 <sqrt@plt+0x8bf4>
  40a378:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  40a37c:	add	x0, x0, #0xfe0
  40a380:	ldr	x1, [x0]
  40a384:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  40a388:	add	x0, x0, #0xf40
  40a38c:	bl	404d58 <sqrt@plt+0x33a8>
  40a390:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40a394:	add	x2, x0, #0x1e0
  40a398:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  40a39c:	add	x1, x0, #0xf40
  40a3a0:	adrp	x0, 408000 <sqrt@plt+0x6650>
  40a3a4:	add	x0, x0, #0xfac
  40a3a8:	bl	4017f0 <__cxa_atexit@plt>
  40a3ac:	nop
  40a3b0:	ldp	x29, x30, [sp], #32
  40a3b4:	ret
  40a3b8:	stp	x29, x30, [sp, #-16]!
  40a3bc:	mov	x29, sp
  40a3c0:	mov	w1, #0xffff                	// #65535
  40a3c4:	mov	w0, #0x1                   	// #1
  40a3c8:	bl	40a340 <sqrt@plt+0x8990>
  40a3cc:	ldp	x29, x30, [sp], #16
  40a3d0:	ret
  40a3d4:	sub	sp, sp, #0x10
  40a3d8:	str	x0, [sp, #8]
  40a3dc:	ldr	x0, [sp, #8]
  40a3e0:	str	xzr, [x0]
  40a3e4:	nop
  40a3e8:	add	sp, sp, #0x10
  40a3ec:	ret
  40a3f0:	sub	sp, sp, #0x10
  40a3f4:	str	x0, [sp, #8]
  40a3f8:	strb	w1, [sp, #7]
  40a3fc:	ldrb	w0, [sp, #7]
  40a400:	ldr	x1, [sp, #8]
  40a404:	sxtw	x0, w0
  40a408:	ldrb	w0, [x1, x0]
  40a40c:	add	sp, sp, #0x10
  40a410:	ret
  40a414:	sub	sp, sp, #0x20
  40a418:	str	x0, [sp, #8]
  40a41c:	ldr	x0, [sp, #8]
  40a420:	str	x0, [sp, #16]
  40a424:	str	wzr, [sp, #28]
  40a428:	ldr	w0, [sp, #28]
  40a42c:	cmp	w0, #0xff
  40a430:	b.gt	40a454 <sqrt@plt+0x8aa4>
  40a434:	ldrsw	x0, [sp, #28]
  40a438:	ldr	x1, [sp, #16]
  40a43c:	add	x0, x1, x0
  40a440:	strb	wzr, [x0]
  40a444:	ldr	w0, [sp, #28]
  40a448:	add	w0, w0, #0x1
  40a44c:	str	w0, [sp, #28]
  40a450:	b	40a428 <sqrt@plt+0x8a78>
  40a454:	nop
  40a458:	add	sp, sp, #0x20
  40a45c:	ret
  40a460:	stp	x29, x30, [sp, #-32]!
  40a464:	mov	x29, sp
  40a468:	str	x0, [sp, #24]
  40a46c:	ldr	x0, [sp, #24]
  40a470:	bl	40a414 <sqrt@plt+0x8a64>
  40a474:	nop
  40a478:	ldp	x29, x30, [sp], #32
  40a47c:	ret
  40a480:	stp	x29, x30, [sp, #-32]!
  40a484:	mov	x29, sp
  40a488:	str	x0, [sp, #24]
  40a48c:	str	x1, [sp, #16]
  40a490:	ldr	x0, [sp, #24]
  40a494:	bl	40a414 <sqrt@plt+0x8a64>
  40a498:	ldr	x0, [sp, #16]
  40a49c:	ldrb	w0, [x0]
  40a4a0:	cmp	w0, #0x0
  40a4a4:	b.eq	40a4cc <sqrt@plt+0x8b1c>  // b.none
  40a4a8:	ldr	x0, [sp, #16]
  40a4ac:	add	x1, x0, #0x1
  40a4b0:	str	x1, [sp, #16]
  40a4b4:	ldrb	w0, [x0]
  40a4b8:	ldr	x1, [sp, #24]
  40a4bc:	sxtw	x0, w0
  40a4c0:	mov	w2, #0x1                   	// #1
  40a4c4:	strb	w2, [x1, x0]
  40a4c8:	b	40a498 <sqrt@plt+0x8ae8>
  40a4cc:	nop
  40a4d0:	ldp	x29, x30, [sp], #32
  40a4d4:	ret
  40a4d8:	stp	x29, x30, [sp, #-32]!
  40a4dc:	mov	x29, sp
  40a4e0:	str	x0, [sp, #24]
  40a4e4:	str	x1, [sp, #16]
  40a4e8:	ldr	x0, [sp, #24]
  40a4ec:	bl	40a414 <sqrt@plt+0x8a64>
  40a4f0:	ldr	x0, [sp, #16]
  40a4f4:	ldrb	w0, [x0]
  40a4f8:	cmp	w0, #0x0
  40a4fc:	b.eq	40a524 <sqrt@plt+0x8b74>  // b.none
  40a500:	ldr	x0, [sp, #16]
  40a504:	add	x1, x0, #0x1
  40a508:	str	x1, [sp, #16]
  40a50c:	ldrb	w0, [x0]
  40a510:	ldr	x1, [sp, #24]
  40a514:	sxtw	x0, w0
  40a518:	mov	w2, #0x1                   	// #1
  40a51c:	strb	w2, [x1, x0]
  40a520:	b	40a4f0 <sqrt@plt+0x8b40>
  40a524:	nop
  40a528:	ldp	x29, x30, [sp], #32
  40a52c:	ret
  40a530:	sub	sp, sp, #0x10
  40a534:	str	x0, [sp, #8]
  40a538:	str	w1, [sp, #4]
  40a53c:	nop
  40a540:	add	sp, sp, #0x10
  40a544:	ret
  40a548:	sub	sp, sp, #0x20
  40a54c:	str	x0, [sp, #8]
  40a550:	str	x1, [sp]
  40a554:	str	wzr, [sp, #28]
  40a558:	ldr	w0, [sp, #28]
  40a55c:	cmp	w0, #0xff
  40a560:	b.gt	40a598 <sqrt@plt+0x8be8>
  40a564:	ldr	x1, [sp]
  40a568:	ldrsw	x0, [sp, #28]
  40a56c:	ldrb	w0, [x1, x0]
  40a570:	cmp	w0, #0x0
  40a574:	b.eq	40a588 <sqrt@plt+0x8bd8>  // b.none
  40a578:	ldr	x1, [sp, #8]
  40a57c:	ldrsw	x0, [sp, #28]
  40a580:	mov	w2, #0x1                   	// #1
  40a584:	strb	w2, [x1, x0]
  40a588:	ldr	w0, [sp, #28]
  40a58c:	add	w0, w0, #0x1
  40a590:	str	w0, [sp, #28]
  40a594:	b	40a558 <sqrt@plt+0x8ba8>
  40a598:	ldr	x0, [sp, #8]
  40a59c:	add	sp, sp, #0x20
  40a5a0:	ret
  40a5a4:	stp	x29, x30, [sp, #-48]!
  40a5a8:	mov	x29, sp
  40a5ac:	str	x0, [sp, #24]
  40a5b0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40a5b4:	add	x0, x0, #0xa70
  40a5b8:	ldr	w0, [x0]
  40a5bc:	cmp	w0, #0x0
  40a5c0:	b.ne	40a8c0 <sqrt@plt+0x8f10>  // b.any
  40a5c4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40a5c8:	add	x0, x0, #0xa70
  40a5cc:	mov	w1, #0x1                   	// #1
  40a5d0:	str	w1, [x0]
  40a5d4:	str	wzr, [sp, #44]
  40a5d8:	ldr	w0, [sp, #44]
  40a5dc:	cmp	w0, #0xff
  40a5e0:	b.gt	40a8c4 <sqrt@plt+0x8f14>
  40a5e4:	ldr	w0, [sp, #44]
  40a5e8:	and	w0, w0, #0xffffff80
  40a5ec:	cmp	w0, #0x0
  40a5f0:	b.ne	40a60c <sqrt@plt+0x8c5c>  // b.any
  40a5f4:	ldr	w0, [sp, #44]
  40a5f8:	bl	401810 <isalpha@plt>
  40a5fc:	cmp	w0, #0x0
  40a600:	b.eq	40a60c <sqrt@plt+0x8c5c>  // b.none
  40a604:	mov	w0, #0x1                   	// #1
  40a608:	b	40a610 <sqrt@plt+0x8c60>
  40a60c:	mov	w0, #0x0                   	// #0
  40a610:	mov	w2, w0
  40a614:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  40a618:	add	x1, x0, #0xf70
  40a61c:	ldrsw	x0, [sp, #44]
  40a620:	strb	w2, [x1, x0]
  40a624:	ldr	w0, [sp, #44]
  40a628:	and	w0, w0, #0xffffff80
  40a62c:	cmp	w0, #0x0
  40a630:	b.ne	40a64c <sqrt@plt+0x8c9c>  // b.any
  40a634:	ldr	w0, [sp, #44]
  40a638:	bl	4017c0 <isupper@plt>
  40a63c:	cmp	w0, #0x0
  40a640:	b.eq	40a64c <sqrt@plt+0x8c9c>  // b.none
  40a644:	mov	w0, #0x1                   	// #1
  40a648:	b	40a650 <sqrt@plt+0x8ca0>
  40a64c:	mov	w0, #0x0                   	// #0
  40a650:	mov	w2, w0
  40a654:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40a658:	add	x1, x0, #0x70
  40a65c:	ldrsw	x0, [sp, #44]
  40a660:	strb	w2, [x1, x0]
  40a664:	ldr	w0, [sp, #44]
  40a668:	and	w0, w0, #0xffffff80
  40a66c:	cmp	w0, #0x0
  40a670:	b.ne	40a68c <sqrt@plt+0x8cdc>  // b.any
  40a674:	ldr	w0, [sp, #44]
  40a678:	bl	401690 <islower@plt>
  40a67c:	cmp	w0, #0x0
  40a680:	b.eq	40a68c <sqrt@plt+0x8cdc>  // b.none
  40a684:	mov	w0, #0x1                   	// #1
  40a688:	b	40a690 <sqrt@plt+0x8ce0>
  40a68c:	mov	w0, #0x0                   	// #0
  40a690:	mov	w2, w0
  40a694:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40a698:	add	x1, x0, #0x170
  40a69c:	ldrsw	x0, [sp, #44]
  40a6a0:	strb	w2, [x1, x0]
  40a6a4:	ldr	w0, [sp, #44]
  40a6a8:	and	w0, w0, #0xffffff80
  40a6ac:	cmp	w0, #0x0
  40a6b0:	b.ne	40a6d8 <sqrt@plt+0x8d28>  // b.any
  40a6b4:	ldr	w0, [sp, #44]
  40a6b8:	sub	w0, w0, #0x30
  40a6bc:	cmp	w0, #0x9
  40a6c0:	cset	w0, ls  // ls = plast
  40a6c4:	and	w0, w0, #0xff
  40a6c8:	cmp	w0, #0x0
  40a6cc:	b.eq	40a6d8 <sqrt@plt+0x8d28>  // b.none
  40a6d0:	mov	w0, #0x1                   	// #1
  40a6d4:	b	40a6dc <sqrt@plt+0x8d2c>
  40a6d8:	mov	w0, #0x0                   	// #0
  40a6dc:	mov	w2, w0
  40a6e0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40a6e4:	add	x1, x0, #0x270
  40a6e8:	ldrsw	x0, [sp, #44]
  40a6ec:	strb	w2, [x1, x0]
  40a6f0:	ldr	w0, [sp, #44]
  40a6f4:	and	w0, w0, #0xffffff80
  40a6f8:	cmp	w0, #0x0
  40a6fc:	b.ne	40a718 <sqrt@plt+0x8d68>  // b.any
  40a700:	ldr	w0, [sp, #44]
  40a704:	bl	401730 <isxdigit@plt>
  40a708:	cmp	w0, #0x0
  40a70c:	b.eq	40a718 <sqrt@plt+0x8d68>  // b.none
  40a710:	mov	w0, #0x1                   	// #1
  40a714:	b	40a71c <sqrt@plt+0x8d6c>
  40a718:	mov	w0, #0x0                   	// #0
  40a71c:	mov	w2, w0
  40a720:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40a724:	add	x1, x0, #0x370
  40a728:	ldrsw	x0, [sp, #44]
  40a72c:	strb	w2, [x1, x0]
  40a730:	ldr	w0, [sp, #44]
  40a734:	and	w0, w0, #0xffffff80
  40a738:	cmp	w0, #0x0
  40a73c:	b.ne	40a758 <sqrt@plt+0x8da8>  // b.any
  40a740:	ldr	w0, [sp, #44]
  40a744:	bl	4016b0 <isspace@plt>
  40a748:	cmp	w0, #0x0
  40a74c:	b.eq	40a758 <sqrt@plt+0x8da8>  // b.none
  40a750:	mov	w0, #0x1                   	// #1
  40a754:	b	40a75c <sqrt@plt+0x8dac>
  40a758:	mov	w0, #0x0                   	// #0
  40a75c:	mov	w2, w0
  40a760:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40a764:	add	x1, x0, #0x470
  40a768:	ldrsw	x0, [sp, #44]
  40a76c:	strb	w2, [x1, x0]
  40a770:	ldr	w0, [sp, #44]
  40a774:	and	w0, w0, #0xffffff80
  40a778:	cmp	w0, #0x0
  40a77c:	b.ne	40a798 <sqrt@plt+0x8de8>  // b.any
  40a780:	ldr	w0, [sp, #44]
  40a784:	bl	4018b0 <ispunct@plt>
  40a788:	cmp	w0, #0x0
  40a78c:	b.eq	40a798 <sqrt@plt+0x8de8>  // b.none
  40a790:	mov	w0, #0x1                   	// #1
  40a794:	b	40a79c <sqrt@plt+0x8dec>
  40a798:	mov	w0, #0x0                   	// #0
  40a79c:	mov	w2, w0
  40a7a0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40a7a4:	add	x1, x0, #0x570
  40a7a8:	ldrsw	x0, [sp, #44]
  40a7ac:	strb	w2, [x1, x0]
  40a7b0:	ldr	w0, [sp, #44]
  40a7b4:	and	w0, w0, #0xffffff80
  40a7b8:	cmp	w0, #0x0
  40a7bc:	b.ne	40a7d8 <sqrt@plt+0x8e28>  // b.any
  40a7c0:	ldr	w0, [sp, #44]
  40a7c4:	bl	401650 <isalnum@plt>
  40a7c8:	cmp	w0, #0x0
  40a7cc:	b.eq	40a7d8 <sqrt@plt+0x8e28>  // b.none
  40a7d0:	mov	w0, #0x1                   	// #1
  40a7d4:	b	40a7dc <sqrt@plt+0x8e2c>
  40a7d8:	mov	w0, #0x0                   	// #0
  40a7dc:	mov	w2, w0
  40a7e0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40a7e4:	add	x1, x0, #0x670
  40a7e8:	ldrsw	x0, [sp, #44]
  40a7ec:	strb	w2, [x1, x0]
  40a7f0:	ldr	w0, [sp, #44]
  40a7f4:	and	w0, w0, #0xffffff80
  40a7f8:	cmp	w0, #0x0
  40a7fc:	b.ne	40a818 <sqrt@plt+0x8e68>  // b.any
  40a800:	ldr	w0, [sp, #44]
  40a804:	bl	4017a0 <isprint@plt>
  40a808:	cmp	w0, #0x0
  40a80c:	b.eq	40a818 <sqrt@plt+0x8e68>  // b.none
  40a810:	mov	w0, #0x1                   	// #1
  40a814:	b	40a81c <sqrt@plt+0x8e6c>
  40a818:	mov	w0, #0x0                   	// #0
  40a81c:	mov	w2, w0
  40a820:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40a824:	add	x1, x0, #0x770
  40a828:	ldrsw	x0, [sp, #44]
  40a82c:	strb	w2, [x1, x0]
  40a830:	ldr	w0, [sp, #44]
  40a834:	and	w0, w0, #0xffffff80
  40a838:	cmp	w0, #0x0
  40a83c:	b.ne	40a858 <sqrt@plt+0x8ea8>  // b.any
  40a840:	ldr	w0, [sp, #44]
  40a844:	bl	401760 <isgraph@plt>
  40a848:	cmp	w0, #0x0
  40a84c:	b.eq	40a858 <sqrt@plt+0x8ea8>  // b.none
  40a850:	mov	w0, #0x1                   	// #1
  40a854:	b	40a85c <sqrt@plt+0x8eac>
  40a858:	mov	w0, #0x0                   	// #0
  40a85c:	mov	w2, w0
  40a860:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40a864:	add	x1, x0, #0x870
  40a868:	ldrsw	x0, [sp, #44]
  40a86c:	strb	w2, [x1, x0]
  40a870:	ldr	w0, [sp, #44]
  40a874:	and	w0, w0, #0xffffff80
  40a878:	cmp	w0, #0x0
  40a87c:	b.ne	40a898 <sqrt@plt+0x8ee8>  // b.any
  40a880:	ldr	w0, [sp, #44]
  40a884:	bl	4018c0 <iscntrl@plt>
  40a888:	cmp	w0, #0x0
  40a88c:	b.eq	40a898 <sqrt@plt+0x8ee8>  // b.none
  40a890:	mov	w0, #0x1                   	// #1
  40a894:	b	40a89c <sqrt@plt+0x8eec>
  40a898:	mov	w0, #0x0                   	// #0
  40a89c:	mov	w2, w0
  40a8a0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40a8a4:	add	x1, x0, #0x970
  40a8a8:	ldrsw	x0, [sp, #44]
  40a8ac:	strb	w2, [x1, x0]
  40a8b0:	ldr	w0, [sp, #44]
  40a8b4:	add	w0, w0, #0x1
  40a8b8:	str	w0, [sp, #44]
  40a8bc:	b	40a5d8 <sqrt@plt+0x8c28>
  40a8c0:	nop
  40a8c4:	ldp	x29, x30, [sp], #48
  40a8c8:	ret
  40a8cc:	stp	x29, x30, [sp, #-32]!
  40a8d0:	mov	x29, sp
  40a8d4:	str	w0, [sp, #28]
  40a8d8:	str	w1, [sp, #24]
  40a8dc:	ldr	w0, [sp, #28]
  40a8e0:	cmp	w0, #0x1
  40a8e4:	b.ne	40a9b4 <sqrt@plt+0x9004>  // b.any
  40a8e8:	ldr	w1, [sp, #24]
  40a8ec:	mov	w0, #0xffff                	// #65535
  40a8f0:	cmp	w1, w0
  40a8f4:	b.ne	40a9b4 <sqrt@plt+0x9004>  // b.any
  40a8f8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40a8fc:	add	x0, x0, #0xa78
  40a900:	bl	40a5a4 <sqrt@plt+0x8bf4>
  40a904:	mov	w1, #0x0                   	// #0
  40a908:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  40a90c:	add	x0, x0, #0xf70
  40a910:	bl	40a530 <sqrt@plt+0x8b80>
  40a914:	mov	w1, #0x0                   	// #0
  40a918:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40a91c:	add	x0, x0, #0x70
  40a920:	bl	40a530 <sqrt@plt+0x8b80>
  40a924:	mov	w1, #0x0                   	// #0
  40a928:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40a92c:	add	x0, x0, #0x170
  40a930:	bl	40a530 <sqrt@plt+0x8b80>
  40a934:	mov	w1, #0x0                   	// #0
  40a938:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40a93c:	add	x0, x0, #0x270
  40a940:	bl	40a530 <sqrt@plt+0x8b80>
  40a944:	mov	w1, #0x0                   	// #0
  40a948:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40a94c:	add	x0, x0, #0x370
  40a950:	bl	40a530 <sqrt@plt+0x8b80>
  40a954:	mov	w1, #0x0                   	// #0
  40a958:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40a95c:	add	x0, x0, #0x470
  40a960:	bl	40a530 <sqrt@plt+0x8b80>
  40a964:	mov	w1, #0x0                   	// #0
  40a968:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40a96c:	add	x0, x0, #0x570
  40a970:	bl	40a530 <sqrt@plt+0x8b80>
  40a974:	mov	w1, #0x0                   	// #0
  40a978:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40a97c:	add	x0, x0, #0x670
  40a980:	bl	40a530 <sqrt@plt+0x8b80>
  40a984:	mov	w1, #0x0                   	// #0
  40a988:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40a98c:	add	x0, x0, #0x770
  40a990:	bl	40a530 <sqrt@plt+0x8b80>
  40a994:	mov	w1, #0x0                   	// #0
  40a998:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40a99c:	add	x0, x0, #0x870
  40a9a0:	bl	40a530 <sqrt@plt+0x8b80>
  40a9a4:	mov	w1, #0x0                   	// #0
  40a9a8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40a9ac:	add	x0, x0, #0x970
  40a9b0:	bl	40a530 <sqrt@plt+0x8b80>
  40a9b4:	nop
  40a9b8:	ldp	x29, x30, [sp], #32
  40a9bc:	ret
  40a9c0:	stp	x29, x30, [sp, #-16]!
  40a9c4:	mov	x29, sp
  40a9c8:	mov	w1, #0xffff                	// #65535
  40a9cc:	mov	w0, #0x1                   	// #1
  40a9d0:	bl	40a8cc <sqrt@plt+0x8f1c>
  40a9d4:	ldp	x29, x30, [sp], #16
  40a9d8:	ret
  40a9dc:	sub	sp, sp, #0x10
  40a9e0:	str	x0, [sp, #8]
  40a9e4:	str	x1, [sp]
  40a9e8:	ldr	x0, [sp, #8]
  40a9ec:	mov	w1, #0x1                   	// #1
  40a9f0:	str	w1, [x0]
  40a9f4:	ldr	x0, [sp]
  40a9f8:	cmp	x0, #0x0
  40a9fc:	b.eq	40aa08 <sqrt@plt+0x9058>  // b.none
  40aa00:	ldr	x0, [sp]
  40aa04:	b	40aa10 <sqrt@plt+0x9060>
  40aa08:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40aa0c:	add	x0, x0, #0x960
  40aa10:	ldr	x1, [sp, #8]
  40aa14:	str	x0, [x1, #8]
  40aa18:	nop
  40aa1c:	add	sp, sp, #0x10
  40aa20:	ret
  40aa24:	sub	sp, sp, #0x10
  40aa28:	str	x0, [sp, #8]
  40aa2c:	ldr	x0, [sp, #8]
  40aa30:	str	wzr, [x0]
  40aa34:	nop
  40aa38:	add	sp, sp, #0x10
  40aa3c:	ret
  40aa40:	sub	sp, sp, #0x10
  40aa44:	str	x0, [sp, #8]
  40aa48:	str	w1, [sp, #4]
  40aa4c:	ldr	x0, [sp, #8]
  40aa50:	mov	w1, #0x3                   	// #3
  40aa54:	str	w1, [x0]
  40aa58:	ldr	x0, [sp, #8]
  40aa5c:	ldr	w1, [sp, #4]
  40aa60:	str	w1, [x0, #8]
  40aa64:	nop
  40aa68:	add	sp, sp, #0x10
  40aa6c:	ret
  40aa70:	sub	sp, sp, #0x10
  40aa74:	str	x0, [sp, #8]
  40aa78:	str	w1, [sp, #4]
  40aa7c:	ldr	x0, [sp, #8]
  40aa80:	mov	w1, #0x4                   	// #4
  40aa84:	str	w1, [x0]
  40aa88:	ldr	x0, [sp, #8]
  40aa8c:	ldr	w1, [sp, #4]
  40aa90:	str	w1, [x0, #8]
  40aa94:	nop
  40aa98:	add	sp, sp, #0x10
  40aa9c:	ret
  40aaa0:	sub	sp, sp, #0x10
  40aaa4:	str	x0, [sp, #8]
  40aaa8:	strb	w1, [sp, #7]
  40aaac:	ldr	x0, [sp, #8]
  40aab0:	mov	w1, #0x2                   	// #2
  40aab4:	str	w1, [x0]
  40aab8:	ldr	x0, [sp, #8]
  40aabc:	ldrb	w1, [sp, #7]
  40aac0:	strb	w1, [x0, #8]
  40aac4:	nop
  40aac8:	add	sp, sp, #0x10
  40aacc:	ret
  40aad0:	sub	sp, sp, #0x10
  40aad4:	str	x0, [sp, #8]
  40aad8:	strb	w1, [sp, #7]
  40aadc:	ldr	x0, [sp, #8]
  40aae0:	mov	w1, #0x2                   	// #2
  40aae4:	str	w1, [x0]
  40aae8:	ldr	x0, [sp, #8]
  40aaec:	ldrb	w1, [sp, #7]
  40aaf0:	strb	w1, [x0, #8]
  40aaf4:	nop
  40aaf8:	add	sp, sp, #0x10
  40aafc:	ret
  40ab00:	sub	sp, sp, #0x10
  40ab04:	str	x0, [sp, #8]
  40ab08:	str	d0, [sp]
  40ab0c:	ldr	x0, [sp, #8]
  40ab10:	mov	w1, #0x5                   	// #5
  40ab14:	str	w1, [x0]
  40ab18:	ldr	x0, [sp, #8]
  40ab1c:	ldr	d0, [sp]
  40ab20:	str	d0, [x0, #8]
  40ab24:	nop
  40ab28:	add	sp, sp, #0x10
  40ab2c:	ret
  40ab30:	sub	sp, sp, #0x10
  40ab34:	str	x0, [sp, #8]
  40ab38:	ldr	x0, [sp, #8]
  40ab3c:	ldr	w0, [x0]
  40ab40:	cmp	w0, #0x0
  40ab44:	cset	w0, eq  // eq = none
  40ab48:	and	w0, w0, #0xff
  40ab4c:	add	sp, sp, #0x10
  40ab50:	ret
  40ab54:	stp	x29, x30, [sp, #-32]!
  40ab58:	mov	x29, sp
  40ab5c:	str	x0, [sp, #24]
  40ab60:	ldr	x0, [sp, #24]
  40ab64:	ldr	w0, [x0]
  40ab68:	cmp	w0, #0x5
  40ab6c:	b.eq	40ac60 <sqrt@plt+0x92b0>  // b.none
  40ab70:	cmp	w0, #0x5
  40ab74:	b.gt	40ac8c <sqrt@plt+0x92dc>
  40ab78:	cmp	w0, #0x4
  40ab7c:	b.eq	40abe8 <sqrt@plt+0x9238>  // b.none
  40ab80:	cmp	w0, #0x4
  40ab84:	b.gt	40ac8c <sqrt@plt+0x92dc>
  40ab88:	cmp	w0, #0x3
  40ab8c:	b.eq	40abbc <sqrt@plt+0x920c>  // b.none
  40ab90:	cmp	w0, #0x3
  40ab94:	b.gt	40ac8c <sqrt@plt+0x92dc>
  40ab98:	cmp	w0, #0x2
  40ab9c:	b.eq	40ac14 <sqrt@plt+0x9264>  // b.none
  40aba0:	cmp	w0, #0x2
  40aba4:	b.gt	40ac8c <sqrt@plt+0x92dc>
  40aba8:	cmp	w0, #0x0
  40abac:	b.eq	40ac88 <sqrt@plt+0x92d8>  // b.none
  40abb0:	cmp	w0, #0x1
  40abb4:	b.eq	40ac3c <sqrt@plt+0x928c>  // b.none
  40abb8:	b	40ac8c <sqrt@plt+0x92dc>
  40abbc:	ldr	x0, [sp, #24]
  40abc0:	ldr	w0, [x0, #8]
  40abc4:	bl	4125ac <sqrt@plt+0x10bfc>
  40abc8:	mov	x2, x0
  40abcc:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40abd0:	add	x0, x0, #0xed8
  40abd4:	ldr	x0, [x0]
  40abd8:	mov	x1, x0
  40abdc:	mov	x0, x2
  40abe0:	bl	401620 <fputs@plt>
  40abe4:	b	40ac8c <sqrt@plt+0x92dc>
  40abe8:	ldr	x0, [sp, #24]
  40abec:	ldr	w0, [x0, #8]
  40abf0:	bl	412704 <sqrt@plt+0x10d54>
  40abf4:	mov	x2, x0
  40abf8:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40abfc:	add	x0, x0, #0xed8
  40ac00:	ldr	x0, [x0]
  40ac04:	mov	x1, x0
  40ac08:	mov	x0, x2
  40ac0c:	bl	401620 <fputs@plt>
  40ac10:	b	40ac8c <sqrt@plt+0x92dc>
  40ac14:	ldr	x0, [sp, #24]
  40ac18:	ldrb	w0, [x0, #8]
  40ac1c:	mov	w2, w0
  40ac20:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ac24:	add	x0, x0, #0xed8
  40ac28:	ldr	x0, [x0]
  40ac2c:	mov	x1, x0
  40ac30:	mov	w0, w2
  40ac34:	bl	401680 <putc@plt>
  40ac38:	b	40ac8c <sqrt@plt+0x92dc>
  40ac3c:	ldr	x0, [sp, #24]
  40ac40:	ldr	x2, [x0, #8]
  40ac44:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ac48:	add	x0, x0, #0xed8
  40ac4c:	ldr	x0, [x0]
  40ac50:	mov	x1, x0
  40ac54:	mov	x0, x2
  40ac58:	bl	401620 <fputs@plt>
  40ac5c:	b	40ac8c <sqrt@plt+0x92dc>
  40ac60:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ac64:	add	x0, x0, #0xed8
  40ac68:	ldr	x2, [x0]
  40ac6c:	ldr	x0, [sp, #24]
  40ac70:	ldr	d0, [x0, #8]
  40ac74:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40ac78:	add	x1, x0, #0x968
  40ac7c:	mov	x0, x2
  40ac80:	bl	401670 <fprintf@plt>
  40ac84:	b	40ac8c <sqrt@plt+0x92dc>
  40ac88:	nop
  40ac8c:	nop
  40ac90:	ldp	x29, x30, [sp], #32
  40ac94:	ret
  40ac98:	stp	x29, x30, [sp, #-64]!
  40ac9c:	mov	x29, sp
  40aca0:	str	x0, [sp, #40]
  40aca4:	str	x1, [sp, #32]
  40aca8:	str	x2, [sp, #24]
  40acac:	str	x3, [sp, #16]
  40acb0:	ldr	x0, [sp, #40]
  40acb4:	cmp	x0, #0x0
  40acb8:	cset	w0, ne  // ne = any
  40acbc:	and	w0, w0, #0xff
  40acc0:	mov	w3, w0
  40acc4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40acc8:	add	x2, x0, #0x970
  40accc:	mov	w1, #0x62                  	// #98
  40acd0:	mov	w0, w3
  40acd4:	bl	404d20 <sqrt@plt+0x3370>
  40acd8:	ldr	x0, [sp, #40]
  40acdc:	add	x1, x0, #0x1
  40ace0:	str	x1, [sp, #40]
  40ace4:	ldrb	w0, [x0]
  40ace8:	strb	w0, [sp, #63]
  40acec:	ldrb	w0, [sp, #63]
  40acf0:	cmp	w0, #0x0
  40acf4:	cset	w0, ne  // ne = any
  40acf8:	and	w0, w0, #0xff
  40acfc:	cmp	w0, #0x0
  40ad00:	b.eq	40ae58 <sqrt@plt+0x94a8>  // b.none
  40ad04:	ldrb	w0, [sp, #63]
  40ad08:	cmp	w0, #0x25
  40ad0c:	b.ne	40ae38 <sqrt@plt+0x9488>  // b.any
  40ad10:	ldr	x0, [sp, #40]
  40ad14:	add	x1, x0, #0x1
  40ad18:	str	x1, [sp, #40]
  40ad1c:	ldrb	w0, [x0]
  40ad20:	strb	w0, [sp, #63]
  40ad24:	ldrb	w0, [sp, #63]
  40ad28:	cmp	w0, #0x33
  40ad2c:	b.eq	40ade8 <sqrt@plt+0x9438>  // b.none
  40ad30:	cmp	w0, #0x33
  40ad34:	b.gt	40ae20 <sqrt@plt+0x9470>
  40ad38:	cmp	w0, #0x32
  40ad3c:	b.eq	40adb0 <sqrt@plt+0x9400>  // b.none
  40ad40:	cmp	w0, #0x32
  40ad44:	b.gt	40ae20 <sqrt@plt+0x9470>
  40ad48:	cmp	w0, #0x25
  40ad4c:	b.eq	40ad5c <sqrt@plt+0x93ac>  // b.none
  40ad50:	cmp	w0, #0x31
  40ad54:	b.eq	40ad78 <sqrt@plt+0x93c8>  // b.none
  40ad58:	b	40ae20 <sqrt@plt+0x9470>
  40ad5c:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ad60:	add	x0, x0, #0xed8
  40ad64:	ldr	x0, [x0]
  40ad68:	mov	x1, x0
  40ad6c:	mov	w0, #0x25                  	// #37
  40ad70:	bl	4017d0 <fputc@plt>
  40ad74:	b	40ae54 <sqrt@plt+0x94a4>
  40ad78:	ldr	x0, [sp, #32]
  40ad7c:	bl	40ab30 <sqrt@plt+0x9180>
  40ad80:	cmp	w0, #0x0
  40ad84:	cset	w0, eq  // eq = none
  40ad88:	and	w0, w0, #0xff
  40ad8c:	mov	w3, w0
  40ad90:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40ad94:	add	x2, x0, #0x970
  40ad98:	mov	w1, #0x6c                  	// #108
  40ad9c:	mov	w0, w3
  40ada0:	bl	404d20 <sqrt@plt+0x3370>
  40ada4:	ldr	x0, [sp, #32]
  40ada8:	bl	40ab54 <sqrt@plt+0x91a4>
  40adac:	b	40ae54 <sqrt@plt+0x94a4>
  40adb0:	ldr	x0, [sp, #24]
  40adb4:	bl	40ab30 <sqrt@plt+0x9180>
  40adb8:	cmp	w0, #0x0
  40adbc:	cset	w0, eq  // eq = none
  40adc0:	and	w0, w0, #0xff
  40adc4:	mov	w3, w0
  40adc8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40adcc:	add	x2, x0, #0x970
  40add0:	mov	w1, #0x70                  	// #112
  40add4:	mov	w0, w3
  40add8:	bl	404d20 <sqrt@plt+0x3370>
  40addc:	ldr	x0, [sp, #24]
  40ade0:	bl	40ab54 <sqrt@plt+0x91a4>
  40ade4:	b	40ae54 <sqrt@plt+0x94a4>
  40ade8:	ldr	x0, [sp, #16]
  40adec:	bl	40ab30 <sqrt@plt+0x9180>
  40adf0:	cmp	w0, #0x0
  40adf4:	cset	w0, eq  // eq = none
  40adf8:	and	w0, w0, #0xff
  40adfc:	mov	w3, w0
  40ae00:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40ae04:	add	x2, x0, #0x970
  40ae08:	mov	w1, #0x74                  	// #116
  40ae0c:	mov	w0, w3
  40ae10:	bl	404d20 <sqrt@plt+0x3370>
  40ae14:	ldr	x0, [sp, #16]
  40ae18:	bl	40ab54 <sqrt@plt+0x91a4>
  40ae1c:	b	40ae54 <sqrt@plt+0x94a4>
  40ae20:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40ae24:	add	x2, x0, #0x970
  40ae28:	mov	w1, #0x78                  	// #120
  40ae2c:	mov	w0, #0x0                   	// #0
  40ae30:	bl	404d20 <sqrt@plt+0x3370>
  40ae34:	b	40acd8 <sqrt@plt+0x9328>
  40ae38:	ldrb	w2, [sp, #63]
  40ae3c:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ae40:	add	x0, x0, #0xed8
  40ae44:	ldr	x0, [x0]
  40ae48:	mov	x1, x0
  40ae4c:	mov	w0, w2
  40ae50:	bl	401680 <putc@plt>
  40ae54:	b	40acd8 <sqrt@plt+0x9328>
  40ae58:	nop
  40ae5c:	ldp	x29, x30, [sp], #64
  40ae60:	ret
  40ae64:	stp	x29, x30, [sp, #-32]!
  40ae68:	mov	x29, sp
  40ae6c:	str	w0, [sp, #28]
  40ae70:	str	w1, [sp, #24]
  40ae74:	ldr	w0, [sp, #28]
  40ae78:	cmp	w0, #0x1
  40ae7c:	b.ne	40ae9c <sqrt@plt+0x94ec>  // b.any
  40ae80:	ldr	w1, [sp, #24]
  40ae84:	mov	w0, #0xffff                	// #65535
  40ae88:	cmp	w1, w0
  40ae8c:	b.ne	40ae9c <sqrt@plt+0x94ec>  // b.any
  40ae90:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40ae94:	add	x0, x0, #0xa80
  40ae98:	bl	40aa24 <sqrt@plt+0x9074>
  40ae9c:	nop
  40aea0:	ldp	x29, x30, [sp], #32
  40aea4:	ret
  40aea8:	stp	x29, x30, [sp, #-16]!
  40aeac:	mov	x29, sp
  40aeb0:	mov	w1, #0xffff                	// #65535
  40aeb4:	mov	w0, #0x1                   	// #1
  40aeb8:	bl	40ae64 <sqrt@plt+0x94b4>
  40aebc:	ldp	x29, x30, [sp], #16
  40aec0:	ret
  40aec4:	stp	x29, x30, [sp, #-96]!
  40aec8:	mov	x29, sp
  40aecc:	str	x0, [sp, #72]
  40aed0:	str	x1, [sp, #64]
  40aed4:	str	w2, [sp, #60]
  40aed8:	str	w3, [sp, #56]
  40aedc:	str	x4, [sp, #48]
  40aee0:	str	x5, [sp, #40]
  40aee4:	str	x6, [sp, #32]
  40aee8:	str	x7, [sp, #24]
  40aeec:	str	wzr, [sp, #92]
  40aef0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  40aef4:	add	x0, x0, #0xfa8
  40aef8:	ldr	x0, [x0]
  40aefc:	cmp	x0, #0x0
  40af00:	b.eq	40af38 <sqrt@plt+0x9588>  // b.none
  40af04:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40af08:	add	x0, x0, #0xed8
  40af0c:	ldr	x3, [x0]
  40af10:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  40af14:	add	x0, x0, #0xfa8
  40af18:	ldr	x0, [x0]
  40af1c:	mov	x2, x0
  40af20:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40af24:	add	x1, x0, #0x990
  40af28:	mov	x0, x3
  40af2c:	bl	401670 <fprintf@plt>
  40af30:	mov	w0, #0x1                   	// #1
  40af34:	str	w0, [sp, #92]
  40af38:	ldr	w0, [sp, #60]
  40af3c:	cmp	w0, #0x0
  40af40:	b.lt	40afd8 <sqrt@plt+0x9628>  // b.tstop
  40af44:	ldr	x0, [sp, #72]
  40af48:	cmp	x0, #0x0
  40af4c:	b.eq	40afd8 <sqrt@plt+0x9628>  // b.none
  40af50:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40af54:	add	x1, x0, #0x998
  40af58:	ldr	x0, [sp, #72]
  40af5c:	bl	401870 <strcmp@plt>
  40af60:	cmp	w0, #0x0
  40af64:	b.ne	40af74 <sqrt@plt+0x95c4>  // b.any
  40af68:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40af6c:	add	x0, x0, #0x9a0
  40af70:	str	x0, [sp, #72]
  40af74:	ldr	x0, [sp, #64]
  40af78:	cmp	x0, #0x0
  40af7c:	b.eq	40afac <sqrt@plt+0x95fc>  // b.none
  40af80:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40af84:	add	x0, x0, #0xed8
  40af88:	ldr	x5, [x0]
  40af8c:	ldr	w4, [sp, #60]
  40af90:	ldr	x3, [sp, #64]
  40af94:	ldr	x2, [sp, #72]
  40af98:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40af9c:	add	x1, x0, #0x9b8
  40afa0:	mov	x0, x5
  40afa4:	bl	401670 <fprintf@plt>
  40afa8:	b	40afd0 <sqrt@plt+0x9620>
  40afac:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40afb0:	add	x0, x0, #0xed8
  40afb4:	ldr	x4, [x0]
  40afb8:	ldr	w3, [sp, #60]
  40afbc:	ldr	x2, [sp, #72]
  40afc0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40afc4:	add	x1, x0, #0x9c8
  40afc8:	mov	x0, x4
  40afcc:	bl	401670 <fprintf@plt>
  40afd0:	mov	w0, #0x1                   	// #1
  40afd4:	str	w0, [sp, #92]
  40afd8:	ldr	w0, [sp, #92]
  40afdc:	cmp	w0, #0x0
  40afe0:	b.eq	40b000 <sqrt@plt+0x9650>  // b.none
  40afe4:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40afe8:	add	x0, x0, #0xed8
  40afec:	ldr	x0, [x0]
  40aff0:	mov	x1, x0
  40aff4:	mov	w0, #0x20                  	// #32
  40aff8:	bl	4017d0 <fputc@plt>
  40affc:	str	wzr, [sp, #92]
  40b000:	ldr	w0, [sp, #56]
  40b004:	cmp	w0, #0x2
  40b008:	b.eq	40b024 <sqrt@plt+0x9674>  // b.none
  40b00c:	cmp	w0, #0x2
  40b010:	b.gt	40b084 <sqrt@plt+0x96d4>
  40b014:	cmp	w0, #0x0
  40b018:	b.eq	40b054 <sqrt@plt+0x96a4>  // b.none
  40b01c:	cmp	w0, #0x1
  40b020:	b	40b084 <sqrt@plt+0x96d4>
  40b024:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b028:	add	x0, x0, #0xed8
  40b02c:	ldr	x0, [x0]
  40b030:	mov	x3, x0
  40b034:	mov	x2, #0xc                   	// #12
  40b038:	mov	x1, #0x1                   	// #1
  40b03c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40b040:	add	x0, x0, #0x9d0
  40b044:	bl	401930 <fwrite@plt>
  40b048:	mov	w0, #0x1                   	// #1
  40b04c:	str	w0, [sp, #92]
  40b050:	b	40b084 <sqrt@plt+0x96d4>
  40b054:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b058:	add	x0, x0, #0xed8
  40b05c:	ldr	x0, [x0]
  40b060:	mov	x3, x0
  40b064:	mov	x2, #0x8                   	// #8
  40b068:	mov	x1, #0x1                   	// #1
  40b06c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40b070:	add	x0, x0, #0x9e0
  40b074:	bl	401930 <fwrite@plt>
  40b078:	mov	w0, #0x1                   	// #1
  40b07c:	str	w0, [sp, #92]
  40b080:	nop
  40b084:	ldr	w0, [sp, #92]
  40b088:	cmp	w0, #0x0
  40b08c:	b.eq	40b0a8 <sqrt@plt+0x96f8>  // b.none
  40b090:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b094:	add	x0, x0, #0xed8
  40b098:	ldr	x0, [x0]
  40b09c:	mov	x1, x0
  40b0a0:	mov	w0, #0x20                  	// #32
  40b0a4:	bl	4017d0 <fputc@plt>
  40b0a8:	ldr	x3, [sp, #24]
  40b0ac:	ldr	x2, [sp, #32]
  40b0b0:	ldr	x1, [sp, #40]
  40b0b4:	ldr	x0, [sp, #48]
  40b0b8:	bl	40ac98 <sqrt@plt+0x92e8>
  40b0bc:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b0c0:	add	x0, x0, #0xed8
  40b0c4:	ldr	x0, [x0]
  40b0c8:	mov	x1, x0
  40b0cc:	mov	w0, #0xa                   	// #10
  40b0d0:	bl	4017d0 <fputc@plt>
  40b0d4:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b0d8:	add	x0, x0, #0xed8
  40b0dc:	ldr	x0, [x0]
  40b0e0:	bl	401800 <fflush@plt>
  40b0e4:	ldr	w0, [sp, #56]
  40b0e8:	cmp	w0, #0x2
  40b0ec:	b.ne	40b0f4 <sqrt@plt+0x9744>  // b.any
  40b0f0:	bl	40b310 <sqrt@plt+0x9960>
  40b0f4:	nop
  40b0f8:	ldp	x29, x30, [sp], #96
  40b0fc:	ret
  40b100:	stp	x29, x30, [sp, #-64]!
  40b104:	mov	x29, sp
  40b108:	str	w0, [sp, #60]
  40b10c:	str	x1, [sp, #48]
  40b110:	str	x2, [sp, #40]
  40b114:	str	x3, [sp, #32]
  40b118:	str	x4, [sp, #24]
  40b11c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  40b120:	add	x0, x0, #0xf00
  40b124:	ldr	x8, [x0]
  40b128:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  40b12c:	add	x0, x0, #0xf08
  40b130:	ldr	x1, [x0]
  40b134:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  40b138:	add	x0, x0, #0xf10
  40b13c:	ldr	w0, [x0]
  40b140:	ldr	x7, [sp, #24]
  40b144:	ldr	x6, [sp, #32]
  40b148:	ldr	x5, [sp, #40]
  40b14c:	ldr	x4, [sp, #48]
  40b150:	ldr	w3, [sp, #60]
  40b154:	mov	w2, w0
  40b158:	mov	x0, x8
  40b15c:	bl	40aec4 <sqrt@plt+0x9514>
  40b160:	nop
  40b164:	ldp	x29, x30, [sp], #64
  40b168:	ret
  40b16c:	stp	x29, x30, [sp, #-48]!
  40b170:	mov	x29, sp
  40b174:	str	x0, [sp, #40]
  40b178:	str	x1, [sp, #32]
  40b17c:	str	x2, [sp, #24]
  40b180:	str	x3, [sp, #16]
  40b184:	ldr	x4, [sp, #16]
  40b188:	ldr	x3, [sp, #24]
  40b18c:	ldr	x2, [sp, #32]
  40b190:	ldr	x1, [sp, #40]
  40b194:	mov	w0, #0x1                   	// #1
  40b198:	bl	40b100 <sqrt@plt+0x9750>
  40b19c:	nop
  40b1a0:	ldp	x29, x30, [sp], #48
  40b1a4:	ret
  40b1a8:	stp	x29, x30, [sp, #-48]!
  40b1ac:	mov	x29, sp
  40b1b0:	str	x0, [sp, #40]
  40b1b4:	str	x1, [sp, #32]
  40b1b8:	str	x2, [sp, #24]
  40b1bc:	str	x3, [sp, #16]
  40b1c0:	ldr	x4, [sp, #16]
  40b1c4:	ldr	x3, [sp, #24]
  40b1c8:	ldr	x2, [sp, #32]
  40b1cc:	ldr	x1, [sp, #40]
  40b1d0:	mov	w0, #0x0                   	// #0
  40b1d4:	bl	40b100 <sqrt@plt+0x9750>
  40b1d8:	nop
  40b1dc:	ldp	x29, x30, [sp], #48
  40b1e0:	ret
  40b1e4:	stp	x29, x30, [sp, #-48]!
  40b1e8:	mov	x29, sp
  40b1ec:	str	x0, [sp, #40]
  40b1f0:	str	x1, [sp, #32]
  40b1f4:	str	x2, [sp, #24]
  40b1f8:	str	x3, [sp, #16]
  40b1fc:	ldr	x4, [sp, #16]
  40b200:	ldr	x3, [sp, #24]
  40b204:	ldr	x2, [sp, #32]
  40b208:	ldr	x1, [sp, #40]
  40b20c:	mov	w0, #0x2                   	// #2
  40b210:	bl	40b100 <sqrt@plt+0x9750>
  40b214:	nop
  40b218:	ldp	x29, x30, [sp], #48
  40b21c:	ret
  40b220:	stp	x29, x30, [sp, #-64]!
  40b224:	mov	x29, sp
  40b228:	str	x0, [sp, #56]
  40b22c:	str	w1, [sp, #52]
  40b230:	str	x2, [sp, #40]
  40b234:	str	x3, [sp, #32]
  40b238:	str	x4, [sp, #24]
  40b23c:	str	x5, [sp, #16]
  40b240:	ldr	x7, [sp, #16]
  40b244:	ldr	x6, [sp, #24]
  40b248:	ldr	x5, [sp, #32]
  40b24c:	ldr	x4, [sp, #40]
  40b250:	mov	w3, #0x1                   	// #1
  40b254:	ldr	w2, [sp, #52]
  40b258:	mov	x1, #0x0                   	// #0
  40b25c:	ldr	x0, [sp, #56]
  40b260:	bl	40aec4 <sqrt@plt+0x9514>
  40b264:	nop
  40b268:	ldp	x29, x30, [sp], #64
  40b26c:	ret
  40b270:	stp	x29, x30, [sp, #-64]!
  40b274:	mov	x29, sp
  40b278:	str	x0, [sp, #56]
  40b27c:	str	w1, [sp, #52]
  40b280:	str	x2, [sp, #40]
  40b284:	str	x3, [sp, #32]
  40b288:	str	x4, [sp, #24]
  40b28c:	str	x5, [sp, #16]
  40b290:	ldr	x7, [sp, #16]
  40b294:	ldr	x6, [sp, #24]
  40b298:	ldr	x5, [sp, #32]
  40b29c:	ldr	x4, [sp, #40]
  40b2a0:	mov	w3, #0x0                   	// #0
  40b2a4:	ldr	w2, [sp, #52]
  40b2a8:	mov	x1, #0x0                   	// #0
  40b2ac:	ldr	x0, [sp, #56]
  40b2b0:	bl	40aec4 <sqrt@plt+0x9514>
  40b2b4:	nop
  40b2b8:	ldp	x29, x30, [sp], #64
  40b2bc:	ret
  40b2c0:	stp	x29, x30, [sp, #-64]!
  40b2c4:	mov	x29, sp
  40b2c8:	str	x0, [sp, #56]
  40b2cc:	str	w1, [sp, #52]
  40b2d0:	str	x2, [sp, #40]
  40b2d4:	str	x3, [sp, #32]
  40b2d8:	str	x4, [sp, #24]
  40b2dc:	str	x5, [sp, #16]
  40b2e0:	ldr	x7, [sp, #16]
  40b2e4:	ldr	x6, [sp, #24]
  40b2e8:	ldr	x5, [sp, #32]
  40b2ec:	ldr	x4, [sp, #40]
  40b2f0:	mov	w3, #0x2                   	// #2
  40b2f4:	ldr	w2, [sp, #52]
  40b2f8:	mov	x1, #0x0                   	// #0
  40b2fc:	ldr	x0, [sp, #56]
  40b300:	bl	40aec4 <sqrt@plt+0x9514>
  40b304:	nop
  40b308:	ldp	x29, x30, [sp], #64
  40b30c:	ret
  40b310:	stp	x29, x30, [sp, #-16]!
  40b314:	mov	x29, sp
  40b318:	mov	w0, #0x3                   	// #3
  40b31c:	bl	401920 <exit@plt>
  40b320:	sub	sp, sp, #0x20
  40b324:	str	x0, [sp, #24]
  40b328:	str	x1, [sp, #16]
  40b32c:	str	x2, [sp, #8]
  40b330:	ldr	x0, [sp, #24]
  40b334:	ldr	x1, [sp, #16]
  40b338:	str	x1, [x0]
  40b33c:	ldr	x0, [sp, #24]
  40b340:	ldr	x1, [sp, #8]
  40b344:	str	x1, [x0, #8]
  40b348:	ldr	x0, [sp, #24]
  40b34c:	str	wzr, [x0, #16]
  40b350:	ldr	x0, [sp, #24]
  40b354:	str	wzr, [x0, #20]
  40b358:	ldr	x0, [sp, #24]
  40b35c:	mov	w1, #0x1                   	// #1
  40b360:	str	w1, [x0, #24]
  40b364:	ldr	x0, [sp, #24]
  40b368:	str	wzr, [x0, #28]
  40b36c:	ldr	x0, [sp, #24]
  40b370:	str	xzr, [x0, #32]
  40b374:	nop
  40b378:	add	sp, sp, #0x20
  40b37c:	ret
  40b380:	stp	x29, x30, [sp, #-32]!
  40b384:	mov	x29, sp
  40b388:	str	x0, [sp, #24]
  40b38c:	ldr	x0, [sp, #24]
  40b390:	ldr	x0, [x0, #32]
  40b394:	cmp	x0, #0x0
  40b398:	b.eq	40b3a8 <sqrt@plt+0x99f8>  // b.none
  40b39c:	ldr	x0, [sp, #24]
  40b3a0:	ldr	x0, [x0, #32]
  40b3a4:	bl	401820 <_ZdaPv@plt>
  40b3a8:	ldr	x0, [sp, #24]
  40b3ac:	ldr	x0, [x0, #8]
  40b3b0:	bl	4016d0 <free@plt>
  40b3b4:	ldr	x0, [sp, #24]
  40b3b8:	ldr	x0, [x0]
  40b3bc:	cmp	x0, #0x0
  40b3c0:	b.eq	40b3d0 <sqrt@plt+0x9a20>  // b.none
  40b3c4:	ldr	x0, [sp, #24]
  40b3c8:	ldr	x0, [x0]
  40b3cc:	bl	4016a0 <fclose@plt>
  40b3d0:	nop
  40b3d4:	ldp	x29, x30, [sp], #32
  40b3d8:	ret
  40b3dc:	stp	x29, x30, [sp, #-80]!
  40b3e0:	mov	x29, sp
  40b3e4:	str	x0, [sp, #24]
  40b3e8:	ldr	x0, [sp, #24]
  40b3ec:	ldr	x0, [x0]
  40b3f0:	cmp	x0, #0x0
  40b3f4:	b.ne	40b400 <sqrt@plt+0x9a50>  // b.any
  40b3f8:	mov	w0, #0x0                   	// #0
  40b3fc:	b	40b634 <sqrt@plt+0x9c84>
  40b400:	ldr	x0, [sp, #24]
  40b404:	ldr	x0, [x0, #32]
  40b408:	cmp	x0, #0x0
  40b40c:	b.ne	40b430 <sqrt@plt+0x9a80>  // b.any
  40b410:	mov	x0, #0x80                  	// #128
  40b414:	bl	401610 <_Znam@plt>
  40b418:	mov	x1, x0
  40b41c:	ldr	x0, [sp, #24]
  40b420:	str	x1, [x0, #32]
  40b424:	ldr	x0, [sp, #24]
  40b428:	mov	w1, #0x80                  	// #128
  40b42c:	str	w1, [x0, #20]
  40b430:	str	wzr, [sp, #76]
  40b434:	ldr	x0, [sp, #24]
  40b438:	ldr	x0, [x0]
  40b43c:	bl	401780 <getc@plt>
  40b440:	str	w0, [sp, #60]
  40b444:	ldr	w0, [sp, #60]
  40b448:	cmn	w0, #0x1
  40b44c:	b.eq	40b56c <sqrt@plt+0x9bbc>  // b.none
  40b450:	ldr	w0, [sp, #60]
  40b454:	bl	40fb90 <sqrt@plt+0xe1e0>
  40b458:	cmp	w0, #0x0
  40b45c:	cset	w0, ne  // ne = any
  40b460:	and	w0, w0, #0xff
  40b464:	cmp	w0, #0x0
  40b468:	b.eq	40b4a4 <sqrt@plt+0x9af4>  // b.none
  40b46c:	add	x0, sp, #0x20
  40b470:	ldr	w1, [sp, #60]
  40b474:	bl	40aa40 <sqrt@plt+0x9090>
  40b478:	add	x1, sp, #0x20
  40b47c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40b480:	add	x4, x0, #0xa80
  40b484:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40b488:	add	x3, x0, #0xa80
  40b48c:	mov	x2, x1
  40b490:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40b494:	add	x1, x0, #0xa08
  40b498:	ldr	x0, [sp, #24]
  40b49c:	bl	40b63c <sqrt@plt+0x9c8c>
  40b4a0:	b	40b434 <sqrt@plt+0x9a84>
  40b4a4:	ldr	w0, [sp, #76]
  40b4a8:	add	w1, w0, #0x1
  40b4ac:	ldr	x0, [sp, #24]
  40b4b0:	ldr	w0, [x0, #20]
  40b4b4:	cmp	w1, w0
  40b4b8:	b.lt	40b534 <sqrt@plt+0x9b84>  // b.tstop
  40b4bc:	ldr	x0, [sp, #24]
  40b4c0:	ldr	x0, [x0, #32]
  40b4c4:	str	x0, [sp, #48]
  40b4c8:	ldr	x0, [sp, #24]
  40b4cc:	ldr	w0, [x0, #20]
  40b4d0:	lsl	w0, w0, #1
  40b4d4:	sxtw	x0, w0
  40b4d8:	bl	401610 <_Znam@plt>
  40b4dc:	mov	x1, x0
  40b4e0:	ldr	x0, [sp, #24]
  40b4e4:	str	x1, [x0, #32]
  40b4e8:	ldr	x0, [sp, #24]
  40b4ec:	ldr	x3, [x0, #32]
  40b4f0:	ldr	x0, [sp, #24]
  40b4f4:	ldr	w0, [x0, #20]
  40b4f8:	sxtw	x0, w0
  40b4fc:	mov	x2, x0
  40b500:	ldr	x1, [sp, #48]
  40b504:	mov	x0, x3
  40b508:	bl	401630 <memcpy@plt>
  40b50c:	ldr	x0, [sp, #48]
  40b510:	cmp	x0, #0x0
  40b514:	b.eq	40b520 <sqrt@plt+0x9b70>  // b.none
  40b518:	ldr	x0, [sp, #48]
  40b51c:	bl	401820 <_ZdaPv@plt>
  40b520:	ldr	x0, [sp, #24]
  40b524:	ldr	w0, [x0, #20]
  40b528:	lsl	w1, w0, #1
  40b52c:	ldr	x0, [sp, #24]
  40b530:	str	w1, [x0, #20]
  40b534:	ldr	x0, [sp, #24]
  40b538:	ldr	x1, [x0, #32]
  40b53c:	ldr	w0, [sp, #76]
  40b540:	add	w2, w0, #0x1
  40b544:	str	w2, [sp, #76]
  40b548:	sxtw	x0, w0
  40b54c:	add	x0, x1, x0
  40b550:	ldr	w1, [sp, #60]
  40b554:	and	w1, w1, #0xff
  40b558:	strb	w1, [x0]
  40b55c:	ldr	w0, [sp, #60]
  40b560:	cmp	w0, #0xa
  40b564:	b.eq	40b574 <sqrt@plt+0x9bc4>  // b.none
  40b568:	b	40b434 <sqrt@plt+0x9a84>
  40b56c:	nop
  40b570:	b	40b578 <sqrt@plt+0x9bc8>
  40b574:	nop
  40b578:	ldr	w0, [sp, #76]
  40b57c:	cmp	w0, #0x0
  40b580:	b.eq	40b62c <sqrt@plt+0x9c7c>  // b.none
  40b584:	ldr	x0, [sp, #24]
  40b588:	ldr	x1, [x0, #32]
  40b58c:	ldrsw	x0, [sp, #76]
  40b590:	add	x0, x1, x0
  40b594:	strb	wzr, [x0]
  40b598:	ldr	x0, [sp, #24]
  40b59c:	ldr	w0, [x0, #16]
  40b5a0:	add	w1, w0, #0x1
  40b5a4:	ldr	x0, [sp, #24]
  40b5a8:	str	w1, [x0, #16]
  40b5ac:	ldr	x0, [sp, #24]
  40b5b0:	ldr	x0, [x0, #32]
  40b5b4:	str	x0, [sp, #64]
  40b5b8:	ldr	x0, [sp, #64]
  40b5bc:	ldrb	w0, [x0]
  40b5c0:	mov	w1, w0
  40b5c4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40b5c8:	add	x0, x0, #0x470
  40b5cc:	bl	40a3f0 <sqrt@plt+0x8a40>
  40b5d0:	cmp	w0, #0x0
  40b5d4:	cset	w0, ne  // ne = any
  40b5d8:	and	w0, w0, #0xff
  40b5dc:	cmp	w0, #0x0
  40b5e0:	b.eq	40b5f4 <sqrt@plt+0x9c44>  // b.none
  40b5e4:	ldr	x0, [sp, #64]
  40b5e8:	add	x0, x0, #0x1
  40b5ec:	str	x0, [sp, #64]
  40b5f0:	b	40b5b8 <sqrt@plt+0x9c08>
  40b5f4:	ldr	x0, [sp, #64]
  40b5f8:	ldrb	w0, [x0]
  40b5fc:	cmp	w0, #0x0
  40b600:	b.eq	40b430 <sqrt@plt+0x9a80>  // b.none
  40b604:	ldr	x0, [sp, #24]
  40b608:	ldr	w0, [x0, #24]
  40b60c:	cmp	w0, #0x0
  40b610:	b.eq	40b624 <sqrt@plt+0x9c74>  // b.none
  40b614:	ldr	x0, [sp, #64]
  40b618:	ldrb	w0, [x0]
  40b61c:	cmp	w0, #0x23
  40b620:	b.eq	40b430 <sqrt@plt+0x9a80>  // b.none
  40b624:	mov	w0, #0x1                   	// #1
  40b628:	b	40b634 <sqrt@plt+0x9c84>
  40b62c:	nop
  40b630:	mov	w0, #0x0                   	// #0
  40b634:	ldp	x29, x30, [sp], #80
  40b638:	ret
  40b63c:	stp	x29, x30, [sp, #-64]!
  40b640:	mov	x29, sp
  40b644:	str	x0, [sp, #56]
  40b648:	str	x1, [sp, #48]
  40b64c:	str	x2, [sp, #40]
  40b650:	str	x3, [sp, #32]
  40b654:	str	x4, [sp, #24]
  40b658:	ldr	x0, [sp, #56]
  40b65c:	ldr	w0, [x0, #28]
  40b660:	cmp	w0, #0x0
  40b664:	b.ne	40b694 <sqrt@plt+0x9ce4>  // b.any
  40b668:	ldr	x0, [sp, #56]
  40b66c:	ldr	x6, [x0, #8]
  40b670:	ldr	x0, [sp, #56]
  40b674:	ldr	w0, [x0, #16]
  40b678:	ldr	x5, [sp, #24]
  40b67c:	ldr	x4, [sp, #32]
  40b680:	ldr	x3, [sp, #40]
  40b684:	ldr	x2, [sp, #48]
  40b688:	mov	w1, w0
  40b68c:	mov	x0, x6
  40b690:	bl	40b220 <sqrt@plt+0x9870>
  40b694:	nop
  40b698:	ldp	x29, x30, [sp], #64
  40b69c:	ret
  40b6a0:	stp	x29, x30, [sp, #-80]!
  40b6a4:	mov	x29, sp
  40b6a8:	str	x0, [sp, #24]
  40b6ac:	ldr	x0, [sp, #24]
  40b6b0:	bl	413a4c <sqrt@plt+0x1209c>
  40b6b4:	str	x0, [sp, #72]
  40b6b8:	ldr	x0, [sp, #72]
  40b6bc:	cmp	x0, #0x0
  40b6c0:	b.eq	40b924 <sqrt@plt+0x9f74>  // b.none
  40b6c4:	ldr	x0, [sp, #72]
  40b6c8:	ldrb	w0, [x0]
  40b6cc:	cmp	w0, #0x63
  40b6d0:	b.ne	40b868 <sqrt@plt+0x9eb8>  // b.any
  40b6d4:	ldr	x0, [sp, #72]
  40b6d8:	add	x0, x0, #0x1
  40b6dc:	ldrb	w0, [x0]
  40b6e0:	cmp	w0, #0x68
  40b6e4:	b.ne	40b868 <sqrt@plt+0x9eb8>  // b.any
  40b6e8:	ldr	x0, [sp, #72]
  40b6ec:	add	x0, x0, #0x2
  40b6f0:	ldrb	w0, [x0]
  40b6f4:	cmp	w0, #0x61
  40b6f8:	b.ne	40b868 <sqrt@plt+0x9eb8>  // b.any
  40b6fc:	ldr	x0, [sp, #72]
  40b700:	add	x0, x0, #0x3
  40b704:	ldrb	w0, [x0]
  40b708:	cmp	w0, #0x72
  40b70c:	b.ne	40b868 <sqrt@plt+0x9eb8>  // b.any
  40b710:	ldr	x0, [sp, #72]
  40b714:	add	x0, x0, #0x4
  40b718:	ldrb	w0, [x0]
  40b71c:	cmp	w0, #0x2f
  40b720:	b.ls	40b868 <sqrt@plt+0x9eb8>  // b.plast
  40b724:	ldr	x0, [sp, #72]
  40b728:	add	x0, x0, #0x4
  40b72c:	ldrb	w0, [x0]
  40b730:	cmp	w0, #0x39
  40b734:	b.hi	40b868 <sqrt@plt+0x9eb8>  // b.pmore
  40b738:	ldr	x0, [sp, #72]
  40b73c:	add	x0, x0, #0x4
  40b740:	ldrb	w0, [x0]
  40b744:	sub	w0, w0, #0x30
  40b748:	str	w0, [sp, #68]
  40b74c:	ldr	x0, [sp, #72]
  40b750:	add	x0, x0, #0x5
  40b754:	ldrb	w0, [x0]
  40b758:	cmp	w0, #0x0
  40b75c:	b.ne	40b768 <sqrt@plt+0x9db8>  // b.any
  40b760:	ldr	w0, [sp, #68]
  40b764:	b	40b928 <sqrt@plt+0x9f78>
  40b768:	ldr	w0, [sp, #68]
  40b76c:	cmp	w0, #0x0
  40b770:	b.le	40b868 <sqrt@plt+0x9eb8>
  40b774:	ldr	x0, [sp, #72]
  40b778:	add	x0, x0, #0x5
  40b77c:	ldrb	w0, [x0]
  40b780:	cmp	w0, #0x2f
  40b784:	b.ls	40b868 <sqrt@plt+0x9eb8>  // b.plast
  40b788:	ldr	x0, [sp, #72]
  40b78c:	add	x0, x0, #0x5
  40b790:	ldrb	w0, [x0]
  40b794:	cmp	w0, #0x39
  40b798:	b.hi	40b868 <sqrt@plt+0x9eb8>  // b.pmore
  40b79c:	ldr	w1, [sp, #68]
  40b7a0:	mov	w0, w1
  40b7a4:	lsl	w0, w0, #2
  40b7a8:	add	w0, w0, w1
  40b7ac:	lsl	w0, w0, #1
  40b7b0:	mov	w1, w0
  40b7b4:	ldr	x0, [sp, #72]
  40b7b8:	add	x0, x0, #0x5
  40b7bc:	ldrb	w0, [x0]
  40b7c0:	sub	w0, w0, #0x30
  40b7c4:	add	w0, w1, w0
  40b7c8:	str	w0, [sp, #68]
  40b7cc:	ldr	x0, [sp, #72]
  40b7d0:	add	x0, x0, #0x6
  40b7d4:	ldrb	w0, [x0]
  40b7d8:	cmp	w0, #0x0
  40b7dc:	b.ne	40b7e8 <sqrt@plt+0x9e38>  // b.any
  40b7e0:	ldr	w0, [sp, #68]
  40b7e4:	b	40b928 <sqrt@plt+0x9f78>
  40b7e8:	ldr	x0, [sp, #72]
  40b7ec:	add	x0, x0, #0x6
  40b7f0:	ldrb	w0, [x0]
  40b7f4:	cmp	w0, #0x2f
  40b7f8:	b.ls	40b868 <sqrt@plt+0x9eb8>  // b.plast
  40b7fc:	ldr	x0, [sp, #72]
  40b800:	add	x0, x0, #0x6
  40b804:	ldrb	w0, [x0]
  40b808:	cmp	w0, #0x39
  40b80c:	b.hi	40b868 <sqrt@plt+0x9eb8>  // b.pmore
  40b810:	ldr	w1, [sp, #68]
  40b814:	mov	w0, w1
  40b818:	lsl	w0, w0, #2
  40b81c:	add	w0, w0, w1
  40b820:	lsl	w0, w0, #1
  40b824:	mov	w1, w0
  40b828:	ldr	x0, [sp, #72]
  40b82c:	add	x0, x0, #0x6
  40b830:	ldrb	w0, [x0]
  40b834:	sub	w0, w0, #0x30
  40b838:	add	w0, w1, w0
  40b83c:	str	w0, [sp, #68]
  40b840:	ldr	x0, [sp, #72]
  40b844:	add	x0, x0, #0x7
  40b848:	ldrb	w0, [x0]
  40b84c:	cmp	w0, #0x0
  40b850:	b.ne	40b868 <sqrt@plt+0x9eb8>  // b.any
  40b854:	ldr	w0, [sp, #68]
  40b858:	cmp	w0, #0x7f
  40b85c:	b.gt	40b868 <sqrt@plt+0x9eb8>
  40b860:	ldr	w0, [sp, #68]
  40b864:	b	40b928 <sqrt@plt+0x9f78>
  40b868:	ldr	x0, [sp, #72]
  40b86c:	bl	415670 <_ZdlPvm@@Base+0x181c>
  40b870:	cmp	x0, #0x0
  40b874:	cset	w0, ne  // ne = any
  40b878:	and	w0, w0, #0xff
  40b87c:	cmp	w0, #0x0
  40b880:	b.eq	40b89c <sqrt@plt+0x9eec>  // b.none
  40b884:	ldr	x0, [sp, #72]
  40b888:	add	x0, x0, #0x1
  40b88c:	add	x1, sp, #0x28
  40b890:	mov	w2, #0x10                  	// #16
  40b894:	bl	4016c0 <strtol@plt>
  40b898:	b	40b928 <sqrt@plt+0x9f78>
  40b89c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40b8a0:	add	x1, x0, #0xa30
  40b8a4:	add	x0, sp, #0x30
  40b8a8:	ldrh	w2, [x1]
  40b8ac:	strh	w2, [x0]
  40b8b0:	ldrb	w1, [x1, #2]
  40b8b4:	strb	w1, [x0, #2]
  40b8b8:	ldr	x0, [sp, #72]
  40b8bc:	add	x0, x0, #0x1
  40b8c0:	ldrb	w0, [x0]
  40b8c4:	cmp	w0, #0x0
  40b8c8:	b.ne	40b8e0 <sqrt@plt+0x9f30>  // b.any
  40b8cc:	ldr	x0, [sp, #72]
  40b8d0:	ldrb	w0, [x0]
  40b8d4:	strb	w0, [sp, #49]
  40b8d8:	add	x0, sp, #0x30
  40b8dc:	str	x0, [sp, #72]
  40b8e0:	ldr	x0, [sp, #72]
  40b8e4:	bl	4124e0 <sqrt@plt+0x10b30>
  40b8e8:	str	x0, [sp, #56]
  40b8ec:	ldr	x0, [sp, #56]
  40b8f0:	cmp	x0, #0x0
  40b8f4:	b.eq	40b924 <sqrt@plt+0x9f74>  // b.none
  40b8f8:	mov	w1, #0x5f                  	// #95
  40b8fc:	ldr	x0, [sp, #56]
  40b900:	bl	4016e0 <strchr@plt>
  40b904:	cmp	x0, #0x0
  40b908:	b.ne	40b924 <sqrt@plt+0x9f74>  // b.any
  40b90c:	add	x0, sp, #0x20
  40b910:	mov	w2, #0x10                  	// #16
  40b914:	mov	x1, x0
  40b918:	ldr	x0, [sp, #56]
  40b91c:	bl	4016c0 <strtol@plt>
  40b920:	b	40b928 <sqrt@plt+0x9f78>
  40b924:	mov	w0, #0xffffffff            	// #-1
  40b928:	ldp	x29, x30, [sp], #80
  40b92c:	ret
  40b930:	stp	x29, x30, [sp, #-32]!
  40b934:	mov	x29, sp
  40b938:	str	x0, [sp, #24]
  40b93c:	str	x1, [sp, #16]
  40b940:	adrp	x0, 417000 <_ZdlPvm@@Base+0x31ac>
  40b944:	add	x1, x0, #0x1b8
  40b948:	ldr	x0, [sp, #24]
  40b94c:	str	x1, [x0]
  40b950:	ldr	x0, [sp, #24]
  40b954:	str	wzr, [x0, #8]
  40b958:	ldr	x0, [sp, #24]
  40b95c:	str	xzr, [x0, #16]
  40b960:	ldr	x0, [sp, #24]
  40b964:	str	wzr, [x0, #24]
  40b968:	ldr	x0, [sp, #24]
  40b96c:	str	wzr, [x0, #28]
  40b970:	ldr	x0, [sp, #24]
  40b974:	str	xzr, [x0, #64]
  40b978:	ldr	x0, [sp, #24]
  40b97c:	str	wzr, [x0, #72]
  40b980:	ldr	x0, [sp, #24]
  40b984:	str	xzr, [x0, #80]
  40b988:	ldr	x0, [sp, #24]
  40b98c:	str	wzr, [x0, #88]
  40b990:	ldr	x0, [sp, #24]
  40b994:	str	wzr, [x0, #92]
  40b998:	ldr	x0, [sp, #24]
  40b99c:	str	xzr, [x0, #96]
  40b9a0:	ldr	x0, [sp, #16]
  40b9a4:	bl	401660 <strlen@plt>
  40b9a8:	add	x0, x0, #0x1
  40b9ac:	bl	401610 <_Znam@plt>
  40b9b0:	mov	x1, x0
  40b9b4:	ldr	x0, [sp, #24]
  40b9b8:	str	x1, [x0, #32]
  40b9bc:	ldr	x0, [sp, #24]
  40b9c0:	ldr	x0, [x0, #32]
  40b9c4:	ldr	x1, [sp, #16]
  40b9c8:	bl	401700 <strcpy@plt>
  40b9cc:	ldr	x0, [sp, #24]
  40b9d0:	str	xzr, [x0, #40]
  40b9d4:	ldr	x0, [sp, #24]
  40b9d8:	str	xzr, [x0, #48]
  40b9dc:	ldr	x0, [sp, #24]
  40b9e0:	str	wzr, [x0, #56]
  40b9e4:	nop
  40b9e8:	ldp	x29, x30, [sp], #32
  40b9ec:	ret
  40b9f0:	stp	x29, x30, [sp, #-80]!
  40b9f4:	mov	x29, sp
  40b9f8:	str	x19, [sp, #16]
  40b9fc:	str	x0, [sp, #40]
  40ba00:	adrp	x0, 417000 <_ZdlPvm@@Base+0x31ac>
  40ba04:	add	x1, x0, #0x1b8
  40ba08:	ldr	x0, [sp, #40]
  40ba0c:	str	x1, [x0]
  40ba10:	str	wzr, [sp, #76]
  40ba14:	ldr	x0, [sp, #40]
  40ba18:	ldr	w0, [x0, #88]
  40ba1c:	ldr	w1, [sp, #76]
  40ba20:	cmp	w1, w0
  40ba24:	b.ge	40bab8 <sqrt@plt+0xa108>  // b.tcont
  40ba28:	ldr	x0, [sp, #40]
  40ba2c:	ldr	x2, [x0, #80]
  40ba30:	ldrsw	x1, [sp, #76]
  40ba34:	mov	x0, x1
  40ba38:	lsl	x0, x0, #2
  40ba3c:	add	x0, x0, x1
  40ba40:	lsl	x0, x0, #3
  40ba44:	add	x0, x2, x0
  40ba48:	ldr	x0, [x0, #32]
  40ba4c:	cmp	x0, #0x0
  40ba50:	b.eq	40baa8 <sqrt@plt+0xa0f8>  // b.none
  40ba54:	ldr	x0, [sp, #40]
  40ba58:	ldr	x2, [x0, #80]
  40ba5c:	ldrsw	x1, [sp, #76]
  40ba60:	mov	x0, x1
  40ba64:	lsl	x0, x0, #2
  40ba68:	add	x0, x0, x1
  40ba6c:	lsl	x0, x0, #3
  40ba70:	add	x0, x2, x0
  40ba74:	ldr	x0, [x0, #32]
  40ba78:	cmp	x0, #0x0
  40ba7c:	b.eq	40baa8 <sqrt@plt+0xa0f8>  // b.none
  40ba80:	ldr	x0, [sp, #40]
  40ba84:	ldr	x2, [x0, #80]
  40ba88:	ldrsw	x1, [sp, #76]
  40ba8c:	mov	x0, x1
  40ba90:	lsl	x0, x0, #2
  40ba94:	add	x0, x0, x1
  40ba98:	lsl	x0, x0, #3
  40ba9c:	add	x0, x2, x0
  40baa0:	ldr	x0, [x0, #32]
  40baa4:	bl	401820 <_ZdaPv@plt>
  40baa8:	ldr	w0, [sp, #76]
  40baac:	add	w0, w0, #0x1
  40bab0:	str	w0, [sp, #76]
  40bab4:	b	40ba14 <sqrt@plt+0xa064>
  40bab8:	ldr	x0, [sp, #40]
  40babc:	ldr	x0, [x0, #80]
  40bac0:	cmp	x0, #0x0
  40bac4:	b.eq	40bad4 <sqrt@plt+0xa124>  // b.none
  40bac8:	ldr	x0, [sp, #40]
  40bacc:	ldr	x0, [x0, #80]
  40bad0:	bl	401820 <_ZdaPv@plt>
  40bad4:	ldr	x0, [sp, #40]
  40bad8:	ldr	x0, [x0, #64]
  40badc:	cmp	x0, #0x0
  40bae0:	b.eq	40baf0 <sqrt@plt+0xa140>  // b.none
  40bae4:	ldr	x0, [sp, #40]
  40bae8:	ldr	x0, [x0, #64]
  40baec:	bl	401820 <_ZdaPv@plt>
  40baf0:	ldr	x0, [sp, #40]
  40baf4:	ldr	x0, [x0, #16]
  40baf8:	cmp	x0, #0x0
  40bafc:	b.eq	40bb90 <sqrt@plt+0xa1e0>  // b.none
  40bb00:	str	wzr, [sp, #72]
  40bb04:	ldr	w0, [sp, #72]
  40bb08:	cmp	w0, #0x1f6
  40bb0c:	b.gt	40bb74 <sqrt@plt+0xa1c4>
  40bb10:	ldr	x0, [sp, #40]
  40bb14:	ldr	x1, [x0, #16]
  40bb18:	ldrsw	x0, [sp, #72]
  40bb1c:	lsl	x0, x0, #3
  40bb20:	add	x0, x1, x0
  40bb24:	ldr	x0, [x0]
  40bb28:	str	x0, [sp, #64]
  40bb2c:	ldr	x0, [sp, #64]
  40bb30:	cmp	x0, #0x0
  40bb34:	b.eq	40bb64 <sqrt@plt+0xa1b4>  // b.none
  40bb38:	ldr	x0, [sp, #64]
  40bb3c:	str	x0, [sp, #56]
  40bb40:	ldr	x0, [sp, #64]
  40bb44:	ldr	x0, [x0, #24]
  40bb48:	str	x0, [sp, #64]
  40bb4c:	ldr	x0, [sp, #56]
  40bb50:	cmp	x0, #0x0
  40bb54:	b.eq	40bb2c <sqrt@plt+0xa17c>  // b.none
  40bb58:	mov	x1, #0x20                  	// #32
  40bb5c:	bl	413e54 <_ZdlPvm@@Base>
  40bb60:	b	40bb2c <sqrt@plt+0xa17c>
  40bb64:	ldr	w0, [sp, #72]
  40bb68:	add	w0, w0, #0x1
  40bb6c:	str	w0, [sp, #72]
  40bb70:	b	40bb04 <sqrt@plt+0xa154>
  40bb74:	ldr	x0, [sp, #40]
  40bb78:	ldr	x0, [x0, #16]
  40bb7c:	cmp	x0, #0x0
  40bb80:	b.eq	40bb90 <sqrt@plt+0xa1e0>  // b.none
  40bb84:	ldr	x0, [sp, #40]
  40bb88:	ldr	x0, [x0, #16]
  40bb8c:	bl	401820 <_ZdaPv@plt>
  40bb90:	ldr	x0, [sp, #40]
  40bb94:	ldr	x0, [x0, #32]
  40bb98:	cmp	x0, #0x0
  40bb9c:	b.eq	40bbac <sqrt@plt+0xa1fc>  // b.none
  40bba0:	ldr	x0, [sp, #40]
  40bba4:	ldr	x0, [x0, #32]
  40bba8:	bl	401820 <_ZdaPv@plt>
  40bbac:	ldr	x0, [sp, #40]
  40bbb0:	ldr	x0, [x0, #40]
  40bbb4:	cmp	x0, #0x0
  40bbb8:	b.eq	40bbc8 <sqrt@plt+0xa218>  // b.none
  40bbbc:	ldr	x0, [sp, #40]
  40bbc0:	ldr	x0, [x0, #40]
  40bbc4:	bl	401820 <_ZdaPv@plt>
  40bbc8:	ldr	x0, [sp, #40]
  40bbcc:	ldr	x0, [x0, #96]
  40bbd0:	cmp	x0, #0x0
  40bbd4:	b.eq	40bc1c <sqrt@plt+0xa26c>  // b.none
  40bbd8:	ldr	x0, [sp, #40]
  40bbdc:	ldr	x0, [x0, #96]
  40bbe0:	str	x0, [sp, #48]
  40bbe4:	ldr	x0, [sp, #40]
  40bbe8:	ldr	x0, [x0, #96]
  40bbec:	ldr	x1, [x0]
  40bbf0:	ldr	x0, [sp, #40]
  40bbf4:	str	x1, [x0, #96]
  40bbf8:	ldr	x19, [sp, #48]
  40bbfc:	cmp	x19, #0x0
  40bc00:	b.eq	40bbc8 <sqrt@plt+0xa218>  // b.none
  40bc04:	mov	x0, x19
  40bc08:	bl	40c1e0 <sqrt@plt+0xa830>
  40bc0c:	mov	x1, #0x18                  	// #24
  40bc10:	mov	x0, x19
  40bc14:	bl	413e54 <_ZdlPvm@@Base>
  40bc18:	b	40bbc8 <sqrt@plt+0xa218>
  40bc1c:	nop
  40bc20:	ldr	x19, [sp, #16]
  40bc24:	ldp	x29, x30, [sp], #80
  40bc28:	ret
  40bc2c:	stp	x29, x30, [sp, #-32]!
  40bc30:	mov	x29, sp
  40bc34:	str	x0, [sp, #24]
  40bc38:	ldr	x0, [sp, #24]
  40bc3c:	bl	40b9f0 <sqrt@plt+0xa040>
  40bc40:	mov	x1, #0x68                  	// #104
  40bc44:	ldr	x0, [sp, #24]
  40bc48:	bl	413e54 <_ZdlPvm@@Base>
  40bc4c:	ldp	x29, x30, [sp], #32
  40bc50:	ret
  40bc54:	stp	x29, x30, [sp, #-48]!
  40bc58:	mov	x29, sp
  40bc5c:	str	w0, [sp, #28]
  40bc60:	str	w1, [sp, #24]
  40bc64:	str	w2, [sp, #20]
  40bc68:	ldr	w0, [sp, #24]
  40bc6c:	cmp	w0, #0x0
  40bc70:	b.lt	40bc88 <sqrt@plt+0xa2d8>  // b.tstop
  40bc74:	ldr	w0, [sp, #20]
  40bc78:	cmp	w0, #0x0
  40bc7c:	b.le	40bc88 <sqrt@plt+0xa2d8>
  40bc80:	mov	w0, #0x1                   	// #1
  40bc84:	b	40bc8c <sqrt@plt+0xa2dc>
  40bc88:	mov	w0, #0x0                   	// #0
  40bc8c:	mov	w3, w0
  40bc90:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40bc94:	add	x2, x0, #0xa38
  40bc98:	mov	w1, #0xea                  	// #234
  40bc9c:	mov	w0, w3
  40bca0:	bl	404d20 <sqrt@plt+0x3370>
  40bca4:	ldr	w0, [sp, #20]
  40bca8:	lsr	w1, w0, #31
  40bcac:	add	w0, w1, w0
  40bcb0:	asr	w0, w0, #1
  40bcb4:	str	w0, [sp, #44]
  40bcb8:	ldr	w0, [sp, #24]
  40bcbc:	cmp	w0, #0x0
  40bcc0:	b.ne	40bccc <sqrt@plt+0xa31c>  // b.any
  40bcc4:	mov	w0, #0x0                   	// #0
  40bcc8:	b	40bdb8 <sqrt@plt+0xa408>
  40bccc:	ldr	w0, [sp, #28]
  40bcd0:	cmp	w0, #0x0
  40bcd4:	b.lt	40bd48 <sqrt@plt+0xa398>  // b.tstop
  40bcd8:	mov	w1, #0x7fffffff            	// #2147483647
  40bcdc:	ldr	w0, [sp, #44]
  40bce0:	sub	w1, w1, w0
  40bce4:	ldr	w0, [sp, #24]
  40bce8:	sdiv	w0, w1, w0
  40bcec:	ldr	w1, [sp, #28]
  40bcf0:	cmp	w1, w0
  40bcf4:	b.gt	40bd18 <sqrt@plt+0xa368>
  40bcf8:	ldr	w1, [sp, #28]
  40bcfc:	ldr	w0, [sp, #24]
  40bd00:	mul	w1, w1, w0
  40bd04:	ldr	w0, [sp, #44]
  40bd08:	add	w1, w1, w0
  40bd0c:	ldr	w0, [sp, #20]
  40bd10:	sdiv	w0, w1, w0
  40bd14:	b	40bdb8 <sqrt@plt+0xa408>
  40bd18:	ldr	w0, [sp, #28]
  40bd1c:	scvtf	d1, w0
  40bd20:	ldr	w0, [sp, #24]
  40bd24:	scvtf	d0, w0
  40bd28:	fmul	d1, d1, d0
  40bd2c:	ldr	w0, [sp, #20]
  40bd30:	scvtf	d0, w0
  40bd34:	fdiv	d1, d1, d0
  40bd38:	fmov	d0, #5.000000000000000000e-01
  40bd3c:	fadd	d0, d1, d0
  40bd40:	fcvtzs	w0, d0
  40bd44:	b	40bdb8 <sqrt@plt+0xa408>
  40bd48:	ldr	w0, [sp, #28]
  40bd4c:	neg	w1, w0
  40bd50:	ldr	w0, [sp, #44]
  40bd54:	mov	w2, #0x80000000            	// #-2147483648
  40bd58:	sub	w2, w2, w0
  40bd5c:	ldr	w0, [sp, #24]
  40bd60:	udiv	w0, w2, w0
  40bd64:	cmp	w1, w0
  40bd68:	b.hi	40bd8c <sqrt@plt+0xa3dc>  // b.pmore
  40bd6c:	ldr	w1, [sp, #28]
  40bd70:	ldr	w0, [sp, #24]
  40bd74:	mul	w1, w1, w0
  40bd78:	ldr	w0, [sp, #44]
  40bd7c:	sub	w1, w1, w0
  40bd80:	ldr	w0, [sp, #20]
  40bd84:	sdiv	w0, w1, w0
  40bd88:	b	40bdb8 <sqrt@plt+0xa408>
  40bd8c:	ldr	w0, [sp, #28]
  40bd90:	scvtf	d1, w0
  40bd94:	ldr	w0, [sp, #24]
  40bd98:	scvtf	d0, w0
  40bd9c:	fmul	d1, d1, d0
  40bda0:	ldr	w0, [sp, #20]
  40bda4:	scvtf	d0, w0
  40bda8:	fdiv	d1, d1, d0
  40bdac:	fmov	d0, #5.000000000000000000e-01
  40bdb0:	fsub	d0, d1, d0
  40bdb4:	fcvtzs	w0, d0
  40bdb8:	ldp	x29, x30, [sp], #48
  40bdbc:	ret
  40bdc0:	stp	x29, x30, [sp, #-32]!
  40bdc4:	mov	x29, sp
  40bdc8:	str	w0, [sp, #28]
  40bdcc:	str	w1, [sp, #24]
  40bdd0:	str	w2, [sp, #20]
  40bdd4:	str	w3, [sp, #16]
  40bdd8:	ldr	w0, [sp, #24]
  40bddc:	cmp	w0, #0x0
  40bde0:	b.lt	40be04 <sqrt@plt+0xa454>  // b.tstop
  40bde4:	ldr	w0, [sp, #20]
  40bde8:	cmp	w0, #0x0
  40bdec:	b.le	40be04 <sqrt@plt+0xa454>
  40bdf0:	ldr	w0, [sp, #16]
  40bdf4:	cmp	w0, #0x0
  40bdf8:	b.le	40be04 <sqrt@plt+0xa454>
  40bdfc:	mov	w0, #0x1                   	// #1
  40be00:	b	40be08 <sqrt@plt+0xa458>
  40be04:	mov	w0, #0x0                   	// #0
  40be08:	mov	w3, w0
  40be0c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40be10:	add	x2, x0, #0xa38
  40be14:	mov	w1, #0xfc                  	// #252
  40be18:	mov	w0, w3
  40be1c:	bl	404d20 <sqrt@plt+0x3370>
  40be20:	ldr	w0, [sp, #24]
  40be24:	cmp	w0, #0x0
  40be28:	b.ne	40be34 <sqrt@plt+0xa484>  // b.any
  40be2c:	mov	w0, #0x0                   	// #0
  40be30:	b	40bed4 <sqrt@plt+0xa524>
  40be34:	ldr	w0, [sp, #28]
  40be38:	cmp	w0, #0x0
  40be3c:	b.lt	40be8c <sqrt@plt+0xa4dc>  // b.tstop
  40be40:	ldr	w0, [sp, #28]
  40be44:	scvtf	d1, w0
  40be48:	ldr	w0, [sp, #24]
  40be4c:	scvtf	d0, w0
  40be50:	fmul	d1, d1, d0
  40be54:	ldr	w0, [sp, #20]
  40be58:	scvtf	d0, w0
  40be5c:	fdiv	d1, d1, d0
  40be60:	ldr	w0, [sp, #16]
  40be64:	scvtf	d0, w0
  40be68:	mov	x0, #0x400000000000        	// #70368744177664
  40be6c:	movk	x0, #0x408f, lsl #48
  40be70:	fmov	d2, x0
  40be74:	fdiv	d0, d0, d2
  40be78:	fmul	d1, d1, d0
  40be7c:	fmov	d0, #5.000000000000000000e-01
  40be80:	fadd	d0, d1, d0
  40be84:	fcvtzs	w0, d0
  40be88:	b	40bed4 <sqrt@plt+0xa524>
  40be8c:	ldr	w0, [sp, #28]
  40be90:	scvtf	d1, w0
  40be94:	ldr	w0, [sp, #24]
  40be98:	scvtf	d0, w0
  40be9c:	fmul	d1, d1, d0
  40bea0:	ldr	w0, [sp, #20]
  40bea4:	scvtf	d0, w0
  40bea8:	fdiv	d1, d1, d0
  40beac:	ldr	w0, [sp, #16]
  40beb0:	scvtf	d0, w0
  40beb4:	mov	x0, #0x400000000000        	// #70368744177664
  40beb8:	movk	x0, #0x408f, lsl #48
  40bebc:	fmov	d2, x0
  40bec0:	fdiv	d0, d0, d2
  40bec4:	fmul	d1, d1, d0
  40bec8:	fmov	d0, #5.000000000000000000e-01
  40becc:	fsub	d0, d1, d0
  40bed0:	fcvtzs	w0, d0
  40bed4:	ldp	x29, x30, [sp], #32
  40bed8:	ret
  40bedc:	stp	x29, x30, [sp, #-48]!
  40bee0:	mov	x29, sp
  40bee4:	str	x0, [sp, #24]
  40bee8:	strb	w1, [sp, #23]
  40beec:	str	xzr, [sp, #40]
  40bef0:	ldrb	w0, [sp, #23]
  40bef4:	cmp	w0, #0x70
  40bef8:	b.eq	40bf34 <sqrt@plt+0xa584>  // b.none
  40befc:	cmp	w0, #0x70
  40bf00:	b.gt	40bf60 <sqrt@plt+0xa5b0>
  40bf04:	cmp	w0, #0x69
  40bf08:	b.eq	40bf28 <sqrt@plt+0xa578>  // b.none
  40bf0c:	cmp	w0, #0x69
  40bf10:	b.gt	40bf60 <sqrt@plt+0xa5b0>
  40bf14:	cmp	w0, #0x50
  40bf18:	b.eq	40bf44 <sqrt@plt+0xa594>  // b.none
  40bf1c:	cmp	w0, #0x63
  40bf20:	b.eq	40bf50 <sqrt@plt+0xa5a0>  // b.none
  40bf24:	b	40bf60 <sqrt@plt+0xa5b0>
  40bf28:	fmov	d0, #1.000000000000000000e+00
  40bf2c:	str	d0, [sp, #40]
  40bf30:	b	40bf78 <sqrt@plt+0xa5c8>
  40bf34:	mov	x0, #0x4052000000000000    	// #4634766966517661696
  40bf38:	fmov	d0, x0
  40bf3c:	str	d0, [sp, #40]
  40bf40:	b	40bf78 <sqrt@plt+0xa5c8>
  40bf44:	fmov	d0, #6.000000000000000000e+00
  40bf48:	str	d0, [sp, #40]
  40bf4c:	b	40bf78 <sqrt@plt+0xa5c8>
  40bf50:	adrp	x0, 417000 <_ZdlPvm@@Base+0x31ac>
  40bf54:	ldr	d0, [x0, #408]
  40bf58:	str	d0, [sp, #40]
  40bf5c:	b	40bf78 <sqrt@plt+0xa5c8>
  40bf60:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40bf64:	add	x2, x0, #0xa38
  40bf68:	mov	w1, #0x11f                 	// #287
  40bf6c:	mov	w0, #0x0                   	// #0
  40bf70:	bl	404d20 <sqrt@plt+0x3370>
  40bf74:	nop
  40bf78:	ldr	d0, [sp, #40]
  40bf7c:	fcmp	d0, #0.0
  40bf80:	b.eq	40bfa4 <sqrt@plt+0xa5f4>  // b.none
  40bf84:	ldr	x0, [sp, #24]
  40bf88:	ldr	d1, [x0]
  40bf8c:	ldr	d0, [sp, #40]
  40bf90:	fdiv	d0, d1, d0
  40bf94:	ldr	x0, [sp, #24]
  40bf98:	str	d0, [x0]
  40bf9c:	mov	w0, #0x1                   	// #1
  40bfa0:	b	40bfa8 <sqrt@plt+0xa5f8>
  40bfa4:	mov	w0, #0x0                   	// #0
  40bfa8:	ldp	x29, x30, [sp], #48
  40bfac:	ret
  40bfb0:	stp	x29, x30, [sp, #-80]!
  40bfb4:	mov	x29, sp
  40bfb8:	str	d8, [sp, #16]
  40bfbc:	str	x0, [sp, #56]
  40bfc0:	str	x1, [sp, #48]
  40bfc4:	str	w2, [sp, #44]
  40bfc8:	str	w3, [sp, #40]
  40bfcc:	ldr	w2, [sp, #44]
  40bfd0:	ldr	x1, [sp, #48]
  40bfd4:	ldr	x0, [sp, #56]
  40bfd8:	bl	40c628 <sqrt@plt+0xac78>
  40bfdc:	str	w0, [sp, #76]
  40bfe0:	ldr	w0, [sp, #76]
  40bfe4:	scvtf	d8, w0
  40bfe8:	ldr	x0, [sp, #56]
  40bfec:	ldr	d1, [x0, #48]
  40bff0:	ldr	w0, [sp, #40]
  40bff4:	scvtf	d0, w0
  40bff8:	fadd	d0, d1, d0
  40bffc:	adrp	x0, 417000 <_ZdlPvm@@Base+0x31ac>
  40c000:	ldr	d1, [x0, #416]
  40c004:	fmul	d0, d0, d1
  40c008:	mov	x0, #0x800000000000        	// #140737488355328
  40c00c:	movk	x0, #0x4066, lsl #48
  40c010:	fmov	d1, x0
  40c014:	fdiv	d0, d0, d1
  40c018:	bl	401910 <tan@plt>
  40c01c:	fmul	d1, d8, d0
  40c020:	fmov	d0, #5.000000000000000000e-01
  40c024:	fadd	d0, d1, d0
  40c028:	fcvtzs	w0, d0
  40c02c:	ldr	d8, [sp, #16]
  40c030:	ldp	x29, x30, [sp], #80
  40c034:	ret
  40c038:	stp	x29, x30, [sp, #-48]!
  40c03c:	mov	x29, sp
  40c040:	str	x0, [sp, #24]
  40c044:	str	x1, [sp, #16]
  40c048:	ldr	x0, [sp, #16]
  40c04c:	bl	40fbe8 <sqrt@plt+0xe238>
  40c050:	str	w0, [sp, #44]
  40c054:	ldr	w0, [sp, #44]
  40c058:	mvn	w0, w0
  40c05c:	lsr	w0, w0, #31
  40c060:	and	w0, w0, #0xff
  40c064:	mov	w3, w0
  40c068:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40c06c:	add	x2, x0, #0xa38
  40c070:	mov	w1, #0x132                 	// #306
  40c074:	mov	w0, w3
  40c078:	bl	404d20 <sqrt@plt+0x3370>
  40c07c:	ldr	x0, [sp, #24]
  40c080:	ldr	w0, [x0, #72]
  40c084:	ldr	w1, [sp, #44]
  40c088:	cmp	w1, w0
  40c08c:	b.ge	40c0b8 <sqrt@plt+0xa708>  // b.tcont
  40c090:	ldr	x0, [sp, #24]
  40c094:	ldr	x1, [x0, #64]
  40c098:	ldrsw	x0, [sp, #44]
  40c09c:	lsl	x0, x0, #2
  40c0a0:	add	x0, x1, x0
  40c0a4:	ldr	w0, [x0]
  40c0a8:	cmp	w0, #0x0
  40c0ac:	b.lt	40c0b8 <sqrt@plt+0xa708>  // b.tstop
  40c0b0:	mov	w0, #0x1                   	// #1
  40c0b4:	b	40c118 <sqrt@plt+0xa768>
  40c0b8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40c0bc:	add	x0, x0, #0xad0
  40c0c0:	ldr	w0, [x0]
  40c0c4:	cmp	w0, #0x0
  40c0c8:	b.eq	40c114 <sqrt@plt+0xa764>  // b.none
  40c0cc:	ldr	x0, [sp, #16]
  40c0d0:	bl	40b6a0 <sqrt@plt+0x9cf0>
  40c0d4:	mvn	w0, w0
  40c0d8:	lsr	w0, w0, #31
  40c0dc:	and	w0, w0, #0xff
  40c0e0:	cmp	w0, #0x0
  40c0e4:	b.eq	40c0f0 <sqrt@plt+0xa740>  // b.none
  40c0e8:	mov	w0, #0x1                   	// #1
  40c0ec:	b	40c118 <sqrt@plt+0xa768>
  40c0f0:	ldr	x0, [sp, #16]
  40c0f4:	bl	40fbd0 <sqrt@plt+0xe220>
  40c0f8:	mvn	w0, w0
  40c0fc:	lsr	w0, w0, #31
  40c100:	and	w0, w0, #0xff
  40c104:	cmp	w0, #0x0
  40c108:	b.eq	40c114 <sqrt@plt+0xa764>  // b.none
  40c10c:	mov	w0, #0x1                   	// #1
  40c110:	b	40c118 <sqrt@plt+0xa768>
  40c114:	mov	w0, #0x0                   	// #0
  40c118:	ldp	x29, x30, [sp], #48
  40c11c:	ret
  40c120:	sub	sp, sp, #0x10
  40c124:	str	x0, [sp, #8]
  40c128:	ldr	x0, [sp, #8]
  40c12c:	ldr	w0, [x0, #28]
  40c130:	add	sp, sp, #0x10
  40c134:	ret
  40c138:	stp	x29, x30, [sp, #-64]!
  40c13c:	mov	x29, sp
  40c140:	str	x0, [sp, #40]
  40c144:	str	w1, [sp, #36]
  40c148:	str	w2, [sp, #32]
  40c14c:	str	x3, [sp, #24]
  40c150:	ldr	x0, [sp, #40]
  40c154:	ldr	x1, [sp, #24]
  40c158:	str	x1, [x0]
  40c15c:	ldr	x0, [sp, #40]
  40c160:	ldr	w1, [sp, #36]
  40c164:	str	w1, [x0, #8]
  40c168:	ldrsw	x0, [sp, #32]
  40c16c:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  40c170:	cmp	x0, x1
  40c174:	b.hi	40c194 <sqrt@plt+0xa7e4>  // b.pmore
  40c178:	lsl	x0, x0, #2
  40c17c:	bl	401610 <_Znam@plt>
  40c180:	mov	x1, x0
  40c184:	ldr	x0, [sp, #40]
  40c188:	str	x1, [x0, #16]
  40c18c:	str	wzr, [sp, #60]
  40c190:	b	40c198 <sqrt@plt+0xa7e8>
  40c194:	bl	401860 <__cxa_throw_bad_array_new_length@plt>
  40c198:	ldr	w1, [sp, #60]
  40c19c:	ldr	w0, [sp, #32]
  40c1a0:	cmp	w1, w0
  40c1a4:	b.ge	40c1d4 <sqrt@plt+0xa824>  // b.tcont
  40c1a8:	ldr	x0, [sp, #40]
  40c1ac:	ldr	x1, [x0, #16]
  40c1b0:	ldrsw	x0, [sp, #60]
  40c1b4:	lsl	x0, x0, #2
  40c1b8:	add	x0, x1, x0
  40c1bc:	mov	w1, #0xffffffff            	// #-1
  40c1c0:	str	w1, [x0]
  40c1c4:	ldr	w0, [sp, #60]
  40c1c8:	add	w0, w0, #0x1
  40c1cc:	str	w0, [sp, #60]
  40c1d0:	b	40c198 <sqrt@plt+0xa7e8>
  40c1d4:	nop
  40c1d8:	ldp	x29, x30, [sp], #64
  40c1dc:	ret
  40c1e0:	stp	x29, x30, [sp, #-32]!
  40c1e4:	mov	x29, sp
  40c1e8:	str	x0, [sp, #24]
  40c1ec:	ldr	x0, [sp, #24]
  40c1f0:	ldr	x0, [x0, #16]
  40c1f4:	cmp	x0, #0x0
  40c1f8:	b.eq	40c208 <sqrt@plt+0xa858>  // b.none
  40c1fc:	ldr	x0, [sp, #24]
  40c200:	ldr	x0, [x0, #16]
  40c204:	bl	401820 <_ZdaPv@plt>
  40c208:	nop
  40c20c:	ldp	x29, x30, [sp], #32
  40c210:	ret
  40c214:	stp	x29, x30, [sp, #-128]!
  40c218:	mov	x29, sp
  40c21c:	stp	x19, x20, [sp, #16]
  40c220:	str	x0, [sp, #56]
  40c224:	str	x1, [sp, #48]
  40c228:	str	w2, [sp, #44]
  40c22c:	ldr	x0, [sp, #48]
  40c230:	bl	40fbe8 <sqrt@plt+0xe238>
  40c234:	str	w0, [sp, #104]
  40c238:	ldr	w0, [sp, #104]
  40c23c:	mvn	w0, w0
  40c240:	lsr	w0, w0, #31
  40c244:	and	w0, w0, #0xff
  40c248:	mov	w3, w0
  40c24c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40c250:	add	x2, x0, #0xa38
  40c254:	mov	w1, #0x158                 	// #344
  40c258:	mov	w0, w3
  40c25c:	bl	404d20 <sqrt@plt+0x3370>
  40c260:	ldr	x0, [sp, #56]
  40c264:	ldr	w0, [x0, #56]
  40c268:	cmp	w0, #0x0
  40c26c:	b.ne	40c27c <sqrt@plt+0xa8cc>  // b.any
  40c270:	ldr	w0, [sp, #44]
  40c274:	str	w0, [sp, #124]
  40c278:	b	40c30c <sqrt@plt+0xa95c>
  40c27c:	ldr	x0, [sp, #56]
  40c280:	ldr	w0, [x0, #56]
  40c284:	mov	w1, #0xfe0b                	// #65035
  40c288:	movk	w1, #0x7fff, lsl #16
  40c28c:	sdiv	w0, w1, w0
  40c290:	ldr	w1, [sp, #44]
  40c294:	cmp	w1, w0
  40c298:	b.gt	40c2d4 <sqrt@plt+0xa924>
  40c29c:	ldr	x0, [sp, #56]
  40c2a0:	ldr	w1, [x0, #56]
  40c2a4:	ldr	w0, [sp, #44]
  40c2a8:	mul	w0, w1, w0
  40c2ac:	add	w0, w0, #0x1f4
  40c2b0:	mov	w1, #0x4dd3                	// #19923
  40c2b4:	movk	w1, #0x1062, lsl #16
  40c2b8:	smull	x1, w0, w1
  40c2bc:	lsr	x1, x1, #32
  40c2c0:	asr	w1, w1, #6
  40c2c4:	asr	w0, w0, #31
  40c2c8:	sub	w0, w1, w0
  40c2cc:	str	w0, [sp, #124]
  40c2d0:	b	40c30c <sqrt@plt+0xa95c>
  40c2d4:	ldr	w0, [sp, #44]
  40c2d8:	scvtf	d1, w0
  40c2dc:	ldr	x0, [sp, #56]
  40c2e0:	ldr	w0, [x0, #56]
  40c2e4:	scvtf	d0, w0
  40c2e8:	fmul	d0, d1, d0
  40c2ec:	mov	x0, #0x400000000000        	// #70368744177664
  40c2f0:	movk	x0, #0x408f, lsl #48
  40c2f4:	fmov	d1, x0
  40c2f8:	fdiv	d1, d0, d1
  40c2fc:	fmov	d0, #5.000000000000000000e-01
  40c300:	fadd	d0, d1, d0
  40c304:	fcvtzs	w0, d0
  40c308:	str	w0, [sp, #124]
  40c30c:	ldr	x0, [sp, #56]
  40c310:	ldr	w0, [x0, #72]
  40c314:	ldr	w1, [sp, #104]
  40c318:	cmp	w1, w0
  40c31c:	b.ge	40c554 <sqrt@plt+0xaba4>  // b.tcont
  40c320:	ldr	x0, [sp, #56]
  40c324:	ldr	x1, [x0, #64]
  40c328:	ldrsw	x0, [sp, #104]
  40c32c:	lsl	x0, x0, #2
  40c330:	add	x0, x1, x0
  40c334:	ldr	w0, [x0]
  40c338:	cmp	w0, #0x0
  40c33c:	b.lt	40c554 <sqrt@plt+0xaba4>  // b.tstop
  40c340:	ldr	x0, [sp, #56]
  40c344:	ldr	x1, [x0, #64]
  40c348:	ldrsw	x0, [sp, #104]
  40c34c:	lsl	x0, x0, #2
  40c350:	add	x0, x1, x0
  40c354:	ldr	w0, [x0]
  40c358:	str	w0, [sp, #100]
  40c35c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40c360:	add	x0, x0, #0xaa4
  40c364:	ldr	w0, [x0]
  40c368:	ldr	w1, [sp, #124]
  40c36c:	cmp	w1, w0
  40c370:	b.eq	40c388 <sqrt@plt+0xa9d8>  // b.none
  40c374:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40c378:	add	x0, x0, #0xac8
  40c37c:	ldr	w0, [x0]
  40c380:	cmp	w0, #0x0
  40c384:	b.eq	40c3b0 <sqrt@plt+0xaa00>  // b.none
  40c388:	ldr	x0, [sp, #56]
  40c38c:	ldr	x2, [x0, #80]
  40c390:	ldrsw	x1, [sp, #100]
  40c394:	mov	x0, x1
  40c398:	lsl	x0, x0, #2
  40c39c:	add	x0, x0, x1
  40c3a0:	lsl	x0, x0, #3
  40c3a4:	add	x0, x2, x0
  40c3a8:	ldr	w0, [x0, #8]
  40c3ac:	b	40c61c <sqrt@plt+0xac6c>
  40c3b0:	ldr	x0, [sp, #56]
  40c3b4:	ldr	x0, [x0, #96]
  40c3b8:	cmp	x0, #0x0
  40c3bc:	b.ne	40c3f4 <sqrt@plt+0xaa44>  // b.any
  40c3c0:	mov	x0, #0x18                  	// #24
  40c3c4:	bl	413d98 <_Znwm@@Base>
  40c3c8:	mov	x19, x0
  40c3cc:	ldr	x0, [sp, #56]
  40c3d0:	ldr	w0, [x0, #92]
  40c3d4:	mov	x3, #0x0                   	// #0
  40c3d8:	mov	w2, w0
  40c3dc:	ldr	w1, [sp, #124]
  40c3e0:	mov	x0, x19
  40c3e4:	bl	40c138 <sqrt@plt+0xa788>
  40c3e8:	ldr	x0, [sp, #56]
  40c3ec:	str	x19, [x0, #96]
  40c3f0:	b	40c4dc <sqrt@plt+0xab2c>
  40c3f4:	ldr	x0, [sp, #56]
  40c3f8:	ldr	x0, [x0, #96]
  40c3fc:	ldr	w0, [x0, #8]
  40c400:	ldr	w1, [sp, #124]
  40c404:	cmp	w1, w0
  40c408:	b.eq	40c4dc <sqrt@plt+0xab2c>  // b.none
  40c40c:	ldr	x0, [sp, #56]
  40c410:	add	x0, x0, #0x60
  40c414:	str	x0, [sp, #112]
  40c418:	ldr	x0, [sp, #112]
  40c41c:	ldr	x0, [x0]
  40c420:	cmp	x0, #0x0
  40c424:	b.eq	40c454 <sqrt@plt+0xaaa4>  // b.none
  40c428:	ldr	x0, [sp, #112]
  40c42c:	ldr	x0, [x0]
  40c430:	ldr	w0, [x0, #8]
  40c434:	ldr	w1, [sp, #124]
  40c438:	cmp	w1, w0
  40c43c:	b.eq	40c450 <sqrt@plt+0xaaa0>  // b.none
  40c440:	ldr	x0, [sp, #112]
  40c444:	ldr	x0, [x0]
  40c448:	str	x0, [sp, #112]
  40c44c:	b	40c418 <sqrt@plt+0xaa68>
  40c450:	nop
  40c454:	ldr	x0, [sp, #112]
  40c458:	ldr	x0, [x0]
  40c45c:	cmp	x0, #0x0
  40c460:	b.eq	40c4a4 <sqrt@plt+0xaaf4>  // b.none
  40c464:	ldr	x0, [sp, #112]
  40c468:	ldr	x0, [x0]
  40c46c:	str	x0, [sp, #88]
  40c470:	ldr	x0, [sp, #112]
  40c474:	ldr	x0, [x0]
  40c478:	ldr	x1, [x0]
  40c47c:	ldr	x0, [sp, #112]
  40c480:	str	x1, [x0]
  40c484:	ldr	x0, [sp, #56]
  40c488:	ldr	x1, [x0, #96]
  40c48c:	ldr	x0, [sp, #88]
  40c490:	str	x1, [x0]
  40c494:	ldr	x0, [sp, #56]
  40c498:	ldr	x1, [sp, #88]
  40c49c:	str	x1, [x0, #96]
  40c4a0:	b	40c4dc <sqrt@plt+0xab2c>
  40c4a4:	mov	x0, #0x18                  	// #24
  40c4a8:	bl	413d98 <_Znwm@@Base>
  40c4ac:	mov	x19, x0
  40c4b0:	ldr	x0, [sp, #56]
  40c4b4:	ldr	w1, [x0, #92]
  40c4b8:	ldr	x0, [sp, #56]
  40c4bc:	ldr	x0, [x0, #96]
  40c4c0:	mov	x3, x0
  40c4c4:	mov	w2, w1
  40c4c8:	ldr	w1, [sp, #124]
  40c4cc:	mov	x0, x19
  40c4d0:	bl	40c138 <sqrt@plt+0xa788>
  40c4d4:	ldr	x0, [sp, #56]
  40c4d8:	str	x19, [x0, #96]
  40c4dc:	ldr	x0, [sp, #56]
  40c4e0:	ldr	x0, [x0, #96]
  40c4e4:	ldr	x1, [x0, #16]
  40c4e8:	ldrsw	x0, [sp, #100]
  40c4ec:	lsl	x0, x0, #2
  40c4f0:	add	x0, x1, x0
  40c4f4:	str	x0, [sp, #80]
  40c4f8:	ldr	x0, [sp, #80]
  40c4fc:	ldr	w0, [x0]
  40c500:	cmp	w0, #0x0
  40c504:	b.ge	40c548 <sqrt@plt+0xab98>  // b.tcont
  40c508:	ldr	x0, [sp, #56]
  40c50c:	ldr	x2, [x0, #80]
  40c510:	ldrsw	x1, [sp, #100]
  40c514:	mov	x0, x1
  40c518:	lsl	x0, x0, #2
  40c51c:	add	x0, x0, x1
  40c520:	lsl	x0, x0, #3
  40c524:	add	x0, x2, x0
  40c528:	ldr	w0, [x0, #8]
  40c52c:	ldr	w2, [sp, #44]
  40c530:	mov	w1, w0
  40c534:	ldr	x0, [sp, #56]
  40c538:	bl	40fc00 <sqrt@plt+0xe250>
  40c53c:	mov	w1, w0
  40c540:	ldr	x0, [sp, #80]
  40c544:	str	w1, [x0]
  40c548:	ldr	x0, [sp, #80]
  40c54c:	ldr	w0, [x0]
  40c550:	b	40c61c <sqrt@plt+0xac6c>
  40c554:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40c558:	add	x0, x0, #0xad0
  40c55c:	ldr	w0, [x0]
  40c560:	cmp	w0, #0x0
  40c564:	b.eq	40c5e8 <sqrt@plt+0xac38>  // b.none
  40c568:	mov	w0, #0x18                  	// #24
  40c56c:	str	w0, [sp, #108]
  40c570:	ldr	x1, [sp, #48]
  40c574:	ldr	x0, [sp, #56]
  40c578:	bl	40ce98 <sqrt@plt+0xb4e8>
  40c57c:	bl	401840 <wcwidth@plt>
  40c580:	str	w0, [sp, #76]
  40c584:	ldr	w0, [sp, #76]
  40c588:	cmp	w0, #0x1
  40c58c:	b.le	40c5a0 <sqrt@plt+0xabf0>
  40c590:	ldr	w1, [sp, #108]
  40c594:	ldr	w0, [sp, #76]
  40c598:	mul	w0, w1, w0
  40c59c:	str	w0, [sp, #108]
  40c5a0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40c5a4:	add	x0, x0, #0xaa4
  40c5a8:	ldr	w0, [x0]
  40c5ac:	ldr	w1, [sp, #124]
  40c5b0:	cmp	w1, w0
  40c5b4:	b.eq	40c5cc <sqrt@plt+0xac1c>  // b.none
  40c5b8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40c5bc:	add	x0, x0, #0xac8
  40c5c0:	ldr	w0, [x0]
  40c5c4:	cmp	w0, #0x0
  40c5c8:	b.eq	40c5d4 <sqrt@plt+0xac24>  // b.none
  40c5cc:	ldr	w0, [sp, #108]
  40c5d0:	b	40c61c <sqrt@plt+0xac6c>
  40c5d4:	ldr	w2, [sp, #44]
  40c5d8:	ldr	w1, [sp, #108]
  40c5dc:	ldr	x0, [sp, #56]
  40c5e0:	bl	40fc00 <sqrt@plt+0xe250>
  40c5e4:	b	40c61c <sqrt@plt+0xac6c>
  40c5e8:	bl	4018d0 <abort@plt>
  40c5ec:	mov	x20, x0
  40c5f0:	mov	x1, #0x18                  	// #24
  40c5f4:	mov	x0, x19
  40c5f8:	bl	413e54 <_ZdlPvm@@Base>
  40c5fc:	mov	x0, x20
  40c600:	bl	401940 <_Unwind_Resume@plt>
  40c604:	mov	x20, x0
  40c608:	mov	x1, #0x18                  	// #24
  40c60c:	mov	x0, x19
  40c610:	bl	413e54 <_ZdlPvm@@Base>
  40c614:	mov	x0, x20
  40c618:	bl	401940 <_Unwind_Resume@plt>
  40c61c:	ldp	x19, x20, [sp, #16]
  40c620:	ldp	x29, x30, [sp], #128
  40c624:	ret
  40c628:	stp	x29, x30, [sp, #-64]!
  40c62c:	mov	x29, sp
  40c630:	str	x0, [sp, #40]
  40c634:	str	x1, [sp, #32]
  40c638:	str	w2, [sp, #28]
  40c63c:	ldr	x0, [sp, #32]
  40c640:	bl	40fbe8 <sqrt@plt+0xe238>
  40c644:	str	w0, [sp, #60]
  40c648:	ldr	w0, [sp, #60]
  40c64c:	mvn	w0, w0
  40c650:	lsr	w0, w0, #31
  40c654:	and	w0, w0, #0xff
  40c658:	mov	w3, w0
  40c65c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40c660:	add	x2, x0, #0xa38
  40c664:	mov	w1, #0x190                 	// #400
  40c668:	mov	w0, w3
  40c66c:	bl	404d20 <sqrt@plt+0x3370>
  40c670:	ldr	x0, [sp, #40]
  40c674:	ldr	w0, [x0, #72]
  40c678:	ldr	w1, [sp, #60]
  40c67c:	cmp	w1, w0
  40c680:	b.ge	40c6f4 <sqrt@plt+0xad44>  // b.tcont
  40c684:	ldr	x0, [sp, #40]
  40c688:	ldr	x1, [x0, #64]
  40c68c:	ldrsw	x0, [sp, #60]
  40c690:	lsl	x0, x0, #2
  40c694:	add	x0, x1, x0
  40c698:	ldr	w0, [x0]
  40c69c:	cmp	w0, #0x0
  40c6a0:	b.lt	40c6f4 <sqrt@plt+0xad44>  // b.tstop
  40c6a4:	ldr	x0, [sp, #40]
  40c6a8:	ldr	x2, [x0, #80]
  40c6ac:	ldr	x0, [sp, #40]
  40c6b0:	ldr	x1, [x0, #64]
  40c6b4:	ldrsw	x0, [sp, #60]
  40c6b8:	lsl	x0, x0, #2
  40c6bc:	add	x0, x1, x0
  40c6c0:	ldr	w0, [x0]
  40c6c4:	sxtw	x1, w0
  40c6c8:	mov	x0, x1
  40c6cc:	lsl	x0, x0, #2
  40c6d0:	add	x0, x0, x1
  40c6d4:	lsl	x0, x0, #3
  40c6d8:	add	x0, x2, x0
  40c6dc:	ldr	w0, [x0, #12]
  40c6e0:	ldr	w2, [sp, #28]
  40c6e4:	mov	w1, w0
  40c6e8:	ldr	x0, [sp, #40]
  40c6ec:	bl	40fc00 <sqrt@plt+0xe250>
  40c6f0:	b	40c714 <sqrt@plt+0xad64>
  40c6f4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40c6f8:	add	x0, x0, #0xad0
  40c6fc:	ldr	w0, [x0]
  40c700:	cmp	w0, #0x0
  40c704:	b.eq	40c710 <sqrt@plt+0xad60>  // b.none
  40c708:	mov	w0, #0x0                   	// #0
  40c70c:	b	40c714 <sqrt@plt+0xad64>
  40c710:	bl	4018d0 <abort@plt>
  40c714:	ldp	x29, x30, [sp], #64
  40c718:	ret
  40c71c:	stp	x29, x30, [sp, #-64]!
  40c720:	mov	x29, sp
  40c724:	str	x0, [sp, #40]
  40c728:	str	x1, [sp, #32]
  40c72c:	str	w2, [sp, #28]
  40c730:	ldr	x0, [sp, #32]
  40c734:	bl	40fbe8 <sqrt@plt+0xe238>
  40c738:	str	w0, [sp, #60]
  40c73c:	ldr	w0, [sp, #60]
  40c740:	mvn	w0, w0
  40c744:	lsr	w0, w0, #31
  40c748:	and	w0, w0, #0xff
  40c74c:	mov	w3, w0
  40c750:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40c754:	add	x2, x0, #0xa38
  40c758:	mov	w1, #0x19f                 	// #415
  40c75c:	mov	w0, w3
  40c760:	bl	404d20 <sqrt@plt+0x3370>
  40c764:	ldr	x0, [sp, #40]
  40c768:	ldr	w0, [x0, #72]
  40c76c:	ldr	w1, [sp, #60]
  40c770:	cmp	w1, w0
  40c774:	b.ge	40c7e8 <sqrt@plt+0xae38>  // b.tcont
  40c778:	ldr	x0, [sp, #40]
  40c77c:	ldr	x1, [x0, #64]
  40c780:	ldrsw	x0, [sp, #60]
  40c784:	lsl	x0, x0, #2
  40c788:	add	x0, x1, x0
  40c78c:	ldr	w0, [x0]
  40c790:	cmp	w0, #0x0
  40c794:	b.lt	40c7e8 <sqrt@plt+0xae38>  // b.tstop
  40c798:	ldr	x0, [sp, #40]
  40c79c:	ldr	x2, [x0, #80]
  40c7a0:	ldr	x0, [sp, #40]
  40c7a4:	ldr	x1, [x0, #64]
  40c7a8:	ldrsw	x0, [sp, #60]
  40c7ac:	lsl	x0, x0, #2
  40c7b0:	add	x0, x1, x0
  40c7b4:	ldr	w0, [x0]
  40c7b8:	sxtw	x1, w0
  40c7bc:	mov	x0, x1
  40c7c0:	lsl	x0, x0, #2
  40c7c4:	add	x0, x0, x1
  40c7c8:	lsl	x0, x0, #3
  40c7cc:	add	x0, x2, x0
  40c7d0:	ldr	w0, [x0, #16]
  40c7d4:	ldr	w2, [sp, #28]
  40c7d8:	mov	w1, w0
  40c7dc:	ldr	x0, [sp, #40]
  40c7e0:	bl	40fc00 <sqrt@plt+0xe250>
  40c7e4:	b	40c808 <sqrt@plt+0xae58>
  40c7e8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40c7ec:	add	x0, x0, #0xad0
  40c7f0:	ldr	w0, [x0]
  40c7f4:	cmp	w0, #0x0
  40c7f8:	b.eq	40c804 <sqrt@plt+0xae54>  // b.none
  40c7fc:	mov	w0, #0x0                   	// #0
  40c800:	b	40c808 <sqrt@plt+0xae58>
  40c804:	bl	4018d0 <abort@plt>
  40c808:	ldp	x29, x30, [sp], #64
  40c80c:	ret
  40c810:	stp	x29, x30, [sp, #-64]!
  40c814:	mov	x29, sp
  40c818:	str	x0, [sp, #40]
  40c81c:	str	x1, [sp, #32]
  40c820:	str	w2, [sp, #28]
  40c824:	ldr	x0, [sp, #32]
  40c828:	bl	40fbe8 <sqrt@plt+0xe238>
  40c82c:	str	w0, [sp, #60]
  40c830:	ldr	w0, [sp, #60]
  40c834:	mvn	w0, w0
  40c838:	lsr	w0, w0, #31
  40c83c:	and	w0, w0, #0xff
  40c840:	mov	w3, w0
  40c844:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40c848:	add	x2, x0, #0xa38
  40c84c:	mov	w1, #0x1ae                 	// #430
  40c850:	mov	w0, w3
  40c854:	bl	404d20 <sqrt@plt+0x3370>
  40c858:	ldr	x0, [sp, #40]
  40c85c:	ldr	w0, [x0, #72]
  40c860:	ldr	w1, [sp, #60]
  40c864:	cmp	w1, w0
  40c868:	b.ge	40c8dc <sqrt@plt+0xaf2c>  // b.tcont
  40c86c:	ldr	x0, [sp, #40]
  40c870:	ldr	x1, [x0, #64]
  40c874:	ldrsw	x0, [sp, #60]
  40c878:	lsl	x0, x0, #2
  40c87c:	add	x0, x1, x0
  40c880:	ldr	w0, [x0]
  40c884:	cmp	w0, #0x0
  40c888:	b.lt	40c8dc <sqrt@plt+0xaf2c>  // b.tstop
  40c88c:	ldr	x0, [sp, #40]
  40c890:	ldr	x2, [x0, #80]
  40c894:	ldr	x0, [sp, #40]
  40c898:	ldr	x1, [x0, #64]
  40c89c:	ldrsw	x0, [sp, #60]
  40c8a0:	lsl	x0, x0, #2
  40c8a4:	add	x0, x1, x0
  40c8a8:	ldr	w0, [x0]
  40c8ac:	sxtw	x1, w0
  40c8b0:	mov	x0, x1
  40c8b4:	lsl	x0, x0, #2
  40c8b8:	add	x0, x0, x1
  40c8bc:	lsl	x0, x0, #3
  40c8c0:	add	x0, x2, x0
  40c8c4:	ldr	w0, [x0, #24]
  40c8c8:	ldr	w2, [sp, #28]
  40c8cc:	mov	w1, w0
  40c8d0:	ldr	x0, [sp, #40]
  40c8d4:	bl	40fc00 <sqrt@plt+0xe250>
  40c8d8:	b	40c8fc <sqrt@plt+0xaf4c>
  40c8dc:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40c8e0:	add	x0, x0, #0xad0
  40c8e4:	ldr	w0, [x0]
  40c8e8:	cmp	w0, #0x0
  40c8ec:	b.eq	40c8f8 <sqrt@plt+0xaf48>  // b.none
  40c8f0:	mov	w0, #0x0                   	// #0
  40c8f4:	b	40c8fc <sqrt@plt+0xaf4c>
  40c8f8:	bl	4018d0 <abort@plt>
  40c8fc:	ldp	x29, x30, [sp], #64
  40c900:	ret
  40c904:	stp	x29, x30, [sp, #-64]!
  40c908:	mov	x29, sp
  40c90c:	str	x0, [sp, #40]
  40c910:	str	x1, [sp, #32]
  40c914:	str	w2, [sp, #28]
  40c918:	ldr	x0, [sp, #32]
  40c91c:	bl	40fbe8 <sqrt@plt+0xe238>
  40c920:	str	w0, [sp, #60]
  40c924:	ldr	w0, [sp, #60]
  40c928:	mvn	w0, w0
  40c92c:	lsr	w0, w0, #31
  40c930:	and	w0, w0, #0xff
  40c934:	mov	w3, w0
  40c938:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40c93c:	add	x2, x0, #0xa38
  40c940:	mov	w1, #0x1bd                 	// #445
  40c944:	mov	w0, w3
  40c948:	bl	404d20 <sqrt@plt+0x3370>
  40c94c:	ldr	x0, [sp, #40]
  40c950:	ldr	w0, [x0, #72]
  40c954:	ldr	w1, [sp, #60]
  40c958:	cmp	w1, w0
  40c95c:	b.ge	40c9d0 <sqrt@plt+0xb020>  // b.tcont
  40c960:	ldr	x0, [sp, #40]
  40c964:	ldr	x1, [x0, #64]
  40c968:	ldrsw	x0, [sp, #60]
  40c96c:	lsl	x0, x0, #2
  40c970:	add	x0, x1, x0
  40c974:	ldr	w0, [x0]
  40c978:	cmp	w0, #0x0
  40c97c:	b.lt	40c9d0 <sqrt@plt+0xb020>  // b.tstop
  40c980:	ldr	x0, [sp, #40]
  40c984:	ldr	x2, [x0, #80]
  40c988:	ldr	x0, [sp, #40]
  40c98c:	ldr	x1, [x0, #64]
  40c990:	ldrsw	x0, [sp, #60]
  40c994:	lsl	x0, x0, #2
  40c998:	add	x0, x1, x0
  40c99c:	ldr	w0, [x0]
  40c9a0:	sxtw	x1, w0
  40c9a4:	mov	x0, x1
  40c9a8:	lsl	x0, x0, #2
  40c9ac:	add	x0, x0, x1
  40c9b0:	lsl	x0, x0, #3
  40c9b4:	add	x0, x2, x0
  40c9b8:	ldr	w0, [x0, #20]
  40c9bc:	ldr	w2, [sp, #28]
  40c9c0:	mov	w1, w0
  40c9c4:	ldr	x0, [sp, #40]
  40c9c8:	bl	40fc00 <sqrt@plt+0xe250>
  40c9cc:	b	40c9f0 <sqrt@plt+0xb040>
  40c9d0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40c9d4:	add	x0, x0, #0xad0
  40c9d8:	ldr	w0, [x0]
  40c9dc:	cmp	w0, #0x0
  40c9e0:	b.eq	40c9ec <sqrt@plt+0xb03c>  // b.none
  40c9e4:	mov	w0, #0x0                   	// #0
  40c9e8:	b	40c9f0 <sqrt@plt+0xb040>
  40c9ec:	bl	4018d0 <abort@plt>
  40c9f0:	ldp	x29, x30, [sp], #64
  40c9f4:	ret
  40c9f8:	stp	x29, x30, [sp, #-64]!
  40c9fc:	mov	x29, sp
  40ca00:	str	x0, [sp, #40]
  40ca04:	str	x1, [sp, #32]
  40ca08:	str	w2, [sp, #28]
  40ca0c:	ldr	x0, [sp, #32]
  40ca10:	bl	40fbe8 <sqrt@plt+0xe238>
  40ca14:	str	w0, [sp, #60]
  40ca18:	ldr	w0, [sp, #60]
  40ca1c:	mvn	w0, w0
  40ca20:	lsr	w0, w0, #31
  40ca24:	and	w0, w0, #0xff
  40ca28:	mov	w3, w0
  40ca2c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40ca30:	add	x2, x0, #0xa38
  40ca34:	mov	w1, #0x1cc                 	// #460
  40ca38:	mov	w0, w3
  40ca3c:	bl	404d20 <sqrt@plt+0x3370>
  40ca40:	ldr	x0, [sp, #40]
  40ca44:	ldr	w0, [x0, #72]
  40ca48:	ldr	w1, [sp, #60]
  40ca4c:	cmp	w1, w0
  40ca50:	b.ge	40cac4 <sqrt@plt+0xb114>  // b.tcont
  40ca54:	ldr	x0, [sp, #40]
  40ca58:	ldr	x1, [x0, #64]
  40ca5c:	ldrsw	x0, [sp, #60]
  40ca60:	lsl	x0, x0, #2
  40ca64:	add	x0, x1, x0
  40ca68:	ldr	w0, [x0]
  40ca6c:	cmp	w0, #0x0
  40ca70:	b.lt	40cac4 <sqrt@plt+0xb114>  // b.tstop
  40ca74:	ldr	x0, [sp, #40]
  40ca78:	ldr	x2, [x0, #80]
  40ca7c:	ldr	x0, [sp, #40]
  40ca80:	ldr	x1, [x0, #64]
  40ca84:	ldrsw	x0, [sp, #60]
  40ca88:	lsl	x0, x0, #2
  40ca8c:	add	x0, x1, x0
  40ca90:	ldr	w0, [x0]
  40ca94:	sxtw	x1, w0
  40ca98:	mov	x0, x1
  40ca9c:	lsl	x0, x0, #2
  40caa0:	add	x0, x0, x1
  40caa4:	lsl	x0, x0, #3
  40caa8:	add	x0, x2, x0
  40caac:	ldr	w0, [x0, #28]
  40cab0:	ldr	w2, [sp, #28]
  40cab4:	mov	w1, w0
  40cab8:	ldr	x0, [sp, #40]
  40cabc:	bl	40fc00 <sqrt@plt+0xe250>
  40cac0:	b	40cae4 <sqrt@plt+0xb134>
  40cac4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40cac8:	add	x0, x0, #0xad0
  40cacc:	ldr	w0, [x0]
  40cad0:	cmp	w0, #0x0
  40cad4:	b.eq	40cae0 <sqrt@plt+0xb130>  // b.none
  40cad8:	mov	w0, #0x0                   	// #0
  40cadc:	b	40cae4 <sqrt@plt+0xb134>
  40cae0:	bl	4018d0 <abort@plt>
  40cae4:	ldp	x29, x30, [sp], #64
  40cae8:	ret
  40caec:	stp	x29, x30, [sp, #-32]!
  40caf0:	mov	x29, sp
  40caf4:	str	x0, [sp, #24]
  40caf8:	str	w1, [sp, #20]
  40cafc:	ldr	w0, [sp, #20]
  40cb00:	mvn	w0, w0
  40cb04:	lsr	w0, w0, #31
  40cb08:	and	w0, w0, #0xff
  40cb0c:	mov	w3, w0
  40cb10:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40cb14:	add	x2, x0, #0xa38
  40cb18:	mov	w1, #0x1da                 	// #474
  40cb1c:	mov	w0, w3
  40cb20:	bl	404d20 <sqrt@plt+0x3370>
  40cb24:	ldr	w0, [sp, #20]
  40cb28:	cmp	w0, #0x3e8
  40cb2c:	b.ne	40cb3c <sqrt@plt+0xb18c>  // b.any
  40cb30:	ldr	x0, [sp, #24]
  40cb34:	str	wzr, [x0, #56]
  40cb38:	b	40cb48 <sqrt@plt+0xb198>
  40cb3c:	ldr	x0, [sp, #24]
  40cb40:	ldr	w1, [sp, #20]
  40cb44:	str	w1, [x0, #56]
  40cb48:	nop
  40cb4c:	ldp	x29, x30, [sp], #32
  40cb50:	ret
  40cb54:	sub	sp, sp, #0x10
  40cb58:	str	x0, [sp, #8]
  40cb5c:	ldr	x0, [sp, #8]
  40cb60:	ldr	w0, [x0, #56]
  40cb64:	add	sp, sp, #0x10
  40cb68:	ret
  40cb6c:	stp	x29, x30, [sp, #-32]!
  40cb70:	mov	x29, sp
  40cb74:	str	x0, [sp, #24]
  40cb78:	str	w1, [sp, #20]
  40cb7c:	ldr	x0, [sp, #24]
  40cb80:	ldr	w0, [x0, #24]
  40cb84:	ldr	w2, [sp, #20]
  40cb88:	mov	w1, w0
  40cb8c:	ldr	x0, [sp, #24]
  40cb90:	bl	40fc00 <sqrt@plt+0xe250>
  40cb94:	ldp	x29, x30, [sp], #32
  40cb98:	ret
  40cb9c:	sub	sp, sp, #0x30
  40cba0:	str	x0, [sp, #40]
  40cba4:	str	x1, [sp, #32]
  40cba8:	str	x2, [sp, #24]
  40cbac:	str	w3, [sp, #20]
  40cbb0:	str	x4, [sp, #8]
  40cbb4:	ldr	x0, [sp, #40]
  40cbb8:	ldr	x1, [sp, #32]
  40cbbc:	str	x1, [x0]
  40cbc0:	ldr	x0, [sp, #40]
  40cbc4:	ldr	x1, [sp, #24]
  40cbc8:	str	x1, [x0, #8]
  40cbcc:	ldr	x0, [sp, #40]
  40cbd0:	ldr	w1, [sp, #20]
  40cbd4:	str	w1, [x0, #16]
  40cbd8:	ldr	x0, [sp, #40]
  40cbdc:	ldr	x1, [sp, #8]
  40cbe0:	str	x1, [x0, #24]
  40cbe4:	nop
  40cbe8:	add	sp, sp, #0x30
  40cbec:	ret
  40cbf0:	stp	x29, x30, [sp, #-80]!
  40cbf4:	mov	x29, sp
  40cbf8:	str	x19, [sp, #16]
  40cbfc:	str	x0, [sp, #56]
  40cc00:	str	x1, [sp, #48]
  40cc04:	str	x2, [sp, #40]
  40cc08:	str	w3, [sp, #36]
  40cc0c:	ldr	x0, [sp, #56]
  40cc10:	ldr	x0, [x0, #16]
  40cc14:	cmp	x0, #0x0
  40cc18:	b.ne	40cc68 <sqrt@plt+0xb2b8>  // b.any
  40cc1c:	mov	x0, #0xfb8                 	// #4024
  40cc20:	bl	401610 <_Znam@plt>
  40cc24:	mov	x1, x0
  40cc28:	ldr	x0, [sp, #56]
  40cc2c:	str	x1, [x0, #16]
  40cc30:	str	wzr, [sp, #76]
  40cc34:	ldr	w0, [sp, #76]
  40cc38:	cmp	w0, #0x1f6
  40cc3c:	b.gt	40cc68 <sqrt@plt+0xb2b8>
  40cc40:	ldr	x0, [sp, #56]
  40cc44:	ldr	x1, [x0, #16]
  40cc48:	ldrsw	x0, [sp, #76]
  40cc4c:	lsl	x0, x0, #3
  40cc50:	add	x0, x1, x0
  40cc54:	str	xzr, [x0]
  40cc58:	ldr	w0, [sp, #76]
  40cc5c:	add	w0, w0, #0x1
  40cc60:	str	w0, [sp, #76]
  40cc64:	b	40cc34 <sqrt@plt+0xb284>
  40cc68:	ldr	x0, [sp, #56]
  40cc6c:	ldr	x19, [x0, #16]
  40cc70:	ldr	x1, [sp, #40]
  40cc74:	ldr	x0, [sp, #48]
  40cc78:	bl	40fc98 <sqrt@plt+0xe2e8>
  40cc7c:	sxtw	x0, w0
  40cc80:	lsl	x0, x0, #3
  40cc84:	add	x0, x19, x0
  40cc88:	str	x0, [sp, #64]
  40cc8c:	mov	x0, #0x20                  	// #32
  40cc90:	bl	413d98 <_Znwm@@Base>
  40cc94:	mov	x19, x0
  40cc98:	ldr	x0, [sp, #64]
  40cc9c:	ldr	x0, [x0]
  40cca0:	mov	x4, x0
  40cca4:	ldr	w3, [sp, #36]
  40cca8:	ldr	x2, [sp, #40]
  40ccac:	ldr	x1, [sp, #48]
  40ccb0:	mov	x0, x19
  40ccb4:	bl	40cb9c <sqrt@plt+0xb1ec>
  40ccb8:	ldr	x0, [sp, #64]
  40ccbc:	str	x19, [x0]
  40ccc0:	nop
  40ccc4:	ldr	x19, [sp, #16]
  40ccc8:	ldp	x29, x30, [sp], #80
  40cccc:	ret
  40ccd0:	stp	x29, x30, [sp, #-80]!
  40ccd4:	mov	x29, sp
  40ccd8:	str	x19, [sp, #16]
  40ccdc:	str	x0, [sp, #56]
  40cce0:	str	x1, [sp, #48]
  40cce4:	str	x2, [sp, #40]
  40cce8:	str	w3, [sp, #36]
  40ccec:	ldr	x0, [sp, #56]
  40ccf0:	ldr	x0, [x0, #16]
  40ccf4:	cmp	x0, #0x0
  40ccf8:	b.eq	40cd84 <sqrt@plt+0xb3d4>  // b.none
  40ccfc:	ldr	x0, [sp, #56]
  40cd00:	ldr	x19, [x0, #16]
  40cd04:	ldr	x1, [sp, #40]
  40cd08:	ldr	x0, [sp, #48]
  40cd0c:	bl	40fc98 <sqrt@plt+0xe2e8>
  40cd10:	sxtw	x0, w0
  40cd14:	lsl	x0, x0, #3
  40cd18:	add	x0, x19, x0
  40cd1c:	ldr	x0, [x0]
  40cd20:	str	x0, [sp, #72]
  40cd24:	ldr	x0, [sp, #72]
  40cd28:	cmp	x0, #0x0
  40cd2c:	b.eq	40cd84 <sqrt@plt+0xb3d4>  // b.none
  40cd30:	ldr	x0, [sp, #72]
  40cd34:	ldr	x0, [x0]
  40cd38:	ldr	x1, [sp, #48]
  40cd3c:	cmp	x1, x0
  40cd40:	b.ne	40cd74 <sqrt@plt+0xb3c4>  // b.any
  40cd44:	ldr	x0, [sp, #72]
  40cd48:	ldr	x0, [x0, #8]
  40cd4c:	ldr	x1, [sp, #40]
  40cd50:	cmp	x1, x0
  40cd54:	b.ne	40cd74 <sqrt@plt+0xb3c4>  // b.any
  40cd58:	ldr	x0, [sp, #72]
  40cd5c:	ldr	w0, [x0, #16]
  40cd60:	ldr	w2, [sp, #36]
  40cd64:	mov	w1, w0
  40cd68:	ldr	x0, [sp, #56]
  40cd6c:	bl	40fc00 <sqrt@plt+0xe250>
  40cd70:	b	40cd88 <sqrt@plt+0xb3d8>
  40cd74:	ldr	x0, [sp, #72]
  40cd78:	ldr	x0, [x0, #24]
  40cd7c:	str	x0, [sp, #72]
  40cd80:	b	40cd24 <sqrt@plt+0xb374>
  40cd84:	mov	w0, #0x0                   	// #0
  40cd88:	ldr	x19, [sp, #16]
  40cd8c:	ldp	x29, x30, [sp], #80
  40cd90:	ret
  40cd94:	sub	sp, sp, #0x10
  40cd98:	str	x0, [sp, #8]
  40cd9c:	str	w1, [sp, #4]
  40cda0:	ldr	x0, [sp, #8]
  40cda4:	ldr	w1, [x0, #8]
  40cda8:	ldr	w0, [sp, #4]
  40cdac:	and	w0, w1, w0
  40cdb0:	add	sp, sp, #0x10
  40cdb4:	ret
  40cdb8:	stp	x29, x30, [sp, #-48]!
  40cdbc:	mov	x29, sp
  40cdc0:	str	x0, [sp, #24]
  40cdc4:	str	x1, [sp, #16]
  40cdc8:	ldr	x0, [sp, #16]
  40cdcc:	bl	40fbe8 <sqrt@plt+0xe238>
  40cdd0:	str	w0, [sp, #44]
  40cdd4:	ldr	w0, [sp, #44]
  40cdd8:	mvn	w0, w0
  40cddc:	lsr	w0, w0, #31
  40cde0:	and	w0, w0, #0xff
  40cde4:	mov	w3, w0
  40cde8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40cdec:	add	x2, x0, #0xa38
  40cdf0:	mov	w1, #0x215                 	// #533
  40cdf4:	mov	w0, w3
  40cdf8:	bl	404d20 <sqrt@plt+0x3370>
  40cdfc:	ldr	x0, [sp, #24]
  40ce00:	ldr	w0, [x0, #72]
  40ce04:	ldr	w1, [sp, #44]
  40ce08:	cmp	w1, w0
  40ce0c:	b.ge	40ce70 <sqrt@plt+0xb4c0>  // b.tcont
  40ce10:	ldr	x0, [sp, #24]
  40ce14:	ldr	x1, [x0, #64]
  40ce18:	ldrsw	x0, [sp, #44]
  40ce1c:	lsl	x0, x0, #2
  40ce20:	add	x0, x1, x0
  40ce24:	ldr	w0, [x0]
  40ce28:	cmp	w0, #0x0
  40ce2c:	b.lt	40ce70 <sqrt@plt+0xb4c0>  // b.tstop
  40ce30:	ldr	x0, [sp, #24]
  40ce34:	ldr	x2, [x0, #80]
  40ce38:	ldr	x0, [sp, #24]
  40ce3c:	ldr	x1, [x0, #64]
  40ce40:	ldrsw	x0, [sp, #44]
  40ce44:	lsl	x0, x0, #2
  40ce48:	add	x0, x1, x0
  40ce4c:	ldr	w0, [x0]
  40ce50:	sxtw	x1, w0
  40ce54:	mov	x0, x1
  40ce58:	lsl	x0, x0, #2
  40ce5c:	add	x0, x0, x1
  40ce60:	lsl	x0, x0, #3
  40ce64:	add	x0, x2, x0
  40ce68:	ldrb	w0, [x0]
  40ce6c:	b	40ce90 <sqrt@plt+0xb4e0>
  40ce70:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40ce74:	add	x0, x0, #0xad0
  40ce78:	ldr	w0, [x0]
  40ce7c:	cmp	w0, #0x0
  40ce80:	b.eq	40ce8c <sqrt@plt+0xb4dc>  // b.none
  40ce84:	mov	w0, #0x0                   	// #0
  40ce88:	b	40ce90 <sqrt@plt+0xb4e0>
  40ce8c:	bl	4018d0 <abort@plt>
  40ce90:	ldp	x29, x30, [sp], #48
  40ce94:	ret
  40ce98:	stp	x29, x30, [sp, #-48]!
  40ce9c:	mov	x29, sp
  40cea0:	str	x0, [sp, #24]
  40cea4:	str	x1, [sp, #16]
  40cea8:	ldr	x0, [sp, #16]
  40ceac:	bl	40fbe8 <sqrt@plt+0xe238>
  40ceb0:	str	w0, [sp, #44]
  40ceb4:	ldr	w0, [sp, #44]
  40ceb8:	mvn	w0, w0
  40cebc:	lsr	w0, w0, #31
  40cec0:	and	w0, w0, #0xff
  40cec4:	mov	w3, w0
  40cec8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40cecc:	add	x2, x0, #0xa38
  40ced0:	mov	w1, #0x224                 	// #548
  40ced4:	mov	w0, w3
  40ced8:	bl	404d20 <sqrt@plt+0x3370>
  40cedc:	ldr	x0, [sp, #24]
  40cee0:	ldr	w0, [x0, #72]
  40cee4:	ldr	w1, [sp, #44]
  40cee8:	cmp	w1, w0
  40ceec:	b.ge	40cf50 <sqrt@plt+0xb5a0>  // b.tcont
  40cef0:	ldr	x0, [sp, #24]
  40cef4:	ldr	x1, [x0, #64]
  40cef8:	ldrsw	x0, [sp, #44]
  40cefc:	lsl	x0, x0, #2
  40cf00:	add	x0, x1, x0
  40cf04:	ldr	w0, [x0]
  40cf08:	cmp	w0, #0x0
  40cf0c:	b.lt	40cf50 <sqrt@plt+0xb5a0>  // b.tstop
  40cf10:	ldr	x0, [sp, #24]
  40cf14:	ldr	x2, [x0, #80]
  40cf18:	ldr	x0, [sp, #24]
  40cf1c:	ldr	x1, [x0, #64]
  40cf20:	ldrsw	x0, [sp, #44]
  40cf24:	lsl	x0, x0, #2
  40cf28:	add	x0, x1, x0
  40cf2c:	ldr	w0, [x0]
  40cf30:	sxtw	x1, w0
  40cf34:	mov	x0, x1
  40cf38:	lsl	x0, x0, #2
  40cf3c:	add	x0, x0, x1
  40cf40:	lsl	x0, x0, #3
  40cf44:	add	x0, x2, x0
  40cf48:	ldr	w0, [x0, #4]
  40cf4c:	b	40cfa8 <sqrt@plt+0xb5f8>
  40cf50:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40cf54:	add	x0, x0, #0xad0
  40cf58:	ldr	w0, [x0]
  40cf5c:	cmp	w0, #0x0
  40cf60:	b.eq	40cfa4 <sqrt@plt+0xb5f4>  // b.none
  40cf64:	ldr	x0, [sp, #16]
  40cf68:	bl	40b6a0 <sqrt@plt+0x9cf0>
  40cf6c:	str	w0, [sp, #40]
  40cf70:	ldr	w0, [sp, #40]
  40cf74:	cmp	w0, #0x0
  40cf78:	b.lt	40cf84 <sqrt@plt+0xb5d4>  // b.tstop
  40cf7c:	ldr	w0, [sp, #40]
  40cf80:	b	40cfa8 <sqrt@plt+0xb5f8>
  40cf84:	ldr	x0, [sp, #16]
  40cf88:	bl	40fbd0 <sqrt@plt+0xe220>
  40cf8c:	str	w0, [sp, #36]
  40cf90:	ldr	w0, [sp, #36]
  40cf94:	cmp	w0, #0x0
  40cf98:	b.lt	40cfa4 <sqrt@plt+0xb5f4>  // b.tstop
  40cf9c:	ldr	w0, [sp, #36]
  40cfa0:	b	40cfa8 <sqrt@plt+0xb5f8>
  40cfa4:	bl	4018d0 <abort@plt>
  40cfa8:	ldp	x29, x30, [sp], #48
  40cfac:	ret
  40cfb0:	sub	sp, sp, #0x10
  40cfb4:	str	x0, [sp, #8]
  40cfb8:	ldr	x0, [sp, #8]
  40cfbc:	ldr	x0, [x0, #32]
  40cfc0:	add	sp, sp, #0x10
  40cfc4:	ret
  40cfc8:	sub	sp, sp, #0x10
  40cfcc:	str	x0, [sp, #8]
  40cfd0:	ldr	x0, [sp, #8]
  40cfd4:	ldr	x0, [x0, #40]
  40cfd8:	add	sp, sp, #0x10
  40cfdc:	ret
  40cfe0:	stp	x29, x30, [sp, #-48]!
  40cfe4:	mov	x29, sp
  40cfe8:	str	x0, [sp, #24]
  40cfec:	str	x1, [sp, #16]
  40cff0:	ldr	x0, [sp, #16]
  40cff4:	bl	40fbe8 <sqrt@plt+0xe238>
  40cff8:	str	w0, [sp, #44]
  40cffc:	ldr	w0, [sp, #44]
  40d000:	mvn	w0, w0
  40d004:	lsr	w0, w0, #31
  40d008:	and	w0, w0, #0xff
  40d00c:	mov	w3, w0
  40d010:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40d014:	add	x2, x0, #0xa38
  40d018:	mov	w1, #0x245                 	// #581
  40d01c:	mov	w0, w3
  40d020:	bl	404d20 <sqrt@plt+0x3370>
  40d024:	ldr	x0, [sp, #24]
  40d028:	ldr	w0, [x0, #72]
  40d02c:	ldr	w1, [sp, #44]
  40d030:	cmp	w1, w0
  40d034:	b.ge	40d098 <sqrt@plt+0xb6e8>  // b.tcont
  40d038:	ldr	x0, [sp, #24]
  40d03c:	ldr	x1, [x0, #64]
  40d040:	ldrsw	x0, [sp, #44]
  40d044:	lsl	x0, x0, #2
  40d048:	add	x0, x1, x0
  40d04c:	ldr	w0, [x0]
  40d050:	cmp	w0, #0x0
  40d054:	b.lt	40d098 <sqrt@plt+0xb6e8>  // b.tstop
  40d058:	ldr	x0, [sp, #24]
  40d05c:	ldr	x2, [x0, #80]
  40d060:	ldr	x0, [sp, #24]
  40d064:	ldr	x1, [x0, #64]
  40d068:	ldrsw	x0, [sp, #44]
  40d06c:	lsl	x0, x0, #2
  40d070:	add	x0, x1, x0
  40d074:	ldr	w0, [x0]
  40d078:	sxtw	x1, w0
  40d07c:	mov	x0, x1
  40d080:	lsl	x0, x0, #2
  40d084:	add	x0, x0, x1
  40d088:	lsl	x0, x0, #3
  40d08c:	add	x0, x2, x0
  40d090:	ldr	x0, [x0, #32]
  40d094:	b	40d0b8 <sqrt@plt+0xb708>
  40d098:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40d09c:	add	x0, x0, #0xad0
  40d0a0:	ldr	w0, [x0]
  40d0a4:	cmp	w0, #0x0
  40d0a8:	b.eq	40d0b4 <sqrt@plt+0xb704>  // b.none
  40d0ac:	mov	x0, #0x0                   	// #0
  40d0b0:	b	40d0b8 <sqrt@plt+0xb708>
  40d0b4:	bl	4018d0 <abort@plt>
  40d0b8:	ldp	x29, x30, [sp], #48
  40d0bc:	ret
  40d0c0:	sub	sp, sp, #0x10
  40d0c4:	str	x0, [sp, #8]
  40d0c8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40d0cc:	add	x0, x0, #0xad8
  40d0d0:	ldr	x0, [x0]
  40d0d4:	add	sp, sp, #0x10
  40d0d8:	ret
  40d0dc:	stp	x29, x30, [sp, #-64]!
  40d0e0:	mov	x29, sp
  40d0e4:	str	x0, [sp, #24]
  40d0e8:	str	w1, [sp, #20]
  40d0ec:	ldr	x0, [sp, #24]
  40d0f0:	ldr	w0, [x0, #72]
  40d0f4:	cmp	w0, #0x0
  40d0f8:	b.ne	40d1a4 <sqrt@plt+0xb7f4>  // b.any
  40d0fc:	ldr	x0, [sp, #24]
  40d100:	mov	w1, #0x80                  	// #128
  40d104:	str	w1, [x0, #72]
  40d108:	ldr	x0, [sp, #24]
  40d10c:	ldr	w0, [x0, #72]
  40d110:	ldr	w1, [sp, #20]
  40d114:	cmp	w1, w0
  40d118:	b.lt	40d12c <sqrt@plt+0xb77c>  // b.tstop
  40d11c:	ldr	w0, [sp, #20]
  40d120:	add	w1, w0, #0xa
  40d124:	ldr	x0, [sp, #24]
  40d128:	str	w1, [x0, #72]
  40d12c:	ldr	x0, [sp, #24]
  40d130:	ldr	w0, [x0, #72]
  40d134:	sxtw	x0, w0
  40d138:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  40d13c:	cmp	x0, x1
  40d140:	b.hi	40d160 <sqrt@plt+0xb7b0>  // b.pmore
  40d144:	lsl	x0, x0, #2
  40d148:	bl	401610 <_Znam@plt>
  40d14c:	mov	x1, x0
  40d150:	ldr	x0, [sp, #24]
  40d154:	str	x1, [x0, #64]
  40d158:	str	wzr, [sp, #60]
  40d15c:	b	40d164 <sqrt@plt+0xb7b4>
  40d160:	bl	401860 <__cxa_throw_bad_array_new_length@plt>
  40d164:	ldr	x0, [sp, #24]
  40d168:	ldr	w0, [x0, #72]
  40d16c:	ldr	w1, [sp, #60]
  40d170:	cmp	w1, w0
  40d174:	b.ge	40d2a4 <sqrt@plt+0xb8f4>  // b.tcont
  40d178:	ldr	x0, [sp, #24]
  40d17c:	ldr	x1, [x0, #64]
  40d180:	ldrsw	x0, [sp, #60]
  40d184:	lsl	x0, x0, #2
  40d188:	add	x0, x1, x0
  40d18c:	mov	w1, #0xffffffff            	// #-1
  40d190:	str	w1, [x0]
  40d194:	ldr	w0, [sp, #60]
  40d198:	add	w0, w0, #0x1
  40d19c:	str	w0, [sp, #60]
  40d1a0:	b	40d164 <sqrt@plt+0xb7b4>
  40d1a4:	ldr	x0, [sp, #24]
  40d1a8:	ldr	w0, [x0, #72]
  40d1ac:	str	w0, [sp, #52]
  40d1b0:	ldr	x0, [sp, #24]
  40d1b4:	ldr	w0, [x0, #72]
  40d1b8:	lsl	w1, w0, #1
  40d1bc:	ldr	x0, [sp, #24]
  40d1c0:	str	w1, [x0, #72]
  40d1c4:	ldr	x0, [sp, #24]
  40d1c8:	ldr	w0, [x0, #72]
  40d1cc:	ldr	w1, [sp, #20]
  40d1d0:	cmp	w1, w0
  40d1d4:	b.lt	40d1e8 <sqrt@plt+0xb838>  // b.tstop
  40d1d8:	ldr	w0, [sp, #20]
  40d1dc:	add	w1, w0, #0xa
  40d1e0:	ldr	x0, [sp, #24]
  40d1e4:	str	w1, [x0, #72]
  40d1e8:	ldr	x0, [sp, #24]
  40d1ec:	ldr	x0, [x0, #64]
  40d1f0:	str	x0, [sp, #40]
  40d1f4:	ldr	x0, [sp, #24]
  40d1f8:	ldr	w0, [x0, #72]
  40d1fc:	sxtw	x0, w0
  40d200:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  40d204:	cmp	x0, x1
  40d208:	b.hi	40d24c <sqrt@plt+0xb89c>  // b.pmore
  40d20c:	lsl	x0, x0, #2
  40d210:	bl	401610 <_Znam@plt>
  40d214:	mov	x1, x0
  40d218:	ldr	x0, [sp, #24]
  40d21c:	str	x1, [x0, #64]
  40d220:	ldr	x0, [sp, #24]
  40d224:	ldr	x3, [x0, #64]
  40d228:	ldrsw	x0, [sp, #52]
  40d22c:	lsl	x0, x0, #2
  40d230:	mov	x2, x0
  40d234:	ldr	x1, [sp, #40]
  40d238:	mov	x0, x3
  40d23c:	bl	401630 <memcpy@plt>
  40d240:	ldr	w0, [sp, #52]
  40d244:	str	w0, [sp, #56]
  40d248:	b	40d250 <sqrt@plt+0xb8a0>
  40d24c:	bl	401860 <__cxa_throw_bad_array_new_length@plt>
  40d250:	ldr	x0, [sp, #24]
  40d254:	ldr	w0, [x0, #72]
  40d258:	ldr	w1, [sp, #56]
  40d25c:	cmp	w1, w0
  40d260:	b.ge	40d290 <sqrt@plt+0xb8e0>  // b.tcont
  40d264:	ldr	x0, [sp, #24]
  40d268:	ldr	x1, [x0, #64]
  40d26c:	ldrsw	x0, [sp, #56]
  40d270:	lsl	x0, x0, #2
  40d274:	add	x0, x1, x0
  40d278:	mov	w1, #0xffffffff            	// #-1
  40d27c:	str	w1, [x0]
  40d280:	ldr	w0, [sp, #56]
  40d284:	add	w0, w0, #0x1
  40d288:	str	w0, [sp, #56]
  40d28c:	b	40d250 <sqrt@plt+0xb8a0>
  40d290:	ldr	x0, [sp, #40]
  40d294:	cmp	x0, #0x0
  40d298:	b.eq	40d2a4 <sqrt@plt+0xb8f4>  // b.none
  40d29c:	ldr	x0, [sp, #40]
  40d2a0:	bl	401820 <_ZdaPv@plt>
  40d2a4:	nop
  40d2a8:	ldp	x29, x30, [sp], #64
  40d2ac:	ret
  40d2b0:	stp	x29, x30, [sp, #-48]!
  40d2b4:	mov	x29, sp
  40d2b8:	str	x0, [sp, #24]
  40d2bc:	ldr	x0, [sp, #24]
  40d2c0:	ldr	x0, [x0, #80]
  40d2c4:	cmp	x0, #0x0
  40d2c8:	b.ne	40d314 <sqrt@plt+0xb964>  // b.any
  40d2cc:	ldr	x0, [sp, #24]
  40d2d0:	mov	w1, #0x10                  	// #16
  40d2d4:	str	w1, [x0, #92]
  40d2d8:	mov	x1, #0x10                  	// #16
  40d2dc:	mov	x0, #0x3333333333333333    	// #3689348814741910323
  40d2e0:	movk	x0, #0x333, lsl #48
  40d2e4:	cmp	x1, x0
  40d2e8:	b.hi	40d310 <sqrt@plt+0xb960>  // b.pmore
  40d2ec:	mov	x0, x1
  40d2f0:	lsl	x0, x0, #2
  40d2f4:	add	x0, x0, x1
  40d2f8:	lsl	x0, x0, #3
  40d2fc:	bl	401610 <_Znam@plt>
  40d300:	mov	x1, x0
  40d304:	ldr	x0, [sp, #24]
  40d308:	str	x1, [x0, #80]
  40d30c:	b	40d3c4 <sqrt@plt+0xba14>
  40d310:	bl	401860 <__cxa_throw_bad_array_new_length@plt>
  40d314:	ldr	x0, [sp, #24]
  40d318:	ldr	w0, [x0, #92]
  40d31c:	str	w0, [sp, #44]
  40d320:	ldr	x0, [sp, #24]
  40d324:	ldr	w0, [x0, #92]
  40d328:	lsl	w1, w0, #1
  40d32c:	ldr	x0, [sp, #24]
  40d330:	str	w1, [x0, #92]
  40d334:	ldr	x0, [sp, #24]
  40d338:	ldr	x0, [x0, #80]
  40d33c:	str	x0, [sp, #32]
  40d340:	ldr	x0, [sp, #24]
  40d344:	ldr	w0, [x0, #92]
  40d348:	sxtw	x1, w0
  40d34c:	mov	x0, #0x3333333333333333    	// #3689348814741910323
  40d350:	movk	x0, #0x333, lsl #48
  40d354:	cmp	x1, x0
  40d358:	b.hi	40d3b8 <sqrt@plt+0xba08>  // b.pmore
  40d35c:	mov	x0, x1
  40d360:	lsl	x0, x0, #2
  40d364:	add	x0, x0, x1
  40d368:	lsl	x0, x0, #3
  40d36c:	bl	401610 <_Znam@plt>
  40d370:	mov	x1, x0
  40d374:	ldr	x0, [sp, #24]
  40d378:	str	x1, [x0, #80]
  40d37c:	ldr	x0, [sp, #24]
  40d380:	ldr	x3, [x0, #80]
  40d384:	ldrsw	x1, [sp, #44]
  40d388:	mov	x0, x1
  40d38c:	lsl	x0, x0, #2
  40d390:	add	x0, x0, x1
  40d394:	lsl	x0, x0, #3
  40d398:	mov	x2, x0
  40d39c:	ldr	x1, [sp, #32]
  40d3a0:	mov	x0, x3
  40d3a4:	bl	401630 <memcpy@plt>
  40d3a8:	ldr	x0, [sp, #32]
  40d3ac:	cmp	x0, #0x0
  40d3b0:	b.eq	40d3c4 <sqrt@plt+0xba14>  // b.none
  40d3b4:	b	40d3bc <sqrt@plt+0xba0c>
  40d3b8:	bl	401860 <__cxa_throw_bad_array_new_length@plt>
  40d3bc:	ldr	x0, [sp, #32]
  40d3c0:	bl	401820 <_ZdaPv@plt>
  40d3c4:	nop
  40d3c8:	ldp	x29, x30, [sp], #48
  40d3cc:	ret
  40d3d0:	stp	x29, x30, [sp, #-64]!
  40d3d4:	mov	x29, sp
  40d3d8:	str	x0, [sp, #24]
  40d3dc:	ldr	x0, [sp, #24]
  40d3e0:	ldr	w0, [x0, #72]
  40d3e4:	sub	w0, w0, #0x1
  40d3e8:	str	w0, [sp, #60]
  40d3ec:	ldr	w0, [sp, #60]
  40d3f0:	cmp	w0, #0x0
  40d3f4:	b.lt	40d42c <sqrt@plt+0xba7c>  // b.tstop
  40d3f8:	ldr	x0, [sp, #24]
  40d3fc:	ldr	x1, [x0, #64]
  40d400:	ldrsw	x0, [sp, #60]
  40d404:	lsl	x0, x0, #2
  40d408:	add	x0, x1, x0
  40d40c:	ldr	w0, [x0]
  40d410:	cmp	w0, #0x0
  40d414:	b.ge	40d428 <sqrt@plt+0xba78>  // b.tcont
  40d418:	ldr	w0, [sp, #60]
  40d41c:	sub	w0, w0, #0x1
  40d420:	str	w0, [sp, #60]
  40d424:	b	40d3ec <sqrt@plt+0xba3c>
  40d428:	nop
  40d42c:	ldr	w0, [sp, #60]
  40d430:	add	w0, w0, #0x1
  40d434:	str	w0, [sp, #60]
  40d438:	ldr	x0, [sp, #24]
  40d43c:	ldr	w0, [x0, #72]
  40d440:	ldr	w1, [sp, #60]
  40d444:	cmp	w1, w0
  40d448:	b.ge	40d4c4 <sqrt@plt+0xbb14>  // b.tcont
  40d44c:	ldr	x0, [sp, #24]
  40d450:	ldr	x0, [x0, #64]
  40d454:	str	x0, [sp, #48]
  40d458:	ldrsw	x0, [sp, #60]
  40d45c:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  40d460:	cmp	x0, x1
  40d464:	b.hi	40d4ac <sqrt@plt+0xbafc>  // b.pmore
  40d468:	lsl	x0, x0, #2
  40d46c:	bl	401610 <_Znam@plt>
  40d470:	mov	x1, x0
  40d474:	ldr	x0, [sp, #24]
  40d478:	str	x1, [x0, #64]
  40d47c:	ldr	x0, [sp, #24]
  40d480:	ldr	x3, [x0, #64]
  40d484:	ldrsw	x0, [sp, #60]
  40d488:	lsl	x0, x0, #2
  40d48c:	mov	x2, x0
  40d490:	ldr	x1, [sp, #48]
  40d494:	mov	x0, x3
  40d498:	bl	401630 <memcpy@plt>
  40d49c:	ldr	x0, [sp, #48]
  40d4a0:	cmp	x0, #0x0
  40d4a4:	b.eq	40d4b8 <sqrt@plt+0xbb08>  // b.none
  40d4a8:	b	40d4b0 <sqrt@plt+0xbb00>
  40d4ac:	bl	401860 <__cxa_throw_bad_array_new_length@plt>
  40d4b0:	ldr	x0, [sp, #48]
  40d4b4:	bl	401820 <_ZdaPv@plt>
  40d4b8:	ldr	x0, [sp, #24]
  40d4bc:	ldr	w1, [sp, #60]
  40d4c0:	str	w1, [x0, #72]
  40d4c4:	ldr	x0, [sp, #24]
  40d4c8:	ldr	w1, [x0, #88]
  40d4cc:	ldr	x0, [sp, #24]
  40d4d0:	ldr	w0, [x0, #92]
  40d4d4:	cmp	w1, w0
  40d4d8:	b.ge	40d584 <sqrt@plt+0xbbd4>  // b.tcont
  40d4dc:	ldr	x0, [sp, #24]
  40d4e0:	ldr	x0, [x0, #80]
  40d4e4:	str	x0, [sp, #40]
  40d4e8:	ldr	x0, [sp, #24]
  40d4ec:	ldr	w0, [x0, #88]
  40d4f0:	sxtw	x1, w0
  40d4f4:	mov	x0, #0x3333333333333333    	// #3689348814741910323
  40d4f8:	movk	x0, #0x333, lsl #48
  40d4fc:	cmp	x1, x0
  40d500:	b.hi	40d568 <sqrt@plt+0xbbb8>  // b.pmore
  40d504:	mov	x0, x1
  40d508:	lsl	x0, x0, #2
  40d50c:	add	x0, x0, x1
  40d510:	lsl	x0, x0, #3
  40d514:	bl	401610 <_Znam@plt>
  40d518:	mov	x1, x0
  40d51c:	ldr	x0, [sp, #24]
  40d520:	str	x1, [x0, #80]
  40d524:	ldr	x0, [sp, #24]
  40d528:	ldr	x3, [x0, #80]
  40d52c:	ldr	x0, [sp, #24]
  40d530:	ldr	w0, [x0, #88]
  40d534:	sxtw	x1, w0
  40d538:	mov	x0, x1
  40d53c:	lsl	x0, x0, #2
  40d540:	add	x0, x0, x1
  40d544:	lsl	x0, x0, #3
  40d548:	mov	x2, x0
  40d54c:	ldr	x1, [sp, #40]
  40d550:	mov	x0, x3
  40d554:	bl	401630 <memcpy@plt>
  40d558:	ldr	x0, [sp, #40]
  40d55c:	cmp	x0, #0x0
  40d560:	b.eq	40d574 <sqrt@plt+0xbbc4>  // b.none
  40d564:	b	40d56c <sqrt@plt+0xbbbc>
  40d568:	bl	401860 <__cxa_throw_bad_array_new_length@plt>
  40d56c:	ldr	x0, [sp, #40]
  40d570:	bl	401820 <_ZdaPv@plt>
  40d574:	ldr	x0, [sp, #24]
  40d578:	ldr	w1, [x0, #88]
  40d57c:	ldr	x0, [sp, #24]
  40d580:	str	w1, [x0, #92]
  40d584:	nop
  40d588:	ldp	x29, x30, [sp], #64
  40d58c:	ret
  40d590:	stp	x29, x30, [sp, #-64]!
  40d594:	mov	x29, sp
  40d598:	str	x0, [sp, #40]
  40d59c:	str	x1, [sp, #32]
  40d5a0:	str	x2, [sp, #24]
  40d5a4:	ldr	x0, [sp, #32]
  40d5a8:	bl	40fbe8 <sqrt@plt+0xe238>
  40d5ac:	str	w0, [sp, #60]
  40d5b0:	ldr	w0, [sp, #60]
  40d5b4:	mvn	w0, w0
  40d5b8:	lsr	w0, w0, #31
  40d5bc:	and	w0, w0, #0xff
  40d5c0:	mov	w3, w0
  40d5c4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40d5c8:	add	x2, x0, #0xa38
  40d5cc:	mov	w1, #0x296                 	// #662
  40d5d0:	mov	w0, w3
  40d5d4:	bl	404d20 <sqrt@plt+0x3370>
  40d5d8:	ldr	x0, [sp, #40]
  40d5dc:	ldr	w0, [x0, #72]
  40d5e0:	ldr	w1, [sp, #60]
  40d5e4:	cmp	w1, w0
  40d5e8:	b.lt	40d5f8 <sqrt@plt+0xbc48>  // b.tstop
  40d5ec:	ldr	w1, [sp, #60]
  40d5f0:	ldr	x0, [sp, #40]
  40d5f4:	bl	40d0dc <sqrt@plt+0xb72c>
  40d5f8:	ldr	x0, [sp, #40]
  40d5fc:	ldr	w0, [x0, #72]
  40d600:	ldr	w1, [sp, #60]
  40d604:	cmp	w1, w0
  40d608:	cset	w0, lt  // lt = tstop
  40d60c:	and	w0, w0, #0xff
  40d610:	mov	w3, w0
  40d614:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40d618:	add	x2, x0, #0xa38
  40d61c:	mov	w1, #0x299                 	// #665
  40d620:	mov	w0, w3
  40d624:	bl	404d20 <sqrt@plt+0x3370>
  40d628:	ldr	x0, [sp, #40]
  40d62c:	ldr	w0, [x0, #88]
  40d630:	add	w1, w0, #0x1
  40d634:	ldr	x0, [sp, #40]
  40d638:	ldr	w0, [x0, #92]
  40d63c:	cmp	w1, w0
  40d640:	b.lt	40d64c <sqrt@plt+0xbc9c>  // b.tstop
  40d644:	ldr	x0, [sp, #40]
  40d648:	bl	40d2b0 <sqrt@plt+0xb900>
  40d64c:	ldr	x0, [sp, #40]
  40d650:	ldr	w0, [x0, #88]
  40d654:	add	w1, w0, #0x1
  40d658:	ldr	x0, [sp, #40]
  40d65c:	ldr	w0, [x0, #92]
  40d660:	cmp	w1, w0
  40d664:	cset	w0, lt  // lt = tstop
  40d668:	and	w0, w0, #0xff
  40d66c:	mov	w3, w0
  40d670:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40d674:	add	x2, x0, #0xa38
  40d678:	mov	w1, #0x29c                 	// #668
  40d67c:	mov	w0, w3
  40d680:	bl	404d20 <sqrt@plt+0x3370>
  40d684:	ldr	x0, [sp, #40]
  40d688:	ldr	x1, [x0, #64]
  40d68c:	ldrsw	x0, [sp, #60]
  40d690:	lsl	x0, x0, #2
  40d694:	add	x0, x1, x0
  40d698:	ldr	x1, [sp, #40]
  40d69c:	ldr	w1, [x1, #88]
  40d6a0:	str	w1, [x0]
  40d6a4:	ldr	x0, [sp, #40]
  40d6a8:	ldr	x2, [x0, #80]
  40d6ac:	ldr	x0, [sp, #40]
  40d6b0:	ldr	w0, [x0, #88]
  40d6b4:	add	w3, w0, #0x1
  40d6b8:	ldr	x1, [sp, #40]
  40d6bc:	str	w3, [x1, #88]
  40d6c0:	sxtw	x1, w0
  40d6c4:	mov	x0, x1
  40d6c8:	lsl	x0, x0, #2
  40d6cc:	add	x0, x0, x1
  40d6d0:	lsl	x0, x0, #3
  40d6d4:	add	x0, x2, x0
  40d6d8:	ldr	x1, [sp, #24]
  40d6dc:	ldp	x2, x3, [x1]
  40d6e0:	stp	x2, x3, [x0]
  40d6e4:	ldp	x2, x3, [x1, #16]
  40d6e8:	stp	x2, x3, [x0, #16]
  40d6ec:	ldr	x1, [x1, #32]
  40d6f0:	str	x1, [x0, #32]
  40d6f4:	nop
  40d6f8:	ldp	x29, x30, [sp], #64
  40d6fc:	ret
  40d700:	stp	x29, x30, [sp, #-64]!
  40d704:	mov	x29, sp
  40d708:	str	x0, [sp, #40]
  40d70c:	str	x1, [sp, #32]
  40d710:	str	x2, [sp, #24]
  40d714:	ldr	x0, [sp, #32]
  40d718:	bl	40fbe8 <sqrt@plt+0xe238>
  40d71c:	str	w0, [sp, #60]
  40d720:	ldr	x0, [sp, #24]
  40d724:	bl	40fbe8 <sqrt@plt+0xe238>
  40d728:	str	w0, [sp, #56]
  40d72c:	ldr	w0, [sp, #60]
  40d730:	cmp	w0, #0x0
  40d734:	b.lt	40d760 <sqrt@plt+0xbdb0>  // b.tstop
  40d738:	ldr	w0, [sp, #56]
  40d73c:	cmp	w0, #0x0
  40d740:	b.lt	40d760 <sqrt@plt+0xbdb0>  // b.tstop
  40d744:	ldr	x0, [sp, #40]
  40d748:	ldr	w0, [x0, #72]
  40d74c:	ldr	w1, [sp, #56]
  40d750:	cmp	w1, w0
  40d754:	b.ge	40d760 <sqrt@plt+0xbdb0>  // b.tcont
  40d758:	mov	w0, #0x1                   	// #1
  40d75c:	b	40d764 <sqrt@plt+0xbdb4>
  40d760:	mov	w0, #0x0                   	// #0
  40d764:	mov	w3, w0
  40d768:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40d76c:	add	x2, x0, #0xa38
  40d770:	mov	w1, #0x2a5                 	// #677
  40d774:	mov	w0, w3
  40d778:	bl	404d20 <sqrt@plt+0x3370>
  40d77c:	ldr	x0, [sp, #40]
  40d780:	ldr	w0, [x0, #72]
  40d784:	ldr	w1, [sp, #60]
  40d788:	cmp	w1, w0
  40d78c:	b.lt	40d79c <sqrt@plt+0xbdec>  // b.tstop
  40d790:	ldr	w1, [sp, #60]
  40d794:	ldr	x0, [sp, #40]
  40d798:	bl	40d0dc <sqrt@plt+0xb72c>
  40d79c:	ldr	x0, [sp, #40]
  40d7a0:	ldr	x1, [x0, #64]
  40d7a4:	ldrsw	x0, [sp, #56]
  40d7a8:	lsl	x0, x0, #2
  40d7ac:	add	x1, x1, x0
  40d7b0:	ldr	x0, [sp, #40]
  40d7b4:	ldr	x2, [x0, #64]
  40d7b8:	ldrsw	x0, [sp, #60]
  40d7bc:	lsl	x0, x0, #2
  40d7c0:	add	x0, x2, x0
  40d7c4:	ldr	w1, [x1]
  40d7c8:	str	w1, [x0]
  40d7cc:	nop
  40d7d0:	ldp	x29, x30, [sp], #64
  40d7d4:	ret
  40d7d8:	stp	x29, x30, [sp, #-80]!
  40d7dc:	mov	x29, sp
  40d7e0:	stp	x19, x20, [sp, #16]
  40d7e4:	str	x0, [sp, #56]
  40d7e8:	str	x1, [sp, #48]
  40d7ec:	str	w2, [sp, #44]
  40d7f0:	mov	x0, #0x68                  	// #104
  40d7f4:	bl	413d98 <_Znwm@@Base>
  40d7f8:	mov	x19, x0
  40d7fc:	ldr	x1, [sp, #56]
  40d800:	mov	x0, x19
  40d804:	bl	40b930 <sqrt@plt+0x9f80>
  40d808:	str	x19, [sp, #72]
  40d80c:	ldr	w2, [sp, #44]
  40d810:	ldr	x1, [sp, #48]
  40d814:	ldr	x0, [sp, #72]
  40d818:	bl	40dc30 <sqrt@plt+0xc280>
  40d81c:	cmp	w0, #0x0
  40d820:	cset	w0, eq  // eq = none
  40d824:	and	w0, w0, #0xff
  40d828:	cmp	w0, #0x0
  40d82c:	b.eq	40d854 <sqrt@plt+0xbea4>  // b.none
  40d830:	ldr	x0, [sp, #72]
  40d834:	cmp	x0, #0x0
  40d838:	b.eq	40d84c <sqrt@plt+0xbe9c>  // b.none
  40d83c:	ldr	x1, [x0]
  40d840:	add	x1, x1, #0x8
  40d844:	ldr	x1, [x1]
  40d848:	blr	x1
  40d84c:	mov	x0, #0x0                   	// #0
  40d850:	b	40d874 <sqrt@plt+0xbec4>
  40d854:	ldr	x0, [sp, #72]
  40d858:	b	40d874 <sqrt@plt+0xbec4>
  40d85c:	mov	x20, x0
  40d860:	mov	x1, #0x68                  	// #104
  40d864:	mov	x0, x19
  40d868:	bl	413e54 <_ZdlPvm@@Base>
  40d86c:	mov	x0, x20
  40d870:	bl	401940 <_Unwind_Resume@plt>
  40d874:	ldp	x19, x20, [sp, #16]
  40d878:	ldp	x29, x30, [sp], #80
  40d87c:	ret
  40d880:	stp	x29, x30, [sp, #-48]!
  40d884:	mov	x29, sp
  40d888:	str	x0, [sp, #24]
  40d88c:	ldr	x0, [sp, #24]
  40d890:	cmp	x0, #0x0
  40d894:	b.ne	40d8a0 <sqrt@plt+0xbef0>  // b.any
  40d898:	mov	x0, #0x0                   	// #0
  40d89c:	b	40d950 <sqrt@plt+0xbfa0>
  40d8a0:	ldr	x0, [sp, #24]
  40d8a4:	ldrb	w0, [x0]
  40d8a8:	mov	w1, w0
  40d8ac:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40d8b0:	add	x0, x0, #0x470
  40d8b4:	bl	40a3f0 <sqrt@plt+0x8a40>
  40d8b8:	cmp	w0, #0x0
  40d8bc:	cset	w0, ne  // ne = any
  40d8c0:	and	w0, w0, #0xff
  40d8c4:	cmp	w0, #0x0
  40d8c8:	b.eq	40d8dc <sqrt@plt+0xbf2c>  // b.none
  40d8cc:	ldr	x0, [sp, #24]
  40d8d0:	add	x0, x0, #0x1
  40d8d4:	str	x0, [sp, #24]
  40d8d8:	b	40d8a0 <sqrt@plt+0xbef0>
  40d8dc:	mov	w1, #0x0                   	// #0
  40d8e0:	ldr	x0, [sp, #24]
  40d8e4:	bl	4016e0 <strchr@plt>
  40d8e8:	str	x0, [sp, #40]
  40d8ec:	ldr	x1, [sp, #40]
  40d8f0:	ldr	x0, [sp, #24]
  40d8f4:	cmp	x1, x0
  40d8f8:	b.ls	40d928 <sqrt@plt+0xbf78>  // b.plast
  40d8fc:	ldr	x0, [sp, #40]
  40d900:	sub	x0, x0, #0x1
  40d904:	ldrb	w0, [x0]
  40d908:	mov	w1, w0
  40d90c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40d910:	add	x0, x0, #0x470
  40d914:	bl	40a3f0 <sqrt@plt+0x8a40>
  40d918:	cmp	w0, #0x0
  40d91c:	b.eq	40d928 <sqrt@plt+0xbf78>  // b.none
  40d920:	mov	w0, #0x1                   	// #1
  40d924:	b	40d92c <sqrt@plt+0xbf7c>
  40d928:	mov	w0, #0x0                   	// #0
  40d92c:	cmp	w0, #0x0
  40d930:	b.eq	40d944 <sqrt@plt+0xbf94>  // b.none
  40d934:	ldr	x0, [sp, #40]
  40d938:	sub	x0, x0, #0x1
  40d93c:	str	x0, [sp, #40]
  40d940:	b	40d8ec <sqrt@plt+0xbf3c>
  40d944:	ldr	x0, [sp, #40]
  40d948:	strb	wzr, [x0]
  40d94c:	ldr	x0, [sp, #24]
  40d950:	ldp	x29, x30, [sp], #48
  40d954:	ret
  40d958:	stp	x29, x30, [sp, #-368]!
  40d95c:	mov	x29, sp
  40d960:	str	x0, [sp, #40]
  40d964:	str	x1, [sp, #32]
  40d968:	str	x2, [sp, #24]
  40d96c:	str	x3, [sp, #16]
  40d970:	ldr	x0, [sp, #40]
  40d974:	str	x0, [sp, #360]
  40d978:	mov	w0, #0x1                   	// #1
  40d97c:	str	w0, [sp, #356]
  40d980:	ldr	x0, [sp, #360]
  40d984:	ldrb	w0, [x0]
  40d988:	mov	w1, w0
  40d98c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40d990:	add	x0, x0, #0x270
  40d994:	bl	40a3f0 <sqrt@plt+0x8a40>
  40d998:	cmp	w0, #0x0
  40d99c:	cset	w0, ne  // ne = any
  40d9a0:	and	w0, w0, #0xff
  40d9a4:	cmp	w0, #0x0
  40d9a8:	b.eq	40da8c <sqrt@plt+0xc0dc>  // b.none
  40d9ac:	add	x3, sp, #0x130
  40d9b0:	add	x2, sp, #0x140
  40d9b4:	add	x1, sp, #0x138
  40d9b8:	add	x0, sp, #0x148
  40d9bc:	mov	x5, x3
  40d9c0:	mov	x4, x2
  40d9c4:	mov	x3, x1
  40d9c8:	mov	x2, x0
  40d9cc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40d9d0:	add	x1, x0, #0xa58
  40d9d4:	ldr	x0, [sp, #360]
  40d9d8:	bl	4017e0 <__isoc99_sscanf@plt>
  40d9dc:	cmp	w0, #0x4
  40d9e0:	b.ne	40da2c <sqrt@plt+0xc07c>  // b.any
  40d9e4:	ldr	d0, [sp, #328]
  40d9e8:	fcmpe	d0, #0.0
  40d9ec:	b.le	40da2c <sqrt@plt+0xc07c>
  40d9f0:	ldr	d0, [sp, #320]
  40d9f4:	fcmpe	d0, #0.0
  40d9f8:	b.le	40da2c <sqrt@plt+0xc07c>
  40d9fc:	ldrb	w1, [sp, #312]
  40da00:	add	x0, sp, #0x148
  40da04:	bl	40bedc <sqrt@plt+0xa52c>
  40da08:	cmp	w0, #0x0
  40da0c:	b.eq	40da2c <sqrt@plt+0xc07c>  // b.none
  40da10:	ldrb	w1, [sp, #304]
  40da14:	add	x0, sp, #0x140
  40da18:	bl	40bedc <sqrt@plt+0xa52c>
  40da1c:	cmp	w0, #0x0
  40da20:	b.eq	40da2c <sqrt@plt+0xc07c>  // b.none
  40da24:	mov	w0, #0x1                   	// #1
  40da28:	b	40da30 <sqrt@plt+0xc080>
  40da2c:	mov	w0, #0x0                   	// #0
  40da30:	cmp	w0, #0x0
  40da34:	b.eq	40dc24 <sqrt@plt+0xc274>  // b.none
  40da38:	ldr	x0, [sp, #24]
  40da3c:	cmp	x0, #0x0
  40da40:	b.eq	40da50 <sqrt@plt+0xc0a0>  // b.none
  40da44:	ldr	d0, [sp, #328]
  40da48:	ldr	x0, [sp, #24]
  40da4c:	str	d0, [x0]
  40da50:	ldr	x0, [sp, #16]
  40da54:	cmp	x0, #0x0
  40da58:	b.eq	40da68 <sqrt@plt+0xc0b8>  // b.none
  40da5c:	ldr	d0, [sp, #320]
  40da60:	ldr	x0, [sp, #16]
  40da64:	str	d0, [x0]
  40da68:	ldr	x0, [sp, #32]
  40da6c:	cmp	x0, #0x0
  40da70:	b.eq	40da84 <sqrt@plt+0xc0d4>  // b.none
  40da74:	ldr	x0, [sp, #32]
  40da78:	adrp	x1, 416000 <_ZdlPvm@@Base+0x21ac>
  40da7c:	add	x1, x1, #0xa70
  40da80:	str	x1, [x0]
  40da84:	mov	w0, #0x1                   	// #1
  40da88:	b	40dc28 <sqrt@plt+0xc278>
  40da8c:	str	wzr, [sp, #352]
  40da90:	ldr	w0, [sp, #352]
  40da94:	cmp	w0, #0x28
  40da98:	b.gt	40db90 <sqrt@plt+0xc1e0>
  40da9c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  40daa0:	add	x2, x0, #0xbc0
  40daa4:	ldrsw	x1, [sp, #352]
  40daa8:	mov	x0, x1
  40daac:	lsl	x0, x0, #1
  40dab0:	add	x0, x0, x1
  40dab4:	lsl	x0, x0, #3
  40dab8:	add	x0, x2, x0
  40dabc:	ldr	x0, [x0]
  40dac0:	ldr	x1, [sp, #360]
  40dac4:	bl	4018f0 <strcasecmp@plt>
  40dac8:	cmp	w0, #0x0
  40dacc:	b.ne	40db80 <sqrt@plt+0xc1d0>  // b.any
  40dad0:	ldr	x0, [sp, #24]
  40dad4:	cmp	x0, #0x0
  40dad8:	b.eq	40db08 <sqrt@plt+0xc158>  // b.none
  40dadc:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  40dae0:	add	x2, x0, #0xbc0
  40dae4:	ldrsw	x1, [sp, #352]
  40dae8:	mov	x0, x1
  40daec:	lsl	x0, x0, #1
  40daf0:	add	x0, x0, x1
  40daf4:	lsl	x0, x0, #3
  40daf8:	add	x0, x2, x0
  40dafc:	ldr	d0, [x0, #8]
  40db00:	ldr	x0, [sp, #24]
  40db04:	str	d0, [x0]
  40db08:	ldr	x0, [sp, #16]
  40db0c:	cmp	x0, #0x0
  40db10:	b.eq	40db40 <sqrt@plt+0xc190>  // b.none
  40db14:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  40db18:	add	x2, x0, #0xbc0
  40db1c:	ldrsw	x1, [sp, #352]
  40db20:	mov	x0, x1
  40db24:	lsl	x0, x0, #1
  40db28:	add	x0, x0, x1
  40db2c:	lsl	x0, x0, #3
  40db30:	add	x0, x2, x0
  40db34:	ldr	d0, [x0, #16]
  40db38:	ldr	x0, [sp, #16]
  40db3c:	str	d0, [x0]
  40db40:	ldr	x0, [sp, #32]
  40db44:	cmp	x0, #0x0
  40db48:	b.eq	40db78 <sqrt@plt+0xc1c8>  // b.none
  40db4c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  40db50:	add	x2, x0, #0xbc0
  40db54:	ldrsw	x1, [sp, #352]
  40db58:	mov	x0, x1
  40db5c:	lsl	x0, x0, #1
  40db60:	add	x0, x0, x1
  40db64:	lsl	x0, x0, #3
  40db68:	add	x0, x2, x0
  40db6c:	ldr	x1, [x0]
  40db70:	ldr	x0, [sp, #32]
  40db74:	str	x1, [x0]
  40db78:	mov	w0, #0x1                   	// #1
  40db7c:	b	40dc28 <sqrt@plt+0xc278>
  40db80:	ldr	w0, [sp, #352]
  40db84:	add	w0, w0, #0x1
  40db88:	str	w0, [sp, #352]
  40db8c:	b	40da90 <sqrt@plt+0xc0e0>
  40db90:	ldr	w0, [sp, #356]
  40db94:	cmp	w0, #0x0
  40db98:	b.eq	40dc24 <sqrt@plt+0xc274>  // b.none
  40db9c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40dba0:	add	x1, x0, #0xa78
  40dba4:	ldr	x0, [sp, #40]
  40dba8:	bl	401850 <fopen@plt>
  40dbac:	str	x0, [sp, #344]
  40dbb0:	ldr	x0, [sp, #344]
  40dbb4:	cmp	x0, #0x0
  40dbb8:	b.eq	40dc24 <sqrt@plt+0xc274>  // b.none
  40dbbc:	add	x0, sp, #0x30
  40dbc0:	ldr	x2, [sp, #344]
  40dbc4:	mov	w1, #0xfe                  	// #254
  40dbc8:	bl	401880 <fgets@plt>
  40dbcc:	ldr	x0, [sp, #344]
  40dbd0:	bl	4016a0 <fclose@plt>
  40dbd4:	str	wzr, [sp, #356]
  40dbd8:	add	x0, sp, #0x30
  40dbdc:	mov	w1, #0x0                   	// #0
  40dbe0:	bl	4016e0 <strchr@plt>
  40dbe4:	str	x0, [sp, #336]
  40dbe8:	ldr	x0, [sp, #336]
  40dbec:	sub	x0, x0, #0x1
  40dbf0:	str	x0, [sp, #336]
  40dbf4:	ldr	x0, [sp, #336]
  40dbf8:	ldrb	w0, [x0]
  40dbfc:	cmp	w0, #0xa
  40dc00:	cset	w0, eq  // eq = none
  40dc04:	and	w0, w0, #0xff
  40dc08:	cmp	w0, #0x0
  40dc0c:	b.eq	40dc18 <sqrt@plt+0xc268>  // b.none
  40dc10:	ldr	x0, [sp, #336]
  40dc14:	strb	wzr, [x0]
  40dc18:	add	x0, sp, #0x30
  40dc1c:	str	x0, [sp, #360]
  40dc20:	b	40d980 <sqrt@plt+0xbfd0>
  40dc24:	mov	w0, #0x0                   	// #0
  40dc28:	ldp	x29, x30, [sp], #368
  40dc2c:	ret
  40dc30:	stp	x29, x30, [sp, #-496]!
  40dc34:	mov	x29, sp
  40dc38:	str	x19, [sp, #16]
  40dc3c:	str	x0, [sp, #56]
  40dc40:	str	x1, [sp, #48]
  40dc44:	str	w2, [sp, #44]
  40dc48:	ldr	x0, [sp, #56]
  40dc4c:	ldr	x2, [x0, #32]
  40dc50:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40dc54:	add	x1, x0, #0xa80
  40dc58:	mov	x0, x2
  40dc5c:	bl	401870 <strcmp@plt>
  40dc60:	cmp	w0, #0x0
  40dc64:	b.ne	40dcb0 <sqrt@plt+0xc300>  // b.any
  40dc68:	ldr	x0, [sp, #48]
  40dc6c:	cmp	x0, #0x0
  40dc70:	b.eq	40dc84 <sqrt@plt+0xc2d4>  // b.none
  40dc74:	ldr	x0, [sp, #48]
  40dc78:	mov	w1, #0x1                   	// #1
  40dc7c:	str	w1, [x0]
  40dc80:	b	40dca8 <sqrt@plt+0xc2f8>
  40dc84:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40dc88:	add	x3, x0, #0xa80
  40dc8c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40dc90:	add	x2, x0, #0xa80
  40dc94:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40dc98:	add	x1, x0, #0xa80
  40dc9c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40dca0:	add	x0, x0, #0xa88
  40dca4:	bl	40b16c <sqrt@plt+0x97bc>
  40dca8:	mov	w19, #0x0                   	// #0
  40dcac:	b	40eb2c <sqrt@plt+0xd17c>
  40dcb0:	ldr	x0, [sp, #56]
  40dcb4:	ldr	x0, [x0, #32]
  40dcb8:	add	x1, sp, #0xb8
  40dcbc:	bl	40fd34 <sqrt@plt+0xe384>
  40dcc0:	str	x0, [sp, #456]
  40dcc4:	ldr	x0, [sp, #456]
  40dcc8:	cmp	x0, #0x0
  40dccc:	cset	w0, eq  // eq = none
  40dcd0:	and	w0, w0, #0xff
  40dcd4:	cmp	w0, #0x0
  40dcd8:	b.eq	40dd30 <sqrt@plt+0xc380>  // b.none
  40dcdc:	ldr	x0, [sp, #48]
  40dce0:	cmp	x0, #0x0
  40dce4:	b.eq	40dcf8 <sqrt@plt+0xc348>  // b.none
  40dce8:	ldr	x0, [sp, #48]
  40dcec:	mov	w1, #0x1                   	// #1
  40dcf0:	str	w1, [x0]
  40dcf4:	b	40dd28 <sqrt@plt+0xc378>
  40dcf8:	ldr	x0, [sp, #56]
  40dcfc:	ldr	x1, [x0, #32]
  40dd00:	add	x0, sp, #0xc0
  40dd04:	bl	40a9dc <sqrt@plt+0x902c>
  40dd08:	add	x1, sp, #0xc0
  40dd0c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40dd10:	add	x3, x0, #0xa80
  40dd14:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40dd18:	add	x2, x0, #0xa80
  40dd1c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40dd20:	add	x0, x0, #0xab0
  40dd24:	bl	40b16c <sqrt@plt+0x97bc>
  40dd28:	mov	w19, #0x0                   	// #0
  40dd2c:	b	40eb2c <sqrt@plt+0xd17c>
  40dd30:	ldr	x1, [sp, #184]
  40dd34:	add	x0, sp, #0x90
  40dd38:	mov	x2, x1
  40dd3c:	ldr	x1, [sp, #456]
  40dd40:	bl	40b320 <sqrt@plt+0x9970>
  40dd44:	mov	w0, #0x1                   	// #1
  40dd48:	str	w0, [sp, #168]
  40dd4c:	ldr	w0, [sp, #44]
  40dd50:	str	w0, [sp, #172]
  40dd54:	add	x0, sp, #0x90
  40dd58:	bl	40b3dc <sqrt@plt+0x9a2c>
  40dd5c:	cmp	w0, #0x0
  40dd60:	cset	w0, eq  // eq = none
  40dd64:	and	w0, w0, #0xff
  40dd68:	cmp	w0, #0x0
  40dd6c:	b.eq	40dd78 <sqrt@plt+0xc3c8>  // b.none
  40dd70:	str	xzr, [sp, #488]
  40dd74:	b	40e21c <sqrt@plt+0xc86c>
  40dd78:	ldr	x2, [sp, #176]
  40dd7c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40dd80:	add	x1, x0, #0x9f8
  40dd84:	mov	x0, x2
  40dd88:	bl	401710 <strtok@plt>
  40dd8c:	str	x0, [sp, #488]
  40dd90:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40dd94:	add	x1, x0, #0xad0
  40dd98:	ldr	x0, [sp, #488]
  40dd9c:	bl	401870 <strcmp@plt>
  40dda0:	cmp	w0, #0x0
  40dda4:	b.eq	40dd54 <sqrt@plt+0xc3a4>  // b.none
  40dda8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40ddac:	add	x1, x0, #0xad8
  40ddb0:	ldr	x0, [sp, #488]
  40ddb4:	bl	401870 <strcmp@plt>
  40ddb8:	cmp	w0, #0x0
  40ddbc:	b.ne	40de64 <sqrt@plt+0xc4b4>  // b.any
  40ddc0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40ddc4:	add	x1, x0, #0x9f8
  40ddc8:	mov	x0, #0x0                   	// #0
  40ddcc:	bl	401710 <strtok@plt>
  40ddd0:	str	x0, [sp, #488]
  40ddd4:	ldr	x0, [sp, #488]
  40ddd8:	cmp	x0, #0x0
  40dddc:	b.eq	40de0c <sqrt@plt+0xc45c>  // b.none
  40dde0:	add	x0, sp, #0x8c
  40dde4:	mov	x2, x0
  40dde8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40ddec:	add	x1, x0, #0xae8
  40ddf0:	ldr	x0, [sp, #488]
  40ddf4:	bl	4017e0 <__isoc99_sscanf@plt>
  40ddf8:	cmp	w0, #0x1
  40ddfc:	b.ne	40de0c <sqrt@plt+0xc45c>  // b.any
  40de00:	ldr	w0, [sp, #140]
  40de04:	cmp	w0, #0x0
  40de08:	b.gt	40de14 <sqrt@plt+0xc464>
  40de0c:	mov	w0, #0x1                   	// #1
  40de10:	b	40de18 <sqrt@plt+0xc468>
  40de14:	mov	w0, #0x0                   	// #0
  40de18:	cmp	w0, #0x0
  40de1c:	b.eq	40de54 <sqrt@plt+0xc4a4>  // b.none
  40de20:	add	x5, sp, #0x90
  40de24:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40de28:	add	x4, x0, #0xa80
  40de2c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40de30:	add	x3, x0, #0xa80
  40de34:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40de38:	add	x2, x0, #0xa80
  40de3c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40de40:	add	x1, x0, #0xaf0
  40de44:	mov	x0, x5
  40de48:	bl	40b63c <sqrt@plt+0x9c8c>
  40de4c:	mov	w19, #0x0                   	// #0
  40de50:	b	40eb24 <sqrt@plt+0xd174>
  40de54:	ldr	w1, [sp, #140]
  40de58:	ldr	x0, [sp, #56]
  40de5c:	str	w1, [x0, #24]
  40de60:	b	40dd54 <sqrt@plt+0xc3a4>
  40de64:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40de68:	add	x1, x0, #0xb18
  40de6c:	ldr	x0, [sp, #488]
  40de70:	bl	401870 <strcmp@plt>
  40de74:	cmp	w0, #0x0
  40de78:	b.ne	40df50 <sqrt@plt+0xc5a0>  // b.any
  40de7c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40de80:	add	x1, x0, #0x9f8
  40de84:	mov	x0, #0x0                   	// #0
  40de88:	bl	401710 <strtok@plt>
  40de8c:	str	x0, [sp, #488]
  40de90:	ldr	x0, [sp, #488]
  40de94:	cmp	x0, #0x0
  40de98:	b.eq	40deec <sqrt@plt+0xc53c>  // b.none
  40de9c:	add	x0, sp, #0x80
  40dea0:	mov	x2, x0
  40dea4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40dea8:	add	x1, x0, #0xb20
  40deac:	ldr	x0, [sp, #488]
  40deb0:	bl	4017e0 <__isoc99_sscanf@plt>
  40deb4:	cmp	w0, #0x1
  40deb8:	b.ne	40deec <sqrt@plt+0xc53c>  // b.any
  40debc:	ldr	d0, [sp, #128]
  40dec0:	mov	x0, #0x800000000000        	// #140737488355328
  40dec4:	movk	x0, #0x4056, lsl #48
  40dec8:	fmov	d1, x0
  40decc:	fcmpe	d0, d1
  40ded0:	b.ge	40deec <sqrt@plt+0xc53c>  // b.tcont
  40ded4:	ldr	d0, [sp, #128]
  40ded8:	mov	x0, #0x800000000000        	// #140737488355328
  40dedc:	movk	x0, #0xc056, lsl #48
  40dee0:	fmov	d1, x0
  40dee4:	fcmpe	d0, d1
  40dee8:	b.hi	40def4 <sqrt@plt+0xc544>  // b.pmore
  40deec:	mov	w0, #0x1                   	// #1
  40def0:	b	40def8 <sqrt@plt+0xc548>
  40def4:	mov	w0, #0x0                   	// #0
  40def8:	cmp	w0, #0x0
  40defc:	b.eq	40df40 <sqrt@plt+0xc590>  // b.none
  40df00:	add	x0, sp, #0xd0
  40df04:	ldr	x1, [sp, #488]
  40df08:	bl	40a9dc <sqrt@plt+0x902c>
  40df0c:	add	x1, sp, #0xd0
  40df10:	add	x5, sp, #0x90
  40df14:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40df18:	add	x4, x0, #0xa80
  40df1c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40df20:	add	x3, x0, #0xa80
  40df24:	mov	x2, x1
  40df28:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40df2c:	add	x1, x0, #0xb28
  40df30:	mov	x0, x5
  40df34:	bl	40b63c <sqrt@plt+0x9c8c>
  40df38:	mov	w19, #0x0                   	// #0
  40df3c:	b	40eb24 <sqrt@plt+0xd174>
  40df40:	ldr	d0, [sp, #128]
  40df44:	ldr	x0, [sp, #56]
  40df48:	str	d0, [x0, #48]
  40df4c:	b	40dd54 <sqrt@plt+0xc3a4>
  40df50:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40df54:	add	x1, x0, #0xb50
  40df58:	ldr	x0, [sp, #488]
  40df5c:	bl	401870 <strcmp@plt>
  40df60:	cmp	w0, #0x0
  40df64:	b.ne	40e0d0 <sqrt@plt+0xc720>  // b.any
  40df68:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40df6c:	add	x1, x0, #0x9f8
  40df70:	mov	x0, #0x0                   	// #0
  40df74:	bl	401710 <strtok@plt>
  40df78:	str	x0, [sp, #488]
  40df7c:	ldr	x0, [sp, #488]
  40df80:	cmp	x0, #0x0
  40df84:	b.eq	40dd54 <sqrt@plt+0xc3a4>  // b.none
  40df88:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40df8c:	add	x1, x0, #0xb60
  40df90:	ldr	x0, [sp, #488]
  40df94:	bl	401870 <strcmp@plt>
  40df98:	cmp	w0, #0x0
  40df9c:	b.eq	40dd54 <sqrt@plt+0xc3a4>  // b.none
  40dfa0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40dfa4:	add	x1, x0, #0xb68
  40dfa8:	ldr	x0, [sp, #488]
  40dfac:	bl	401870 <strcmp@plt>
  40dfb0:	cmp	w0, #0x0
  40dfb4:	b.ne	40dfd0 <sqrt@plt+0xc620>  // b.any
  40dfb8:	ldr	x0, [sp, #56]
  40dfbc:	ldr	w0, [x0, #8]
  40dfc0:	orr	w1, w0, #0x1
  40dfc4:	ldr	x0, [sp, #56]
  40dfc8:	str	w1, [x0, #8]
  40dfcc:	b	40df68 <sqrt@plt+0xc5b8>
  40dfd0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40dfd4:	add	x1, x0, #0xb70
  40dfd8:	ldr	x0, [sp, #488]
  40dfdc:	bl	401870 <strcmp@plt>
  40dfe0:	cmp	w0, #0x0
  40dfe4:	b.ne	40e000 <sqrt@plt+0xc650>  // b.any
  40dfe8:	ldr	x0, [sp, #56]
  40dfec:	ldr	w0, [x0, #8]
  40dff0:	orr	w1, w0, #0x2
  40dff4:	ldr	x0, [sp, #56]
  40dff8:	str	w1, [x0, #8]
  40dffc:	b	40df68 <sqrt@plt+0xc5b8>
  40e000:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40e004:	add	x1, x0, #0xb78
  40e008:	ldr	x0, [sp, #488]
  40e00c:	bl	401870 <strcmp@plt>
  40e010:	cmp	w0, #0x0
  40e014:	b.ne	40e030 <sqrt@plt+0xc680>  // b.any
  40e018:	ldr	x0, [sp, #56]
  40e01c:	ldr	w0, [x0, #8]
  40e020:	orr	w1, w0, #0x4
  40e024:	ldr	x0, [sp, #56]
  40e028:	str	w1, [x0, #8]
  40e02c:	b	40df68 <sqrt@plt+0xc5b8>
  40e030:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40e034:	add	x1, x0, #0xb80
  40e038:	ldr	x0, [sp, #488]
  40e03c:	bl	401870 <strcmp@plt>
  40e040:	cmp	w0, #0x0
  40e044:	b.ne	40e060 <sqrt@plt+0xc6b0>  // b.any
  40e048:	ldr	x0, [sp, #56]
  40e04c:	ldr	w0, [x0, #8]
  40e050:	orr	w1, w0, #0x8
  40e054:	ldr	x0, [sp, #56]
  40e058:	str	w1, [x0, #8]
  40e05c:	b	40df68 <sqrt@plt+0xc5b8>
  40e060:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40e064:	add	x1, x0, #0xb88
  40e068:	ldr	x0, [sp, #488]
  40e06c:	bl	401870 <strcmp@plt>
  40e070:	cmp	w0, #0x0
  40e074:	b.ne	40e090 <sqrt@plt+0xc6e0>  // b.any
  40e078:	ldr	x0, [sp, #56]
  40e07c:	ldr	w0, [x0, #8]
  40e080:	orr	w1, w0, #0x10
  40e084:	ldr	x0, [sp, #56]
  40e088:	str	w1, [x0, #8]
  40e08c:	b	40df68 <sqrt@plt+0xc5b8>
  40e090:	add	x0, sp, #0xe0
  40e094:	ldr	x1, [sp, #488]
  40e098:	bl	40a9dc <sqrt@plt+0x902c>
  40e09c:	add	x1, sp, #0xe0
  40e0a0:	add	x5, sp, #0x90
  40e0a4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40e0a8:	add	x4, x0, #0xa80
  40e0ac:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40e0b0:	add	x3, x0, #0xa80
  40e0b4:	mov	x2, x1
  40e0b8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40e0bc:	add	x1, x0, #0xb90
  40e0c0:	mov	x0, x5
  40e0c4:	bl	40b63c <sqrt@plt+0x9c8c>
  40e0c8:	mov	w19, #0x0                   	// #0
  40e0cc:	b	40eb24 <sqrt@plt+0xd174>
  40e0d0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40e0d4:	add	x1, x0, #0xbb0
  40e0d8:	ldr	x0, [sp, #488]
  40e0dc:	bl	401870 <strcmp@plt>
  40e0e0:	cmp	w0, #0x0
  40e0e4:	b.ne	40e16c <sqrt@plt+0xc7bc>  // b.any
  40e0e8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40e0ec:	add	x1, x0, #0x9f8
  40e0f0:	mov	x0, #0x0                   	// #0
  40e0f4:	bl	401710 <strtok@plt>
  40e0f8:	str	x0, [sp, #488]
  40e0fc:	ldr	x0, [sp, #488]
  40e100:	cmp	x0, #0x0
  40e104:	b.ne	40e13c <sqrt@plt+0xc78c>  // b.any
  40e108:	add	x5, sp, #0x90
  40e10c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40e110:	add	x4, x0, #0xa80
  40e114:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40e118:	add	x3, x0, #0xa80
  40e11c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40e120:	add	x2, x0, #0xa80
  40e124:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40e128:	add	x1, x0, #0xbc0
  40e12c:	mov	x0, x5
  40e130:	bl	40b63c <sqrt@plt+0x9c8c>
  40e134:	mov	w19, #0x0                   	// #0
  40e138:	b	40eb24 <sqrt@plt+0xd174>
  40e13c:	ldr	x0, [sp, #488]
  40e140:	bl	401660 <strlen@plt>
  40e144:	add	x0, x0, #0x1
  40e148:	bl	401610 <_Znam@plt>
  40e14c:	mov	x1, x0
  40e150:	ldr	x0, [sp, #56]
  40e154:	str	x1, [x0, #40]
  40e158:	ldr	x0, [sp, #56]
  40e15c:	ldr	x0, [x0, #40]
  40e160:	ldr	x1, [sp, #488]
  40e164:	bl	401700 <strcpy@plt>
  40e168:	b	40dd54 <sqrt@plt+0xc3a4>
  40e16c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40e170:	add	x1, x0, #0xbf0
  40e174:	ldr	x0, [sp, #488]
  40e178:	bl	401870 <strcmp@plt>
  40e17c:	cmp	w0, #0x0
  40e180:	b.ne	40e194 <sqrt@plt+0xc7e4>  // b.any
  40e184:	ldr	x0, [sp, #56]
  40e188:	mov	w1, #0x1                   	// #1
  40e18c:	str	w1, [x0, #28]
  40e190:	b	40dd54 <sqrt@plt+0xc3a4>
  40e194:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40e198:	add	x1, x0, #0xbf8
  40e19c:	ldr	x0, [sp, #488]
  40e1a0:	bl	401870 <strcmp@plt>
  40e1a4:	cmp	w0, #0x0
  40e1a8:	b.eq	40e21c <sqrt@plt+0xc86c>  // b.none
  40e1ac:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40e1b0:	add	x1, x0, #0xc08
  40e1b4:	ldr	x0, [sp, #488]
  40e1b8:	bl	401870 <strcmp@plt>
  40e1bc:	cmp	w0, #0x0
  40e1c0:	b.eq	40e21c <sqrt@plt+0xc86c>  // b.none
  40e1c4:	ldr	x0, [sp, #488]
  40e1c8:	str	x0, [sp, #448]
  40e1cc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40e1d0:	add	x1, x0, #0xc10
  40e1d4:	mov	x0, #0x0                   	// #0
  40e1d8:	bl	401710 <strtok@plt>
  40e1dc:	str	x0, [sp, #488]
  40e1e0:	ldr	x0, [sp, #56]
  40e1e4:	ldr	x0, [x0]
  40e1e8:	add	x0, x0, #0x10
  40e1ec:	ldr	x19, [x0]
  40e1f0:	ldr	x0, [sp, #488]
  40e1f4:	bl	40d880 <sqrt@plt+0xbed0>
  40e1f8:	mov	x2, x0
  40e1fc:	ldr	x0, [sp, #152]
  40e200:	ldr	w1, [sp, #160]
  40e204:	mov	w4, w1
  40e208:	mov	x3, x0
  40e20c:	ldr	x1, [sp, #448]
  40e210:	ldr	x0, [sp, #56]
  40e214:	blr	x19
  40e218:	b	40dd54 <sqrt@plt+0xc3a4>
  40e21c:	str	wzr, [sp, #484]
  40e220:	ldr	x0, [sp, #488]
  40e224:	cmp	x0, #0x0
  40e228:	b.ne	40e274 <sqrt@plt+0xc8c4>  // b.any
  40e22c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40e230:	add	x0, x0, #0xad0
  40e234:	ldr	w0, [x0]
  40e238:	cmp	w0, #0x0
  40e23c:	b.ne	40ea0c <sqrt@plt+0xd05c>  // b.any
  40e240:	add	x5, sp, #0x90
  40e244:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40e248:	add	x4, x0, #0xa80
  40e24c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40e250:	add	x3, x0, #0xa80
  40e254:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40e258:	add	x2, x0, #0xa80
  40e25c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40e260:	add	x1, x0, #0xc18
  40e264:	mov	x0, x5
  40e268:	bl	40b63c <sqrt@plt+0x9c8c>
  40e26c:	mov	w19, #0x0                   	// #0
  40e270:	b	40eb24 <sqrt@plt+0xd174>
  40e274:	ldr	x0, [sp, #488]
  40e278:	str	x0, [sp, #472]
  40e27c:	str	wzr, [sp, #168]
  40e280:	ldr	x0, [sp, #472]
  40e284:	cmp	x0, #0x0
  40e288:	b.eq	40ea04 <sqrt@plt+0xd054>  // b.none
  40e28c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40e290:	add	x1, x0, #0xbf8
  40e294:	ldr	x0, [sp, #472]
  40e298:	bl	401870 <strcmp@plt>
  40e29c:	cmp	w0, #0x0
  40e2a0:	b.ne	40e428 <sqrt@plt+0xca78>  // b.any
  40e2a4:	ldr	w0, [sp, #44]
  40e2a8:	cmp	w0, #0x0
  40e2ac:	b.eq	40e2b8 <sqrt@plt+0xc908>  // b.none
  40e2b0:	mov	w19, #0x1                   	// #1
  40e2b4:	b	40eb24 <sqrt@plt+0xd174>
  40e2b8:	add	x0, sp, #0x90
  40e2bc:	bl	40b3dc <sqrt@plt+0x9a2c>
  40e2c0:	cmp	w0, #0x0
  40e2c4:	cset	w0, eq  // eq = none
  40e2c8:	and	w0, w0, #0xff
  40e2cc:	cmp	w0, #0x0
  40e2d0:	b.eq	40e2dc <sqrt@plt+0xc92c>  // b.none
  40e2d4:	str	xzr, [sp, #472]
  40e2d8:	b	40ea00 <sqrt@plt+0xd050>
  40e2dc:	ldr	x2, [sp, #176]
  40e2e0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40e2e4:	add	x1, x0, #0x9f8
  40e2e8:	mov	x0, x2
  40e2ec:	bl	401710 <strtok@plt>
  40e2f0:	str	x0, [sp, #408]
  40e2f4:	ldr	x0, [sp, #408]
  40e2f8:	cmp	x0, #0x0
  40e2fc:	b.eq	40e420 <sqrt@plt+0xca70>  // b.none
  40e300:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40e304:	add	x1, x0, #0x9f8
  40e308:	mov	x0, #0x0                   	// #0
  40e30c:	bl	401710 <strtok@plt>
  40e310:	str	x0, [sp, #400]
  40e314:	ldr	x0, [sp, #400]
  40e318:	cmp	x0, #0x0
  40e31c:	b.ne	40e32c <sqrt@plt+0xc97c>  // b.any
  40e320:	ldr	x0, [sp, #408]
  40e324:	str	x0, [sp, #472]
  40e328:	b	40ea00 <sqrt@plt+0xd050>
  40e32c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40e330:	add	x1, x0, #0x9f8
  40e334:	mov	x0, #0x0                   	// #0
  40e338:	bl	401710 <strtok@plt>
  40e33c:	str	x0, [sp, #488]
  40e340:	ldr	x0, [sp, #488]
  40e344:	cmp	x0, #0x0
  40e348:	b.ne	40e380 <sqrt@plt+0xc9d0>  // b.any
  40e34c:	add	x5, sp, #0x90
  40e350:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40e354:	add	x4, x0, #0xa80
  40e358:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40e35c:	add	x3, x0, #0xa80
  40e360:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40e364:	add	x2, x0, #0xa80
  40e368:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40e36c:	add	x1, x0, #0xc30
  40e370:	mov	x0, x5
  40e374:	bl	40b63c <sqrt@plt+0x9c8c>
  40e378:	mov	w19, #0x0                   	// #0
  40e37c:	b	40eb24 <sqrt@plt+0xd174>
  40e380:	add	x0, sp, #0x7c
  40e384:	mov	x2, x0
  40e388:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40e38c:	add	x1, x0, #0xae8
  40e390:	ldr	x0, [sp, #488]
  40e394:	bl	4017e0 <__isoc99_sscanf@plt>
  40e398:	cmp	w0, #0x1
  40e39c:	cset	w0, ne  // ne = any
  40e3a0:	and	w0, w0, #0xff
  40e3a4:	cmp	w0, #0x0
  40e3a8:	b.eq	40e3ec <sqrt@plt+0xca3c>  // b.none
  40e3ac:	add	x0, sp, #0xf0
  40e3b0:	ldr	x1, [sp, #488]
  40e3b4:	bl	40a9dc <sqrt@plt+0x902c>
  40e3b8:	add	x1, sp, #0xf0
  40e3bc:	add	x5, sp, #0x90
  40e3c0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40e3c4:	add	x4, x0, #0xa80
  40e3c8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40e3cc:	add	x3, x0, #0xa80
  40e3d0:	mov	x2, x1
  40e3d4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40e3d8:	add	x1, x0, #0xc48
  40e3dc:	mov	x0, x5
  40e3e0:	bl	40b63c <sqrt@plt+0x9c8c>
  40e3e4:	mov	w19, #0x0                   	// #0
  40e3e8:	b	40eb24 <sqrt@plt+0xd174>
  40e3ec:	ldr	x0, [sp, #408]
  40e3f0:	bl	4139a4 <sqrt@plt+0x11ff4>
  40e3f4:	str	x0, [sp, #392]
  40e3f8:	ldr	x0, [sp, #400]
  40e3fc:	bl	4139a4 <sqrt@plt+0x11ff4>
  40e400:	str	x0, [sp, #384]
  40e404:	ldr	w0, [sp, #124]
  40e408:	mov	w3, w0
  40e40c:	ldr	x2, [sp, #384]
  40e410:	ldr	x1, [sp, #392]
  40e414:	ldr	x0, [sp, #56]
  40e418:	bl	40cbf0 <sqrt@plt+0xb240>
  40e41c:	b	40e2b8 <sqrt@plt+0xc908>
  40e420:	nop
  40e424:	b	40e2b8 <sqrt@plt+0xc908>
  40e428:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40e42c:	add	x1, x0, #0xc08
  40e430:	ldr	x0, [sp, #472]
  40e434:	bl	401870 <strcmp@plt>
  40e438:	cmp	w0, #0x0
  40e43c:	b.ne	40e9c0 <sqrt@plt+0xd010>  // b.any
  40e440:	ldr	w0, [sp, #44]
  40e444:	cmp	w0, #0x0
  40e448:	b.eq	40e454 <sqrt@plt+0xcaa4>  // b.none
  40e44c:	mov	w19, #0x1                   	// #1
  40e450:	b	40eb24 <sqrt@plt+0xd174>
  40e454:	mov	w0, #0x1                   	// #1
  40e458:	str	w0, [sp, #484]
  40e45c:	str	xzr, [sp, #464]
  40e460:	add	x0, sp, #0x90
  40e464:	bl	40b3dc <sqrt@plt+0x9a2c>
  40e468:	cmp	w0, #0x0
  40e46c:	cset	w0, eq  // eq = none
  40e470:	and	w0, w0, #0xff
  40e474:	cmp	w0, #0x0
  40e478:	b.eq	40e484 <sqrt@plt+0xcad4>  // b.none
  40e47c:	str	xzr, [sp, #472]
  40e480:	b	40e980 <sqrt@plt+0xcfd0>
  40e484:	ldr	x2, [sp, #176]
  40e488:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40e48c:	add	x1, x0, #0x9f8
  40e490:	mov	x0, x2
  40e494:	bl	401710 <strtok@plt>
  40e498:	str	x0, [sp, #440]
  40e49c:	ldr	x0, [sp, #440]
  40e4a0:	cmp	x0, #0x0
  40e4a4:	b.eq	40e978 <sqrt@plt+0xcfc8>  // b.none
  40e4a8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40e4ac:	add	x1, x0, #0x9f8
  40e4b0:	mov	x0, #0x0                   	// #0
  40e4b4:	bl	401710 <strtok@plt>
  40e4b8:	str	x0, [sp, #488]
  40e4bc:	ldr	x0, [sp, #488]
  40e4c0:	cmp	x0, #0x0
  40e4c4:	b.ne	40e4d4 <sqrt@plt+0xcb24>  // b.any
  40e4c8:	ldr	x0, [sp, #440]
  40e4cc:	str	x0, [sp, #472]
  40e4d0:	b	40e980 <sqrt@plt+0xcfd0>
  40e4d4:	ldr	x0, [sp, #488]
  40e4d8:	ldrb	w0, [x0]
  40e4dc:	cmp	w0, #0x22
  40e4e0:	b.ne	40e590 <sqrt@plt+0xcbe0>  // b.any
  40e4e4:	ldr	x0, [sp, #464]
  40e4e8:	cmp	x0, #0x0
  40e4ec:	b.ne	40e524 <sqrt@plt+0xcb74>  // b.any
  40e4f0:	add	x5, sp, #0x90
  40e4f4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40e4f8:	add	x4, x0, #0xa80
  40e4fc:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40e500:	add	x3, x0, #0xa80
  40e504:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40e508:	add	x2, x0, #0xa80
  40e50c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40e510:	add	x1, x0, #0xc60
  40e514:	mov	x0, x5
  40e518:	bl	40b63c <sqrt@plt+0x9c8c>
  40e51c:	mov	w19, #0x0                   	// #0
  40e520:	b	40eb24 <sqrt@plt+0xd174>
  40e524:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40e528:	add	x1, x0, #0xc88
  40e52c:	ldr	x0, [sp, #440]
  40e530:	bl	401870 <strcmp@plt>
  40e534:	cmp	w0, #0x0
  40e538:	b.ne	40e570 <sqrt@plt+0xcbc0>  // b.any
  40e53c:	add	x5, sp, #0x90
  40e540:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40e544:	add	x4, x0, #0xa80
  40e548:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40e54c:	add	x3, x0, #0xa80
  40e550:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40e554:	add	x2, x0, #0xa80
  40e558:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40e55c:	add	x1, x0, #0xc90
  40e560:	mov	x0, x5
  40e564:	bl	40b63c <sqrt@plt+0x9c8c>
  40e568:	mov	w19, #0x0                   	// #0
  40e56c:	b	40eb24 <sqrt@plt+0xd174>
  40e570:	ldr	x0, [sp, #440]
  40e574:	bl	4139a4 <sqrt@plt+0x11ff4>
  40e578:	str	x0, [sp, #416]
  40e57c:	ldr	x2, [sp, #464]
  40e580:	ldr	x1, [sp, #416]
  40e584:	ldr	x0, [sp, #56]
  40e588:	bl	40d700 <sqrt@plt+0xbd50>
  40e58c:	b	40e97c <sqrt@plt+0xcfcc>
  40e590:	str	wzr, [sp, #84]
  40e594:	str	wzr, [sp, #88]
  40e598:	str	wzr, [sp, #92]
  40e59c:	str	wzr, [sp, #96]
  40e5a0:	str	wzr, [sp, #100]
  40e5a4:	add	x0, sp, #0x48
  40e5a8:	add	x5, x0, #0x1c
  40e5ac:	add	x0, sp, #0x48
  40e5b0:	add	x4, x0, #0x14
  40e5b4:	add	x0, sp, #0x48
  40e5b8:	add	x3, x0, #0x18
  40e5bc:	add	x0, sp, #0x48
  40e5c0:	add	x2, x0, #0x10
  40e5c4:	add	x0, sp, #0x48
  40e5c8:	add	x1, x0, #0xc
  40e5cc:	add	x0, sp, #0x48
  40e5d0:	add	x0, x0, #0x8
  40e5d4:	mov	x7, x5
  40e5d8:	mov	x6, x4
  40e5dc:	mov	x5, x3
  40e5e0:	mov	x4, x2
  40e5e4:	mov	x3, x1
  40e5e8:	mov	x2, x0
  40e5ec:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40e5f0:	add	x1, x0, #0xcb8
  40e5f4:	ldr	x0, [sp, #488]
  40e5f8:	bl	4017e0 <__isoc99_sscanf@plt>
  40e5fc:	str	w0, [sp, #436]
  40e600:	ldr	w0, [sp, #436]
  40e604:	cmp	w0, #0x0
  40e608:	b.gt	40e64c <sqrt@plt+0xcc9c>
  40e60c:	add	x0, sp, #0x100
  40e610:	ldr	x1, [sp, #440]
  40e614:	bl	40a9dc <sqrt@plt+0x902c>
  40e618:	add	x1, sp, #0x100
  40e61c:	add	x5, sp, #0x90
  40e620:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40e624:	add	x4, x0, #0xa80
  40e628:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40e62c:	add	x3, x0, #0xa80
  40e630:	mov	x2, x1
  40e634:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40e638:	add	x1, x0, #0xcd0
  40e63c:	mov	x0, x5
  40e640:	bl	40b63c <sqrt@plt+0x9c8c>
  40e644:	mov	w19, #0x0                   	// #0
  40e648:	b	40eb24 <sqrt@plt+0xd174>
  40e64c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40e650:	add	x1, x0, #0x9f8
  40e654:	mov	x0, #0x0                   	// #0
  40e658:	bl	401710 <strtok@plt>
  40e65c:	str	x0, [sp, #488]
  40e660:	ldr	x0, [sp, #488]
  40e664:	cmp	x0, #0x0
  40e668:	b.ne	40e6ac <sqrt@plt+0xccfc>  // b.any
  40e66c:	add	x0, sp, #0x110
  40e670:	ldr	x1, [sp, #440]
  40e674:	bl	40a9dc <sqrt@plt+0x902c>
  40e678:	add	x1, sp, #0x110
  40e67c:	add	x5, sp, #0x90
  40e680:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40e684:	add	x4, x0, #0xa80
  40e688:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40e68c:	add	x3, x0, #0xa80
  40e690:	mov	x2, x1
  40e694:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40e698:	add	x1, x0, #0xce8
  40e69c:	mov	x0, x5
  40e6a0:	bl	40b63c <sqrt@plt+0x9c8c>
  40e6a4:	mov	w19, #0x0                   	// #0
  40e6a8:	b	40eb24 <sqrt@plt+0xd174>
  40e6ac:	add	x0, sp, #0x78
  40e6b0:	mov	x2, x0
  40e6b4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40e6b8:	add	x1, x0, #0xae8
  40e6bc:	ldr	x0, [sp, #488]
  40e6c0:	bl	4017e0 <__isoc99_sscanf@plt>
  40e6c4:	cmp	w0, #0x1
  40e6c8:	cset	w0, ne  // ne = any
  40e6cc:	and	w0, w0, #0xff
  40e6d0:	cmp	w0, #0x0
  40e6d4:	b.eq	40e718 <sqrt@plt+0xcd68>  // b.none
  40e6d8:	add	x0, sp, #0x120
  40e6dc:	ldr	x1, [sp, #440]
  40e6e0:	bl	40a9dc <sqrt@plt+0x902c>
  40e6e4:	add	x1, sp, #0x120
  40e6e8:	add	x5, sp, #0x90
  40e6ec:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40e6f0:	add	x4, x0, #0xa80
  40e6f4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40e6f8:	add	x3, x0, #0xa80
  40e6fc:	mov	x2, x1
  40e700:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40e704:	add	x1, x0, #0xd08
  40e708:	mov	x0, x5
  40e70c:	bl	40b63c <sqrt@plt+0x9c8c>
  40e710:	mov	w19, #0x0                   	// #0
  40e714:	b	40eb24 <sqrt@plt+0xd174>
  40e718:	ldr	w0, [sp, #120]
  40e71c:	cmp	w0, #0x0
  40e720:	b.lt	40e730 <sqrt@plt+0xcd80>  // b.tstop
  40e724:	ldr	w0, [sp, #120]
  40e728:	cmp	w0, #0xff
  40e72c:	b.le	40e770 <sqrt@plt+0xcdc0>
  40e730:	ldr	w1, [sp, #120]
  40e734:	add	x0, sp, #0x130
  40e738:	bl	40aa40 <sqrt@plt+0x9090>
  40e73c:	add	x1, sp, #0x130
  40e740:	add	x5, sp, #0x90
  40e744:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40e748:	add	x4, x0, #0xa80
  40e74c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40e750:	add	x3, x0, #0xa80
  40e754:	mov	x2, x1
  40e758:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40e75c:	add	x1, x0, #0xd28
  40e760:	mov	x0, x5
  40e764:	bl	40b63c <sqrt@plt+0x9c8c>
  40e768:	mov	w19, #0x0                   	// #0
  40e76c:	b	40eb24 <sqrt@plt+0xd174>
  40e770:	ldr	w0, [sp, #120]
  40e774:	and	w0, w0, #0xff
  40e778:	strb	w0, [sp, #72]
  40e77c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40e780:	add	x1, x0, #0x9f8
  40e784:	mov	x0, #0x0                   	// #0
  40e788:	bl	401710 <strtok@plt>
  40e78c:	str	x0, [sp, #488]
  40e790:	ldr	x0, [sp, #488]
  40e794:	cmp	x0, #0x0
  40e798:	b.ne	40e7dc <sqrt@plt+0xce2c>  // b.any
  40e79c:	add	x0, sp, #0x140
  40e7a0:	ldr	x1, [sp, #440]
  40e7a4:	bl	40a9dc <sqrt@plt+0x902c>
  40e7a8:	add	x1, sp, #0x140
  40e7ac:	add	x5, sp, #0x90
  40e7b0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40e7b4:	add	x4, x0, #0xa80
  40e7b8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40e7bc:	add	x3, x0, #0xa80
  40e7c0:	mov	x2, x1
  40e7c4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40e7c8:	add	x1, x0, #0xd50
  40e7cc:	mov	x0, x5
  40e7d0:	bl	40b63c <sqrt@plt+0x9c8c>
  40e7d4:	mov	w19, #0x0                   	// #0
  40e7d8:	b	40eb24 <sqrt@plt+0xd174>
  40e7dc:	add	x0, sp, #0x70
  40e7e0:	mov	w2, #0x0                   	// #0
  40e7e4:	mov	x1, x0
  40e7e8:	ldr	x0, [sp, #488]
  40e7ec:	bl	4016c0 <strtol@plt>
  40e7f0:	str	w0, [sp, #76]
  40e7f4:	ldr	w0, [sp, #76]
  40e7f8:	cmp	w0, #0x0
  40e7fc:	b.ne	40e85c <sqrt@plt+0xceac>  // b.any
  40e800:	ldr	x0, [sp, #112]
  40e804:	ldr	x1, [sp, #488]
  40e808:	cmp	x1, x0
  40e80c:	b.ne	40e85c <sqrt@plt+0xceac>  // b.any
  40e810:	add	x0, sp, #0x150
  40e814:	ldr	x1, [sp, #488]
  40e818:	bl	40a9dc <sqrt@plt+0x902c>
  40e81c:	add	x0, sp, #0x160
  40e820:	ldr	x1, [sp, #440]
  40e824:	bl	40a9dc <sqrt@plt+0x902c>
  40e828:	add	x2, sp, #0x160
  40e82c:	add	x1, sp, #0x150
  40e830:	add	x5, sp, #0x90
  40e834:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40e838:	add	x4, x0, #0xa80
  40e83c:	mov	x3, x2
  40e840:	mov	x2, x1
  40e844:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40e848:	add	x1, x0, #0xd68
  40e84c:	mov	x0, x5
  40e850:	bl	40b63c <sqrt@plt+0x9c8c>
  40e854:	mov	w19, #0x0                   	// #0
  40e858:	b	40eb24 <sqrt@plt+0xd174>
  40e85c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40e860:	add	x0, x0, #0xad0
  40e864:	ldr	w0, [x0]
  40e868:	cmp	w0, #0x0
  40e86c:	b.eq	40e898 <sqrt@plt+0xcee8>  // b.none
  40e870:	ldr	w0, [sp, #76]
  40e874:	bl	401840 <wcwidth@plt>
  40e878:	str	w0, [sp, #432]
  40e87c:	ldr	w0, [sp, #432]
  40e880:	cmp	w0, #0x1
  40e884:	b.le	40e898 <sqrt@plt+0xcee8>
  40e888:	ldr	w1, [sp, #80]
  40e88c:	ldr	w0, [sp, #432]
  40e890:	mul	w0, w1, w0
  40e894:	str	w0, [sp, #80]
  40e898:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40e89c:	add	x1, x0, #0x9f8
  40e8a0:	mov	x0, #0x0                   	// #0
  40e8a4:	bl	401710 <strtok@plt>
  40e8a8:	str	x0, [sp, #488]
  40e8ac:	ldr	x0, [sp, #488]
  40e8b0:	cmp	x0, #0x0
  40e8b4:	b.eq	40e8d0 <sqrt@plt+0xcf20>  // b.none
  40e8b8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40e8bc:	add	x1, x0, #0xd90
  40e8c0:	ldr	x0, [sp, #488]
  40e8c4:	bl	401870 <strcmp@plt>
  40e8c8:	cmp	w0, #0x0
  40e8cc:	b.ne	40e8d8 <sqrt@plt+0xcf28>  // b.any
  40e8d0:	str	xzr, [sp, #104]
  40e8d4:	b	40e900 <sqrt@plt+0xcf50>
  40e8d8:	ldr	x0, [sp, #488]
  40e8dc:	bl	401660 <strlen@plt>
  40e8e0:	add	x0, x0, #0x1
  40e8e4:	bl	401610 <_Znam@plt>
  40e8e8:	str	x0, [sp, #424]
  40e8ec:	ldr	x1, [sp, #488]
  40e8f0:	ldr	x0, [sp, #424]
  40e8f4:	bl	401700 <strcpy@plt>
  40e8f8:	ldr	x0, [sp, #424]
  40e8fc:	str	x0, [sp, #104]
  40e900:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40e904:	add	x1, x0, #0xc88
  40e908:	ldr	x0, [sp, #440]
  40e90c:	bl	401870 <strcmp@plt>
  40e910:	cmp	w0, #0x0
  40e914:	b.ne	40e93c <sqrt@plt+0xcf8c>  // b.any
  40e918:	ldr	w0, [sp, #76]
  40e91c:	bl	413980 <sqrt@plt+0x11fd0>
  40e920:	str	x0, [sp, #464]
  40e924:	add	x0, sp, #0x48
  40e928:	mov	x2, x0
  40e92c:	ldr	x1, [sp, #464]
  40e930:	ldr	x0, [sp, #56]
  40e934:	bl	40d590 <sqrt@plt+0xbbe0>
  40e938:	b	40e97c <sqrt@plt+0xcfcc>
  40e93c:	ldr	x0, [sp, #440]
  40e940:	bl	4139a4 <sqrt@plt+0x11ff4>
  40e944:	str	x0, [sp, #464]
  40e948:	add	x0, sp, #0x48
  40e94c:	mov	x2, x0
  40e950:	ldr	x1, [sp, #464]
  40e954:	ldr	x0, [sp, #56]
  40e958:	bl	40d590 <sqrt@plt+0xbbe0>
  40e95c:	ldr	w0, [sp, #76]
  40e960:	bl	413980 <sqrt@plt+0x11fd0>
  40e964:	ldr	x2, [sp, #464]
  40e968:	mov	x1, x0
  40e96c:	ldr	x0, [sp, #56]
  40e970:	bl	40d700 <sqrt@plt+0xbd50>
  40e974:	b	40e460 <sqrt@plt+0xcab0>
  40e978:	nop
  40e97c:	b	40e460 <sqrt@plt+0xcab0>
  40e980:	ldr	x0, [sp, #464]
  40e984:	cmp	x0, #0x0
  40e988:	b.ne	40e280 <sqrt@plt+0xc8d0>  // b.any
  40e98c:	add	x5, sp, #0x90
  40e990:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40e994:	add	x4, x0, #0xa80
  40e998:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40e99c:	add	x3, x0, #0xa80
  40e9a0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40e9a4:	add	x2, x0, #0xa80
  40e9a8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40e9ac:	add	x1, x0, #0xd98
  40e9b0:	mov	x0, x5
  40e9b4:	bl	40b63c <sqrt@plt+0x9c8c>
  40e9b8:	mov	w19, #0x0                   	// #0
  40e9bc:	b	40eb24 <sqrt@plt+0xd174>
  40e9c0:	add	x0, sp, #0x170
  40e9c4:	ldr	x1, [sp, #472]
  40e9c8:	bl	40a9dc <sqrt@plt+0x902c>
  40e9cc:	add	x1, sp, #0x170
  40e9d0:	add	x5, sp, #0x90
  40e9d4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40e9d8:	add	x4, x0, #0xa80
  40e9dc:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40e9e0:	add	x3, x0, #0xa80
  40e9e4:	mov	x2, x1
  40e9e8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40e9ec:	add	x1, x0, #0xdc0
  40e9f0:	mov	x0, x5
  40e9f4:	bl	40b63c <sqrt@plt+0x9c8c>
  40e9f8:	mov	w19, #0x0                   	// #0
  40e9fc:	b	40eb24 <sqrt@plt+0xd174>
  40ea00:	b	40e280 <sqrt@plt+0xc8d0>
  40ea04:	ldr	x0, [sp, #56]
  40ea08:	bl	40d3d0 <sqrt@plt+0xba20>
  40ea0c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40ea10:	add	x0, x0, #0xad0
  40ea14:	ldr	w0, [x0]
  40ea18:	cmp	w0, #0x0
  40ea1c:	b.ne	40ea60 <sqrt@plt+0xd0b0>  // b.any
  40ea20:	ldr	w0, [sp, #484]
  40ea24:	cmp	w0, #0x0
  40ea28:	b.ne	40ea60 <sqrt@plt+0xd0b0>  // b.any
  40ea2c:	add	x5, sp, #0x90
  40ea30:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40ea34:	add	x4, x0, #0xa80
  40ea38:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40ea3c:	add	x3, x0, #0xa80
  40ea40:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40ea44:	add	x2, x0, #0xa80
  40ea48:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40ea4c:	add	x1, x0, #0xe08
  40ea50:	mov	x0, x5
  40ea54:	bl	40b63c <sqrt@plt+0x9c8c>
  40ea58:	mov	w19, #0x0                   	// #0
  40ea5c:	b	40eb24 <sqrt@plt+0xd174>
  40ea60:	ldr	x0, [sp, #56]
  40ea64:	ldr	w0, [x0, #24]
  40ea68:	cmp	w0, #0x0
  40ea6c:	b.ne	40eb20 <sqrt@plt+0xd170>  // b.any
  40ea70:	ldr	x0, [sp, #56]
  40ea74:	ldr	w0, [x0, #56]
  40ea78:	cmp	w0, #0x0
  40ea7c:	b.eq	40ead8 <sqrt@plt+0xd128>  // b.none
  40ea80:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40ea84:	add	x0, x0, #0xaa4
  40ea88:	ldr	w4, [x0]
  40ea8c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40ea90:	add	x0, x0, #0xaa0
  40ea94:	ldr	w5, [x0]
  40ea98:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40ea9c:	add	x0, x0, #0x2a0
  40eaa0:	ldr	w1, [x0]
  40eaa4:	mov	w0, #0xd8                  	// #216
  40eaa8:	mul	w1, w1, w0
  40eaac:	ldr	x0, [sp, #56]
  40eab0:	ldr	w0, [x0, #56]
  40eab4:	mov	w3, w0
  40eab8:	mov	w2, w1
  40eabc:	mov	w1, w5
  40eac0:	mov	w0, w4
  40eac4:	bl	40bdc0 <sqrt@plt+0xa410>
  40eac8:	mov	w1, w0
  40eacc:	ldr	x0, [sp, #56]
  40ead0:	str	w1, [x0, #24]
  40ead4:	b	40eb20 <sqrt@plt+0xd170>
  40ead8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40eadc:	add	x0, x0, #0xaa4
  40eae0:	ldr	w3, [x0]
  40eae4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40eae8:	add	x0, x0, #0xaa0
  40eaec:	ldr	w4, [x0]
  40eaf0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40eaf4:	add	x0, x0, #0x2a0
  40eaf8:	ldr	w1, [x0]
  40eafc:	mov	w0, #0xd8                  	// #216
  40eb00:	mul	w0, w1, w0
  40eb04:	mov	w2, w0
  40eb08:	mov	w1, w4
  40eb0c:	mov	w0, w3
  40eb10:	bl	40bc54 <sqrt@plt+0xa2a4>
  40eb14:	mov	w1, w0
  40eb18:	ldr	x0, [sp, #56]
  40eb1c:	str	w1, [x0, #24]
  40eb20:	mov	w19, #0x1                   	// #1
  40eb24:	add	x0, sp, #0x90
  40eb28:	bl	40b380 <sqrt@plt+0x99d0>
  40eb2c:	mov	w0, w19
  40eb30:	b	40eb48 <sqrt@plt+0xd198>
  40eb34:	mov	x19, x0
  40eb38:	add	x0, sp, #0x90
  40eb3c:	bl	40b380 <sqrt@plt+0x99d0>
  40eb40:	mov	x0, x19
  40eb44:	bl	401940 <_Unwind_Resume@plt>
  40eb48:	ldr	x19, [sp, #16]
  40eb4c:	ldp	x29, x30, [sp], #496
  40eb50:	ret
  40eb54:	stp	x29, x30, [sp, #-304]!
  40eb58:	mov	x29, sp
  40eb5c:	str	x19, [sp, #16]
  40eb60:	str	wzr, [sp, #116]
  40eb64:	add	x0, sp, #0x68
  40eb68:	mov	x1, x0
  40eb6c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40eb70:	add	x0, x0, #0xa80
  40eb74:	bl	40fd34 <sqrt@plt+0xe384>
  40eb78:	str	x0, [sp, #248]
  40eb7c:	ldr	x0, [sp, #248]
  40eb80:	cmp	x0, #0x0
  40eb84:	cset	w0, eq  // eq = none
  40eb88:	and	w0, w0, #0xff
  40eb8c:	cmp	w0, #0x0
  40eb90:	b.eq	40ebc0 <sqrt@plt+0xd210>  // b.none
  40eb94:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40eb98:	add	x3, x0, #0xa80
  40eb9c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40eba0:	add	x2, x0, #0xa80
  40eba4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40eba8:	add	x1, x0, #0xa80
  40ebac:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40ebb0:	add	x0, x0, #0xea0
  40ebb4:	bl	40b16c <sqrt@plt+0x97bc>
  40ebb8:	mov	w19, #0x0                   	// #0
  40ebbc:	b	40faa4 <sqrt@plt+0xe0f4>
  40ebc0:	ldr	x1, [sp, #104]
  40ebc4:	add	x0, sp, #0x40
  40ebc8:	mov	x2, x1
  40ebcc:	ldr	x1, [sp, #248]
  40ebd0:	bl	40b320 <sqrt@plt+0x9970>
  40ebd4:	mov	w0, #0x1                   	// #1
  40ebd8:	str	w0, [sp, #88]
  40ebdc:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40ebe0:	add	x0, x0, #0xaa0
  40ebe4:	str	wzr, [x0]
  40ebe8:	add	x0, sp, #0x40
  40ebec:	bl	40b3dc <sqrt@plt+0x9a2c>
  40ebf0:	cmp	w0, #0x0
  40ebf4:	cset	w0, ne  // ne = any
  40ebf8:	and	w0, w0, #0xff
  40ebfc:	cmp	w0, #0x0
  40ec00:	b.eq	40f8a0 <sqrt@plt+0xdef0>  // b.none
  40ec04:	ldr	x2, [sp, #96]
  40ec08:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40ec0c:	add	x1, x0, #0x9f8
  40ec10:	mov	x0, x2
  40ec14:	bl	401710 <strtok@plt>
  40ec18:	str	x0, [sp, #296]
  40ec1c:	str	wzr, [sp, #292]
  40ec20:	str	wzr, [sp, #288]
  40ec24:	ldr	w0, [sp, #292]
  40ec28:	cmp	w0, #0x0
  40ec2c:	b.ne	40ec7c <sqrt@plt+0xd2cc>  // b.any
  40ec30:	ldr	w0, [sp, #288]
  40ec34:	cmp	w0, #0x9
  40ec38:	b.hi	40ec7c <sqrt@plt+0xd2cc>  // b.pmore
  40ec3c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40ec40:	add	x1, x0, #0x1f8
  40ec44:	ldr	w0, [sp, #288]
  40ec48:	lsl	x0, x0, #4
  40ec4c:	add	x0, x1, x0
  40ec50:	ldr	x0, [x0]
  40ec54:	ldr	x1, [sp, #296]
  40ec58:	bl	401870 <strcmp@plt>
  40ec5c:	cmp	w0, #0x0
  40ec60:	b.ne	40ec6c <sqrt@plt+0xd2bc>  // b.any
  40ec64:	mov	w0, #0x1                   	// #1
  40ec68:	str	w0, [sp, #292]
  40ec6c:	ldr	w0, [sp, #288]
  40ec70:	add	w0, w0, #0x1
  40ec74:	str	w0, [sp, #288]
  40ec78:	b	40ec24 <sqrt@plt+0xd274>
  40ec7c:	ldr	w0, [sp, #292]
  40ec80:	cmp	w0, #0x0
  40ec84:	b.eq	40ed74 <sqrt@plt+0xd3c4>  // b.none
  40ec88:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40ec8c:	add	x1, x0, #0x9f8
  40ec90:	mov	x0, #0x0                   	// #0
  40ec94:	bl	401710 <strtok@plt>
  40ec98:	str	x0, [sp, #192]
  40ec9c:	ldr	x0, [sp, #192]
  40eca0:	cmp	x0, #0x0
  40eca4:	b.ne	40ece8 <sqrt@plt+0xd338>  // b.any
  40eca8:	add	x0, sp, #0x78
  40ecac:	ldr	x1, [sp, #296]
  40ecb0:	bl	40a9dc <sqrt@plt+0x902c>
  40ecb4:	add	x1, sp, #0x78
  40ecb8:	add	x5, sp, #0x40
  40ecbc:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40ecc0:	add	x4, x0, #0xa80
  40ecc4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40ecc8:	add	x3, x0, #0xa80
  40eccc:	mov	x2, x1
  40ecd0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40ecd4:	add	x1, x0, #0xeb8
  40ecd8:	mov	x0, x5
  40ecdc:	bl	40b63c <sqrt@plt+0x9c8c>
  40ece0:	mov	w19, #0x0                   	// #0
  40ece4:	b	40fa9c <sqrt@plt+0xe0ec>
  40ece8:	ldr	w0, [sp, #288]
  40ecec:	sub	w2, w0, #0x1
  40ecf0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40ecf4:	add	x1, x0, #0x1f8
  40ecf8:	mov	w0, w2
  40ecfc:	lsl	x0, x0, #4
  40ed00:	add	x0, x1, x0
  40ed04:	ldr	x0, [x0, #8]
  40ed08:	str	x0, [sp, #184]
  40ed0c:	ldr	x2, [sp, #184]
  40ed10:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40ed14:	add	x1, x0, #0xae8
  40ed18:	ldr	x0, [sp, #192]
  40ed1c:	bl	4017e0 <__isoc99_sscanf@plt>
  40ed20:	cmp	w0, #0x1
  40ed24:	cset	w0, ne  // ne = any
  40ed28:	and	w0, w0, #0xff
  40ed2c:	cmp	w0, #0x0
  40ed30:	b.eq	40ebe8 <sqrt@plt+0xd238>  // b.none
  40ed34:	add	x0, sp, #0x88
  40ed38:	ldr	x1, [sp, #192]
  40ed3c:	bl	40a9dc <sqrt@plt+0x902c>
  40ed40:	add	x1, sp, #0x88
  40ed44:	add	x5, sp, #0x40
  40ed48:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40ed4c:	add	x4, x0, #0xa80
  40ed50:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40ed54:	add	x3, x0, #0xa80
  40ed58:	mov	x2, x1
  40ed5c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40ed60:	add	x1, x0, #0xed8
  40ed64:	mov	x0, x5
  40ed68:	bl	40b63c <sqrt@plt+0x9c8c>
  40ed6c:	mov	w19, #0x0                   	// #0
  40ed70:	b	40fa9c <sqrt@plt+0xe0ec>
  40ed74:	ldr	x1, [sp, #296]
  40ed78:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40ed7c:	add	x0, x0, #0xee8
  40ed80:	bl	401870 <strcmp@plt>
  40ed84:	cmp	w0, #0x0
  40ed88:	b.ne	40ee14 <sqrt@plt+0xd464>  // b.any
  40ed8c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40ed90:	add	x1, x0, #0x9f8
  40ed94:	mov	x0, #0x0                   	// #0
  40ed98:	bl	401710 <strtok@plt>
  40ed9c:	str	x0, [sp, #296]
  40eda0:	ldr	x0, [sp, #296]
  40eda4:	cmp	x0, #0x0
  40eda8:	b.ne	40ede0 <sqrt@plt+0xd430>  // b.any
  40edac:	add	x5, sp, #0x40
  40edb0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40edb4:	add	x4, x0, #0xa80
  40edb8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40edbc:	add	x3, x0, #0xa80
  40edc0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40edc4:	add	x2, x0, #0xa80
  40edc8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40edcc:	add	x1, x0, #0xef0
  40edd0:	mov	x0, x5
  40edd4:	bl	40b63c <sqrt@plt+0x9c8c>
  40edd8:	mov	w19, #0x0                   	// #0
  40eddc:	b	40fa9c <sqrt@plt+0xe0ec>
  40ede0:	ldr	x0, [sp, #296]
  40ede4:	bl	401660 <strlen@plt>
  40ede8:	add	x0, x0, #0x1
  40edec:	bl	401610 <_Znam@plt>
  40edf0:	str	x0, [sp, #200]
  40edf4:	ldr	x1, [sp, #296]
  40edf8:	ldr	x0, [sp, #200]
  40edfc:	bl	401700 <strcpy@plt>
  40ee00:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40ee04:	add	x0, x0, #0xaf0
  40ee08:	ldr	x1, [sp, #200]
  40ee0c:	str	x1, [x0]
  40ee10:	b	40ebe8 <sqrt@plt+0xd238>
  40ee14:	ldr	x1, [sp, #296]
  40ee18:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40ee1c:	add	x0, x0, #0xf18
  40ee20:	bl	401870 <strcmp@plt>
  40ee24:	cmp	w0, #0x0
  40ee28:	b.ne	40f06c <sqrt@plt+0xd6bc>  // b.any
  40ee2c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40ee30:	add	x1, x0, #0x9f8
  40ee34:	mov	x0, #0x0                   	// #0
  40ee38:	bl	401710 <strtok@plt>
  40ee3c:	str	x0, [sp, #296]
  40ee40:	ldr	x0, [sp, #296]
  40ee44:	cmp	x0, #0x0
  40ee48:	b.eq	40ee78 <sqrt@plt+0xd4c8>  // b.none
  40ee4c:	add	x0, sp, #0x74
  40ee50:	mov	x2, x0
  40ee54:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40ee58:	add	x1, x0, #0xae8
  40ee5c:	ldr	x0, [sp, #296]
  40ee60:	bl	4017e0 <__isoc99_sscanf@plt>
  40ee64:	cmp	w0, #0x1
  40ee68:	b.ne	40ee78 <sqrt@plt+0xd4c8>  // b.any
  40ee6c:	ldr	w0, [sp, #116]
  40ee70:	cmp	w0, #0x0
  40ee74:	b.gt	40ee80 <sqrt@plt+0xd4d0>
  40ee78:	mov	w0, #0x1                   	// #1
  40ee7c:	b	40ee84 <sqrt@plt+0xd4d4>
  40ee80:	mov	w0, #0x0                   	// #0
  40ee84:	cmp	w0, #0x0
  40ee88:	b.eq	40eecc <sqrt@plt+0xd51c>  // b.none
  40ee8c:	add	x0, sp, #0x98
  40ee90:	ldr	x1, [sp, #296]
  40ee94:	bl	40a9dc <sqrt@plt+0x902c>
  40ee98:	add	x1, sp, #0x98
  40ee9c:	add	x5, sp, #0x40
  40eea0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40eea4:	add	x4, x0, #0xa80
  40eea8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40eeac:	add	x3, x0, #0xa80
  40eeb0:	mov	x2, x1
  40eeb4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40eeb8:	add	x1, x0, #0xf20
  40eebc:	mov	x0, x5
  40eec0:	bl	40b63c <sqrt@plt+0x9c8c>
  40eec4:	mov	w19, #0x0                   	// #0
  40eec8:	b	40fa9c <sqrt@plt+0xe0ec>
  40eecc:	ldr	w0, [sp, #116]
  40eed0:	add	w0, w0, #0x1
  40eed4:	sxtw	x0, w0
  40eed8:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  40eedc:	cmp	x0, x1
  40eee0:	b.hi	40eef0 <sqrt@plt+0xd540>  // b.pmore
  40eee4:	lsl	x0, x0, #3
  40eee8:	bl	401610 <_Znam@plt>
  40eeec:	b	40eef4 <sqrt@plt+0xd544>
  40eef0:	bl	401860 <__cxa_throw_bad_array_new_length@plt>
  40eef4:	mov	x1, x0
  40eef8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40eefc:	add	x0, x0, #0xae0
  40ef00:	str	x1, [x0]
  40ef04:	str	wzr, [sp, #284]
  40ef08:	ldr	w0, [sp, #116]
  40ef0c:	ldr	w1, [sp, #284]
  40ef10:	cmp	w1, w0
  40ef14:	b.ge	40eff4 <sqrt@plt+0xd644>  // b.tcont
  40ef18:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40ef1c:	add	x1, x0, #0x9f8
  40ef20:	mov	x0, #0x0                   	// #0
  40ef24:	bl	401710 <strtok@plt>
  40ef28:	str	x0, [sp, #296]
  40ef2c:	ldr	x0, [sp, #296]
  40ef30:	cmp	x0, #0x0
  40ef34:	b.ne	40efa4 <sqrt@plt+0xd5f4>  // b.any
  40ef38:	add	x0, sp, #0x40
  40ef3c:	bl	40b3dc <sqrt@plt+0x9a2c>
  40ef40:	cmp	w0, #0x0
  40ef44:	cset	w0, eq  // eq = none
  40ef48:	and	w0, w0, #0xff
  40ef4c:	cmp	w0, #0x0
  40ef50:	b.eq	40ef88 <sqrt@plt+0xd5d8>  // b.none
  40ef54:	add	x5, sp, #0x40
  40ef58:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40ef5c:	add	x4, x0, #0xa80
  40ef60:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40ef64:	add	x3, x0, #0xa80
  40ef68:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40ef6c:	add	x2, x0, #0xa80
  40ef70:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40ef74:	add	x1, x0, #0xf40
  40ef78:	mov	x0, x5
  40ef7c:	bl	40b63c <sqrt@plt+0x9c8c>
  40ef80:	mov	w19, #0x0                   	// #0
  40ef84:	b	40fa9c <sqrt@plt+0xe0ec>
  40ef88:	ldr	x2, [sp, #96]
  40ef8c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40ef90:	add	x1, x0, #0x9f8
  40ef94:	mov	x0, x2
  40ef98:	bl	401710 <strtok@plt>
  40ef9c:	str	x0, [sp, #296]
  40efa0:	b	40ef2c <sqrt@plt+0xd57c>
  40efa4:	ldr	x0, [sp, #296]
  40efa8:	bl	401660 <strlen@plt>
  40efac:	add	x0, x0, #0x1
  40efb0:	bl	401610 <_Znam@plt>
  40efb4:	str	x0, [sp, #208]
  40efb8:	ldr	x1, [sp, #296]
  40efbc:	ldr	x0, [sp, #208]
  40efc0:	bl	401700 <strcpy@plt>
  40efc4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40efc8:	add	x0, x0, #0xae0
  40efcc:	ldr	x1, [x0]
  40efd0:	ldrsw	x0, [sp, #284]
  40efd4:	lsl	x0, x0, #3
  40efd8:	add	x0, x1, x0
  40efdc:	ldr	x1, [sp, #208]
  40efe0:	str	x1, [x0]
  40efe4:	ldr	w0, [sp, #284]
  40efe8:	add	w0, w0, #0x1
  40efec:	str	w0, [sp, #284]
  40eff0:	b	40ef08 <sqrt@plt+0xd558>
  40eff4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40eff8:	add	x1, x0, #0x9f8
  40effc:	mov	x0, #0x0                   	// #0
  40f000:	bl	401710 <strtok@plt>
  40f004:	str	x0, [sp, #296]
  40f008:	ldr	x0, [sp, #296]
  40f00c:	cmp	x0, #0x0
  40f010:	b.eq	40f048 <sqrt@plt+0xd698>  // b.none
  40f014:	add	x5, sp, #0x40
  40f018:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f01c:	add	x4, x0, #0xa80
  40f020:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f024:	add	x3, x0, #0xa80
  40f028:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f02c:	add	x2, x0, #0xa80
  40f030:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40f034:	add	x1, x0, #0xf68
  40f038:	mov	x0, x5
  40f03c:	bl	40b63c <sqrt@plt+0x9c8c>
  40f040:	mov	w19, #0x0                   	// #0
  40f044:	b	40fa9c <sqrt@plt+0xe0ec>
  40f048:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f04c:	add	x0, x0, #0xae0
  40f050:	ldr	x1, [x0]
  40f054:	ldr	w0, [sp, #116]
  40f058:	sxtw	x0, w0
  40f05c:	lsl	x0, x0, #3
  40f060:	add	x0, x1, x0
  40f064:	str	xzr, [x0]
  40f068:	b	40ebe8 <sqrt@plt+0xd238>
  40f06c:	ldr	x1, [sp, #296]
  40f070:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40f074:	add	x0, x0, #0xf98
  40f078:	bl	401870 <strcmp@plt>
  40f07c:	cmp	w0, #0x0
  40f080:	b.ne	40f1e0 <sqrt@plt+0xd830>  // b.any
  40f084:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40f088:	add	x1, x0, #0x9f8
  40f08c:	mov	x0, #0x0                   	// #0
  40f090:	bl	401710 <strtok@plt>
  40f094:	str	x0, [sp, #296]
  40f098:	ldr	x0, [sp, #296]
  40f09c:	cmp	x0, #0x0
  40f0a0:	b.ne	40f0d8 <sqrt@plt+0xd728>  // b.any
  40f0a4:	add	x5, sp, #0x40
  40f0a8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f0ac:	add	x4, x0, #0xa80
  40f0b0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f0b4:	add	x3, x0, #0xa80
  40f0b8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f0bc:	add	x2, x0, #0xa80
  40f0c0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40f0c4:	add	x1, x0, #0xfa8
  40f0c8:	mov	x0, x5
  40f0cc:	bl	40b63c <sqrt@plt+0x9c8c>
  40f0d0:	mov	w19, #0x0                   	// #0
  40f0d4:	b	40fa9c <sqrt@plt+0xe0ec>
  40f0d8:	str	wzr, [sp, #280]
  40f0dc:	ldr	x0, [sp, #296]
  40f0e0:	cmp	x0, #0x0
  40f0e4:	b.eq	40f1a0 <sqrt@plt+0xd7f0>  // b.none
  40f0e8:	add	x1, sp, #0x38
  40f0ec:	add	x0, sp, #0x30
  40f0f0:	mov	x3, x1
  40f0f4:	mov	x2, x0
  40f0f8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f0fc:	add	x1, x0, #0xab0
  40f100:	ldr	x0, [sp, #296]
  40f104:	bl	40d958 <sqrt@plt+0xbfa8>
  40f108:	cmp	w0, #0x0
  40f10c:	cset	w0, ne  // ne = any
  40f110:	and	w0, w0, #0xff
  40f114:	cmp	w0, #0x0
  40f118:	b.eq	40f188 <sqrt@plt+0xd7d8>  // b.none
  40f11c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f120:	add	x0, x0, #0xaa0
  40f124:	ldr	w0, [x0]
  40f128:	scvtf	d1, w0
  40f12c:	ldr	d0, [sp, #56]
  40f130:	fmul	d1, d1, d0
  40f134:	fmov	d0, #5.000000000000000000e-01
  40f138:	fadd	d0, d1, d0
  40f13c:	fcvtzs	w1, d0
  40f140:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f144:	add	x0, x0, #0xaa8
  40f148:	str	w1, [x0]
  40f14c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f150:	add	x0, x0, #0xaa0
  40f154:	ldr	w0, [x0]
  40f158:	scvtf	d1, w0
  40f15c:	ldr	d0, [sp, #48]
  40f160:	fmul	d1, d1, d0
  40f164:	fmov	d0, #5.000000000000000000e-01
  40f168:	fadd	d0, d1, d0
  40f16c:	fcvtzs	w1, d0
  40f170:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f174:	add	x0, x0, #0xaac
  40f178:	str	w1, [x0]
  40f17c:	mov	w0, #0x1                   	// #1
  40f180:	str	w0, [sp, #280]
  40f184:	b	40f1a0 <sqrt@plt+0xd7f0>
  40f188:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40f18c:	add	x1, x0, #0x9f8
  40f190:	mov	x0, #0x0                   	// #0
  40f194:	bl	401710 <strtok@plt>
  40f198:	str	x0, [sp, #296]
  40f19c:	b	40f0dc <sqrt@plt+0xd72c>
  40f1a0:	ldr	w0, [sp, #280]
  40f1a4:	cmp	w0, #0x0
  40f1a8:	b.ne	40ebe8 <sqrt@plt+0xd238>  // b.any
  40f1ac:	add	x5, sp, #0x40
  40f1b0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f1b4:	add	x4, x0, #0xa80
  40f1b8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f1bc:	add	x3, x0, #0xa80
  40f1c0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f1c4:	add	x2, x0, #0xa80
  40f1c8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40f1cc:	add	x1, x0, #0xfd0
  40f1d0:	mov	x0, x5
  40f1d4:	bl	40b63c <sqrt@plt+0x9c8c>
  40f1d8:	mov	w19, #0x0                   	// #0
  40f1dc:	b	40fa9c <sqrt@plt+0xe0ec>
  40f1e0:	ldr	x1, [sp, #296]
  40f1e4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40f1e8:	add	x0, x0, #0xfe0
  40f1ec:	bl	401870 <strcmp@plt>
  40f1f0:	cmp	w0, #0x0
  40f1f4:	b.ne	40f20c <sqrt@plt+0xd85c>  // b.any
  40f1f8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f1fc:	add	x0, x0, #0xac8
  40f200:	mov	w1, #0x1                   	// #1
  40f204:	str	w1, [x0]
  40f208:	b	40ebe8 <sqrt@plt+0xd238>
  40f20c:	ldr	x1, [sp, #296]
  40f210:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40f214:	add	x0, x0, #0xff8
  40f218:	bl	401870 <strcmp@plt>
  40f21c:	cmp	w0, #0x0
  40f220:	b.ne	40f238 <sqrt@plt+0xd888>  // b.any
  40f224:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f228:	add	x0, x0, #0xac4
  40f22c:	mov	w1, #0x1                   	// #1
  40f230:	str	w1, [x0]
  40f234:	b	40ebe8 <sqrt@plt+0xd238>
  40f238:	ldr	x1, [sp, #296]
  40f23c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x31ac>
  40f240:	add	x0, x0, #0x8
  40f244:	bl	401870 <strcmp@plt>
  40f248:	cmp	w0, #0x0
  40f24c:	b.ne	40f500 <sqrt@plt+0xdb50>  // b.any
  40f250:	mov	w0, #0x10                  	// #16
  40f254:	str	w0, [sp, #276]
  40f258:	ldrsw	x0, [sp, #276]
  40f25c:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  40f260:	cmp	x0, x1
  40f264:	b.hi	40f274 <sqrt@plt+0xd8c4>  // b.pmore
  40f268:	lsl	x0, x0, #2
  40f26c:	bl	401610 <_Znam@plt>
  40f270:	b	40f278 <sqrt@plt+0xd8c8>
  40f274:	bl	401860 <__cxa_throw_bad_array_new_length@plt>
  40f278:	mov	x1, x0
  40f27c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f280:	add	x0, x0, #0xae8
  40f284:	str	x1, [x0]
  40f288:	str	wzr, [sp, #272]
  40f28c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40f290:	add	x1, x0, #0x9f8
  40f294:	mov	x0, #0x0                   	// #0
  40f298:	bl	401710 <strtok@plt>
  40f29c:	str	x0, [sp, #296]
  40f2a0:	ldr	x0, [sp, #296]
  40f2a4:	cmp	x0, #0x0
  40f2a8:	b.ne	40f318 <sqrt@plt+0xd968>  // b.any
  40f2ac:	add	x0, sp, #0x40
  40f2b0:	bl	40b3dc <sqrt@plt+0x9a2c>
  40f2b4:	cmp	w0, #0x0
  40f2b8:	cset	w0, eq  // eq = none
  40f2bc:	and	w0, w0, #0xff
  40f2c0:	cmp	w0, #0x0
  40f2c4:	b.eq	40f2fc <sqrt@plt+0xd94c>  // b.none
  40f2c8:	add	x5, sp, #0x40
  40f2cc:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f2d0:	add	x4, x0, #0xa80
  40f2d4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f2d8:	add	x3, x0, #0xa80
  40f2dc:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f2e0:	add	x2, x0, #0xa80
  40f2e4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x31ac>
  40f2e8:	add	x1, x0, #0x10
  40f2ec:	mov	x0, x5
  40f2f0:	bl	40b63c <sqrt@plt+0x9c8c>
  40f2f4:	mov	w19, #0x0                   	// #0
  40f2f8:	b	40fa9c <sqrt@plt+0xe0ec>
  40f2fc:	ldr	x2, [sp, #96]
  40f300:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40f304:	add	x1, x0, #0x9f8
  40f308:	mov	x0, x2
  40f30c:	bl	401710 <strtok@plt>
  40f310:	str	x0, [sp, #296]
  40f314:	b	40f2a0 <sqrt@plt+0xd8f0>
  40f318:	add	x1, sp, #0x28
  40f31c:	add	x0, sp, #0x2c
  40f320:	mov	x3, x1
  40f324:	mov	x2, x0
  40f328:	adrp	x0, 417000 <_ZdlPvm@@Base+0x31ac>
  40f32c:	add	x1, x0, #0x38
  40f330:	ldr	x0, [sp, #296]
  40f334:	bl	4017e0 <__isoc99_sscanf@plt>
  40f338:	cmp	w0, #0x1
  40f33c:	b.eq	40f34c <sqrt@plt+0xd99c>  // b.none
  40f340:	cmp	w0, #0x2
  40f344:	b.eq	40f354 <sqrt@plt+0xd9a4>  // b.none
  40f348:	b	40f370 <sqrt@plt+0xd9c0>
  40f34c:	ldr	w0, [sp, #44]
  40f350:	str	w0, [sp, #40]
  40f354:	ldr	w1, [sp, #44]
  40f358:	ldr	w0, [sp, #40]
  40f35c:	cmp	w1, w0
  40f360:	b.gt	40f370 <sqrt@plt+0xd9c0>
  40f364:	ldr	w0, [sp, #44]
  40f368:	cmp	w0, #0x0
  40f36c:	b.ge	40f3b0 <sqrt@plt+0xda00>  // b.tcont
  40f370:	add	x0, sp, #0xa8
  40f374:	ldr	x1, [sp, #296]
  40f378:	bl	40a9dc <sqrt@plt+0x902c>
  40f37c:	add	x1, sp, #0xa8
  40f380:	add	x5, sp, #0x40
  40f384:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f388:	add	x4, x0, #0xa80
  40f38c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f390:	add	x3, x0, #0xa80
  40f394:	mov	x2, x1
  40f398:	adrp	x0, 417000 <_ZdlPvm@@Base+0x31ac>
  40f39c:	add	x1, x0, #0x40
  40f3a0:	mov	x0, x5
  40f3a4:	bl	40b63c <sqrt@plt+0x9c8c>
  40f3a8:	mov	w19, #0x0                   	// #0
  40f3ac:	b	40fa9c <sqrt@plt+0xe0ec>
  40f3b0:	nop
  40f3b4:	ldr	w0, [sp, #272]
  40f3b8:	add	w0, w0, #0x1
  40f3bc:	ldr	w1, [sp, #276]
  40f3c0:	cmp	w1, w0
  40f3c4:	b.gt	40f454 <sqrt@plt+0xdaa4>
  40f3c8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f3cc:	add	x0, x0, #0xae8
  40f3d0:	ldr	x0, [x0]
  40f3d4:	str	x0, [sp, #216]
  40f3d8:	ldr	w0, [sp, #276]
  40f3dc:	lsl	w0, w0, #1
  40f3e0:	sxtw	x0, w0
  40f3e4:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  40f3e8:	cmp	x0, x1
  40f3ec:	b.hi	40f3fc <sqrt@plt+0xda4c>  // b.pmore
  40f3f0:	lsl	x0, x0, #2
  40f3f4:	bl	401610 <_Znam@plt>
  40f3f8:	b	40f400 <sqrt@plt+0xda50>
  40f3fc:	bl	401860 <__cxa_throw_bad_array_new_length@plt>
  40f400:	mov	x1, x0
  40f404:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f408:	add	x0, x0, #0xae8
  40f40c:	str	x1, [x0]
  40f410:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f414:	add	x0, x0, #0xae8
  40f418:	ldr	x3, [x0]
  40f41c:	ldrsw	x0, [sp, #276]
  40f420:	lsl	x0, x0, #2
  40f424:	mov	x2, x0
  40f428:	ldr	x1, [sp, #216]
  40f42c:	mov	x0, x3
  40f430:	bl	401630 <memcpy@plt>
  40f434:	ldr	w0, [sp, #276]
  40f438:	lsl	w0, w0, #1
  40f43c:	str	w0, [sp, #276]
  40f440:	ldr	x0, [sp, #216]
  40f444:	cmp	x0, #0x0
  40f448:	b.eq	40f454 <sqrt@plt+0xdaa4>  // b.none
  40f44c:	ldr	x0, [sp, #216]
  40f450:	bl	401820 <_ZdaPv@plt>
  40f454:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f458:	add	x0, x0, #0xae8
  40f45c:	ldr	x1, [x0]
  40f460:	ldr	w0, [sp, #272]
  40f464:	add	w2, w0, #0x1
  40f468:	str	w2, [sp, #272]
  40f46c:	sxtw	x0, w0
  40f470:	lsl	x0, x0, #2
  40f474:	add	x0, x1, x0
  40f478:	ldr	w1, [sp, #44]
  40f47c:	str	w1, [x0]
  40f480:	ldr	w0, [sp, #44]
  40f484:	cmp	w0, #0x0
  40f488:	b.ne	40f49c <sqrt@plt+0xdaec>  // b.any
  40f48c:	ldr	w0, [sp, #272]
  40f490:	cmp	w0, #0x1
  40f494:	b.eq	40f4cc <sqrt@plt+0xdb1c>  // b.none
  40f498:	b	40ebe8 <sqrt@plt+0xd238>
  40f49c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f4a0:	add	x0, x0, #0xae8
  40f4a4:	ldr	x1, [x0]
  40f4a8:	ldr	w0, [sp, #272]
  40f4ac:	add	w2, w0, #0x1
  40f4b0:	str	w2, [sp, #272]
  40f4b4:	sxtw	x0, w0
  40f4b8:	lsl	x0, x0, #2
  40f4bc:	add	x0, x1, x0
  40f4c0:	ldr	w1, [sp, #40]
  40f4c4:	str	w1, [x0]
  40f4c8:	b	40f28c <sqrt@plt+0xd8dc>
  40f4cc:	add	x5, sp, #0x40
  40f4d0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f4d4:	add	x4, x0, #0xa80
  40f4d8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f4dc:	add	x3, x0, #0xa80
  40f4e0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f4e4:	add	x2, x0, #0xa80
  40f4e8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x31ac>
  40f4ec:	add	x1, x0, #0x58
  40f4f0:	mov	x0, x5
  40f4f4:	bl	40b63c <sqrt@plt+0x9c8c>
  40f4f8:	mov	w19, #0x0                   	// #0
  40f4fc:	b	40fa9c <sqrt@plt+0xe0ec>
  40f500:	ldr	x1, [sp, #296]
  40f504:	adrp	x0, 417000 <_ZdlPvm@@Base+0x31ac>
  40f508:	add	x0, x0, #0x70
  40f50c:	bl	401870 <strcmp@plt>
  40f510:	cmp	w0, #0x0
  40f514:	b.ne	40f708 <sqrt@plt+0xdd58>  // b.any
  40f518:	mov	w0, #0x5                   	// #5
  40f51c:	str	w0, [sp, #268]
  40f520:	ldrsw	x0, [sp, #268]
  40f524:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  40f528:	cmp	x0, x1
  40f52c:	b.hi	40f53c <sqrt@plt+0xdb8c>  // b.pmore
  40f530:	lsl	x0, x0, #3
  40f534:	bl	401610 <_Znam@plt>
  40f538:	b	40f540 <sqrt@plt+0xdb90>
  40f53c:	bl	401860 <__cxa_throw_bad_array_new_length@plt>
  40f540:	mov	x1, x0
  40f544:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f548:	add	x0, x0, #0xaf8
  40f54c:	str	x1, [x0]
  40f550:	str	wzr, [sp, #264]
  40f554:	ldr	w1, [sp, #264]
  40f558:	ldr	w0, [sp, #268]
  40f55c:	cmp	w1, w0
  40f560:	b.ge	40f590 <sqrt@plt+0xdbe0>  // b.tcont
  40f564:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f568:	add	x0, x0, #0xaf8
  40f56c:	ldr	x1, [x0]
  40f570:	ldrsw	x0, [sp, #264]
  40f574:	lsl	x0, x0, #3
  40f578:	add	x0, x1, x0
  40f57c:	str	xzr, [x0]
  40f580:	ldr	w0, [sp, #264]
  40f584:	add	w0, w0, #0x1
  40f588:	str	w0, [sp, #264]
  40f58c:	b	40f554 <sqrt@plt+0xdba4>
  40f590:	str	wzr, [sp, #260]
  40f594:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40f598:	add	x1, x0, #0x9f8
  40f59c:	mov	x0, #0x0                   	// #0
  40f5a0:	bl	401710 <strtok@plt>
  40f5a4:	str	x0, [sp, #296]
  40f5a8:	ldr	x0, [sp, #296]
  40f5ac:	cmp	x0, #0x0
  40f5b0:	b.eq	40f894 <sqrt@plt+0xdee4>  // b.none
  40f5b4:	ldr	w0, [sp, #260]
  40f5b8:	add	w0, w0, #0x1
  40f5bc:	ldr	w1, [sp, #268]
  40f5c0:	cmp	w1, w0
  40f5c4:	b.gt	40f6b8 <sqrt@plt+0xdd08>
  40f5c8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f5cc:	add	x0, x0, #0xaf8
  40f5d0:	ldr	x0, [x0]
  40f5d4:	str	x0, [sp, #232]
  40f5d8:	ldr	w0, [sp, #268]
  40f5dc:	lsl	w0, w0, #1
  40f5e0:	str	w0, [sp, #268]
  40f5e4:	ldrsw	x0, [sp, #268]
  40f5e8:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  40f5ec:	cmp	x0, x1
  40f5f0:	b.hi	40f600 <sqrt@plt+0xdc50>  // b.pmore
  40f5f4:	lsl	x0, x0, #3
  40f5f8:	bl	401610 <_Znam@plt>
  40f5fc:	b	40f604 <sqrt@plt+0xdc54>
  40f600:	bl	401860 <__cxa_throw_bad_array_new_length@plt>
  40f604:	mov	x1, x0
  40f608:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f60c:	add	x0, x0, #0xaf8
  40f610:	str	x1, [x0]
  40f614:	str	wzr, [sp, #264]
  40f618:	ldr	w1, [sp, #264]
  40f61c:	ldr	w0, [sp, #260]
  40f620:	cmp	w1, w0
  40f624:	b.ge	40f668 <sqrt@plt+0xdcb8>  // b.tcont
  40f628:	ldrsw	x0, [sp, #264]
  40f62c:	lsl	x0, x0, #3
  40f630:	ldr	x1, [sp, #232]
  40f634:	add	x1, x1, x0
  40f638:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f63c:	add	x0, x0, #0xaf8
  40f640:	ldr	x2, [x0]
  40f644:	ldrsw	x0, [sp, #264]
  40f648:	lsl	x0, x0, #3
  40f64c:	add	x0, x2, x0
  40f650:	ldr	x1, [x1]
  40f654:	str	x1, [x0]
  40f658:	ldr	w0, [sp, #264]
  40f65c:	add	w0, w0, #0x1
  40f660:	str	w0, [sp, #264]
  40f664:	b	40f618 <sqrt@plt+0xdc68>
  40f668:	ldr	w1, [sp, #264]
  40f66c:	ldr	w0, [sp, #268]
  40f670:	cmp	w1, w0
  40f674:	b.ge	40f6a4 <sqrt@plt+0xdcf4>  // b.tcont
  40f678:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f67c:	add	x0, x0, #0xaf8
  40f680:	ldr	x1, [x0]
  40f684:	ldrsw	x0, [sp, #264]
  40f688:	lsl	x0, x0, #3
  40f68c:	add	x0, x1, x0
  40f690:	str	xzr, [x0]
  40f694:	ldr	w0, [sp, #264]
  40f698:	add	w0, w0, #0x1
  40f69c:	str	w0, [sp, #264]
  40f6a0:	b	40f668 <sqrt@plt+0xdcb8>
  40f6a4:	ldr	x0, [sp, #232]
  40f6a8:	cmp	x0, #0x0
  40f6ac:	b.eq	40f6b8 <sqrt@plt+0xdd08>  // b.none
  40f6b0:	ldr	x0, [sp, #232]
  40f6b4:	bl	401820 <_ZdaPv@plt>
  40f6b8:	ldr	x0, [sp, #296]
  40f6bc:	bl	401660 <strlen@plt>
  40f6c0:	add	x0, x0, #0x1
  40f6c4:	bl	401610 <_Znam@plt>
  40f6c8:	str	x0, [sp, #224]
  40f6cc:	ldr	x1, [sp, #296]
  40f6d0:	ldr	x0, [sp, #224]
  40f6d4:	bl	401700 <strcpy@plt>
  40f6d8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f6dc:	add	x0, x0, #0xaf8
  40f6e0:	ldr	x1, [x0]
  40f6e4:	ldr	w0, [sp, #260]
  40f6e8:	add	w2, w0, #0x1
  40f6ec:	str	w2, [sp, #260]
  40f6f0:	sxtw	x0, w0
  40f6f4:	lsl	x0, x0, #3
  40f6f8:	add	x0, x1, x0
  40f6fc:	ldr	x1, [sp, #224]
  40f700:	str	x1, [x0]
  40f704:	b	40f594 <sqrt@plt+0xdbe4>
  40f708:	ldr	x1, [sp, #296]
  40f70c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x31ac>
  40f710:	add	x0, x0, #0x78
  40f714:	bl	401870 <strcmp@plt>
  40f718:	cmp	w0, #0x0
  40f71c:	b.ne	40f734 <sqrt@plt+0xdd84>  // b.any
  40f720:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f724:	add	x0, x0, #0xac0
  40f728:	mov	w1, #0x1                   	// #1
  40f72c:	str	w1, [x0]
  40f730:	b	40ebe8 <sqrt@plt+0xd238>
  40f734:	ldr	x1, [sp, #296]
  40f738:	adrp	x0, 417000 <_ZdlPvm@@Base+0x31ac>
  40f73c:	add	x0, x0, #0x88
  40f740:	bl	401870 <strcmp@plt>
  40f744:	cmp	w0, #0x0
  40f748:	b.ne	40f760 <sqrt@plt+0xddb0>  // b.any
  40f74c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f750:	add	x0, x0, #0xacc
  40f754:	mov	w1, #0x1                   	// #1
  40f758:	str	w1, [x0]
  40f75c:	b	40ebe8 <sqrt@plt+0xd238>
  40f760:	ldr	x1, [sp, #296]
  40f764:	adrp	x0, 417000 <_ZdlPvm@@Base+0x31ac>
  40f768:	add	x0, x0, #0xa8
  40f76c:	bl	401870 <strcmp@plt>
  40f770:	cmp	w0, #0x0
  40f774:	b.ne	40f78c <sqrt@plt+0xdddc>  // b.any
  40f778:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f77c:	add	x0, x0, #0xad0
  40f780:	mov	w1, #0x1                   	// #1
  40f784:	str	w1, [x0]
  40f788:	b	40ebe8 <sqrt@plt+0xd238>
  40f78c:	ldr	x1, [sp, #296]
  40f790:	adrp	x0, 417000 <_ZdlPvm@@Base+0x31ac>
  40f794:	add	x0, x0, #0xb0
  40f798:	bl	401870 <strcmp@plt>
  40f79c:	cmp	w0, #0x0
  40f7a0:	b.ne	40f814 <sqrt@plt+0xde64>  // b.any
  40f7a4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40f7a8:	add	x1, x0, #0x9f8
  40f7ac:	mov	x0, #0x0                   	// #0
  40f7b0:	bl	401710 <strtok@plt>
  40f7b4:	str	x0, [sp, #296]
  40f7b8:	ldr	x0, [sp, #296]
  40f7bc:	cmp	x0, #0x0
  40f7c0:	b.ne	40f7f8 <sqrt@plt+0xde48>  // b.any
  40f7c4:	add	x5, sp, #0x40
  40f7c8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f7cc:	add	x4, x0, #0xa80
  40f7d0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f7d4:	add	x3, x0, #0xa80
  40f7d8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f7dc:	add	x2, x0, #0xa80
  40f7e0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x31ac>
  40f7e4:	add	x1, x0, #0xc0
  40f7e8:	mov	x0, x5
  40f7ec:	bl	40b63c <sqrt@plt+0x9c8c>
  40f7f0:	mov	w19, #0x0                   	// #0
  40f7f4:	b	40fa9c <sqrt@plt+0xe0ec>
  40f7f8:	ldr	x0, [sp, #296]
  40f7fc:	bl	414dcc <_ZdlPvm@@Base+0xf78>
  40f800:	mov	x1, x0
  40f804:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f808:	add	x0, x0, #0xad8
  40f80c:	str	x1, [x0]
  40f810:	b	40ebe8 <sqrt@plt+0xd238>
  40f814:	ldr	x1, [sp, #296]
  40f818:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40f81c:	add	x0, x0, #0xc08
  40f820:	bl	401870 <strcmp@plt>
  40f824:	cmp	w0, #0x0
  40f828:	b.eq	40f89c <sqrt@plt+0xdeec>  // b.none
  40f82c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f830:	add	x0, x0, #0xb00
  40f834:	ldr	x0, [x0]
  40f838:	cmp	x0, #0x0
  40f83c:	b.eq	40ebe8 <sqrt@plt+0xd238>  // b.none
  40f840:	ldr	x0, [sp, #296]
  40f844:	str	x0, [sp, #240]
  40f848:	adrp	x0, 416000 <_ZdlPvm@@Base+0x21ac>
  40f84c:	add	x1, x0, #0xc10
  40f850:	mov	x0, #0x0                   	// #0
  40f854:	bl	401710 <strtok@plt>
  40f858:	str	x0, [sp, #296]
  40f85c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f860:	add	x0, x0, #0xb00
  40f864:	ldr	x19, [x0]
  40f868:	ldr	x0, [sp, #296]
  40f86c:	bl	40d880 <sqrt@plt+0xbed0>
  40f870:	mov	x4, x0
  40f874:	ldr	x0, [sp, #72]
  40f878:	ldr	w1, [sp, #80]
  40f87c:	mov	w3, w1
  40f880:	mov	x2, x0
  40f884:	mov	x1, x4
  40f888:	ldr	x0, [sp, #240]
  40f88c:	blr	x19
  40f890:	b	40ebe8 <sqrt@plt+0xd238>
  40f894:	nop
  40f898:	b	40ebe8 <sqrt@plt+0xd238>
  40f89c:	nop
  40f8a0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f8a4:	add	x0, x0, #0xaa0
  40f8a8:	ldr	w0, [x0]
  40f8ac:	cmp	w0, #0x0
  40f8b0:	b.ne	40f8e8 <sqrt@plt+0xdf38>  // b.any
  40f8b4:	add	x5, sp, #0x40
  40f8b8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f8bc:	add	x4, x0, #0xa80
  40f8c0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f8c4:	add	x3, x0, #0xa80
  40f8c8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f8cc:	add	x2, x0, #0xa80
  40f8d0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x31ac>
  40f8d4:	add	x1, x0, #0xf0
  40f8d8:	mov	x0, x5
  40f8dc:	bl	40b63c <sqrt@plt+0x9c8c>
  40f8e0:	mov	w19, #0x0                   	// #0
  40f8e4:	b	40fa9c <sqrt@plt+0xe0ec>
  40f8e8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f8ec:	add	x0, x0, #0xaa4
  40f8f0:	ldr	w0, [x0]
  40f8f4:	cmp	w0, #0x0
  40f8f8:	b.ne	40f930 <sqrt@plt+0xdf80>  // b.any
  40f8fc:	add	x5, sp, #0x40
  40f900:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f904:	add	x4, x0, #0xa80
  40f908:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f90c:	add	x3, x0, #0xa80
  40f910:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f914:	add	x2, x0, #0xa80
  40f918:	adrp	x0, 417000 <_ZdlPvm@@Base+0x31ac>
  40f91c:	add	x1, x0, #0x108
  40f920:	mov	x0, x5
  40f924:	bl	40b63c <sqrt@plt+0x9c8c>
  40f928:	mov	w19, #0x0                   	// #0
  40f92c:	b	40fa9c <sqrt@plt+0xe0ec>
  40f930:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f934:	add	x0, x0, #0xae0
  40f938:	ldr	x0, [x0]
  40f93c:	cmp	x0, #0x0
  40f940:	b.ne	40f978 <sqrt@plt+0xdfc8>  // b.any
  40f944:	add	x5, sp, #0x40
  40f948:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f94c:	add	x4, x0, #0xa80
  40f950:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f954:	add	x3, x0, #0xa80
  40f958:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f95c:	add	x2, x0, #0xa80
  40f960:	adrp	x0, 417000 <_ZdlPvm@@Base+0x31ac>
  40f964:	add	x1, x0, #0x128
  40f968:	mov	x0, x5
  40f96c:	bl	40b63c <sqrt@plt+0x9c8c>
  40f970:	mov	w19, #0x0                   	// #0
  40f974:	b	40fa9c <sqrt@plt+0xe0ec>
  40f978:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f97c:	add	x0, x0, #0xae8
  40f980:	ldr	x0, [x0]
  40f984:	cmp	x0, #0x0
  40f988:	b.ne	40f9c0 <sqrt@plt+0xe010>  // b.any
  40f98c:	add	x5, sp, #0x40
  40f990:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f994:	add	x4, x0, #0xa80
  40f998:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f99c:	add	x3, x0, #0xa80
  40f9a0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f9a4:	add	x2, x0, #0xa80
  40f9a8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x31ac>
  40f9ac:	add	x1, x0, #0x140
  40f9b0:	mov	x0, x5
  40f9b4:	bl	40b63c <sqrt@plt+0x9c8c>
  40f9b8:	mov	w19, #0x0                   	// #0
  40f9bc:	b	40fa9c <sqrt@plt+0xe0ec>
  40f9c0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40f9c4:	add	x0, x0, #0x2a0
  40f9c8:	ldr	w0, [x0]
  40f9cc:	cmp	w0, #0x0
  40f9d0:	b.gt	40fa08 <sqrt@plt+0xe058>
  40f9d4:	add	x5, sp, #0x40
  40f9d8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f9dc:	add	x4, x0, #0xa80
  40f9e0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f9e4:	add	x3, x0, #0xa80
  40f9e8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40f9ec:	add	x2, x0, #0xa80
  40f9f0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x31ac>
  40f9f4:	add	x1, x0, #0x158
  40f9f8:	mov	x0, x5
  40f9fc:	bl	40b63c <sqrt@plt+0x9c8c>
  40fa00:	mov	w19, #0x0                   	// #0
  40fa04:	b	40fa9c <sqrt@plt+0xe0ec>
  40fa08:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40fa0c:	add	x0, x0, #0x298
  40fa10:	ldr	w0, [x0]
  40fa14:	cmp	w0, #0x0
  40fa18:	b.gt	40fa50 <sqrt@plt+0xe0a0>
  40fa1c:	add	x5, sp, #0x40
  40fa20:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40fa24:	add	x4, x0, #0xa80
  40fa28:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40fa2c:	add	x3, x0, #0xa80
  40fa30:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40fa34:	add	x2, x0, #0xa80
  40fa38:	adrp	x0, 417000 <_ZdlPvm@@Base+0x31ac>
  40fa3c:	add	x1, x0, #0x170
  40fa40:	mov	x0, x5
  40fa44:	bl	40b63c <sqrt@plt+0x9c8c>
  40fa48:	mov	w19, #0x0                   	// #0
  40fa4c:	b	40fa9c <sqrt@plt+0xe0ec>
  40fa50:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40fa54:	add	x0, x0, #0x29c
  40fa58:	ldr	w0, [x0]
  40fa5c:	cmp	w0, #0x0
  40fa60:	b.gt	40fa98 <sqrt@plt+0xe0e8>
  40fa64:	add	x5, sp, #0x40
  40fa68:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40fa6c:	add	x4, x0, #0xa80
  40fa70:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40fa74:	add	x3, x0, #0xa80
  40fa78:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40fa7c:	add	x2, x0, #0xa80
  40fa80:	adrp	x0, 417000 <_ZdlPvm@@Base+0x31ac>
  40fa84:	add	x1, x0, #0x180
  40fa88:	mov	x0, x5
  40fa8c:	bl	40b63c <sqrt@plt+0x9c8c>
  40fa90:	mov	w19, #0x0                   	// #0
  40fa94:	b	40fa9c <sqrt@plt+0xe0ec>
  40fa98:	mov	w19, #0x1                   	// #1
  40fa9c:	add	x0, sp, #0x40
  40faa0:	bl	40b380 <sqrt@plt+0x99d0>
  40faa4:	mov	w0, w19
  40faa8:	b	40fac0 <sqrt@plt+0xe110>
  40faac:	mov	x19, x0
  40fab0:	add	x0, sp, #0x40
  40fab4:	bl	40b380 <sqrt@plt+0x99d0>
  40fab8:	mov	x0, x19
  40fabc:	bl	401940 <_Unwind_Resume@plt>
  40fac0:	ldr	x19, [sp, #16]
  40fac4:	ldp	x29, x30, [sp], #304
  40fac8:	ret
  40facc:	sub	sp, sp, #0x30
  40fad0:	str	x0, [sp, #40]
  40fad4:	str	x1, [sp, #32]
  40fad8:	str	x2, [sp, #24]
  40fadc:	str	x3, [sp, #16]
  40fae0:	str	w4, [sp, #12]
  40fae4:	nop
  40fae8:	add	sp, sp, #0x30
  40faec:	ret
  40faf0:	sub	sp, sp, #0x20
  40faf4:	str	x0, [sp, #8]
  40faf8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40fafc:	add	x0, x0, #0xb00
  40fb00:	ldr	x0, [x0]
  40fb04:	str	x0, [sp, #24]
  40fb08:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40fb0c:	add	x0, x0, #0xb00
  40fb10:	ldr	x1, [sp, #8]
  40fb14:	str	x1, [x0]
  40fb18:	ldr	x0, [sp, #24]
  40fb1c:	add	sp, sp, #0x20
  40fb20:	ret
  40fb24:	stp	x29, x30, [sp, #-32]!
  40fb28:	mov	x29, sp
  40fb2c:	str	w0, [sp, #28]
  40fb30:	str	w1, [sp, #24]
  40fb34:	ldr	w0, [sp, #28]
  40fb38:	cmp	w0, #0x1
  40fb3c:	b.ne	40fb68 <sqrt@plt+0xe1b8>  // b.any
  40fb40:	ldr	w1, [sp, #24]
  40fb44:	mov	w0, #0xffff                	// #65535
  40fb48:	cmp	w1, w0
  40fb4c:	b.ne	40fb68 <sqrt@plt+0xe1b8>  // b.any
  40fb50:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40fb54:	add	x0, x0, #0xa90
  40fb58:	bl	40a5a4 <sqrt@plt+0x8bf4>
  40fb5c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40fb60:	add	x0, x0, #0xa98
  40fb64:	bl	4140bc <_ZdlPvm@@Base+0x268>
  40fb68:	nop
  40fb6c:	ldp	x29, x30, [sp], #32
  40fb70:	ret
  40fb74:	stp	x29, x30, [sp, #-16]!
  40fb78:	mov	x29, sp
  40fb7c:	mov	w1, #0xffff                	// #65535
  40fb80:	mov	w0, #0x1                   	// #1
  40fb84:	bl	40fb24 <sqrt@plt+0xe174>
  40fb88:	ldp	x29, x30, [sp], #16
  40fb8c:	ret
  40fb90:	sub	sp, sp, #0x10
  40fb94:	str	w0, [sp, #12]
  40fb98:	ldr	w0, [sp, #12]
  40fb9c:	cmp	w0, #0x0
  40fba0:	b.lt	40fbc4 <sqrt@plt+0xe214>  // b.tstop
  40fba4:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40fba8:	add	x1, x0, #0xdb0
  40fbac:	ldrsw	x0, [sp, #12]
  40fbb0:	ldrb	w0, [x1, x0]
  40fbb4:	cmp	w0, #0x0
  40fbb8:	b.eq	40fbc4 <sqrt@plt+0xe214>  // b.none
  40fbbc:	mov	w0, #0x1                   	// #1
  40fbc0:	b	40fbc8 <sqrt@plt+0xe218>
  40fbc4:	mov	w0, #0x0                   	// #0
  40fbc8:	add	sp, sp, #0x10
  40fbcc:	ret
  40fbd0:	sub	sp, sp, #0x10
  40fbd4:	str	x0, [sp, #8]
  40fbd8:	ldr	x0, [sp, #8]
  40fbdc:	ldr	w0, [x0, #4]
  40fbe0:	add	sp, sp, #0x10
  40fbe4:	ret
  40fbe8:	sub	sp, sp, #0x10
  40fbec:	str	x0, [sp, #8]
  40fbf0:	ldr	x0, [sp, #8]
  40fbf4:	ldr	w0, [x0]
  40fbf8:	add	sp, sp, #0x10
  40fbfc:	ret
  40fc00:	stp	x29, x30, [sp, #-32]!
  40fc04:	mov	x29, sp
  40fc08:	str	x0, [sp, #24]
  40fc0c:	str	w1, [sp, #20]
  40fc10:	str	w2, [sp, #16]
  40fc14:	ldr	x0, [sp, #24]
  40fc18:	ldr	w0, [x0, #56]
  40fc1c:	cmp	w0, #0x0
  40fc20:	b.eq	40fc50 <sqrt@plt+0xe2a0>  // b.none
  40fc24:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40fc28:	add	x0, x0, #0xaa4
  40fc2c:	ldr	w1, [x0]
  40fc30:	ldr	x0, [sp, #24]
  40fc34:	ldr	w0, [x0, #56]
  40fc38:	mov	w3, w0
  40fc3c:	mov	w2, w1
  40fc40:	ldr	w1, [sp, #16]
  40fc44:	ldr	w0, [sp, #20]
  40fc48:	bl	40bdc0 <sqrt@plt+0xa410>
  40fc4c:	b	40fc90 <sqrt@plt+0xe2e0>
  40fc50:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40fc54:	add	x0, x0, #0xaa4
  40fc58:	ldr	w0, [x0]
  40fc5c:	ldr	w1, [sp, #16]
  40fc60:	cmp	w1, w0
  40fc64:	b.eq	40fc88 <sqrt@plt+0xe2d8>  // b.none
  40fc68:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40fc6c:	add	x0, x0, #0xaa4
  40fc70:	ldr	w0, [x0]
  40fc74:	mov	w2, w0
  40fc78:	ldr	w1, [sp, #16]
  40fc7c:	ldr	w0, [sp, #20]
  40fc80:	bl	40bc54 <sqrt@plt+0xa2a4>
  40fc84:	b	40fc8c <sqrt@plt+0xe2dc>
  40fc88:	ldr	w0, [sp, #20]
  40fc8c:	nop
  40fc90:	ldp	x29, x30, [sp], #32
  40fc94:	ret
  40fc98:	stp	x29, x30, [sp, #-64]!
  40fc9c:	mov	x29, sp
  40fca0:	str	x19, [sp, #16]
  40fca4:	str	x0, [sp, #40]
  40fca8:	str	x1, [sp, #32]
  40fcac:	ldr	x0, [sp, #40]
  40fcb0:	bl	40fbe8 <sqrt@plt+0xe238>
  40fcb4:	lsl	w19, w0, #10
  40fcb8:	ldr	x0, [sp, #32]
  40fcbc:	bl	40fbe8 <sqrt@plt+0xe238>
  40fcc0:	add	w0, w19, w0
  40fcc4:	mov	w1, #0x4e61                	// #20065
  40fcc8:	movk	w1, #0x824a, lsl #16
  40fccc:	smull	x1, w0, w1
  40fcd0:	lsr	x1, x1, #32
  40fcd4:	add	w1, w0, w1
  40fcd8:	asr	w2, w1, #8
  40fcdc:	asr	w1, w0, #31
  40fce0:	sub	w2, w2, w1
  40fce4:	mov	w1, #0x1f7                 	// #503
  40fce8:	mul	w1, w2, w1
  40fcec:	sub	w0, w0, w1
  40fcf0:	str	w0, [sp, #60]
  40fcf4:	ldr	w0, [sp, #60]
  40fcf8:	cmp	w0, #0x0
  40fcfc:	cneg	w0, w0, lt  // lt = tstop
  40fd00:	ldr	x19, [sp, #16]
  40fd04:	ldp	x29, x30, [sp], #64
  40fd08:	ret
  40fd0c:	stp	x29, x30, [sp, #-32]!
  40fd10:	mov	x29, sp
  40fd14:	str	x0, [sp, #24]
  40fd18:	ldr	x1, [sp, #24]
  40fd1c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40fd20:	add	x0, x0, #0xb08
  40fd24:	bl	414668 <_ZdlPvm@@Base+0x814>
  40fd28:	nop
  40fd2c:	ldp	x29, x30, [sp], #32
  40fd30:	ret
  40fd34:	stp	x29, x30, [sp, #-64]!
  40fd38:	mov	x29, sp
  40fd3c:	str	x19, [sp, #16]
  40fd40:	str	x0, [sp, #40]
  40fd44:	str	x1, [sp, #32]
  40fd48:	ldr	x0, [sp, #40]
  40fd4c:	bl	401660 <strlen@plt>
  40fd50:	mov	x19, x0
  40fd54:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  40fd58:	add	x0, x0, #0xf18
  40fd5c:	ldr	x0, [x0]
  40fd60:	bl	401660 <strlen@plt>
  40fd64:	add	x0, x19, x0
  40fd68:	add	x0, x0, #0x5
  40fd6c:	bl	401610 <_Znam@plt>
  40fd70:	str	x0, [sp, #56]
  40fd74:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1128>
  40fd78:	add	x0, x0, #0xf18
  40fd7c:	ldr	x0, [x0]
  40fd80:	ldr	x3, [sp, #40]
  40fd84:	mov	x2, x0
  40fd88:	adrp	x0, 417000 <_ZdlPvm@@Base+0x31ac>
  40fd8c:	add	x1, x0, #0x208
  40fd90:	ldr	x0, [sp, #56]
  40fd94:	bl	401720 <sprintf@plt>
  40fd98:	ldr	x2, [sp, #32]
  40fd9c:	ldr	x1, [sp, #56]
  40fda0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40fda4:	add	x0, x0, #0xb08
  40fda8:	bl	414800 <_ZdlPvm@@Base+0x9ac>
  40fdac:	str	x0, [sp, #48]
  40fdb0:	ldr	x0, [sp, #56]
  40fdb4:	cmp	x0, #0x0
  40fdb8:	b.eq	40fdc4 <sqrt@plt+0xe414>  // b.none
  40fdbc:	ldr	x0, [sp, #56]
  40fdc0:	bl	401820 <_ZdaPv@plt>
  40fdc4:	ldr	x0, [sp, #48]
  40fdc8:	ldr	x19, [sp, #16]
  40fdcc:	ldp	x29, x30, [sp], #64
  40fdd0:	ret
  40fdd4:	stp	x29, x30, [sp, #-32]!
  40fdd8:	mov	x29, sp
  40fddc:	str	w0, [sp, #28]
  40fde0:	str	w1, [sp, #24]
  40fde4:	ldr	w0, [sp, #28]
  40fde8:	cmp	w0, #0x1
  40fdec:	b.ne	40fe40 <sqrt@plt+0xe490>  // b.any
  40fdf0:	ldr	w1, [sp, #24]
  40fdf4:	mov	w0, #0xffff                	// #65535
  40fdf8:	cmp	w1, w0
  40fdfc:	b.ne	40fe40 <sqrt@plt+0xe490>  // b.any
  40fe00:	mov	w4, #0x0                   	// #0
  40fe04:	mov	w3, #0x0                   	// #0
  40fe08:	adrp	x0, 417000 <_ZdlPvm@@Base+0x31ac>
  40fe0c:	add	x2, x0, #0x218
  40fe10:	adrp	x0, 417000 <_ZdlPvm@@Base+0x31ac>
  40fe14:	add	x1, x0, #0x1f0
  40fe18:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40fe1c:	add	x0, x0, #0xb08
  40fe20:	bl	4143e0 <_ZdlPvm@@Base+0x58c>
  40fe24:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40fe28:	add	x2, x0, #0x1e0
  40fe2c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  40fe30:	add	x1, x0, #0xb08
  40fe34:	adrp	x0, 414000 <_ZdlPvm@@Base+0x1ac>
  40fe38:	add	x0, x0, #0x634
  40fe3c:	bl	4017f0 <__cxa_atexit@plt>
  40fe40:	nop
  40fe44:	ldp	x29, x30, [sp], #32
  40fe48:	ret
  40fe4c:	stp	x29, x30, [sp, #-16]!
  40fe50:	mov	x29, sp
  40fe54:	mov	w1, #0xffff                	// #65535
  40fe58:	mov	w0, #0x1                   	// #1
  40fe5c:	bl	40fdd4 <sqrt@plt+0xe424>
  40fe60:	ldp	x29, x30, [sp], #16
  40fe64:	ret
  40fe68:	sub	sp, sp, #0x30
  40fe6c:	str	x0, [sp, #8]
  40fe70:	str	x1, [sp]
  40fe74:	ldr	x0, [sp, #8]
  40fe78:	ldr	w1, [x0]
  40fe7c:	ldr	x0, [sp, #8]
  40fe80:	add	x0, x0, #0x8
  40fe84:	ldr	w0, [x0]
  40fe88:	add	w0, w1, w0
  40fe8c:	scvtf	d0, w0
  40fe90:	str	d0, [sp, #40]
  40fe94:	ldr	x0, [sp, #8]
  40fe98:	add	x0, x0, #0x4
  40fe9c:	ldr	w1, [x0]
  40fea0:	ldr	x0, [sp, #8]
  40fea4:	add	x0, x0, #0xc
  40fea8:	ldr	w0, [x0]
  40feac:	add	w0, w1, w0
  40feb0:	scvtf	d0, w0
  40feb4:	str	d0, [sp, #32]
  40feb8:	ldr	d0, [sp, #40]
  40febc:	fmul	d1, d0, d0
  40fec0:	ldr	d0, [sp, #32]
  40fec4:	fmul	d0, d0, d0
  40fec8:	fadd	d0, d1, d0
  40fecc:	str	d0, [sp, #24]
  40fed0:	ldr	d0, [sp, #24]
  40fed4:	fcmp	d0, #0.0
  40fed8:	b.eq	40ff98 <sqrt@plt+0xe5e8>  // b.none
  40fedc:	ldr	x0, [sp, #8]
  40fee0:	ldr	w0, [x0]
  40fee4:	scvtf	d0, w0
  40fee8:	ldr	x0, [sp]
  40feec:	str	d0, [x0]
  40fef0:	ldr	x0, [sp, #8]
  40fef4:	add	x0, x0, #0x4
  40fef8:	ldr	w1, [x0]
  40fefc:	ldr	x0, [sp]
  40ff00:	add	x0, x0, #0x8
  40ff04:	scvtf	d0, w1
  40ff08:	str	d0, [x0]
  40ff0c:	ldr	x0, [sp]
  40ff10:	ldr	d1, [x0]
  40ff14:	ldr	d0, [sp, #40]
  40ff18:	fmul	d1, d1, d0
  40ff1c:	ldr	x0, [sp]
  40ff20:	add	x0, x0, #0x8
  40ff24:	ldr	d2, [x0]
  40ff28:	ldr	d0, [sp, #32]
  40ff2c:	fmul	d0, d2, d0
  40ff30:	fadd	d1, d1, d0
  40ff34:	ldr	d0, [sp, #24]
  40ff38:	fdiv	d0, d1, d0
  40ff3c:	fmov	d1, #5.000000000000000000e-01
  40ff40:	fsub	d0, d1, d0
  40ff44:	str	d0, [sp, #16]
  40ff48:	ldr	x0, [sp]
  40ff4c:	ldr	d1, [x0]
  40ff50:	ldr	d2, [sp, #16]
  40ff54:	ldr	d0, [sp, #40]
  40ff58:	fmul	d0, d2, d0
  40ff5c:	fadd	d0, d1, d0
  40ff60:	ldr	x0, [sp]
  40ff64:	str	d0, [x0]
  40ff68:	ldr	x0, [sp]
  40ff6c:	add	x0, x0, #0x8
  40ff70:	ldr	d1, [x0]
  40ff74:	ldr	d2, [sp, #16]
  40ff78:	ldr	d0, [sp, #32]
  40ff7c:	fmul	d0, d2, d0
  40ff80:	ldr	x0, [sp]
  40ff84:	add	x0, x0, #0x8
  40ff88:	fadd	d0, d1, d0
  40ff8c:	str	d0, [x0]
  40ff90:	mov	w0, #0x1                   	// #1
  40ff94:	b	40ff9c <sqrt@plt+0xe5ec>
  40ff98:	mov	w0, #0x0                   	// #0
  40ff9c:	add	sp, sp, #0x30
  40ffa0:	ret
  40ffa4:	stp	x29, x30, [sp, #-128]!
  40ffa8:	mov	x29, sp
  40ffac:	str	w0, [sp, #76]
  40ffb0:	str	w1, [sp, #72]
  40ffb4:	str	w2, [sp, #68]
  40ffb8:	str	w3, [sp, #64]
  40ffbc:	str	w4, [sp, #60]
  40ffc0:	str	w5, [sp, #56]
  40ffc4:	str	d0, [sp, #48]
  40ffc8:	str	d1, [sp, #40]
  40ffcc:	str	x6, [sp, #32]
  40ffd0:	str	x7, [sp, #24]
  40ffd4:	ldr	d0, [sp, #48]
  40ffd8:	fmul	d1, d0, d0
  40ffdc:	ldr	d0, [sp, #40]
  40ffe0:	fmul	d0, d0, d0
  40ffe4:	fadd	d0, d1, d0
  40ffe8:	bl	4019b0 <sqrt@plt>
  40ffec:	fcvtzs	w0, d0
  40fff0:	str	w0, [sp, #112]
  40fff4:	ldr	w1, [sp, #76]
  40fff8:	ldr	w0, [sp, #68]
  40fffc:	add	w0, w1, w0
  410000:	str	w0, [sp, #108]
  410004:	ldr	w1, [sp, #72]
  410008:	ldr	w0, [sp, #64]
  41000c:	add	w0, w1, w0
  410010:	str	w0, [sp, #104]
  410014:	ldr	w1, [sp, #108]
  410018:	ldr	w0, [sp, #60]
  41001c:	add	w0, w1, w0
  410020:	str	w0, [sp, #100]
  410024:	ldr	w1, [sp, #104]
  410028:	ldr	w0, [sp, #56]
  41002c:	add	w0, w1, w0
  410030:	str	w0, [sp, #96]
  410034:	ldr	w1, [sp, #100]
  410038:	ldr	w0, [sp, #108]
  41003c:	sub	w0, w1, w0
  410040:	str	w0, [sp, #92]
  410044:	ldr	w1, [sp, #96]
  410048:	ldr	w0, [sp, #104]
  41004c:	sub	w0, w1, w0
  410050:	str	w0, [sp, #88]
  410054:	ldr	w1, [sp, #76]
  410058:	ldr	w0, [sp, #108]
  41005c:	sub	w0, w1, w0
  410060:	str	w0, [sp, #84]
  410064:	ldr	w1, [sp, #72]
  410068:	ldr	w0, [sp, #104]
  41006c:	sub	w0, w1, w0
  410070:	str	w0, [sp, #80]
  410074:	ldr	x0, [sp, #24]
  410078:	ldr	w1, [sp, #92]
  41007c:	str	w1, [x0]
  410080:	ldr	x0, [sp, #24]
  410084:	ldr	w1, [x0]
  410088:	ldr	x0, [sp, #32]
  41008c:	str	w1, [x0]
  410090:	ldr	x0, [sp, #136]
  410094:	ldr	w1, [sp, #88]
  410098:	str	w1, [x0]
  41009c:	ldr	x0, [sp, #136]
  4100a0:	ldr	w1, [x0]
  4100a4:	ldr	x0, [sp, #128]
  4100a8:	str	w1, [x0]
  4100ac:	ldr	x0, [sp, #24]
  4100b0:	ldr	w0, [x0]
  4100b4:	ldr	w1, [sp, #84]
  4100b8:	cmp	w1, w0
  4100bc:	b.le	4100d0 <sqrt@plt+0xe720>
  4100c0:	ldr	x0, [sp, #24]
  4100c4:	ldr	w1, [sp, #84]
  4100c8:	str	w1, [x0]
  4100cc:	b	4100f0 <sqrt@plt+0xe740>
  4100d0:	ldr	x0, [sp, #32]
  4100d4:	ldr	w0, [x0]
  4100d8:	ldr	w1, [sp, #84]
  4100dc:	cmp	w1, w0
  4100e0:	b.ge	4100f0 <sqrt@plt+0xe740>  // b.tcont
  4100e4:	ldr	x0, [sp, #32]
  4100e8:	ldr	w1, [sp, #84]
  4100ec:	str	w1, [x0]
  4100f0:	ldr	x0, [sp, #136]
  4100f4:	ldr	w0, [x0]
  4100f8:	ldr	w1, [sp, #80]
  4100fc:	cmp	w1, w0
  410100:	b.le	410114 <sqrt@plt+0xe764>
  410104:	ldr	x0, [sp, #136]
  410108:	ldr	w1, [sp, #80]
  41010c:	str	w1, [x0]
  410110:	b	410134 <sqrt@plt+0xe784>
  410114:	ldr	x0, [sp, #128]
  410118:	ldr	w0, [x0]
  41011c:	ldr	w1, [sp, #80]
  410120:	cmp	w1, w0
  410124:	b.ge	410134 <sqrt@plt+0xe784>  // b.tcont
  410128:	ldr	x0, [sp, #128]
  41012c:	ldr	w1, [sp, #80]
  410130:	str	w1, [x0]
  410134:	ldr	w0, [sp, #92]
  410138:	cmp	w0, #0x0
  41013c:	b.lt	410160 <sqrt@plt+0xe7b0>  // b.tstop
  410140:	ldr	w0, [sp, #88]
  410144:	cmp	w0, #0x0
  410148:	b.lt	410154 <sqrt@plt+0xe7a4>  // b.tstop
  41014c:	mov	w0, #0x0                   	// #0
  410150:	b	410158 <sqrt@plt+0xe7a8>
  410154:	mov	w0, #0x3                   	// #3
  410158:	str	w0, [sp, #124]
  41015c:	b	41017c <sqrt@plt+0xe7cc>
  410160:	ldr	w0, [sp, #88]
  410164:	cmp	w0, #0x0
  410168:	b.lt	410174 <sqrt@plt+0xe7c4>  // b.tstop
  41016c:	mov	w0, #0x1                   	// #1
  410170:	b	410178 <sqrt@plt+0xe7c8>
  410174:	mov	w0, #0x2                   	// #2
  410178:	str	w0, [sp, #124]
  41017c:	ldr	w0, [sp, #84]
  410180:	cmp	w0, #0x0
  410184:	b.lt	4101a8 <sqrt@plt+0xe7f8>  // b.tstop
  410188:	ldr	w0, [sp, #80]
  41018c:	cmp	w0, #0x0
  410190:	b.lt	41019c <sqrt@plt+0xe7ec>  // b.tstop
  410194:	mov	w0, #0x0                   	// #0
  410198:	b	4101a0 <sqrt@plt+0xe7f0>
  41019c:	mov	w0, #0x3                   	// #3
  4101a0:	str	w0, [sp, #120]
  4101a4:	b	4101c4 <sqrt@plt+0xe814>
  4101a8:	ldr	w0, [sp, #80]
  4101ac:	cmp	w0, #0x0
  4101b0:	b.lt	4101bc <sqrt@plt+0xe80c>  // b.tstop
  4101b4:	mov	w0, #0x1                   	// #1
  4101b8:	b	4101c0 <sqrt@plt+0xe810>
  4101bc:	mov	w0, #0x2                   	// #2
  4101c0:	str	w0, [sp, #120]
  4101c4:	ldr	w1, [sp, #124]
  4101c8:	ldr	w0, [sp, #120]
  4101cc:	cmp	w1, w0
  4101d0:	b.gt	410214 <sqrt@plt+0xe864>
  4101d4:	ldr	w1, [sp, #124]
  4101d8:	ldr	w0, [sp, #120]
  4101dc:	cmp	w1, w0
  4101e0:	b.ne	410220 <sqrt@plt+0xe870>  // b.any
  4101e4:	ldr	w0, [sp, #92]
  4101e8:	scvtf	d1, w0
  4101ec:	ldr	w0, [sp, #80]
  4101f0:	scvtf	d0, w0
  4101f4:	fmul	d1, d1, d0
  4101f8:	ldr	w0, [sp, #84]
  4101fc:	scvtf	d2, w0
  410200:	ldr	w0, [sp, #88]
  410204:	scvtf	d0, w0
  410208:	fmul	d0, d2, d0
  41020c:	fcmpe	d1, d0
  410210:	b.pl	410220 <sqrt@plt+0xe870>  // b.nfrst
  410214:	ldr	w0, [sp, #120]
  410218:	add	w0, w0, #0x4
  41021c:	str	w0, [sp, #120]
  410220:	ldr	w0, [sp, #124]
  410224:	str	w0, [sp, #116]
  410228:	ldr	w1, [sp, #116]
  41022c:	ldr	w0, [sp, #120]
  410230:	cmp	w1, w0
  410234:	b.ge	4102d8 <sqrt@plt+0xe928>  // b.tcont
  410238:	ldr	w0, [sp, #116]
  41023c:	negs	w1, w0
  410240:	and	w0, w0, #0x3
  410244:	and	w1, w1, #0x3
  410248:	csneg	w0, w0, w1, mi  // mi = first
  41024c:	cmp	w0, #0x3
  410250:	b.eq	4102b8 <sqrt@plt+0xe908>  // b.none
  410254:	cmp	w0, #0x3
  410258:	b.gt	4102c8 <sqrt@plt+0xe918>
  41025c:	cmp	w0, #0x2
  410260:	b.eq	4102a4 <sqrt@plt+0xe8f4>  // b.none
  410264:	cmp	w0, #0x2
  410268:	b.gt	4102c8 <sqrt@plt+0xe918>
  41026c:	cmp	w0, #0x0
  410270:	b.eq	410280 <sqrt@plt+0xe8d0>  // b.none
  410274:	cmp	w0, #0x1
  410278:	b.eq	410290 <sqrt@plt+0xe8e0>  // b.none
  41027c:	b	4102c8 <sqrt@plt+0xe918>
  410280:	ldr	x0, [sp, #136]
  410284:	ldr	w1, [sp, #112]
  410288:	str	w1, [x0]
  41028c:	b	4102c8 <sqrt@plt+0xe918>
  410290:	ldr	w0, [sp, #112]
  410294:	neg	w1, w0
  410298:	ldr	x0, [sp, #32]
  41029c:	str	w1, [x0]
  4102a0:	b	4102c8 <sqrt@plt+0xe918>
  4102a4:	ldr	w0, [sp, #112]
  4102a8:	neg	w1, w0
  4102ac:	ldr	x0, [sp, #128]
  4102b0:	str	w1, [x0]
  4102b4:	b	4102c8 <sqrt@plt+0xe918>
  4102b8:	ldr	x0, [sp, #24]
  4102bc:	ldr	w1, [sp, #112]
  4102c0:	str	w1, [x0]
  4102c4:	nop
  4102c8:	ldr	w0, [sp, #116]
  4102cc:	add	w0, w0, #0x1
  4102d0:	str	w0, [sp, #116]
  4102d4:	b	410228 <sqrt@plt+0xe878>
  4102d8:	ldr	x0, [sp, #32]
  4102dc:	ldr	w1, [x0]
  4102e0:	ldr	w0, [sp, #108]
  4102e4:	add	w1, w1, w0
  4102e8:	ldr	x0, [sp, #32]
  4102ec:	str	w1, [x0]
  4102f0:	ldr	x0, [sp, #24]
  4102f4:	ldr	w1, [x0]
  4102f8:	ldr	w0, [sp, #108]
  4102fc:	add	w1, w1, w0
  410300:	ldr	x0, [sp, #24]
  410304:	str	w1, [x0]
  410308:	ldr	x0, [sp, #128]
  41030c:	ldr	w1, [x0]
  410310:	ldr	w0, [sp, #104]
  410314:	add	w1, w1, w0
  410318:	ldr	x0, [sp, #128]
  41031c:	str	w1, [x0]
  410320:	ldr	x0, [sp, #136]
  410324:	ldr	w1, [x0]
  410328:	ldr	w0, [sp, #104]
  41032c:	add	w1, w1, w0
  410330:	ldr	x0, [sp, #136]
  410334:	str	w1, [x0]
  410338:	nop
  41033c:	ldp	x29, x30, [sp], #128
  410340:	ret
  410344:	str	x19, [sp, #-64]!
  410348:	str	x0, [sp, #24]
  41034c:	str	x1, [sp, #16]
  410350:	ldr	x0, [sp, #16]
  410354:	ldr	w0, [x0, #48]
  410358:	str	w0, [sp, #60]
  41035c:	ldr	x0, [sp, #16]
  410360:	ldr	w0, [x0, #52]
  410364:	str	w0, [sp, #52]
  410368:	ldr	x0, [sp, #16]
  41036c:	ldr	w0, [x0]
  410370:	str	w0, [sp, #56]
  410374:	b	41051c <sqrt@plt+0xeb6c>
  410378:	ldr	w1, [sp, #56]
  41037c:	ldr	w0, [sp, #52]
  410380:	sub	w1, w1, w0
  410384:	ldr	w2, [sp, #52]
  410388:	ldr	w0, [sp, #60]
  41038c:	sub	w0, w2, w0
  410390:	cmp	w1, w0
  410394:	b.le	41046c <sqrt@plt+0xeabc>
  410398:	ldr	w1, [sp, #52]
  41039c:	ldr	w0, [sp, #60]
  4103a0:	sub	w0, w1, w0
  4103a4:	str	w0, [sp, #36]
  4103a8:	mov	w19, #0x0                   	// #0
  4103ac:	b	41044c <sqrt@plt+0xea9c>
  4103b0:	ldr	w0, [sp, #60]
  4103b4:	add	w0, w19, w0
  4103b8:	sxtw	x0, w0
  4103bc:	lsl	x0, x0, #3
  4103c0:	ldr	x1, [sp, #24]
  4103c4:	add	x0, x1, x0
  4103c8:	ldr	x0, [x0]
  4103cc:	str	x0, [sp, #40]
  4103d0:	ldr	w1, [sp, #52]
  4103d4:	ldr	w0, [sp, #60]
  4103d8:	sub	w0, w1, w0
  4103dc:	ldr	w1, [sp, #56]
  4103e0:	sub	w0, w1, w0
  4103e4:	add	w0, w19, w0
  4103e8:	sxtw	x0, w0
  4103ec:	lsl	x0, x0, #3
  4103f0:	ldr	x1, [sp, #24]
  4103f4:	add	x1, x1, x0
  4103f8:	ldr	w0, [sp, #60]
  4103fc:	add	w0, w19, w0
  410400:	sxtw	x0, w0
  410404:	lsl	x0, x0, #3
  410408:	ldr	x2, [sp, #24]
  41040c:	add	x0, x2, x0
  410410:	ldr	x1, [x1]
  410414:	str	x1, [x0]
  410418:	ldr	w1, [sp, #52]
  41041c:	ldr	w0, [sp, #60]
  410420:	sub	w0, w1, w0
  410424:	ldr	w1, [sp, #56]
  410428:	sub	w0, w1, w0
  41042c:	add	w0, w19, w0
  410430:	sxtw	x0, w0
  410434:	lsl	x0, x0, #3
  410438:	ldr	x1, [sp, #24]
  41043c:	add	x0, x1, x0
  410440:	ldr	x1, [sp, #40]
  410444:	str	x1, [x0]
  410448:	add	w19, w19, #0x1
  41044c:	ldr	w0, [sp, #36]
  410450:	cmp	w19, w0
  410454:	b.lt	4103b0 <sqrt@plt+0xea00>  // b.tstop
  410458:	ldr	w1, [sp, #56]
  41045c:	ldr	w0, [sp, #36]
  410460:	sub	w0, w1, w0
  410464:	str	w0, [sp, #56]
  410468:	b	41051c <sqrt@plt+0xeb6c>
  41046c:	ldr	w1, [sp, #56]
  410470:	ldr	w0, [sp, #52]
  410474:	sub	w0, w1, w0
  410478:	str	w0, [sp, #48]
  41047c:	mov	w19, #0x0                   	// #0
  410480:	b	410500 <sqrt@plt+0xeb50>
  410484:	ldr	w0, [sp, #60]
  410488:	add	w0, w19, w0
  41048c:	sxtw	x0, w0
  410490:	lsl	x0, x0, #3
  410494:	ldr	x1, [sp, #24]
  410498:	add	x0, x1, x0
  41049c:	ldr	x0, [x0]
  4104a0:	str	x0, [sp, #40]
  4104a4:	ldr	w0, [sp, #52]
  4104a8:	add	w0, w19, w0
  4104ac:	sxtw	x0, w0
  4104b0:	lsl	x0, x0, #3
  4104b4:	ldr	x1, [sp, #24]
  4104b8:	add	x1, x1, x0
  4104bc:	ldr	w0, [sp, #60]
  4104c0:	add	w0, w19, w0
  4104c4:	sxtw	x0, w0
  4104c8:	lsl	x0, x0, #3
  4104cc:	ldr	x2, [sp, #24]
  4104d0:	add	x0, x2, x0
  4104d4:	ldr	x1, [x1]
  4104d8:	str	x1, [x0]
  4104dc:	ldr	w0, [sp, #52]
  4104e0:	add	w0, w19, w0
  4104e4:	sxtw	x0, w0
  4104e8:	lsl	x0, x0, #3
  4104ec:	ldr	x1, [sp, #24]
  4104f0:	add	x0, x1, x0
  4104f4:	ldr	x1, [sp, #40]
  4104f8:	str	x1, [x0]
  4104fc:	add	w19, w19, #0x1
  410500:	ldr	w0, [sp, #48]
  410504:	cmp	w19, w0
  410508:	b.lt	410484 <sqrt@plt+0xead4>  // b.tstop
  41050c:	ldr	w1, [sp, #60]
  410510:	ldr	w0, [sp, #48]
  410514:	add	w0, w1, w0
  410518:	str	w0, [sp, #60]
  41051c:	ldr	w1, [sp, #56]
  410520:	ldr	w0, [sp, #52]
  410524:	cmp	w1, w0
  410528:	b.le	41053c <sqrt@plt+0xeb8c>
  41052c:	ldr	w1, [sp, #52]
  410530:	ldr	w0, [sp, #60]
  410534:	cmp	w1, w0
  410538:	b.gt	410378 <sqrt@plt+0xe9c8>
  41053c:	ldr	x0, [sp, #16]
  410540:	ldr	w1, [x0, #48]
  410544:	ldr	x0, [sp, #16]
  410548:	ldr	w2, [x0]
  41054c:	ldr	x0, [sp, #16]
  410550:	ldr	w0, [x0, #52]
  410554:	sub	w0, w2, w0
  410558:	add	w1, w1, w0
  41055c:	ldr	x0, [sp, #16]
  410560:	str	w1, [x0, #48]
  410564:	ldr	x0, [sp, #16]
  410568:	ldr	w1, [x0]
  41056c:	ldr	x0, [sp, #16]
  410570:	str	w1, [x0, #52]
  410574:	nop
  410578:	ldr	x19, [sp], #64
  41057c:	ret
  410580:	stp	x29, x30, [sp, #-48]!
  410584:	mov	x29, sp
  410588:	str	w0, [sp, #44]
  41058c:	str	x1, [sp, #32]
  410590:	str	x2, [sp, #24]
  410594:	str	w3, [sp, #40]
  410598:	str	x4, [sp, #16]
  41059c:	ldr	x0, [sp, #16]
  4105a0:	ldr	w1, [x0]
  4105a4:	ldr	x0, [sp, #16]
  4105a8:	str	w1, [x0, #52]
  4105ac:	ldr	x0, [sp, #16]
  4105b0:	ldr	w1, [x0, #52]
  4105b4:	ldr	x0, [sp, #16]
  4105b8:	str	w1, [x0, #48]
  4105bc:	ldr	x0, [sp, #16]
  4105c0:	str	xzr, [x0, #32]
  4105c4:	ldr	w0, [sp, #40]
  4105c8:	cmp	w0, #0x0
  4105cc:	b.ne	4105e4 <sqrt@plt+0xec34>  // b.any
  4105d0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x31ac>
  4105d4:	add	x0, x0, #0x260
  4105d8:	bl	4018e0 <getenv@plt>
  4105dc:	cmp	x0, #0x0
  4105e0:	b.eq	4105ec <sqrt@plt+0xec3c>  // b.none
  4105e4:	mov	w0, #0x1                   	// #1
  4105e8:	b	4105f0 <sqrt@plt+0xec40>
  4105ec:	mov	w0, #0x0                   	// #0
  4105f0:	ldr	x1, [sp, #16]
  4105f4:	str	w0, [x1, #44]
  4105f8:	ldr	x0, [sp, #24]
  4105fc:	ldrb	w0, [x0]
  410600:	cmp	w0, #0x2d
  410604:	b.ne	410624 <sqrt@plt+0xec74>  // b.any
  410608:	ldr	x0, [sp, #16]
  41060c:	mov	w1, #0x2                   	// #2
  410610:	str	w1, [x0, #40]
  410614:	ldr	x0, [sp, #24]
  410618:	add	x0, x0, #0x1
  41061c:	str	x0, [sp, #24]
  410620:	b	410674 <sqrt@plt+0xecc4>
  410624:	ldr	x0, [sp, #24]
  410628:	ldrb	w0, [x0]
  41062c:	cmp	w0, #0x2b
  410630:	b.ne	41064c <sqrt@plt+0xec9c>  // b.any
  410634:	ldr	x0, [sp, #16]
  410638:	str	wzr, [x0, #40]
  41063c:	ldr	x0, [sp, #24]
  410640:	add	x0, x0, #0x1
  410644:	str	x0, [sp, #24]
  410648:	b	410674 <sqrt@plt+0xecc4>
  41064c:	ldr	x0, [sp, #16]
  410650:	ldr	w0, [x0, #44]
  410654:	cmp	w0, #0x0
  410658:	b.eq	410668 <sqrt@plt+0xecb8>  // b.none
  41065c:	ldr	x0, [sp, #16]
  410660:	str	wzr, [x0, #40]
  410664:	b	410674 <sqrt@plt+0xecc4>
  410668:	ldr	x0, [sp, #16]
  41066c:	mov	w1, #0x1                   	// #1
  410670:	str	w1, [x0, #40]
  410674:	ldr	x0, [sp, #24]
  410678:	ldp	x29, x30, [sp], #48
  41067c:	ret
  410680:	stp	x29, x30, [sp, #-208]!
  410684:	mov	x29, sp
  410688:	str	x19, [sp, #16]
  41068c:	str	w0, [sp, #92]
  410690:	str	x1, [sp, #80]
  410694:	str	x2, [sp, #72]
  410698:	str	x3, [sp, #64]
  41069c:	str	x4, [sp, #56]
  4106a0:	str	w5, [sp, #88]
  4106a4:	str	w6, [sp, #52]
  4106a8:	str	x7, [sp, #40]
  4106ac:	ldr	x0, [sp, #40]
  4106b0:	ldr	w0, [x0, #4]
  4106b4:	str	w0, [sp, #204]
  4106b8:	ldr	x0, [sp, #72]
  4106bc:	ldrb	w0, [x0]
  4106c0:	cmp	w0, #0x3a
  4106c4:	b.ne	4106cc <sqrt@plt+0xed1c>  // b.any
  4106c8:	str	wzr, [sp, #204]
  4106cc:	ldr	w0, [sp, #92]
  4106d0:	cmp	w0, #0x0
  4106d4:	b.gt	4106e0 <sqrt@plt+0xed30>
  4106d8:	mov	w0, #0xffffffff            	// #-1
  4106dc:	b	41197c <sqrt@plt+0xffcc>
  4106e0:	ldr	x0, [sp, #40]
  4106e4:	str	xzr, [x0, #16]
  4106e8:	ldr	x0, [sp, #40]
  4106ec:	ldr	w0, [x0]
  4106f0:	cmp	w0, #0x0
  4106f4:	b.eq	410708 <sqrt@plt+0xed58>  // b.none
  4106f8:	ldr	x0, [sp, #40]
  4106fc:	ldr	w0, [x0, #24]
  410700:	cmp	w0, #0x0
  410704:	b.ne	41074c <sqrt@plt+0xed9c>  // b.any
  410708:	ldr	x0, [sp, #40]
  41070c:	ldr	w0, [x0]
  410710:	cmp	w0, #0x0
  410714:	b.ne	410724 <sqrt@plt+0xed74>  // b.any
  410718:	ldr	x0, [sp, #40]
  41071c:	mov	w1, #0x1                   	// #1
  410720:	str	w1, [x0]
  410724:	ldr	x4, [sp, #40]
  410728:	ldr	w3, [sp, #52]
  41072c:	ldr	x2, [sp, #72]
  410730:	ldr	x1, [sp, #80]
  410734:	ldr	w0, [sp, #92]
  410738:	bl	410580 <sqrt@plt+0xebd0>
  41073c:	str	x0, [sp, #72]
  410740:	ldr	x0, [sp, #40]
  410744:	mov	w1, #0x1                   	// #1
  410748:	str	w1, [x0, #24]
  41074c:	ldr	x0, [sp, #40]
  410750:	ldr	x0, [x0, #32]
  410754:	cmp	x0, #0x0
  410758:	b.eq	410770 <sqrt@plt+0xedc0>  // b.none
  41075c:	ldr	x0, [sp, #40]
  410760:	ldr	x0, [x0, #32]
  410764:	ldrb	w0, [x0]
  410768:	cmp	w0, #0x0
  41076c:	b.ne	410b00 <sqrt@plt+0xf150>  // b.any
  410770:	ldr	x0, [sp, #40]
  410774:	ldr	w1, [x0, #52]
  410778:	ldr	x0, [sp, #40]
  41077c:	ldr	w0, [x0]
  410780:	cmp	w1, w0
  410784:	b.le	410798 <sqrt@plt+0xede8>
  410788:	ldr	x0, [sp, #40]
  41078c:	ldr	w1, [x0]
  410790:	ldr	x0, [sp, #40]
  410794:	str	w1, [x0, #52]
  410798:	ldr	x0, [sp, #40]
  41079c:	ldr	w1, [x0, #48]
  4107a0:	ldr	x0, [sp, #40]
  4107a4:	ldr	w0, [x0]
  4107a8:	cmp	w1, w0
  4107ac:	b.le	4107c0 <sqrt@plt+0xee10>
  4107b0:	ldr	x0, [sp, #40]
  4107b4:	ldr	w1, [x0]
  4107b8:	ldr	x0, [sp, #40]
  4107bc:	str	w1, [x0, #48]
  4107c0:	ldr	x0, [sp, #40]
  4107c4:	ldr	w0, [x0, #40]
  4107c8:	cmp	w0, #0x1
  4107cc:	b.ne	4108c8 <sqrt@plt+0xef18>  // b.any
  4107d0:	ldr	x0, [sp, #40]
  4107d4:	ldr	w1, [x0, #48]
  4107d8:	ldr	x0, [sp, #40]
  4107dc:	ldr	w0, [x0, #52]
  4107e0:	cmp	w1, w0
  4107e4:	b.eq	410810 <sqrt@plt+0xee60>  // b.none
  4107e8:	ldr	x0, [sp, #40]
  4107ec:	ldr	w1, [x0, #52]
  4107f0:	ldr	x0, [sp, #40]
  4107f4:	ldr	w0, [x0]
  4107f8:	cmp	w1, w0
  4107fc:	b.eq	410810 <sqrt@plt+0xee60>  // b.none
  410800:	ldr	x1, [sp, #40]
  410804:	ldr	x0, [sp, #80]
  410808:	bl	410344 <sqrt@plt+0xe994>
  41080c:	b	410838 <sqrt@plt+0xee88>
  410810:	ldr	x0, [sp, #40]
  410814:	ldr	w1, [x0, #52]
  410818:	ldr	x0, [sp, #40]
  41081c:	ldr	w0, [x0]
  410820:	cmp	w1, w0
  410824:	b.eq	410850 <sqrt@plt+0xeea0>  // b.none
  410828:	ldr	x0, [sp, #40]
  41082c:	ldr	w1, [x0]
  410830:	ldr	x0, [sp, #40]
  410834:	str	w1, [x0, #48]
  410838:	b	410850 <sqrt@plt+0xeea0>
  41083c:	ldr	x0, [sp, #40]
  410840:	ldr	w0, [x0]
  410844:	add	w1, w0, #0x1
  410848:	ldr	x0, [sp, #40]
  41084c:	str	w1, [x0]
  410850:	ldr	x0, [sp, #40]
  410854:	ldr	w0, [x0]
  410858:	ldr	w1, [sp, #92]
  41085c:	cmp	w1, w0
  410860:	b.le	4108b8 <sqrt@plt+0xef08>
  410864:	ldr	x0, [sp, #40]
  410868:	ldr	w0, [x0]
  41086c:	sxtw	x0, w0
  410870:	lsl	x0, x0, #3
  410874:	ldr	x1, [sp, #80]
  410878:	add	x0, x1, x0
  41087c:	ldr	x0, [x0]
  410880:	ldrb	w0, [x0]
  410884:	cmp	w0, #0x2d
  410888:	b.ne	41083c <sqrt@plt+0xee8c>  // b.any
  41088c:	ldr	x0, [sp, #40]
  410890:	ldr	w0, [x0]
  410894:	sxtw	x0, w0
  410898:	lsl	x0, x0, #3
  41089c:	ldr	x1, [sp, #80]
  4108a0:	add	x0, x1, x0
  4108a4:	ldr	x0, [x0]
  4108a8:	add	x0, x0, #0x1
  4108ac:	ldrb	w0, [x0]
  4108b0:	cmp	w0, #0x0
  4108b4:	b.eq	41083c <sqrt@plt+0xee8c>  // b.none
  4108b8:	ldr	x0, [sp, #40]
  4108bc:	ldr	w1, [x0]
  4108c0:	ldr	x0, [sp, #40]
  4108c4:	str	w1, [x0, #52]
  4108c8:	ldr	x0, [sp, #40]
  4108cc:	ldr	w0, [x0]
  4108d0:	ldr	w1, [sp, #92]
  4108d4:	cmp	w1, w0
  4108d8:	b.eq	4109a4 <sqrt@plt+0xeff4>  // b.none
  4108dc:	ldr	x0, [sp, #40]
  4108e0:	ldr	w0, [x0]
  4108e4:	sxtw	x0, w0
  4108e8:	lsl	x0, x0, #3
  4108ec:	ldr	x1, [sp, #80]
  4108f0:	add	x0, x1, x0
  4108f4:	ldr	x2, [x0]
  4108f8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x31ac>
  4108fc:	add	x1, x0, #0x270
  410900:	mov	x0, x2
  410904:	bl	401870 <strcmp@plt>
  410908:	cmp	w0, #0x0
  41090c:	b.ne	4109a4 <sqrt@plt+0xeff4>  // b.any
  410910:	ldr	x0, [sp, #40]
  410914:	ldr	w0, [x0]
  410918:	add	w1, w0, #0x1
  41091c:	ldr	x0, [sp, #40]
  410920:	str	w1, [x0]
  410924:	ldr	x0, [sp, #40]
  410928:	ldr	w1, [x0, #48]
  41092c:	ldr	x0, [sp, #40]
  410930:	ldr	w0, [x0, #52]
  410934:	cmp	w1, w0
  410938:	b.eq	410964 <sqrt@plt+0xefb4>  // b.none
  41093c:	ldr	x0, [sp, #40]
  410940:	ldr	w1, [x0, #52]
  410944:	ldr	x0, [sp, #40]
  410948:	ldr	w0, [x0]
  41094c:	cmp	w1, w0
  410950:	b.eq	410964 <sqrt@plt+0xefb4>  // b.none
  410954:	ldr	x1, [sp, #40]
  410958:	ldr	x0, [sp, #80]
  41095c:	bl	410344 <sqrt@plt+0xe994>
  410960:	b	41098c <sqrt@plt+0xefdc>
  410964:	ldr	x0, [sp, #40]
  410968:	ldr	w1, [x0, #48]
  41096c:	ldr	x0, [sp, #40]
  410970:	ldr	w0, [x0, #52]
  410974:	cmp	w1, w0
  410978:	b.ne	41098c <sqrt@plt+0xefdc>  // b.any
  41097c:	ldr	x0, [sp, #40]
  410980:	ldr	w1, [x0]
  410984:	ldr	x0, [sp, #40]
  410988:	str	w1, [x0, #48]
  41098c:	ldr	x0, [sp, #40]
  410990:	ldr	w1, [sp, #92]
  410994:	str	w1, [x0, #52]
  410998:	ldr	x0, [sp, #40]
  41099c:	ldr	w1, [sp, #92]
  4109a0:	str	w1, [x0]
  4109a4:	ldr	x0, [sp, #40]
  4109a8:	ldr	w0, [x0]
  4109ac:	ldr	w1, [sp, #92]
  4109b0:	cmp	w1, w0
  4109b4:	b.ne	4109e8 <sqrt@plt+0xf038>  // b.any
  4109b8:	ldr	x0, [sp, #40]
  4109bc:	ldr	w1, [x0, #48]
  4109c0:	ldr	x0, [sp, #40]
  4109c4:	ldr	w0, [x0, #52]
  4109c8:	cmp	w1, w0
  4109cc:	b.eq	4109e0 <sqrt@plt+0xf030>  // b.none
  4109d0:	ldr	x0, [sp, #40]
  4109d4:	ldr	w1, [x0, #48]
  4109d8:	ldr	x0, [sp, #40]
  4109dc:	str	w1, [x0]
  4109e0:	mov	w0, #0xffffffff            	// #-1
  4109e4:	b	41197c <sqrt@plt+0xffcc>
  4109e8:	ldr	x0, [sp, #40]
  4109ec:	ldr	w0, [x0]
  4109f0:	sxtw	x0, w0
  4109f4:	lsl	x0, x0, #3
  4109f8:	ldr	x1, [sp, #80]
  4109fc:	add	x0, x1, x0
  410a00:	ldr	x0, [x0]
  410a04:	ldrb	w0, [x0]
  410a08:	cmp	w0, #0x2d
  410a0c:	b.ne	410a3c <sqrt@plt+0xf08c>  // b.any
  410a10:	ldr	x0, [sp, #40]
  410a14:	ldr	w0, [x0]
  410a18:	sxtw	x0, w0
  410a1c:	lsl	x0, x0, #3
  410a20:	ldr	x1, [sp, #80]
  410a24:	add	x0, x1, x0
  410a28:	ldr	x0, [x0]
  410a2c:	add	x0, x0, #0x1
  410a30:	ldrb	w0, [x0]
  410a34:	cmp	w0, #0x0
  410a38:	b.ne	410a8c <sqrt@plt+0xf0dc>  // b.any
  410a3c:	ldr	x0, [sp, #40]
  410a40:	ldr	w0, [x0, #40]
  410a44:	cmp	w0, #0x0
  410a48:	b.ne	410a54 <sqrt@plt+0xf0a4>  // b.any
  410a4c:	mov	w0, #0xffffffff            	// #-1
  410a50:	b	41197c <sqrt@plt+0xffcc>
  410a54:	ldr	x0, [sp, #40]
  410a58:	ldr	w0, [x0]
  410a5c:	add	w2, w0, #0x1
  410a60:	ldr	x1, [sp, #40]
  410a64:	str	w2, [x1]
  410a68:	sxtw	x0, w0
  410a6c:	lsl	x0, x0, #3
  410a70:	ldr	x1, [sp, #80]
  410a74:	add	x0, x1, x0
  410a78:	ldr	x1, [x0]
  410a7c:	ldr	x0, [sp, #40]
  410a80:	str	x1, [x0, #16]
  410a84:	mov	w0, #0x1                   	// #1
  410a88:	b	41197c <sqrt@plt+0xffcc>
  410a8c:	ldr	x0, [sp, #40]
  410a90:	ldr	w0, [x0]
  410a94:	sxtw	x0, w0
  410a98:	lsl	x0, x0, #3
  410a9c:	ldr	x1, [sp, #80]
  410aa0:	add	x0, x1, x0
  410aa4:	ldr	x1, [x0]
  410aa8:	ldr	x0, [sp, #64]
  410aac:	cmp	x0, #0x0
  410ab0:	b.eq	410ae8 <sqrt@plt+0xf138>  // b.none
  410ab4:	ldr	x0, [sp, #40]
  410ab8:	ldr	w0, [x0]
  410abc:	sxtw	x0, w0
  410ac0:	lsl	x0, x0, #3
  410ac4:	ldr	x2, [sp, #80]
  410ac8:	add	x0, x2, x0
  410acc:	ldr	x0, [x0]
  410ad0:	add	x0, x0, #0x1
  410ad4:	ldrb	w0, [x0]
  410ad8:	cmp	w0, #0x2d
  410adc:	b.ne	410ae8 <sqrt@plt+0xf138>  // b.any
  410ae0:	mov	w0, #0x1                   	// #1
  410ae4:	b	410aec <sqrt@plt+0xf13c>
  410ae8:	mov	w0, #0x0                   	// #0
  410aec:	sxtw	x0, w0
  410af0:	add	x0, x0, #0x1
  410af4:	add	x1, x1, x0
  410af8:	ldr	x0, [sp, #40]
  410afc:	str	x1, [x0, #32]
  410b00:	ldr	x0, [sp, #64]
  410b04:	cmp	x0, #0x0
  410b08:	b.eq	4111f8 <sqrt@plt+0xf848>  // b.none
  410b0c:	ldr	x0, [sp, #40]
  410b10:	ldr	w0, [x0]
  410b14:	sxtw	x0, w0
  410b18:	lsl	x0, x0, #3
  410b1c:	ldr	x1, [sp, #80]
  410b20:	add	x0, x1, x0
  410b24:	ldr	x0, [x0]
  410b28:	add	x0, x0, #0x1
  410b2c:	ldrb	w0, [x0]
  410b30:	cmp	w0, #0x2d
  410b34:	b.eq	410ba8 <sqrt@plt+0xf1f8>  // b.none
  410b38:	ldr	w0, [sp, #88]
  410b3c:	cmp	w0, #0x0
  410b40:	b.eq	4111f8 <sqrt@plt+0xf848>  // b.none
  410b44:	ldr	x0, [sp, #40]
  410b48:	ldr	w0, [x0]
  410b4c:	sxtw	x0, w0
  410b50:	lsl	x0, x0, #3
  410b54:	ldr	x1, [sp, #80]
  410b58:	add	x0, x1, x0
  410b5c:	ldr	x0, [x0]
  410b60:	add	x0, x0, #0x2
  410b64:	ldrb	w0, [x0]
  410b68:	cmp	w0, #0x0
  410b6c:	b.ne	410ba8 <sqrt@plt+0xf1f8>  // b.any
  410b70:	ldr	x0, [sp, #40]
  410b74:	ldr	w0, [x0]
  410b78:	sxtw	x0, w0
  410b7c:	lsl	x0, x0, #3
  410b80:	ldr	x1, [sp, #80]
  410b84:	add	x0, x1, x0
  410b88:	ldr	x0, [x0]
  410b8c:	add	x0, x0, #0x1
  410b90:	ldrb	w0, [x0]
  410b94:	mov	w1, w0
  410b98:	ldr	x0, [sp, #72]
  410b9c:	bl	4016e0 <strchr@plt>
  410ba0:	cmp	x0, #0x0
  410ba4:	b.ne	4111f8 <sqrt@plt+0xf848>  // b.any
  410ba8:	str	xzr, [sp, #176]
  410bac:	str	wzr, [sp, #172]
  410bb0:	str	wzr, [sp, #168]
  410bb4:	mov	w0, #0xffffffff            	// #-1
  410bb8:	str	w0, [sp, #164]
  410bbc:	ldr	x0, [sp, #40]
  410bc0:	ldr	x0, [x0, #32]
  410bc4:	str	x0, [sp, #192]
  410bc8:	b	410bd8 <sqrt@plt+0xf228>
  410bcc:	ldr	x0, [sp, #192]
  410bd0:	add	x0, x0, #0x1
  410bd4:	str	x0, [sp, #192]
  410bd8:	ldr	x0, [sp, #192]
  410bdc:	ldrb	w0, [x0]
  410be0:	cmp	w0, #0x0
  410be4:	b.eq	410bf8 <sqrt@plt+0xf248>  // b.none
  410be8:	ldr	x0, [sp, #192]
  410bec:	ldrb	w0, [x0]
  410bf0:	cmp	w0, #0x3d
  410bf4:	b.ne	410bcc <sqrt@plt+0xf21c>  // b.any
  410bf8:	ldr	x0, [sp, #64]
  410bfc:	str	x0, [sp, #184]
  410c00:	str	wzr, [sp, #160]
  410c04:	b	410d18 <sqrt@plt+0xf368>
  410c08:	ldr	x0, [sp, #184]
  410c0c:	ldr	x3, [x0]
  410c10:	ldr	x0, [sp, #40]
  410c14:	ldr	x4, [x0, #32]
  410c18:	ldr	x0, [sp, #40]
  410c1c:	ldr	x0, [x0, #32]
  410c20:	ldr	x1, [sp, #192]
  410c24:	sub	x0, x1, x0
  410c28:	mov	x2, x0
  410c2c:	mov	x1, x4
  410c30:	mov	x0, x3
  410c34:	bl	401790 <strncmp@plt>
  410c38:	cmp	w0, #0x0
  410c3c:	b.ne	410d00 <sqrt@plt+0xf350>  // b.any
  410c40:	ldr	x0, [sp, #40]
  410c44:	ldr	x0, [x0, #32]
  410c48:	ldr	x1, [sp, #192]
  410c4c:	sub	x0, x1, x0
  410c50:	mov	w19, w0
  410c54:	ldr	x0, [sp, #184]
  410c58:	ldr	x0, [x0]
  410c5c:	bl	401660 <strlen@plt>
  410c60:	cmp	w19, w0
  410c64:	b.ne	410c84 <sqrt@plt+0xf2d4>  // b.any
  410c68:	ldr	x0, [sp, #184]
  410c6c:	str	x0, [sp, #176]
  410c70:	ldr	w0, [sp, #160]
  410c74:	str	w0, [sp, #164]
  410c78:	mov	w0, #0x1                   	// #1
  410c7c:	str	w0, [sp, #172]
  410c80:	b	410d28 <sqrt@plt+0xf378>
  410c84:	ldr	x0, [sp, #176]
  410c88:	cmp	x0, #0x0
  410c8c:	b.ne	410ca4 <sqrt@plt+0xf2f4>  // b.any
  410c90:	ldr	x0, [sp, #184]
  410c94:	str	x0, [sp, #176]
  410c98:	ldr	w0, [sp, #160]
  410c9c:	str	w0, [sp, #164]
  410ca0:	b	410d00 <sqrt@plt+0xf350>
  410ca4:	ldr	w0, [sp, #88]
  410ca8:	cmp	w0, #0x0
  410cac:	b.ne	410cf8 <sqrt@plt+0xf348>  // b.any
  410cb0:	ldr	x0, [sp, #176]
  410cb4:	ldr	w1, [x0, #8]
  410cb8:	ldr	x0, [sp, #184]
  410cbc:	ldr	w0, [x0, #8]
  410cc0:	cmp	w1, w0
  410cc4:	b.ne	410cf8 <sqrt@plt+0xf348>  // b.any
  410cc8:	ldr	x0, [sp, #176]
  410ccc:	ldr	x1, [x0, #16]
  410cd0:	ldr	x0, [sp, #184]
  410cd4:	ldr	x0, [x0, #16]
  410cd8:	cmp	x1, x0
  410cdc:	b.ne	410cf8 <sqrt@plt+0xf348>  // b.any
  410ce0:	ldr	x0, [sp, #176]
  410ce4:	ldr	w1, [x0, #24]
  410ce8:	ldr	x0, [sp, #184]
  410cec:	ldr	w0, [x0, #24]
  410cf0:	cmp	w1, w0
  410cf4:	b.eq	410d00 <sqrt@plt+0xf350>  // b.none
  410cf8:	mov	w0, #0x1                   	// #1
  410cfc:	str	w0, [sp, #168]
  410d00:	ldr	x0, [sp, #184]
  410d04:	add	x0, x0, #0x20
  410d08:	str	x0, [sp, #184]
  410d0c:	ldr	w0, [sp, #160]
  410d10:	add	w0, w0, #0x1
  410d14:	str	w0, [sp, #160]
  410d18:	ldr	x0, [sp, #184]
  410d1c:	ldr	x0, [x0]
  410d20:	cmp	x0, #0x0
  410d24:	b.ne	410c08 <sqrt@plt+0xf258>  // b.any
  410d28:	ldr	w0, [sp, #168]
  410d2c:	cmp	w0, #0x0
  410d30:	b.eq	410dd4 <sqrt@plt+0xf424>  // b.none
  410d34:	ldr	w0, [sp, #172]
  410d38:	cmp	w0, #0x0
  410d3c:	b.ne	410dd4 <sqrt@plt+0xf424>  // b.any
  410d40:	ldr	w0, [sp, #204]
  410d44:	cmp	w0, #0x0
  410d48:	b.eq	410d90 <sqrt@plt+0xf3e0>  // b.none
  410d4c:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410d50:	add	x0, x0, #0xed8
  410d54:	ldr	x4, [x0]
  410d58:	ldr	x0, [sp, #80]
  410d5c:	ldr	x2, [x0]
  410d60:	ldr	x0, [sp, #40]
  410d64:	ldr	w0, [x0]
  410d68:	sxtw	x0, w0
  410d6c:	lsl	x0, x0, #3
  410d70:	ldr	x1, [sp, #80]
  410d74:	add	x0, x1, x0
  410d78:	ldr	x0, [x0]
  410d7c:	mov	x3, x0
  410d80:	adrp	x0, 417000 <_ZdlPvm@@Base+0x31ac>
  410d84:	add	x1, x0, #0x278
  410d88:	mov	x0, x4
  410d8c:	bl	401670 <fprintf@plt>
  410d90:	ldr	x0, [sp, #40]
  410d94:	ldr	x19, [x0, #32]
  410d98:	ldr	x0, [sp, #40]
  410d9c:	ldr	x0, [x0, #32]
  410da0:	bl	401660 <strlen@plt>
  410da4:	add	x1, x19, x0
  410da8:	ldr	x0, [sp, #40]
  410dac:	str	x1, [x0, #32]
  410db0:	ldr	x0, [sp, #40]
  410db4:	ldr	w0, [x0]
  410db8:	add	w1, w0, #0x1
  410dbc:	ldr	x0, [sp, #40]
  410dc0:	str	w1, [x0]
  410dc4:	ldr	x0, [sp, #40]
  410dc8:	str	wzr, [x0, #8]
  410dcc:	mov	w0, #0x3f                  	// #63
  410dd0:	b	41197c <sqrt@plt+0xffcc>
  410dd4:	ldr	x0, [sp, #176]
  410dd8:	cmp	x0, #0x0
  410ddc:	b.eq	4110a4 <sqrt@plt+0xf6f4>  // b.none
  410de0:	ldr	w0, [sp, #164]
  410de4:	str	w0, [sp, #160]
  410de8:	ldr	x0, [sp, #40]
  410dec:	ldr	w0, [x0]
  410df0:	add	w1, w0, #0x1
  410df4:	ldr	x0, [sp, #40]
  410df8:	str	w1, [x0]
  410dfc:	ldr	x0, [sp, #192]
  410e00:	ldrb	w0, [x0]
  410e04:	cmp	w0, #0x0
  410e08:	b.eq	410f38 <sqrt@plt+0xf588>  // b.none
  410e0c:	ldr	x0, [sp, #176]
  410e10:	ldr	w0, [x0, #8]
  410e14:	cmp	w0, #0x0
  410e18:	b.eq	410e30 <sqrt@plt+0xf480>  // b.none
  410e1c:	ldr	x0, [sp, #192]
  410e20:	add	x1, x0, #0x1
  410e24:	ldr	x0, [sp, #40]
  410e28:	str	x1, [x0, #16]
  410e2c:	b	411034 <sqrt@plt+0xf684>
  410e30:	ldr	w0, [sp, #204]
  410e34:	cmp	w0, #0x0
  410e38:	b.eq	410f00 <sqrt@plt+0xf550>  // b.none
  410e3c:	ldr	x0, [sp, #40]
  410e40:	ldr	w0, [x0]
  410e44:	sxtw	x0, w0
  410e48:	lsl	x0, x0, #3
  410e4c:	sub	x0, x0, #0x8
  410e50:	ldr	x1, [sp, #80]
  410e54:	add	x0, x1, x0
  410e58:	ldr	x0, [x0]
  410e5c:	add	x0, x0, #0x1
  410e60:	ldrb	w0, [x0]
  410e64:	cmp	w0, #0x2d
  410e68:	b.ne	410ea4 <sqrt@plt+0xf4f4>  // b.any
  410e6c:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410e70:	add	x0, x0, #0xed8
  410e74:	ldr	x4, [x0]
  410e78:	ldr	x0, [sp, #80]
  410e7c:	ldr	x1, [x0]
  410e80:	ldr	x0, [sp, #176]
  410e84:	ldr	x0, [x0]
  410e88:	mov	x3, x0
  410e8c:	mov	x2, x1
  410e90:	adrp	x0, 417000 <_ZdlPvm@@Base+0x31ac>
  410e94:	add	x1, x0, #0x298
  410e98:	mov	x0, x4
  410e9c:	bl	401670 <fprintf@plt>
  410ea0:	b	410f00 <sqrt@plt+0xf550>
  410ea4:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410ea8:	add	x0, x0, #0xed8
  410eac:	ldr	x5, [x0]
  410eb0:	ldr	x0, [sp, #80]
  410eb4:	ldr	x2, [x0]
  410eb8:	ldr	x0, [sp, #40]
  410ebc:	ldr	w0, [x0]
  410ec0:	sxtw	x0, w0
  410ec4:	lsl	x0, x0, #3
  410ec8:	sub	x0, x0, #0x8
  410ecc:	ldr	x1, [sp, #80]
  410ed0:	add	x0, x1, x0
  410ed4:	ldr	x0, [x0]
  410ed8:	ldrb	w0, [x0]
  410edc:	mov	w1, w0
  410ee0:	ldr	x0, [sp, #176]
  410ee4:	ldr	x0, [x0]
  410ee8:	mov	x4, x0
  410eec:	mov	w3, w1
  410ef0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x31ac>
  410ef4:	add	x1, x0, #0x2c8
  410ef8:	mov	x0, x5
  410efc:	bl	401670 <fprintf@plt>
  410f00:	ldr	x0, [sp, #40]
  410f04:	ldr	x19, [x0, #32]
  410f08:	ldr	x0, [sp, #40]
  410f0c:	ldr	x0, [x0, #32]
  410f10:	bl	401660 <strlen@plt>
  410f14:	add	x1, x19, x0
  410f18:	ldr	x0, [sp, #40]
  410f1c:	str	x1, [x0, #32]
  410f20:	ldr	x0, [sp, #176]
  410f24:	ldr	w1, [x0, #24]
  410f28:	ldr	x0, [sp, #40]
  410f2c:	str	w1, [x0, #8]
  410f30:	mov	w0, #0x3f                  	// #63
  410f34:	b	41197c <sqrt@plt+0xffcc>
  410f38:	ldr	x0, [sp, #176]
  410f3c:	ldr	w0, [x0, #8]
  410f40:	cmp	w0, #0x1
  410f44:	b.ne	411034 <sqrt@plt+0xf684>  // b.any
  410f48:	ldr	x0, [sp, #40]
  410f4c:	ldr	w0, [x0]
  410f50:	ldr	w1, [sp, #92]
  410f54:	cmp	w1, w0
  410f58:	b.le	410f90 <sqrt@plt+0xf5e0>
  410f5c:	ldr	x0, [sp, #40]
  410f60:	ldr	w0, [x0]
  410f64:	add	w2, w0, #0x1
  410f68:	ldr	x1, [sp, #40]
  410f6c:	str	w2, [x1]
  410f70:	sxtw	x0, w0
  410f74:	lsl	x0, x0, #3
  410f78:	ldr	x1, [sp, #80]
  410f7c:	add	x0, x1, x0
  410f80:	ldr	x1, [x0]
  410f84:	ldr	x0, [sp, #40]
  410f88:	str	x1, [x0, #16]
  410f8c:	b	411034 <sqrt@plt+0xf684>
  410f90:	ldr	w0, [sp, #204]
  410f94:	cmp	w0, #0x0
  410f98:	b.eq	410fe4 <sqrt@plt+0xf634>  // b.none
  410f9c:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410fa0:	add	x0, x0, #0xed8
  410fa4:	ldr	x4, [x0]
  410fa8:	ldr	x0, [sp, #80]
  410fac:	ldr	x2, [x0]
  410fb0:	ldr	x0, [sp, #40]
  410fb4:	ldr	w0, [x0]
  410fb8:	sxtw	x0, w0
  410fbc:	lsl	x0, x0, #3
  410fc0:	sub	x0, x0, #0x8
  410fc4:	ldr	x1, [sp, #80]
  410fc8:	add	x0, x1, x0
  410fcc:	ldr	x0, [x0]
  410fd0:	mov	x3, x0
  410fd4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x31ac>
  410fd8:	add	x1, x0, #0x2f8
  410fdc:	mov	x0, x4
  410fe0:	bl	401670 <fprintf@plt>
  410fe4:	ldr	x0, [sp, #40]
  410fe8:	ldr	x19, [x0, #32]
  410fec:	ldr	x0, [sp, #40]
  410ff0:	ldr	x0, [x0, #32]
  410ff4:	bl	401660 <strlen@plt>
  410ff8:	add	x1, x19, x0
  410ffc:	ldr	x0, [sp, #40]
  411000:	str	x1, [x0, #32]
  411004:	ldr	x0, [sp, #176]
  411008:	ldr	w1, [x0, #24]
  41100c:	ldr	x0, [sp, #40]
  411010:	str	w1, [x0, #8]
  411014:	ldr	x0, [sp, #72]
  411018:	ldrb	w0, [x0]
  41101c:	cmp	w0, #0x3a
  411020:	b.ne	41102c <sqrt@plt+0xf67c>  // b.any
  411024:	mov	w0, #0x3a                  	// #58
  411028:	b	41197c <sqrt@plt+0xffcc>
  41102c:	mov	w0, #0x3f                  	// #63
  411030:	b	41197c <sqrt@plt+0xffcc>
  411034:	ldr	x0, [sp, #40]
  411038:	ldr	x19, [x0, #32]
  41103c:	ldr	x0, [sp, #40]
  411040:	ldr	x0, [x0, #32]
  411044:	bl	401660 <strlen@plt>
  411048:	add	x1, x19, x0
  41104c:	ldr	x0, [sp, #40]
  411050:	str	x1, [x0, #32]
  411054:	ldr	x0, [sp, #56]
  411058:	cmp	x0, #0x0
  41105c:	b.eq	41106c <sqrt@plt+0xf6bc>  // b.none
  411060:	ldr	x0, [sp, #56]
  411064:	ldr	w1, [sp, #160]
  411068:	str	w1, [x0]
  41106c:	ldr	x0, [sp, #176]
  411070:	ldr	x0, [x0, #16]
  411074:	cmp	x0, #0x0
  411078:	b.eq	411098 <sqrt@plt+0xf6e8>  // b.none
  41107c:	ldr	x0, [sp, #176]
  411080:	ldr	x0, [x0, #16]
  411084:	ldr	x1, [sp, #176]
  411088:	ldr	w1, [x1, #24]
  41108c:	str	w1, [x0]
  411090:	mov	w0, #0x0                   	// #0
  411094:	b	41197c <sqrt@plt+0xffcc>
  411098:	ldr	x0, [sp, #176]
  41109c:	ldr	w0, [x0, #24]
  4110a0:	b	41197c <sqrt@plt+0xffcc>
  4110a4:	ldr	w0, [sp, #88]
  4110a8:	cmp	w0, #0x0
  4110ac:	b.eq	4110fc <sqrt@plt+0xf74c>  // b.none
  4110b0:	ldr	x0, [sp, #40]
  4110b4:	ldr	w0, [x0]
  4110b8:	sxtw	x0, w0
  4110bc:	lsl	x0, x0, #3
  4110c0:	ldr	x1, [sp, #80]
  4110c4:	add	x0, x1, x0
  4110c8:	ldr	x0, [x0]
  4110cc:	add	x0, x0, #0x1
  4110d0:	ldrb	w0, [x0]
  4110d4:	cmp	w0, #0x2d
  4110d8:	b.eq	4110fc <sqrt@plt+0xf74c>  // b.none
  4110dc:	ldr	x0, [sp, #40]
  4110e0:	ldr	x0, [x0, #32]
  4110e4:	ldrb	w0, [x0]
  4110e8:	mov	w1, w0
  4110ec:	ldr	x0, [sp, #72]
  4110f0:	bl	4016e0 <strchr@plt>
  4110f4:	cmp	x0, #0x0
  4110f8:	b.ne	4111f8 <sqrt@plt+0xf848>  // b.any
  4110fc:	ldr	w0, [sp, #204]
  411100:	cmp	w0, #0x0
  411104:	b.eq	4111c4 <sqrt@plt+0xf814>  // b.none
  411108:	ldr	x0, [sp, #40]
  41110c:	ldr	w0, [x0]
  411110:	sxtw	x0, w0
  411114:	lsl	x0, x0, #3
  411118:	ldr	x1, [sp, #80]
  41111c:	add	x0, x1, x0
  411120:	ldr	x0, [x0]
  411124:	add	x0, x0, #0x1
  411128:	ldrb	w0, [x0]
  41112c:	cmp	w0, #0x2d
  411130:	b.ne	41116c <sqrt@plt+0xf7bc>  // b.any
  411134:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411138:	add	x0, x0, #0xed8
  41113c:	ldr	x4, [x0]
  411140:	ldr	x0, [sp, #80]
  411144:	ldr	x1, [x0]
  411148:	ldr	x0, [sp, #40]
  41114c:	ldr	x0, [x0, #32]
  411150:	mov	x3, x0
  411154:	mov	x2, x1
  411158:	adrp	x0, 417000 <_ZdlPvm@@Base+0x31ac>
  41115c:	add	x1, x0, #0x320
  411160:	mov	x0, x4
  411164:	bl	401670 <fprintf@plt>
  411168:	b	4111c4 <sqrt@plt+0xf814>
  41116c:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411170:	add	x0, x0, #0xed8
  411174:	ldr	x5, [x0]
  411178:	ldr	x0, [sp, #80]
  41117c:	ldr	x2, [x0]
  411180:	ldr	x0, [sp, #40]
  411184:	ldr	w0, [x0]
  411188:	sxtw	x0, w0
  41118c:	lsl	x0, x0, #3
  411190:	ldr	x1, [sp, #80]
  411194:	add	x0, x1, x0
  411198:	ldr	x0, [x0]
  41119c:	ldrb	w0, [x0]
  4111a0:	mov	w1, w0
  4111a4:	ldr	x0, [sp, #40]
  4111a8:	ldr	x0, [x0, #32]
  4111ac:	mov	x4, x0
  4111b0:	mov	w3, w1
  4111b4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x31ac>
  4111b8:	add	x1, x0, #0x340
  4111bc:	mov	x0, x5
  4111c0:	bl	401670 <fprintf@plt>
  4111c4:	ldr	x0, [sp, #40]
  4111c8:	adrp	x1, 417000 <_ZdlPvm@@Base+0x31ac>
  4111cc:	add	x1, x1, #0x360
  4111d0:	str	x1, [x0, #32]
  4111d4:	ldr	x0, [sp, #40]
  4111d8:	ldr	w0, [x0]
  4111dc:	add	w1, w0, #0x1
  4111e0:	ldr	x0, [sp, #40]
  4111e4:	str	w1, [x0]
  4111e8:	ldr	x0, [sp, #40]
  4111ec:	str	wzr, [x0, #8]
  4111f0:	mov	w0, #0x3f                  	// #63
  4111f4:	b	41197c <sqrt@plt+0xffcc>
  4111f8:	ldr	x0, [sp, #40]
  4111fc:	ldr	x0, [x0, #32]
  411200:	add	x2, x0, #0x1
  411204:	ldr	x1, [sp, #40]
  411208:	str	x2, [x1, #32]
  41120c:	ldrb	w0, [x0]
  411210:	strb	w0, [sp, #159]
  411214:	ldrb	w0, [sp, #159]
  411218:	mov	w1, w0
  41121c:	ldr	x0, [sp, #72]
  411220:	bl	4016e0 <strchr@plt>
  411224:	str	x0, [sp, #104]
  411228:	ldr	x0, [sp, #40]
  41122c:	ldr	x0, [x0, #32]
  411230:	ldrb	w0, [x0]
  411234:	cmp	w0, #0x0
  411238:	b.ne	411250 <sqrt@plt+0xf8a0>  // b.any
  41123c:	ldr	x0, [sp, #40]
  411240:	ldr	w0, [x0]
  411244:	add	w1, w0, #0x1
  411248:	ldr	x0, [sp, #40]
  41124c:	str	w1, [x0]
  411250:	ldr	x0, [sp, #104]
  411254:	cmp	x0, #0x0
  411258:	b.eq	411268 <sqrt@plt+0xf8b8>  // b.none
  41125c:	ldrb	w0, [sp, #159]
  411260:	cmp	w0, #0x3a
  411264:	b.ne	4112fc <sqrt@plt+0xf94c>  // b.any
  411268:	ldr	w0, [sp, #204]
  41126c:	cmp	w0, #0x0
  411270:	b.eq	4112e8 <sqrt@plt+0xf938>  // b.none
  411274:	ldr	x0, [sp, #40]
  411278:	ldr	w0, [x0, #44]
  41127c:	cmp	w0, #0x0
  411280:	b.eq	4112b8 <sqrt@plt+0xf908>  // b.none
  411284:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411288:	add	x0, x0, #0xed8
  41128c:	ldr	x4, [x0]
  411290:	ldr	x0, [sp, #80]
  411294:	ldr	x0, [x0]
  411298:	ldrb	w1, [sp, #159]
  41129c:	mov	w3, w1
  4112a0:	mov	x2, x0
  4112a4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x31ac>
  4112a8:	add	x1, x0, #0x368
  4112ac:	mov	x0, x4
  4112b0:	bl	401670 <fprintf@plt>
  4112b4:	b	4112e8 <sqrt@plt+0xf938>
  4112b8:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4112bc:	add	x0, x0, #0xed8
  4112c0:	ldr	x4, [x0]
  4112c4:	ldr	x0, [sp, #80]
  4112c8:	ldr	x0, [x0]
  4112cc:	ldrb	w1, [sp, #159]
  4112d0:	mov	w3, w1
  4112d4:	mov	x2, x0
  4112d8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x31ac>
  4112dc:	add	x1, x0, #0x388
  4112e0:	mov	x0, x4
  4112e4:	bl	401670 <fprintf@plt>
  4112e8:	ldrb	w1, [sp, #159]
  4112ec:	ldr	x0, [sp, #40]
  4112f0:	str	w1, [x0, #8]
  4112f4:	mov	w0, #0x3f                  	// #63
  4112f8:	b	41197c <sqrt@plt+0xffcc>
  4112fc:	ldr	x0, [sp, #104]
  411300:	ldrb	w0, [x0]
  411304:	cmp	w0, #0x57
  411308:	b.ne	411808 <sqrt@plt+0xfe58>  // b.any
  41130c:	ldr	x0, [sp, #104]
  411310:	add	x0, x0, #0x1
  411314:	ldrb	w0, [x0]
  411318:	cmp	w0, #0x3b
  41131c:	b.ne	411808 <sqrt@plt+0xfe58>  // b.any
  411320:	str	xzr, [sp, #128]
  411324:	str	wzr, [sp, #124]
  411328:	str	wzr, [sp, #120]
  41132c:	str	wzr, [sp, #116]
  411330:	ldr	x0, [sp, #40]
  411334:	ldr	x0, [x0, #32]
  411338:	ldrb	w0, [x0]
  41133c:	cmp	w0, #0x0
  411340:	b.eq	41136c <sqrt@plt+0xf9bc>  // b.none
  411344:	ldr	x0, [sp, #40]
  411348:	ldr	x1, [x0, #32]
  41134c:	ldr	x0, [sp, #40]
  411350:	str	x1, [x0, #16]
  411354:	ldr	x0, [sp, #40]
  411358:	ldr	w0, [x0]
  41135c:	add	w1, w0, #0x1
  411360:	ldr	x0, [sp, #40]
  411364:	str	w1, [x0]
  411368:	b	411424 <sqrt@plt+0xfa74>
  41136c:	ldr	x0, [sp, #40]
  411370:	ldr	w0, [x0]
  411374:	ldr	w1, [sp, #92]
  411378:	cmp	w1, w0
  41137c:	b.ne	4113f4 <sqrt@plt+0xfa44>  // b.any
  411380:	ldr	w0, [sp, #204]
  411384:	cmp	w0, #0x0
  411388:	b.eq	4113bc <sqrt@plt+0xfa0c>  // b.none
  41138c:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411390:	add	x0, x0, #0xed8
  411394:	ldr	x4, [x0]
  411398:	ldr	x0, [sp, #80]
  41139c:	ldr	x0, [x0]
  4113a0:	ldrb	w1, [sp, #159]
  4113a4:	mov	w3, w1
  4113a8:	mov	x2, x0
  4113ac:	adrp	x0, 417000 <_ZdlPvm@@Base+0x31ac>
  4113b0:	add	x1, x0, #0x3a8
  4113b4:	mov	x0, x4
  4113b8:	bl	401670 <fprintf@plt>
  4113bc:	ldrb	w1, [sp, #159]
  4113c0:	ldr	x0, [sp, #40]
  4113c4:	str	w1, [x0, #8]
  4113c8:	ldr	x0, [sp, #72]
  4113cc:	ldrb	w0, [x0]
  4113d0:	cmp	w0, #0x3a
  4113d4:	b.ne	4113e4 <sqrt@plt+0xfa34>  // b.any
  4113d8:	mov	w0, #0x3a                  	// #58
  4113dc:	strb	w0, [sp, #159]
  4113e0:	b	4113ec <sqrt@plt+0xfa3c>
  4113e4:	mov	w0, #0x3f                  	// #63
  4113e8:	strb	w0, [sp, #159]
  4113ec:	ldrb	w0, [sp, #159]
  4113f0:	b	41197c <sqrt@plt+0xffcc>
  4113f4:	ldr	x0, [sp, #40]
  4113f8:	ldr	w0, [x0]
  4113fc:	add	w2, w0, #0x1
  411400:	ldr	x1, [sp, #40]
  411404:	str	w2, [x1]
  411408:	sxtw	x0, w0
  41140c:	lsl	x0, x0, #3
  411410:	ldr	x1, [sp, #80]
  411414:	add	x0, x1, x0
  411418:	ldr	x1, [x0]
  41141c:	ldr	x0, [sp, #40]
  411420:	str	x1, [x0, #16]
  411424:	ldr	x0, [sp, #40]
  411428:	ldr	x0, [x0, #16]
  41142c:	str	x0, [sp, #144]
  411430:	ldr	x0, [sp, #40]
  411434:	ldr	x1, [sp, #144]
  411438:	str	x1, [x0, #32]
  41143c:	b	41144c <sqrt@plt+0xfa9c>
  411440:	ldr	x0, [sp, #144]
  411444:	add	x0, x0, #0x1
  411448:	str	x0, [sp, #144]
  41144c:	ldr	x0, [sp, #144]
  411450:	ldrb	w0, [x0]
  411454:	cmp	w0, #0x0
  411458:	b.eq	41146c <sqrt@plt+0xfabc>  // b.none
  41145c:	ldr	x0, [sp, #144]
  411460:	ldrb	w0, [x0]
  411464:	cmp	w0, #0x3d
  411468:	b.ne	411440 <sqrt@plt+0xfa90>  // b.any
  41146c:	ldr	x0, [sp, #64]
  411470:	str	x0, [sp, #136]
  411474:	str	wzr, [sp, #112]
  411478:	b	411538 <sqrt@plt+0xfb88>
  41147c:	ldr	x0, [sp, #136]
  411480:	ldr	x3, [x0]
  411484:	ldr	x0, [sp, #40]
  411488:	ldr	x4, [x0, #32]
  41148c:	ldr	x0, [sp, #40]
  411490:	ldr	x0, [x0, #32]
  411494:	ldr	x1, [sp, #144]
  411498:	sub	x0, x1, x0
  41149c:	mov	x2, x0
  4114a0:	mov	x1, x4
  4114a4:	mov	x0, x3
  4114a8:	bl	401790 <strncmp@plt>
  4114ac:	cmp	w0, #0x0
  4114b0:	b.ne	411520 <sqrt@plt+0xfb70>  // b.any
  4114b4:	ldr	x0, [sp, #40]
  4114b8:	ldr	x0, [x0, #32]
  4114bc:	ldr	x1, [sp, #144]
  4114c0:	sub	x0, x1, x0
  4114c4:	mov	w19, w0
  4114c8:	ldr	x0, [sp, #136]
  4114cc:	ldr	x0, [x0]
  4114d0:	bl	401660 <strlen@plt>
  4114d4:	cmp	x19, x0
  4114d8:	b.ne	4114f8 <sqrt@plt+0xfb48>  // b.any
  4114dc:	ldr	x0, [sp, #136]
  4114e0:	str	x0, [sp, #128]
  4114e4:	ldr	w0, [sp, #112]
  4114e8:	str	w0, [sp, #116]
  4114ec:	mov	w0, #0x1                   	// #1
  4114f0:	str	w0, [sp, #124]
  4114f4:	b	411548 <sqrt@plt+0xfb98>
  4114f8:	ldr	x0, [sp, #128]
  4114fc:	cmp	x0, #0x0
  411500:	b.ne	411518 <sqrt@plt+0xfb68>  // b.any
  411504:	ldr	x0, [sp, #136]
  411508:	str	x0, [sp, #128]
  41150c:	ldr	w0, [sp, #112]
  411510:	str	w0, [sp, #116]
  411514:	b	411520 <sqrt@plt+0xfb70>
  411518:	mov	w0, #0x1                   	// #1
  41151c:	str	w0, [sp, #120]
  411520:	ldr	x0, [sp, #136]
  411524:	add	x0, x0, #0x20
  411528:	str	x0, [sp, #136]
  41152c:	ldr	w0, [sp, #112]
  411530:	add	w0, w0, #0x1
  411534:	str	w0, [sp, #112]
  411538:	ldr	x0, [sp, #136]
  41153c:	ldr	x0, [x0]
  411540:	cmp	x0, #0x0
  411544:	b.ne	41147c <sqrt@plt+0xfacc>  // b.any
  411548:	ldr	w0, [sp, #120]
  41154c:	cmp	w0, #0x0
  411550:	b.eq	4115ec <sqrt@plt+0xfc3c>  // b.none
  411554:	ldr	w0, [sp, #124]
  411558:	cmp	w0, #0x0
  41155c:	b.ne	4115ec <sqrt@plt+0xfc3c>  // b.any
  411560:	ldr	w0, [sp, #204]
  411564:	cmp	w0, #0x0
  411568:	b.eq	4115b0 <sqrt@plt+0xfc00>  // b.none
  41156c:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411570:	add	x0, x0, #0xed8
  411574:	ldr	x4, [x0]
  411578:	ldr	x0, [sp, #80]
  41157c:	ldr	x2, [x0]
  411580:	ldr	x0, [sp, #40]
  411584:	ldr	w0, [x0]
  411588:	sxtw	x0, w0
  41158c:	lsl	x0, x0, #3
  411590:	ldr	x1, [sp, #80]
  411594:	add	x0, x1, x0
  411598:	ldr	x0, [x0]
  41159c:	mov	x3, x0
  4115a0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x31ac>
  4115a4:	add	x1, x0, #0x3d0
  4115a8:	mov	x0, x4
  4115ac:	bl	401670 <fprintf@plt>
  4115b0:	ldr	x0, [sp, #40]
  4115b4:	ldr	x19, [x0, #32]
  4115b8:	ldr	x0, [sp, #40]
  4115bc:	ldr	x0, [x0, #32]
  4115c0:	bl	401660 <strlen@plt>
  4115c4:	add	x1, x19, x0
  4115c8:	ldr	x0, [sp, #40]
  4115cc:	str	x1, [x0, #32]
  4115d0:	ldr	x0, [sp, #40]
  4115d4:	ldr	w0, [x0]
  4115d8:	add	w1, w0, #0x1
  4115dc:	ldr	x0, [sp, #40]
  4115e0:	str	w1, [x0]
  4115e4:	mov	w0, #0x3f                  	// #63
  4115e8:	b	41197c <sqrt@plt+0xffcc>
  4115ec:	ldr	x0, [sp, #128]
  4115f0:	cmp	x0, #0x0
  4115f4:	b.eq	4117f8 <sqrt@plt+0xfe48>  // b.none
  4115f8:	ldr	w0, [sp, #116]
  4115fc:	str	w0, [sp, #112]
  411600:	ldr	x0, [sp, #144]
  411604:	ldrb	w0, [x0]
  411608:	cmp	w0, #0x0
  41160c:	b.eq	41169c <sqrt@plt+0xfcec>  // b.none
  411610:	ldr	x0, [sp, #128]
  411614:	ldr	w0, [x0, #8]
  411618:	cmp	w0, #0x0
  41161c:	b.eq	411634 <sqrt@plt+0xfc84>  // b.none
  411620:	ldr	x0, [sp, #144]
  411624:	add	x1, x0, #0x1
  411628:	ldr	x0, [sp, #40]
  41162c:	str	x1, [x0, #16]
  411630:	b	411788 <sqrt@plt+0xfdd8>
  411634:	ldr	w0, [sp, #204]
  411638:	cmp	w0, #0x0
  41163c:	b.eq	411674 <sqrt@plt+0xfcc4>  // b.none
  411640:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411644:	add	x0, x0, #0xed8
  411648:	ldr	x4, [x0]
  41164c:	ldr	x0, [sp, #80]
  411650:	ldr	x1, [x0]
  411654:	ldr	x0, [sp, #128]
  411658:	ldr	x0, [x0]
  41165c:	mov	x3, x0
  411660:	mov	x2, x1
  411664:	adrp	x0, 417000 <_ZdlPvm@@Base+0x31ac>
  411668:	add	x1, x0, #0x3f8
  41166c:	mov	x0, x4
  411670:	bl	401670 <fprintf@plt>
  411674:	ldr	x0, [sp, #40]
  411678:	ldr	x19, [x0, #32]
  41167c:	ldr	x0, [sp, #40]
  411680:	ldr	x0, [x0, #32]
  411684:	bl	401660 <strlen@plt>
  411688:	add	x1, x19, x0
  41168c:	ldr	x0, [sp, #40]
  411690:	str	x1, [x0, #32]
  411694:	mov	w0, #0x3f                  	// #63
  411698:	b	41197c <sqrt@plt+0xffcc>
  41169c:	ldr	x0, [sp, #128]
  4116a0:	ldr	w0, [x0, #8]
  4116a4:	cmp	w0, #0x1
  4116a8:	b.ne	411788 <sqrt@plt+0xfdd8>  // b.any
  4116ac:	ldr	x0, [sp, #40]
  4116b0:	ldr	w0, [x0]
  4116b4:	ldr	w1, [sp, #92]
  4116b8:	cmp	w1, w0
  4116bc:	b.le	4116f4 <sqrt@plt+0xfd44>
  4116c0:	ldr	x0, [sp, #40]
  4116c4:	ldr	w0, [x0]
  4116c8:	add	w2, w0, #0x1
  4116cc:	ldr	x1, [sp, #40]
  4116d0:	str	w2, [x1]
  4116d4:	sxtw	x0, w0
  4116d8:	lsl	x0, x0, #3
  4116dc:	ldr	x1, [sp, #80]
  4116e0:	add	x0, x1, x0
  4116e4:	ldr	x1, [x0]
  4116e8:	ldr	x0, [sp, #40]
  4116ec:	str	x1, [x0, #16]
  4116f0:	b	411788 <sqrt@plt+0xfdd8>
  4116f4:	ldr	w0, [sp, #204]
  4116f8:	cmp	w0, #0x0
  4116fc:	b.eq	411748 <sqrt@plt+0xfd98>  // b.none
  411700:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411704:	add	x0, x0, #0xed8
  411708:	ldr	x4, [x0]
  41170c:	ldr	x0, [sp, #80]
  411710:	ldr	x2, [x0]
  411714:	ldr	x0, [sp, #40]
  411718:	ldr	w0, [x0]
  41171c:	sxtw	x0, w0
  411720:	lsl	x0, x0, #3
  411724:	sub	x0, x0, #0x8
  411728:	ldr	x1, [sp, #80]
  41172c:	add	x0, x1, x0
  411730:	ldr	x0, [x0]
  411734:	mov	x3, x0
  411738:	adrp	x0, 417000 <_ZdlPvm@@Base+0x31ac>
  41173c:	add	x1, x0, #0x2f8
  411740:	mov	x0, x4
  411744:	bl	401670 <fprintf@plt>
  411748:	ldr	x0, [sp, #40]
  41174c:	ldr	x19, [x0, #32]
  411750:	ldr	x0, [sp, #40]
  411754:	ldr	x0, [x0, #32]
  411758:	bl	401660 <strlen@plt>
  41175c:	add	x1, x19, x0
  411760:	ldr	x0, [sp, #40]
  411764:	str	x1, [x0, #32]
  411768:	ldr	x0, [sp, #72]
  41176c:	ldrb	w0, [x0]
  411770:	cmp	w0, #0x3a
  411774:	b.ne	411780 <sqrt@plt+0xfdd0>  // b.any
  411778:	mov	w0, #0x3a                  	// #58
  41177c:	b	41197c <sqrt@plt+0xffcc>
  411780:	mov	w0, #0x3f                  	// #63
  411784:	b	41197c <sqrt@plt+0xffcc>
  411788:	ldr	x0, [sp, #40]
  41178c:	ldr	x19, [x0, #32]
  411790:	ldr	x0, [sp, #40]
  411794:	ldr	x0, [x0, #32]
  411798:	bl	401660 <strlen@plt>
  41179c:	add	x1, x19, x0
  4117a0:	ldr	x0, [sp, #40]
  4117a4:	str	x1, [x0, #32]
  4117a8:	ldr	x0, [sp, #56]
  4117ac:	cmp	x0, #0x0
  4117b0:	b.eq	4117c0 <sqrt@plt+0xfe10>  // b.none
  4117b4:	ldr	x0, [sp, #56]
  4117b8:	ldr	w1, [sp, #112]
  4117bc:	str	w1, [x0]
  4117c0:	ldr	x0, [sp, #128]
  4117c4:	ldr	x0, [x0, #16]
  4117c8:	cmp	x0, #0x0
  4117cc:	b.eq	4117ec <sqrt@plt+0xfe3c>  // b.none
  4117d0:	ldr	x0, [sp, #128]
  4117d4:	ldr	x0, [x0, #16]
  4117d8:	ldr	x1, [sp, #128]
  4117dc:	ldr	w1, [x1, #24]
  4117e0:	str	w1, [x0]
  4117e4:	mov	w0, #0x0                   	// #0
  4117e8:	b	41197c <sqrt@plt+0xffcc>
  4117ec:	ldr	x0, [sp, #128]
  4117f0:	ldr	w0, [x0, #24]
  4117f4:	b	41197c <sqrt@plt+0xffcc>
  4117f8:	ldr	x0, [sp, #40]
  4117fc:	str	xzr, [x0, #32]
  411800:	mov	w0, #0x57                  	// #87
  411804:	b	41197c <sqrt@plt+0xffcc>
  411808:	ldr	x0, [sp, #104]
  41180c:	add	x0, x0, #0x1
  411810:	ldrb	w0, [x0]
  411814:	cmp	w0, #0x3a
  411818:	b.ne	411978 <sqrt@plt+0xffc8>  // b.any
  41181c:	ldr	x0, [sp, #104]
  411820:	add	x0, x0, #0x2
  411824:	ldrb	w0, [x0]
  411828:	cmp	w0, #0x3a
  41182c:	b.ne	411880 <sqrt@plt+0xfed0>  // b.any
  411830:	ldr	x0, [sp, #40]
  411834:	ldr	x0, [x0, #32]
  411838:	ldrb	w0, [x0]
  41183c:	cmp	w0, #0x0
  411840:	b.eq	41186c <sqrt@plt+0xfebc>  // b.none
  411844:	ldr	x0, [sp, #40]
  411848:	ldr	x1, [x0, #32]
  41184c:	ldr	x0, [sp, #40]
  411850:	str	x1, [x0, #16]
  411854:	ldr	x0, [sp, #40]
  411858:	ldr	w0, [x0]
  41185c:	add	w1, w0, #0x1
  411860:	ldr	x0, [sp, #40]
  411864:	str	w1, [x0]
  411868:	b	411874 <sqrt@plt+0xfec4>
  41186c:	ldr	x0, [sp, #40]
  411870:	str	xzr, [x0, #16]
  411874:	ldr	x0, [sp, #40]
  411878:	str	xzr, [x0, #32]
  41187c:	b	411978 <sqrt@plt+0xffc8>
  411880:	ldr	x0, [sp, #40]
  411884:	ldr	x0, [x0, #32]
  411888:	ldrb	w0, [x0]
  41188c:	cmp	w0, #0x0
  411890:	b.eq	4118bc <sqrt@plt+0xff0c>  // b.none
  411894:	ldr	x0, [sp, #40]
  411898:	ldr	x1, [x0, #32]
  41189c:	ldr	x0, [sp, #40]
  4118a0:	str	x1, [x0, #16]
  4118a4:	ldr	x0, [sp, #40]
  4118a8:	ldr	w0, [x0]
  4118ac:	add	w1, w0, #0x1
  4118b0:	ldr	x0, [sp, #40]
  4118b4:	str	w1, [x0]
  4118b8:	b	411970 <sqrt@plt+0xffc0>
  4118bc:	ldr	x0, [sp, #40]
  4118c0:	ldr	w0, [x0]
  4118c4:	ldr	w1, [sp, #92]
  4118c8:	cmp	w1, w0
  4118cc:	b.ne	411940 <sqrt@plt+0xff90>  // b.any
  4118d0:	ldr	w0, [sp, #204]
  4118d4:	cmp	w0, #0x0
  4118d8:	b.eq	41190c <sqrt@plt+0xff5c>  // b.none
  4118dc:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4118e0:	add	x0, x0, #0xed8
  4118e4:	ldr	x4, [x0]
  4118e8:	ldr	x0, [sp, #80]
  4118ec:	ldr	x0, [x0]
  4118f0:	ldrb	w1, [sp, #159]
  4118f4:	mov	w3, w1
  4118f8:	mov	x2, x0
  4118fc:	adrp	x0, 417000 <_ZdlPvm@@Base+0x31ac>
  411900:	add	x1, x0, #0x3a8
  411904:	mov	x0, x4
  411908:	bl	401670 <fprintf@plt>
  41190c:	ldrb	w1, [sp, #159]
  411910:	ldr	x0, [sp, #40]
  411914:	str	w1, [x0, #8]
  411918:	ldr	x0, [sp, #72]
  41191c:	ldrb	w0, [x0]
  411920:	cmp	w0, #0x3a
  411924:	b.ne	411934 <sqrt@plt+0xff84>  // b.any
  411928:	mov	w0, #0x3a                  	// #58
  41192c:	strb	w0, [sp, #159]
  411930:	b	411970 <sqrt@plt+0xffc0>
  411934:	mov	w0, #0x3f                  	// #63
  411938:	strb	w0, [sp, #159]
  41193c:	b	411970 <sqrt@plt+0xffc0>
  411940:	ldr	x0, [sp, #40]
  411944:	ldr	w0, [x0]
  411948:	add	w2, w0, #0x1
  41194c:	ldr	x1, [sp, #40]
  411950:	str	w2, [x1]
  411954:	sxtw	x0, w0
  411958:	lsl	x0, x0, #3
  41195c:	ldr	x1, [sp, #80]
  411960:	add	x0, x1, x0
  411964:	ldr	x1, [x0]
  411968:	ldr	x0, [sp, #40]
  41196c:	str	x1, [x0, #16]
  411970:	ldr	x0, [sp, #40]
  411974:	str	xzr, [x0, #32]
  411978:	ldrb	w0, [sp, #159]
  41197c:	ldr	x19, [sp, #16]
  411980:	ldp	x29, x30, [sp], #208
  411984:	ret
  411988:	stp	x29, x30, [sp, #-80]!
  41198c:	mov	x29, sp
  411990:	str	w0, [sp, #60]
  411994:	str	x1, [sp, #48]
  411998:	str	x2, [sp, #40]
  41199c:	str	x3, [sp, #32]
  4119a0:	str	x4, [sp, #24]
  4119a4:	str	w5, [sp, #56]
  4119a8:	str	w6, [sp, #20]
  4119ac:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4119b0:	add	x0, x0, #0x2a4
  4119b4:	ldr	w1, [x0]
  4119b8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4119bc:	add	x0, x0, #0xb18
  4119c0:	str	w1, [x0]
  4119c4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4119c8:	add	x0, x0, #0x2a8
  4119cc:	ldr	w1, [x0]
  4119d0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4119d4:	add	x0, x0, #0xb18
  4119d8:	str	w1, [x0, #4]
  4119dc:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4119e0:	add	x7, x0, #0xb18
  4119e4:	ldr	w6, [sp, #20]
  4119e8:	ldr	w5, [sp, #56]
  4119ec:	ldr	x4, [sp, #24]
  4119f0:	ldr	x3, [sp, #32]
  4119f4:	ldr	x2, [sp, #40]
  4119f8:	ldr	x1, [sp, #48]
  4119fc:	ldr	w0, [sp, #60]
  411a00:	bl	410680 <sqrt@plt+0xecd0>
  411a04:	str	w0, [sp, #76]
  411a08:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  411a0c:	add	x0, x0, #0xb18
  411a10:	ldr	w1, [x0]
  411a14:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411a18:	add	x0, x0, #0x2a4
  411a1c:	str	w1, [x0]
  411a20:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  411a24:	add	x0, x0, #0xb18
  411a28:	ldr	x1, [x0, #16]
  411a2c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  411a30:	add	x0, x0, #0xff0
  411a34:	str	x1, [x0]
  411a38:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  411a3c:	add	x0, x0, #0xb18
  411a40:	ldr	w1, [x0, #8]
  411a44:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411a48:	add	x0, x0, #0x2ac
  411a4c:	str	w1, [x0]
  411a50:	ldr	w0, [sp, #76]
  411a54:	ldp	x29, x30, [sp], #80
  411a58:	ret
  411a5c:	stp	x29, x30, [sp, #-48]!
  411a60:	mov	x29, sp
  411a64:	str	w0, [sp, #44]
  411a68:	str	x1, [sp, #32]
  411a6c:	str	x2, [sp, #24]
  411a70:	mov	w6, #0x1                   	// #1
  411a74:	mov	w5, #0x0                   	// #0
  411a78:	mov	x4, #0x0                   	// #0
  411a7c:	mov	x3, #0x0                   	// #0
  411a80:	ldr	x2, [sp, #24]
  411a84:	ldr	x1, [sp, #32]
  411a88:	ldr	w0, [sp, #44]
  411a8c:	bl	411988 <sqrt@plt+0xffd8>
  411a90:	ldp	x29, x30, [sp], #48
  411a94:	ret
  411a98:	stp	x29, x30, [sp, #-64]!
  411a9c:	mov	x29, sp
  411aa0:	str	w0, [sp, #60]
  411aa4:	str	x1, [sp, #48]
  411aa8:	str	x2, [sp, #40]
  411aac:	str	x3, [sp, #32]
  411ab0:	str	x4, [sp, #24]
  411ab4:	mov	w6, #0x0                   	// #0
  411ab8:	mov	w5, #0x0                   	// #0
  411abc:	ldr	x4, [sp, #24]
  411ac0:	ldr	x3, [sp, #32]
  411ac4:	ldr	x2, [sp, #40]
  411ac8:	ldr	x1, [sp, #48]
  411acc:	ldr	w0, [sp, #60]
  411ad0:	bl	411988 <sqrt@plt+0xffd8>
  411ad4:	ldp	x29, x30, [sp], #64
  411ad8:	ret
  411adc:	stp	x29, x30, [sp, #-64]!
  411ae0:	mov	x29, sp
  411ae4:	str	w0, [sp, #60]
  411ae8:	str	x1, [sp, #48]
  411aec:	str	x2, [sp, #40]
  411af0:	str	x3, [sp, #32]
  411af4:	str	x4, [sp, #24]
  411af8:	str	x5, [sp, #16]
  411afc:	ldr	x7, [sp, #16]
  411b00:	mov	w6, #0x0                   	// #0
  411b04:	mov	w5, #0x0                   	// #0
  411b08:	ldr	x4, [sp, #24]
  411b0c:	ldr	x3, [sp, #32]
  411b10:	ldr	x2, [sp, #40]
  411b14:	ldr	x1, [sp, #48]
  411b18:	ldr	w0, [sp, #60]
  411b1c:	bl	410680 <sqrt@plt+0xecd0>
  411b20:	ldp	x29, x30, [sp], #64
  411b24:	ret
  411b28:	stp	x29, x30, [sp, #-64]!
  411b2c:	mov	x29, sp
  411b30:	str	w0, [sp, #60]
  411b34:	str	x1, [sp, #48]
  411b38:	str	x2, [sp, #40]
  411b3c:	str	x3, [sp, #32]
  411b40:	str	x4, [sp, #24]
  411b44:	mov	w6, #0x0                   	// #0
  411b48:	mov	w5, #0x1                   	// #1
  411b4c:	ldr	x4, [sp, #24]
  411b50:	ldr	x3, [sp, #32]
  411b54:	ldr	x2, [sp, #40]
  411b58:	ldr	x1, [sp, #48]
  411b5c:	ldr	w0, [sp, #60]
  411b60:	bl	411988 <sqrt@plt+0xffd8>
  411b64:	ldp	x29, x30, [sp], #64
  411b68:	ret
  411b6c:	stp	x29, x30, [sp, #-64]!
  411b70:	mov	x29, sp
  411b74:	str	w0, [sp, #60]
  411b78:	str	x1, [sp, #48]
  411b7c:	str	x2, [sp, #40]
  411b80:	str	x3, [sp, #32]
  411b84:	str	x4, [sp, #24]
  411b88:	str	x5, [sp, #16]
  411b8c:	ldr	x7, [sp, #16]
  411b90:	mov	w6, #0x0                   	// #0
  411b94:	mov	w5, #0x1                   	// #1
  411b98:	ldr	x4, [sp, #24]
  411b9c:	ldr	x3, [sp, #32]
  411ba0:	ldr	x2, [sp, #40]
  411ba4:	ldr	x1, [sp, #48]
  411ba8:	ldr	w0, [sp, #60]
  411bac:	bl	410680 <sqrt@plt+0xecd0>
  411bb0:	ldp	x29, x30, [sp], #64
  411bb4:	ret
  411bb8:	sub	sp, sp, #0x10
  411bbc:	str	x0, [sp, #8]
  411bc0:	ldr	x0, [sp, #8]
  411bc4:	str	xzr, [x0]
  411bc8:	ldr	x0, [sp, #8]
  411bcc:	str	xzr, [x0, #8]
  411bd0:	nop
  411bd4:	add	sp, sp, #0x10
  411bd8:	ret
  411bdc:	stp	x29, x30, [sp, #-64]!
  411be0:	mov	x29, sp
  411be4:	stp	x19, x20, [sp, #16]
  411be8:	str	x21, [sp, #32]
  411bec:	str	x0, [sp, #56]
  411bf0:	ldr	x0, [sp, #56]
  411bf4:	mov	w1, #0x11                  	// #17
  411bf8:	str	w1, [x0, #8]
  411bfc:	mov	x19, #0x11                  	// #17
  411c00:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  411c04:	cmp	x19, x0
  411c08:	b.hi	411c28 <sqrt@plt+0x10278>  // b.pmore
  411c0c:	lsl	x0, x19, #4
  411c10:	bl	401610 <_Znam@plt>
  411c14:	mov	x21, x0
  411c18:	mov	x20, x21
  411c1c:	sub	x0, x19, #0x1
  411c20:	mov	x19, x0
  411c24:	b	411c2c <sqrt@plt+0x1027c>
  411c28:	bl	401860 <__cxa_throw_bad_array_new_length@plt>
  411c2c:	cmp	x19, #0x0
  411c30:	b.lt	411c48 <sqrt@plt+0x10298>  // b.tstop
  411c34:	mov	x0, x20
  411c38:	bl	411bb8 <sqrt@plt+0x10208>
  411c3c:	add	x20, x20, #0x10
  411c40:	sub	x19, x19, #0x1
  411c44:	b	411c2c <sqrt@plt+0x1027c>
  411c48:	ldr	x0, [sp, #56]
  411c4c:	str	x21, [x0]
  411c50:	ldr	x0, [sp, #56]
  411c54:	str	wzr, [x0, #12]
  411c58:	nop
  411c5c:	ldp	x19, x20, [sp, #16]
  411c60:	ldr	x21, [sp, #32]
  411c64:	ldp	x29, x30, [sp], #64
  411c68:	ret
  411c6c:	stp	x29, x30, [sp, #-48]!
  411c70:	mov	x29, sp
  411c74:	str	x0, [sp, #24]
  411c78:	str	wzr, [sp, #44]
  411c7c:	ldr	x0, [sp, #24]
  411c80:	ldr	w0, [x0, #8]
  411c84:	ldr	w1, [sp, #44]
  411c88:	cmp	w1, w0
  411c8c:	b.cs	411cbc <sqrt@plt+0x1030c>  // b.hs, b.nlast
  411c90:	ldr	x0, [sp, #24]
  411c94:	ldr	x1, [x0]
  411c98:	ldr	w0, [sp, #44]
  411c9c:	lsl	x0, x0, #4
  411ca0:	add	x0, x1, x0
  411ca4:	ldr	x0, [x0]
  411ca8:	bl	4016d0 <free@plt>
  411cac:	ldr	w0, [sp, #44]
  411cb0:	add	w0, w0, #0x1
  411cb4:	str	w0, [sp, #44]
  411cb8:	b	411c7c <sqrt@plt+0x102cc>
  411cbc:	ldr	x0, [sp, #24]
  411cc0:	ldr	x0, [x0]
  411cc4:	cmp	x0, #0x0
  411cc8:	b.eq	411cd8 <sqrt@plt+0x10328>  // b.none
  411ccc:	ldr	x0, [sp, #24]
  411cd0:	ldr	x0, [x0]
  411cd4:	bl	401820 <_ZdaPv@plt>
  411cd8:	nop
  411cdc:	ldp	x29, x30, [sp], #48
  411ce0:	ret
  411ce4:	stp	x29, x30, [sp, #-128]!
  411ce8:	mov	x29, sp
  411cec:	stp	x19, x20, [sp, #16]
  411cf0:	str	x21, [sp, #32]
  411cf4:	str	x0, [sp, #72]
  411cf8:	str	x1, [sp, #64]
  411cfc:	str	x2, [sp, #56]
  411d00:	ldr	x0, [sp, #64]
  411d04:	cmp	x0, #0x0
  411d08:	cset	w0, ne  // ne = any
  411d0c:	and	w0, w0, #0xff
  411d10:	mov	w3, w0
  411d14:	adrp	x0, 417000 <_ZdlPvm@@Base+0x31ac>
  411d18:	add	x2, x0, #0x430
  411d1c:	mov	w1, #0x1f                  	// #31
  411d20:	mov	w0, w3
  411d24:	bl	404d20 <sqrt@plt+0x3370>
  411d28:	ldr	x0, [sp, #64]
  411d2c:	bl	414294 <_ZdlPvm@@Base+0x440>
  411d30:	str	x0, [sp, #104]
  411d34:	ldr	x0, [sp, #72]
  411d38:	ldr	w0, [x0, #8]
  411d3c:	mov	w1, w0
  411d40:	ldr	x0, [sp, #104]
  411d44:	udiv	x2, x0, x1
  411d48:	mul	x1, x2, x1
  411d4c:	sub	x0, x0, x1
  411d50:	str	w0, [sp, #124]
  411d54:	ldr	x0, [sp, #72]
  411d58:	ldr	x1, [x0]
  411d5c:	ldr	w0, [sp, #124]
  411d60:	lsl	x0, x0, #4
  411d64:	add	x0, x1, x0
  411d68:	ldr	x0, [x0]
  411d6c:	cmp	x0, #0x0
  411d70:	b.eq	411e00 <sqrt@plt+0x10450>  // b.none
  411d74:	ldr	x0, [sp, #72]
  411d78:	ldr	x1, [x0]
  411d7c:	ldr	w0, [sp, #124]
  411d80:	lsl	x0, x0, #4
  411d84:	add	x0, x1, x0
  411d88:	ldr	x0, [x0]
  411d8c:	ldr	x1, [sp, #64]
  411d90:	bl	401870 <strcmp@plt>
  411d94:	cmp	w0, #0x0
  411d98:	b.ne	411dd4 <sqrt@plt+0x10424>  // b.any
  411d9c:	ldr	x0, [sp, #72]
  411da0:	ldr	x1, [x0]
  411da4:	ldr	w0, [sp, #124]
  411da8:	lsl	x0, x0, #4
  411dac:	add	x0, x1, x0
  411db0:	ldr	x1, [sp, #56]
  411db4:	str	x1, [x0, #8]
  411db8:	ldr	x0, [sp, #72]
  411dbc:	ldr	x1, [x0]
  411dc0:	ldr	w0, [sp, #124]
  411dc4:	lsl	x0, x0, #4
  411dc8:	add	x0, x1, x0
  411dcc:	ldr	x0, [x0]
  411dd0:	b	412100 <sqrt@plt+0x10750>
  411dd4:	ldr	w0, [sp, #124]
  411dd8:	cmp	w0, #0x0
  411ddc:	b.ne	411df0 <sqrt@plt+0x10440>  // b.any
  411de0:	ldr	x0, [sp, #72]
  411de4:	ldr	w0, [x0, #8]
  411de8:	sub	w0, w0, #0x1
  411dec:	b	411df8 <sqrt@plt+0x10448>
  411df0:	ldr	w0, [sp, #124]
  411df4:	sub	w0, w0, #0x1
  411df8:	str	w0, [sp, #124]
  411dfc:	b	411d54 <sqrt@plt+0x103a4>
  411e00:	ldr	x0, [sp, #56]
  411e04:	cmp	x0, #0x0
  411e08:	b.ne	411e14 <sqrt@plt+0x10464>  // b.any
  411e0c:	mov	x0, #0x0                   	// #0
  411e10:	b	412100 <sqrt@plt+0x10750>
  411e14:	ldr	x0, [sp, #72]
  411e18:	ldr	w0, [x0, #12]
  411e1c:	lsl	w1, w0, #2
  411e20:	ldr	x0, [sp, #72]
  411e24:	ldr	w0, [x0, #8]
  411e28:	cmp	w1, w0
  411e2c:	b.cc	412090 <sqrt@plt+0x106e0>  // b.lo, b.ul, b.last
  411e30:	ldr	x0, [sp, #72]
  411e34:	ldr	x0, [x0]
  411e38:	str	x0, [sp, #96]
  411e3c:	ldr	x0, [sp, #72]
  411e40:	ldr	w0, [x0, #8]
  411e44:	str	w0, [sp, #92]
  411e48:	ldr	x0, [sp, #72]
  411e4c:	ldr	w0, [x0, #8]
  411e50:	bl	414360 <_ZdlPvm@@Base+0x50c>
  411e54:	mov	w1, w0
  411e58:	ldr	x0, [sp, #72]
  411e5c:	str	w1, [x0, #8]
  411e60:	ldr	x0, [sp, #72]
  411e64:	ldr	w0, [x0, #8]
  411e68:	mov	w19, w0
  411e6c:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  411e70:	cmp	x19, x0
  411e74:	b.hi	411e94 <sqrt@plt+0x104e4>  // b.pmore
  411e78:	lsl	x0, x19, #4
  411e7c:	bl	401610 <_Znam@plt>
  411e80:	mov	x21, x0
  411e84:	mov	x20, x21
  411e88:	sub	x0, x19, #0x1
  411e8c:	mov	x19, x0
  411e90:	b	411e98 <sqrt@plt+0x104e8>
  411e94:	bl	401860 <__cxa_throw_bad_array_new_length@plt>
  411e98:	cmp	x19, #0x0
  411e9c:	b.lt	411eb4 <sqrt@plt+0x10504>  // b.tstop
  411ea0:	mov	x0, x20
  411ea4:	bl	411bb8 <sqrt@plt+0x10208>
  411ea8:	add	x20, x20, #0x10
  411eac:	sub	x19, x19, #0x1
  411eb0:	b	411e98 <sqrt@plt+0x104e8>
  411eb4:	ldr	x0, [sp, #72]
  411eb8:	str	x21, [x0]
  411ebc:	str	wzr, [sp, #120]
  411ec0:	ldr	w1, [sp, #120]
  411ec4:	ldr	w0, [sp, #92]
  411ec8:	cmp	w1, w0
  411ecc:	b.cs	412010 <sqrt@plt+0x10660>  // b.hs, b.nlast
  411ed0:	ldr	w0, [sp, #120]
  411ed4:	lsl	x0, x0, #4
  411ed8:	ldr	x1, [sp, #96]
  411edc:	add	x0, x1, x0
  411ee0:	ldr	x0, [x0]
  411ee4:	cmp	x0, #0x0
  411ee8:	b.eq	412000 <sqrt@plt+0x10650>  // b.none
  411eec:	ldr	w0, [sp, #120]
  411ef0:	lsl	x0, x0, #4
  411ef4:	ldr	x1, [sp, #96]
  411ef8:	add	x0, x1, x0
  411efc:	ldr	x0, [x0, #8]
  411f00:	cmp	x0, #0x0
  411f04:	b.ne	411f24 <sqrt@plt+0x10574>  // b.any
  411f08:	ldr	w0, [sp, #120]
  411f0c:	lsl	x0, x0, #4
  411f10:	ldr	x1, [sp, #96]
  411f14:	add	x0, x1, x0
  411f18:	ldr	x0, [x0]
  411f1c:	bl	4016d0 <free@plt>
  411f20:	b	412000 <sqrt@plt+0x10650>
  411f24:	ldr	w0, [sp, #120]
  411f28:	lsl	x0, x0, #4
  411f2c:	ldr	x1, [sp, #96]
  411f30:	add	x0, x1, x0
  411f34:	ldr	x0, [x0]
  411f38:	bl	414294 <_ZdlPvm@@Base+0x440>
  411f3c:	mov	x1, x0
  411f40:	ldr	x0, [sp, #72]
  411f44:	ldr	w0, [x0, #8]
  411f48:	mov	w0, w0
  411f4c:	udiv	x2, x1, x0
  411f50:	mul	x0, x2, x0
  411f54:	sub	x0, x1, x0
  411f58:	str	w0, [sp, #116]
  411f5c:	ldr	x0, [sp, #72]
  411f60:	ldr	x1, [x0]
  411f64:	ldr	w0, [sp, #116]
  411f68:	lsl	x0, x0, #4
  411f6c:	add	x0, x1, x0
  411f70:	ldr	x0, [x0]
  411f74:	cmp	x0, #0x0
  411f78:	b.eq	411fa8 <sqrt@plt+0x105f8>  // b.none
  411f7c:	ldr	w0, [sp, #116]
  411f80:	cmp	w0, #0x0
  411f84:	b.ne	411f98 <sqrt@plt+0x105e8>  // b.any
  411f88:	ldr	x0, [sp, #72]
  411f8c:	ldr	w0, [x0, #8]
  411f90:	sub	w0, w0, #0x1
  411f94:	b	411fa0 <sqrt@plt+0x105f0>
  411f98:	ldr	w0, [sp, #116]
  411f9c:	sub	w0, w0, #0x1
  411fa0:	str	w0, [sp, #116]
  411fa4:	b	411f5c <sqrt@plt+0x105ac>
  411fa8:	ldr	w0, [sp, #120]
  411fac:	lsl	x0, x0, #4
  411fb0:	ldr	x1, [sp, #96]
  411fb4:	add	x1, x1, x0
  411fb8:	ldr	x0, [sp, #72]
  411fbc:	ldr	x2, [x0]
  411fc0:	ldr	w0, [sp, #116]
  411fc4:	lsl	x0, x0, #4
  411fc8:	add	x0, x2, x0
  411fcc:	ldr	x1, [x1]
  411fd0:	str	x1, [x0]
  411fd4:	ldr	w0, [sp, #120]
  411fd8:	lsl	x0, x0, #4
  411fdc:	ldr	x1, [sp, #96]
  411fe0:	add	x1, x1, x0
  411fe4:	ldr	x0, [sp, #72]
  411fe8:	ldr	x2, [x0]
  411fec:	ldr	w0, [sp, #116]
  411ff0:	lsl	x0, x0, #4
  411ff4:	add	x0, x2, x0
  411ff8:	ldr	x1, [x1, #8]
  411ffc:	str	x1, [x0, #8]
  412000:	ldr	w0, [sp, #120]
  412004:	add	w0, w0, #0x1
  412008:	str	w0, [sp, #120]
  41200c:	b	411ec0 <sqrt@plt+0x10510>
  412010:	ldr	x0, [sp, #72]
  412014:	ldr	w0, [x0, #8]
  412018:	mov	w1, w0
  41201c:	ldr	x0, [sp, #104]
  412020:	udiv	x2, x0, x1
  412024:	mul	x1, x2, x1
  412028:	sub	x0, x0, x1
  41202c:	str	w0, [sp, #124]
  412030:	ldr	x0, [sp, #72]
  412034:	ldr	x1, [x0]
  412038:	ldr	w0, [sp, #124]
  41203c:	lsl	x0, x0, #4
  412040:	add	x0, x1, x0
  412044:	ldr	x0, [x0]
  412048:	cmp	x0, #0x0
  41204c:	b.eq	41207c <sqrt@plt+0x106cc>  // b.none
  412050:	ldr	w0, [sp, #124]
  412054:	cmp	w0, #0x0
  412058:	b.ne	41206c <sqrt@plt+0x106bc>  // b.any
  41205c:	ldr	x0, [sp, #72]
  412060:	ldr	w0, [x0, #8]
  412064:	sub	w0, w0, #0x1
  412068:	b	412074 <sqrt@plt+0x106c4>
  41206c:	ldr	w0, [sp, #124]
  412070:	sub	w0, w0, #0x1
  412074:	str	w0, [sp, #124]
  412078:	b	412030 <sqrt@plt+0x10680>
  41207c:	ldr	x0, [sp, #96]
  412080:	cmp	x0, #0x0
  412084:	b.eq	412090 <sqrt@plt+0x106e0>  // b.none
  412088:	ldr	x0, [sp, #96]
  41208c:	bl	401820 <_ZdaPv@plt>
  412090:	ldr	x0, [sp, #64]
  412094:	bl	401660 <strlen@plt>
  412098:	add	x0, x0, #0x1
  41209c:	bl	4018a0 <malloc@plt>
  4120a0:	str	x0, [sp, #80]
  4120a4:	ldr	x1, [sp, #64]
  4120a8:	ldr	x0, [sp, #80]
  4120ac:	bl	401700 <strcpy@plt>
  4120b0:	ldr	x0, [sp, #72]
  4120b4:	ldr	x1, [x0]
  4120b8:	ldr	w0, [sp, #124]
  4120bc:	lsl	x0, x0, #4
  4120c0:	add	x0, x1, x0
  4120c4:	ldr	x1, [sp, #80]
  4120c8:	str	x1, [x0]
  4120cc:	ldr	x0, [sp, #72]
  4120d0:	ldr	x1, [x0]
  4120d4:	ldr	w0, [sp, #124]
  4120d8:	lsl	x0, x0, #4
  4120dc:	add	x0, x1, x0
  4120e0:	ldr	x1, [sp, #56]
  4120e4:	str	x1, [x0, #8]
  4120e8:	ldr	x0, [sp, #72]
  4120ec:	ldr	w0, [x0, #12]
  4120f0:	add	w1, w0, #0x1
  4120f4:	ldr	x0, [sp, #72]
  4120f8:	str	w1, [x0, #12]
  4120fc:	ldr	x0, [sp, #80]
  412100:	ldp	x19, x20, [sp, #16]
  412104:	ldr	x21, [sp, #32]
  412108:	ldp	x29, x30, [sp], #128
  41210c:	ret
  412110:	stp	x29, x30, [sp, #-48]!
  412114:	mov	x29, sp
  412118:	str	x0, [sp, #24]
  41211c:	str	x1, [sp, #16]
  412120:	ldr	x0, [sp, #16]
  412124:	cmp	x0, #0x0
  412128:	cset	w0, ne  // ne = any
  41212c:	and	w0, w0, #0xff
  412130:	mov	w3, w0
  412134:	adrp	x0, 417000 <_ZdlPvm@@Base+0x31ac>
  412138:	add	x2, x0, #0x430
  41213c:	mov	w1, #0x1f                  	// #31
  412140:	mov	w0, w3
  412144:	bl	404d20 <sqrt@plt+0x3370>
  412148:	ldr	x0, [sp, #16]
  41214c:	bl	414294 <_ZdlPvm@@Base+0x440>
  412150:	mov	x1, x0
  412154:	ldr	x0, [sp, #24]
  412158:	ldr	w0, [x0, #8]
  41215c:	mov	w0, w0
  412160:	udiv	x2, x1, x0
  412164:	mul	x0, x2, x0
  412168:	sub	x0, x1, x0
  41216c:	str	w0, [sp, #44]
  412170:	ldr	x0, [sp, #24]
  412174:	ldr	x1, [x0]
  412178:	ldr	w0, [sp, #44]
  41217c:	lsl	x0, x0, #4
  412180:	add	x0, x1, x0
  412184:	ldr	x0, [x0]
  412188:	cmp	x0, #0x0
  41218c:	b.eq	412200 <sqrt@plt+0x10850>  // b.none
  412190:	ldr	x0, [sp, #24]
  412194:	ldr	x1, [x0]
  412198:	ldr	w0, [sp, #44]
  41219c:	lsl	x0, x0, #4
  4121a0:	add	x0, x1, x0
  4121a4:	ldr	x0, [x0]
  4121a8:	ldr	x1, [sp, #16]
  4121ac:	bl	401870 <strcmp@plt>
  4121b0:	cmp	w0, #0x0
  4121b4:	b.ne	4121d4 <sqrt@plt+0x10824>  // b.any
  4121b8:	ldr	x0, [sp, #24]
  4121bc:	ldr	x1, [x0]
  4121c0:	ldr	w0, [sp, #44]
  4121c4:	lsl	x0, x0, #4
  4121c8:	add	x0, x1, x0
  4121cc:	ldr	x0, [x0, #8]
  4121d0:	b	412204 <sqrt@plt+0x10854>
  4121d4:	ldr	w0, [sp, #44]
  4121d8:	cmp	w0, #0x0
  4121dc:	b.ne	4121f0 <sqrt@plt+0x10840>  // b.any
  4121e0:	ldr	x0, [sp, #24]
  4121e4:	ldr	w0, [x0, #8]
  4121e8:	sub	w0, w0, #0x1
  4121ec:	b	4121f8 <sqrt@plt+0x10848>
  4121f0:	ldr	w0, [sp, #44]
  4121f4:	sub	w0, w0, #0x1
  4121f8:	str	w0, [sp, #44]
  4121fc:	b	412170 <sqrt@plt+0x107c0>
  412200:	mov	x0, #0x0                   	// #0
  412204:	ldp	x29, x30, [sp], #48
  412208:	ret
  41220c:	stp	x29, x30, [sp, #-48]!
  412210:	mov	x29, sp
  412214:	str	x0, [sp, #24]
  412218:	str	x1, [sp, #16]
  41221c:	ldr	x0, [sp, #16]
  412220:	ldr	x0, [x0]
  412224:	str	x0, [sp, #32]
  412228:	ldr	x0, [sp, #32]
  41222c:	cmp	x0, #0x0
  412230:	cset	w0, ne  // ne = any
  412234:	and	w0, w0, #0xff
  412238:	mov	w3, w0
  41223c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x31ac>
  412240:	add	x2, x0, #0x430
  412244:	mov	w1, #0x1f                  	// #31
  412248:	mov	w0, w3
  41224c:	bl	404d20 <sqrt@plt+0x3370>
  412250:	ldr	x0, [sp, #32]
  412254:	bl	414294 <_ZdlPvm@@Base+0x440>
  412258:	mov	x1, x0
  41225c:	ldr	x0, [sp, #24]
  412260:	ldr	w0, [x0, #8]
  412264:	mov	w0, w0
  412268:	udiv	x2, x1, x0
  41226c:	mul	x0, x2, x0
  412270:	sub	x0, x1, x0
  412274:	str	w0, [sp, #44]
  412278:	ldr	x0, [sp, #24]
  41227c:	ldr	x1, [x0]
  412280:	ldr	w0, [sp, #44]
  412284:	lsl	x0, x0, #4
  412288:	add	x0, x1, x0
  41228c:	ldr	x0, [x0]
  412290:	cmp	x0, #0x0
  412294:	b.eq	412328 <sqrt@plt+0x10978>  // b.none
  412298:	ldr	x0, [sp, #24]
  41229c:	ldr	x1, [x0]
  4122a0:	ldr	w0, [sp, #44]
  4122a4:	lsl	x0, x0, #4
  4122a8:	add	x0, x1, x0
  4122ac:	ldr	x0, [x0]
  4122b0:	ldr	x1, [sp, #32]
  4122b4:	bl	401870 <strcmp@plt>
  4122b8:	cmp	w0, #0x0
  4122bc:	b.ne	4122fc <sqrt@plt+0x1094c>  // b.any
  4122c0:	ldr	x0, [sp, #24]
  4122c4:	ldr	x1, [x0]
  4122c8:	ldr	w0, [sp, #44]
  4122cc:	lsl	x0, x0, #4
  4122d0:	add	x0, x1, x0
  4122d4:	ldr	x1, [x0]
  4122d8:	ldr	x0, [sp, #16]
  4122dc:	str	x1, [x0]
  4122e0:	ldr	x0, [sp, #24]
  4122e4:	ldr	x1, [x0]
  4122e8:	ldr	w0, [sp, #44]
  4122ec:	lsl	x0, x0, #4
  4122f0:	add	x0, x1, x0
  4122f4:	ldr	x0, [x0, #8]
  4122f8:	b	41232c <sqrt@plt+0x1097c>
  4122fc:	ldr	w0, [sp, #44]
  412300:	cmp	w0, #0x0
  412304:	b.ne	412318 <sqrt@plt+0x10968>  // b.any
  412308:	ldr	x0, [sp, #24]
  41230c:	ldr	w0, [x0, #8]
  412310:	sub	w0, w0, #0x1
  412314:	b	412320 <sqrt@plt+0x10970>
  412318:	ldr	w0, [sp, #44]
  41231c:	sub	w0, w0, #0x1
  412320:	str	w0, [sp, #44]
  412324:	b	412278 <sqrt@plt+0x108c8>
  412328:	mov	x0, #0x0                   	// #0
  41232c:	ldp	x29, x30, [sp], #48
  412330:	ret
  412334:	sub	sp, sp, #0x10
  412338:	str	x0, [sp, #8]
  41233c:	str	x1, [sp]
  412340:	ldr	x0, [sp, #8]
  412344:	ldr	x1, [sp]
  412348:	str	x1, [x0]
  41234c:	ldr	x0, [sp, #8]
  412350:	str	wzr, [x0, #8]
  412354:	nop
  412358:	add	sp, sp, #0x10
  41235c:	ret
  412360:	sub	sp, sp, #0x30
  412364:	str	x0, [sp, #24]
  412368:	str	x1, [sp, #16]
  41236c:	str	x2, [sp, #8]
  412370:	ldr	x0, [sp, #24]
  412374:	ldr	x0, [x0]
  412378:	ldr	w0, [x0, #8]
  41237c:	str	w0, [sp, #44]
  412380:	ldr	x0, [sp, #24]
  412384:	ldr	x0, [x0]
  412388:	ldr	x0, [x0]
  41238c:	str	x0, [sp, #32]
  412390:	ldr	x0, [sp, #24]
  412394:	ldr	w0, [x0, #8]
  412398:	ldr	w1, [sp, #44]
  41239c:	cmp	w1, w0
  4123a0:	b.ls	412444 <sqrt@plt+0x10a94>  // b.plast
  4123a4:	ldr	x0, [sp, #24]
  4123a8:	ldr	w0, [x0, #8]
  4123ac:	mov	w0, w0
  4123b0:	lsl	x0, x0, #4
  4123b4:	ldr	x1, [sp, #32]
  4123b8:	add	x0, x1, x0
  4123bc:	ldr	x0, [x0]
  4123c0:	cmp	x0, #0x0
  4123c4:	b.eq	41242c <sqrt@plt+0x10a7c>  // b.none
  4123c8:	ldr	x0, [sp, #24]
  4123cc:	ldr	w0, [x0, #8]
  4123d0:	mov	w0, w0
  4123d4:	lsl	x0, x0, #4
  4123d8:	ldr	x1, [sp, #32]
  4123dc:	add	x0, x1, x0
  4123e0:	ldr	x1, [x0]
  4123e4:	ldr	x0, [sp, #16]
  4123e8:	str	x1, [x0]
  4123ec:	ldr	x0, [sp, #24]
  4123f0:	ldr	w0, [x0, #8]
  4123f4:	mov	w0, w0
  4123f8:	lsl	x0, x0, #4
  4123fc:	ldr	x1, [sp, #32]
  412400:	add	x0, x1, x0
  412404:	ldr	x1, [x0, #8]
  412408:	ldr	x0, [sp, #8]
  41240c:	str	x1, [x0]
  412410:	ldr	x0, [sp, #24]
  412414:	ldr	w0, [x0, #8]
  412418:	add	w1, w0, #0x1
  41241c:	ldr	x0, [sp, #24]
  412420:	str	w1, [x0, #8]
  412424:	mov	w0, #0x1                   	// #1
  412428:	b	412448 <sqrt@plt+0x10a98>
  41242c:	ldr	x0, [sp, #24]
  412430:	ldr	w0, [x0, #8]
  412434:	add	w1, w0, #0x1
  412438:	ldr	x0, [sp, #24]
  41243c:	str	w1, [x0, #8]
  412440:	b	412390 <sqrt@plt+0x109e0>
  412444:	mov	w0, #0x0                   	// #0
  412448:	add	sp, sp, #0x30
  41244c:	ret
  412450:	stp	x29, x30, [sp, #-48]!
  412454:	mov	x29, sp
  412458:	str	x0, [sp, #24]
  41245c:	str	wzr, [sp, #44]
  412460:	ldr	w0, [sp, #44]
  412464:	cmp	w0, #0x1af
  412468:	b.hi	4124d4 <sqrt@plt+0x10b24>  // b.pmore
  41246c:	mov	x0, #0x8                   	// #8
  412470:	bl	401610 <_Znam@plt>
  412474:	str	x0, [sp, #32]
  412478:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  41247c:	add	x1, x0, #0x2b0
  412480:	ldr	w0, [sp, #44]
  412484:	lsl	x0, x0, #4
  412488:	add	x0, x1, x0
  41248c:	ldr	x1, [x0, #8]
  412490:	ldr	x0, [sp, #32]
  412494:	str	x1, [x0]
  412498:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  41249c:	add	x1, x0, #0x2b0
  4124a0:	ldr	w0, [sp, #44]
  4124a4:	lsl	x0, x0, #4
  4124a8:	add	x0, x1, x0
  4124ac:	ldr	x0, [x0]
  4124b0:	ldr	x2, [sp, #32]
  4124b4:	mov	x1, x0
  4124b8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4124bc:	add	x0, x0, #0xb50
  4124c0:	bl	411ce4 <sqrt@plt+0x10334>
  4124c4:	ldr	w0, [sp, #44]
  4124c8:	add	w0, w0, #0x1
  4124cc:	str	w0, [sp, #44]
  4124d0:	b	412460 <sqrt@plt+0x10ab0>
  4124d4:	nop
  4124d8:	ldp	x29, x30, [sp], #48
  4124dc:	ret
  4124e0:	stp	x29, x30, [sp, #-48]!
  4124e4:	mov	x29, sp
  4124e8:	str	x0, [sp, #24]
  4124ec:	ldr	x1, [sp, #24]
  4124f0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4124f4:	add	x0, x0, #0xb50
  4124f8:	bl	412110 <sqrt@plt+0x10760>
  4124fc:	str	x0, [sp, #40]
  412500:	ldr	x0, [sp, #40]
  412504:	cmp	x0, #0x0
  412508:	b.eq	412518 <sqrt@plt+0x10b68>  // b.none
  41250c:	ldr	x0, [sp, #40]
  412510:	ldr	x0, [x0]
  412514:	b	41251c <sqrt@plt+0x10b6c>
  412518:	mov	x0, #0x0                   	// #0
  41251c:	ldp	x29, x30, [sp], #48
  412520:	ret
  412524:	stp	x29, x30, [sp, #-32]!
  412528:	mov	x29, sp
  41252c:	str	w0, [sp, #28]
  412530:	str	w1, [sp, #24]
  412534:	ldr	w0, [sp, #28]
  412538:	cmp	w0, #0x1
  41253c:	b.ne	412584 <sqrt@plt+0x10bd4>  // b.any
  412540:	ldr	w1, [sp, #24]
  412544:	mov	w0, #0xffff                	// #65535
  412548:	cmp	w1, w0
  41254c:	b.ne	412584 <sqrt@plt+0x10bd4>  // b.any
  412550:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  412554:	add	x0, x0, #0xb50
  412558:	bl	411bdc <sqrt@plt+0x1022c>
  41255c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  412560:	add	x2, x0, #0x1e0
  412564:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  412568:	add	x1, x0, #0xb50
  41256c:	adrp	x0, 411000 <sqrt@plt+0xf650>
  412570:	add	x0, x0, #0xc6c
  412574:	bl	4017f0 <__cxa_atexit@plt>
  412578:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  41257c:	add	x0, x0, #0xb60
  412580:	bl	412450 <sqrt@plt+0x10aa0>
  412584:	nop
  412588:	ldp	x29, x30, [sp], #32
  41258c:	ret
  412590:	stp	x29, x30, [sp, #-16]!
  412594:	mov	x29, sp
  412598:	mov	w1, #0xffff                	// #65535
  41259c:	mov	w0, #0x1                   	// #1
  4125a0:	bl	412524 <sqrt@plt+0x10b74>
  4125a4:	ldp	x29, x30, [sp], #16
  4125a8:	ret
  4125ac:	sub	sp, sp, #0x20
  4125b0:	str	w0, [sp, #12]
  4125b4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4125b8:	add	x0, x0, #0xb7c
  4125bc:	str	x0, [sp, #24]
  4125c0:	ldr	w0, [sp, #12]
  4125c4:	cmp	w0, #0x0
  4125c8:	b.lt	412658 <sqrt@plt+0x10ca8>  // b.tstop
  4125cc:	ldr	w1, [sp, #12]
  4125d0:	mov	w0, #0x6667                	// #26215
  4125d4:	movk	w0, #0x6666, lsl #16
  4125d8:	smull	x0, w1, w0
  4125dc:	lsr	x0, x0, #32
  4125e0:	asr	w2, w0, #2
  4125e4:	asr	w0, w1, #31
  4125e8:	sub	w2, w2, w0
  4125ec:	mov	w0, w2
  4125f0:	lsl	w0, w0, #2
  4125f4:	add	w0, w0, w2
  4125f8:	lsl	w0, w0, #1
  4125fc:	sub	w2, w1, w0
  412600:	and	w0, w2, #0xff
  412604:	ldr	x1, [sp, #24]
  412608:	sub	x1, x1, #0x1
  41260c:	str	x1, [sp, #24]
  412610:	add	w0, w0, #0x30
  412614:	and	w1, w0, #0xff
  412618:	ldr	x0, [sp, #24]
  41261c:	strb	w1, [x0]
  412620:	ldr	w0, [sp, #12]
  412624:	mov	w1, #0x6667                	// #26215
  412628:	movk	w1, #0x6666, lsl #16
  41262c:	smull	x1, w0, w1
  412630:	lsr	x1, x1, #32
  412634:	asr	w1, w1, #2
  412638:	asr	w0, w0, #31
  41263c:	sub	w0, w1, w0
  412640:	str	w0, [sp, #12]
  412644:	ldr	w0, [sp, #12]
  412648:	cmp	w0, #0x0
  41264c:	b.ne	4125cc <sqrt@plt+0x10c1c>  // b.any
  412650:	ldr	x0, [sp, #24]
  412654:	b	4126fc <sqrt@plt+0x10d4c>
  412658:	ldr	w1, [sp, #12]
  41265c:	mov	w0, #0x6667                	// #26215
  412660:	movk	w0, #0x6666, lsl #16
  412664:	smull	x0, w1, w0
  412668:	lsr	x0, x0, #32
  41266c:	asr	w2, w0, #2
  412670:	asr	w0, w1, #31
  412674:	sub	w2, w2, w0
  412678:	mov	w0, w2
  41267c:	lsl	w0, w0, #2
  412680:	add	w0, w0, w2
  412684:	lsl	w0, w0, #1
  412688:	sub	w2, w1, w0
  41268c:	and	w0, w2, #0xff
  412690:	ldr	x1, [sp, #24]
  412694:	sub	x1, x1, #0x1
  412698:	str	x1, [sp, #24]
  41269c:	mov	w1, #0x30                  	// #48
  4126a0:	sub	w0, w1, w0
  4126a4:	and	w1, w0, #0xff
  4126a8:	ldr	x0, [sp, #24]
  4126ac:	strb	w1, [x0]
  4126b0:	ldr	w0, [sp, #12]
  4126b4:	mov	w1, #0x6667                	// #26215
  4126b8:	movk	w1, #0x6666, lsl #16
  4126bc:	smull	x1, w0, w1
  4126c0:	lsr	x1, x1, #32
  4126c4:	asr	w1, w1, #2
  4126c8:	asr	w0, w0, #31
  4126cc:	sub	w0, w1, w0
  4126d0:	str	w0, [sp, #12]
  4126d4:	ldr	w0, [sp, #12]
  4126d8:	cmp	w0, #0x0
  4126dc:	b.ne	412658 <sqrt@plt+0x10ca8>  // b.any
  4126e0:	ldr	x0, [sp, #24]
  4126e4:	sub	x0, x0, #0x1
  4126e8:	str	x0, [sp, #24]
  4126ec:	ldr	x0, [sp, #24]
  4126f0:	mov	w1, #0x2d                  	// #45
  4126f4:	strb	w1, [x0]
  4126f8:	ldr	x0, [sp, #24]
  4126fc:	add	sp, sp, #0x20
  412700:	ret
  412704:	sub	sp, sp, #0x20
  412708:	str	w0, [sp, #12]
  41270c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  412710:	add	x0, x0, #0xb94
  412714:	str	x0, [sp, #24]
  412718:	ldr	w2, [sp, #12]
  41271c:	mov	w0, #0xcccd                	// #52429
  412720:	movk	w0, #0xcccc, lsl #16
  412724:	umull	x0, w2, w0
  412728:	lsr	x0, x0, #32
  41272c:	lsr	w1, w0, #3
  412730:	mov	w0, w1
  412734:	lsl	w0, w0, #2
  412738:	add	w0, w0, w1
  41273c:	lsl	w0, w0, #1
  412740:	sub	w1, w2, w0
  412744:	and	w0, w1, #0xff
  412748:	ldr	x1, [sp, #24]
  41274c:	sub	x1, x1, #0x1
  412750:	str	x1, [sp, #24]
  412754:	add	w0, w0, #0x30
  412758:	and	w1, w0, #0xff
  41275c:	ldr	x0, [sp, #24]
  412760:	strb	w1, [x0]
  412764:	ldr	w1, [sp, #12]
  412768:	mov	w0, #0xcccd                	// #52429
  41276c:	movk	w0, #0xcccc, lsl #16
  412770:	umull	x0, w1, w0
  412774:	lsr	x0, x0, #32
  412778:	lsr	w0, w0, #3
  41277c:	str	w0, [sp, #12]
  412780:	ldr	w0, [sp, #12]
  412784:	cmp	w0, #0x0
  412788:	b.ne	412718 <sqrt@plt+0x10d68>  // b.any
  41278c:	ldr	x0, [sp, #24]
  412790:	add	sp, sp, #0x20
  412794:	ret
  412798:	sub	sp, sp, #0x10
  41279c:	str	x0, [sp, #8]
  4127a0:	ldr	x0, [sp, #8]
  4127a4:	str	xzr, [x0]
  4127a8:	ldr	x0, [sp, #8]
  4127ac:	str	xzr, [x0, #8]
  4127b0:	nop
  4127b4:	add	sp, sp, #0x10
  4127b8:	ret
  4127bc:	stp	x29, x30, [sp, #-64]!
  4127c0:	mov	x29, sp
  4127c4:	stp	x19, x20, [sp, #16]
  4127c8:	str	x21, [sp, #32]
  4127cc:	str	x0, [sp, #56]
  4127d0:	ldr	x0, [sp, #56]
  4127d4:	mov	w1, #0x11                  	// #17
  4127d8:	str	w1, [x0, #8]
  4127dc:	mov	x19, #0x11                  	// #17
  4127e0:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  4127e4:	cmp	x19, x0
  4127e8:	b.hi	412808 <sqrt@plt+0x10e58>  // b.pmore
  4127ec:	lsl	x0, x19, #4
  4127f0:	bl	401610 <_Znam@plt>
  4127f4:	mov	x21, x0
  4127f8:	mov	x20, x21
  4127fc:	sub	x0, x19, #0x1
  412800:	mov	x19, x0
  412804:	b	41280c <sqrt@plt+0x10e5c>
  412808:	bl	401860 <__cxa_throw_bad_array_new_length@plt>
  41280c:	cmp	x19, #0x0
  412810:	b.lt	412828 <sqrt@plt+0x10e78>  // b.tstop
  412814:	mov	x0, x20
  412818:	bl	412798 <sqrt@plt+0x10de8>
  41281c:	add	x20, x20, #0x10
  412820:	sub	x19, x19, #0x1
  412824:	b	41280c <sqrt@plt+0x10e5c>
  412828:	ldr	x0, [sp, #56]
  41282c:	str	x21, [x0]
  412830:	ldr	x0, [sp, #56]
  412834:	str	wzr, [x0, #12]
  412838:	nop
  41283c:	ldp	x19, x20, [sp, #16]
  412840:	ldr	x21, [sp, #32]
  412844:	ldp	x29, x30, [sp], #64
  412848:	ret
  41284c:	stp	x29, x30, [sp, #-48]!
  412850:	mov	x29, sp
  412854:	str	x0, [sp, #24]
  412858:	str	wzr, [sp, #44]
  41285c:	ldr	x0, [sp, #24]
  412860:	ldr	w0, [x0, #8]
  412864:	ldr	w1, [sp, #44]
  412868:	cmp	w1, w0
  41286c:	b.cs	41289c <sqrt@plt+0x10eec>  // b.hs, b.nlast
  412870:	ldr	x0, [sp, #24]
  412874:	ldr	x1, [x0]
  412878:	ldr	w0, [sp, #44]
  41287c:	lsl	x0, x0, #4
  412880:	add	x0, x1, x0
  412884:	ldr	x0, [x0]
  412888:	bl	4016d0 <free@plt>
  41288c:	ldr	w0, [sp, #44]
  412890:	add	w0, w0, #0x1
  412894:	str	w0, [sp, #44]
  412898:	b	41285c <sqrt@plt+0x10eac>
  41289c:	ldr	x0, [sp, #24]
  4128a0:	ldr	x0, [x0]
  4128a4:	cmp	x0, #0x0
  4128a8:	b.eq	4128b8 <sqrt@plt+0x10f08>  // b.none
  4128ac:	ldr	x0, [sp, #24]
  4128b0:	ldr	x0, [x0]
  4128b4:	bl	401820 <_ZdaPv@plt>
  4128b8:	nop
  4128bc:	ldp	x29, x30, [sp], #48
  4128c0:	ret
  4128c4:	stp	x29, x30, [sp, #-128]!
  4128c8:	mov	x29, sp
  4128cc:	stp	x19, x20, [sp, #16]
  4128d0:	str	x21, [sp, #32]
  4128d4:	str	x0, [sp, #72]
  4128d8:	str	x1, [sp, #64]
  4128dc:	str	x2, [sp, #56]
  4128e0:	ldr	x0, [sp, #64]
  4128e4:	cmp	x0, #0x0
  4128e8:	cset	w0, ne  // ne = any
  4128ec:	and	w0, w0, #0xff
  4128f0:	mov	w3, w0
  4128f4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x41ac>
  4128f8:	add	x2, x0, #0xef8
  4128fc:	mov	w1, #0x28                  	// #40
  412900:	mov	w0, w3
  412904:	bl	404d20 <sqrt@plt+0x3370>
  412908:	ldr	x0, [sp, #64]
  41290c:	bl	414294 <_ZdlPvm@@Base+0x440>
  412910:	str	x0, [sp, #104]
  412914:	ldr	x0, [sp, #72]
  412918:	ldr	w0, [x0, #8]
  41291c:	mov	w1, w0
  412920:	ldr	x0, [sp, #104]
  412924:	udiv	x2, x0, x1
  412928:	mul	x1, x2, x1
  41292c:	sub	x0, x0, x1
  412930:	str	w0, [sp, #124]
  412934:	ldr	x0, [sp, #72]
  412938:	ldr	x1, [x0]
  41293c:	ldr	w0, [sp, #124]
  412940:	lsl	x0, x0, #4
  412944:	add	x0, x1, x0
  412948:	ldr	x0, [x0]
  41294c:	cmp	x0, #0x0
  412950:	b.eq	4129e0 <sqrt@plt+0x11030>  // b.none
  412954:	ldr	x0, [sp, #72]
  412958:	ldr	x1, [x0]
  41295c:	ldr	w0, [sp, #124]
  412960:	lsl	x0, x0, #4
  412964:	add	x0, x1, x0
  412968:	ldr	x0, [x0]
  41296c:	ldr	x1, [sp, #64]
  412970:	bl	401870 <strcmp@plt>
  412974:	cmp	w0, #0x0
  412978:	b.ne	4129b4 <sqrt@plt+0x11004>  // b.any
  41297c:	ldr	x0, [sp, #72]
  412980:	ldr	x1, [x0]
  412984:	ldr	w0, [sp, #124]
  412988:	lsl	x0, x0, #4
  41298c:	add	x0, x1, x0
  412990:	ldr	x1, [sp, #56]
  412994:	str	x1, [x0, #8]
  412998:	ldr	x0, [sp, #72]
  41299c:	ldr	x1, [x0]
  4129a0:	ldr	w0, [sp, #124]
  4129a4:	lsl	x0, x0, #4
  4129a8:	add	x0, x1, x0
  4129ac:	ldr	x0, [x0]
  4129b0:	b	412ce0 <sqrt@plt+0x11330>
  4129b4:	ldr	w0, [sp, #124]
  4129b8:	cmp	w0, #0x0
  4129bc:	b.ne	4129d0 <sqrt@plt+0x11020>  // b.any
  4129c0:	ldr	x0, [sp, #72]
  4129c4:	ldr	w0, [x0, #8]
  4129c8:	sub	w0, w0, #0x1
  4129cc:	b	4129d8 <sqrt@plt+0x11028>
  4129d0:	ldr	w0, [sp, #124]
  4129d4:	sub	w0, w0, #0x1
  4129d8:	str	w0, [sp, #124]
  4129dc:	b	412934 <sqrt@plt+0x10f84>
  4129e0:	ldr	x0, [sp, #56]
  4129e4:	cmp	x0, #0x0
  4129e8:	b.ne	4129f4 <sqrt@plt+0x11044>  // b.any
  4129ec:	mov	x0, #0x0                   	// #0
  4129f0:	b	412ce0 <sqrt@plt+0x11330>
  4129f4:	ldr	x0, [sp, #72]
  4129f8:	ldr	w0, [x0, #12]
  4129fc:	lsl	w1, w0, #2
  412a00:	ldr	x0, [sp, #72]
  412a04:	ldr	w0, [x0, #8]
  412a08:	cmp	w1, w0
  412a0c:	b.cc	412c70 <sqrt@plt+0x112c0>  // b.lo, b.ul, b.last
  412a10:	ldr	x0, [sp, #72]
  412a14:	ldr	x0, [x0]
  412a18:	str	x0, [sp, #96]
  412a1c:	ldr	x0, [sp, #72]
  412a20:	ldr	w0, [x0, #8]
  412a24:	str	w0, [sp, #92]
  412a28:	ldr	x0, [sp, #72]
  412a2c:	ldr	w0, [x0, #8]
  412a30:	bl	414360 <_ZdlPvm@@Base+0x50c>
  412a34:	mov	w1, w0
  412a38:	ldr	x0, [sp, #72]
  412a3c:	str	w1, [x0, #8]
  412a40:	ldr	x0, [sp, #72]
  412a44:	ldr	w0, [x0, #8]
  412a48:	mov	w19, w0
  412a4c:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  412a50:	cmp	x19, x0
  412a54:	b.hi	412a74 <sqrt@plt+0x110c4>  // b.pmore
  412a58:	lsl	x0, x19, #4
  412a5c:	bl	401610 <_Znam@plt>
  412a60:	mov	x21, x0
  412a64:	mov	x20, x21
  412a68:	sub	x0, x19, #0x1
  412a6c:	mov	x19, x0
  412a70:	b	412a78 <sqrt@plt+0x110c8>
  412a74:	bl	401860 <__cxa_throw_bad_array_new_length@plt>
  412a78:	cmp	x19, #0x0
  412a7c:	b.lt	412a94 <sqrt@plt+0x110e4>  // b.tstop
  412a80:	mov	x0, x20
  412a84:	bl	412798 <sqrt@plt+0x10de8>
  412a88:	add	x20, x20, #0x10
  412a8c:	sub	x19, x19, #0x1
  412a90:	b	412a78 <sqrt@plt+0x110c8>
  412a94:	ldr	x0, [sp, #72]
  412a98:	str	x21, [x0]
  412a9c:	str	wzr, [sp, #120]
  412aa0:	ldr	w1, [sp, #120]
  412aa4:	ldr	w0, [sp, #92]
  412aa8:	cmp	w1, w0
  412aac:	b.cs	412bf0 <sqrt@plt+0x11240>  // b.hs, b.nlast
  412ab0:	ldr	w0, [sp, #120]
  412ab4:	lsl	x0, x0, #4
  412ab8:	ldr	x1, [sp, #96]
  412abc:	add	x0, x1, x0
  412ac0:	ldr	x0, [x0]
  412ac4:	cmp	x0, #0x0
  412ac8:	b.eq	412be0 <sqrt@plt+0x11230>  // b.none
  412acc:	ldr	w0, [sp, #120]
  412ad0:	lsl	x0, x0, #4
  412ad4:	ldr	x1, [sp, #96]
  412ad8:	add	x0, x1, x0
  412adc:	ldr	x0, [x0, #8]
  412ae0:	cmp	x0, #0x0
  412ae4:	b.ne	412b04 <sqrt@plt+0x11154>  // b.any
  412ae8:	ldr	w0, [sp, #120]
  412aec:	lsl	x0, x0, #4
  412af0:	ldr	x1, [sp, #96]
  412af4:	add	x0, x1, x0
  412af8:	ldr	x0, [x0]
  412afc:	bl	4016d0 <free@plt>
  412b00:	b	412be0 <sqrt@plt+0x11230>
  412b04:	ldr	w0, [sp, #120]
  412b08:	lsl	x0, x0, #4
  412b0c:	ldr	x1, [sp, #96]
  412b10:	add	x0, x1, x0
  412b14:	ldr	x0, [x0]
  412b18:	bl	414294 <_ZdlPvm@@Base+0x440>
  412b1c:	mov	x1, x0
  412b20:	ldr	x0, [sp, #72]
  412b24:	ldr	w0, [x0, #8]
  412b28:	mov	w0, w0
  412b2c:	udiv	x2, x1, x0
  412b30:	mul	x0, x2, x0
  412b34:	sub	x0, x1, x0
  412b38:	str	w0, [sp, #116]
  412b3c:	ldr	x0, [sp, #72]
  412b40:	ldr	x1, [x0]
  412b44:	ldr	w0, [sp, #116]
  412b48:	lsl	x0, x0, #4
  412b4c:	add	x0, x1, x0
  412b50:	ldr	x0, [x0]
  412b54:	cmp	x0, #0x0
  412b58:	b.eq	412b88 <sqrt@plt+0x111d8>  // b.none
  412b5c:	ldr	w0, [sp, #116]
  412b60:	cmp	w0, #0x0
  412b64:	b.ne	412b78 <sqrt@plt+0x111c8>  // b.any
  412b68:	ldr	x0, [sp, #72]
  412b6c:	ldr	w0, [x0, #8]
  412b70:	sub	w0, w0, #0x1
  412b74:	b	412b80 <sqrt@plt+0x111d0>
  412b78:	ldr	w0, [sp, #116]
  412b7c:	sub	w0, w0, #0x1
  412b80:	str	w0, [sp, #116]
  412b84:	b	412b3c <sqrt@plt+0x1118c>
  412b88:	ldr	w0, [sp, #120]
  412b8c:	lsl	x0, x0, #4
  412b90:	ldr	x1, [sp, #96]
  412b94:	add	x1, x1, x0
  412b98:	ldr	x0, [sp, #72]
  412b9c:	ldr	x2, [x0]
  412ba0:	ldr	w0, [sp, #116]
  412ba4:	lsl	x0, x0, #4
  412ba8:	add	x0, x2, x0
  412bac:	ldr	x1, [x1]
  412bb0:	str	x1, [x0]
  412bb4:	ldr	w0, [sp, #120]
  412bb8:	lsl	x0, x0, #4
  412bbc:	ldr	x1, [sp, #96]
  412bc0:	add	x1, x1, x0
  412bc4:	ldr	x0, [sp, #72]
  412bc8:	ldr	x2, [x0]
  412bcc:	ldr	w0, [sp, #116]
  412bd0:	lsl	x0, x0, #4
  412bd4:	add	x0, x2, x0
  412bd8:	ldr	x1, [x1, #8]
  412bdc:	str	x1, [x0, #8]
  412be0:	ldr	w0, [sp, #120]
  412be4:	add	w0, w0, #0x1
  412be8:	str	w0, [sp, #120]
  412bec:	b	412aa0 <sqrt@plt+0x110f0>
  412bf0:	ldr	x0, [sp, #72]
  412bf4:	ldr	w0, [x0, #8]
  412bf8:	mov	w1, w0
  412bfc:	ldr	x0, [sp, #104]
  412c00:	udiv	x2, x0, x1
  412c04:	mul	x1, x2, x1
  412c08:	sub	x0, x0, x1
  412c0c:	str	w0, [sp, #124]
  412c10:	ldr	x0, [sp, #72]
  412c14:	ldr	x1, [x0]
  412c18:	ldr	w0, [sp, #124]
  412c1c:	lsl	x0, x0, #4
  412c20:	add	x0, x1, x0
  412c24:	ldr	x0, [x0]
  412c28:	cmp	x0, #0x0
  412c2c:	b.eq	412c5c <sqrt@plt+0x112ac>  // b.none
  412c30:	ldr	w0, [sp, #124]
  412c34:	cmp	w0, #0x0
  412c38:	b.ne	412c4c <sqrt@plt+0x1129c>  // b.any
  412c3c:	ldr	x0, [sp, #72]
  412c40:	ldr	w0, [x0, #8]
  412c44:	sub	w0, w0, #0x1
  412c48:	b	412c54 <sqrt@plt+0x112a4>
  412c4c:	ldr	w0, [sp, #124]
  412c50:	sub	w0, w0, #0x1
  412c54:	str	w0, [sp, #124]
  412c58:	b	412c10 <sqrt@plt+0x11260>
  412c5c:	ldr	x0, [sp, #96]
  412c60:	cmp	x0, #0x0
  412c64:	b.eq	412c70 <sqrt@plt+0x112c0>  // b.none
  412c68:	ldr	x0, [sp, #96]
  412c6c:	bl	401820 <_ZdaPv@plt>
  412c70:	ldr	x0, [sp, #64]
  412c74:	bl	401660 <strlen@plt>
  412c78:	add	x0, x0, #0x1
  412c7c:	bl	4018a0 <malloc@plt>
  412c80:	str	x0, [sp, #80]
  412c84:	ldr	x1, [sp, #64]
  412c88:	ldr	x0, [sp, #80]
  412c8c:	bl	401700 <strcpy@plt>
  412c90:	ldr	x0, [sp, #72]
  412c94:	ldr	x1, [x0]
  412c98:	ldr	w0, [sp, #124]
  412c9c:	lsl	x0, x0, #4
  412ca0:	add	x0, x1, x0
  412ca4:	ldr	x1, [sp, #80]
  412ca8:	str	x1, [x0]
  412cac:	ldr	x0, [sp, #72]
  412cb0:	ldr	x1, [x0]
  412cb4:	ldr	w0, [sp, #124]
  412cb8:	lsl	x0, x0, #4
  412cbc:	add	x0, x1, x0
  412cc0:	ldr	x1, [sp, #56]
  412cc4:	str	x1, [x0, #8]
  412cc8:	ldr	x0, [sp, #72]
  412ccc:	ldr	w0, [x0, #12]
  412cd0:	add	w1, w0, #0x1
  412cd4:	ldr	x0, [sp, #72]
  412cd8:	str	w1, [x0, #12]
  412cdc:	ldr	x0, [sp, #80]
  412ce0:	ldp	x19, x20, [sp, #16]
  412ce4:	ldr	x21, [sp, #32]
  412ce8:	ldp	x29, x30, [sp], #128
  412cec:	ret
  412cf0:	stp	x29, x30, [sp, #-48]!
  412cf4:	mov	x29, sp
  412cf8:	str	x0, [sp, #24]
  412cfc:	str	x1, [sp, #16]
  412d00:	ldr	x0, [sp, #16]
  412d04:	cmp	x0, #0x0
  412d08:	cset	w0, ne  // ne = any
  412d0c:	and	w0, w0, #0xff
  412d10:	mov	w3, w0
  412d14:	adrp	x0, 418000 <_ZdlPvm@@Base+0x41ac>
  412d18:	add	x2, x0, #0xef8
  412d1c:	mov	w1, #0x28                  	// #40
  412d20:	mov	w0, w3
  412d24:	bl	404d20 <sqrt@plt+0x3370>
  412d28:	ldr	x0, [sp, #16]
  412d2c:	bl	414294 <_ZdlPvm@@Base+0x440>
  412d30:	mov	x1, x0
  412d34:	ldr	x0, [sp, #24]
  412d38:	ldr	w0, [x0, #8]
  412d3c:	mov	w0, w0
  412d40:	udiv	x2, x1, x0
  412d44:	mul	x0, x2, x0
  412d48:	sub	x0, x1, x0
  412d4c:	str	w0, [sp, #44]
  412d50:	ldr	x0, [sp, #24]
  412d54:	ldr	x1, [x0]
  412d58:	ldr	w0, [sp, #44]
  412d5c:	lsl	x0, x0, #4
  412d60:	add	x0, x1, x0
  412d64:	ldr	x0, [x0]
  412d68:	cmp	x0, #0x0
  412d6c:	b.eq	412de0 <sqrt@plt+0x11430>  // b.none
  412d70:	ldr	x0, [sp, #24]
  412d74:	ldr	x1, [x0]
  412d78:	ldr	w0, [sp, #44]
  412d7c:	lsl	x0, x0, #4
  412d80:	add	x0, x1, x0
  412d84:	ldr	x0, [x0]
  412d88:	ldr	x1, [sp, #16]
  412d8c:	bl	401870 <strcmp@plt>
  412d90:	cmp	w0, #0x0
  412d94:	b.ne	412db4 <sqrt@plt+0x11404>  // b.any
  412d98:	ldr	x0, [sp, #24]
  412d9c:	ldr	x1, [x0]
  412da0:	ldr	w0, [sp, #44]
  412da4:	lsl	x0, x0, #4
  412da8:	add	x0, x1, x0
  412dac:	ldr	x0, [x0, #8]
  412db0:	b	412de4 <sqrt@plt+0x11434>
  412db4:	ldr	w0, [sp, #44]
  412db8:	cmp	w0, #0x0
  412dbc:	b.ne	412dd0 <sqrt@plt+0x11420>  // b.any
  412dc0:	ldr	x0, [sp, #24]
  412dc4:	ldr	w0, [x0, #8]
  412dc8:	sub	w0, w0, #0x1
  412dcc:	b	412dd8 <sqrt@plt+0x11428>
  412dd0:	ldr	w0, [sp, #44]
  412dd4:	sub	w0, w0, #0x1
  412dd8:	str	w0, [sp, #44]
  412ddc:	b	412d50 <sqrt@plt+0x113a0>
  412de0:	mov	x0, #0x0                   	// #0
  412de4:	ldp	x29, x30, [sp], #48
  412de8:	ret
  412dec:	stp	x29, x30, [sp, #-48]!
  412df0:	mov	x29, sp
  412df4:	str	x0, [sp, #24]
  412df8:	str	x1, [sp, #16]
  412dfc:	ldr	x0, [sp, #16]
  412e00:	ldr	x0, [x0]
  412e04:	str	x0, [sp, #32]
  412e08:	ldr	x0, [sp, #32]
  412e0c:	cmp	x0, #0x0
  412e10:	cset	w0, ne  // ne = any
  412e14:	and	w0, w0, #0xff
  412e18:	mov	w3, w0
  412e1c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x41ac>
  412e20:	add	x2, x0, #0xef8
  412e24:	mov	w1, #0x28                  	// #40
  412e28:	mov	w0, w3
  412e2c:	bl	404d20 <sqrt@plt+0x3370>
  412e30:	ldr	x0, [sp, #32]
  412e34:	bl	414294 <_ZdlPvm@@Base+0x440>
  412e38:	mov	x1, x0
  412e3c:	ldr	x0, [sp, #24]
  412e40:	ldr	w0, [x0, #8]
  412e44:	mov	w0, w0
  412e48:	udiv	x2, x1, x0
  412e4c:	mul	x0, x2, x0
  412e50:	sub	x0, x1, x0
  412e54:	str	w0, [sp, #44]
  412e58:	ldr	x0, [sp, #24]
  412e5c:	ldr	x1, [x0]
  412e60:	ldr	w0, [sp, #44]
  412e64:	lsl	x0, x0, #4
  412e68:	add	x0, x1, x0
  412e6c:	ldr	x0, [x0]
  412e70:	cmp	x0, #0x0
  412e74:	b.eq	412f08 <sqrt@plt+0x11558>  // b.none
  412e78:	ldr	x0, [sp, #24]
  412e7c:	ldr	x1, [x0]
  412e80:	ldr	w0, [sp, #44]
  412e84:	lsl	x0, x0, #4
  412e88:	add	x0, x1, x0
  412e8c:	ldr	x0, [x0]
  412e90:	ldr	x1, [sp, #32]
  412e94:	bl	401870 <strcmp@plt>
  412e98:	cmp	w0, #0x0
  412e9c:	b.ne	412edc <sqrt@plt+0x1152c>  // b.any
  412ea0:	ldr	x0, [sp, #24]
  412ea4:	ldr	x1, [x0]
  412ea8:	ldr	w0, [sp, #44]
  412eac:	lsl	x0, x0, #4
  412eb0:	add	x0, x1, x0
  412eb4:	ldr	x1, [x0]
  412eb8:	ldr	x0, [sp, #16]
  412ebc:	str	x1, [x0]
  412ec0:	ldr	x0, [sp, #24]
  412ec4:	ldr	x1, [x0]
  412ec8:	ldr	w0, [sp, #44]
  412ecc:	lsl	x0, x0, #4
  412ed0:	add	x0, x1, x0
  412ed4:	ldr	x0, [x0, #8]
  412ed8:	b	412f0c <sqrt@plt+0x1155c>
  412edc:	ldr	w0, [sp, #44]
  412ee0:	cmp	w0, #0x0
  412ee4:	b.ne	412ef8 <sqrt@plt+0x11548>  // b.any
  412ee8:	ldr	x0, [sp, #24]
  412eec:	ldr	w0, [x0, #8]
  412ef0:	sub	w0, w0, #0x1
  412ef4:	b	412f00 <sqrt@plt+0x11550>
  412ef8:	ldr	w0, [sp, #44]
  412efc:	sub	w0, w0, #0x1
  412f00:	str	w0, [sp, #44]
  412f04:	b	412e58 <sqrt@plt+0x114a8>
  412f08:	mov	x0, #0x0                   	// #0
  412f0c:	ldp	x29, x30, [sp], #48
  412f10:	ret
  412f14:	sub	sp, sp, #0x10
  412f18:	str	x0, [sp, #8]
  412f1c:	str	x1, [sp]
  412f20:	ldr	x0, [sp, #8]
  412f24:	ldr	x1, [sp]
  412f28:	str	x1, [x0]
  412f2c:	ldr	x0, [sp, #8]
  412f30:	str	wzr, [x0, #8]
  412f34:	nop
  412f38:	add	sp, sp, #0x10
  412f3c:	ret
  412f40:	sub	sp, sp, #0x30
  412f44:	str	x0, [sp, #24]
  412f48:	str	x1, [sp, #16]
  412f4c:	str	x2, [sp, #8]
  412f50:	ldr	x0, [sp, #24]
  412f54:	ldr	x0, [x0]
  412f58:	ldr	w0, [x0, #8]
  412f5c:	str	w0, [sp, #44]
  412f60:	ldr	x0, [sp, #24]
  412f64:	ldr	x0, [x0]
  412f68:	ldr	x0, [x0]
  412f6c:	str	x0, [sp, #32]
  412f70:	ldr	x0, [sp, #24]
  412f74:	ldr	w0, [x0, #8]
  412f78:	ldr	w1, [sp, #44]
  412f7c:	cmp	w1, w0
  412f80:	b.ls	413024 <sqrt@plt+0x11674>  // b.plast
  412f84:	ldr	x0, [sp, #24]
  412f88:	ldr	w0, [x0, #8]
  412f8c:	mov	w0, w0
  412f90:	lsl	x0, x0, #4
  412f94:	ldr	x1, [sp, #32]
  412f98:	add	x0, x1, x0
  412f9c:	ldr	x0, [x0]
  412fa0:	cmp	x0, #0x0
  412fa4:	b.eq	41300c <sqrt@plt+0x1165c>  // b.none
  412fa8:	ldr	x0, [sp, #24]
  412fac:	ldr	w0, [x0, #8]
  412fb0:	mov	w0, w0
  412fb4:	lsl	x0, x0, #4
  412fb8:	ldr	x1, [sp, #32]
  412fbc:	add	x0, x1, x0
  412fc0:	ldr	x1, [x0]
  412fc4:	ldr	x0, [sp, #16]
  412fc8:	str	x1, [x0]
  412fcc:	ldr	x0, [sp, #24]
  412fd0:	ldr	w0, [x0, #8]
  412fd4:	mov	w0, w0
  412fd8:	lsl	x0, x0, #4
  412fdc:	ldr	x1, [sp, #32]
  412fe0:	add	x0, x1, x0
  412fe4:	ldr	x1, [x0, #8]
  412fe8:	ldr	x0, [sp, #8]
  412fec:	str	x1, [x0]
  412ff0:	ldr	x0, [sp, #24]
  412ff4:	ldr	w0, [x0, #8]
  412ff8:	add	w1, w0, #0x1
  412ffc:	ldr	x0, [sp, #24]
  413000:	str	w1, [x0, #8]
  413004:	mov	w0, #0x1                   	// #1
  413008:	b	413028 <sqrt@plt+0x11678>
  41300c:	ldr	x0, [sp, #24]
  413010:	ldr	w0, [x0, #8]
  413014:	add	w1, w0, #0x1
  413018:	ldr	x0, [sp, #24]
  41301c:	str	w1, [x0, #8]
  413020:	b	412f70 <sqrt@plt+0x115c0>
  413024:	mov	w0, #0x0                   	// #0
  413028:	add	sp, sp, #0x30
  41302c:	ret
  413030:	sub	sp, sp, #0x10
  413034:	str	x0, [sp, #8]
  413038:	ldr	x0, [sp, #8]
  41303c:	mov	w1, #0xffffffff            	// #-1
  413040:	str	w1, [x0]
  413044:	ldr	x0, [sp, #8]
  413048:	str	xzr, [x0, #8]
  41304c:	nop
  413050:	add	sp, sp, #0x10
  413054:	ret
  413058:	stp	x29, x30, [sp, #-64]!
  41305c:	mov	x29, sp
  413060:	stp	x19, x20, [sp, #16]
  413064:	str	x21, [sp, #32]
  413068:	str	x0, [sp, #56]
  41306c:	ldr	x0, [sp, #56]
  413070:	mov	w1, #0x11                  	// #17
  413074:	str	w1, [x0, #8]
  413078:	mov	x19, #0x11                  	// #17
  41307c:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  413080:	cmp	x19, x0
  413084:	b.hi	4130a4 <sqrt@plt+0x116f4>  // b.pmore
  413088:	lsl	x0, x19, #4
  41308c:	bl	401610 <_Znam@plt>
  413090:	mov	x21, x0
  413094:	mov	x20, x21
  413098:	sub	x0, x19, #0x1
  41309c:	mov	x19, x0
  4130a0:	b	4130a8 <sqrt@plt+0x116f8>
  4130a4:	bl	401860 <__cxa_throw_bad_array_new_length@plt>
  4130a8:	cmp	x19, #0x0
  4130ac:	b.lt	4130c4 <sqrt@plt+0x11714>  // b.tstop
  4130b0:	mov	x0, x20
  4130b4:	bl	413030 <sqrt@plt+0x11680>
  4130b8:	add	x20, x20, #0x10
  4130bc:	sub	x19, x19, #0x1
  4130c0:	b	4130a8 <sqrt@plt+0x116f8>
  4130c4:	ldr	x0, [sp, #56]
  4130c8:	str	x21, [x0]
  4130cc:	ldr	x0, [sp, #56]
  4130d0:	str	wzr, [x0, #12]
  4130d4:	nop
  4130d8:	ldp	x19, x20, [sp, #16]
  4130dc:	ldr	x21, [sp, #32]
  4130e0:	ldp	x29, x30, [sp], #64
  4130e4:	ret
  4130e8:	stp	x29, x30, [sp, #-48]!
  4130ec:	mov	x29, sp
  4130f0:	str	x0, [sp, #24]
  4130f4:	str	wzr, [sp, #44]
  4130f8:	ldr	x0, [sp, #24]
  4130fc:	ldr	w0, [x0, #8]
  413100:	ldr	w1, [sp, #44]
  413104:	cmp	w1, w0
  413108:	b.cs	413158 <sqrt@plt+0x117a8>  // b.hs, b.nlast
  41310c:	ldr	x0, [sp, #24]
  413110:	ldr	x1, [x0]
  413114:	ldr	w0, [sp, #44]
  413118:	lsl	x0, x0, #4
  41311c:	add	x0, x1, x0
  413120:	ldr	x0, [x0, #8]
  413124:	cmp	x0, #0x0
  413128:	b.eq	413148 <sqrt@plt+0x11798>  // b.none
  41312c:	ldr	x0, [sp, #24]
  413130:	ldr	x1, [x0]
  413134:	ldr	w0, [sp, #44]
  413138:	lsl	x0, x0, #4
  41313c:	add	x0, x1, x0
  413140:	ldr	x0, [x0, #8]
  413144:	bl	401820 <_ZdaPv@plt>
  413148:	ldr	w0, [sp, #44]
  41314c:	add	w0, w0, #0x1
  413150:	str	w0, [sp, #44]
  413154:	b	4130f8 <sqrt@plt+0x11748>
  413158:	ldr	x0, [sp, #24]
  41315c:	ldr	x0, [x0]
  413160:	cmp	x0, #0x0
  413164:	b.eq	413174 <sqrt@plt+0x117c4>  // b.none
  413168:	ldr	x0, [sp, #24]
  41316c:	ldr	x0, [x0]
  413170:	bl	401820 <_ZdaPv@plt>
  413174:	nop
  413178:	ldp	x29, x30, [sp], #48
  41317c:	ret
  413180:	stp	x29, x30, [sp, #-112]!
  413184:	mov	x29, sp
  413188:	stp	x19, x20, [sp, #16]
  41318c:	str	x21, [sp, #32]
  413190:	str	x0, [sp, #72]
  413194:	str	w1, [sp, #68]
  413198:	str	x2, [sp, #56]
  41319c:	ldr	w0, [sp, #68]
  4131a0:	mvn	w0, w0
  4131a4:	lsr	w0, w0, #31
  4131a8:	and	w0, w0, #0xff
  4131ac:	mov	w3, w0
  4131b0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x41ac>
  4131b4:	add	x2, x0, #0xef8
  4131b8:	mov	w1, #0x2c                  	// #44
  4131bc:	mov	w0, w3
  4131c0:	bl	404d20 <sqrt@plt+0x3370>
  4131c4:	ldr	w0, [sp, #68]
  4131c8:	str	w0, [sp, #96]
  4131cc:	ldr	x0, [sp, #72]
  4131d0:	ldr	w1, [x0, #8]
  4131d4:	ldr	w0, [sp, #96]
  4131d8:	udiv	w2, w0, w1
  4131dc:	mul	w1, w2, w1
  4131e0:	sub	w0, w0, w1
  4131e4:	str	w0, [sp, #108]
  4131e8:	ldr	x0, [sp, #72]
  4131ec:	ldr	x1, [x0]
  4131f0:	ldr	w0, [sp, #108]
  4131f4:	lsl	x0, x0, #4
  4131f8:	add	x0, x1, x0
  4131fc:	ldr	w0, [x0]
  413200:	cmp	w0, #0x0
  413204:	b.lt	4132b4 <sqrt@plt+0x11904>  // b.tstop
  413208:	ldr	x0, [sp, #72]
  41320c:	ldr	x1, [x0]
  413210:	ldr	w0, [sp, #108]
  413214:	lsl	x0, x0, #4
  413218:	add	x0, x1, x0
  41321c:	ldr	w0, [x0]
  413220:	ldr	w1, [sp, #68]
  413224:	cmp	w1, w0
  413228:	b.ne	413288 <sqrt@plt+0x118d8>  // b.any
  41322c:	ldr	x0, [sp, #72]
  413230:	ldr	x1, [x0]
  413234:	ldr	w0, [sp, #108]
  413238:	lsl	x0, x0, #4
  41323c:	add	x0, x1, x0
  413240:	ldr	x0, [x0, #8]
  413244:	cmp	x0, #0x0
  413248:	b.eq	413268 <sqrt@plt+0x118b8>  // b.none
  41324c:	ldr	x0, [sp, #72]
  413250:	ldr	x1, [x0]
  413254:	ldr	w0, [sp, #108]
  413258:	lsl	x0, x0, #4
  41325c:	add	x0, x1, x0
  413260:	ldr	x0, [x0, #8]
  413264:	bl	401820 <_ZdaPv@plt>
  413268:	ldr	x0, [sp, #72]
  41326c:	ldr	x1, [x0]
  413270:	ldr	w0, [sp, #108]
  413274:	lsl	x0, x0, #4
  413278:	add	x0, x1, x0
  41327c:	ldr	x1, [sp, #56]
  413280:	str	x1, [x0, #8]
  413284:	b	413574 <sqrt@plt+0x11bc4>
  413288:	ldr	w0, [sp, #108]
  41328c:	cmp	w0, #0x0
  413290:	b.ne	4132a4 <sqrt@plt+0x118f4>  // b.any
  413294:	ldr	x0, [sp, #72]
  413298:	ldr	w0, [x0, #8]
  41329c:	sub	w0, w0, #0x1
  4132a0:	b	4132ac <sqrt@plt+0x118fc>
  4132a4:	ldr	w0, [sp, #108]
  4132a8:	sub	w0, w0, #0x1
  4132ac:	str	w0, [sp, #108]
  4132b0:	b	4131e8 <sqrt@plt+0x11838>
  4132b4:	ldr	x0, [sp, #56]
  4132b8:	cmp	x0, #0x0
  4132bc:	b.eq	413570 <sqrt@plt+0x11bc0>  // b.none
  4132c0:	ldr	x0, [sp, #72]
  4132c4:	ldr	w1, [x0, #12]
  4132c8:	mov	w0, w1
  4132cc:	lsl	w0, w0, #1
  4132d0:	add	w1, w0, w1
  4132d4:	ldr	x0, [sp, #72]
  4132d8:	ldr	w0, [x0, #8]
  4132dc:	lsl	w0, w0, #1
  4132e0:	cmp	w1, w0
  4132e4:	b.cc	413520 <sqrt@plt+0x11b70>  // b.lo, b.ul, b.last
  4132e8:	ldr	x0, [sp, #72]
  4132ec:	ldr	x0, [x0]
  4132f0:	str	x0, [sp, #88]
  4132f4:	ldr	x0, [sp, #72]
  4132f8:	ldr	w0, [x0, #8]
  4132fc:	str	w0, [sp, #84]
  413300:	ldr	x0, [sp, #72]
  413304:	ldr	w0, [x0, #8]
  413308:	bl	414360 <_ZdlPvm@@Base+0x50c>
  41330c:	mov	w1, w0
  413310:	ldr	x0, [sp, #72]
  413314:	str	w1, [x0, #8]
  413318:	ldr	x0, [sp, #72]
  41331c:	ldr	w0, [x0, #8]
  413320:	mov	w19, w0
  413324:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  413328:	cmp	x19, x0
  41332c:	b.hi	41334c <sqrt@plt+0x1199c>  // b.pmore
  413330:	lsl	x0, x19, #4
  413334:	bl	401610 <_Znam@plt>
  413338:	mov	x21, x0
  41333c:	mov	x20, x21
  413340:	sub	x0, x19, #0x1
  413344:	mov	x19, x0
  413348:	b	413350 <sqrt@plt+0x119a0>
  41334c:	bl	401860 <__cxa_throw_bad_array_new_length@plt>
  413350:	cmp	x19, #0x0
  413354:	b.lt	41336c <sqrt@plt+0x119bc>  // b.tstop
  413358:	mov	x0, x20
  41335c:	bl	413030 <sqrt@plt+0x11680>
  413360:	add	x20, x20, #0x10
  413364:	sub	x19, x19, #0x1
  413368:	b	413350 <sqrt@plt+0x119a0>
  41336c:	ldr	x0, [sp, #72]
  413370:	str	x21, [x0]
  413374:	str	wzr, [sp, #104]
  413378:	ldr	w1, [sp, #104]
  41337c:	ldr	w0, [sp, #84]
  413380:	cmp	w1, w0
  413384:	b.cs	4134a4 <sqrt@plt+0x11af4>  // b.hs, b.nlast
  413388:	ldr	w0, [sp, #104]
  41338c:	lsl	x0, x0, #4
  413390:	ldr	x1, [sp, #88]
  413394:	add	x0, x1, x0
  413398:	ldr	w0, [x0]
  41339c:	cmp	w0, #0x0
  4133a0:	b.lt	413494 <sqrt@plt+0x11ae4>  // b.tstop
  4133a4:	ldr	w0, [sp, #104]
  4133a8:	lsl	x0, x0, #4
  4133ac:	ldr	x1, [sp, #88]
  4133b0:	add	x0, x1, x0
  4133b4:	ldr	x0, [x0, #8]
  4133b8:	cmp	x0, #0x0
  4133bc:	b.eq	413494 <sqrt@plt+0x11ae4>  // b.none
  4133c0:	ldr	w0, [sp, #104]
  4133c4:	lsl	x0, x0, #4
  4133c8:	ldr	x1, [sp, #88]
  4133cc:	add	x0, x1, x0
  4133d0:	ldr	w0, [x0]
  4133d4:	mov	w1, w0
  4133d8:	ldr	x0, [sp, #72]
  4133dc:	ldr	w0, [x0, #8]
  4133e0:	udiv	w2, w1, w0
  4133e4:	mul	w0, w2, w0
  4133e8:	sub	w0, w1, w0
  4133ec:	str	w0, [sp, #100]
  4133f0:	ldr	x0, [sp, #72]
  4133f4:	ldr	x1, [x0]
  4133f8:	ldr	w0, [sp, #100]
  4133fc:	lsl	x0, x0, #4
  413400:	add	x0, x1, x0
  413404:	ldr	w0, [x0]
  413408:	cmp	w0, #0x0
  41340c:	b.lt	41343c <sqrt@plt+0x11a8c>  // b.tstop
  413410:	ldr	w0, [sp, #100]
  413414:	cmp	w0, #0x0
  413418:	b.ne	41342c <sqrt@plt+0x11a7c>  // b.any
  41341c:	ldr	x0, [sp, #72]
  413420:	ldr	w0, [x0, #8]
  413424:	sub	w0, w0, #0x1
  413428:	b	413434 <sqrt@plt+0x11a84>
  41342c:	ldr	w0, [sp, #100]
  413430:	sub	w0, w0, #0x1
  413434:	str	w0, [sp, #100]
  413438:	b	4133f0 <sqrt@plt+0x11a40>
  41343c:	ldr	w0, [sp, #104]
  413440:	lsl	x0, x0, #4
  413444:	ldr	x1, [sp, #88]
  413448:	add	x1, x1, x0
  41344c:	ldr	x0, [sp, #72]
  413450:	ldr	x2, [x0]
  413454:	ldr	w0, [sp, #100]
  413458:	lsl	x0, x0, #4
  41345c:	add	x0, x2, x0
  413460:	ldr	w1, [x1]
  413464:	str	w1, [x0]
  413468:	ldr	w0, [sp, #104]
  41346c:	lsl	x0, x0, #4
  413470:	ldr	x1, [sp, #88]
  413474:	add	x1, x1, x0
  413478:	ldr	x0, [sp, #72]
  41347c:	ldr	x2, [x0]
  413480:	ldr	w0, [sp, #100]
  413484:	lsl	x0, x0, #4
  413488:	add	x0, x2, x0
  41348c:	ldr	x1, [x1, #8]
  413490:	str	x1, [x0, #8]
  413494:	ldr	w0, [sp, #104]
  413498:	add	w0, w0, #0x1
  41349c:	str	w0, [sp, #104]
  4134a0:	b	413378 <sqrt@plt+0x119c8>
  4134a4:	ldr	x0, [sp, #72]
  4134a8:	ldr	w1, [x0, #8]
  4134ac:	ldr	w0, [sp, #96]
  4134b0:	udiv	w2, w0, w1
  4134b4:	mul	w1, w2, w1
  4134b8:	sub	w0, w0, w1
  4134bc:	str	w0, [sp, #108]
  4134c0:	ldr	x0, [sp, #72]
  4134c4:	ldr	x1, [x0]
  4134c8:	ldr	w0, [sp, #108]
  4134cc:	lsl	x0, x0, #4
  4134d0:	add	x0, x1, x0
  4134d4:	ldr	w0, [x0]
  4134d8:	cmp	w0, #0x0
  4134dc:	b.lt	41350c <sqrt@plt+0x11b5c>  // b.tstop
  4134e0:	ldr	w0, [sp, #108]
  4134e4:	cmp	w0, #0x0
  4134e8:	b.ne	4134fc <sqrt@plt+0x11b4c>  // b.any
  4134ec:	ldr	x0, [sp, #72]
  4134f0:	ldr	w0, [x0, #8]
  4134f4:	sub	w0, w0, #0x1
  4134f8:	b	413504 <sqrt@plt+0x11b54>
  4134fc:	ldr	w0, [sp, #108]
  413500:	sub	w0, w0, #0x1
  413504:	str	w0, [sp, #108]
  413508:	b	4134c0 <sqrt@plt+0x11b10>
  41350c:	ldr	x0, [sp, #88]
  413510:	cmp	x0, #0x0
  413514:	b.eq	413520 <sqrt@plt+0x11b70>  // b.none
  413518:	ldr	x0, [sp, #88]
  41351c:	bl	401820 <_ZdaPv@plt>
  413520:	ldr	x0, [sp, #72]
  413524:	ldr	x1, [x0]
  413528:	ldr	w0, [sp, #108]
  41352c:	lsl	x0, x0, #4
  413530:	add	x0, x1, x0
  413534:	ldr	w1, [sp, #68]
  413538:	str	w1, [x0]
  41353c:	ldr	x0, [sp, #72]
  413540:	ldr	x1, [x0]
  413544:	ldr	w0, [sp, #108]
  413548:	lsl	x0, x0, #4
  41354c:	add	x0, x1, x0
  413550:	ldr	x1, [sp, #56]
  413554:	str	x1, [x0, #8]
  413558:	ldr	x0, [sp, #72]
  41355c:	ldr	w0, [x0, #12]
  413560:	add	w1, w0, #0x1
  413564:	ldr	x0, [sp, #72]
  413568:	str	w1, [x0, #12]
  41356c:	b	413574 <sqrt@plt+0x11bc4>
  413570:	nop
  413574:	ldp	x19, x20, [sp, #16]
  413578:	ldr	x21, [sp, #32]
  41357c:	ldp	x29, x30, [sp], #112
  413580:	ret
  413584:	stp	x29, x30, [sp, #-48]!
  413588:	mov	x29, sp
  41358c:	str	x0, [sp, #24]
  413590:	str	w1, [sp, #20]
  413594:	ldr	w0, [sp, #20]
  413598:	mvn	w0, w0
  41359c:	lsr	w0, w0, #31
  4135a0:	and	w0, w0, #0xff
  4135a4:	mov	w3, w0
  4135a8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x41ac>
  4135ac:	add	x2, x0, #0xef8
  4135b0:	mov	w1, #0x2c                  	// #44
  4135b4:	mov	w0, w3
  4135b8:	bl	404d20 <sqrt@plt+0x3370>
  4135bc:	ldr	w0, [sp, #20]
  4135c0:	ldr	x1, [sp, #24]
  4135c4:	ldr	w1, [x1, #8]
  4135c8:	udiv	w2, w0, w1
  4135cc:	mul	w1, w2, w1
  4135d0:	sub	w0, w0, w1
  4135d4:	str	w0, [sp, #44]
  4135d8:	ldr	x0, [sp, #24]
  4135dc:	ldr	x1, [x0]
  4135e0:	ldr	w0, [sp, #44]
  4135e4:	lsl	x0, x0, #4
  4135e8:	add	x0, x1, x0
  4135ec:	ldr	w0, [x0]
  4135f0:	cmp	w0, #0x0
  4135f4:	b.lt	413664 <sqrt@plt+0x11cb4>  // b.tstop
  4135f8:	ldr	x0, [sp, #24]
  4135fc:	ldr	x1, [x0]
  413600:	ldr	w0, [sp, #44]
  413604:	lsl	x0, x0, #4
  413608:	add	x0, x1, x0
  41360c:	ldr	w0, [x0]
  413610:	ldr	w1, [sp, #20]
  413614:	cmp	w1, w0
  413618:	b.ne	413638 <sqrt@plt+0x11c88>  // b.any
  41361c:	ldr	x0, [sp, #24]
  413620:	ldr	x1, [x0]
  413624:	ldr	w0, [sp, #44]
  413628:	lsl	x0, x0, #4
  41362c:	add	x0, x1, x0
  413630:	ldr	x0, [x0, #8]
  413634:	b	413668 <sqrt@plt+0x11cb8>
  413638:	ldr	w0, [sp, #44]
  41363c:	cmp	w0, #0x0
  413640:	b.ne	413654 <sqrt@plt+0x11ca4>  // b.any
  413644:	ldr	x0, [sp, #24]
  413648:	ldr	w0, [x0, #8]
  41364c:	sub	w0, w0, #0x1
  413650:	b	41365c <sqrt@plt+0x11cac>
  413654:	ldr	w0, [sp, #44]
  413658:	sub	w0, w0, #0x1
  41365c:	str	w0, [sp, #44]
  413660:	b	4135d8 <sqrt@plt+0x11c28>
  413664:	mov	x0, #0x0                   	// #0
  413668:	ldp	x29, x30, [sp], #48
  41366c:	ret
  413670:	sub	sp, sp, #0x10
  413674:	str	x0, [sp, #8]
  413678:	str	x1, [sp]
  41367c:	ldr	x0, [sp, #8]
  413680:	ldr	x1, [sp]
  413684:	str	x1, [x0]
  413688:	ldr	x0, [sp, #8]
  41368c:	str	wzr, [x0, #8]
  413690:	nop
  413694:	add	sp, sp, #0x10
  413698:	ret
  41369c:	sub	sp, sp, #0x30
  4136a0:	str	x0, [sp, #24]
  4136a4:	str	x1, [sp, #16]
  4136a8:	str	x2, [sp, #8]
  4136ac:	ldr	x0, [sp, #24]
  4136b0:	ldr	x0, [x0]
  4136b4:	ldr	w0, [x0, #8]
  4136b8:	str	w0, [sp, #44]
  4136bc:	ldr	x0, [sp, #24]
  4136c0:	ldr	x0, [x0]
  4136c4:	ldr	x0, [x0]
  4136c8:	str	x0, [sp, #32]
  4136cc:	ldr	x0, [sp, #24]
  4136d0:	ldr	w0, [x0, #8]
  4136d4:	ldr	w1, [sp, #44]
  4136d8:	cmp	w1, w0
  4136dc:	b.ls	413780 <sqrt@plt+0x11dd0>  // b.plast
  4136e0:	ldr	x0, [sp, #24]
  4136e4:	ldr	w0, [x0, #8]
  4136e8:	mov	w0, w0
  4136ec:	lsl	x0, x0, #4
  4136f0:	ldr	x1, [sp, #32]
  4136f4:	add	x0, x1, x0
  4136f8:	ldr	w0, [x0]
  4136fc:	cmp	w0, #0x0
  413700:	b.lt	413768 <sqrt@plt+0x11db8>  // b.tstop
  413704:	ldr	x0, [sp, #24]
  413708:	ldr	w0, [x0, #8]
  41370c:	mov	w0, w0
  413710:	lsl	x0, x0, #4
  413714:	ldr	x1, [sp, #32]
  413718:	add	x0, x1, x0
  41371c:	ldr	w1, [x0]
  413720:	ldr	x0, [sp, #16]
  413724:	str	w1, [x0]
  413728:	ldr	x0, [sp, #24]
  41372c:	ldr	w0, [x0, #8]
  413730:	mov	w0, w0
  413734:	lsl	x0, x0, #4
  413738:	ldr	x1, [sp, #32]
  41373c:	add	x0, x1, x0
  413740:	ldr	x1, [x0, #8]
  413744:	ldr	x0, [sp, #8]
  413748:	str	x1, [x0]
  41374c:	ldr	x0, [sp, #24]
  413750:	ldr	w0, [x0, #8]
  413754:	add	w1, w0, #0x1
  413758:	ldr	x0, [sp, #24]
  41375c:	str	w1, [x0, #8]
  413760:	mov	w0, #0x1                   	// #1
  413764:	b	413784 <sqrt@plt+0x11dd4>
  413768:	ldr	x0, [sp, #24]
  41376c:	ldr	w0, [x0, #8]
  413770:	add	w1, w0, #0x1
  413774:	ldr	x0, [sp, #24]
  413778:	str	w1, [x0, #8]
  41377c:	b	4136cc <sqrt@plt+0x11d1c>
  413780:	mov	w0, #0x0                   	// #0
  413784:	add	sp, sp, #0x30
  413788:	ret
  41378c:	stp	x29, x30, [sp, #-64]!
  413790:	mov	x29, sp
  413794:	str	x19, [sp, #16]
  413798:	str	x0, [sp, #40]
  41379c:	ldr	x0, [sp, #40]
  4137a0:	str	wzr, [x0]
  4137a4:	ldr	x0, [sp, #40]
  4137a8:	add	x0, x0, #0x8
  4137ac:	bl	4127bc <sqrt@plt+0x10e0c>
  4137b0:	ldr	x0, [sp, #40]
  4137b4:	add	x0, x0, #0x818
  4137b8:	bl	413058 <sqrt@plt+0x116a8>
  4137bc:	str	wzr, [sp, #60]
  4137c0:	ldr	w0, [sp, #60]
  4137c4:	cmp	w0, #0xff
  4137c8:	b.gt	4137f4 <sqrt@plt+0x11e44>
  4137cc:	ldr	x1, [sp, #40]
  4137d0:	ldrsw	x0, [sp, #60]
  4137d4:	add	x0, x0, #0x2
  4137d8:	lsl	x0, x0, #3
  4137dc:	add	x0, x1, x0
  4137e0:	str	xzr, [x0, #8]
  4137e4:	ldr	w0, [sp, #60]
  4137e8:	add	w0, w0, #0x1
  4137ec:	str	w0, [sp, #60]
  4137f0:	b	4137c0 <sqrt@plt+0x11e10>
  4137f4:	str	wzr, [sp, #60]
  4137f8:	ldr	w0, [sp, #60]
  4137fc:	cmp	w0, #0xff
  413800:	b.gt	413844 <sqrt@plt+0x11e94>
  413804:	ldr	x1, [sp, #40]
  413808:	ldrsw	x0, [sp, #60]
  41380c:	add	x0, x0, #0x104
  413810:	lsl	x0, x0, #3
  413814:	add	x0, x1, x0
  413818:	str	xzr, [x0, #8]
  41381c:	ldr	w0, [sp, #60]
  413820:	add	w0, w0, #0x1
  413824:	str	w0, [sp, #60]
  413828:	b	4137f8 <sqrt@plt+0x11e48>
  41382c:	mov	x19, x0
  413830:	ldr	x0, [sp, #40]
  413834:	add	x0, x0, #0x8
  413838:	bl	41284c <sqrt@plt+0x10e9c>
  41383c:	mov	x0, x19
  413840:	bl	401940 <_Unwind_Resume@plt>
  413844:	nop
  413848:	ldr	x19, [sp, #16]
  41384c:	ldp	x29, x30, [sp], #64
  413850:	ret
  413854:	stp	x29, x30, [sp, #-32]!
  413858:	mov	x29, sp
  41385c:	str	x0, [sp, #24]
  413860:	ldr	x0, [sp, #24]
  413864:	add	x0, x0, #0x818
  413868:	bl	4130e8 <sqrt@plt+0x11738>
  41386c:	ldr	x0, [sp, #24]
  413870:	add	x0, x0, #0x8
  413874:	bl	41284c <sqrt@plt+0x10e9c>
  413878:	nop
  41387c:	ldp	x29, x30, [sp], #32
  413880:	ret
  413884:	stp	x29, x30, [sp, #-64]!
  413888:	mov	x29, sp
  41388c:	str	x19, [sp, #16]
  413890:	str	x0, [sp, #40]
  413894:	strb	w1, [sp, #39]
  413898:	ldrb	w0, [sp, #39]
  41389c:	ldr	x1, [sp, #40]
  4138a0:	sxtw	x0, w0
  4138a4:	add	x0, x0, #0x2
  4138a8:	lsl	x0, x0, #3
  4138ac:	add	x0, x1, x0
  4138b0:	ldr	x0, [x0, #8]
  4138b4:	cmp	x0, #0x0
  4138b8:	b.ne	413958 <sqrt@plt+0x11fa8>  // b.any
  4138bc:	add	x3, sp, #0x30
  4138c0:	mov	x2, #0x4                   	// #4
  4138c4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x41ac>
  4138c8:	add	x1, x0, #0xf20
  4138cc:	mov	x0, x3
  4138d0:	bl	401630 <memcpy@plt>
  4138d4:	add	x19, sp, #0x30
  4138d8:	add	x19, x19, #0x4
  4138dc:	ldrb	w0, [sp, #39]
  4138e0:	bl	4125ac <sqrt@plt+0x10bfc>
  4138e4:	mov	x1, x0
  4138e8:	mov	x0, x19
  4138ec:	bl	401700 <strcpy@plt>
  4138f0:	mov	x0, #0x10                  	// #16
  4138f4:	bl	413d98 <_Znwm@@Base>
  4138f8:	str	x0, [sp, #56]
  4138fc:	ldr	x0, [sp, #40]
  413900:	ldr	w0, [x0]
  413904:	add	w2, w0, #0x1
  413908:	ldr	x1, [sp, #40]
  41390c:	str	w2, [x1]
  413910:	ldr	x1, [sp, #56]
  413914:	str	w0, [x1]
  413918:	ldr	x0, [sp, #56]
  41391c:	mov	w1, #0xffffffff            	// #-1
  413920:	str	w1, [x0, #4]
  413924:	add	x0, sp, #0x30
  413928:	bl	414dcc <_ZdlPvm@@Base+0xf78>
  41392c:	mov	x1, x0
  413930:	ldr	x0, [sp, #56]
  413934:	str	x1, [x0, #8]
  413938:	ldrb	w0, [sp, #39]
  41393c:	ldr	x1, [sp, #40]
  413940:	sxtw	x0, w0
  413944:	add	x0, x0, #0x2
  413948:	lsl	x0, x0, #3
  41394c:	add	x0, x1, x0
  413950:	ldr	x1, [sp, #56]
  413954:	str	x1, [x0, #8]
  413958:	ldrb	w0, [sp, #39]
  41395c:	ldr	x1, [sp, #40]
  413960:	sxtw	x0, w0
  413964:	add	x0, x0, #0x2
  413968:	lsl	x0, x0, #3
  41396c:	add	x0, x1, x0
  413970:	ldr	x0, [x0, #8]
  413974:	ldr	x19, [sp, #16]
  413978:	ldp	x29, x30, [sp], #64
  41397c:	ret
  413980:	stp	x29, x30, [sp, #-32]!
  413984:	mov	x29, sp
  413988:	str	w0, [sp, #28]
  41398c:	ldr	w1, [sp, #28]
  413990:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  413994:	add	x0, x0, #0xb98
  413998:	bl	413c30 <sqrt@plt+0x12280>
  41399c:	ldp	x29, x30, [sp], #32
  4139a0:	ret
  4139a4:	stp	x29, x30, [sp, #-32]!
  4139a8:	mov	x29, sp
  4139ac:	str	x0, [sp, #24]
  4139b0:	ldr	x0, [sp, #24]
  4139b4:	cmp	x0, #0x0
  4139b8:	b.eq	4139e4 <sqrt@plt+0x12034>  // b.none
  4139bc:	ldr	x0, [sp, #24]
  4139c0:	ldrb	w0, [x0]
  4139c4:	cmp	w0, #0x0
  4139c8:	b.eq	4139e4 <sqrt@plt+0x12034>  // b.none
  4139cc:	ldr	x0, [sp, #24]
  4139d0:	ldrb	w0, [x0]
  4139d4:	cmp	w0, #0x20
  4139d8:	b.eq	4139e4 <sqrt@plt+0x12034>  // b.none
  4139dc:	mov	w0, #0x1                   	// #1
  4139e0:	b	4139e8 <sqrt@plt+0x12038>
  4139e4:	mov	w0, #0x0                   	// #0
  4139e8:	mov	w3, w0
  4139ec:	adrp	x0, 418000 <_ZdlPvm@@Base+0x41ac>
  4139f0:	add	x2, x0, #0xef8
  4139f4:	mov	w1, #0x96                  	// #150
  4139f8:	mov	w0, w3
  4139fc:	bl	404d20 <sqrt@plt+0x3370>
  413a00:	ldr	x0, [sp, #24]
  413a04:	add	x0, x0, #0x1
  413a08:	ldrb	w0, [x0]
  413a0c:	cmp	w0, #0x0
  413a10:	b.ne	413a30 <sqrt@plt+0x12080>  // b.any
  413a14:	ldr	x0, [sp, #24]
  413a18:	ldrb	w0, [x0]
  413a1c:	mov	w1, w0
  413a20:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  413a24:	add	x0, x0, #0xb98
  413a28:	bl	413884 <sqrt@plt+0x11ed4>
  413a2c:	b	413a44 <sqrt@plt+0x12094>
  413a30:	ldr	x1, [sp, #24]
  413a34:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  413a38:	add	x0, x0, #0xb98
  413a3c:	bl	413ae8 <sqrt@plt+0x12138>
  413a40:	nop
  413a44:	ldp	x29, x30, [sp], #32
  413a48:	ret
  413a4c:	sub	sp, sp, #0x20
  413a50:	str	x0, [sp, #8]
  413a54:	ldr	x0, [sp, #8]
  413a58:	str	x0, [sp, #24]
  413a5c:	ldr	x0, [sp, #24]
  413a60:	ldr	x0, [x0, #8]
  413a64:	add	sp, sp, #0x20
  413a68:	ret
  413a6c:	stp	x29, x30, [sp, #-32]!
  413a70:	mov	x29, sp
  413a74:	str	w0, [sp, #28]
  413a78:	str	w1, [sp, #24]
  413a7c:	ldr	w0, [sp, #28]
  413a80:	cmp	w0, #0x1
  413a84:	b.ne	413ac0 <sqrt@plt+0x12110>  // b.any
  413a88:	ldr	w1, [sp, #24]
  413a8c:	mov	w0, #0xffff                	// #65535
  413a90:	cmp	w1, w0
  413a94:	b.ne	413ac0 <sqrt@plt+0x12110>  // b.any
  413a98:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  413a9c:	add	x0, x0, #0xb98
  413aa0:	bl	41378c <sqrt@plt+0x11ddc>
  413aa4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  413aa8:	add	x2, x0, #0x1e0
  413aac:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  413ab0:	add	x1, x0, #0xb98
  413ab4:	adrp	x0, 413000 <sqrt@plt+0x11650>
  413ab8:	add	x0, x0, #0x854
  413abc:	bl	4017f0 <__cxa_atexit@plt>
  413ac0:	nop
  413ac4:	ldp	x29, x30, [sp], #32
  413ac8:	ret
  413acc:	stp	x29, x30, [sp, #-16]!
  413ad0:	mov	x29, sp
  413ad4:	mov	w1, #0xffff                	// #65535
  413ad8:	mov	w0, #0x1                   	// #1
  413adc:	bl	413a6c <sqrt@plt+0x120bc>
  413ae0:	ldp	x29, x30, [sp], #16
  413ae4:	ret
  413ae8:	stp	x29, x30, [sp, #-64]!
  413aec:	mov	x29, sp
  413af0:	str	x0, [sp, #24]
  413af4:	str	x1, [sp, #16]
  413af8:	ldr	x0, [sp, #16]
  413afc:	ldrb	w0, [x0]
  413b00:	cmp	w0, #0x63
  413b04:	b.ne	413bb0 <sqrt@plt+0x12200>  // b.any
  413b08:	ldr	x0, [sp, #16]
  413b0c:	add	x0, x0, #0x1
  413b10:	ldrb	w0, [x0]
  413b14:	cmp	w0, #0x68
  413b18:	b.ne	413bb0 <sqrt@plt+0x12200>  // b.any
  413b1c:	ldr	x0, [sp, #16]
  413b20:	add	x0, x0, #0x2
  413b24:	ldrb	w0, [x0]
  413b28:	cmp	w0, #0x61
  413b2c:	b.ne	413bb0 <sqrt@plt+0x12200>  // b.any
  413b30:	ldr	x0, [sp, #16]
  413b34:	add	x0, x0, #0x3
  413b38:	ldrb	w0, [x0]
  413b3c:	cmp	w0, #0x72
  413b40:	b.ne	413bb0 <sqrt@plt+0x12200>  // b.any
  413b44:	ldr	x0, [sp, #16]
  413b48:	add	x0, x0, #0x4
  413b4c:	add	x1, sp, #0x28
  413b50:	mov	w2, #0xa                   	// #10
  413b54:	bl	4016c0 <strtol@plt>
  413b58:	str	x0, [sp, #48]
  413b5c:	ldr	x0, [sp, #16]
  413b60:	add	x1, x0, #0x4
  413b64:	ldr	x0, [sp, #40]
  413b68:	cmp	x1, x0
  413b6c:	b.eq	413bb0 <sqrt@plt+0x12200>  // b.none
  413b70:	ldr	x0, [sp, #40]
  413b74:	ldrb	w0, [x0]
  413b78:	cmp	w0, #0x0
  413b7c:	b.ne	413bb0 <sqrt@plt+0x12200>  // b.any
  413b80:	ldr	x0, [sp, #48]
  413b84:	cmp	x0, #0x0
  413b88:	b.lt	413bb0 <sqrt@plt+0x12200>  // b.tstop
  413b8c:	ldr	x0, [sp, #48]
  413b90:	cmp	x0, #0xff
  413b94:	b.gt	413bb0 <sqrt@plt+0x12200>
  413b98:	ldr	x0, [sp, #48]
  413b9c:	and	w0, w0, #0xff
  413ba0:	mov	w1, w0
  413ba4:	ldr	x0, [sp, #24]
  413ba8:	bl	413884 <sqrt@plt+0x11ed4>
  413bac:	b	413c28 <sqrt@plt+0x12278>
  413bb0:	ldr	x0, [sp, #24]
  413bb4:	add	x0, x0, #0x8
  413bb8:	add	x1, sp, #0x10
  413bbc:	bl	412dec <sqrt@plt+0x1143c>
  413bc0:	str	x0, [sp, #56]
  413bc4:	ldr	x0, [sp, #56]
  413bc8:	cmp	x0, #0x0
  413bcc:	b.ne	413c24 <sqrt@plt+0x12274>  // b.any
  413bd0:	mov	x0, #0x10                  	// #16
  413bd4:	bl	401610 <_Znam@plt>
  413bd8:	str	x0, [sp, #56]
  413bdc:	ldr	x0, [sp, #24]
  413be0:	ldr	w0, [x0]
  413be4:	add	w2, w0, #0x1
  413be8:	ldr	x1, [sp, #24]
  413bec:	str	w2, [x1]
  413bf0:	ldr	x1, [sp, #56]
  413bf4:	str	w0, [x1]
  413bf8:	ldr	x0, [sp, #56]
  413bfc:	mov	w1, #0xffffffff            	// #-1
  413c00:	str	w1, [x0, #4]
  413c04:	ldr	x0, [sp, #24]
  413c08:	add	x0, x0, #0x8
  413c0c:	ldr	x1, [sp, #16]
  413c10:	ldr	x2, [sp, #56]
  413c14:	bl	4128c4 <sqrt@plt+0x10f14>
  413c18:	mov	x1, x0
  413c1c:	ldr	x0, [sp, #56]
  413c20:	str	x1, [x0, #8]
  413c24:	ldr	x0, [sp, #56]
  413c28:	ldp	x29, x30, [sp], #64
  413c2c:	ret
  413c30:	stp	x29, x30, [sp, #-48]!
  413c34:	mov	x29, sp
  413c38:	str	x0, [sp, #24]
  413c3c:	str	w1, [sp, #20]
  413c40:	ldr	w0, [sp, #20]
  413c44:	cmp	w0, #0x0
  413c48:	b.lt	413cec <sqrt@plt+0x1233c>  // b.tstop
  413c4c:	ldr	w0, [sp, #20]
  413c50:	cmp	w0, #0xff
  413c54:	b.gt	413cec <sqrt@plt+0x1233c>
  413c58:	ldr	x1, [sp, #24]
  413c5c:	ldrsw	x0, [sp, #20]
  413c60:	add	x0, x0, #0x104
  413c64:	lsl	x0, x0, #3
  413c68:	add	x0, x1, x0
  413c6c:	ldr	x0, [x0, #8]
  413c70:	cmp	x0, #0x0
  413c74:	b.ne	413cd0 <sqrt@plt+0x12320>  // b.any
  413c78:	mov	x0, #0x10                  	// #16
  413c7c:	bl	413d98 <_Znwm@@Base>
  413c80:	str	x0, [sp, #32]
  413c84:	ldr	x0, [sp, #24]
  413c88:	ldr	w0, [x0]
  413c8c:	add	w2, w0, #0x1
  413c90:	ldr	x1, [sp, #24]
  413c94:	str	w2, [x1]
  413c98:	ldr	x1, [sp, #32]
  413c9c:	str	w0, [x1]
  413ca0:	ldr	x0, [sp, #32]
  413ca4:	ldr	w1, [sp, #20]
  413ca8:	str	w1, [x0, #4]
  413cac:	ldr	x0, [sp, #32]
  413cb0:	str	xzr, [x0, #8]
  413cb4:	ldr	x1, [sp, #24]
  413cb8:	ldrsw	x0, [sp, #20]
  413cbc:	add	x0, x0, #0x104
  413cc0:	lsl	x0, x0, #3
  413cc4:	add	x0, x1, x0
  413cc8:	ldr	x1, [sp, #32]
  413ccc:	str	x1, [x0, #8]
  413cd0:	ldr	x1, [sp, #24]
  413cd4:	ldrsw	x0, [sp, #20]
  413cd8:	add	x0, x0, #0x104
  413cdc:	lsl	x0, x0, #3
  413ce0:	add	x0, x1, x0
  413ce4:	ldr	x0, [x0, #8]
  413ce8:	b	413d60 <sqrt@plt+0x123b0>
  413cec:	ldr	x0, [sp, #24]
  413cf0:	add	x0, x0, #0x818
  413cf4:	ldr	w1, [sp, #20]
  413cf8:	bl	413584 <sqrt@plt+0x11bd4>
  413cfc:	str	x0, [sp, #40]
  413d00:	ldr	x0, [sp, #40]
  413d04:	cmp	x0, #0x0
  413d08:	b.ne	413d5c <sqrt@plt+0x123ac>  // b.any
  413d0c:	mov	x0, #0x10                  	// #16
  413d10:	bl	401610 <_Znam@plt>
  413d14:	str	x0, [sp, #40]
  413d18:	ldr	x0, [sp, #24]
  413d1c:	ldr	w0, [x0]
  413d20:	add	w2, w0, #0x1
  413d24:	ldr	x1, [sp, #24]
  413d28:	str	w2, [x1]
  413d2c:	ldr	x1, [sp, #40]
  413d30:	str	w0, [x1]
  413d34:	ldr	x0, [sp, #40]
  413d38:	ldr	w1, [sp, #20]
  413d3c:	str	w1, [x0, #4]
  413d40:	ldr	x0, [sp, #40]
  413d44:	str	xzr, [x0, #8]
  413d48:	ldr	x0, [sp, #24]
  413d4c:	add	x0, x0, #0x818
  413d50:	ldr	x2, [sp, #40]
  413d54:	ldr	w1, [sp, #20]
  413d58:	bl	413180 <sqrt@plt+0x117d0>
  413d5c:	ldr	x0, [sp, #40]
  413d60:	ldp	x29, x30, [sp], #48
  413d64:	ret
  413d68:	stp	x29, x30, [sp, #-32]!
  413d6c:	mov	x29, sp
  413d70:	str	x0, [sp, #24]
  413d74:	ldr	x0, [sp, #24]
  413d78:	bl	401660 <strlen@plt>
  413d7c:	mov	x2, x0
  413d80:	ldr	x1, [sp, #24]
  413d84:	mov	w0, #0x2                   	// #2
  413d88:	bl	401890 <write@plt>
  413d8c:	nop
  413d90:	ldp	x29, x30, [sp], #32
  413d94:	ret

0000000000413d98 <_Znwm@@Base>:
  413d98:	stp	x29, x30, [sp, #-48]!
  413d9c:	mov	x29, sp
  413da0:	str	x0, [sp, #24]
  413da4:	ldr	x0, [sp, #24]
  413da8:	cmp	x0, #0x0
  413dac:	b.ne	413dbc <_Znwm@@Base+0x24>  // b.any
  413db0:	ldr	x0, [sp, #24]
  413db4:	add	x0, x0, #0x1
  413db8:	str	x0, [sp, #24]
  413dbc:	ldr	x0, [sp, #24]
  413dc0:	mov	w0, w0
  413dc4:	bl	4018a0 <malloc@plt>
  413dc8:	str	x0, [sp, #40]
  413dcc:	ldr	x0, [sp, #40]
  413dd0:	cmp	x0, #0x0
  413dd4:	b.ne	413e1c <_Znwm@@Base+0x84>  // b.any
  413dd8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  413ddc:	add	x0, x0, #0xfa8
  413de0:	ldr	x0, [x0]
  413de4:	cmp	x0, #0x0
  413de8:	b.eq	413e08 <_Znwm@@Base+0x70>  // b.none
  413dec:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  413df0:	add	x0, x0, #0xfa8
  413df4:	ldr	x0, [x0]
  413df8:	bl	413d68 <sqrt@plt+0x123b8>
  413dfc:	adrp	x0, 418000 <_ZdlPvm@@Base+0x41ac>
  413e00:	add	x0, x0, #0xf30
  413e04:	bl	413d68 <sqrt@plt+0x123b8>
  413e08:	adrp	x0, 418000 <_ZdlPvm@@Base+0x41ac>
  413e0c:	add	x0, x0, #0xf38
  413e10:	bl	413d68 <sqrt@plt+0x123b8>
  413e14:	mov	w0, #0xffffffff            	// #-1
  413e18:	bl	4016f0 <_exit@plt>
  413e1c:	ldr	x0, [sp, #40]
  413e20:	ldp	x29, x30, [sp], #48
  413e24:	ret

0000000000413e28 <_ZdlPv@@Base>:
  413e28:	stp	x29, x30, [sp, #-32]!
  413e2c:	mov	x29, sp
  413e30:	str	x0, [sp, #24]
  413e34:	ldr	x0, [sp, #24]
  413e38:	cmp	x0, #0x0
  413e3c:	b.eq	413e48 <_ZdlPv@@Base+0x20>  // b.none
  413e40:	ldr	x0, [sp, #24]
  413e44:	bl	4016d0 <free@plt>
  413e48:	nop
  413e4c:	ldp	x29, x30, [sp], #32
  413e50:	ret

0000000000413e54 <_ZdlPvm@@Base>:
  413e54:	stp	x29, x30, [sp, #-32]!
  413e58:	mov	x29, sp
  413e5c:	str	x0, [sp, #24]
  413e60:	str	x1, [sp, #16]
  413e64:	ldr	x0, [sp, #24]
  413e68:	cmp	x0, #0x0
  413e6c:	b.eq	413e78 <_ZdlPvm@@Base+0x24>  // b.none
  413e70:	ldr	x0, [sp, #24]
  413e74:	bl	4016d0 <free@plt>
  413e78:	nop
  413e7c:	ldp	x29, x30, [sp], #32
  413e80:	ret
  413e84:	stp	x29, x30, [sp, #-64]!
  413e88:	mov	x29, sp
  413e8c:	strb	w0, [sp, #31]
  413e90:	str	w1, [sp, #24]
  413e94:	str	w2, [sp, #20]
  413e98:	str	w3, [sp, #16]
  413e9c:	ldr	w0, [sp, #20]
  413ea0:	str	w0, [sp, #60]
  413ea4:	ldr	w0, [sp, #16]
  413ea8:	str	w0, [sp, #56]
  413eac:	str	wzr, [sp, #52]
  413eb0:	ldr	w0, [sp, #52]
  413eb4:	cmp	w0, #0x7
  413eb8:	b.gt	413ff4 <_ZdlPvm@@Base+0x1a0>
  413ebc:	mov	x0, #0x3                   	// #3
  413ec0:	bl	401610 <_Znam@plt>
  413ec4:	str	x0, [sp, #40]
  413ec8:	ldr	x0, [sp, #40]
  413ecc:	ldrb	w1, [sp, #31]
  413ed0:	strb	w1, [x0]
  413ed4:	ldr	w0, [sp, #52]
  413ed8:	and	w1, w0, #0xff
  413edc:	ldr	x0, [sp, #40]
  413ee0:	add	x0, x0, #0x1
  413ee4:	add	w1, w1, #0x30
  413ee8:	and	w1, w1, #0xff
  413eec:	strb	w1, [x0]
  413ef0:	ldr	x0, [sp, #40]
  413ef4:	add	x0, x0, #0x2
  413ef8:	strb	wzr, [x0]
  413efc:	ldr	w1, [sp, #24]
  413f00:	ldr	w0, [sp, #52]
  413f04:	add	w1, w1, w0
  413f08:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  413f0c:	add	x2, x0, #0xbc0
  413f10:	sxtw	x1, w1
  413f14:	mov	x0, x1
  413f18:	lsl	x0, x0, #1
  413f1c:	add	x0, x0, x1
  413f20:	lsl	x0, x0, #3
  413f24:	add	x0, x2, x0
  413f28:	ldr	x1, [sp, #40]
  413f2c:	str	x1, [x0]
  413f30:	ldr	w0, [sp, #60]
  413f34:	scvtf	d0, w0
  413f38:	ldr	w1, [sp, #24]
  413f3c:	ldr	w0, [sp, #52]
  413f40:	add	w1, w1, w0
  413f44:	mov	x0, #0x6666666666666666    	// #7378697629483820646
  413f48:	movk	x0, #0x4039, lsl #48
  413f4c:	fmov	d1, x0
  413f50:	fdiv	d0, d0, d1
  413f54:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  413f58:	add	x2, x0, #0xbc0
  413f5c:	sxtw	x1, w1
  413f60:	mov	x0, x1
  413f64:	lsl	x0, x0, #1
  413f68:	add	x0, x0, x1
  413f6c:	lsl	x0, x0, #3
  413f70:	add	x0, x2, x0
  413f74:	str	d0, [x0, #8]
  413f78:	ldr	w0, [sp, #56]
  413f7c:	scvtf	d0, w0
  413f80:	ldr	w1, [sp, #24]
  413f84:	ldr	w0, [sp, #52]
  413f88:	add	w1, w1, w0
  413f8c:	mov	x0, #0x6666666666666666    	// #7378697629483820646
  413f90:	movk	x0, #0x4039, lsl #48
  413f94:	fmov	d1, x0
  413f98:	fdiv	d0, d0, d1
  413f9c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  413fa0:	add	x2, x0, #0xbc0
  413fa4:	sxtw	x1, w1
  413fa8:	mov	x0, x1
  413fac:	lsl	x0, x0, #1
  413fb0:	add	x0, x0, x1
  413fb4:	lsl	x0, x0, #3
  413fb8:	add	x0, x2, x0
  413fbc:	str	d0, [x0, #16]
  413fc0:	ldr	w0, [sp, #60]
  413fc4:	str	w0, [sp, #36]
  413fc8:	ldr	w0, [sp, #56]
  413fcc:	str	w0, [sp, #60]
  413fd0:	ldr	w0, [sp, #36]
  413fd4:	lsr	w1, w0, #31
  413fd8:	add	w0, w1, w0
  413fdc:	asr	w0, w0, #1
  413fe0:	str	w0, [sp, #56]
  413fe4:	ldr	w0, [sp, #52]
  413fe8:	add	w0, w0, #0x1
  413fec:	str	w0, [sp, #52]
  413ff0:	b	413eb0 <_ZdlPvm@@Base+0x5c>
  413ff4:	nop
  413ff8:	ldp	x29, x30, [sp], #64
  413ffc:	ret
  414000:	stp	x29, x30, [sp, #-64]!
  414004:	mov	x29, sp
  414008:	str	x0, [sp, #40]
  41400c:	str	w1, [sp, #36]
  414010:	str	d0, [sp, #24]
  414014:	str	d1, [sp, #16]
  414018:	ldr	x0, [sp, #40]
  41401c:	bl	401660 <strlen@plt>
  414020:	add	x0, x0, #0x1
  414024:	bl	401610 <_Znam@plt>
  414028:	str	x0, [sp, #56]
  41402c:	ldr	x1, [sp, #40]
  414030:	ldr	x0, [sp, #56]
  414034:	bl	401700 <strcpy@plt>
  414038:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  41403c:	add	x2, x0, #0xbc0
  414040:	ldrsw	x1, [sp, #36]
  414044:	mov	x0, x1
  414048:	lsl	x0, x0, #1
  41404c:	add	x0, x0, x1
  414050:	lsl	x0, x0, #3
  414054:	add	x0, x2, x0
  414058:	ldr	x1, [sp, #56]
  41405c:	str	x1, [x0]
  414060:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  414064:	add	x2, x0, #0xbc0
  414068:	ldrsw	x1, [sp, #36]
  41406c:	mov	x0, x1
  414070:	lsl	x0, x0, #1
  414074:	add	x0, x0, x1
  414078:	lsl	x0, x0, #3
  41407c:	add	x0, x2, x0
  414080:	ldr	d0, [sp, #24]
  414084:	str	d0, [x0, #8]
  414088:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  41408c:	add	x2, x0, #0xbc0
  414090:	ldrsw	x1, [sp, #36]
  414094:	mov	x0, x1
  414098:	lsl	x0, x0, #1
  41409c:	add	x0, x0, x1
  4140a0:	lsl	x0, x0, #3
  4140a4:	add	x0, x2, x0
  4140a8:	ldr	d0, [sp, #16]
  4140ac:	str	d0, [x0, #16]
  4140b0:	nop
  4140b4:	ldp	x29, x30, [sp], #64
  4140b8:	ret
  4140bc:	stp	x29, x30, [sp, #-32]!
  4140c0:	mov	x29, sp
  4140c4:	str	x0, [sp, #24]
  4140c8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  4140cc:	add	x0, x0, #0xf98
  4140d0:	ldr	w0, [x0]
  4140d4:	cmp	w0, #0x0
  4140d8:	b.ne	414228 <_ZdlPvm@@Base+0x3d4>  // b.any
  4140dc:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  4140e0:	add	x0, x0, #0xf98
  4140e4:	mov	w1, #0x1                   	// #1
  4140e8:	str	w1, [x0]
  4140ec:	mov	w3, #0x349                 	// #841
  4140f0:	mov	w2, #0x4a5                 	// #1189
  4140f4:	mov	w1, #0x0                   	// #0
  4140f8:	mov	w0, #0x61                  	// #97
  4140fc:	bl	413e84 <_ZdlPvm@@Base+0x30>
  414100:	mov	w3, #0x3e8                 	// #1000
  414104:	mov	w2, #0x586                 	// #1414
  414108:	mov	w1, #0x8                   	// #8
  41410c:	mov	w0, #0x62                  	// #98
  414110:	bl	413e84 <_ZdlPvm@@Base+0x30>
  414114:	mov	w3, #0x395                 	// #917
  414118:	mov	w2, #0x511                 	// #1297
  41411c:	mov	w1, #0x10                  	// #16
  414120:	mov	w0, #0x63                  	// #99
  414124:	bl	413e84 <_ZdlPvm@@Base+0x30>
  414128:	mov	w3, #0x303                 	// #771
  41412c:	mov	w2, #0x442                 	// #1090
  414130:	mov	w1, #0x18                  	// #24
  414134:	mov	w0, #0x64                  	// #100
  414138:	bl	413e84 <_ZdlPvm@@Base+0x30>
  41413c:	fmov	d1, #8.500000000000000000e+00
  414140:	fmov	d0, #1.100000000000000000e+01
  414144:	mov	w1, #0x20                  	// #32
  414148:	adrp	x0, 418000 <_ZdlPvm@@Base+0x41ac>
  41414c:	add	x0, x0, #0xf50
  414150:	bl	414000 <_ZdlPvm@@Base+0x1ac>
  414154:	fmov	d1, #8.500000000000000000e+00
  414158:	fmov	d0, #1.400000000000000000e+01
  41415c:	mov	w1, #0x21                  	// #33
  414160:	adrp	x0, 418000 <_ZdlPvm@@Base+0x41ac>
  414164:	add	x0, x0, #0xf58
  414168:	bl	414000 <_ZdlPvm@@Base+0x1ac>
  41416c:	fmov	d1, #1.100000000000000000e+01
  414170:	fmov	d0, #1.700000000000000000e+01
  414174:	mov	w1, #0x22                  	// #34
  414178:	adrp	x0, 418000 <_ZdlPvm@@Base+0x41ac>
  41417c:	add	x0, x0, #0xf60
  414180:	bl	414000 <_ZdlPvm@@Base+0x1ac>
  414184:	fmov	d1, #1.700000000000000000e+01
  414188:	fmov	d0, #1.100000000000000000e+01
  41418c:	mov	w1, #0x23                  	// #35
  414190:	adrp	x0, 418000 <_ZdlPvm@@Base+0x41ac>
  414194:	add	x0, x0, #0xf68
  414198:	bl	414000 <_ZdlPvm@@Base+0x1ac>
  41419c:	fmov	d1, #5.500000000000000000e+00
  4141a0:	fmov	d0, #8.500000000000000000e+00
  4141a4:	mov	w1, #0x24                  	// #36
  4141a8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x41ac>
  4141ac:	add	x0, x0, #0xf70
  4141b0:	bl	414000 <_ZdlPvm@@Base+0x1ac>
  4141b4:	fmov	d1, #7.500000000000000000e+00
  4141b8:	fmov	d0, #1.000000000000000000e+01
  4141bc:	mov	w1, #0x25                  	// #37
  4141c0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x41ac>
  4141c4:	add	x0, x0, #0xf80
  4141c8:	bl	414000 <_ZdlPvm@@Base+0x1ac>
  4141cc:	mov	x0, #0x800000000000        	// #140737488355328
  4141d0:	movk	x0, #0x4010, lsl #48
  4141d4:	fmov	d1, x0
  4141d8:	fmov	d0, #9.500000000000000000e+00
  4141dc:	mov	w1, #0x26                  	// #38
  4141e0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x41ac>
  4141e4:	add	x0, x0, #0xf90
  4141e8:	bl	414000 <_ZdlPvm@@Base+0x1ac>
  4141ec:	fmov	d1, #3.875000000000000000e+00
  4141f0:	fmov	d0, #7.500000000000000000e+00
  4141f4:	mov	w1, #0x27                  	// #39
  4141f8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x41ac>
  4141fc:	add	x0, x0, #0xf98
  414200:	bl	414000 <_ZdlPvm@@Base+0x1ac>
  414204:	adrp	x0, 418000 <_ZdlPvm@@Base+0x41ac>
  414208:	ldr	d1, [x0, #4008]
  41420c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x41ac>
  414210:	ldr	d0, [x0, #4016]
  414214:	mov	w1, #0x28                  	// #40
  414218:	adrp	x0, 418000 <_ZdlPvm@@Base+0x41ac>
  41421c:	add	x0, x0, #0xfa0
  414220:	bl	414000 <_ZdlPvm@@Base+0x1ac>
  414224:	b	41422c <_ZdlPvm@@Base+0x3d8>
  414228:	nop
  41422c:	ldp	x29, x30, [sp], #32
  414230:	ret
  414234:	stp	x29, x30, [sp, #-32]!
  414238:	mov	x29, sp
  41423c:	str	w0, [sp, #28]
  414240:	str	w1, [sp, #24]
  414244:	ldr	w0, [sp, #28]
  414248:	cmp	w0, #0x1
  41424c:	b.ne	41426c <_ZdlPvm@@Base+0x418>  // b.any
  414250:	ldr	w1, [sp, #24]
  414254:	mov	w0, #0xffff                	// #65535
  414258:	cmp	w1, w0
  41425c:	b.ne	41426c <_ZdlPvm@@Base+0x418>  // b.any
  414260:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  414264:	add	x0, x0, #0xfa0
  414268:	bl	4140bc <_ZdlPvm@@Base+0x268>
  41426c:	nop
  414270:	ldp	x29, x30, [sp], #32
  414274:	ret
  414278:	stp	x29, x30, [sp, #-16]!
  41427c:	mov	x29, sp
  414280:	mov	w1, #0xffff                	// #65535
  414284:	mov	w0, #0x1                   	// #1
  414288:	bl	414234 <_ZdlPvm@@Base+0x3e0>
  41428c:	ldp	x29, x30, [sp], #16
  414290:	ret
  414294:	stp	x29, x30, [sp, #-48]!
  414298:	mov	x29, sp
  41429c:	str	x0, [sp, #24]
  4142a0:	ldr	x0, [sp, #24]
  4142a4:	cmp	x0, #0x0
  4142a8:	cset	w0, ne  // ne = any
  4142ac:	and	w0, w0, #0xff
  4142b0:	mov	w3, w0
  4142b4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x41ac>
  4142b8:	add	x2, x0, #0xfb8
  4142bc:	mov	w1, #0x1b                  	// #27
  4142c0:	mov	w0, w3
  4142c4:	bl	404d20 <sqrt@plt+0x3370>
  4142c8:	str	xzr, [sp, #40]
  4142cc:	ldr	x0, [sp, #24]
  4142d0:	ldrb	w0, [x0]
  4142d4:	cmp	w0, #0x0
  4142d8:	b.eq	414354 <_ZdlPvm@@Base+0x500>  // b.none
  4142dc:	ldr	x0, [sp, #40]
  4142e0:	lsl	x0, x0, #4
  4142e4:	str	x0, [sp, #40]
  4142e8:	ldr	x0, [sp, #24]
  4142ec:	add	x1, x0, #0x1
  4142f0:	str	x1, [sp, #24]
  4142f4:	ldrb	w0, [x0]
  4142f8:	and	x0, x0, #0xff
  4142fc:	ldr	x1, [sp, #40]
  414300:	add	x0, x1, x0
  414304:	str	x0, [sp, #40]
  414308:	ldr	x0, [sp, #40]
  41430c:	and	x0, x0, #0xf0000000
  414310:	str	x0, [sp, #32]
  414314:	ldr	x0, [sp, #32]
  414318:	cmp	x0, #0x0
  41431c:	cset	w0, ne  // ne = any
  414320:	and	w0, w0, #0xff
  414324:	cmp	w0, #0x0
  414328:	b.eq	4142cc <_ZdlPvm@@Base+0x478>  // b.none
  41432c:	ldr	x0, [sp, #32]
  414330:	lsr	x0, x0, #24
  414334:	ldr	x1, [sp, #40]
  414338:	eor	x0, x1, x0
  41433c:	str	x0, [sp, #40]
  414340:	ldr	x1, [sp, #40]
  414344:	ldr	x0, [sp, #32]
  414348:	eor	x0, x1, x0
  41434c:	str	x0, [sp, #40]
  414350:	b	4142cc <_ZdlPvm@@Base+0x478>
  414354:	ldr	x0, [sp, #40]
  414358:	ldp	x29, x30, [sp], #48
  41435c:	ret
  414360:	stp	x29, x30, [sp, #-48]!
  414364:	mov	x29, sp
  414368:	str	w0, [sp, #28]
  41436c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x41ac>
  414370:	add	x0, x0, #0xfd8
  414374:	str	x0, [sp, #40]
  414378:	ldr	x0, [sp, #40]
  41437c:	ldr	w0, [x0]
  414380:	ldr	w1, [sp, #28]
  414384:	cmp	w1, w0
  414388:	b.cc	4143d0 <_ZdlPvm@@Base+0x57c>  // b.lo, b.ul, b.last
  41438c:	ldr	x0, [sp, #40]
  414390:	ldr	w0, [x0]
  414394:	cmp	w0, #0x0
  414398:	b.ne	4143c0 <_ZdlPvm@@Base+0x56c>  // b.any
  41439c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4143a0:	add	x3, x0, #0xa80
  4143a4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4143a8:	add	x2, x0, #0xa80
  4143ac:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4143b0:	add	x1, x0, #0xa80
  4143b4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x51ac>
  4143b8:	add	x0, x0, #0x30
  4143bc:	bl	40b1e4 <sqrt@plt+0x9834>
  4143c0:	ldr	x0, [sp, #40]
  4143c4:	add	x0, x0, #0x4
  4143c8:	str	x0, [sp, #40]
  4143cc:	b	414378 <_ZdlPvm@@Base+0x524>
  4143d0:	ldr	x0, [sp, #40]
  4143d4:	ldr	w0, [x0]
  4143d8:	ldp	x29, x30, [sp], #48
  4143dc:	ret
  4143e0:	stp	x29, x30, [sp, #-80]!
  4143e4:	mov	x29, sp
  4143e8:	str	x19, [sp, #16]
  4143ec:	str	x0, [sp, #56]
  4143f0:	str	x1, [sp, #48]
  4143f4:	str	x2, [sp, #40]
  4143f8:	str	w3, [sp, #36]
  4143fc:	str	w4, [sp, #32]
  414400:	str	xzr, [sp, #72]
  414404:	ldr	w0, [sp, #36]
  414408:	cmp	w0, #0x0
  41440c:	b.eq	414420 <_ZdlPvm@@Base+0x5cc>  // b.none
  414410:	adrp	x0, 419000 <_ZdlPvm@@Base+0x51ac>
  414414:	add	x0, x0, #0x50
  414418:	bl	4018e0 <getenv@plt>
  41441c:	str	x0, [sp, #72]
  414420:	str	xzr, [sp, #64]
  414424:	ldr	x0, [sp, #48]
  414428:	cmp	x0, #0x0
  41442c:	b.eq	41443c <_ZdlPvm@@Base+0x5e8>  // b.none
  414430:	ldr	x0, [sp, #48]
  414434:	bl	4018e0 <getenv@plt>
  414438:	str	x0, [sp, #64]
  41443c:	ldr	x0, [sp, #64]
  414440:	cmp	x0, #0x0
  414444:	b.eq	414468 <_ZdlPvm@@Base+0x614>  // b.none
  414448:	ldr	x0, [sp, #64]
  41444c:	ldrb	w0, [x0]
  414450:	cmp	w0, #0x0
  414454:	b.eq	414468 <_ZdlPvm@@Base+0x614>  // b.none
  414458:	ldr	x0, [sp, #64]
  41445c:	bl	401660 <strlen@plt>
  414460:	add	x1, x0, #0x1
  414464:	b	41446c <_ZdlPvm@@Base+0x618>
  414468:	mov	x1, #0x0                   	// #0
  41446c:	ldr	w0, [sp, #32]
  414470:	cmp	w0, #0x0
  414474:	b.eq	414480 <_ZdlPvm@@Base+0x62c>  // b.none
  414478:	mov	x0, #0x2                   	// #2
  41447c:	b	414484 <_ZdlPvm@@Base+0x630>
  414480:	mov	x0, #0x0                   	// #0
  414484:	add	x19, x1, x0
  414488:	ldr	x0, [sp, #72]
  41448c:	cmp	x0, #0x0
  414490:	b.eq	4144b4 <_ZdlPvm@@Base+0x660>  // b.none
  414494:	ldr	x0, [sp, #72]
  414498:	ldrb	w0, [x0]
  41449c:	cmp	w0, #0x0
  4144a0:	b.eq	4144b4 <_ZdlPvm@@Base+0x660>  // b.none
  4144a4:	ldr	x0, [sp, #72]
  4144a8:	bl	401660 <strlen@plt>
  4144ac:	add	x0, x0, #0x1
  4144b0:	b	4144b8 <_ZdlPvm@@Base+0x664>
  4144b4:	mov	x0, #0x0                   	// #0
  4144b8:	add	x19, x0, x19
  4144bc:	ldr	x0, [sp, #40]
  4144c0:	cmp	x0, #0x0
  4144c4:	b.eq	4144e4 <_ZdlPvm@@Base+0x690>  // b.none
  4144c8:	ldr	x0, [sp, #40]
  4144cc:	ldrb	w0, [x0]
  4144d0:	cmp	w0, #0x0
  4144d4:	b.eq	4144e4 <_ZdlPvm@@Base+0x690>  // b.none
  4144d8:	ldr	x0, [sp, #40]
  4144dc:	bl	401660 <strlen@plt>
  4144e0:	b	4144e8 <_ZdlPvm@@Base+0x694>
  4144e4:	mov	x0, #0x0                   	// #0
  4144e8:	add	x0, x0, x19
  4144ec:	add	x0, x0, #0x1
  4144f0:	bl	401610 <_Znam@plt>
  4144f4:	mov	x1, x0
  4144f8:	ldr	x0, [sp, #56]
  4144fc:	str	x1, [x0]
  414500:	ldr	x0, [sp, #56]
  414504:	ldr	x0, [x0]
  414508:	strb	wzr, [x0]
  41450c:	ldr	x0, [sp, #64]
  414510:	cmp	x0, #0x0
  414514:	b.eq	414554 <_ZdlPvm@@Base+0x700>  // b.none
  414518:	ldr	x0, [sp, #64]
  41451c:	ldrb	w0, [x0]
  414520:	cmp	w0, #0x0
  414524:	b.eq	414554 <_ZdlPvm@@Base+0x700>  // b.none
  414528:	ldr	x0, [sp, #56]
  41452c:	ldr	x0, [x0]
  414530:	ldr	x1, [sp, #64]
  414534:	bl	401990 <strcat@plt>
  414538:	ldr	x0, [sp, #56]
  41453c:	ldr	x19, [x0]
  414540:	mov	x0, x19
  414544:	bl	401660 <strlen@plt>
  414548:	add	x0, x19, x0
  41454c:	mov	w1, #0x3a                  	// #58
  414550:	strh	w1, [x0]
  414554:	ldr	w0, [sp, #32]
  414558:	cmp	w0, #0x0
  41455c:	b.eq	414598 <_ZdlPvm@@Base+0x744>  // b.none
  414560:	ldr	x0, [sp, #56]
  414564:	ldr	x19, [x0]
  414568:	mov	x0, x19
  41456c:	bl	401660 <strlen@plt>
  414570:	add	x0, x19, x0
  414574:	mov	w1, #0x2e                  	// #46
  414578:	strh	w1, [x0]
  41457c:	ldr	x0, [sp, #56]
  414580:	ldr	x19, [x0]
  414584:	mov	x0, x19
  414588:	bl	401660 <strlen@plt>
  41458c:	add	x0, x19, x0
  414590:	mov	w1, #0x3a                  	// #58
  414594:	strh	w1, [x0]
  414598:	ldr	x0, [sp, #72]
  41459c:	cmp	x0, #0x0
  4145a0:	b.eq	4145e0 <_ZdlPvm@@Base+0x78c>  // b.none
  4145a4:	ldr	x0, [sp, #72]
  4145a8:	ldrb	w0, [x0]
  4145ac:	cmp	w0, #0x0
  4145b0:	b.eq	4145e0 <_ZdlPvm@@Base+0x78c>  // b.none
  4145b4:	ldr	x0, [sp, #56]
  4145b8:	ldr	x0, [x0]
  4145bc:	ldr	x1, [sp, #72]
  4145c0:	bl	401990 <strcat@plt>
  4145c4:	ldr	x0, [sp, #56]
  4145c8:	ldr	x19, [x0]
  4145cc:	mov	x0, x19
  4145d0:	bl	401660 <strlen@plt>
  4145d4:	add	x0, x19, x0
  4145d8:	mov	w1, #0x3a                  	// #58
  4145dc:	strh	w1, [x0]
  4145e0:	ldr	x0, [sp, #40]
  4145e4:	cmp	x0, #0x0
  4145e8:	b.eq	41460c <_ZdlPvm@@Base+0x7b8>  // b.none
  4145ec:	ldr	x0, [sp, #40]
  4145f0:	ldrb	w0, [x0]
  4145f4:	cmp	w0, #0x0
  4145f8:	b.eq	41460c <_ZdlPvm@@Base+0x7b8>  // b.none
  4145fc:	ldr	x0, [sp, #56]
  414600:	ldr	x0, [x0]
  414604:	ldr	x1, [sp, #40]
  414608:	bl	401990 <strcat@plt>
  41460c:	ldr	x0, [sp, #56]
  414610:	ldr	x0, [x0]
  414614:	bl	401660 <strlen@plt>
  414618:	mov	w1, w0
  41461c:	ldr	x0, [sp, #56]
  414620:	str	w1, [x0, #8]
  414624:	nop
  414628:	ldr	x19, [sp, #16]
  41462c:	ldp	x29, x30, [sp], #80
  414630:	ret
  414634:	stp	x29, x30, [sp, #-32]!
  414638:	mov	x29, sp
  41463c:	str	x0, [sp, #24]
  414640:	ldr	x0, [sp, #24]
  414644:	ldr	x0, [x0]
  414648:	cmp	x0, #0x0
  41464c:	b.eq	41465c <_ZdlPvm@@Base+0x808>  // b.none
  414650:	ldr	x0, [sp, #24]
  414654:	ldr	x0, [x0]
  414658:	bl	401820 <_ZdaPv@plt>
  41465c:	nop
  414660:	ldp	x29, x30, [sp], #32
  414664:	ret
  414668:	stp	x29, x30, [sp, #-64]!
  41466c:	mov	x29, sp
  414670:	str	x0, [sp, #24]
  414674:	str	x1, [sp, #16]
  414678:	ldr	x0, [sp, #24]
  41467c:	ldr	x0, [x0]
  414680:	str	x0, [sp, #48]
  414684:	ldr	x0, [sp, #48]
  414688:	bl	401660 <strlen@plt>
  41468c:	str	w0, [sp, #44]
  414690:	ldr	x0, [sp, #16]
  414694:	bl	401660 <strlen@plt>
  414698:	str	w0, [sp, #40]
  41469c:	ldr	w1, [sp, #44]
  4146a0:	ldr	w0, [sp, #40]
  4146a4:	add	w0, w1, w0
  4146a8:	add	w0, w0, #0x2
  4146ac:	mov	w0, w0
  4146b0:	bl	401610 <_Znam@plt>
  4146b4:	mov	x1, x0
  4146b8:	ldr	x0, [sp, #24]
  4146bc:	str	x1, [x0]
  4146c0:	ldr	x0, [sp, #24]
  4146c4:	ldr	x3, [x0]
  4146c8:	ldr	x0, [sp, #24]
  4146cc:	ldr	w0, [x0, #8]
  4146d0:	ldr	w1, [sp, #44]
  4146d4:	sub	w0, w1, w0
  4146d8:	mov	w0, w0
  4146dc:	mov	x2, x0
  4146e0:	ldr	x1, [sp, #48]
  4146e4:	mov	x0, x3
  4146e8:	bl	401630 <memcpy@plt>
  4146ec:	ldr	x0, [sp, #24]
  4146f0:	ldr	x0, [x0]
  4146f4:	str	x0, [sp, #56]
  4146f8:	ldr	x0, [sp, #24]
  4146fc:	ldr	w0, [x0, #8]
  414700:	ldr	w1, [sp, #44]
  414704:	sub	w0, w1, w0
  414708:	mov	w0, w0
  41470c:	ldr	x1, [sp, #56]
  414710:	add	x0, x1, x0
  414714:	str	x0, [sp, #56]
  414718:	ldr	x0, [sp, #24]
  41471c:	ldr	w0, [x0, #8]
  414720:	cmp	w0, #0x0
  414724:	b.ne	41473c <_ZdlPvm@@Base+0x8e8>  // b.any
  414728:	ldr	x0, [sp, #56]
  41472c:	add	x1, x0, #0x1
  414730:	str	x1, [sp, #56]
  414734:	mov	w1, #0x3a                  	// #58
  414738:	strb	w1, [x0]
  41473c:	ldr	w0, [sp, #40]
  414740:	mov	x2, x0
  414744:	ldr	x1, [sp, #16]
  414748:	ldr	x0, [sp, #56]
  41474c:	bl	401630 <memcpy@plt>
  414750:	ldr	w0, [sp, #40]
  414754:	ldr	x1, [sp, #56]
  414758:	add	x0, x1, x0
  41475c:	str	x0, [sp, #56]
  414760:	ldr	x0, [sp, #24]
  414764:	ldr	w0, [x0, #8]
  414768:	cmp	w0, #0x0
  41476c:	b.eq	4147d0 <_ZdlPvm@@Base+0x97c>  // b.none
  414770:	ldr	x0, [sp, #56]
  414774:	add	x1, x0, #0x1
  414778:	str	x1, [sp, #56]
  41477c:	mov	w1, #0x3a                  	// #58
  414780:	strb	w1, [x0]
  414784:	ldr	w1, [sp, #44]
  414788:	ldr	x0, [sp, #24]
  41478c:	ldr	w0, [x0, #8]
  414790:	mov	w0, w0
  414794:	sub	x0, x1, x0
  414798:	ldr	x1, [sp, #48]
  41479c:	add	x1, x1, x0
  4147a0:	ldr	x0, [sp, #24]
  4147a4:	ldr	w0, [x0, #8]
  4147a8:	mov	w0, w0
  4147ac:	mov	x2, x0
  4147b0:	ldr	x0, [sp, #56]
  4147b4:	bl	401630 <memcpy@plt>
  4147b8:	ldr	x0, [sp, #24]
  4147bc:	ldr	w0, [x0, #8]
  4147c0:	mov	w0, w0
  4147c4:	ldr	x1, [sp, #56]
  4147c8:	add	x0, x1, x0
  4147cc:	str	x0, [sp, #56]
  4147d0:	ldr	x0, [sp, #56]
  4147d4:	add	x1, x0, #0x1
  4147d8:	str	x1, [sp, #56]
  4147dc:	strb	wzr, [x0]
  4147e0:	ldr	x0, [sp, #48]
  4147e4:	cmp	x0, #0x0
  4147e8:	b.eq	4147f4 <_ZdlPvm@@Base+0x9a0>  // b.none
  4147ec:	ldr	x0, [sp, #48]
  4147f0:	bl	401820 <_ZdaPv@plt>
  4147f4:	nop
  4147f8:	ldp	x29, x30, [sp], #64
  4147fc:	ret
  414800:	stp	x29, x30, [sp, #-112]!
  414804:	mov	x29, sp
  414808:	str	x0, [sp, #40]
  41480c:	str	x1, [sp, #32]
  414810:	str	x2, [sp, #24]
  414814:	ldr	x0, [sp, #32]
  414818:	cmp	x0, #0x0
  41481c:	cset	w0, ne  // ne = any
  414820:	and	w0, w0, #0xff
  414824:	mov	w3, w0
  414828:	adrp	x0, 419000 <_ZdlPvm@@Base+0x51ac>
  41482c:	add	x2, x0, #0x58
  414830:	mov	w1, #0x61                  	// #97
  414834:	mov	w0, w3
  414838:	bl	404d20 <sqrt@plt+0x3370>
  41483c:	ldr	x0, [sp, #32]
  414840:	ldrb	w0, [x0]
  414844:	cmp	w0, #0x2f
  414848:	b.eq	414860 <_ZdlPvm@@Base+0xa0c>  // b.none
  41484c:	ldr	x0, [sp, #40]
  414850:	ldr	x0, [x0]
  414854:	ldrb	w0, [x0]
  414858:	cmp	w0, #0x0
  41485c:	b.ne	4148b0 <_ZdlPvm@@Base+0xa5c>  // b.any
  414860:	adrp	x0, 419000 <_ZdlPvm@@Base+0x51ac>
  414864:	add	x1, x0, #0x80
  414868:	ldr	x0, [sp, #32]
  41486c:	bl	401850 <fopen@plt>
  414870:	str	x0, [sp, #56]
  414874:	ldr	x0, [sp, #56]
  414878:	cmp	x0, #0x0
  41487c:	b.eq	4148a8 <_ZdlPvm@@Base+0xa54>  // b.none
  414880:	ldr	x0, [sp, #24]
  414884:	cmp	x0, #0x0
  414888:	b.eq	4148a0 <_ZdlPvm@@Base+0xa4c>  // b.none
  41488c:	ldr	x0, [sp, #32]
  414890:	bl	414dcc <_ZdlPvm@@Base+0xf78>
  414894:	mov	x1, x0
  414898:	ldr	x0, [sp, #24]
  41489c:	str	x1, [x0]
  4148a0:	ldr	x0, [sp, #56]
  4148a4:	b	414a6c <_ZdlPvm@@Base+0xc18>
  4148a8:	mov	x0, #0x0                   	// #0
  4148ac:	b	414a6c <_ZdlPvm@@Base+0xc18>
  4148b0:	ldr	x0, [sp, #32]
  4148b4:	bl	401660 <strlen@plt>
  4148b8:	str	w0, [sp, #92]
  4148bc:	ldr	x0, [sp, #40]
  4148c0:	ldr	x0, [x0]
  4148c4:	str	x0, [sp, #104]
  4148c8:	mov	w1, #0x3a                  	// #58
  4148cc:	ldr	x0, [sp, #104]
  4148d0:	bl	4016e0 <strchr@plt>
  4148d4:	str	x0, [sp, #96]
  4148d8:	ldr	x0, [sp, #96]
  4148dc:	cmp	x0, #0x0
  4148e0:	b.ne	4148f4 <_ZdlPvm@@Base+0xaa0>  // b.any
  4148e4:	mov	w1, #0x0                   	// #0
  4148e8:	ldr	x0, [sp, #104]
  4148ec:	bl	4016e0 <strchr@plt>
  4148f0:	str	x0, [sp, #96]
  4148f4:	ldr	x1, [sp, #96]
  4148f8:	ldr	x0, [sp, #104]
  4148fc:	cmp	x1, x0
  414900:	b.ls	414930 <_ZdlPvm@@Base+0xadc>  // b.plast
  414904:	ldr	x0, [sp, #96]
  414908:	sub	x0, x0, #0x1
  41490c:	ldrb	w0, [x0]
  414910:	mov	w1, w0
  414914:	adrp	x0, 419000 <_ZdlPvm@@Base+0x51ac>
  414918:	add	x0, x0, #0x88
  41491c:	bl	4016e0 <strchr@plt>
  414920:	cmp	x0, #0x0
  414924:	b.ne	414930 <_ZdlPvm@@Base+0xadc>  // b.any
  414928:	mov	w0, #0x1                   	// #1
  41492c:	b	414934 <_ZdlPvm@@Base+0xae0>
  414930:	mov	w0, #0x0                   	// #0
  414934:	str	w0, [sp, #88]
  414938:	ldr	x1, [sp, #96]
  41493c:	ldr	x0, [sp, #104]
  414940:	sub	x1, x1, x0
  414944:	ldrsw	x0, [sp, #88]
  414948:	add	x1, x1, x0
  41494c:	ldr	w0, [sp, #92]
  414950:	add	x0, x1, x0
  414954:	add	x0, x0, #0x1
  414958:	bl	401610 <_Znam@plt>
  41495c:	str	x0, [sp, #80]
  414960:	ldr	x1, [sp, #96]
  414964:	ldr	x0, [sp, #104]
  414968:	sub	x0, x1, x0
  41496c:	mov	x2, x0
  414970:	ldr	x1, [sp, #104]
  414974:	ldr	x0, [sp, #80]
  414978:	bl	401630 <memcpy@plt>
  41497c:	ldr	w0, [sp, #88]
  414980:	cmp	w0, #0x0
  414984:	b.eq	4149a8 <_ZdlPvm@@Base+0xb54>  // b.none
  414988:	ldr	x1, [sp, #96]
  41498c:	ldr	x0, [sp, #104]
  414990:	sub	x0, x1, x0
  414994:	mov	x1, x0
  414998:	ldr	x0, [sp, #80]
  41499c:	add	x0, x0, x1
  4149a0:	mov	w1, #0x2f                  	// #47
  4149a4:	strb	w1, [x0]
  4149a8:	ldr	x1, [sp, #96]
  4149ac:	ldr	x0, [sp, #104]
  4149b0:	sub	x0, x1, x0
  4149b4:	mov	x1, x0
  4149b8:	ldrsw	x0, [sp, #88]
  4149bc:	add	x0, x1, x0
  4149c0:	ldr	x1, [sp, #80]
  4149c4:	add	x0, x1, x0
  4149c8:	ldr	x1, [sp, #32]
  4149cc:	bl	401700 <strcpy@plt>
  4149d0:	ldr	x0, [sp, #80]
  4149d4:	bl	414dcc <_ZdlPvm@@Base+0xf78>
  4149d8:	str	x0, [sp, #72]
  4149dc:	ldr	x0, [sp, #80]
  4149e0:	cmp	x0, #0x0
  4149e4:	b.eq	4149f0 <_ZdlPvm@@Base+0xb9c>  // b.none
  4149e8:	ldr	x0, [sp, #80]
  4149ec:	bl	401820 <_ZdaPv@plt>
  4149f0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x51ac>
  4149f4:	add	x1, x0, #0x80
  4149f8:	ldr	x0, [sp, #72]
  4149fc:	bl	401850 <fopen@plt>
  414a00:	str	x0, [sp, #64]
  414a04:	ldr	x0, [sp, #64]
  414a08:	cmp	x0, #0x0
  414a0c:	b.eq	414a3c <_ZdlPvm@@Base+0xbe8>  // b.none
  414a10:	ldr	x0, [sp, #24]
  414a14:	cmp	x0, #0x0
  414a18:	b.eq	414a2c <_ZdlPvm@@Base+0xbd8>  // b.none
  414a1c:	ldr	x0, [sp, #24]
  414a20:	ldr	x1, [sp, #72]
  414a24:	str	x1, [x0]
  414a28:	b	414a34 <_ZdlPvm@@Base+0xbe0>
  414a2c:	ldr	x0, [sp, #72]
  414a30:	bl	4016d0 <free@plt>
  414a34:	ldr	x0, [sp, #64]
  414a38:	b	414a6c <_ZdlPvm@@Base+0xc18>
  414a3c:	ldr	x0, [sp, #72]
  414a40:	bl	4016d0 <free@plt>
  414a44:	ldr	x0, [sp, #96]
  414a48:	ldrb	w0, [x0]
  414a4c:	cmp	w0, #0x0
  414a50:	b.eq	414a64 <_ZdlPvm@@Base+0xc10>  // b.none
  414a54:	ldr	x0, [sp, #96]
  414a58:	add	x0, x0, #0x1
  414a5c:	str	x0, [sp, #104]
  414a60:	b	4148c8 <_ZdlPvm@@Base+0xa74>
  414a64:	nop
  414a68:	mov	x0, #0x0                   	// #0
  414a6c:	ldp	x29, x30, [sp], #112
  414a70:	ret
  414a74:	stp	x29, x30, [sp, #-128]!
  414a78:	mov	x29, sp
  414a7c:	str	x0, [sp, #40]
  414a80:	str	x1, [sp, #32]
  414a84:	str	x2, [sp, #24]
  414a88:	str	x3, [sp, #16]
  414a8c:	ldr	x0, [sp, #16]
  414a90:	cmp	x0, #0x0
  414a94:	b.ne	414aa4 <_ZdlPvm@@Base+0xc50>  // b.any
  414a98:	adrp	x0, 419000 <_ZdlPvm@@Base+0x51ac>
  414a9c:	add	x0, x0, #0x80
  414aa0:	str	x0, [sp, #16]
  414aa4:	mov	w1, #0x72                  	// #114
  414aa8:	ldr	x0, [sp, #16]
  414aac:	bl	4016e0 <strchr@plt>
  414ab0:	cmp	x0, #0x0
  414ab4:	cset	w0, ne  // ne = any
  414ab8:	strb	w0, [sp, #111]
  414abc:	ldr	x0, [sp, #32]
  414ac0:	cmp	x0, #0x0
  414ac4:	b.eq	414ae0 <_ZdlPvm@@Base+0xc8c>  // b.none
  414ac8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x51ac>
  414acc:	add	x1, x0, #0x90
  414ad0:	ldr	x0, [sp, #32]
  414ad4:	bl	401870 <strcmp@plt>
  414ad8:	cmp	w0, #0x0
  414adc:	b.ne	414b48 <_ZdlPvm@@Base+0xcf4>  // b.any
  414ae0:	ldr	x0, [sp, #24]
  414ae4:	cmp	x0, #0x0
  414ae8:	b.eq	414b1c <_ZdlPvm@@Base+0xcc8>  // b.none
  414aec:	ldrb	w0, [sp, #111]
  414af0:	cmp	w0, #0x0
  414af4:	b.eq	414b04 <_ZdlPvm@@Base+0xcb0>  // b.none
  414af8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x51ac>
  414afc:	add	x0, x0, #0x98
  414b00:	b	414b0c <_ZdlPvm@@Base+0xcb8>
  414b04:	adrp	x0, 419000 <_ZdlPvm@@Base+0x51ac>
  414b08:	add	x0, x0, #0xa0
  414b0c:	bl	414dcc <_ZdlPvm@@Base+0xf78>
  414b10:	mov	x1, x0
  414b14:	ldr	x0, [sp, #24]
  414b18:	str	x1, [x0]
  414b1c:	ldrb	w0, [sp, #111]
  414b20:	cmp	w0, #0x0
  414b24:	b.eq	414b38 <_ZdlPvm@@Base+0xce4>  // b.none
  414b28:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  414b2c:	add	x0, x0, #0xec8
  414b30:	ldr	x0, [x0]
  414b34:	b	414dc4 <_ZdlPvm@@Base+0xf70>
  414b38:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  414b3c:	add	x0, x0, #0xed0
  414b40:	ldr	x0, [x0]
  414b44:	b	414dc4 <_ZdlPvm@@Base+0xf70>
  414b48:	ldrb	w0, [sp, #111]
  414b4c:	eor	w0, w0, #0x1
  414b50:	and	w0, w0, #0xff
  414b54:	cmp	w0, #0x0
  414b58:	b.ne	414b80 <_ZdlPvm@@Base+0xd2c>  // b.any
  414b5c:	ldr	x0, [sp, #32]
  414b60:	ldrb	w0, [x0]
  414b64:	cmp	w0, #0x2f
  414b68:	b.eq	414b80 <_ZdlPvm@@Base+0xd2c>  // b.none
  414b6c:	ldr	x0, [sp, #40]
  414b70:	ldr	x0, [x0]
  414b74:	ldrb	w0, [x0]
  414b78:	cmp	w0, #0x0
  414b7c:	b.ne	414bcc <_ZdlPvm@@Base+0xd78>  // b.any
  414b80:	ldr	x1, [sp, #16]
  414b84:	ldr	x0, [sp, #32]
  414b88:	bl	401850 <fopen@plt>
  414b8c:	str	x0, [sp, #56]
  414b90:	ldr	x0, [sp, #56]
  414b94:	cmp	x0, #0x0
  414b98:	b.eq	414bc4 <_ZdlPvm@@Base+0xd70>  // b.none
  414b9c:	ldr	x0, [sp, #24]
  414ba0:	cmp	x0, #0x0
  414ba4:	b.eq	414bbc <_ZdlPvm@@Base+0xd68>  // b.none
  414ba8:	ldr	x0, [sp, #32]
  414bac:	bl	414dcc <_ZdlPvm@@Base+0xf78>
  414bb0:	mov	x1, x0
  414bb4:	ldr	x0, [sp, #24]
  414bb8:	str	x1, [x0]
  414bbc:	ldr	x0, [sp, #56]
  414bc0:	b	414dc4 <_ZdlPvm@@Base+0xf70>
  414bc4:	mov	x0, #0x0                   	// #0
  414bc8:	b	414dc4 <_ZdlPvm@@Base+0xf70>
  414bcc:	ldr	x0, [sp, #32]
  414bd0:	bl	401660 <strlen@plt>
  414bd4:	str	w0, [sp, #104]
  414bd8:	ldr	x0, [sp, #40]
  414bdc:	ldr	x0, [x0]
  414be0:	str	x0, [sp, #120]
  414be4:	mov	w1, #0x3a                  	// #58
  414be8:	ldr	x0, [sp, #120]
  414bec:	bl	4016e0 <strchr@plt>
  414bf0:	str	x0, [sp, #112]
  414bf4:	ldr	x0, [sp, #112]
  414bf8:	cmp	x0, #0x0
  414bfc:	b.ne	414c10 <_ZdlPvm@@Base+0xdbc>  // b.any
  414c00:	mov	w1, #0x0                   	// #0
  414c04:	ldr	x0, [sp, #120]
  414c08:	bl	4016e0 <strchr@plt>
  414c0c:	str	x0, [sp, #112]
  414c10:	ldr	x1, [sp, #112]
  414c14:	ldr	x0, [sp, #120]
  414c18:	cmp	x1, x0
  414c1c:	b.ls	414c4c <_ZdlPvm@@Base+0xdf8>  // b.plast
  414c20:	ldr	x0, [sp, #112]
  414c24:	sub	x0, x0, #0x1
  414c28:	ldrb	w0, [x0]
  414c2c:	mov	w1, w0
  414c30:	adrp	x0, 419000 <_ZdlPvm@@Base+0x51ac>
  414c34:	add	x0, x0, #0x88
  414c38:	bl	4016e0 <strchr@plt>
  414c3c:	cmp	x0, #0x0
  414c40:	b.ne	414c4c <_ZdlPvm@@Base+0xdf8>  // b.any
  414c44:	mov	w0, #0x1                   	// #1
  414c48:	b	414c50 <_ZdlPvm@@Base+0xdfc>
  414c4c:	mov	w0, #0x0                   	// #0
  414c50:	str	w0, [sp, #100]
  414c54:	ldr	x1, [sp, #112]
  414c58:	ldr	x0, [sp, #120]
  414c5c:	sub	x1, x1, x0
  414c60:	ldrsw	x0, [sp, #100]
  414c64:	add	x1, x1, x0
  414c68:	ldr	w0, [sp, #104]
  414c6c:	add	x0, x1, x0
  414c70:	add	x0, x0, #0x1
  414c74:	bl	401610 <_Znam@plt>
  414c78:	str	x0, [sp, #88]
  414c7c:	ldr	x1, [sp, #112]
  414c80:	ldr	x0, [sp, #120]
  414c84:	sub	x0, x1, x0
  414c88:	mov	x2, x0
  414c8c:	ldr	x1, [sp, #120]
  414c90:	ldr	x0, [sp, #88]
  414c94:	bl	401630 <memcpy@plt>
  414c98:	ldr	w0, [sp, #100]
  414c9c:	cmp	w0, #0x0
  414ca0:	b.eq	414cc4 <_ZdlPvm@@Base+0xe70>  // b.none
  414ca4:	ldr	x1, [sp, #112]
  414ca8:	ldr	x0, [sp, #120]
  414cac:	sub	x0, x1, x0
  414cb0:	mov	x1, x0
  414cb4:	ldr	x0, [sp, #88]
  414cb8:	add	x0, x0, x1
  414cbc:	mov	w1, #0x2f                  	// #47
  414cc0:	strb	w1, [x0]
  414cc4:	ldr	x1, [sp, #112]
  414cc8:	ldr	x0, [sp, #120]
  414ccc:	sub	x0, x1, x0
  414cd0:	mov	x1, x0
  414cd4:	ldrsw	x0, [sp, #100]
  414cd8:	add	x0, x1, x0
  414cdc:	ldr	x1, [sp, #88]
  414ce0:	add	x0, x1, x0
  414ce4:	ldr	x1, [sp, #32]
  414ce8:	bl	401700 <strcpy@plt>
  414cec:	ldr	x0, [sp, #88]
  414cf0:	bl	414dcc <_ZdlPvm@@Base+0xf78>
  414cf4:	str	x0, [sp, #80]
  414cf8:	ldr	x0, [sp, #88]
  414cfc:	cmp	x0, #0x0
  414d00:	b.eq	414d0c <_ZdlPvm@@Base+0xeb8>  // b.none
  414d04:	ldr	x0, [sp, #88]
  414d08:	bl	401820 <_ZdaPv@plt>
  414d0c:	ldr	x1, [sp, #16]
  414d10:	ldr	x0, [sp, #80]
  414d14:	bl	401850 <fopen@plt>
  414d18:	str	x0, [sp, #72]
  414d1c:	ldr	x0, [sp, #72]
  414d20:	cmp	x0, #0x0
  414d24:	b.eq	414d54 <_ZdlPvm@@Base+0xf00>  // b.none
  414d28:	ldr	x0, [sp, #24]
  414d2c:	cmp	x0, #0x0
  414d30:	b.eq	414d44 <_ZdlPvm@@Base+0xef0>  // b.none
  414d34:	ldr	x0, [sp, #24]
  414d38:	ldr	x1, [sp, #80]
  414d3c:	str	x1, [x0]
  414d40:	b	414d4c <_ZdlPvm@@Base+0xef8>
  414d44:	ldr	x0, [sp, #80]
  414d48:	bl	4016d0 <free@plt>
  414d4c:	ldr	x0, [sp, #72]
  414d50:	b	414dc4 <_ZdlPvm@@Base+0xf70>
  414d54:	bl	401830 <__errno_location@plt>
  414d58:	ldr	w0, [x0]
  414d5c:	str	w0, [sp, #68]
  414d60:	ldr	x0, [sp, #80]
  414d64:	bl	4016d0 <free@plt>
  414d68:	ldr	w0, [sp, #68]
  414d6c:	cmp	w0, #0x2
  414d70:	b.eq	414d8c <_ZdlPvm@@Base+0xf38>  // b.none
  414d74:	bl	401830 <__errno_location@plt>
  414d78:	mov	x1, x0
  414d7c:	ldr	w0, [sp, #68]
  414d80:	str	w0, [x1]
  414d84:	mov	x0, #0x0                   	// #0
  414d88:	b	414dc4 <_ZdlPvm@@Base+0xf70>
  414d8c:	ldr	x0, [sp, #112]
  414d90:	ldrb	w0, [x0]
  414d94:	cmp	w0, #0x0
  414d98:	b.eq	414dac <_ZdlPvm@@Base+0xf58>  // b.none
  414d9c:	ldr	x0, [sp, #112]
  414da0:	add	x0, x0, #0x1
  414da4:	str	x0, [sp, #120]
  414da8:	b	414be4 <_ZdlPvm@@Base+0xd90>
  414dac:	nop
  414db0:	bl	401830 <__errno_location@plt>
  414db4:	mov	x1, x0
  414db8:	mov	w0, #0x2                   	// #2
  414dbc:	str	w0, [x1]
  414dc0:	mov	x0, #0x0                   	// #0
  414dc4:	ldp	x29, x30, [sp], #128
  414dc8:	ret
  414dcc:	stp	x29, x30, [sp, #-48]!
  414dd0:	mov	x29, sp
  414dd4:	str	x0, [sp, #24]
  414dd8:	ldr	x0, [sp, #24]
  414ddc:	cmp	x0, #0x0
  414de0:	b.ne	414dec <_ZdlPvm@@Base+0xf98>  // b.any
  414de4:	mov	x0, #0x0                   	// #0
  414de8:	b	414e10 <_ZdlPvm@@Base+0xfbc>
  414dec:	ldr	x0, [sp, #24]
  414df0:	bl	401660 <strlen@plt>
  414df4:	add	x0, x0, #0x1
  414df8:	bl	4018a0 <malloc@plt>
  414dfc:	str	x0, [sp, #40]
  414e00:	ldr	x1, [sp, #24]
  414e04:	ldr	x0, [sp, #40]
  414e08:	bl	401700 <strcpy@plt>
  414e0c:	ldr	x0, [sp, #40]
  414e10:	ldp	x29, x30, [sp], #48
  414e14:	ret
  414e18:	sub	sp, sp, #0x20
  414e1c:	str	x0, [sp, #8]
  414e20:	str	wzr, [sp, #28]
  414e24:	ldr	x0, [sp, #8]
  414e28:	ldrb	w0, [x0]
  414e2c:	cmp	w0, #0x0
  414e30:	b.eq	414f10 <_ZdlPvm@@Base+0x10bc>  // b.none
  414e34:	ldr	x0, [sp, #8]
  414e38:	add	x1, x0, #0x1
  414e3c:	str	x1, [sp, #8]
  414e40:	ldrb	w0, [x0]
  414e44:	str	w0, [sp, #28]
  414e48:	ldr	x0, [sp, #8]
  414e4c:	ldrb	w0, [x0]
  414e50:	cmp	w0, #0x0
  414e54:	b.eq	414f10 <_ZdlPvm@@Base+0x10bc>  // b.none
  414e58:	ldr	w0, [sp, #28]
  414e5c:	lsl	w0, w0, #7
  414e60:	str	w0, [sp, #28]
  414e64:	ldr	x0, [sp, #8]
  414e68:	add	x1, x0, #0x1
  414e6c:	str	x1, [sp, #8]
  414e70:	ldrb	w0, [x0]
  414e74:	mov	w1, w0
  414e78:	ldr	w0, [sp, #28]
  414e7c:	add	w0, w0, w1
  414e80:	str	w0, [sp, #28]
  414e84:	ldr	x0, [sp, #8]
  414e88:	ldrb	w0, [x0]
  414e8c:	cmp	w0, #0x0
  414e90:	b.eq	414f10 <_ZdlPvm@@Base+0x10bc>  // b.none
  414e94:	ldr	w0, [sp, #28]
  414e98:	lsl	w0, w0, #4
  414e9c:	str	w0, [sp, #28]
  414ea0:	ldr	x0, [sp, #8]
  414ea4:	ldrb	w0, [x0]
  414ea8:	mov	w1, w0
  414eac:	ldr	w0, [sp, #28]
  414eb0:	add	w0, w0, w1
  414eb4:	str	w0, [sp, #28]
  414eb8:	ldr	w0, [sp, #28]
  414ebc:	and	w0, w0, #0xf0000000
  414ec0:	str	w0, [sp, #24]
  414ec4:	ldr	w0, [sp, #24]
  414ec8:	cmp	w0, #0x0
  414ecc:	cset	w0, eq  // eq = none
  414ed0:	and	w0, w0, #0xff
  414ed4:	cmp	w0, #0x0
  414ed8:	b.eq	414f00 <_ZdlPvm@@Base+0x10ac>  // b.none
  414edc:	ldr	w0, [sp, #24]
  414ee0:	lsr	w0, w0, #24
  414ee4:	ldr	w1, [sp, #28]
  414ee8:	eor	w0, w1, w0
  414eec:	str	w0, [sp, #28]
  414ef0:	ldr	w1, [sp, #28]
  414ef4:	ldr	w0, [sp, #24]
  414ef8:	eor	w0, w1, w0
  414efc:	str	w0, [sp, #28]
  414f00:	ldr	x0, [sp, #8]
  414f04:	add	x0, x0, #0x1
  414f08:	str	x0, [sp, #8]
  414f0c:	b	414e84 <_ZdlPvm@@Base+0x1030>
  414f10:	ldr	w0, [sp, #28]
  414f14:	add	sp, sp, #0x20
  414f18:	ret
  414f1c:	stp	x29, x30, [sp, #-112]!
  414f20:	mov	x29, sp
  414f24:	str	x0, [sp, #40]
  414f28:	str	x1, [sp, #32]
  414f2c:	str	w2, [sp, #28]
  414f30:	ldr	x0, [sp, #32]
  414f34:	cmp	x0, #0x0
  414f38:	b.ne	414f48 <_ZdlPvm@@Base+0x10f4>  // b.any
  414f3c:	ldr	x0, [sp, #40]
  414f40:	str	xzr, [x0]
  414f44:	b	415510 <_ZdlPvm@@Base+0x16bc>
  414f48:	ldr	x0, [sp, #32]
  414f4c:	ldrb	w0, [x0]
  414f50:	cmp	w0, #0x0
  414f54:	b.ne	414f6c <_ZdlPvm@@Base+0x1118>  // b.any
  414f58:	ldr	x0, [sp, #40]
  414f5c:	adrp	x1, 419000 <_ZdlPvm@@Base+0x51ac>
  414f60:	add	x1, x1, #0x108
  414f64:	str	x1, [x0]
  414f68:	b	415510 <_ZdlPvm@@Base+0x16bc>
  414f6c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  414f70:	add	x0, x0, #0xfb0
  414f74:	ldr	x0, [x0]
  414f78:	cmp	x0, #0x0
  414f7c:	b.ne	415024 <_ZdlPvm@@Base+0x11d0>  // b.any
  414f80:	mov	w0, #0x65                  	// #101
  414f84:	mov	w1, w0
  414f88:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  414f8c:	add	x0, x0, #0xfbc
  414f90:	str	w1, [x0]
  414f94:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  414f98:	add	x0, x0, #0xfbc
  414f9c:	ldr	w0, [x0]
  414fa0:	sxtw	x0, w0
  414fa4:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  414fa8:	cmp	x0, x1
  414fac:	b.hi	414fd0 <_ZdlPvm@@Base+0x117c>  // b.pmore
  414fb0:	lsl	x0, x0, #3
  414fb4:	bl	401610 <_Znam@plt>
  414fb8:	mov	x1, x0
  414fbc:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  414fc0:	add	x0, x0, #0xfb0
  414fc4:	str	x1, [x0]
  414fc8:	str	wzr, [sp, #100]
  414fcc:	b	414fd4 <_ZdlPvm@@Base+0x1180>
  414fd0:	bl	401860 <__cxa_throw_bad_array_new_length@plt>
  414fd4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  414fd8:	add	x0, x0, #0xfbc
  414fdc:	ldr	w0, [x0]
  414fe0:	ldr	w1, [sp, #100]
  414fe4:	cmp	w1, w0
  414fe8:	b.ge	415018 <_ZdlPvm@@Base+0x11c4>  // b.tcont
  414fec:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  414ff0:	add	x0, x0, #0xfb0
  414ff4:	ldr	x1, [x0]
  414ff8:	ldrsw	x0, [sp, #100]
  414ffc:	lsl	x0, x0, #3
  415000:	add	x0, x1, x0
  415004:	str	xzr, [x0]
  415008:	ldr	w0, [sp, #100]
  41500c:	add	w0, w0, #0x1
  415010:	str	w0, [sp, #100]
  415014:	b	414fd4 <_ZdlPvm@@Base+0x1180>
  415018:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  41501c:	add	x0, x0, #0xfb8
  415020:	str	wzr, [x0]
  415024:	ldr	x0, [sp, #32]
  415028:	bl	414e18 <_ZdlPvm@@Base+0xfc4>
  41502c:	str	w0, [sp, #92]
  415030:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  415034:	add	x0, x0, #0xfb0
  415038:	ldr	x2, [x0]
  41503c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  415040:	add	x0, x0, #0xfbc
  415044:	ldr	w0, [x0]
  415048:	mov	w1, w0
  41504c:	ldr	w0, [sp, #92]
  415050:	udiv	w3, w0, w1
  415054:	mul	w1, w3, w1
  415058:	sub	w0, w0, w1
  41505c:	mov	w0, w0
  415060:	lsl	x0, x0, #3
  415064:	add	x0, x2, x0
  415068:	str	x0, [sp, #104]
  41506c:	ldr	x0, [sp, #104]
  415070:	ldr	x0, [x0]
  415074:	cmp	x0, #0x0
  415078:	b.eq	415104 <_ZdlPvm@@Base+0x12b0>  // b.none
  41507c:	ldr	x0, [sp, #104]
  415080:	ldr	x0, [x0]
  415084:	mov	x1, x0
  415088:	ldr	x0, [sp, #32]
  41508c:	bl	401870 <strcmp@plt>
  415090:	cmp	w0, #0x0
  415094:	b.ne	4150ac <_ZdlPvm@@Base+0x1258>  // b.any
  415098:	ldr	x0, [sp, #104]
  41509c:	ldr	x1, [x0]
  4150a0:	ldr	x0, [sp, #40]
  4150a4:	str	x1, [x0]
  4150a8:	b	415510 <_ZdlPvm@@Base+0x16bc>
  4150ac:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  4150b0:	add	x0, x0, #0xfb0
  4150b4:	ldr	x0, [x0]
  4150b8:	ldr	x1, [sp, #104]
  4150bc:	cmp	x1, x0
  4150c0:	b.ne	4150f4 <_ZdlPvm@@Base+0x12a0>  // b.any
  4150c4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  4150c8:	add	x0, x0, #0xfb0
  4150cc:	ldr	x1, [x0]
  4150d0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  4150d4:	add	x0, x0, #0xfbc
  4150d8:	ldr	w0, [x0]
  4150dc:	sxtw	x0, w0
  4150e0:	lsl	x0, x0, #3
  4150e4:	sub	x0, x0, #0x8
  4150e8:	add	x0, x1, x0
  4150ec:	str	x0, [sp, #104]
  4150f0:	b	41506c <_ZdlPvm@@Base+0x1218>
  4150f4:	ldr	x0, [sp, #104]
  4150f8:	sub	x0, x0, #0x8
  4150fc:	str	x0, [sp, #104]
  415100:	b	41506c <_ZdlPvm@@Base+0x1218>
  415104:	ldr	w0, [sp, #28]
  415108:	cmp	w0, #0x2
  41510c:	b.ne	41511c <_ZdlPvm@@Base+0x12c8>  // b.any
  415110:	ldr	x0, [sp, #40]
  415114:	str	xzr, [x0]
  415118:	b	415510 <_ZdlPvm@@Base+0x16bc>
  41511c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  415120:	add	x0, x0, #0xfbc
  415124:	ldr	w0, [x0]
  415128:	sub	w1, w0, #0x1
  41512c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  415130:	add	x0, x0, #0xfb8
  415134:	ldr	w0, [x0]
  415138:	cmp	w1, w0
  41513c:	b.le	415178 <_ZdlPvm@@Base+0x1324>
  415140:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  415144:	add	x0, x0, #0xfb8
  415148:	ldr	w0, [x0]
  41514c:	scvtf	d1, w0
  415150:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  415154:	add	x0, x0, #0xfbc
  415158:	ldr	w0, [x0]
  41515c:	scvtf	d0, w0
  415160:	mov	x0, #0x3333333333333333    	// #3689348814741910323
  415164:	movk	x0, #0x3fd3, lsl #48
  415168:	fmov	d2, x0
  41516c:	fmul	d0, d0, d2
  415170:	fcmpe	d1, d0
  415174:	b.lt	4153c4 <_ZdlPvm@@Base+0x1570>  // b.tstop
  415178:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  41517c:	add	x0, x0, #0xfb0
  415180:	ldr	x0, [x0]
  415184:	str	x0, [sp, #80]
  415188:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  41518c:	add	x0, x0, #0xfbc
  415190:	ldr	w0, [x0]
  415194:	str	w0, [sp, #76]
  415198:	mov	w0, #0x1                   	// #1
  41519c:	str	w0, [sp, #96]
  4151a0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x51ac>
  4151a4:	add	x0, x0, #0xb8
  4151a8:	ldrsw	x1, [sp, #96]
  4151ac:	ldr	w0, [x0, x1, lsl #2]
  4151b0:	ldr	w1, [sp, #76]
  4151b4:	cmp	w1, w0
  4151b8:	b.cc	415208 <_ZdlPvm@@Base+0x13b4>  // b.lo, b.ul, b.last
  4151bc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x51ac>
  4151c0:	add	x0, x0, #0xb8
  4151c4:	ldrsw	x1, [sp, #96]
  4151c8:	ldr	w0, [x0, x1, lsl #2]
  4151cc:	cmp	w0, #0x0
  4151d0:	b.ne	4151f8 <_ZdlPvm@@Base+0x13a4>  // b.any
  4151d4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4151d8:	add	x3, x0, #0xa80
  4151dc:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4151e0:	add	x2, x0, #0xa80
  4151e4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4151e8:	add	x1, x0, #0xa80
  4151ec:	adrp	x0, 419000 <_ZdlPvm@@Base+0x51ac>
  4151f0:	add	x0, x0, #0x110
  4151f4:	bl	40b1e4 <sqrt@plt+0x9834>
  4151f8:	ldr	w0, [sp, #96]
  4151fc:	add	w0, w0, #0x1
  415200:	str	w0, [sp, #96]
  415204:	b	4151a0 <_ZdlPvm@@Base+0x134c>
  415208:	adrp	x0, 419000 <_ZdlPvm@@Base+0x51ac>
  41520c:	add	x0, x0, #0xb8
  415210:	ldrsw	x1, [sp, #96]
  415214:	ldr	w0, [x0, x1, lsl #2]
  415218:	mov	w1, w0
  41521c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  415220:	add	x0, x0, #0xfbc
  415224:	str	w1, [x0]
  415228:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  41522c:	add	x0, x0, #0xfb8
  415230:	str	wzr, [x0]
  415234:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  415238:	add	x0, x0, #0xfbc
  41523c:	ldr	w0, [x0]
  415240:	sxtw	x0, w0
  415244:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  415248:	cmp	x0, x1
  41524c:	b.hi	415270 <_ZdlPvm@@Base+0x141c>  // b.pmore
  415250:	lsl	x0, x0, #3
  415254:	bl	401610 <_Znam@plt>
  415258:	mov	x1, x0
  41525c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  415260:	add	x0, x0, #0xfb0
  415264:	str	x1, [x0]
  415268:	str	wzr, [sp, #96]
  41526c:	b	415274 <_ZdlPvm@@Base+0x1420>
  415270:	bl	401860 <__cxa_throw_bad_array_new_length@plt>
  415274:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  415278:	add	x0, x0, #0xfbc
  41527c:	ldr	w0, [x0]
  415280:	ldr	w1, [sp, #96]
  415284:	cmp	w1, w0
  415288:	b.ge	4152b8 <_ZdlPvm@@Base+0x1464>  // b.tcont
  41528c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  415290:	add	x0, x0, #0xfb0
  415294:	ldr	x1, [x0]
  415298:	ldrsw	x0, [sp, #96]
  41529c:	lsl	x0, x0, #3
  4152a0:	add	x0, x1, x0
  4152a4:	str	xzr, [x0]
  4152a8:	ldr	w0, [sp, #96]
  4152ac:	add	w0, w0, #0x1
  4152b0:	str	w0, [sp, #96]
  4152b4:	b	415274 <_ZdlPvm@@Base+0x1420>
  4152b8:	ldr	w0, [sp, #76]
  4152bc:	lsl	x0, x0, #3
  4152c0:	sub	x0, x0, #0x8
  4152c4:	ldr	x1, [sp, #80]
  4152c8:	add	x0, x1, x0
  4152cc:	str	x0, [sp, #104]
  4152d0:	ldr	x1, [sp, #104]
  4152d4:	ldr	x0, [sp, #80]
  4152d8:	cmp	x1, x0
  4152dc:	b.cc	41530c <_ZdlPvm@@Base+0x14b8>  // b.lo, b.ul, b.last
  4152e0:	ldr	x0, [sp, #104]
  4152e4:	ldr	x1, [x0]
  4152e8:	add	x0, sp, #0x40
  4152ec:	mov	w2, #0x1                   	// #1
  4152f0:	bl	414f1c <_ZdlPvm@@Base+0x10c8>
  4152f4:	add	x0, sp, #0x40
  4152f8:	bl	41565c <_ZdlPvm@@Base+0x1808>
  4152fc:	ldr	x0, [sp, #104]
  415300:	sub	x0, x0, #0x8
  415304:	str	x0, [sp, #104]
  415308:	b	4152d0 <_ZdlPvm@@Base+0x147c>
  41530c:	ldr	x0, [sp, #80]
  415310:	cmp	x0, #0x0
  415314:	b.eq	415320 <_ZdlPvm@@Base+0x14cc>  // b.none
  415318:	ldr	x0, [sp, #80]
  41531c:	bl	401820 <_ZdaPv@plt>
  415320:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  415324:	add	x0, x0, #0xfb0
  415328:	ldr	x2, [x0]
  41532c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  415330:	add	x0, x0, #0xfbc
  415334:	ldr	w0, [x0]
  415338:	mov	w1, w0
  41533c:	ldr	w0, [sp, #92]
  415340:	udiv	w3, w0, w1
  415344:	mul	w1, w3, w1
  415348:	sub	w0, w0, w1
  41534c:	mov	w0, w0
  415350:	lsl	x0, x0, #3
  415354:	add	x0, x2, x0
  415358:	str	x0, [sp, #104]
  41535c:	ldr	x0, [sp, #104]
  415360:	ldr	x0, [x0]
  415364:	cmp	x0, #0x0
  415368:	b.eq	4153c4 <_ZdlPvm@@Base+0x1570>  // b.none
  41536c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  415370:	add	x0, x0, #0xfb0
  415374:	ldr	x0, [x0]
  415378:	ldr	x1, [sp, #104]
  41537c:	cmp	x1, x0
  415380:	b.ne	4153b4 <_ZdlPvm@@Base+0x1560>  // b.any
  415384:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  415388:	add	x0, x0, #0xfb0
  41538c:	ldr	x1, [x0]
  415390:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  415394:	add	x0, x0, #0xfbc
  415398:	ldr	w0, [x0]
  41539c:	sxtw	x0, w0
  4153a0:	lsl	x0, x0, #3
  4153a4:	sub	x0, x0, #0x8
  4153a8:	add	x0, x1, x0
  4153ac:	str	x0, [sp, #104]
  4153b0:	b	41535c <_ZdlPvm@@Base+0x1508>
  4153b4:	ldr	x0, [sp, #104]
  4153b8:	sub	x0, x0, #0x8
  4153bc:	str	x0, [sp, #104]
  4153c0:	b	41535c <_ZdlPvm@@Base+0x1508>
  4153c4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  4153c8:	add	x0, x0, #0xfb8
  4153cc:	ldr	w0, [x0]
  4153d0:	add	w1, w0, #0x1
  4153d4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  4153d8:	add	x0, x0, #0xfb8
  4153dc:	str	w1, [x0]
  4153e0:	ldr	w0, [sp, #28]
  4153e4:	cmp	w0, #0x1
  4153e8:	b.ne	41540c <_ZdlPvm@@Base+0x15b8>  // b.any
  4153ec:	ldr	x0, [sp, #104]
  4153f0:	ldr	x1, [sp, #32]
  4153f4:	str	x1, [x0]
  4153f8:	ldr	x0, [sp, #104]
  4153fc:	ldr	x1, [x0]
  415400:	ldr	x0, [sp, #40]
  415404:	str	x1, [x0]
  415408:	b	415510 <_ZdlPvm@@Base+0x16bc>
  41540c:	ldr	x0, [sp, #32]
  415410:	bl	401660 <strlen@plt>
  415414:	add	w0, w0, #0x1
  415418:	str	w0, [sp, #60]
  41541c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  415420:	add	x0, x0, #0xfc0
  415424:	ldr	x0, [x0]
  415428:	cmp	x0, #0x0
  41542c:	b.eq	415448 <_ZdlPvm@@Base+0x15f4>  // b.none
  415430:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  415434:	add	x0, x0, #0xfc8
  415438:	ldr	w1, [x0]
  41543c:	ldr	w0, [sp, #60]
  415440:	cmp	w1, w0
  415444:	b.ge	415494 <_ZdlPvm@@Base+0x1640>  // b.tcont
  415448:	ldr	w0, [sp, #60]
  41544c:	cmp	w0, #0x400
  415450:	b.le	415460 <_ZdlPvm@@Base+0x160c>
  415454:	add	x0, sp, #0x3c
  415458:	ldr	w0, [x0]
  41545c:	b	415464 <_ZdlPvm@@Base+0x1610>
  415460:	mov	w0, #0x400                 	// #1024
  415464:	adrp	x1, 432000 <stderr@@GLIBC_2.17+0x3128>
  415468:	add	x1, x1, #0xfc8
  41546c:	str	w0, [x1]
  415470:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  415474:	add	x0, x0, #0xfc8
  415478:	ldr	w0, [x0]
  41547c:	sxtw	x0, w0
  415480:	bl	401610 <_Znam@plt>
  415484:	mov	x1, x0
  415488:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  41548c:	add	x0, x0, #0xfc0
  415490:	str	x1, [x0]
  415494:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  415498:	add	x0, x0, #0xfc0
  41549c:	ldr	x0, [x0]
  4154a0:	ldr	x1, [sp, #32]
  4154a4:	bl	401700 <strcpy@plt>
  4154a8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  4154ac:	add	x0, x0, #0xfc0
  4154b0:	ldr	x1, [x0]
  4154b4:	ldr	x0, [sp, #104]
  4154b8:	str	x1, [x0]
  4154bc:	ldr	x0, [sp, #104]
  4154c0:	ldr	x1, [x0]
  4154c4:	ldr	x0, [sp, #40]
  4154c8:	str	x1, [x0]
  4154cc:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  4154d0:	add	x0, x0, #0xfc0
  4154d4:	ldr	x1, [x0]
  4154d8:	ldr	w0, [sp, #60]
  4154dc:	sxtw	x0, w0
  4154e0:	add	x1, x1, x0
  4154e4:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  4154e8:	add	x0, x0, #0xfc0
  4154ec:	str	x1, [x0]
  4154f0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  4154f4:	add	x0, x0, #0xfc8
  4154f8:	ldr	w1, [x0]
  4154fc:	ldr	w0, [sp, #60]
  415500:	sub	w1, w1, w0
  415504:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  415508:	add	x0, x0, #0xfc8
  41550c:	str	w1, [x0]
  415510:	ldp	x29, x30, [sp], #112
  415514:	ret
  415518:	stp	x29, x30, [sp, #-64]!
  41551c:	mov	x29, sp
  415520:	str	x19, [sp, #16]
  415524:	str	x0, [sp, #40]
  415528:	str	x1, [sp, #32]
  41552c:	add	x0, sp, #0x28
  415530:	bl	415644 <_ZdlPvm@@Base+0x17f0>
  415534:	bl	401660 <strlen@plt>
  415538:	mov	x19, x0
  41553c:	add	x0, sp, #0x20
  415540:	bl	415644 <_ZdlPvm@@Base+0x17f0>
  415544:	bl	401660 <strlen@plt>
  415548:	add	x0, x19, x0
  41554c:	add	x0, x0, #0x1
  415550:	bl	401610 <_Znam@plt>
  415554:	str	x0, [sp, #56]
  415558:	add	x0, sp, #0x28
  41555c:	bl	415644 <_ZdlPvm@@Base+0x17f0>
  415560:	mov	x1, x0
  415564:	ldr	x0, [sp, #56]
  415568:	bl	401700 <strcpy@plt>
  41556c:	add	x0, sp, #0x20
  415570:	bl	415644 <_ZdlPvm@@Base+0x17f0>
  415574:	mov	x1, x0
  415578:	ldr	x0, [sp, #56]
  41557c:	bl	401990 <strcat@plt>
  415580:	add	x0, sp, #0x30
  415584:	mov	w2, #0x0                   	// #0
  415588:	ldr	x1, [sp, #56]
  41558c:	bl	414f1c <_ZdlPvm@@Base+0x10c8>
  415590:	ldr	x0, [sp, #56]
  415594:	cmp	x0, #0x0
  415598:	b.eq	4155a4 <_ZdlPvm@@Base+0x1750>  // b.none
  41559c:	ldr	x0, [sp, #56]
  4155a0:	bl	401820 <_ZdaPv@plt>
  4155a4:	ldr	x0, [sp, #48]
  4155a8:	ldr	x19, [sp, #16]
  4155ac:	ldp	x29, x30, [sp], #64
  4155b0:	ret
  4155b4:	stp	x29, x30, [sp, #-32]!
  4155b8:	mov	x29, sp
  4155bc:	str	w0, [sp, #28]
  4155c0:	str	w1, [sp, #24]
  4155c4:	ldr	w0, [sp, #28]
  4155c8:	cmp	w0, #0x1
  4155cc:	b.ne	41561c <_ZdlPvm@@Base+0x17c8>  // b.any
  4155d0:	ldr	w1, [sp, #24]
  4155d4:	mov	w0, #0xffff                	// #65535
  4155d8:	cmp	w1, w0
  4155dc:	b.ne	41561c <_ZdlPvm@@Base+0x17c8>  // b.any
  4155e0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  4155e4:	add	x0, x0, #0xfd0
  4155e8:	bl	40a3d4 <sqrt@plt+0x8a24>
  4155ec:	mov	w2, #0x0                   	// #0
  4155f0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x51ac>
  4155f4:	add	x1, x0, #0x108
  4155f8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  4155fc:	add	x0, x0, #0xfd8
  415600:	bl	414f1c <_ZdlPvm@@Base+0x10c8>
  415604:	mov	w2, #0x0                   	// #0
  415608:	adrp	x0, 419000 <_ZdlPvm@@Base+0x51ac>
  41560c:	add	x1, x0, #0x128
  415610:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  415614:	add	x0, x0, #0xfe0
  415618:	bl	414f1c <_ZdlPvm@@Base+0x10c8>
  41561c:	nop
  415620:	ldp	x29, x30, [sp], #32
  415624:	ret
  415628:	stp	x29, x30, [sp, #-16]!
  41562c:	mov	x29, sp
  415630:	mov	w1, #0xffff                	// #65535
  415634:	mov	w0, #0x1                   	// #1
  415638:	bl	4155b4 <_ZdlPvm@@Base+0x1760>
  41563c:	ldp	x29, x30, [sp], #16
  415640:	ret
  415644:	sub	sp, sp, #0x10
  415648:	str	x0, [sp, #8]
  41564c:	ldr	x0, [sp, #8]
  415650:	ldr	x0, [x0]
  415654:	add	sp, sp, #0x10
  415658:	ret
  41565c:	sub	sp, sp, #0x10
  415660:	str	x0, [sp, #8]
  415664:	nop
  415668:	add	sp, sp, #0x10
  41566c:	ret
  415670:	stp	x29, x30, [sp, #-64]!
  415674:	mov	x29, sp
  415678:	str	x0, [sp, #24]
  41567c:	ldr	x0, [sp, #24]
  415680:	ldrb	w0, [x0]
  415684:	cmp	w0, #0x75
  415688:	b.eq	415694 <_ZdlPvm@@Base+0x1840>  // b.none
  41568c:	mov	x0, #0x0                   	// #0
  415690:	b	415884 <_ZdlPvm@@Base+0x1a30>
  415694:	ldr	x0, [sp, #24]
  415698:	add	x0, x0, #0x1
  41569c:	str	x0, [sp, #24]
  4156a0:	ldr	x0, [sp, #24]
  4156a4:	str	x0, [sp, #56]
  4156a8:	str	wzr, [sp, #52]
  4156ac:	ldr	x0, [sp, #56]
  4156b0:	str	x0, [sp, #40]
  4156b4:	ldr	x0, [sp, #56]
  4156b8:	ldrb	w0, [x0]
  4156bc:	mov	w1, w0
  4156c0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4156c4:	add	x0, x0, #0x370
  4156c8:	bl	40a3f0 <sqrt@plt+0x8a40>
  4156cc:	cmp	w0, #0x0
  4156d0:	cset	w0, eq  // eq = none
  4156d4:	and	w0, w0, #0xff
  4156d8:	cmp	w0, #0x0
  4156dc:	b.eq	4156e8 <_ZdlPvm@@Base+0x1894>  // b.none
  4156e0:	mov	x0, #0x0                   	// #0
  4156e4:	b	415884 <_ZdlPvm@@Base+0x1a30>
  4156e8:	ldr	x0, [sp, #56]
  4156ec:	ldrb	w0, [x0]
  4156f0:	mov	w1, w0
  4156f4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  4156f8:	add	x0, x0, #0x270
  4156fc:	bl	40a3f0 <sqrt@plt+0x8a40>
  415700:	cmp	w0, #0x0
  415704:	cset	w0, ne  // ne = any
  415708:	and	w0, w0, #0xff
  41570c:	cmp	w0, #0x0
  415710:	b.eq	415734 <_ZdlPvm@@Base+0x18e0>  // b.none
  415714:	ldr	w0, [sp, #52]
  415718:	lsl	w1, w0, #4
  41571c:	ldr	x0, [sp, #56]
  415720:	ldrb	w0, [x0]
  415724:	sub	w0, w0, #0x30
  415728:	add	w0, w1, w0
  41572c:	str	w0, [sp, #52]
  415730:	b	415788 <_ZdlPvm@@Base+0x1934>
  415734:	ldr	x0, [sp, #56]
  415738:	ldrb	w0, [x0]
  41573c:	mov	w1, w0
  415740:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2128>
  415744:	add	x0, x0, #0x70
  415748:	bl	40a3f0 <sqrt@plt+0x8a40>
  41574c:	cmp	w0, #0x0
  415750:	cset	w0, ne  // ne = any
  415754:	and	w0, w0, #0xff
  415758:	cmp	w0, #0x0
  41575c:	b.eq	415780 <_ZdlPvm@@Base+0x192c>  // b.none
  415760:	ldr	w0, [sp, #52]
  415764:	lsl	w1, w0, #4
  415768:	ldr	x0, [sp, #56]
  41576c:	ldrb	w0, [x0]
  415770:	sub	w0, w0, #0x37
  415774:	add	w0, w1, w0
  415778:	str	w0, [sp, #52]
  41577c:	b	415788 <_ZdlPvm@@Base+0x1934>
  415780:	mov	x0, #0x0                   	// #0
  415784:	b	415884 <_ZdlPvm@@Base+0x1a30>
  415788:	ldr	w1, [sp, #52]
  41578c:	mov	w0, #0x10ffff              	// #1114111
  415790:	cmp	w1, w0
  415794:	b.le	4157a0 <_ZdlPvm@@Base+0x194c>
  415798:	mov	x0, #0x0                   	// #0
  41579c:	b	415884 <_ZdlPvm@@Base+0x1a30>
  4157a0:	ldr	x0, [sp, #56]
  4157a4:	add	x0, x0, #0x1
  4157a8:	str	x0, [sp, #56]
  4157ac:	ldr	x0, [sp, #56]
  4157b0:	ldrb	w0, [x0]
  4157b4:	cmp	w0, #0x0
  4157b8:	b.eq	4157d0 <_ZdlPvm@@Base+0x197c>  // b.none
  4157bc:	ldr	x0, [sp, #56]
  4157c0:	ldrb	w0, [x0]
  4157c4:	cmp	w0, #0x5f
  4157c8:	b.eq	4157d0 <_ZdlPvm@@Base+0x197c>  // b.none
  4157cc:	b	4156b4 <_ZdlPvm@@Base+0x1860>
  4157d0:	ldr	w1, [sp, #52]
  4157d4:	mov	w0, #0xd7ff                	// #55295
  4157d8:	cmp	w1, w0
  4157dc:	b.le	4157f0 <_ZdlPvm@@Base+0x199c>
  4157e0:	ldr	w1, [sp, #52]
  4157e4:	mov	w0, #0xdbff                	// #56319
  4157e8:	cmp	w1, w0
  4157ec:	b.le	415810 <_ZdlPvm@@Base+0x19bc>
  4157f0:	ldr	w1, [sp, #52]
  4157f4:	mov	w0, #0xdbff                	// #56319
  4157f8:	cmp	w1, w0
  4157fc:	b.le	415818 <_ZdlPvm@@Base+0x19c4>
  415800:	ldr	w1, [sp, #52]
  415804:	mov	w0, #0xdfff                	// #57343
  415808:	cmp	w1, w0
  41580c:	b.gt	415818 <_ZdlPvm@@Base+0x19c4>
  415810:	mov	x0, #0x0                   	// #0
  415814:	b	415884 <_ZdlPvm@@Base+0x1a30>
  415818:	ldr	w1, [sp, #52]
  41581c:	mov	w0, #0xffff                	// #65535
  415820:	cmp	w1, w0
  415824:	b.le	415840 <_ZdlPvm@@Base+0x19ec>
  415828:	ldr	x0, [sp, #40]
  41582c:	ldrb	w0, [x0]
  415830:	cmp	w0, #0x30
  415834:	b.ne	41585c <_ZdlPvm@@Base+0x1a08>  // b.any
  415838:	mov	x0, #0x0                   	// #0
  41583c:	b	415884 <_ZdlPvm@@Base+0x1a30>
  415840:	ldr	x1, [sp, #56]
  415844:	ldr	x0, [sp, #40]
  415848:	sub	x0, x1, x0
  41584c:	cmp	x0, #0x4
  415850:	b.eq	41585c <_ZdlPvm@@Base+0x1a08>  // b.none
  415854:	mov	x0, #0x0                   	// #0
  415858:	b	415884 <_ZdlPvm@@Base+0x1a30>
  41585c:	ldr	x0, [sp, #56]
  415860:	ldrb	w0, [x0]
  415864:	cmp	w0, #0x0
  415868:	b.eq	41587c <_ZdlPvm@@Base+0x1a28>  // b.none
  41586c:	ldr	x0, [sp, #56]
  415870:	add	x0, x0, #0x1
  415874:	str	x0, [sp, #56]
  415878:	b	4156a8 <_ZdlPvm@@Base+0x1854>
  41587c:	nop
  415880:	ldr	x0, [sp, #24]
  415884:	ldp	x29, x30, [sp], #64
  415888:	ret
  41588c:	stp	x29, x30, [sp, #-32]!
  415890:	mov	x29, sp
  415894:	str	w0, [sp, #28]
  415898:	str	w1, [sp, #24]
  41589c:	ldr	w0, [sp, #28]
  4158a0:	cmp	w0, #0x1
  4158a4:	b.ne	4158c4 <_ZdlPvm@@Base+0x1a70>  // b.any
  4158a8:	ldr	w1, [sp, #24]
  4158ac:	mov	w0, #0xffff                	// #65535
  4158b0:	cmp	w1, w0
  4158b4:	b.ne	4158c4 <_ZdlPvm@@Base+0x1a70>  // b.any
  4158b8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3128>
  4158bc:	add	x0, x0, #0xfe8
  4158c0:	bl	40a5a4 <sqrt@plt+0x8bf4>
  4158c4:	nop
  4158c8:	ldp	x29, x30, [sp], #32
  4158cc:	ret
  4158d0:	stp	x29, x30, [sp, #-16]!
  4158d4:	mov	x29, sp
  4158d8:	mov	w1, #0xffff                	// #65535
  4158dc:	mov	w0, #0x1                   	// #1
  4158e0:	bl	41588c <_ZdlPvm@@Base+0x1a38>
  4158e4:	ldp	x29, x30, [sp], #16
  4158e8:	ret
  4158ec:	nop
  4158f0:	stp	x29, x30, [sp, #-64]!
  4158f4:	mov	x29, sp
  4158f8:	stp	x19, x20, [sp, #16]
  4158fc:	adrp	x20, 42c000 <_ZdlPvm@@Base+0x181ac>
  415900:	add	x20, x20, #0xd10
  415904:	stp	x21, x22, [sp, #32]
  415908:	adrp	x21, 42c000 <_ZdlPvm@@Base+0x181ac>
  41590c:	add	x21, x21, #0xcb0
  415910:	sub	x20, x20, x21
  415914:	mov	w22, w0
  415918:	stp	x23, x24, [sp, #48]
  41591c:	mov	x23, x1
  415920:	mov	x24, x2
  415924:	bl	4015d0 <_Znam@plt-0x40>
  415928:	cmp	xzr, x20, asr #3
  41592c:	b.eq	415958 <_ZdlPvm@@Base+0x1b04>  // b.none
  415930:	asr	x20, x20, #3
  415934:	mov	x19, #0x0                   	// #0
  415938:	ldr	x3, [x21, x19, lsl #3]
  41593c:	mov	x2, x24
  415940:	add	x19, x19, #0x1
  415944:	mov	x1, x23
  415948:	mov	w0, w22
  41594c:	blr	x3
  415950:	cmp	x20, x19
  415954:	b.ne	415938 <_ZdlPvm@@Base+0x1ae4>  // b.any
  415958:	ldp	x19, x20, [sp, #16]
  41595c:	ldp	x21, x22, [sp, #32]
  415960:	ldp	x23, x24, [sp, #48]
  415964:	ldp	x29, x30, [sp], #64
  415968:	ret
  41596c:	nop
  415970:	ret

Disassembly of section .fini:

0000000000415974 <.fini>:
  415974:	stp	x29, x30, [sp, #-16]!
  415978:	mov	x29, sp
  41597c:	ldp	x29, x30, [sp], #16
  415980:	ret
