"c:\My_Designs\lab05\lab05\src\gray_bin_selfcheck_tb_vect.vhd" VHDL lab05 1 0 0 -02 -08
"c:\My_Designs\lab05\lab05\src\gray_bin_loop.vhd" VHDL lab05 0 0 0 -02 -08
. . 0 0 0