
---------- Begin Simulation Statistics ----------
final_tick                               16848475943382                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 157382                       # Simulator instruction rate (inst/s)
host_mem_usage                               17215644                       # Number of bytes of host memory used
host_op_rate                                   269664                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4025.06                       # Real time elapsed on the host
host_tick_rate                                8279391                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   633471549                       # Number of instructions simulated
sim_ops                                    1085416429                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033325                       # Number of seconds simulated
sim_ticks                                 33325074900                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         13                       # Number of instructions committed
system.cpu0.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests          641                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1439526                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         2246                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      2880019                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         2246                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   6                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    13                       # Number of float alu accesses
system.cpu0.num_fp_insts                           13                       # number of float instructions
system.cpu0.num_fp_register_reads                  25                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   13                       # Number of integer alu accesses
system.cpu0.num_int_insts                          13                       # number of integer instructions
system.cpu0.num_int_register_reads                 23                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 9                       # number of times the integer registers were written
system.cpu0.num_load_insts                          3                       # Number of load instructions
system.cpu0.num_mem_refs                            3                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        9     40.91%     40.91% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      1      4.55%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      1      4.55%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  4     18.18%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 4     18.18%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  3     13.64%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        22                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         14                       # Number of instructions committed
system.cpu1.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests        30451                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      1743677                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      3488344                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    15                       # Number of float alu accesses
system.cpu1.num_fp_insts                           15                       # number of float instructions
system.cpu1.num_fp_register_reads                  20                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 14                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   15                       # Number of integer alu accesses
system.cpu1.num_int_insts                          15                       # number of integer instructions
system.cpu1.num_int_register_reads                 35                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 6                       # number of times the integer registers were written
system.cpu1.num_load_insts                          8                       # Number of load instructions
system.cpu1.num_mem_refs                            8                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        7     31.82%     31.82% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  3     13.64%     45.45% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     45.45% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     45.45% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  1      4.55%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 3     13.64%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  8     36.36%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        22                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    2                       # Number of system calls
system.cpu2.Branches                                2                       # Number of branches fetched
system.cpu2.committedInsts                         19                       # Number of instructions committed
system.cpu2.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests           96                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      2379583                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          322                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      4744273                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          322                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu2.num_int_insts                          25                       # number of integer instructions
system.cpu2.num_int_register_reads                 59                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                20                       # number of times the integer registers were written
system.cpu2.num_load_insts                          7                       # Number of load instructions
system.cpu2.num_mem_refs                           10                       # number of memory refs
system.cpu2.num_store_insts                         3                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       15     60.00%     60.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       7     28.00%     88.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      3     12.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        25                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         19                       # Number of instructions committed
system.cpu3.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      1944739                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          294                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      3885154                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          294                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    14                       # Number of float alu accesses
system.cpu3.num_fp_insts                           14                       # number of float instructions
system.cpu3.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 14                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   11                       # Number of integer alu accesses
system.cpu3.num_int_insts                          11                       # number of integer instructions
system.cpu3.num_int_register_reads                 18                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 9                       # number of times the integer registers were written
system.cpu3.num_load_insts                          1                       # Number of load instructions
system.cpu3.num_mem_refs                            1                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       13     54.17%     54.17% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  3     12.50%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 7     29.17%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  1      4.17%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        24                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1353635                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        2722718                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       552029                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1183480                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads         50557074                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        45621300                       # number of cc regfile writes
system.switch_cpus0.committedInsts          126845210                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            229864507                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.788956                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.788956                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        170297062                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       105826567                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 414964                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       110389                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        12883783                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            2.339236                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            46921397                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          10806672                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles        2006009                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     35052572                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          100                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts         6603                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     10985105                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    234579622                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     36114725                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       187449                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    234099644                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents          5170                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     12244498                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        111693                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     12309877                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         2737                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect        72581                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect        37808                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        279910718                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            232718796                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.600548                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        168099928                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              2.325438                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             232822704                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       214972642                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      102668012                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.267498                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.267498                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass       115688      0.05%      0.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113482765     48.44%     48.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        25911      0.01%     48.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     48.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     18090510      7.72%     56.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     56.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     56.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     56.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     56.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     56.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     56.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     56.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     56.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     56.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      7356435      3.14%     59.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     59.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     59.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc      6217591      2.65%     62.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     62.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     62.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     62.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     62.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     62.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     18224446      7.78%     69.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp        50782      0.02%     69.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      4749427      2.03%     71.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv      1226481      0.52%     72.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     17748042      7.58%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt         4234      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      9449095      4.03%     83.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7332486      3.13%     87.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     26719207     11.40%     98.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      3493993      1.49%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     234287093                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      116631200                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    232818296                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    114827020                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    118115922                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            2069529                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008833                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1162654     56.18%     56.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     56.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     56.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd        20680      1.00%     57.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu        225372     10.89%     68.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc        21399      1.03%     69.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd        20739      1.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt        25516      1.23%     71.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv         1601      0.08%     71.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult        22421      1.08%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        318073     15.37%     87.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       148587      7.18%     95.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead        72894      3.52%     98.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite        29593      1.43%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     119609734                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    337503550                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    117891776                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    121181549                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         234575995                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        234287093                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded         3627                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined      4715115                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued        17826                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         3204                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined      5247306                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     99660305                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.350857                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.528944                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     41622783     41.76%     41.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      6513693      6.54%     48.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      9363562      9.40%     57.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      9702994      9.74%     67.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      9461247      9.49%     76.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      8073578      8.10%     85.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      6717687      6.74%     91.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      4219794      4.23%     96.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      3984967      4.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     99660305                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  2.341109                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      2780758                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       536466                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     35052572                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10985105                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads       89417149                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               100075269                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                  11282                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        204810604                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       100704025                       # number of cc regfile writes
system.switch_cpus1.committedInsts          250000004                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            450562967                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.400301                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.400301                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        147777992                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes        84846306                       # number of floating regfile writes
system.switch_cpus1.idleCycles                 109870                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      1114784                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        46357201                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            4.806090                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           140947361                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          42745872                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles        6439260                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    102949227                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            6                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          383                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     45389173                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    503504822                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     98201489                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      3007139                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    480970702                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents          9623                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       197276                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles        996904                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       211479                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents        18557                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       728188                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       386596                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        629430025                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            479125964                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.567201                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        357013630                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              4.787656                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             480380180                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       665359344                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      299669288                       # number of integer regfile writes
system.switch_cpus1.ipc                      2.498120                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                2.498120                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass      2597856      0.54%      0.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    289951336     59.91%     60.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       973409      0.20%     60.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     60.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd      1295052      0.27%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      3134832      0.65%     61.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     61.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     61.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc       204018      0.04%     61.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     61.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     61.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     61.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     61.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     17532738      3.62%     65.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp        60184      0.01%     65.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      7672104      1.59%     66.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv       602003      0.12%     66.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     17421750      3.60%     70.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt        41994      0.01%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     61411636     12.69%     83.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     36567463      7.56%     90.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     38014611      7.85%     98.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite      6496862      1.34%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     483977848                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      104043520                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    202974000                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses     97468274                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    109757996                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           13688562                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.028283                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        3921529     28.65%     28.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     28.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     28.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd        11977      0.09%     28.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     28.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     28.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     28.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     28.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     28.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     28.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     28.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     28.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     28.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu        242713      1.77%     30.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            9      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd       509426      3.72%     34.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt        51830      0.38%     34.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     34.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     34.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult       351549      2.57%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       3363456     24.57%     61.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      1100681      8.04%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      3607173     26.35%     96.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       528219      3.86%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     391025034                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    879352053                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    381657690                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    446706878                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         503504812                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        483977848                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded           10                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined     52941739                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       716403                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined     75350932                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     99965399                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     4.841454                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.696827                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     14070462     14.08%     14.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2724798      2.73%     16.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      5122832      5.12%     21.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6734236      6.74%     28.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9487126      9.49%     38.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     12305741     12.31%     50.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     15074825     15.08%     65.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     14684513     14.69%     80.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     19760866     19.77%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     99965399                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  4.836138                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      5418733                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2531333                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    102949227                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     45389173                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      236691670                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             9                       # number of misc regfile writes
system.switch_cpus1.numCycles               100075269                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    394                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        105642705                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        43484421                       # number of cc regfile writes
system.switch_cpus2.committedInsts           69407481                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            119603274                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.441851                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.441851                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus2.idleCycles                   8148                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      1667444                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        27822179                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            1.918921                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            47670136                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores           9890604                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       37798511                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     43951875                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        57811                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     11508327                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    220513913                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     37779532                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      4988405                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    192036504                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        209590                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents      3523135                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       1616302                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles      3916249                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         8406                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       920773                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       746671                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        200871133                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            189556914                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.655391                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        131649107                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              1.894143                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             190854487                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       274757069                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      154271310                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.693553                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.693553                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass        83225      0.04%      0.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    146444658     74.33%     74.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       202800      0.10%     74.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv       515817      0.26%     74.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     74.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     74.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     74.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     74.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     74.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     74.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     74.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     74.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     74.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     74.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     74.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     74.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     74.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     74.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     74.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     74.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     74.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     74.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     74.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     74.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     74.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     74.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     74.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     39467417     20.03%     94.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     10310992      5.23%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     197024909                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            3825434                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.019416                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        3316910     86.71%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        474404     12.40%     99.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        34120      0.89%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     200767118                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    498677330                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    189556914                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    321432583                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         220513913                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        197024909                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined    100910552                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued       734957                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined    110696569                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    100067121                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.968928                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.765225                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     57922197     57.88%     57.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      6388942      6.38%     64.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      4289078      4.29%     68.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      2983700      2.98%     71.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      4417055      4.41%     75.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      5751375      5.75%     81.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      6817697      6.81%     88.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      6201182      6.20%     94.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      5295895      5.29%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    100067121                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  1.968767                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      4410680                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1419006                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     43951875                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     11508327                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      103339947                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               100075269                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                     51                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        110148601                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        53538464                       # number of cc regfile writes
system.switch_cpus3.committedInsts          187218789                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            285385588                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.534536                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.534536                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        307635774                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       146974323                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  23585                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       207868                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        19320954                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            2.999778                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            60647597                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          12865491                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       27264896                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     48572513                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts         1002                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     13301909                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    308359449                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     47782106                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       337171                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    300203542                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        326587                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents        20066                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        207404                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       463017                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents          459                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       116888                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect        90980                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        421812226                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            300084506                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.556177                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        234602105                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              2.998588                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             300153923                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       248149926                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      113841997                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.870780                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.870780                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass         1159      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    147043920     48.93%     48.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1545298      0.51%     49.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     49.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd      3014093      1.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      4289715      1.43%     51.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     51.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     51.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc      1661673      0.55%     52.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     52.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     52.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     52.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     52.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     52.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     31965969     10.64%     63.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      9318936      3.10%     66.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv      1803641      0.60%     66.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     37688406     12.54%     79.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt      1470589      0.49%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      8540871      2.84%     82.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      4048170      1.35%     83.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     39319367     13.08%     97.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      8828906      2.94%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     300540713                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      167352593                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    333063420                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    165434137                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    182363789                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            2362619                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007861                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          39548      1.67%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu         51821      2.19%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd       263467     11.15%     15.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     15.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     15.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     15.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     15.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     15.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult       134768      5.70%     20.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     20.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     20.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     20.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     20.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     20.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     20.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     20.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     20.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     20.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     20.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     20.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     20.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     20.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        371646     15.73%     36.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       283283     11.99%     48.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       619512     26.22%     74.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       598574     25.34%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     135549580                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    370502284                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    134650369                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    148969876                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         308359449                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        300540713                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     22973757                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued        69975                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined     23952240                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    100051684                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     3.003855                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.639812                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     31331146     31.31%     31.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      5666905      5.66%     36.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      8934832      8.93%     45.91% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9816304      9.81%     55.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     12954688     12.95%     68.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     10869082     10.86%     79.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      8594645      8.59%     88.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      5249456      5.25%     93.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      6634626      6.63%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    100051684                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  3.003147                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      3722695                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       342178                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     48572513                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     13301909                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      116904264                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               100075269                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                     77                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     42812351                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        42812352                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     42827587                       # number of overall hits
system.cpu0.dcache.overall_hits::total       42827588                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data       661228                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        661230                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data       664034                       # number of overall misses
system.cpu0.dcache.overall_misses::total       664036                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  16861447930                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  16861447930                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  16861447930                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  16861447930                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     43473579                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     43473582                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     43491621                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     43491624                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.666667                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.015210                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.015210                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.666667                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.015268                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.015268                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 25500.202547                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25500.125418                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 25392.446667                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25392.370188                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        46264                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        24738                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1503                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            130                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    30.781104                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   190.292308                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       643697                       # number of writebacks
system.cpu0.dcache.writebacks::total           643697                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data        17989                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        17989                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data        17989                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        17989                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data       643239                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       643239                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data       644264                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       644264                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  15555664354                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  15555664354                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  15626124823                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  15626124823                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.014796                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.014796                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.014814                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.014814                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 24183.335205                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24183.335205                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 24254.226254                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24254.226254                       # average overall mshr miss latency
system.cpu0.dcache.replacements                643697                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            1                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     32692280                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       32692281                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data       182987                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       182989                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data   6287034006                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6287034006                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     32875267                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     32875270                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.666667                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.005566                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.005566                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 34357.817801                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 34357.442283                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data        17981                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        17981                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       165006                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       165006                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   5140891962                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5140891962                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.005019                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.005019                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 31155.788044                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 31155.788044                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     10120071                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      10120071                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       478241                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       478241                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  10574413924                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  10574413924                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     10598312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     10598312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.045124                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.045124                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 22111.056819                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 22111.056819                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data            8                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       478233                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       478233                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  10414772392                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  10414772392                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.045124                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.045124                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 21777.611315                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 21777.611315                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data        15236                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        15236                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data         2806                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         2806                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data        18042                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        18042                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.155526                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.155526                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data         1025                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         1025                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data     70460469                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     70460469                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.056812                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.056812                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 68741.920976                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 68741.920976                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          503.631556                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           43471855                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           644209                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            67.480981                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     16815150869814                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.490240                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   503.141317                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000957                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.982698                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.983655                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          171                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          309                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        348577201                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       348577201                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           19                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     15574656                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15574675                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           19                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     15574656                       # number of overall hits
system.cpu0.icache.overall_hits::total       15574675                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst       802969                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        802971                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst       802969                       # number of overall misses
system.cpu0.icache.overall_misses::total       802971                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst   4116999879                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   4116999879                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst   4116999879                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   4116999879                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           21                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     16377625                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16377646                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           21                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     16377625                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16377646                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.095238                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.049028                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.049028                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.095238                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.049028                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.049028                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst  5127.221448                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  5127.208678                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst  5127.221448                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  5127.208678                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       795771                       # number of writebacks
system.cpu0.icache.writebacks::total           795771                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         6688                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         6688                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         6688                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         6688                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst       796281                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       796281                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst       796281                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       796281                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst   3797735130                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   3797735130                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst   3797735130                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   3797735130                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.048620                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.048620                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.048620                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.048620                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst  4769.340384                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total  4769.340384                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst  4769.340384                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total  4769.340384                       # average overall mshr miss latency
system.cpu0.icache.replacements                795771                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           19                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     15574656                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15574675                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst       802969                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       802971                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst   4116999879                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   4116999879                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           21                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     16377625                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16377646                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.095238                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.049028                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.049028                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst  5127.221448                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  5127.208678                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         6688                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         6688                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst       796281                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       796281                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst   3797735130                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   3797735130                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.048620                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.048620                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst  4769.340384                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  4769.340384                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          490.089723                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           16370958                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           796283                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            20.559221                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     16815150868815                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     1.421412                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   488.668311                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.002776                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.954430                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.957206                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          497                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        131817451                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       131817451                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         21                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp         962316                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       579777                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       983294                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq           58                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp           58                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        478177                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       478176                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq       962316                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port      2388337                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      1932232                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            4320569                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port    101891456                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     82425984                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           184317440                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                       123603                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                7910592                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       1564154                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.001846                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.042922                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             1561267     99.82%     99.82% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                2887      0.18%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         1564154                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      1917730683                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           5.8                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy      795489699                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          2.4                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy      643609995                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          1.9                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst       793703                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       520816                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1314519                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst       793703                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       520816                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1314519                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst         2578                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data       123392                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       125974                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst         2578                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data       123392                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       125974                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst    233301132                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  12517140330                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  12750441462                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst    233301132                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  12517140330                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  12750441462                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst       796281                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data       644208                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1440493                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst       796281                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data       644208                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1440493                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.003238                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.191541                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.087452                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.003238                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.191541                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.087452                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 90496.948022                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 101442.073473                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 101214.865464                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 90496.948022                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 101442.073473                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 101214.865464                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       123603                       # number of writebacks
system.cpu0.l2cache.writebacks::total          123603                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst         2578                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data       123392                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       125970                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst         2578                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data       123392                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       125970                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst    232442658                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  12476051127                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  12708493785                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst    232442658                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  12476051127                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  12708493785                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.003238                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.191541                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.087449                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.003238                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.191541                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.087449                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 90163.948022                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 101109.076172                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 100885.082043                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 90163.948022                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 101109.076172                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 100885.082043                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               123603                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       493452                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       493452                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       493452                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       493452                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       945375                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       945375                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       945375                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       945375                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data           58                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total           58                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data           58                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total           58                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       397586                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       397586                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data        80591                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total        80591                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data   7940216835                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   7940216835                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       478177                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       478177                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.168538                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.168538                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 98524.858049                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 98524.858049                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data        80591                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total        80591                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   7913380365                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   7913380365                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.168538                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.168538                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 98191.862181                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 98191.862181                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst       793703                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       123230                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       916933                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst         2578                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data        42801                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total        45383                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    233301132                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data   4576923495                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total   4810224627                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst       796281                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data       166031                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total       962316                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.003238                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.257789                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.047160                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 90496.948022                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 106934.966356                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 105991.772844                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         2578                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        42801                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total        45379                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    232442658                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   4562670762                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   4795113420                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.003238                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.257789                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.047156                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 90163.948022                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 106601.966356                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 105668.115648                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        3539.885469                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           2879377                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          127699                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           22.548156                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    16815150868815                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks    70.967530                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.596166                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.793067                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   311.391392                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  3156.137314                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.017326                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000146                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000194                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.076023                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.770541                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.864230                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          705                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         3306                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        46197747                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       46197747                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 16815150878482                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  33325064900                       # Cumulative time (in ticks) in various power states
system.cpu0.thread30332.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread30332.numOps                      0                       # Number of Ops committed
system.cpu0.thread30332.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            3                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    116428642                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       116428645                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            3                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    116439997                       # number of overall hits
system.cpu1.dcache.overall_hits::total      116440000                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      3517784                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3517789                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      3542925                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3542930                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  17175045096                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  17175045096                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  17175045096                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  17175045096                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            8                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    119946426                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    119946434                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            8                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    119982922                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    119982930                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.625000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.029328                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.029328                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.625000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.029529                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.029529                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data  4882.347835                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  4882.340895                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data  4847.702138                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  4847.695296                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          280                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          280                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1743477                       # number of writebacks
system.cpu1.dcache.writebacks::total          1743477                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      1782920                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1782920                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      1782920                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1782920                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1734864                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1734864                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1743990                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1743990                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data   8032822803                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8032822803                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data   8072828091                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8072828091                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.014464                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.014464                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.014535                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.014535                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data  4630.231997                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  4630.231997                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data  4628.941732                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  4628.941732                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1743477                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            3                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     76348026                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       76348029                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            5                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      3167182                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3167187                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  15429597291                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  15429597291                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     79515208                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     79515216                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.625000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.039831                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.039831                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data  4871.711601                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  4871.703910                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      1776262                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1776262                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      1390920                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1390920                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   6421453452                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6421453452                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.017493                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.017493                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data  4616.695031                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  4616.695031                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     40080616                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      40080616                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       350602                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       350602                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   1745447805                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1745447805                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     40431218                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     40431218                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.008672                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.008672                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data  4978.430828                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  4978.430828                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data         6658                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         6658                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       343944                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       343944                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   1611369351                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1611369351                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.008507                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.008507                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data  4684.975900                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  4684.975900                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data        11355                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total        11355                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data        25141                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        25141                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data        36496                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        36496                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.688870                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.688870                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data         9126                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         9126                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data     40005288                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     40005288                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.250055                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.250055                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data  4383.660750                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total  4383.660750                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          505.252584                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          118183995                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1743989                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            67.766480                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     16815150868815                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     2.450650                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   502.801935                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.004786                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.982035                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.986821                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          152                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          336                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        961607429                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       961607429                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          8                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           19                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     45494328                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        45494347                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           19                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     45494328                       # number of overall hits
system.cpu1.icache.overall_hits::total       45494347                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          771                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           774                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          771                       # number of overall misses
system.cpu1.icache.overall_misses::total          774                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     71700894                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     71700894                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     71700894                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     71700894                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           22                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     45495099                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     45495121                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           22                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     45495099                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     45495121                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.136364                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000017                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.136364                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000017                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 92997.268482                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 92636.813953                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 92997.268482                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 92636.813953                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          189                       # number of writebacks
system.cpu1.icache.writebacks::total              189                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           91                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           91                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           91                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           91                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          680                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          680                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          680                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          680                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     63115488                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     63115488                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     63115488                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     63115488                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 92816.894118                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 92816.894118                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 92816.894118                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 92816.894118                       # average overall mshr miss latency
system.cpu1.icache.replacements                   189                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           19                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     45494328                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       45494347                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          771                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          774                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     71700894                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     71700894                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     45495099                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     45495121                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.136364                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 92997.268482                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 92636.813953                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           91                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           91                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          680                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          680                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     63115488                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     63115488                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 92816.894118                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 92816.894118                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          452.071496                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           45495030                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              683                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         66610.585652                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     16815150868815                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   449.071496                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.005859                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.877093                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.882952                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          486                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          159                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          327                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        363961651                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       363961651                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1400734                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty       476105                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      1267561                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq            6                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp            6                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        343938                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       343938                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1400734                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         1549                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      5231466                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            5233015                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        55424                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    223197760                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           223253184                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                            7                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                    448                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       1744678                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.017460                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.130978                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             1714216     98.25%     98.25% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1               30462      1.75%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         1744678                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      2322897444                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           7.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         682308                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     1742242346                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst          124                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      1742020                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        1742144                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst          124                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      1742020                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       1742144                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          550                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data         1963                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total         2521                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          550                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data         1963                       # number of overall misses
system.cpu1.l2cache.overall_misses::total         2521                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     62163441                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data    229341429                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total    291504870                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     62163441                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data    229341429                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total    291504870                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          674                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      1743983                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1744665                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          674                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      1743983                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1744665                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.816024                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.001126                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.001445                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.816024                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.001126                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.001445                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 113024.438182                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 116832.108507                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 115630.650536                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 113024.438182                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 116832.108507                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 115630.650536                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.demand_mshr_hits::.switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.overall_mshr_hits::.switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          544                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data         1963                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total         2507                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          544                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data         1963                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total         2507                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     61486785                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data    228687750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total    290174535                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     61486785                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data    228687750                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total    290174535                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.807122                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.001126                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.001437                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.807122                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.001126                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.001437                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 113027.178309                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 116499.108507                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 115745.725967                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 113027.178309                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 116499.108507                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 115745.725967                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                    0                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       476105                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       476105                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       476105                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       476105                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      1239057                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      1239057                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      1239057                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      1239057                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data            6                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total            6                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data            6                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total            6                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       343319                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       343319                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data          618                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total          618                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data     71554707                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total     71554707                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       343937                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       343937                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.001797                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.001797                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 115784.315534                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 115784.315534                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data          618                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total          618                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     71348913                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total     71348913                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.001797                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.001797                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 115451.315534                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 115451.315534                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst          124                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      1398701                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      1398825                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          550                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data         1345                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total         1903                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     62163441                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data    157786722                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total    219950163                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          674                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1400046                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1400728                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.816024                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.000961                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.001359                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 113024.438182                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 117313.547955                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 115580.747767                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_hits::.switch_cpus1.inst            6                       # number of ReadSharedReq MSHR hits
system.cpu1.l2cache.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          544                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data         1345                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total         1889                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     61486785                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data    157338837                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total    218825622                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.807122                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.000961                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.001349                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 113027.178309                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 116980.547955                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 115842.044468                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        1506.733443                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           3459827                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs            2515                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs         1375.676740                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    16815150868815                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     4.999999                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst   466.140360                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  1032.593084                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000732                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.001221                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.113804                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.252098                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.367855                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2515                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         1266                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4         1249                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.614014                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        55359843                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       55359843                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 16815150878482                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  33325064900                       # Cumulative time (in ticks) in various power states
system.cpu1.thread14257.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread14257.numOps                      0                       # Number of Ops committed
system.cpu1.thread14257.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            5                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     34658569                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        34658574                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            5                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     34658572                       # number of overall hits
system.cpu2.dcache.overall_hits::total       34658577                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      3494078                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3494083                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      3494082                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3494087                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 118448340426                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 118448340426                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 118448340426                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 118448340426                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data           10                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     38152647                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     38152657                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data           10                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     38152654                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     38152664                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.500000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.091582                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.091582                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.500000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.091582                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.091582                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 33899.741341                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 33899.692831                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 33899.702533                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 33899.654023                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         2092                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               47                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    44.510638                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2364092                       # number of writebacks
system.cpu2.dcache.writebacks::total          2364092                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      1114039                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1114039                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      1114039                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1114039                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      2380039                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2380039                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      2380042                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2380042                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  58146222906                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  58146222906                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  58146383745                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  58146383745                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.062382                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.062382                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.062382                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.062382                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 24430.785759                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 24430.785759                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 24430.822542                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 24430.822542                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2364092                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            3                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     28320464                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       28320467                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            4                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      3194600                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3194604                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 114706622889                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 114706622889                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     31515064                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     31515071                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.571429                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.101367                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.101368                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 35906.411723                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 35906.366764                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      1113970                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1113970                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      2080630                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2080630                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  54504425349                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  54504425349                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.066020                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.066020                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 26196.116248                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 26196.116248                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            2                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data      6338105                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6338107                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       299478                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       299479                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   3741717537                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   3741717537                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data      6637583                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6637586                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.333333                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.045119                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.045119                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 12494.131579                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 12494.089859                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data           69                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           69                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       299409                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       299409                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   3641797557                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   3641797557                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.045108                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.045108                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 12163.286865                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 12163.286865                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data            3                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data            4                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data            7                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            7                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.571429                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.571429                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data            3                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data       160839                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total       160839                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.428571                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.428571                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data        53613                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total        53613                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.876512                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           37050547                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2364604                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.668817                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     16815150868815                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.010402                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.866110                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000020                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999738                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999759                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          495                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        307585916                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       307585916                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            1                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           22                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     29872044                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        29872066                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           22                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     29872044                       # number of overall hits
system.cpu2.icache.overall_hits::total       29872066                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          153                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           155                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          153                       # number of overall misses
system.cpu2.icache.overall_misses::total          155                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     10971684                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     10971684                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     10971684                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     10971684                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           24                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     29872197                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     29872221                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           24                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     29872197                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     29872221                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.083333                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000005                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.083333                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000005                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 71710.352941                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 70785.058065                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 71710.352941                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 70785.058065                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           72                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           72                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           72                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           72                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst           81                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           81                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst           81                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           81                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      7347645                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      7347645                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      7347645                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      7347645                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 90711.666667                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 90711.666667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 90711.666667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 90711.666667                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           22                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     29872044                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       29872066                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          153                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          155                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     10971684                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     10971684                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     29872197                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     29872221                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 71710.352941                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 70785.058065                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           72                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           72                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst           81                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           81                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      7347645                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      7347645                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 90711.666667                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 90711.666667                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           81.968129                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           29872149                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               83                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         359905.409639                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     16815150868815                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    79.968130                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.156188                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.160094                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           83                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           83                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.162109                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        238977851                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       238977851                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        2080716                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      1496213                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      1986414                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq        15491                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp        15491                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        283971                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       283971                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      2080719                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          166                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      7124285                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            7124451                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         5312                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    302636544                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           302641856                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                      1118535                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic               71586240                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       3498716                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000119                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.010930                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             3498298     99.99%     99.99% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 418      0.01%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         3498716                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      3154325850                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           9.5                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy          80919                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     2367392904                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          7.1                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      1242200                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        1242200                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      1242200                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       1242200                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst           81                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      1122402                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      1122490                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            5                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst           81                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      1122402                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      1122490                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst      7292034                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  51568639407                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  51575931441                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst      7292034                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  51568639407                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  51575931441                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst           81                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      2364602                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      2364690                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst           81                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      2364602                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      2364690                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.474668                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.474688                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.474668                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.474688                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 90025.111111                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 45944.892656                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 45947.787010                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 90025.111111                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 45944.892656                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 45947.787010                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      1118535                       # number of writebacks
system.cpu2.l2cache.writebacks::total         1118535                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst           81                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      1122402                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      1122483                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst           81                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      1122402                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      1122483                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst      7265061                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  51194880540                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  51202145601                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst      7265061                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  51194880540                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  51202145601                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.474668                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.474685                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.474668                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.474685                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 89692.111111                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 45611.893546                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 45615.074439                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 89692.111111                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 45611.893546                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 45615.074439                       # average overall mshr miss latency
system.cpu2.l2cache.replacements              1118535                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      1250832                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      1250832                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      1250832                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      1250832                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      1113164                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      1113164                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      1113164                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      1113164                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data        15491                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total        15491                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data        15491                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total        15491                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data       138671                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       138671                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data       145299                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       145300                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   2827133037                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   2827133037                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       283970                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       283971                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.511670                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.511672                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 19457.346830                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 19457.212918                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data       145299                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       145299                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   2778748470                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   2778748470                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.511670                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.511668                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 19124.346830                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 19124.346830                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1103529                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1103529                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst           81                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       977103                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       977190                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      7292034                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  48741506370                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  48748798404                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst           81                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      2080632                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      2080719                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.469618                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.469641                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 90025.111111                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 49883.693295                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 49886.714359                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           81                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       977103                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       977184                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      7265061                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  48416132070                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  48423397131                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.469618                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.469638                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 89692.111111                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 49550.694318                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 49554.021690                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4088.181216                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           4744174                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         1122631                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            4.225942                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    16815150868815                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     0.892073                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.004950                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.017564                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     0.261643                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4087.004987                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.000218                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000001                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000004                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.000064                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.997804                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.998091                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          541                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         3275                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          280                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        77029463                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       77029463                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 16815150878482                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  33325064900                       # Cumulative time (in ticks) in various power states
system.cpu2.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu2.thread0.numOps                          0                       # Number of Ops committed
system.cpu2.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.switch_cpus3.data     55257856                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        55257856                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     55257856                       # number of overall hits
system.cpu3.dcache.overall_hits::total       55257856                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      2717918                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2717919                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      2717918                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2717919                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  24487011144                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  24487011144                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  24487011144                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  24487011144                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     57975774                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     57975775                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     57975774                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     57975775                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.046880                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.046880                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.046880                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.046880                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data  9009.473849                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  9009.470534                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data  9009.473849                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  9009.470534                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1939797                       # number of writebacks
system.cpu3.dcache.writebacks::total          1939797                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data       772667                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       772667                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data       772667                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       772667                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1945251                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1945251                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      1945251                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1945251                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  18770226651                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  18770226651                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  18770226651                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  18770226651                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.033553                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.033553                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.033553                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.033553                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data  9649.256909                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  9649.256909                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data  9649.256909                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  9649.256909                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1939797                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     44703169                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       44703169                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            1                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      2712944                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2712945                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  24463141038                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  24463141038                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     47416113                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     47416114                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.057216                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.057216                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data  9017.193513                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  9017.190189                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data       772667                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       772667                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      1940277                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1940277                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  18748012887                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  18748012887                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.040920                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.040920                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data  9662.544517                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  9662.544517                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     10554687                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      10554687                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data         4974                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         4974                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data     23870106                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     23870106                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     10559661                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     10559661                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.000471                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000471                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  4798.975875                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  4798.975875                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data         4974                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         4974                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data     22213764                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     22213764                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.000471                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000471                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  4465.975875                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  4465.975875                       # average WriteReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.592783                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           57204888                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1940309                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            29.482360                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     16815150876141                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     1.000000                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   510.592783                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.001953                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.997252                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999205                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          423                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        465746509                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       465746509                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          1                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           22                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     23525671                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        23525693                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           22                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     23525671                       # number of overall hits
system.cpu3.icache.overall_hits::total       23525693                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          123                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           126                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          123                       # number of overall misses
system.cpu3.icache.overall_misses::total          126                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     13920732                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     13920732                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     13920732                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     13920732                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           25                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     23525794                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     23525819                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           25                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     23525794                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     23525819                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.120000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000005                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.120000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000005                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 113176.682927                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total       110482                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 113176.682927                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total       110482                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           21                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           21                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          102                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          102                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          102                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          102                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     11911410                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     11911410                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     11911410                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     11911410                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 116778.529412                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 116778.529412                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 116778.529412                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 116778.529412                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           22                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     23525671                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       23525693                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          123                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          126                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     13920732                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     13920732                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     23525794                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     23525819                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.120000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 113176.682927                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total       110482                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           21                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          102                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          102                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     11911410                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     11911410                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 116778.529412                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 116778.529412                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          104.635656                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           23525798                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              105                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         224055.219048                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     16815150868815                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   101.635656                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.005859                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.198507                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.204367                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          105                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          105                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.205078                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        188206657                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       188206657                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         25                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        1940382                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       615512                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      1438476                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq         4942                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp         4942                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq            32                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp           32                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      1940383                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          210                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      5830300                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            5830510                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         6720                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    248326784                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           248333504                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                       114191                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                7308224                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       2059548                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.000143                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.011947                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             2059254     99.99%     99.99% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 294      0.01%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         2059548                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      2585659752                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           7.8                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         101898                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     1940013378                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          5.8                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      1822293                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        1822293                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      1822293                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       1822293                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          102                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data       118016                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total       118122                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          102                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data       118016                       # number of overall misses
system.cpu3.l2cache.overall_misses::total       118122                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     11843478                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  10353564738                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  10365408216                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     11843478                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  10353564738                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  10365408216                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          102                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      1940309                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1940415                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          102                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      1940309                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1940415                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.060823                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.060875                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.060823                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.060875                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 116112.529412                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 87730.178433                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 87751.716158                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 116112.529412                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 87730.178433                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 87751.716158                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks       114191                       # number of writebacks
system.cpu3.l2cache.writebacks::total          114191                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          102                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data       118016                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total       118118                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          102                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data       118016                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total       118118                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     11809512                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  10314265743                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  10326075255                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     11809512                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  10314265743                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  10326075255                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.060823                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.060873                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.060823                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.060873                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 115779.529412                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 87397.181255                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 87421.690640                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 115779.529412                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 87397.181255                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 87421.690640                       # average overall mshr miss latency
system.cpu3.l2cache.replacements               114191                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       607605                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       607605                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       607605                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       607605                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      1332192                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      1332192                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      1332192                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      1332192                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data         4942                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total         4942                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data         4942                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total         4942                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data           28                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total           28                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data            4                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total            4                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data       438561                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total       438561                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data           32                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total           32                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.125000                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.125000                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 109640.250000                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 109640.250000                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data            4                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total            4                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data       437229                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total       437229                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.125000                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 109307.250000                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 109307.250000                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data      1822265                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      1822265                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          102                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data       118012                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       118118                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     11843478                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  10353126177                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  10364969655                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          102                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      1940277                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      1940383                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.060822                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.060874                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 116112.529412                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 87729.435795                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 87750.974915                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          102                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       118012                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       118114                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     11809512                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  10313828514                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  10325638026                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.060822                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.060871                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 115779.529412                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 87396.438616                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 87420.949473                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        4057.624011                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           3885153                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs          118287                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           32.845139                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    16815150868815                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     6.094157                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.083893                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.025666                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst     2.407381                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  4049.012914                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.001488                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000020                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000006                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.000588                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.988529                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.990631                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          238                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1468                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3         1714                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          641                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        62280751                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       62280751                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 16815150878482                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  33325064900                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             1142584                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        410451                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       1013854                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            481093                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             226513                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            226512                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        1142588                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       373304                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port         5030                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      3363190                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       350140                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 4091664                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     15829120                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       160960                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port    143404800                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     14849152                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                174244032                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            551931                       # Total snoops (count)
system.l3bus.snoopTraffic                     4533632                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            1921112                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  1921112    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              1921112                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           1357409090                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                4.1                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            84173902                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy             1674974                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy           747605876                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               2.2                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            78947126                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.2                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst           54                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data         2679                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data       720436                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data        14383                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              737552                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst           54                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data         2679                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data       720436                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data        14383                       # number of overall hits
system.l3cache.overall_hits::total             737552                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst         2524                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       120713                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          544                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data         1963                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst           81                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       401966                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          102                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       103633                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            631549                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst         2524                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       120713                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          544                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data         1963                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst           81                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       401966                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          102                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       103633                       # number of overall misses
system.l3cache.overall_misses::total           631549                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst    221335776                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data  11942884782                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     59309631                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data    220792319                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst      6941052                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  36586322365                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     11401254                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   9638465551                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  58687452730                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst    221335776                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data  11942884782                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     59309631                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data    220792319                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst      6941052                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  36586322365                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     11401254                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   9638465551                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  58687452730                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst         2578                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data       123392                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          544                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data         1963                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst           81                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      1122402                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          102                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data       118016                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1369101                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst         2578                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data       123392                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          544                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data         1963                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst           81                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      1122402                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          102                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data       118016                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1369101                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.979054                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.978289                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.358130                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.878127                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.461287                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.979054                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.978289                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.358130                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.878127                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.461287                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 87692.462758                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 98936.193964                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 109025.056985                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 112476.983698                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst        85692                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 91018.450230                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst       111777                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 93005.756381                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 92926.206407                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 87692.462758                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 98936.193964                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 109025.056985                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 112476.983698                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst        85692                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 91018.450230                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst       111777                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 93005.756381                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 92926.206407                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks          70838                       # number of writebacks
system.l3cache.writebacks::total                70838                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst         2524                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       120713                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          544                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data         1963                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst           81                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       401966                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          102                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       103633                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       631526                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst         2524                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       120713                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          544                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data         1963                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst           81                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       401966                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          102                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       103633                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       631526                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst    204525936                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data  11138942862                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     55686591                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data    207718739                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst      6401592                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  33909248785                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     10721934                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   8948276431                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  54481522870                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst    204525936                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data  11138942862                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     55686591                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data    207718739                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst      6401592                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  33909248785                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     10721934                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   8948276431                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  54481522870                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.979054                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.978289                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.358130                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.878127                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.461271                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.979054                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.978289                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.358130                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.878127                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.461271                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 81032.462758                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 92276.249136                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 102365.056985                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 105816.983698                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst        79032                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 84358.499935                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst       105117                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 86345.820646                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 86269.643483                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 81032.462758                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 92276.249136                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 102365.056985                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 105816.983698                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst        79032                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 84358.499935                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst       105117                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 86345.820646                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 86269.643483                       # average overall mshr miss latency
system.l3cache.replacements                    551931                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       339613                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       339613                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       339613                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       339613                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      1013854                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      1013854                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      1013854                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      1013854                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data          328                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       143528                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           143856                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data        80263                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data          618                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data         1771                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data            4                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          82657                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   7585740993                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data     68869062                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data    185602545                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data       421245                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   7840633845                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data        80591                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data          618                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data       145299                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data            4                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       226513                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.995930                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.012189                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.364911                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 94511.057312                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 111438.611650                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 104800.985319                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 105311.250000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 94857.469361                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        80263                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data          618                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data         1771                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data            4                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        82656                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   7051196073                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     64753182                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data    173807685                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data       394605                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   7290151545                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.995930                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.012189                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.364906                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 87851.140289                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 104778.611650                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 98140.985319                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 98651.250000                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 88198.697554                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst           54                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data         2351                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data       576908                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data        14383                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       593696                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst         2524                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data        40450                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          544                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data         1345                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst           81                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       400195                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          102                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data       103629                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       548892                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    221335776                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data   4357143789                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     59309631                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data    151923257                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      6941052                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data  36400719820                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     11401254                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data   9638044306                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  50846818885                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst         2578                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data        42801                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          544                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data         1345                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst           81                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       977103                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          102                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data       118012                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      1142588                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.979054                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.945071                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.409573                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.878123                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.480394                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 87692.462758                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 107716.780939                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 109025.056985                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 112954.094424                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst        85692                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 90957.457789                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst       111777                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 93005.281398                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 92635.379792                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         2524                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        40450                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          544                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data         1345                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           81                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       400195                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          102                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       103629                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       548870                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    204525936                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   4087746789                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     55686591                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data    142965557                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      6401592                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  33735441100                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     10721934                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   8947881826                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  47191371325                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.979054                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.945071                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.409573                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.878123                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.480374                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 81032.462758                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 101056.780939                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 102365.056985                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 106294.094424                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst        79032                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 84297.507715                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst       105117                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 86345.345666                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 85979.141372                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            59476.765140                       # Cycle average of tags in use
system.l3cache.tags.total_refs                2091019                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1353467                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.544935                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         16815220556724                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 59476.765140                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.907543                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.907543                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        63984                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          648                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         4852                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        23751                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        34733                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.976318                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             44914555                       # Number of tag accesses
system.l3cache.tags.data_accesses            44914555                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     70838.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      2524.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    120701.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       544.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples      1963.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples        81.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    401962.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    103584.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006271655750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4394                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4394                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1253565                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              67044                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      631526                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      70838                       # Number of write requests accepted
system.mem_ctrls.readBursts                    631526                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    70838                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     65                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.92                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      49.72                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                631526                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                70838                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  277907                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  161419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   98165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   51473                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   22750                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    2099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   4895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   4782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   4700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   4579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         4394                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     143.694584                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     69.257461                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1578.525656                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047         4363     99.29%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095           25      0.57%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            3      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            2      0.05%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-104447            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4394                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4394                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.106964                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.099342                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.528652                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4181     95.15%     95.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               25      0.57%     95.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              151      3.44%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               24      0.55%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.11%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.09%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4394                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    4160                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                40417664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4533632                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1212.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    136.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   33324988653                       # Total gap between requests
system.mem_ctrls.avgGap                      47446.89                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst       161536                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      7724800                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        34816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data       125632                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         5184                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data     25725376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst         6528                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      6629312                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      4529536                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 4847280.928391851485                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 231801429.499562799931                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 1044738.837181128096                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 3769894.002548813354                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 155558.540094984142                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 771952533.556046128273                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 195888.531971461518                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 198928645.168626457453                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 135919754.526943296194                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst         2524                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       120713                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          544                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data         1963                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst           81                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       401966                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          102                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       103633                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        70838                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst    109945712                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data   6613066663                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     35302795                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data    134132745                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      3364632                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data  18839132995                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst      6899329                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   5065570035                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1628655066137                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     43560.11                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     54783.38                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     64894.84                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     68330.49                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     41538.67                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     46867.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     67640.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     48879.89                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  22991262.69                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           274200                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               7252                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                     6085                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  33926                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           23                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            5                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            2                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst       161536                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      7725568                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        34816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data       125632                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         5184                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data     25725632                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst         6528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      6632448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      40418816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst       161536                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        34816                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         5184                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst         6528                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       208704                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      4533632                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      4533632                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst         2524                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       120712                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          544                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data         1963                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst           81                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       401963                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          102                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       103632                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         631544                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        70838                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         70838                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         3841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         3841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         5761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         9602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         3841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         9602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         5761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         1920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst      4847281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    231824475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst      1044739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data      3769894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       155559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    771960215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       195889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    199022748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1212864971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         3841                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         5761                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         3841                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         5761                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst      4847281                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst      1044739                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       155559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       195889                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      6262672                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    136042665                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       136042665                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    136042665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         3841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         3841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         5761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         9602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         3841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         9602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         5761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         1920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst      4847281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    231824475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst      1044739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data      3769894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       155559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    771960215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       195889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    199022748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1348907636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               631456                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               70774                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        20733                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        19735                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        20604                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        20758                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        21641                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        20413                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        18835                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        20667                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        21953                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        19405                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        19458                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18555                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        19435                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18435                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        19520                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        18223                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        18603                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        18171                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        18711                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        18925                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        18097                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        19583                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        21544                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        20504                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        17340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        20111                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        19870                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        18409                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        20901                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        20132                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        19649                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        22536                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2504                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2073                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2602                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2069                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2150                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1996                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2142                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2039                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2159                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2041                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2369                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2595                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2065                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2409                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1948                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         1798                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         1918                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         1886                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         2010                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         2263                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         2525                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         2400                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         2140                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         1999                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         2542                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         1997                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         2269                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         2472                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         2122                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         2393                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         2735                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             19761986554                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            2104011392                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        30807414906                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                31295.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           48787.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              416426                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              11534                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            65.95                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           16.30                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       274270                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   163.863055                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    97.985220                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   242.674150                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       202220     73.73%     73.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        30983     11.30%     85.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9601      3.50%     88.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5483      2.00%     90.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3641      1.33%     91.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         4400      1.60%     93.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         3210      1.17%     94.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1460      0.53%     95.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        13272      4.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       274270                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              40413184                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            4529536                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1212.695969                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              135.919755                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.02                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                6.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               60.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    855380111.040003                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    1137216891.215988                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   2656103981.260767                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  266003795.903997                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 11880998530.865744                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 28075722061.263649                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 182427575.769606                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  45053852947.320000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1351.950538                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     23935600                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3001316553                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  30299812747                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             548888                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        70838                       # Transaction distribution
system.membus.trans_dist::CleanEvict           481093                       # Transaction distribution
system.membus.trans_dist::ReadExReq             82657                       # Transaction distribution
system.membus.trans_dist::ReadExResp            82656                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         548892                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      1815024                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      1815024                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1815024                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     44952448                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     44952448                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                44952448                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            631549                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  631549    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              631549                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           488447457                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1157143314                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       13224363                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted      7577808                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       110898                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      4251143                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        4213588                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.116591                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        1731603                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect           31                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      1663759                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      1646735                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        17024                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted         2282                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts      4603999                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          423                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       104793                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     99023127                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     2.321321                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.974023                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     46956013     47.42%     47.42% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     12781070     12.91%     60.33% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      3486471      3.52%     63.85% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      7756784      7.83%     71.68% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      4687280      4.73%     76.41% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      3041474      3.07%     79.49% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      3095192      3.13%     82.61% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      3438243      3.47%     86.08% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     13780600     13.92%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     99023127                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    126845210                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     229864507                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           44898542                       # Number of memory references committed
system.switch_cpus0.commit.loads             34300597                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                100                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          12728950                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         113686802                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          150694457                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      1695934                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass        56517      0.02%      0.02% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    111764662     48.62%     48.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult        25468      0.01%     48.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     48.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd     17732142      7.71%     56.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     56.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     56.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     56.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     56.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     56.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     56.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     56.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      7275034      3.16%     59.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     59.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     59.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc      6199193      2.70%     62.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     62.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     62.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     62.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     62.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     18198592      7.92%     70.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp        48938      0.02%     70.17% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      4728643      2.06%     72.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv      1214216      0.53%     72.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     17718326      7.71%     80.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt         4234      0.00%     80.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     80.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     80.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead      9254807      4.03%     84.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      7221014      3.14%     87.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     25045790     10.90%     98.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite      3376931      1.47%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    229864507                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     13780600                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        15937790                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     52704992                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         18515796                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     12390028                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        111693                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved      4159485                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred        23557                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     235648773                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts       108214                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           36734755                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           10807078                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses               179508                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                95107                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles     10698458                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             131210396                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           13224363                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      7591926                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             88702821                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles         270426                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles        17273                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles       106540                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         16377625                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes        28016                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     99660305                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     2.387181                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.312760                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        59992884     60.20%     60.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         2108528      2.12%     62.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         3010071      3.02%     65.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         4316070      4.33%     69.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         2112266      2.12%     71.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         3277411      3.29%     75.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         2105966      2.11%     77.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         2538515      2.55%     79.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        20198594     20.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     99660305                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.132144                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.311117                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           16395445                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                17904                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            2443316                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads         751975                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses          109                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         2737                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores        387160                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads      1238295                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache          1492                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  33325074900                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        111693                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        20303446                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       15914544                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         26424199                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     36906417                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     235203654                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       368745                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      14391860                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       2230345                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      17076076                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    256691877                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          528044293                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       214929776                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        172808145                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    251180592                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps         5511285                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         56415859                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               319654249                       # The number of ROB reads
system.switch_cpus0.rob.writes              469574945                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        126845210                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          229864507                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       52470950                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     32619003                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      1046547                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     22376806                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       21968742                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    98.176397                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        8300719                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect           36                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      2895052                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      2731037                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses       164015                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted       130849                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts     52941698                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls            4                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       980870                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     92856249                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     4.852263                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.282423                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     16113635     17.35%     17.35% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1      7362600      7.93%     25.28% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      5049839      5.44%     30.72% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     10269898     11.06%     41.78% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      3262887      3.51%     45.29% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      2283630      2.46%     47.75% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      3437074      3.70%     51.46% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      3414635      3.68%     55.13% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     41662051     44.87%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     92856249                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    250000004                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     450562967                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs          131981251                       # Number of memory references committed
system.switch_cpus1.commit.loads             91550032                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          44222772                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating          94449964                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          395548136                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      6918503                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass      2383668      0.53%      0.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    268536335     59.60%     60.13% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult       963812      0.21%     60.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     60.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd      1235506      0.27%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu      3069038      0.68%     61.30% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     61.30% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     61.30% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc       203930      0.05%     61.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     61.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     61.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     61.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     61.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     17111160      3.80%     65.14% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.14% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp        60184      0.01%     65.15% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      7483234      1.66%     66.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv       601057      0.13%     66.95% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     16892268      3.75%     70.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt        41524      0.01%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     56358688     12.51%     83.22% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     33999091      7.55%     90.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     35191344      7.81%     98.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite      6432128      1.43%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    450562967                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     41662051                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         5990553                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     15458188                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         71352614                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      6167129                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles        996904                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     21335173                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred        66257                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     522053463                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts       387370                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           98405194                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           42745872                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               598455                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses               106280                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles       983399                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             295125646                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           52470950                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     33000498                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             97918597                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        2125344                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles           98                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles          633                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         45495099                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          303                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     99965399                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     5.346393                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     2.953827                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        11885025     11.89%     11.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         4197721      4.20%     16.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         6690273      6.69%     22.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         4401594      4.40%     27.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4        11977543     11.98%     39.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         3260602      3.26%     42.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         8479119      8.48%     50.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         4004828      4.01%     54.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        45068694     45.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     99965399                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.524315                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.949037                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           45495199                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                  177                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads           18566138                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       11399171                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses         3182                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation        18557                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       4957947                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads        68988                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  33325074900                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles        996904                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         8983806                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles        6908348                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles           48                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         74429370                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles      8646912                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     515829964                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        38844                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       2423640                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       1658987                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       2979971                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    521973169                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1358464508                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       721012944                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        158298684                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    455258675                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps        66714355                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              4                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            4                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         23298204                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               554698837                       # The number of ROB reads
system.switch_cpus1.rob.writes             1014125982                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        250000004                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          450562967                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       40067404                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     26800980                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      1608696                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     13918380                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       13899968                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.867714                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed        5472627                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      5134916                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      5081091                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        53825                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted        11034                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts    100922867                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts      1608662                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     85851787                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     1.393137                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     2.562320                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     56803064     66.16%     66.16% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1      8169639      9.52%     75.68% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      3563652      4.15%     79.83% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      3836037      4.47%     84.30% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      2398666      2.79%     87.09% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      1035117      1.21%     88.30% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6       605809      0.71%     89.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      1125307      1.31%     90.32% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8      8314496      9.68%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     85851787                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted     69407481                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     119603274                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           30389744                       # Number of memory references committed
system.switch_cpus2.commit.loads             23752161                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17848980                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          119457358                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      2281664                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass        74942      0.06%      0.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu     88484614     73.98%     74.04% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult       157222      0.13%     74.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv       496752      0.42%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     23752161     19.86%     94.45% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      6637583      5.55%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    119603274                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples      8314496                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         5045593                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     56380046                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         32524876                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      4500297                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       1616302                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     12910563                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           36                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     244571659                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          172                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           37779450                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses            9890604                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses               471378                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                85139                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      1330965                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             152931654                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           40067404                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     24453686                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             97119820                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        3232672                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         29872197                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          109                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    100067121                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     2.638696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.207206                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        51516286     51.48%     51.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         3861996      3.86%     55.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         3389899      3.39%     58.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         6114372      6.11%     64.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         5945867      5.94%     70.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         3369260      3.37%     74.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         3219258      3.22%     77.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         6084997      6.08%     83.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        16565186     16.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    100067121                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.400373                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.528166                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           29872197                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            6263670                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       20199685                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses       112010                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         8406                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       4870734                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads          689                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache            32                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  33325074900                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       1616302                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles         7072053                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       46245597                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         34466825                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     10666337                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     235986376                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       871700                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       4763943                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       6600746                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents        110086                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    247200784                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          631447551                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       353279045                       # Number of integer rename lookups
system.switch_cpus2.rename.committedMaps    126408131                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       120792542                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         12833336                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               298063432                       # The number of ROB reads
system.switch_cpus2.rob.writes              455349030                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts         69407481                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          119603274                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       20187677                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     18154115                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       206987                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      8671509                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        8671223                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.996702                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         216024                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       594745                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       594617                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses          128                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted           15                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     22973790                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts       206945                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     97091282                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     2.939353                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.311573                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     37685713     38.81%     38.81% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     15054060     15.51%     54.32% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      4618013      4.76%     59.08% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      4636619      4.78%     63.85% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      5861611      6.04%     69.89% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      1944848      2.00%     71.89% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      1989092      2.05%     73.94% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7       330199      0.34%     74.28% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     24971127     25.72%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     97091282                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    187218789                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     285385588                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           56342820                       # Number of memory references committed
system.switch_cpus3.commit.loads             45783159                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18366772                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         159776559                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          172425897                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls       212394                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass          984      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    138901013     48.67%     48.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      1471573      0.52%     49.19% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     49.19% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd      2549428      0.89%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      3843580      1.35%     51.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc      1486758      0.52%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     31629793     11.08%     63.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      9118886      3.20%     66.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv      1707310      0.60%     66.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     36862854     12.92%     79.74% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.74% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt      1470589      0.52%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead      8035258      2.82%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      2976468      1.04%     84.12% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     37747901     13.23%     97.34% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite      7583193      2.66%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    285385588                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     24971127                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         8065692                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     51133027                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         25273696                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     15371862                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        207404                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved      8651363                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred           42                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     312076756                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          171                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           47782106                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           12865491                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                47028                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       206643                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             207196786                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           20187677                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      9481864                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             99637595                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles         414892                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         23525794                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes           59                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    100051684                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     3.164627                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.451740                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        45193351     45.17%     45.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         4589652      4.59%     49.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         4839704      4.84%     54.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         4234314      4.23%     58.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         5545610      5.54%     64.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         3974389      3.97%     68.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         1853457      1.85%     70.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         2090536      2.09%     72.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        27730671     27.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    100051684                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.201725                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.070409                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           23525794                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   10                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848475943382                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads             365992                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads        2789335                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation          459                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       2742248                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  33325074900                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        207404                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        13244997                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       29984355                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         35298912                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     21316013                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     310699143                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        40896                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      15221554                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       2105645                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents            30                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    326316843                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          812596952                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       257604214                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        321737745                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    300377859                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps        25938876                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         63250724                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               380479533                       # The number of ROB reads
system.switch_cpus3.rob.writes              619679302                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        187218789                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          285385588                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
