// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "11/26/2017 23:17:22"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MIPS (
	CLOCK_50,
	KEY,
	LEDR,
	LEDG,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7);
input 	CLOCK_50;
input 	[3:0] KEY;
output 	[17:0] LEDR;
output 	[8:0] LEDG;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[6:0] HEX6;
output 	[6:0] HEX7;

// Design Ports Information
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[8]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("MIPS_QuartusPrimeProject_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \LEDR[0]~output_o ;
wire \LEDR[1]~output_o ;
wire \LEDR[2]~output_o ;
wire \LEDR[3]~output_o ;
wire \LEDR[4]~output_o ;
wire \LEDR[5]~output_o ;
wire \LEDR[6]~output_o ;
wire \LEDR[7]~output_o ;
wire \LEDR[8]~output_o ;
wire \LEDR[9]~output_o ;
wire \LEDR[10]~output_o ;
wire \LEDR[11]~output_o ;
wire \LEDR[12]~output_o ;
wire \LEDR[13]~output_o ;
wire \LEDR[14]~output_o ;
wire \LEDR[15]~output_o ;
wire \LEDR[16]~output_o ;
wire \LEDR[17]~output_o ;
wire \LEDG[0]~output_o ;
wire \LEDG[1]~output_o ;
wire \LEDG[2]~output_o ;
wire \LEDG[3]~output_o ;
wire \LEDG[4]~output_o ;
wire \LEDG[5]~output_o ;
wire \LEDG[6]~output_o ;
wire \LEDG[7]~output_o ;
wire \LEDG[8]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX6[0]~output_o ;
wire \HEX6[1]~output_o ;
wire \HEX6[2]~output_o ;
wire \HEX6[3]~output_o ;
wire \HEX6[4]~output_o ;
wire \HEX6[5]~output_o ;
wire \HEX6[6]~output_o ;
wire \HEX7[0]~output_o ;
wire \HEX7[1]~output_o ;
wire \HEX7[2]~output_o ;
wire \HEX7[3]~output_o ;
wire \HEX7[4]~output_o ;
wire \HEX7[5]~output_o ;
wire \HEX7[6]~output_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \BTN_CLK|Add0~0_combout ;
wire \BTN_CLK|Add0~31 ;
wire \BTN_CLK|Add0~32_combout ;
wire \KEY[1]~input_o ;
wire \BTN_CLK|Equal0~1_combout ;
wire \BTN_CLK|Equal0~0_combout ;
wire \BTN_CLK|Equal0~3_combout ;
wire \BTN_CLK|Equal0~9_combout ;
wire \BTN_CLK|Equal0~10_combout ;
wire \BTN_CLK|Add0~33 ;
wire \BTN_CLK|Add0~34_combout ;
wire \BTN_CLK|Add0~35 ;
wire \BTN_CLK|Add0~36_combout ;
wire \BTN_CLK|Add0~37 ;
wire \BTN_CLK|Add0~38_combout ;
wire \BTN_CLK|temp~9_combout ;
wire \BTN_CLK|Add0~39 ;
wire \BTN_CLK|Add0~40_combout ;
wire \BTN_CLK|temp~10_combout ;
wire \BTN_CLK|Add0~41 ;
wire \BTN_CLK|Add0~42_combout ;
wire \BTN_CLK|Add0~43 ;
wire \BTN_CLK|Add0~44_combout ;
wire \BTN_CLK|Equal0~2_combout ;
wire \BTN_CLK|Equal0~4_combout ;
wire \BTN_CLK|Equal0~5_combout ;
wire \BTN_CLK|Equal0~6_combout ;
wire \BTN_CLK|Add0~45 ;
wire \BTN_CLK|Add0~46_combout ;
wire \BTN_CLK|temp~11_combout ;
wire \BTN_CLK|Add0~47 ;
wire \BTN_CLK|Add0~48_combout ;
wire \BTN_CLK|Add0~49 ;
wire \BTN_CLK|Add0~50_combout ;
wire \BTN_CLK|temp~2_combout ;
wire \BTN_CLK|temp~3_combout ;
wire \BTN_CLK|Add0~1 ;
wire \BTN_CLK|Add0~2_combout ;
wire \BTN_CLK|Add0~3 ;
wire \BTN_CLK|Add0~4_combout ;
wire \BTN_CLK|Add0~5 ;
wire \BTN_CLK|Add0~6_combout ;
wire \BTN_CLK|Add0~7 ;
wire \BTN_CLK|Add0~8_combout ;
wire \BTN_CLK|Add0~9 ;
wire \BTN_CLK|Add0~10_combout ;
wire \BTN_CLK|Add0~11 ;
wire \BTN_CLK|Add0~12_combout ;
wire \BTN_CLK|Add0~13 ;
wire \BTN_CLK|Add0~14_combout ;
wire \BTN_CLK|temp~4_combout ;
wire \BTN_CLK|Add0~15 ;
wire \BTN_CLK|Add0~16_combout ;
wire \BTN_CLK|Add0~17 ;
wire \BTN_CLK|Add0~18_combout ;
wire \BTN_CLK|temp~5_combout ;
wire \BTN_CLK|Add0~19 ;
wire \BTN_CLK|Add0~20_combout ;
wire \BTN_CLK|temp~6_combout ;
wire \BTN_CLK|Add0~21 ;
wire \BTN_CLK|Add0~22_combout ;
wire \BTN_CLK|Add0~23 ;
wire \BTN_CLK|Add0~24_combout ;
wire \BTN_CLK|temp~7_combout ;
wire \BTN_CLK|Add0~25 ;
wire \BTN_CLK|Add0~26_combout ;
wire \BTN_CLK|Add0~27 ;
wire \BTN_CLK|Add0~28_combout ;
wire \BTN_CLK|Add0~29 ;
wire \BTN_CLK|Add0~30_combout ;
wire \BTN_CLK|temp~8_combout ;
wire \BTN_CLK|Equal0~7_combout ;
wire \BTN_CLK|Equal0~8_combout ;
wire \BTN_CLK|Equal1~1_combout ;
wire \BTN_CLK|Equal1~0_combout ;
wire \BTN_CLK|Equal1~2_combout ;
wire \BTN_CLK|output~0_combout ;
wire \BTN_CLK|output[0]~feeder_combout ;
wire \BTN_CLK|output[0]~clkctrl_outclk ;
wire \FD|add4toPC|X[2]~1 ;
wire \FD|add4toPC|X[3]~3 ;
wire \FD|add4toPC|X[4]~5 ;
wire \FD|add4toPC|X[5]~7 ;
wire \FD|add4toPC|X[6]~8_combout ;
wire \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a27 ;
wire \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a28 ;
wire \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a30 ;
wire \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a29 ;
wire \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a26 ;
wire \UC|Controle[9]~0_combout ;
wire \UC|Controle[4]~1_combout ;
wire \UC|Equal0~0_combout ;
wire \FD|Registrador_pipeline2|DOUT[141]~0_combout ;
wire \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a5 ;
wire \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a4 ;
wire \FD|UC_ULA|ULActrl[2]~2_combout ;
wire \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \FD|UC_ULA|ULActrl[1]~5_combout ;
wire \FD|UC_ULA|ULActrl[1]~6_combout ;
wire \FD|UC_ULA|ULActrl~3_combout ;
wire \FD|UC_ULA|ULActrl~4_combout ;
wire \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25 ;
wire \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ;
wire \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ;
wire \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ;
wire \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ;
wire \FD|Banco_Regis|Equal0~0_combout ;
wire \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20 ;
wire \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ;
wire \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ;
wire \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ;
wire \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ;
wire \FD|Banco_Regis|Equal1~0_combout ;
wire \FD|Registrador_pipeline2|DOUT[4]~feeder_combout ;
wire \FD|muxRt_Rd|X[4]~4_combout ;
wire \FD|Registrador_pipeline4|DOUT[4]~feeder_combout ;
wire \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a14 ;
wire \FD|muxRt_Rd|X[3]~3_combout ;
wire \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a11 ;
wire \FD|Registrador_pipeline2|DOUT[21]~feeder_combout ;
wire \FD|muxRt_Rd|X[0]~0_combout ;
wire \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a12 ;
wire \FD|Registrador_pipeline2|DOUT[22]~feeder_combout ;
wire \FD|Registrador_pipeline2|DOUT[1]~feeder_combout ;
wire \FD|muxRt_Rd|X[1]~1_combout ;
wire \FD|Registrador_pipeline2|DOUT[2]~feeder_combout ;
wire \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a13 ;
wire \FD|muxRt_Rd|X[2]~2_combout ;
wire \FD|Banco_Regis|registers~2352_combout ;
wire \UC|Equal1~0_combout ;
wire \UC|Controle[2]~2_combout ;
wire \FD|Banco_Regis|registers~2353_combout ;
wire \FD|Banco_Regis|registers~772_q ;
wire \FD|Banco_Regis|registers~2356_combout ;
wire \FD|Banco_Regis|registers~2357_combout ;
wire \FD|Banco_Regis|registers~1028_q ;
wire \FD|Banco_Regis|registers~2354_combout ;
wire \FD|Banco_Regis|registers~2355_combout ;
wire \FD|Banco_Regis|registers~644_q ;
wire \FD|Banco_Regis|registers~2350_combout ;
wire \FD|Banco_Regis|registers~2351_combout ;
wire \FD|Banco_Regis|registers~900_q ;
wire \FD|Banco_Regis|registers~1082_combout ;
wire \FD|Banco_Regis|registers~1083_combout ;
wire \FD|Banco_Regis|registers~2368_combout ;
wire \FD|Banco_Regis|registers~2369_combout ;
wire \FD|Banco_Regis|registers~932_q ;
wire \FD|Banco_Regis|registers~2370_combout ;
wire \FD|Banco_Regis|registers~2371_combout ;
wire \FD|Banco_Regis|registers~676_q ;
wire \FD|Banco_Regis|registers~2366_combout ;
wire \FD|Banco_Regis|registers~2367_combout ;
wire \FD|Banco_Regis|registers~804_q ;
wire \FD|Banco_Regis|registers~1089_combout ;
wire \FD|Banco_Regis|registers~1090_combout ;
wire \FD|Banco_Regis|registers~2348_combout ;
wire \FD|Banco_Regis|registers~2349_combout ;
wire \FD|Banco_Regis|registers~996_q ;
wire \FD|Banco_Regis|registers~2344_combout ;
wire \FD|Banco_Regis|registers~2345_combout ;
wire \FD|Banco_Regis|registers~868_q ;
wire \FD|Banco_Regis|registers~612feeder_combout ;
wire \FD|Banco_Regis|registers~2346_combout ;
wire \FD|Banco_Regis|registers~2347_combout ;
wire \FD|Banco_Regis|registers~612_q ;
wire \FD|Banco_Regis|registers~2342_combout ;
wire \FD|Banco_Regis|registers~2343_combout ;
wire \FD|Banco_Regis|registers~740_q ;
wire \FD|Banco_Regis|registers~1084_combout ;
wire \FD|Banco_Regis|registers~1085_combout ;
wire \FD|Banco_Regis|registers~2364_combout ;
wire \FD|Banco_Regis|registers~2365_combout ;
wire \FD|Banco_Regis|registers~964_q ;
wire \FD|Banco_Regis|registers~2360_combout ;
wire \FD|Banco_Regis|registers~2361_combout ;
wire \FD|Banco_Regis|registers~708_q ;
wire \FD|Banco_Regis|registers~2362_combout ;
wire \FD|Banco_Regis|registers~2363_combout ;
wire \FD|Banco_Regis|registers~580_q ;
wire \FD|Banco_Regis|registers~2358_combout ;
wire \FD|Banco_Regis|registers~2359_combout ;
wire \FD|Banco_Regis|registers~836_q ;
wire \FD|Banco_Regis|registers~1086_combout ;
wire \FD|Banco_Regis|registers~1087_combout ;
wire \FD|Banco_Regis|registers~1088_combout ;
wire \FD|Banco_Regis|registers~1091_combout ;
wire \FD|Banco_Regis|registers~2378_combout ;
wire \FD|Banco_Regis|registers~356_q ;
wire \FD|Banco_Regis|registers~324feeder_combout ;
wire \FD|Banco_Regis|registers~2380_combout ;
wire \FD|Banco_Regis|registers~324_q ;
wire \FD|Banco_Regis|registers~1092_combout ;
wire \FD|Banco_Regis|registers~2381_combout ;
wire \FD|Banco_Regis|registers~420_q ;
wire \FD|Banco_Regis|registers~2379_combout ;
wire \FD|Banco_Regis|registers~388_q ;
wire \FD|Banco_Regis|registers~1093_combout ;
wire \FD|Banco_Regis|registers~164feeder_combout ;
wire \FD|Banco_Regis|registers~2385_combout ;
wire \FD|Banco_Regis|registers~164_q ;
wire \FD|Banco_Regis|registers~132feeder_combout ;
wire \FD|Banco_Regis|registers~2383_combout ;
wire \FD|Banco_Regis|registers~132_q ;
wire \FD|Banco_Regis|registers~2384_combout ;
wire \FD|Banco_Regis|registers~68_q ;
wire \FD|Banco_Regis|registers~2382_combout ;
wire \FD|Banco_Regis|registers~100_q ;
wire \FD|Banco_Regis|registers~1096_combout ;
wire \FD|Banco_Regis|registers~1097_combout ;
wire \FD|Banco_Regis|registers~2376_combout ;
wire \FD|Banco_Regis|registers~196_q ;
wire \FD|Banco_Regis|registers~2374_combout ;
wire \FD|Banco_Regis|registers~260_q ;
wire \FD|Banco_Regis|registers~1094_combout ;
wire \FD|Banco_Regis|registers~2377_combout ;
wire \FD|Banco_Regis|registers~292_q ;
wire \FD|Banco_Regis|registers~2375_combout ;
wire \FD|Banco_Regis|registers~228_q ;
wire \FD|Banco_Regis|registers~1095_combout ;
wire \FD|Banco_Regis|registers~1098_combout ;
wire \FD|Banco_Regis|registers~548feeder_combout ;
wire \FD|Banco_Regis|registers~2372_combout ;
wire \FD|Banco_Regis|registers~2389_combout ;
wire \FD|Banco_Regis|registers~548_q ;
wire \FD|Banco_Regis|registers~2387_combout ;
wire \FD|Banco_Regis|registers~484_q ;
wire \FD|Banco_Regis|registers~2388_combout ;
wire \FD|Banco_Regis|registers~452_q ;
wire \FD|Banco_Regis|registers~2386_combout ;
wire \FD|Banco_Regis|registers~516_q ;
wire \FD|Banco_Regis|registers~1099_combout ;
wire \FD|Banco_Regis|registers~1100_combout ;
wire \FD|Banco_Regis|registers~1101_combout ;
wire \FD|Banco_Regis|DadoLidoReg2[30]~1_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[71]~feeder_combout ;
wire \UC|Equal1~1_combout ;
wire \FD|Registrador_pipeline3|DOUT[103]~feeder_combout ;
wire \FD|Registrador_pipeline4|DOUT[69]~feeder_combout ;
wire \FD|Registrador_pipeline3|DOUT[40]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[18]~feeder_combout ;
wire \FD|Banco_Regis|registers~233_q ;
wire \FD|Banco_Regis|registers~169_q ;
wire \FD|Banco_Regis|registers~201_q ;
wire \FD|Banco_Regis|registers~1632_combout ;
wire \FD|Banco_Regis|registers~1633_combout ;
wire \FD|Banco_Regis|registers~521feeder_combout ;
wire \FD|Banco_Regis|registers~521_q ;
wire \FD|Banco_Regis|registers~489_q ;
wire \FD|Banco_Regis|registers~425_q ;
wire \FD|Banco_Regis|registers~457_q ;
wire \FD|Banco_Regis|registers~1639_combout ;
wire \FD|Banco_Regis|registers~1640_combout ;
wire \FD|Banco_Regis|registers~137_q ;
wire \FD|Banco_Regis|registers~73_q ;
wire \FD|Banco_Regis|registers~41_q ;
wire \FD|Banco_Regis|registers~105_q ;
wire \FD|Banco_Regis|registers~1636_combout ;
wire \FD|Banco_Regis|registers~1637_combout ;
wire \FD|Banco_Regis|registers~393_q ;
wire \FD|Banco_Regis|registers~329_q ;
wire \FD|Banco_Regis|registers~297_q ;
wire \FD|Banco_Regis|registers~361_q ;
wire \FD|Banco_Regis|registers~1634_combout ;
wire \FD|Banco_Regis|registers~1635_combout ;
wire \FD|Banco_Regis|registers~1638_combout ;
wire \FD|Banco_Regis|registers~1641_combout ;
wire \FD|Banco_Regis|registers~1033feeder_combout ;
wire \FD|Banco_Regis|registers~2373_combout ;
wire \FD|Banco_Regis|registers~1033_q ;
wire \FD|Banco_Regis|registers~777_q ;
wire \FD|Banco_Regis|registers~649_q ;
wire \FD|Banco_Regis|registers~905_q ;
wire \FD|Banco_Regis|registers~1629_combout ;
wire \FD|Banco_Regis|registers~1630_combout ;
wire \FD|Banco_Regis|registers~713_q ;
wire \FD|Banco_Regis|registers~969feeder_combout ;
wire \FD|Banco_Regis|registers~969_q ;
wire \FD|Banco_Regis|registers~585_q ;
wire \FD|Banco_Regis|registers~841_q ;
wire \FD|Banco_Regis|registers~1622_combout ;
wire \FD|Banco_Regis|registers~1623_combout ;
wire \FD|Banco_Regis|registers~937_q ;
wire \FD|Banco_Regis|registers~809_q ;
wire \FD|Banco_Regis|registers~553_q ;
wire \FD|Banco_Regis|registers~681_q ;
wire \FD|Banco_Regis|registers~1626_combout ;
wire \FD|Banco_Regis|registers~1627_combout ;
wire \FD|Banco_Regis|registers~617feeder_combout ;
wire \FD|Banco_Regis|registers~617_q ;
wire \FD|Banco_Regis|registers~745feeder_combout ;
wire \FD|Banco_Regis|registers~745_q ;
wire \FD|Banco_Regis|registers~1624_combout ;
wire \FD|Banco_Regis|registers~1001_q ;
wire \FD|Banco_Regis|registers~873_q ;
wire \FD|Banco_Regis|registers~1625_combout ;
wire \FD|Banco_Regis|registers~1628_combout ;
wire \FD|Banco_Regis|registers~1631_combout ;
wire \FD|Banco_Regis|DadoLidoReg2[3]~28_combout ;
wire \FD|Registrador_pipeline3|DOUT[8]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[17]~feeder_combout ;
wire \UC|Equal1~2_combout ;
wire \FD|UC_ULA|ULActrl[2]~0_combout ;
wire \FD|UC_ULA|ULActrl[2]~1_combout ;
wire \FD|ALU|Bnot|Add0~0_combout ;
wire \FD|ALU|Bnot|Add0~1_combout ;
wire \FD|Banco_Regis|registers~774_q ;
wire \FD|Banco_Regis|registers~1030_q ;
wire \FD|Banco_Regis|registers~902_q ;
wire \FD|Banco_Regis|registers~646_q ;
wire \FD|Banco_Regis|registers~2329_combout ;
wire \FD|Banco_Regis|registers~2330_combout ;
wire \FD|Banco_Regis|registers~582_q ;
wire \FD|Banco_Regis|registers~838_q ;
wire \FD|Banco_Regis|registers~2322_combout ;
wire \FD|Banco_Regis|registers~710_q ;
wire \FD|Banco_Regis|registers~966_q ;
wire \FD|Banco_Regis|registers~2323_combout ;
wire \FD|Banco_Regis|registers~870_q ;
wire \FD|Banco_Regis|registers~742_q ;
wire \FD|Banco_Regis|registers~614_q ;
wire \FD|Banco_Regis|registers~2324_combout ;
wire \FD|Banco_Regis|registers~2325_combout ;
wire \FD|Banco_Regis|registers~806_q ;
wire \FD|Banco_Regis|registers~934_q ;
wire \FD|Banco_Regis|registers~678feeder_combout ;
wire \FD|Banco_Regis|registers~678_q ;
wire \FD|Banco_Regis|registers~550_q ;
wire \FD|Banco_Regis|registers~2326_combout ;
wire \FD|Banco_Regis|registers~2327_combout ;
wire \FD|Banco_Regis|registers~2328_combout ;
wire \FD|Banco_Regis|registers~2331_combout ;
wire \FD|Banco_Regis|registers~262_q ;
wire \FD|Banco_Regis|registers~230_q ;
wire \FD|Banco_Regis|registers~198feeder_combout ;
wire \FD|Banco_Regis|registers~198_q ;
wire \FD|Banco_Regis|registers~166_q ;
wire \FD|Banco_Regis|registers~2332_combout ;
wire \FD|Banco_Regis|registers~2333_combout ;
wire \FD|Banco_Regis|registers~326_q ;
wire \FD|Banco_Regis|registers~390_q ;
wire \FD|Banco_Regis|registers~2392_combout ;
wire \FD|Banco_Regis|registers~294_q ;
wire \FD|Banco_Regis|registers~358_q ;
wire \FD|Banco_Regis|registers~2334_combout ;
wire \FD|Banco_Regis|registers~2335_combout ;
wire \FD|Banco_Regis|registers~70_q ;
wire \FD|Banco_Regis|registers~134_q ;
wire \FD|Banco_Regis|registers~102_q ;
wire \FD|Banco_Regis|registers~38_q ;
wire \FD|Banco_Regis|registers~2336_combout ;
wire \FD|Banco_Regis|registers~2337_combout ;
wire \FD|Banco_Regis|registers~2338_combout ;
wire \FD|Banco_Regis|registers~486_q ;
wire \FD|Banco_Regis|registers~518_q ;
wire \FD|Banco_Regis|registers~454_q ;
wire \FD|Banco_Regis|registers~422_q ;
wire \FD|Banco_Regis|registers~2339_combout ;
wire \FD|Banco_Regis|registers~2340_combout ;
wire \FD|Banco_Regis|registers~2341_combout ;
wire \FD|Banco_Regis|DadoLidoReg1[0]~31_combout ;
wire \FD|ALU|somaSub[0]~0_combout ;
wire \FD|ALU|opmux|X[0]~63_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[74]~feeder_combout ;
wire \FD|Banco_Regis|registers~549feeder_combout ;
wire \FD|Banco_Regis|registers~549_q ;
wire \FD|Banco_Regis|registers~517_q ;
wire \FD|Banco_Regis|registers~453_q ;
wire \FD|Banco_Regis|registers~485feeder_combout ;
wire \FD|Banco_Regis|registers~485_q ;
wire \FD|Banco_Regis|registers~1079_combout ;
wire \FD|Banco_Regis|registers~1080_combout ;
wire \FD|Banco_Regis|registers~293_q ;
wire \FD|Banco_Regis|registers~261_q ;
wire \FD|Banco_Regis|registers~197_q ;
wire \FD|Banco_Regis|registers~229_q ;
wire \FD|Banco_Regis|registers~1072_combout ;
wire \FD|Banco_Regis|registers~1073_combout ;
wire \FD|Banco_Regis|registers~165_q ;
wire \FD|Banco_Regis|registers~101_q ;
wire \FD|Banco_Regis|registers~69_q ;
wire \FD|Banco_Regis|registers~133_q ;
wire \FD|Banco_Regis|registers~1076_combout ;
wire \FD|Banco_Regis|registers~1077_combout ;
wire \FD|Banco_Regis|registers~421_q ;
wire \FD|Banco_Regis|registers~357_q ;
wire \FD|Banco_Regis|registers~325_q ;
wire \FD|Banco_Regis|registers~389_q ;
wire \FD|Banco_Regis|registers~1074_combout ;
wire \FD|Banco_Regis|registers~1075_combout ;
wire \FD|Banco_Regis|registers~1078_combout ;
wire \FD|Banco_Regis|registers~1081_combout ;
wire \FD|Banco_Regis|registers~741_q ;
wire \FD|Banco_Regis|registers~997_q ;
wire \FD|Banco_Regis|registers~613_q ;
wire \FD|Banco_Regis|registers~1062_combout ;
wire \FD|Banco_Regis|registers~1063_combout ;
wire \FD|Banco_Regis|registers~805_q ;
wire \FD|Banco_Regis|registers~677_q ;
wire \FD|Banco_Regis|registers~933_q ;
wire \FD|Banco_Regis|registers~1069_combout ;
wire \FD|Banco_Regis|registers~1061_q ;
wire \FD|Banco_Regis|registers~1070_combout ;
wire \FD|Banco_Regis|registers~1029_q ;
wire \FD|Banco_Regis|registers~901_q ;
wire \FD|Banco_Regis|registers~773_q ;
wire \FD|Banco_Regis|registers~645_q ;
wire \FD|Banco_Regis|registers~1064_combout ;
wire \FD|Banco_Regis|registers~1065_combout ;
wire \FD|Banco_Regis|registers~581_q ;
wire \FD|Banco_Regis|registers~709_q ;
wire \FD|Banco_Regis|registers~1066_combout ;
wire \FD|Banco_Regis|registers~837_q ;
wire \FD|Banco_Regis|registers~965_q ;
wire \FD|Banco_Regis|registers~1067_combout ;
wire \FD|Banco_Regis|registers~1068_combout ;
wire \FD|Banco_Regis|registers~1071_combout ;
wire \FD|Banco_Regis|DadoLidoReg2[31]~0_combout ;
wire \FD|Registrador_pipeline3|DOUT[36]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[73]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[16]~feeder_combout ;
wire \FD|Banco_Regis|registers~1032feeder_combout ;
wire \FD|Banco_Regis|registers~1032_q ;
wire \FD|Banco_Regis|registers~904feeder_combout ;
wire \FD|Banco_Regis|registers~904_q ;
wire \FD|Banco_Regis|registers~648_q ;
wire \FD|Banco_Regis|registers~776_q ;
wire \FD|Banco_Regis|registers~1649_combout ;
wire \FD|Banco_Regis|registers~1650_combout ;
wire \FD|Banco_Regis|registers~744_q ;
wire \FD|Banco_Regis|registers~616_q ;
wire \FD|Banco_Regis|registers~872_q ;
wire \FD|Banco_Regis|registers~1642_combout ;
wire \FD|Banco_Regis|registers~1643_combout ;
wire \FD|Banco_Regis|registers~968_q ;
wire \FD|Banco_Regis|registers~840_q ;
wire \FD|Banco_Regis|registers~584_q ;
wire \FD|Banco_Regis|registers~712_q ;
wire \FD|Banco_Regis|registers~1644_combout ;
wire \FD|Banco_Regis|registers~1645_combout ;
wire \FD|Banco_Regis|registers~552_q ;
wire \FD|Banco_Regis|registers~808_q ;
wire \FD|Banco_Regis|registers~1646_combout ;
wire \FD|Banco_Regis|registers~680feeder_combout ;
wire \FD|Banco_Regis|registers~680_q ;
wire \FD|Banco_Regis|registers~936_q ;
wire \FD|Banco_Regis|registers~1647_combout ;
wire \FD|Banco_Regis|registers~1648_combout ;
wire \FD|Banco_Regis|registers~1651_combout ;
wire \FD|Banco_Regis|registers~104feeder_combout ;
wire \FD|Banco_Regis|registers~104_q ;
wire \FD|Banco_Regis|registers~40feeder_combout ;
wire \FD|Banco_Regis|registers~40_q ;
wire \FD|Banco_Regis|registers~72feeder_combout ;
wire \FD|Banco_Regis|registers~72_q ;
wire \FD|Banco_Regis|registers~1656_combout ;
wire \FD|Banco_Regis|registers~136_q ;
wire \FD|Banco_Regis|registers~1657_combout ;
wire \FD|Banco_Regis|registers~168_q ;
wire \FD|Banco_Regis|registers~232_q ;
wire \FD|Banco_Regis|registers~1654_combout ;
wire \FD|Banco_Regis|registers~264_q ;
wire \FD|Banco_Regis|registers~200_q ;
wire \FD|Banco_Regis|registers~1655_combout ;
wire \FD|Banco_Regis|registers~1658_combout ;
wire \FD|Banco_Regis|registers~424_q ;
wire \FD|Banco_Regis|registers~488_q ;
wire \FD|Banco_Regis|registers~1659_combout ;
wire \FD|Banco_Regis|registers~520_q ;
wire \FD|Banco_Regis|registers~456_q ;
wire \FD|Banco_Regis|registers~1660_combout ;
wire \FD|Banco_Regis|registers~360_q ;
wire \FD|Banco_Regis|registers~392_q ;
wire \FD|Banco_Regis|registers~328_q ;
wire \FD|Banco_Regis|registers~296_q ;
wire \FD|Banco_Regis|registers~1652_combout ;
wire \FD|Banco_Regis|registers~1653_combout ;
wire \FD|Banco_Regis|registers~1661_combout ;
wire \FD|Banco_Regis|DadoLidoReg2[2]~29_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[15]~feeder_combout ;
wire \FD|Banco_Regis|registers~362_q ;
wire \FD|Banco_Regis|registers~330_q ;
wire \FD|Banco_Regis|registers~298feeder_combout ;
wire \FD|Banco_Regis|registers~298_q ;
wire \FD|Banco_Regis|registers~1612_combout ;
wire \FD|Banco_Regis|registers~1613_combout ;
wire \FD|Banco_Regis|registers~458_q ;
wire \FD|Banco_Regis|registers~522feeder_combout ;
wire \FD|Banco_Regis|registers~522_q ;
wire \FD|Banco_Regis|registers~426_q ;
wire \FD|Banco_Regis|registers~490feeder_combout ;
wire \FD|Banco_Regis|registers~490_q ;
wire \FD|Banco_Regis|registers~1619_combout ;
wire \FD|Banco_Regis|registers~1620_combout ;
wire \FD|Banco_Regis|registers~138_q ;
wire \FD|Banco_Regis|registers~42_q ;
wire \FD|Banco_Regis|registers~74_q ;
wire \FD|Banco_Regis|registers~1616_combout ;
wire \FD|Banco_Regis|registers~106feeder_combout ;
wire \FD|Banco_Regis|registers~106_q ;
wire \FD|Banco_Regis|registers~1617_combout ;
wire \FD|Banco_Regis|registers~266_q ;
wire \FD|Banco_Regis|registers~202_q ;
wire \FD|Banco_Regis|registers~170_q ;
wire \FD|Banco_Regis|registers~234_q ;
wire \FD|Banco_Regis|registers~1614_combout ;
wire \FD|Banco_Regis|registers~1615_combout ;
wire \FD|Banco_Regis|registers~1618_combout ;
wire \FD|Banco_Regis|registers~1621_combout ;
wire \FD|Banco_Regis|registers~906_q ;
wire \FD|Banco_Regis|registers~1034_q ;
wire \FD|Banco_Regis|registers~650_q ;
wire \FD|Banco_Regis|registers~778_q ;
wire \FD|Banco_Regis|registers~1609_combout ;
wire \FD|Banco_Regis|registers~1610_combout ;
wire \FD|Banco_Regis|registers~746_q ;
wire \FD|Banco_Regis|registers~1002_q ;
wire \FD|Banco_Regis|registers~618_q ;
wire \FD|Banco_Regis|registers~874_q ;
wire \FD|Banco_Regis|registers~1602_combout ;
wire \FD|Banco_Regis|registers~1603_combout ;
wire \FD|Banco_Regis|registers~938feeder_combout ;
wire \FD|Banco_Regis|registers~938_q ;
wire \FD|Banco_Regis|registers~682feeder_combout ;
wire \FD|Banco_Regis|registers~682_q ;
wire \FD|Banco_Regis|registers~554_q ;
wire \FD|Banco_Regis|registers~810feeder_combout ;
wire \FD|Banco_Regis|registers~810_q ;
wire \FD|Banco_Regis|registers~1606_combout ;
wire \FD|Banco_Regis|registers~1607_combout ;
wire \FD|Banco_Regis|registers~970feeder_combout ;
wire \FD|Banco_Regis|registers~970_q ;
wire \FD|Banco_Regis|registers~842_q ;
wire \FD|Banco_Regis|registers~586_q ;
wire \FD|Banco_Regis|registers~714_q ;
wire \FD|Banco_Regis|registers~1604_combout ;
wire \FD|Banco_Regis|registers~1605_combout ;
wire \FD|Banco_Regis|registers~1608_combout ;
wire \FD|Banco_Regis|registers~1611_combout ;
wire \FD|Banco_Regis|DadoLidoReg2[4]~27_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[19]~0_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[20]~feeder_combout ;
wire \FD|Registrador_pipeline4|DOUT[11]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[24]~feeder_combout ;
wire \FD|Banco_Regis|registers~1004feeder_combout ;
wire \FD|Banco_Regis|registers~1004_q ;
wire \FD|Banco_Regis|registers~748_q ;
wire \FD|Banco_Regis|registers~620_q ;
wire \FD|Banco_Regis|registers~876feeder_combout ;
wire \FD|Banco_Regis|registers~876_q ;
wire \FD|Banco_Regis|registers~1562_combout ;
wire \FD|Banco_Regis|registers~1563_combout ;
wire \FD|Banco_Regis|registers~652_q ;
wire \FD|Banco_Regis|registers~780_q ;
wire \FD|Banco_Regis|registers~1569_combout ;
wire \FD|Banco_Regis|registers~908_q ;
wire \FD|Banco_Regis|registers~1036_q ;
wire \FD|Banco_Regis|registers~1570_combout ;
wire \FD|Banco_Regis|registers~940_q ;
wire \FD|Banco_Regis|registers~684_q ;
wire \FD|Banco_Regis|registers~556_q ;
wire \FD|Banco_Regis|registers~812_q ;
wire \FD|Banco_Regis|registers~1566_combout ;
wire \FD|Banco_Regis|registers~1567_combout ;
wire \FD|Banco_Regis|registers~972feeder_combout ;
wire \FD|Banco_Regis|registers~972_q ;
wire \FD|Banco_Regis|registers~844_q ;
wire \FD|Banco_Regis|registers~588_q ;
wire \FD|Banco_Regis|registers~716_q ;
wire \FD|Banco_Regis|registers~1564_combout ;
wire \FD|Banco_Regis|registers~1565_combout ;
wire \FD|Banco_Regis|registers~1568_combout ;
wire \FD|Banco_Regis|registers~1571_combout ;
wire \FD|Banco_Regis|registers~364_q ;
wire \FD|Banco_Regis|registers~300_q ;
wire \FD|Banco_Regis|registers~332_q ;
wire \FD|Banco_Regis|registers~1572_combout ;
wire \FD|Banco_Regis|registers~1573_combout ;
wire \FD|Banco_Regis|registers~460_q ;
wire \FD|Banco_Regis|registers~524_q ;
wire \FD|Banco_Regis|registers~428_q ;
wire \FD|Banco_Regis|registers~492_q ;
wire \FD|Banco_Regis|registers~1579_combout ;
wire \FD|Banco_Regis|registers~1580_combout ;
wire \FD|Banco_Regis|registers~268feeder_combout ;
wire \FD|Banco_Regis|registers~268_q ;
wire \FD|Banco_Regis|registers~204_q ;
wire \FD|Banco_Regis|registers~172feeder_combout ;
wire \FD|Banco_Regis|registers~172_q ;
wire \FD|Banco_Regis|registers~236_q ;
wire \FD|Banco_Regis|registers~1574_combout ;
wire \FD|Banco_Regis|registers~1575_combout ;
wire \FD|Banco_Regis|registers~140_q ;
wire \FD|Banco_Regis|registers~108_q ;
wire \FD|Banco_Regis|registers~44_q ;
wire \FD|Banco_Regis|registers~76_q ;
wire \FD|Banco_Regis|registers~1576_combout ;
wire \FD|Banco_Regis|registers~1577_combout ;
wire \FD|Banco_Regis|registers~1578_combout ;
wire \FD|Banco_Regis|registers~1581_combout ;
wire \FD|Banco_Regis|DadoLidoReg2[6]~25_combout ;
wire \FD|Registrador_pipeline3|DOUT[11]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[23]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[14]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[13]~feeder_combout ;
wire \FD|Banco_Regis|registers~715_q ;
wire \FD|Banco_Regis|registers~587_q ;
wire \FD|Banco_Regis|registers~843_q ;
wire \FD|Banco_Regis|registers~1582_combout ;
wire \FD|Banco_Regis|registers~1583_combout ;
wire \FD|Banco_Regis|registers~779_q ;
wire \FD|Banco_Regis|registers~1035_q ;
wire \FD|Banco_Regis|registers~651_q ;
wire \FD|Banco_Regis|registers~907_q ;
wire \FD|Banco_Regis|registers~1589_combout ;
wire \FD|Banco_Regis|registers~1590_combout ;
wire \FD|Banco_Regis|registers~939feeder_combout ;
wire \FD|Banco_Regis|registers~939_q ;
wire \FD|Banco_Regis|registers~811_q ;
wire \FD|Banco_Regis|registers~555_q ;
wire \FD|Banco_Regis|registers~683_q ;
wire \FD|Banco_Regis|registers~1586_combout ;
wire \FD|Banco_Regis|registers~1587_combout ;
wire \FD|Banco_Regis|registers~1003_q ;
wire \FD|Banco_Regis|registers~875_q ;
wire \FD|Banco_Regis|registers~619feeder_combout ;
wire \FD|Banco_Regis|registers~619_q ;
wire \FD|Banco_Regis|registers~747_q ;
wire \FD|Banco_Regis|registers~1584_combout ;
wire \FD|Banco_Regis|registers~1585_combout ;
wire \FD|Banco_Regis|registers~1588_combout ;
wire \FD|Banco_Regis|registers~1591_combout ;
wire \FD|Banco_Regis|registers~523feeder_combout ;
wire \FD|Banco_Regis|registers~523_q ;
wire \FD|Banco_Regis|registers~491feeder_combout ;
wire \FD|Banco_Regis|registers~491_q ;
wire \FD|Banco_Regis|registers~427_q ;
wire \FD|Banco_Regis|registers~459_q ;
wire \FD|Banco_Regis|registers~1599_combout ;
wire \FD|Banco_Regis|registers~1600_combout ;
wire \FD|Banco_Regis|registers~171_q ;
wire \FD|Banco_Regis|registers~203_q ;
wire \FD|Banco_Regis|registers~1592_combout ;
wire \FD|Banco_Regis|registers~235_q ;
wire \FD|Banco_Regis|registers~267_q ;
wire \FD|Banco_Regis|registers~1593_combout ;
wire \FD|Banco_Regis|registers~395_q ;
wire \FD|Banco_Regis|registers~331_q ;
wire \FD|Banco_Regis|registers~299feeder_combout ;
wire \FD|Banco_Regis|registers~299_q ;
wire \FD|Banco_Regis|registers~363feeder_combout ;
wire \FD|Banco_Regis|registers~363_q ;
wire \FD|Banco_Regis|registers~1594_combout ;
wire \FD|Banco_Regis|registers~1595_combout ;
wire \FD|Banco_Regis|registers~139_q ;
wire \FD|Banco_Regis|registers~75_q ;
wire \FD|Banco_Regis|registers~43_q ;
wire \FD|Banco_Regis|registers~107_q ;
wire \FD|Banco_Regis|registers~1596_combout ;
wire \FD|Banco_Regis|registers~1597_combout ;
wire \FD|Banco_Regis|registers~1598_combout ;
wire \FD|Banco_Regis|registers~1601_combout ;
wire \FD|Banco_Regis|DadoLidoReg2[5]~26_combout ;
wire \FD|Registrador_pipeline3|DOUT[10]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[26]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[25]~feeder_combout ;
wire \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a8 ;
wire \FD|muxAntesULA|X[8]~23_combout ;
wire \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a7 ;
wire \FD|muxAntesULA|X[7]~24_combout ;
wire \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a6 ;
wire \FD|muxAntesULA|X[6]~25_combout ;
wire \FD|muxAntesULA|X[5]~26_combout ;
wire \FD|muxAntesULA|X[4]~27_combout ;
wire \FD|muxAntesULA|X[3]~28_combout ;
wire \FD|muxAntesULA|X[2]~29_combout ;
wire \FD|muxAntesULA|X[1]~30_combout ;
wire \FD|ALU|Bnot|Add0~2 ;
wire \FD|ALU|Bnot|Add0~4 ;
wire \FD|ALU|Bnot|Add0~6 ;
wire \FD|ALU|Bnot|Add0~8 ;
wire \FD|ALU|Bnot|Add0~10 ;
wire \FD|ALU|Bnot|Add0~12 ;
wire \FD|ALU|Bnot|Add0~14 ;
wire \FD|ALU|Bnot|Add0~16 ;
wire \FD|ALU|Bnot|Add0~17_combout ;
wire \FD|Banco_Regis|registers~846_q ;
wire \FD|Banco_Regis|registers~974_q ;
wire \FD|Banco_Regis|registers~718_q ;
wire \FD|Banco_Regis|registers~590_q ;
wire \FD|Banco_Regis|registers~2164_combout ;
wire \FD|Banco_Regis|registers~2165_combout ;
wire \FD|Banco_Regis|registers~942feeder_combout ;
wire \FD|Banco_Regis|registers~942_q ;
wire \FD|Banco_Regis|registers~814_q ;
wire \FD|Banco_Regis|registers~558_q ;
wire \FD|Banco_Regis|registers~2166_combout ;
wire \FD|Banco_Regis|registers~686_q ;
wire \FD|Banco_Regis|registers~2167_combout ;
wire \FD|Banco_Regis|registers~2168_combout ;
wire \FD|Banco_Regis|registers~878_q ;
wire \FD|Banco_Regis|registers~622_q ;
wire \FD|Banco_Regis|registers~2162_combout ;
wire \FD|Banco_Regis|registers~1006feeder_combout ;
wire \FD|Banco_Regis|registers~1006_q ;
wire \FD|Banco_Regis|registers~750_q ;
wire \FD|Banco_Regis|registers~2163_combout ;
wire \FD|Banco_Regis|registers~1038_q ;
wire \FD|Banco_Regis|registers~782feeder_combout ;
wire \FD|Banco_Regis|registers~782_q ;
wire \FD|Banco_Regis|registers~654_q ;
wire \FD|Banco_Regis|registers~2169_combout ;
wire \FD|Banco_Regis|registers~2170_combout ;
wire \FD|Banco_Regis|registers~2171_combout ;
wire \FD|Banco_Regis|registers~398_q ;
wire \FD|Banco_Regis|registers~366_q ;
wire \FD|Banco_Regis|registers~334_q ;
wire \FD|Banco_Regis|registers~302_q ;
wire \FD|Banco_Regis|registers~2172_combout ;
wire \FD|Banco_Regis|registers~2173_combout ;
wire \FD|Banco_Regis|registers~494_q ;
wire \FD|Banco_Regis|registers~430_q ;
wire \FD|Banco_Regis|registers~2179_combout ;
wire \FD|Banco_Regis|registers~462_q ;
wire \FD|Banco_Regis|registers~526feeder_combout ;
wire \FD|Banco_Regis|registers~526_q ;
wire \FD|Banco_Regis|registers~2180_combout ;
wire \FD|Banco_Regis|registers~142feeder_combout ;
wire \FD|Banco_Regis|registers~142_q ;
wire \FD|Banco_Regis|registers~110_q ;
wire \FD|Banco_Regis|registers~46feeder_combout ;
wire \FD|Banco_Regis|registers~46_q ;
wire \FD|Banco_Regis|registers~78_q ;
wire \FD|Banco_Regis|registers~2176_combout ;
wire \FD|Banco_Regis|registers~2177_combout ;
wire \FD|Banco_Regis|registers~206_q ;
wire \FD|Banco_Regis|registers~270_q ;
wire \FD|Banco_Regis|registers~238_q ;
wire \FD|Banco_Regis|registers~174_q ;
wire \FD|Banco_Regis|registers~2174_combout ;
wire \FD|Banco_Regis|registers~2175_combout ;
wire \FD|Banco_Regis|registers~2178_combout ;
wire \FD|Banco_Regis|registers~2181_combout ;
wire \FD|Banco_Regis|DadoLidoReg1[8]~23_combout ;
wire \FD|ALU|Bnot|Add0~15_combout ;
wire \FD|Banco_Regis|registers~813_q ;
wire \FD|Banco_Regis|registers~941_q ;
wire \FD|Banco_Regis|registers~685feeder_combout ;
wire \FD|Banco_Regis|registers~685_q ;
wire \FD|Banco_Regis|registers~557_q ;
wire \FD|Banco_Regis|registers~2186_combout ;
wire \FD|Banco_Regis|registers~2187_combout ;
wire \FD|Banco_Regis|registers~877feeder_combout ;
wire \FD|Banco_Regis|registers~877_q ;
wire \FD|Banco_Regis|registers~749feeder_combout ;
wire \FD|Banco_Regis|registers~749_q ;
wire \FD|Banco_Regis|registers~621feeder_combout ;
wire \FD|Banco_Regis|registers~621_q ;
wire \FD|Banco_Regis|registers~2184_combout ;
wire \FD|Banco_Regis|registers~1005_q ;
wire \FD|Banco_Regis|registers~2185_combout ;
wire \FD|Banco_Regis|registers~2188_combout ;
wire \FD|Banco_Regis|registers~1037_q ;
wire \FD|Banco_Regis|registers~909_q ;
wire \FD|Banco_Regis|registers~653_q ;
wire \FD|Banco_Regis|registers~2189_combout ;
wire \FD|Banco_Regis|registers~2190_combout ;
wire \FD|Banco_Regis|registers~973_q ;
wire \FD|Banco_Regis|registers~717_q ;
wire \FD|Banco_Regis|registers~845_q ;
wire \FD|Banco_Regis|registers~589_q ;
wire \FD|Banco_Regis|registers~2182_combout ;
wire \FD|Banco_Regis|registers~2183_combout ;
wire \FD|Banco_Regis|registers~2191_combout ;
wire \FD|Banco_Regis|registers~269_q ;
wire \FD|Banco_Regis|registers~237feeder_combout ;
wire \FD|Banco_Regis|registers~237_q ;
wire \FD|Banco_Regis|registers~205_q ;
wire \FD|Banco_Regis|registers~173_q ;
wire \FD|Banco_Regis|registers~2192_combout ;
wire \FD|Banco_Regis|registers~2193_combout ;
wire \FD|Banco_Regis|registers~525feeder_combout ;
wire \FD|Banco_Regis|registers~525_q ;
wire \FD|Banco_Regis|registers~493_q ;
wire \FD|Banco_Regis|registers~461_q ;
wire \FD|Banco_Regis|registers~429_q ;
wire \FD|Banco_Regis|registers~2199_combout ;
wire \FD|Banco_Regis|registers~2200_combout ;
wire \FD|Banco_Regis|registers~77_q ;
wire \FD|Banco_Regis|registers~141_q ;
wire \FD|Banco_Regis|registers~109_q ;
wire \FD|Banco_Regis|registers~45_q ;
wire \FD|Banco_Regis|registers~2196_combout ;
wire \FD|Banco_Regis|registers~2197_combout ;
wire \FD|Banco_Regis|registers~333_q ;
wire \FD|Banco_Regis|registers~397_q ;
wire \FD|Banco_Regis|registers~365_q ;
wire \FD|Banco_Regis|registers~301_q ;
wire \FD|Banco_Regis|registers~2194_combout ;
wire \FD|Banco_Regis|registers~2195_combout ;
wire \FD|Banco_Regis|registers~2198_combout ;
wire \FD|Banco_Regis|registers~2201_combout ;
wire \FD|Banco_Regis|DadoLidoReg1[7]~24_combout ;
wire \FD|ALU|Bnot|Add0~13_combout ;
wire \FD|ALU|Bnot|Add0~11_combout ;
wire \FD|ALU|Bnot|Add0~9_combout ;
wire \FD|ALU|Bnot|Add0~7_combout ;
wire \FD|ALU|Bnot|Add0~5_combout ;
wire \FD|ALU|Bnot|Add0~3_combout ;
wire \FD|Banco_Regis|registers~391_q ;
wire \FD|Banco_Regis|registers~359_q ;
wire \FD|Banco_Regis|registers~2391_combout ;
wire \FD|Banco_Regis|registers~327_q ;
wire \FD|Banco_Regis|registers~295_q ;
wire \FD|Banco_Regis|registers~2312_combout ;
wire \FD|Banco_Regis|registers~2313_combout ;
wire \FD|Banco_Regis|registers~455_q ;
wire \FD|Banco_Regis|registers~487_q ;
wire \FD|Banco_Regis|registers~423feeder_combout ;
wire \FD|Banco_Regis|registers~423_q ;
wire \FD|Banco_Regis|registers~2319_combout ;
wire \FD|Banco_Regis|registers~2320_combout ;
wire \FD|Banco_Regis|registers~103_q ;
wire \FD|Banco_Regis|registers~135_q ;
wire \FD|Banco_Regis|registers~71_q ;
wire \FD|Banco_Regis|registers~39_q ;
wire \FD|Banco_Regis|registers~2316_combout ;
wire \FD|Banco_Regis|registers~2317_combout ;
wire \FD|Banco_Regis|registers~231_q ;
wire \FD|Banco_Regis|registers~167_q ;
wire \FD|Banco_Regis|registers~2314_combout ;
wire \FD|Banco_Regis|registers~263_q ;
wire \FD|Banco_Regis|registers~199_q ;
wire \FD|Banco_Regis|registers~2315_combout ;
wire \FD|Banco_Regis|registers~2318_combout ;
wire \FD|Banco_Regis|registers~2321_combout ;
wire \FD|Banco_Regis|registers~839_q ;
wire \FD|Banco_Regis|registers~967_q ;
wire \FD|Banco_Regis|registers~711_q ;
wire \FD|Banco_Regis|registers~583_q ;
wire \FD|Banco_Regis|registers~2304_combout ;
wire \FD|Banco_Regis|registers~2305_combout ;
wire \FD|Banco_Regis|registers~679_q ;
wire \FD|Banco_Regis|registers~935_q ;
wire \FD|Banco_Regis|registers~807_q ;
wire \FD|Banco_Regis|registers~551_q ;
wire \FD|Banco_Regis|registers~2306_combout ;
wire \FD|Banco_Regis|registers~2307_combout ;
wire \FD|Banco_Regis|registers~2308_combout ;
wire \FD|Banco_Regis|registers~1031feeder_combout ;
wire \FD|Banco_Regis|registers~1031_q ;
wire \FD|Banco_Regis|registers~903_q ;
wire \FD|Banco_Regis|registers~775_q ;
wire \FD|Banco_Regis|registers~647_q ;
wire \FD|Banco_Regis|registers~2309_combout ;
wire \FD|Banco_Regis|registers~2310_combout ;
wire \FD|Banco_Regis|registers~999feeder_combout ;
wire \FD|Banco_Regis|registers~999_q ;
wire \FD|Banco_Regis|registers~743_q ;
wire \FD|Banco_Regis|registers~615_q ;
wire \FD|Banco_Regis|registers~871_q ;
wire \FD|Banco_Regis|registers~2302_combout ;
wire \FD|Banco_Regis|registers~2303_combout ;
wire \FD|Banco_Regis|registers~2311_combout ;
wire \FD|Banco_Regis|DadoLidoReg1[1]~30_combout ;
wire \FD|ALU|somaSub[0]~1 ;
wire \FD|ALU|somaSub[1]~3 ;
wire \FD|ALU|somaSub[2]~5 ;
wire \FD|ALU|somaSub[3]~7 ;
wire \FD|ALU|somaSub[4]~9 ;
wire \FD|ALU|somaSub[5]~11 ;
wire \FD|ALU|somaSub[6]~13 ;
wire \FD|ALU|somaSub[7]~15 ;
wire \FD|ALU|somaSub[8]~16_combout ;
wire \FD|ALU|opmux|X[8]~46_combout ;
wire \FD|ALU|opmux|X[8]~47_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[30]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[29]~feeder_combout ;
wire \FD|Banco_Regis|registers~112_q ;
wire \FD|Banco_Regis|registers~80feeder_combout ;
wire \FD|Banco_Regis|registers~80_q ;
wire \FD|Banco_Regis|registers~48_q ;
wire \FD|Banco_Regis|registers~2136_combout ;
wire \FD|Banco_Regis|registers~2137_combout ;
wire \FD|Banco_Regis|registers~208_q ;
wire \FD|Banco_Regis|registers~272_q ;
wire \FD|Banco_Regis|registers~240_q ;
wire \FD|Banco_Regis|registers~176_q ;
wire \FD|Banco_Regis|registers~2134_combout ;
wire \FD|Banco_Regis|registers~2135_combout ;
wire \FD|Banco_Regis|registers~2138_combout ;
wire \FD|Banco_Regis|registers~528_q ;
wire \FD|Banco_Regis|registers~464_q ;
wire \FD|Banco_Regis|registers~496_q ;
wire \FD|Banco_Regis|registers~432_q ;
wire \FD|Banco_Regis|registers~2139_combout ;
wire \FD|Banco_Regis|registers~2140_combout ;
wire \FD|Banco_Regis|registers~400_q ;
wire \FD|Banco_Regis|registers~368_q ;
wire \FD|Banco_Regis|registers~336_q ;
wire \FD|Banco_Regis|registers~304_q ;
wire \FD|Banco_Regis|registers~2132_combout ;
wire \FD|Banco_Regis|registers~2133_combout ;
wire \FD|Banco_Regis|registers~2141_combout ;
wire \FD|Banco_Regis|registers~1008_q ;
wire \FD|Banco_Regis|registers~752_q ;
wire \FD|Banco_Regis|registers~880_q ;
wire \FD|Banco_Regis|registers~624_q ;
wire \FD|Banco_Regis|registers~2122_combout ;
wire \FD|Banco_Regis|registers~2123_combout ;
wire \FD|Banco_Regis|registers~848_q ;
wire \FD|Banco_Regis|registers~976_q ;
wire \FD|Banco_Regis|registers~720_q ;
wire \FD|Banco_Regis|registers~592_q ;
wire \FD|Banco_Regis|registers~2124_combout ;
wire \FD|Banco_Regis|registers~2125_combout ;
wire \FD|Banco_Regis|registers~688_q ;
wire \FD|Banco_Regis|registers~944_q ;
wire \FD|Banco_Regis|registers~560feeder_combout ;
wire \FD|Banco_Regis|registers~560_q ;
wire \FD|Banco_Regis|registers~816feeder_combout ;
wire \FD|Banco_Regis|registers~816_q ;
wire \FD|Banco_Regis|registers~2126_combout ;
wire \FD|Banco_Regis|registers~2127_combout ;
wire \FD|Banco_Regis|registers~2128_combout ;
wire \FD|Banco_Regis|registers~1040_q ;
wire \FD|Banco_Regis|registers~912_q ;
wire \FD|Banco_Regis|registers~784_q ;
wire \FD|Banco_Regis|registers~656_q ;
wire \FD|Banco_Regis|registers~2129_combout ;
wire \FD|Banco_Regis|registers~2130_combout ;
wire \FD|Banco_Regis|registers~2131_combout ;
wire \FD|Banco_Regis|DadoLidoReg1[10]~21_combout ;
wire \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a10 ;
wire \FD|muxAntesULA|X[10]~21_combout ;
wire \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a9 ;
wire \FD|muxAntesULA|X[9]~22_combout ;
wire \FD|ALU|Bnot|Add0~18 ;
wire \FD|ALU|Bnot|Add0~20 ;
wire \FD|ALU|Bnot|Add0~21_combout ;
wire \FD|Banco_Regis|registers~1039_q ;
wire \FD|Banco_Regis|registers~911_q ;
wire \FD|Banco_Regis|registers~655feeder_combout ;
wire \FD|Banco_Regis|registers~655_q ;
wire \FD|Banco_Regis|registers~2149_combout ;
wire \FD|Banco_Regis|registers~2150_combout ;
wire \FD|Banco_Regis|registers~815_q ;
wire \FD|Banco_Regis|registers~943_q ;
wire \FD|Banco_Regis|registers~687_q ;
wire \FD|Banco_Regis|registers~559_q ;
wire \FD|Banco_Regis|registers~2146_combout ;
wire \FD|Banco_Regis|registers~2147_combout ;
wire \FD|Banco_Regis|registers~879_q ;
wire \FD|Banco_Regis|registers~1007_q ;
wire \FD|Banco_Regis|registers~751_q ;
wire \FD|Banco_Regis|registers~623_q ;
wire \FD|Banco_Regis|registers~2144_combout ;
wire \FD|Banco_Regis|registers~2145_combout ;
wire \FD|Banco_Regis|registers~2148_combout ;
wire \FD|Banco_Regis|registers~975_q ;
wire \FD|Banco_Regis|registers~719_q ;
wire \FD|Banco_Regis|registers~847_q ;
wire \FD|Banco_Regis|registers~591_q ;
wire \FD|Banco_Regis|registers~2142_combout ;
wire \FD|Banco_Regis|registers~2143_combout ;
wire \FD|Banco_Regis|registers~2151_combout ;
wire \FD|Banco_Regis|registers~527feeder_combout ;
wire \FD|Banco_Regis|registers~527_q ;
wire \FD|Banco_Regis|registers~495_q ;
wire \FD|Banco_Regis|registers~463_q ;
wire \FD|Banco_Regis|registers~431_q ;
wire \FD|Banco_Regis|registers~2159_combout ;
wire \FD|Banco_Regis|registers~2160_combout ;
wire \FD|Banco_Regis|registers~271_q ;
wire \FD|Banco_Regis|registers~239_q ;
wire \FD|Banco_Regis|registers~207_q ;
wire \FD|Banco_Regis|registers~175_q ;
wire \FD|Banco_Regis|registers~2152_combout ;
wire \FD|Banco_Regis|registers~2153_combout ;
wire \FD|Banco_Regis|registers~79_q ;
wire \FD|Banco_Regis|registers~143_q ;
wire \FD|Banco_Regis|registers~111_q ;
wire \FD|Banco_Regis|registers~47_q ;
wire \FD|Banco_Regis|registers~2156_combout ;
wire \FD|Banco_Regis|registers~2157_combout ;
wire \FD|Banco_Regis|registers~335_q ;
wire \FD|Banco_Regis|registers~399_q ;
wire \FD|Banco_Regis|registers~367feeder_combout ;
wire \FD|Banco_Regis|registers~367_q ;
wire \FD|Banco_Regis|registers~303_q ;
wire \FD|Banco_Regis|registers~2154_combout ;
wire \FD|Banco_Regis|registers~2155_combout ;
wire \FD|Banco_Regis|registers~2158_combout ;
wire \FD|Banco_Regis|registers~2161_combout ;
wire \FD|Banco_Regis|DadoLidoReg1[9]~22_combout ;
wire \FD|ALU|Bnot|Add0~19_combout ;
wire \FD|ALU|somaSub[8]~17 ;
wire \FD|ALU|somaSub[9]~19 ;
wire \FD|ALU|somaSub[10]~20_combout ;
wire \FD|ALU|opmux|X[10]~42_combout ;
wire \FD|ALU|opmux|X[10]~43_combout ;
wire \FD|Registrador_pipeline3|DOUT[47]~feeder_combout ;
wire \FD|Registrador_pipeline4|DOUT[15]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[31]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[32]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[34]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[33]~feeder_combout ;
wire \FD|Banco_Regis|registers~1010_q ;
wire \FD|Banco_Regis|registers~882_q ;
wire \FD|Banco_Regis|registers~626_q ;
wire \FD|Banco_Regis|registers~2082_combout ;
wire \FD|Banco_Regis|registers~2083_combout ;
wire \FD|Banco_Regis|registers~914feeder_combout ;
wire \FD|Banco_Regis|registers~914_q ;
wire \FD|Banco_Regis|registers~1042_q ;
wire \FD|Banco_Regis|registers~786feeder_combout ;
wire \FD|Banco_Regis|registers~786_q ;
wire \FD|Banco_Regis|registers~658_q ;
wire \FD|Banco_Regis|registers~2089_combout ;
wire \FD|Banco_Regis|registers~2090_combout ;
wire \FD|Banco_Regis|registers~690_q ;
wire \FD|Banco_Regis|registers~946_q ;
wire \FD|Banco_Regis|registers~818feeder_combout ;
wire \FD|Banco_Regis|registers~818_q ;
wire \FD|Banco_Regis|registers~562feeder_combout ;
wire \FD|Banco_Regis|registers~562_q ;
wire \FD|Banco_Regis|registers~2086_combout ;
wire \FD|Banco_Regis|registers~2087_combout ;
wire \FD|Banco_Regis|registers~850_q ;
wire \FD|Banco_Regis|registers~978_q ;
wire \FD|Banco_Regis|registers~722_q ;
wire \FD|Banco_Regis|registers~594_q ;
wire \FD|Banco_Regis|registers~2084_combout ;
wire \FD|Banco_Regis|registers~2085_combout ;
wire \FD|Banco_Regis|registers~2088_combout ;
wire \FD|Banco_Regis|registers~2091_combout ;
wire \FD|Banco_Regis|registers~338_q ;
wire \FD|Banco_Regis|registers~306_q ;
wire \FD|Banco_Regis|registers~2092_combout ;
wire \FD|Banco_Regis|registers~370_q ;
wire \FD|Banco_Regis|registers~402_q ;
wire \FD|Banco_Regis|registers~2093_combout ;
wire \FD|Banco_Regis|registers~498_q ;
wire \FD|Banco_Regis|registers~434_q ;
wire \FD|Banco_Regis|registers~2099_combout ;
wire \FD|Banco_Regis|registers~466_q ;
wire \FD|Banco_Regis|registers~530feeder_combout ;
wire \FD|Banco_Regis|registers~530_q ;
wire \FD|Banco_Regis|registers~2100_combout ;
wire \FD|Banco_Regis|registers~146feeder_combout ;
wire \FD|Banco_Regis|registers~146_q ;
wire \FD|Banco_Regis|registers~114_q ;
wire \FD|Banco_Regis|registers~82feeder_combout ;
wire \FD|Banco_Regis|registers~82_q ;
wire \FD|Banco_Regis|registers~50_q ;
wire \FD|Banco_Regis|registers~2096_combout ;
wire \FD|Banco_Regis|registers~2097_combout ;
wire \FD|Banco_Regis|registers~210_q ;
wire \FD|Banco_Regis|registers~274_q ;
wire \FD|Banco_Regis|registers~242_q ;
wire \FD|Banco_Regis|registers~178_q ;
wire \FD|Banco_Regis|registers~2094_combout ;
wire \FD|Banco_Regis|registers~2095_combout ;
wire \FD|Banco_Regis|registers~2098_combout ;
wire \FD|Banco_Regis|registers~2101_combout ;
wire \FD|Banco_Regis|DadoLidoReg1[12]~19_combout ;
wire \FD|muxAntesULA|X[12]~19_combout ;
wire \FD|muxAntesULA|X[11]~20_combout ;
wire \FD|ALU|Bnot|Add0~22 ;
wire \FD|ALU|Bnot|Add0~24 ;
wire \FD|ALU|Bnot|Add0~25_combout ;
wire \FD|ALU|opmux|X[12]~38_combout ;
wire \FD|Banco_Regis|registers~209_q ;
wire \FD|Banco_Regis|registers~177_q ;
wire \FD|Banco_Regis|registers~2112_combout ;
wire \FD|Banco_Regis|registers~273_q ;
wire \FD|Banco_Regis|registers~241_q ;
wire \FD|Banco_Regis|registers~2113_combout ;
wire \FD|Banco_Regis|registers~113_q ;
wire \FD|Banco_Regis|registers~49_q ;
wire \FD|Banco_Regis|registers~2116_combout ;
wire \FD|Banco_Regis|registers~81_q ;
wire \FD|Banco_Regis|registers~145_q ;
wire \FD|Banco_Regis|registers~2117_combout ;
wire \FD|Banco_Regis|registers~337_q ;
wire \FD|Banco_Regis|registers~401_q ;
wire \FD|Banco_Regis|registers~369_q ;
wire \FD|Banco_Regis|registers~305_q ;
wire \FD|Banco_Regis|registers~2114_combout ;
wire \FD|Banco_Regis|registers~2115_combout ;
wire \FD|Banco_Regis|registers~2118_combout ;
wire \FD|Banco_Regis|registers~529_q ;
wire \FD|Banco_Regis|registers~497_q ;
wire \FD|Banco_Regis|registers~465_q ;
wire \FD|Banco_Regis|registers~433_q ;
wire \FD|Banco_Regis|registers~2119_combout ;
wire \FD|Banco_Regis|registers~2120_combout ;
wire \FD|Banco_Regis|registers~2121_combout ;
wire \FD|Banco_Regis|registers~1041_q ;
wire \FD|Banco_Regis|registers~785_q ;
wire \FD|Banco_Regis|registers~913_q ;
wire \FD|Banco_Regis|registers~657_q ;
wire \FD|Banco_Regis|registers~2109_combout ;
wire \FD|Banco_Regis|registers~2110_combout ;
wire \FD|Banco_Regis|registers~977_q ;
wire \FD|Banco_Regis|registers~849_q ;
wire \FD|Banco_Regis|registers~593_q ;
wire \FD|Banco_Regis|registers~2102_combout ;
wire \FD|Banco_Regis|registers~2103_combout ;
wire \FD|Banco_Regis|registers~817_q ;
wire \FD|Banco_Regis|registers~945_q ;
wire \FD|Banco_Regis|registers~689_q ;
wire \FD|Banco_Regis|registers~561_q ;
wire \FD|Banco_Regis|registers~2106_combout ;
wire \FD|Banco_Regis|registers~2107_combout ;
wire \FD|Banco_Regis|registers~1009feeder_combout ;
wire \FD|Banco_Regis|registers~1009_q ;
wire \FD|Banco_Regis|registers~881_q ;
wire \FD|Banco_Regis|registers~753_q ;
wire \FD|Banco_Regis|registers~625_q ;
wire \FD|Banco_Regis|registers~2104_combout ;
wire \FD|Banco_Regis|registers~2105_combout ;
wire \FD|Banco_Regis|registers~2108_combout ;
wire \FD|Banco_Regis|registers~2111_combout ;
wire \FD|Banco_Regis|DadoLidoReg1[11]~20_combout ;
wire \FD|ALU|Bnot|Add0~23_combout ;
wire \FD|ALU|somaSub[10]~21 ;
wire \FD|ALU|somaSub[11]~23 ;
wire \FD|ALU|somaSub[12]~24_combout ;
wire \FD|ALU|opmux|X[12]~39_combout ;
wire \FD|Registrador_pipeline4|DOUT[17]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[38]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[37]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[40]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[39]~feeder_combout ;
wire \FD|Banco_Regis|registers~1045_q ;
wire \FD|Banco_Regis|registers~789_q ;
wire \FD|Banco_Regis|registers~917_q ;
wire \FD|Banco_Regis|registers~661_q ;
wire \FD|Banco_Regis|registers~2029_combout ;
wire \FD|Banco_Regis|registers~2030_combout ;
wire \FD|Banco_Regis|registers~725feeder_combout ;
wire \FD|Banco_Regis|registers~725_q ;
wire \FD|Banco_Regis|registers~853_q ;
wire \FD|Banco_Regis|registers~597feeder_combout ;
wire \FD|Banco_Regis|registers~597_q ;
wire \FD|Banco_Regis|registers~2022_combout ;
wire \FD|Banco_Regis|registers~2023_combout ;
wire \FD|Banco_Regis|registers~885_q ;
wire \FD|Banco_Regis|registers~1013_q ;
wire \FD|Banco_Regis|registers~757_q ;
wire \FD|Banco_Regis|registers~629_q ;
wire \FD|Banco_Regis|registers~2024_combout ;
wire \FD|Banco_Regis|registers~2025_combout ;
wire \FD|Banco_Regis|registers~821_q ;
wire \FD|Banco_Regis|registers~949feeder_combout ;
wire \FD|Banco_Regis|registers~949_q ;
wire \FD|Banco_Regis|registers~565feeder_combout ;
wire \FD|Banco_Regis|registers~565_q ;
wire \FD|Banco_Regis|registers~693feeder_combout ;
wire \FD|Banco_Regis|registers~693_q ;
wire \FD|Banco_Regis|registers~2026_combout ;
wire \FD|Banco_Regis|registers~2027_combout ;
wire \FD|Banco_Regis|registers~2028_combout ;
wire \FD|Banco_Regis|registers~2031_combout ;
wire \FD|Banco_Regis|registers~277_q ;
wire \FD|Banco_Regis|registers~245_q ;
wire \FD|Banco_Regis|registers~213_q ;
wire \FD|Banco_Regis|registers~181_q ;
wire \FD|Banco_Regis|registers~2032_combout ;
wire \FD|Banco_Regis|registers~2033_combout ;
wire \FD|Banco_Regis|registers~533_q ;
wire \FD|Banco_Regis|registers~501_q ;
wire \FD|Banco_Regis|registers~469_q ;
wire \FD|Banco_Regis|registers~437_q ;
wire \FD|Banco_Regis|registers~2039_combout ;
wire \FD|Banco_Regis|registers~2040_combout ;
wire \FD|Banco_Regis|registers~405feeder_combout ;
wire \FD|Banco_Regis|registers~405_q ;
wire \FD|Banco_Regis|registers~341_q ;
wire \FD|Banco_Regis|registers~373_q ;
wire \FD|Banco_Regis|registers~309feeder_combout ;
wire \FD|Banco_Regis|registers~309_q ;
wire \FD|Banco_Regis|registers~2034_combout ;
wire \FD|Banco_Regis|registers~2035_combout ;
wire \FD|Banco_Regis|registers~85feeder_combout ;
wire \FD|Banco_Regis|registers~85_q ;
wire \FD|Banco_Regis|registers~149_q ;
wire \FD|Banco_Regis|registers~117_q ;
wire \FD|Banco_Regis|registers~53_q ;
wire \FD|Banco_Regis|registers~2036_combout ;
wire \FD|Banco_Regis|registers~2037_combout ;
wire \FD|Banco_Regis|registers~2038_combout ;
wire \FD|Banco_Regis|registers~2041_combout ;
wire \FD|Banco_Regis|DadoLidoReg1[15]~16_combout ;
wire \FD|muxAntesULA|X[15]~16_combout ;
wire \FD|muxAntesULA|X[14]~17_combout ;
wire \FD|muxAntesULA|X[13]~18_combout ;
wire \FD|ALU|Bnot|Add0~26 ;
wire \FD|ALU|Bnot|Add0~28 ;
wire \FD|ALU|Bnot|Add0~30 ;
wire \FD|ALU|Bnot|Add0~31_combout ;
wire \FD|ALU|opmux|X[15]~32_combout ;
wire \FD|Banco_Regis|registers~404_q ;
wire \FD|Banco_Regis|registers~372_q ;
wire \FD|Banco_Regis|registers~340_q ;
wire \FD|Banco_Regis|registers~308_q ;
wire \FD|Banco_Regis|registers~2052_combout ;
wire \FD|Banco_Regis|registers~2053_combout ;
wire \FD|Banco_Regis|registers~116_q ;
wire \FD|Banco_Regis|registers~148_q ;
wire \FD|Banco_Regis|registers~84_q ;
wire \FD|Banco_Regis|registers~52feeder_combout ;
wire \FD|Banco_Regis|registers~52_q ;
wire \FD|Banco_Regis|registers~2056_combout ;
wire \FD|Banco_Regis|registers~2057_combout ;
wire \FD|Banco_Regis|registers~212feeder_combout ;
wire \FD|Banco_Regis|registers~212_q ;
wire \FD|Banco_Regis|registers~276feeder_combout ;
wire \FD|Banco_Regis|registers~276_q ;
wire \FD|Banco_Regis|registers~244_q ;
wire \FD|Banco_Regis|registers~180_q ;
wire \FD|Banco_Regis|registers~2054_combout ;
wire \FD|Banco_Regis|registers~2055_combout ;
wire \FD|Banco_Regis|registers~2058_combout ;
wire \FD|Banco_Regis|registers~532_q ;
wire \FD|Banco_Regis|registers~468_q ;
wire \FD|Banco_Regis|registers~500_q ;
wire \FD|Banco_Regis|registers~436_q ;
wire \FD|Banco_Regis|registers~2059_combout ;
wire \FD|Banco_Regis|registers~2060_combout ;
wire \FD|Banco_Regis|registers~2061_combout ;
wire \FD|Banco_Regis|registers~1012_q ;
wire \FD|Banco_Regis|registers~628feeder_combout ;
wire \FD|Banco_Regis|registers~628_q ;
wire \FD|Banco_Regis|registers~884_q ;
wire \FD|Banco_Regis|registers~2042_combout ;
wire \FD|Banco_Regis|registers~2043_combout ;
wire \FD|Banco_Regis|registers~1044_q ;
wire \FD|Banco_Regis|registers~916feeder_combout ;
wire \FD|Banco_Regis|registers~916_q ;
wire \FD|Banco_Regis|registers~660feeder_combout ;
wire \FD|Banco_Regis|registers~660_q ;
wire \FD|Banco_Regis|registers~788_q ;
wire \FD|Banco_Regis|registers~2049_combout ;
wire \FD|Banco_Regis|registers~2050_combout ;
wire \FD|Banco_Regis|registers~692feeder_combout ;
wire \FD|Banco_Regis|registers~692_q ;
wire \FD|Banco_Regis|registers~948_q ;
wire \FD|Banco_Regis|registers~564feeder_combout ;
wire \FD|Banco_Regis|registers~564_q ;
wire \FD|Banco_Regis|registers~820feeder_combout ;
wire \FD|Banco_Regis|registers~820_q ;
wire \FD|Banco_Regis|registers~2046_combout ;
wire \FD|Banco_Regis|registers~2047_combout ;
wire \FD|Banco_Regis|registers~852_q ;
wire \FD|Banco_Regis|registers~980_q ;
wire \FD|Banco_Regis|registers~724_q ;
wire \FD|Banco_Regis|registers~596_q ;
wire \FD|Banco_Regis|registers~2044_combout ;
wire \FD|Banco_Regis|registers~2045_combout ;
wire \FD|Banco_Regis|registers~2048_combout ;
wire \FD|Banco_Regis|registers~2051_combout ;
wire \FD|Banco_Regis|DadoLidoReg1[14]~17_combout ;
wire \FD|ALU|Bnot|Add0~29_combout ;
wire \FD|ALU|Bnot|Add0~27_combout ;
wire \FD|Banco_Regis|registers~979_q ;
wire \FD|Banco_Regis|registers~723feeder_combout ;
wire \FD|Banco_Regis|registers~723_q ;
wire \FD|Banco_Regis|registers~851_q ;
wire \FD|Banco_Regis|registers~595_q ;
wire \FD|Banco_Regis|registers~2062_combout ;
wire \FD|Banco_Regis|registers~2063_combout ;
wire \FD|Banco_Regis|registers~819_q ;
wire \FD|Banco_Regis|registers~947_q ;
wire \FD|Banco_Regis|registers~563feeder_combout ;
wire \FD|Banco_Regis|registers~563_q ;
wire \FD|Banco_Regis|registers~691_q ;
wire \FD|Banco_Regis|registers~2066_combout ;
wire \FD|Banco_Regis|registers~2067_combout ;
wire \FD|Banco_Regis|registers~883_q ;
wire \FD|Banco_Regis|registers~1011_q ;
wire \FD|Banco_Regis|registers~627feeder_combout ;
wire \FD|Banco_Regis|registers~627_q ;
wire \FD|Banco_Regis|registers~755_q ;
wire \FD|Banco_Regis|registers~2064_combout ;
wire \FD|Banco_Regis|registers~2065_combout ;
wire \FD|Banco_Regis|registers~2068_combout ;
wire \FD|Banco_Regis|registers~1043feeder_combout ;
wire \FD|Banco_Regis|registers~1043_q ;
wire \FD|Banco_Regis|registers~915feeder_combout ;
wire \FD|Banco_Regis|registers~915_q ;
wire \FD|Banco_Regis|registers~659_q ;
wire \FD|Banco_Regis|registers~2069_combout ;
wire \FD|Banco_Regis|registers~2070_combout ;
wire \FD|Banco_Regis|registers~2071_combout ;
wire \FD|Banco_Regis|registers~531feeder_combout ;
wire \FD|Banco_Regis|registers~531_q ;
wire \FD|Banco_Regis|registers~499_q ;
wire \FD|Banco_Regis|registers~467_q ;
wire \FD|Banco_Regis|registers~435_q ;
wire \FD|Banco_Regis|registers~2079_combout ;
wire \FD|Banco_Regis|registers~2080_combout ;
wire \FD|Banco_Regis|registers~275_q ;
wire \FD|Banco_Regis|registers~243_q ;
wire \FD|Banco_Regis|registers~211_q ;
wire \FD|Banco_Regis|registers~179_q ;
wire \FD|Banco_Regis|registers~2072_combout ;
wire \FD|Banco_Regis|registers~2073_combout ;
wire \FD|Banco_Regis|registers~83_q ;
wire \FD|Banco_Regis|registers~147_q ;
wire \FD|Banco_Regis|registers~115_q ;
wire \FD|Banco_Regis|registers~51_q ;
wire \FD|Banco_Regis|registers~2076_combout ;
wire \FD|Banco_Regis|registers~2077_combout ;
wire \FD|Banco_Regis|registers~339_q ;
wire \FD|Banco_Regis|registers~403_q ;
wire \FD|Banco_Regis|registers~371_q ;
wire \FD|Banco_Regis|registers~307_q ;
wire \FD|Banco_Regis|registers~2074_combout ;
wire \FD|Banco_Regis|registers~2075_combout ;
wire \FD|Banco_Regis|registers~2078_combout ;
wire \FD|Banco_Regis|registers~2081_combout ;
wire \FD|Banco_Regis|DadoLidoReg1[13]~18_combout ;
wire \FD|ALU|somaSub[12]~25 ;
wire \FD|ALU|somaSub[13]~27 ;
wire \FD|ALU|somaSub[14]~29 ;
wire \FD|ALU|somaSub[15]~30_combout ;
wire \FD|ALU|opmux|X[15]~33_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[41]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[42]~feeder_combout ;
wire \FD|Banco_Regis|registers~1014_q ;
wire \FD|Banco_Regis|registers~758_q ;
wire \FD|Banco_Regis|registers~630feeder_combout ;
wire \FD|Banco_Regis|registers~630_q ;
wire \FD|Banco_Regis|registers~886_q ;
wire \FD|Banco_Regis|registers~2002_combout ;
wire \FD|Banco_Regis|registers~2003_combout ;
wire \FD|Banco_Regis|registers~1046_q ;
wire \FD|Banco_Regis|registers~918feeder_combout ;
wire \FD|Banco_Regis|registers~918_q ;
wire \FD|Banco_Regis|registers~790_q ;
wire \FD|Banco_Regis|registers~662_q ;
wire \FD|Banco_Regis|registers~2009_combout ;
wire \FD|Banco_Regis|registers~2010_combout ;
wire \FD|Banco_Regis|registers~854feeder_combout ;
wire \FD|Banco_Regis|registers~854_q ;
wire \FD|Banco_Regis|registers~982_q ;
wire \FD|Banco_Regis|registers~598feeder_combout ;
wire \FD|Banco_Regis|registers~598_q ;
wire \FD|Banco_Regis|registers~726_q ;
wire \FD|Banco_Regis|registers~2004_combout ;
wire \FD|Banco_Regis|registers~2005_combout ;
wire \FD|Banco_Regis|registers~566feeder_combout ;
wire \FD|Banco_Regis|registers~566_q ;
wire \FD|Banco_Regis|registers~822_q ;
wire \FD|Banco_Regis|registers~2006_combout ;
wire \FD|Banco_Regis|registers~694_q ;
wire \FD|Banco_Regis|registers~950_q ;
wire \FD|Banco_Regis|registers~2007_combout ;
wire \FD|Banco_Regis|registers~2008_combout ;
wire \FD|Banco_Regis|registers~2011_combout ;
wire \FD|Banco_Regis|registers~406_q ;
wire \FD|Banco_Regis|registers~374_q ;
wire \FD|Banco_Regis|registers~342_q ;
wire \FD|Banco_Regis|registers~310_q ;
wire \FD|Banco_Regis|registers~2012_combout ;
wire \FD|Banco_Regis|registers~2013_combout ;
wire \FD|Banco_Regis|registers~534feeder_combout ;
wire \FD|Banco_Regis|registers~534_q ;
wire \FD|Banco_Regis|registers~502_q ;
wire \FD|Banco_Regis|registers~438_q ;
wire \FD|Banco_Regis|registers~2019_combout ;
wire \FD|Banco_Regis|registers~2020_combout ;
wire \FD|Banco_Regis|registers~118_q ;
wire \FD|Banco_Regis|registers~150_q ;
wire \FD|Banco_Regis|registers~86_q ;
wire \FD|Banco_Regis|registers~54_q ;
wire \FD|Banco_Regis|registers~2016_combout ;
wire \FD|Banco_Regis|registers~2017_combout ;
wire \FD|Banco_Regis|registers~214feeder_combout ;
wire \FD|Banco_Regis|registers~214_q ;
wire \FD|Banco_Regis|registers~182feeder_combout ;
wire \FD|Banco_Regis|registers~182_q ;
wire \FD|Banco_Regis|registers~246_q ;
wire \FD|Banco_Regis|registers~2014_combout ;
wire \FD|Banco_Regis|registers~278_q ;
wire \FD|Banco_Regis|registers~2015_combout ;
wire \FD|Banco_Regis|registers~2018_combout ;
wire \FD|Banco_Regis|registers~2021_combout ;
wire \FD|Banco_Regis|DadoLidoReg1[16]~15_combout ;
wire \FD|muxAntesULA|X[16]~15_combout ;
wire \FD|ALU|Bnot|Add0~32 ;
wire \FD|ALU|Bnot|Add0~33_combout ;
wire \FD|ALU|opmux|X[16]~30_combout ;
wire \FD|ALU|somaSub[15]~31 ;
wire \FD|ALU|somaSub[16]~32_combout ;
wire \FD|ALU|opmux|X[16]~31_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[45]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[46]~feeder_combout ;
wire \FD|Banco_Regis|registers~344_q ;
wire \FD|Banco_Regis|registers~312_q ;
wire \FD|Banco_Regis|registers~1972_combout ;
wire \FD|Banco_Regis|registers~376_q ;
wire \FD|Banco_Regis|registers~408_q ;
wire \FD|Banco_Regis|registers~1973_combout ;
wire \FD|Banco_Regis|registers~472_q ;
wire \FD|Banco_Regis|registers~440feeder_combout ;
wire \FD|Banco_Regis|registers~440_q ;
wire \FD|Banco_Regis|registers~504_q ;
wire \FD|Banco_Regis|registers~1979_combout ;
wire \FD|Banco_Regis|registers~1980_combout ;
wire \FD|Banco_Regis|registers~120_q ;
wire \FD|Banco_Regis|registers~152_q ;
wire \FD|Banco_Regis|registers~56feeder_combout ;
wire \FD|Banco_Regis|registers~56_q ;
wire \FD|Banco_Regis|registers~88feeder_combout ;
wire \FD|Banco_Regis|registers~88_q ;
wire \FD|Banco_Regis|registers~1976_combout ;
wire \FD|Banco_Regis|registers~1977_combout ;
wire \FD|Banco_Regis|registers~216_q ;
wire \FD|Banco_Regis|registers~280_q ;
wire \FD|Banco_Regis|registers~248_q ;
wire \FD|Banco_Regis|registers~184_q ;
wire \FD|Banco_Regis|registers~1974_combout ;
wire \FD|Banco_Regis|registers~1975_combout ;
wire \FD|Banco_Regis|registers~1978_combout ;
wire \FD|Banco_Regis|registers~1981_combout ;
wire \FD|Banco_Regis|registers~1048_q ;
wire \FD|Banco_Regis|registers~920_q ;
wire \FD|Banco_Regis|registers~792feeder_combout ;
wire \FD|Banco_Regis|registers~792_q ;
wire \FD|Banco_Regis|registers~664feeder_combout ;
wire \FD|Banco_Regis|registers~664_q ;
wire \FD|Banco_Regis|registers~1969_combout ;
wire \FD|Banco_Regis|registers~1970_combout ;
wire \FD|Banco_Regis|registers~888_q ;
wire \FD|Banco_Regis|registers~632_q ;
wire \FD|Banco_Regis|registers~1962_combout ;
wire \FD|Banco_Regis|registers~1016_q ;
wire \FD|Banco_Regis|registers~760_q ;
wire \FD|Banco_Regis|registers~1963_combout ;
wire \FD|Banco_Regis|registers~856_q ;
wire \FD|Banco_Regis|registers~984_q ;
wire \FD|Banco_Regis|registers~728_q ;
wire \FD|Banco_Regis|registers~600_q ;
wire \FD|Banco_Regis|registers~1964_combout ;
wire \FD|Banco_Regis|registers~1965_combout ;
wire \FD|Banco_Regis|registers~696_q ;
wire \FD|Banco_Regis|registers~952_q ;
wire \FD|Banco_Regis|registers~824feeder_combout ;
wire \FD|Banco_Regis|registers~824_q ;
wire \FD|Banco_Regis|registers~568_q ;
wire \FD|Banco_Regis|registers~1966_combout ;
wire \FD|Banco_Regis|registers~1967_combout ;
wire \FD|Banco_Regis|registers~1968_combout ;
wire \FD|Banco_Regis|registers~1971_combout ;
wire \FD|Banco_Regis|DadoLidoReg1[18]~13_combout ;
wire \FD|muxAntesULA|X[18]~13_combout ;
wire \FD|muxAntesULA|X[17]~14_combout ;
wire \FD|ALU|Bnot|Add0~34 ;
wire \FD|ALU|Bnot|Add0~36 ;
wire \FD|ALU|Bnot|Add0~37_combout ;
wire \FD|ALU|Bnot|Add0~35_combout ;
wire \FD|Banco_Regis|registers~1047feeder_combout ;
wire \FD|Banco_Regis|registers~1047_q ;
wire \FD|Banco_Regis|registers~919feeder_combout ;
wire \FD|Banco_Regis|registers~919_q ;
wire \FD|Banco_Regis|registers~663_q ;
wire \FD|Banco_Regis|registers~1989_combout ;
wire \FD|Banco_Regis|registers~791_q ;
wire \FD|Banco_Regis|registers~1990_combout ;
wire \FD|Banco_Regis|registers~983_q ;
wire \FD|Banco_Regis|registers~855_q ;
wire \FD|Banco_Regis|registers~599feeder_combout ;
wire \FD|Banco_Regis|registers~599_q ;
wire \FD|Banco_Regis|registers~1982_combout ;
wire \FD|Banco_Regis|registers~727_q ;
wire \FD|Banco_Regis|registers~1983_combout ;
wire \FD|Banco_Regis|registers~823_q ;
wire \FD|Banco_Regis|registers~951_q ;
wire \FD|Banco_Regis|registers~695_q ;
wire \FD|Banco_Regis|registers~567_q ;
wire \FD|Banco_Regis|registers~1986_combout ;
wire \FD|Banco_Regis|registers~1987_combout ;
wire \FD|Banco_Regis|registers~887_q ;
wire \FD|Banco_Regis|registers~1015_q ;
wire \FD|Banco_Regis|registers~759_q ;
wire \FD|Banco_Regis|registers~631_q ;
wire \FD|Banco_Regis|registers~1984_combout ;
wire \FD|Banco_Regis|registers~1985_combout ;
wire \FD|Banco_Regis|registers~1988_combout ;
wire \FD|Banco_Regis|registers~1991_combout ;
wire \FD|Banco_Regis|registers~535_q ;
wire \FD|Banco_Regis|registers~471_q ;
wire \FD|Banco_Regis|registers~439_q ;
wire \FD|Banco_Regis|registers~1999_combout ;
wire \FD|Banco_Regis|registers~2000_combout ;
wire \FD|Banco_Regis|registers~247feeder_combout ;
wire \FD|Banco_Regis|registers~247_q ;
wire \FD|Banco_Regis|registers~279_q ;
wire \FD|Banco_Regis|registers~183feeder_combout ;
wire \FD|Banco_Regis|registers~183_q ;
wire \FD|Banco_Regis|registers~215_q ;
wire \FD|Banco_Regis|registers~1992_combout ;
wire \FD|Banco_Regis|registers~1993_combout ;
wire \FD|Banco_Regis|registers~343_q ;
wire \FD|Banco_Regis|registers~407_q ;
wire \FD|Banco_Regis|registers~375_q ;
wire \FD|Banco_Regis|registers~311_q ;
wire \FD|Banco_Regis|registers~1994_combout ;
wire \FD|Banco_Regis|registers~1995_combout ;
wire \FD|Banco_Regis|registers~87_q ;
wire \FD|Banco_Regis|registers~119_q ;
wire \FD|Banco_Regis|registers~55_q ;
wire \FD|Banco_Regis|registers~1996_combout ;
wire \FD|Banco_Regis|registers~151feeder_combout ;
wire \FD|Banco_Regis|registers~151_q ;
wire \FD|Banco_Regis|registers~1997_combout ;
wire \FD|Banco_Regis|registers~1998_combout ;
wire \FD|Banco_Regis|registers~2001_combout ;
wire \FD|Banco_Regis|DadoLidoReg1[17]~14_combout ;
wire \FD|ALU|somaSub[16]~33 ;
wire \FD|ALU|somaSub[17]~35 ;
wire \FD|ALU|somaSub[18]~36_combout ;
wire \FD|ALU|opmux|X[18]~26_combout ;
wire \FD|ALU|opmux|X[18]~27_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[47]~feeder_combout ;
wire \FD|Banco_Regis|registers~1049_q ;
wire \FD|Banco_Regis|registers~793_q ;
wire \FD|Banco_Regis|registers~921_q ;
wire \FD|Banco_Regis|registers~665_q ;
wire \FD|Banco_Regis|registers~1949_combout ;
wire \FD|Banco_Regis|registers~1950_combout ;
wire \FD|Banco_Regis|registers~857_q ;
wire \FD|Banco_Regis|registers~601_q ;
wire \FD|Banco_Regis|registers~1942_combout ;
wire \FD|Banco_Regis|registers~985_q ;
wire \FD|Banco_Regis|registers~729_q ;
wire \FD|Banco_Regis|registers~1943_combout ;
wire \FD|Banco_Regis|registers~889_q ;
wire \FD|Banco_Regis|registers~1017_q ;
wire \FD|Banco_Regis|registers~761_q ;
wire \FD|Banco_Regis|registers~633_q ;
wire \FD|Banco_Regis|registers~1944_combout ;
wire \FD|Banco_Regis|registers~1945_combout ;
wire \FD|Banco_Regis|registers~825_q ;
wire \FD|Banco_Regis|registers~953_q ;
wire \FD|Banco_Regis|registers~697_q ;
wire \FD|Banco_Regis|registers~569_q ;
wire \FD|Banco_Regis|registers~1946_combout ;
wire \FD|Banco_Regis|registers~1947_combout ;
wire \FD|Banco_Regis|registers~1948_combout ;
wire \FD|Banco_Regis|registers~1951_combout ;
wire \FD|Banco_Regis|registers~281_q ;
wire \FD|Banco_Regis|registers~217_q ;
wire \FD|Banco_Regis|registers~185_q ;
wire \FD|Banco_Regis|registers~1952_combout ;
wire \FD|Banco_Regis|registers~1953_combout ;
wire \FD|Banco_Regis|registers~537feeder_combout ;
wire \FD|Banco_Regis|registers~537_q ;
wire \FD|Banco_Regis|registers~505_q ;
wire \FD|Banco_Regis|registers~473_q ;
wire \FD|Banco_Regis|registers~441_q ;
wire \FD|Banco_Regis|registers~1959_combout ;
wire \FD|Banco_Regis|registers~1960_combout ;
wire \FD|Banco_Regis|registers~345feeder_combout ;
wire \FD|Banco_Regis|registers~345_q ;
wire \FD|Banco_Regis|registers~409feeder_combout ;
wire \FD|Banco_Regis|registers~409_q ;
wire \FD|Banco_Regis|registers~313feeder_combout ;
wire \FD|Banco_Regis|registers~313_q ;
wire \FD|Banco_Regis|registers~377feeder_combout ;
wire \FD|Banco_Regis|registers~377_q ;
wire \FD|Banco_Regis|registers~1954_combout ;
wire \FD|Banco_Regis|registers~1955_combout ;
wire \FD|Banco_Regis|registers~89feeder_combout ;
wire \FD|Banco_Regis|registers~89_q ;
wire \FD|Banco_Regis|registers~153_q ;
wire \FD|Banco_Regis|registers~121_q ;
wire \FD|Banco_Regis|registers~57_q ;
wire \FD|Banco_Regis|registers~1956_combout ;
wire \FD|Banco_Regis|registers~1957_combout ;
wire \FD|Banco_Regis|registers~1958_combout ;
wire \FD|Banco_Regis|registers~1961_combout ;
wire \FD|Banco_Regis|DadoLidoReg1[19]~12_combout ;
wire \FD|muxAntesULA|X[19]~12_combout ;
wire \FD|ALU|Bnot|Add0~38 ;
wire \FD|ALU|Bnot|Add0~39_combout ;
wire \FD|ALU|opmux|X[19]~24_combout ;
wire \FD|ALU|somaSub[18]~37 ;
wire \FD|ALU|somaSub[19]~38_combout ;
wire \FD|ALU|opmux|X[19]~25_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[50]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[49]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[54]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[53]~feeder_combout ;
wire \FD|Banco_Regis|registers~540feeder_combout ;
wire \FD|Banco_Regis|registers~540_q ;
wire \FD|Banco_Regis|registers~476_q ;
wire \FD|Banco_Regis|registers~508feeder_combout ;
wire \FD|Banco_Regis|registers~508_q ;
wire \FD|Banco_Regis|registers~444_q ;
wire \FD|Banco_Regis|registers~1899_combout ;
wire \FD|Banco_Regis|registers~1900_combout ;
wire \FD|Banco_Regis|registers~412_q ;
wire \FD|Banco_Regis|registers~380_q ;
wire \FD|Banco_Regis|registers~348_q ;
wire \FD|Banco_Regis|registers~316_q ;
wire \FD|Banco_Regis|registers~1892_combout ;
wire \FD|Banco_Regis|registers~1893_combout ;
wire \FD|Banco_Regis|registers~124_q ;
wire \FD|Banco_Regis|registers~156feeder_combout ;
wire \FD|Banco_Regis|registers~156_q ;
wire \FD|Banco_Regis|registers~92_q ;
wire \FD|Banco_Regis|registers~60_q ;
wire \FD|Banco_Regis|registers~1896_combout ;
wire \FD|Banco_Regis|registers~1897_combout ;
wire \FD|Banco_Regis|registers~284feeder_combout ;
wire \FD|Banco_Regis|registers~284_q ;
wire \FD|Banco_Regis|registers~220_q ;
wire \FD|Banco_Regis|registers~188feeder_combout ;
wire \FD|Banco_Regis|registers~188_q ;
wire \FD|Banco_Regis|registers~252_q ;
wire \FD|Banco_Regis|registers~1894_combout ;
wire \FD|Banco_Regis|registers~1895_combout ;
wire \FD|Banco_Regis|registers~1898_combout ;
wire \FD|Banco_Regis|registers~1901_combout ;
wire \FD|Banco_Regis|registers~1020_q ;
wire \FD|Banco_Regis|registers~764_q ;
wire \FD|Banco_Regis|registers~892_q ;
wire \FD|Banco_Regis|registers~636_q ;
wire \FD|Banco_Regis|registers~1882_combout ;
wire \FD|Banco_Regis|registers~1883_combout ;
wire \FD|Banco_Regis|registers~1052_q ;
wire \FD|Banco_Regis|registers~924_q ;
wire \FD|Banco_Regis|registers~796_q ;
wire \FD|Banco_Regis|registers~1889_combout ;
wire \FD|Banco_Regis|registers~1890_combout ;
wire \FD|Banco_Regis|registers~860_q ;
wire \FD|Banco_Regis|registers~988_q ;
wire \FD|Banco_Regis|registers~732_q ;
wire \FD|Banco_Regis|registers~604_q ;
wire \FD|Banco_Regis|registers~1884_combout ;
wire \FD|Banco_Regis|registers~1885_combout ;
wire \FD|Banco_Regis|registers~700_q ;
wire \FD|Banco_Regis|registers~956_q ;
wire \FD|Banco_Regis|registers~828_q ;
wire \FD|Banco_Regis|registers~572_q ;
wire \FD|Banco_Regis|registers~1886_combout ;
wire \FD|Banco_Regis|registers~1887_combout ;
wire \FD|Banco_Regis|registers~1888_combout ;
wire \FD|Banco_Regis|registers~1891_combout ;
wire \FD|Banco_Regis|DadoLidoReg1[22]~9_combout ;
wire \FD|muxAntesULA|X[22]~9_combout ;
wire \FD|muxAntesULA|X[21]~10_combout ;
wire \FD|muxAntesULA|X[20]~11_combout ;
wire \FD|ALU|Bnot|Add0~40 ;
wire \FD|ALU|Bnot|Add0~42 ;
wire \FD|ALU|Bnot|Add0~44 ;
wire \FD|ALU|Bnot|Add0~45_combout ;
wire \FD|ALU|opmux|X[22]~18_combout ;
wire \FD|ALU|Bnot|Add0~43_combout ;
wire \FD|Banco_Regis|registers~987_q ;
wire \FD|Banco_Regis|registers~731_q ;
wire \FD|Banco_Regis|registers~859_q ;
wire \FD|Banco_Regis|registers~603_q ;
wire \FD|Banco_Regis|registers~1902_combout ;
wire \FD|Banco_Regis|registers~1903_combout ;
wire \FD|Banco_Regis|registers~1051_q ;
wire \FD|Banco_Regis|registers~795_q ;
wire \FD|Banco_Regis|registers~923_q ;
wire \FD|Banco_Regis|registers~667_q ;
wire \FD|Banco_Regis|registers~1909_combout ;
wire \FD|Banco_Regis|registers~1910_combout ;
wire \FD|Banco_Regis|registers~827_q ;
wire \FD|Banco_Regis|registers~955_q ;
wire \FD|Banco_Regis|registers~699_q ;
wire \FD|Banco_Regis|registers~571_q ;
wire \FD|Banco_Regis|registers~1906_combout ;
wire \FD|Banco_Regis|registers~1907_combout ;
wire \FD|Banco_Regis|registers~1019feeder_combout ;
wire \FD|Banco_Regis|registers~1019_q ;
wire \FD|Banco_Regis|registers~891_q ;
wire \FD|Banco_Regis|registers~763_q ;
wire \FD|Banco_Regis|registers~635_q ;
wire \FD|Banco_Regis|registers~1904_combout ;
wire \FD|Banco_Regis|registers~1905_combout ;
wire \FD|Banco_Regis|registers~1908_combout ;
wire \FD|Banco_Regis|registers~1911_combout ;
wire \FD|Banco_Regis|registers~283_q ;
wire \FD|Banco_Regis|registers~187feeder_combout ;
wire \FD|Banco_Regis|registers~187_q ;
wire \FD|Banco_Regis|registers~219_q ;
wire \FD|Banco_Regis|registers~1912_combout ;
wire \FD|Banco_Regis|registers~1913_combout ;
wire \FD|Banco_Regis|registers~539_q ;
wire \FD|Banco_Regis|registers~507_q ;
wire \FD|Banco_Regis|registers~475_q ;
wire \FD|Banco_Regis|registers~443_q ;
wire \FD|Banco_Regis|registers~1919_combout ;
wire \FD|Banco_Regis|registers~1920_combout ;
wire \FD|Banco_Regis|registers~155feeder_combout ;
wire \FD|Banco_Regis|registers~155_q ;
wire \FD|Banco_Regis|registers~123feeder_combout ;
wire \FD|Banco_Regis|registers~123_q ;
wire \FD|Banco_Regis|registers~59_q ;
wire \FD|Banco_Regis|registers~1916_combout ;
wire \FD|Banco_Regis|registers~91_q ;
wire \FD|Banco_Regis|registers~1917_combout ;
wire \FD|Banco_Regis|registers~347_q ;
wire \FD|Banco_Regis|registers~411_q ;
wire \FD|Banco_Regis|registers~379_q ;
wire \FD|Banco_Regis|registers~315_q ;
wire \FD|Banco_Regis|registers~1914_combout ;
wire \FD|Banco_Regis|registers~1915_combout ;
wire \FD|Banco_Regis|registers~1918_combout ;
wire \FD|Banco_Regis|registers~1921_combout ;
wire \FD|Banco_Regis|DadoLidoReg1[21]~10_combout ;
wire \FD|ALU|Bnot|Add0~41_combout ;
wire \FD|Banco_Regis|registers~410_q ;
wire \FD|Banco_Regis|registers~378_q ;
wire \FD|Banco_Regis|registers~346_q ;
wire \FD|Banco_Regis|registers~314_q ;
wire \FD|Banco_Regis|registers~1932_combout ;
wire \FD|Banco_Regis|registers~1933_combout ;
wire \FD|Banco_Regis|registers~474_q ;
wire \FD|Banco_Regis|registers~506_q ;
wire \FD|Banco_Regis|registers~442_q ;
wire \FD|Banco_Regis|registers~1939_combout ;
wire \FD|Banco_Regis|registers~1940_combout ;
wire \FD|Banco_Regis|registers~218_q ;
wire \FD|Banco_Regis|registers~282_q ;
wire \FD|Banco_Regis|registers~250_q ;
wire \FD|Banco_Regis|registers~186_q ;
wire \FD|Banco_Regis|registers~1934_combout ;
wire \FD|Banco_Regis|registers~1935_combout ;
wire \FD|Banco_Regis|registers~122_q ;
wire \FD|Banco_Regis|registers~154_q ;
wire \FD|Banco_Regis|registers~90_q ;
wire \FD|Banco_Regis|registers~58_q ;
wire \FD|Banco_Regis|registers~1936_combout ;
wire \FD|Banco_Regis|registers~1937_combout ;
wire \FD|Banco_Regis|registers~1938_combout ;
wire \FD|Banco_Regis|registers~1941_combout ;
wire \FD|Banco_Regis|registers~1018_q ;
wire \FD|Banco_Regis|registers~762_q ;
wire \FD|Banco_Regis|registers~890_q ;
wire \FD|Banco_Regis|registers~634_q ;
wire \FD|Banco_Regis|registers~1922_combout ;
wire \FD|Banco_Regis|registers~1923_combout ;
wire \FD|Banco_Regis|registers~1050_q ;
wire \FD|Banco_Regis|registers~922_q ;
wire \FD|Banco_Regis|registers~794_q ;
wire \FD|Banco_Regis|registers~666_q ;
wire \FD|Banco_Regis|registers~1929_combout ;
wire \FD|Banco_Regis|registers~1930_combout ;
wire \FD|Banco_Regis|registers~858_q ;
wire \FD|Banco_Regis|registers~986_q ;
wire \FD|Banco_Regis|registers~730_q ;
wire \FD|Banco_Regis|registers~602_q ;
wire \FD|Banco_Regis|registers~1924_combout ;
wire \FD|Banco_Regis|registers~1925_combout ;
wire \FD|Banco_Regis|registers~698feeder_combout ;
wire \FD|Banco_Regis|registers~698_q ;
wire \FD|Banco_Regis|registers~954_q ;
wire \FD|Banco_Regis|registers~826_q ;
wire \FD|Banco_Regis|registers~570_q ;
wire \FD|Banco_Regis|registers~1926_combout ;
wire \FD|Banco_Regis|registers~1927_combout ;
wire \FD|Banco_Regis|registers~1928_combout ;
wire \FD|Banco_Regis|registers~1931_combout ;
wire \FD|Banco_Regis|DadoLidoReg1[20]~11_combout ;
wire \FD|ALU|somaSub[19]~39 ;
wire \FD|ALU|somaSub[20]~41 ;
wire \FD|ALU|somaSub[21]~43 ;
wire \FD|ALU|somaSub[22]~44_combout ;
wire \FD|ALU|opmux|X[22]~19_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[56]~feeder_combout ;
wire \FD|muxAntesULA|X[23]~8_combout ;
wire \FD|ALU|Bnot|Add0~46 ;
wire \FD|ALU|Bnot|Add0~47_combout ;
wire \FD|Banco_Regis|registers~989_q ;
wire \FD|Banco_Regis|registers~605feeder_combout ;
wire \FD|Banco_Regis|registers~605_q ;
wire \FD|Banco_Regis|registers~861_q ;
wire \FD|Banco_Regis|registers~1862_combout ;
wire \FD|Banco_Regis|registers~733_q ;
wire \FD|Banco_Regis|registers~1863_combout ;
wire \FD|Banco_Regis|registers~669feeder_combout ;
wire \FD|Banco_Regis|registers~669_q ;
wire \FD|Banco_Regis|registers~925_q ;
wire \FD|Banco_Regis|registers~1869_combout ;
wire \FD|Banco_Regis|registers~1053_q ;
wire \FD|Banco_Regis|registers~797_q ;
wire \FD|Banco_Regis|registers~1870_combout ;
wire \FD|Banco_Regis|registers~829_q ;
wire \FD|Banco_Regis|registers~701_q ;
wire \FD|Banco_Regis|registers~573_q ;
wire \FD|Banco_Regis|registers~1866_combout ;
wire \FD|Banco_Regis|registers~957_q ;
wire \FD|Banco_Regis|registers~1867_combout ;
wire \FD|Banco_Regis|registers~893_q ;
wire \FD|Banco_Regis|registers~1021feeder_combout ;
wire \FD|Banco_Regis|registers~1021_q ;
wire \FD|Banco_Regis|registers~765_q ;
wire \FD|Banco_Regis|registers~637_q ;
wire \FD|Banco_Regis|registers~1864_combout ;
wire \FD|Banco_Regis|registers~1865_combout ;
wire \FD|Banco_Regis|registers~1868_combout ;
wire \FD|Banco_Regis|registers~1871_combout ;
wire \FD|Banco_Regis|registers~285_q ;
wire \FD|Banco_Regis|registers~253_q ;
wire \FD|Banco_Regis|registers~189feeder_combout ;
wire \FD|Banco_Regis|registers~189_q ;
wire \FD|Banco_Regis|registers~221_q ;
wire \FD|Banco_Regis|registers~1872_combout ;
wire \FD|Banco_Regis|registers~1873_combout ;
wire \FD|Banco_Regis|registers~509feeder_combout ;
wire \FD|Banco_Regis|registers~509_q ;
wire \FD|Banco_Regis|registers~477_q ;
wire \FD|Banco_Regis|registers~445_q ;
wire \FD|Banco_Regis|registers~1879_combout ;
wire \FD|Banco_Regis|registers~1880_combout ;
wire \FD|Banco_Regis|registers~93_q ;
wire \FD|Banco_Regis|registers~125_q ;
wire \FD|Banco_Regis|registers~61_q ;
wire \FD|Banco_Regis|registers~1876_combout ;
wire \FD|Banco_Regis|registers~157feeder_combout ;
wire \FD|Banco_Regis|registers~157_q ;
wire \FD|Banco_Regis|registers~1877_combout ;
wire \FD|Banco_Regis|registers~349_q ;
wire \FD|Banco_Regis|registers~413_q ;
wire \FD|Banco_Regis|registers~381_q ;
wire \FD|Banco_Regis|registers~317_q ;
wire \FD|Banco_Regis|registers~1874_combout ;
wire \FD|Banco_Regis|registers~1875_combout ;
wire \FD|Banco_Regis|registers~1878_combout ;
wire \FD|Banco_Regis|registers~1881_combout ;
wire \FD|Banco_Regis|DadoLidoReg1[23]~8_combout ;
wire \FD|ALU|somaSub[22]~45 ;
wire \FD|ALU|somaSub[23]~46_combout ;
wire \FD|ALU|opmux|X[23]~16_combout ;
wire \FD|ALU|opmux|X[23]~17_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[58]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[60]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[61]~feeder_combout ;
wire \FD|Banco_Regis|registers~928feeder_combout ;
wire \FD|Banco_Regis|registers~928_q ;
wire \FD|Banco_Regis|registers~1056_q ;
wire \FD|Banco_Regis|registers~800_q ;
wire \FD|Banco_Regis|registers~672_q ;
wire \FD|Banco_Regis|registers~1809_combout ;
wire \FD|Banco_Regis|registers~1810_combout ;
wire \FD|Banco_Regis|registers~1024_q ;
wire \FD|Banco_Regis|registers~896_q ;
wire \FD|Banco_Regis|registers~640_q ;
wire \FD|Banco_Regis|registers~1802_combout ;
wire \FD|Banco_Regis|registers~1803_combout ;
wire \FD|Banco_Regis|registers~864_q ;
wire \FD|Banco_Regis|registers~992_q ;
wire \FD|Banco_Regis|registers~736_q ;
wire \FD|Banco_Regis|registers~608_q ;
wire \FD|Banco_Regis|registers~1804_combout ;
wire \FD|Banco_Regis|registers~1805_combout ;
wire \FD|Banco_Regis|registers~704_q ;
wire \FD|Banco_Regis|registers~960_q ;
wire \FD|Banco_Regis|registers~832_q ;
wire \FD|Banco_Regis|registers~576_q ;
wire \FD|Banco_Regis|registers~1806_combout ;
wire \FD|Banco_Regis|registers~1807_combout ;
wire \FD|Banco_Regis|registers~1808_combout ;
wire \FD|Banco_Regis|registers~1811_combout ;
wire \FD|Banco_Regis|registers~544feeder_combout ;
wire \FD|Banco_Regis|registers~544_q ;
wire \FD|Banco_Regis|registers~480_q ;
wire \FD|Banco_Regis|registers~512_q ;
wire \FD|Banco_Regis|registers~448feeder_combout ;
wire \FD|Banco_Regis|registers~448_q ;
wire \FD|Banco_Regis|registers~1819_combout ;
wire \FD|Banco_Regis|registers~1820_combout ;
wire \FD|Banco_Regis|registers~416_q ;
wire \FD|Banco_Regis|registers~384_q ;
wire \FD|Banco_Regis|registers~352_q ;
wire \FD|Banco_Regis|registers~320_q ;
wire \FD|Banco_Regis|registers~1812_combout ;
wire \FD|Banco_Regis|registers~1813_combout ;
wire \FD|Banco_Regis|registers~128_q ;
wire \FD|Banco_Regis|registers~160_q ;
wire \FD|Banco_Regis|registers~96_q ;
wire \FD|Banco_Regis|registers~64_q ;
wire \FD|Banco_Regis|registers~1816_combout ;
wire \FD|Banco_Regis|registers~1817_combout ;
wire \FD|Banco_Regis|registers~224_q ;
wire \FD|Banco_Regis|registers~288_q ;
wire \FD|Banco_Regis|registers~256_q ;
wire \FD|Banco_Regis|registers~192_q ;
wire \FD|Banco_Regis|registers~1814_combout ;
wire \FD|Banco_Regis|registers~1815_combout ;
wire \FD|Banco_Regis|registers~1818_combout ;
wire \FD|Banco_Regis|registers~1821_combout ;
wire \FD|Banco_Regis|DadoLidoReg1[26]~5_combout ;
wire \FD|muxAntesULA|X[26]~5_combout ;
wire \FD|muxAntesULA|X[25]~6_combout ;
wire \FD|muxAntesULA|X[24]~7_combout ;
wire \FD|ALU|Bnot|Add0~48 ;
wire \FD|ALU|Bnot|Add0~50 ;
wire \FD|ALU|Bnot|Add0~52 ;
wire \FD|ALU|Bnot|Add0~53_combout ;
wire \FD|ALU|opmux|X[26]~10_combout ;
wire \FD|Banco_Regis|registers~543_q ;
wire \FD|Banco_Regis|registers~511_q ;
wire \FD|Banco_Regis|registers~479_q ;
wire \FD|Banco_Regis|registers~447_q ;
wire \FD|Banco_Regis|registers~1839_combout ;
wire \FD|Banco_Regis|registers~1840_combout ;
wire \FD|Banco_Regis|registers~287_q ;
wire \FD|Banco_Regis|registers~223_q ;
wire \FD|Banco_Regis|registers~191_q ;
wire \FD|Banco_Regis|registers~1832_combout ;
wire \FD|Banco_Regis|registers~1833_combout ;
wire \FD|Banco_Regis|registers~351_q ;
wire \FD|Banco_Regis|registers~415_q ;
wire \FD|Banco_Regis|registers~383_q ;
wire \FD|Banco_Regis|registers~319_q ;
wire \FD|Banco_Regis|registers~1834_combout ;
wire \FD|Banco_Regis|registers~1835_combout ;
wire \FD|Banco_Regis|registers~95_q ;
wire \FD|Banco_Regis|registers~159_q ;
wire \FD|Banco_Regis|registers~127feeder_combout ;
wire \FD|Banco_Regis|registers~127_q ;
wire \FD|Banco_Regis|registers~63_q ;
wire \FD|Banco_Regis|registers~1836_combout ;
wire \FD|Banco_Regis|registers~1837_combout ;
wire \FD|Banco_Regis|registers~1838_combout ;
wire \FD|Banco_Regis|registers~1841_combout ;
wire \FD|Banco_Regis|registers~831_q ;
wire \FD|Banco_Regis|registers~959_q ;
wire \FD|Banco_Regis|registers~703_q ;
wire \FD|Banco_Regis|registers~575_q ;
wire \FD|Banco_Regis|registers~1826_combout ;
wire \FD|Banco_Regis|registers~1827_combout ;
wire \FD|Banco_Regis|registers~1023feeder_combout ;
wire \FD|Banco_Regis|registers~1023_q ;
wire \FD|Banco_Regis|registers~895_q ;
wire \FD|Banco_Regis|registers~767_q ;
wire \FD|Banco_Regis|registers~639_q ;
wire \FD|Banco_Regis|registers~1824_combout ;
wire \FD|Banco_Regis|registers~1825_combout ;
wire \FD|Banco_Regis|registers~1828_combout ;
wire \FD|Banco_Regis|registers~799feeder_combout ;
wire \FD|Banco_Regis|registers~799_q ;
wire \FD|Banco_Regis|registers~1055_q ;
wire \FD|Banco_Regis|registers~927_q ;
wire \FD|Banco_Regis|registers~671feeder_combout ;
wire \FD|Banco_Regis|registers~671_q ;
wire \FD|Banco_Regis|registers~1829_combout ;
wire \FD|Banco_Regis|registers~1830_combout ;
wire \FD|Banco_Regis|registers~991_q ;
wire \FD|Banco_Regis|registers~735_q ;
wire \FD|Banco_Regis|registers~863_q ;
wire \FD|Banco_Regis|registers~607_q ;
wire \FD|Banco_Regis|registers~1822_combout ;
wire \FD|Banco_Regis|registers~1823_combout ;
wire \FD|Banco_Regis|registers~1831_combout ;
wire \FD|Banco_Regis|DadoLidoReg1[25]~6_combout ;
wire \FD|ALU|Bnot|Add0~51_combout ;
wire \FD|ALU|Bnot|Add0~49_combout ;
wire \FD|Banco_Regis|registers~446_q ;
wire \FD|Banco_Regis|registers~510_q ;
wire \FD|Banco_Regis|registers~1859_combout ;
wire \FD|Banco_Regis|registers~542_q ;
wire \FD|Banco_Regis|registers~478_q ;
wire \FD|Banco_Regis|registers~1860_combout ;
wire \FD|Banco_Regis|registers~126_q ;
wire \FD|Banco_Regis|registers~158_q ;
wire \FD|Banco_Regis|registers~94_q ;
wire \FD|Banco_Regis|registers~62_q ;
wire \FD|Banco_Regis|registers~1856_combout ;
wire \FD|Banco_Regis|registers~1857_combout ;
wire \FD|Banco_Regis|registers~222_q ;
wire \FD|Banco_Regis|registers~286_q ;
wire \FD|Banco_Regis|registers~254_q ;
wire \FD|Banco_Regis|registers~190_q ;
wire \FD|Banco_Regis|registers~1854_combout ;
wire \FD|Banco_Regis|registers~1855_combout ;
wire \FD|Banco_Regis|registers~1858_combout ;
wire \FD|Banco_Regis|registers~414_q ;
wire \FD|Banco_Regis|registers~382_q ;
wire \FD|Banco_Regis|registers~350_q ;
wire \FD|Banco_Regis|registers~318_q ;
wire \FD|Banco_Regis|registers~1852_combout ;
wire \FD|Banco_Regis|registers~1853_combout ;
wire \FD|Banco_Regis|registers~1861_combout ;
wire \FD|Banco_Regis|registers~1054_q ;
wire \FD|Banco_Regis|registers~798feeder_combout ;
wire \FD|Banco_Regis|registers~798_q ;
wire \FD|Banco_Regis|registers~670_q ;
wire \FD|Banco_Regis|registers~1849_combout ;
wire \FD|Banco_Regis|registers~1850_combout ;
wire \FD|Banco_Regis|registers~894_q ;
wire \FD|Banco_Regis|registers~638_q ;
wire \FD|Banco_Regis|registers~1842_combout ;
wire \FD|Banco_Regis|registers~1022_q ;
wire \FD|Banco_Regis|registers~766_q ;
wire \FD|Banco_Regis|registers~1843_combout ;
wire \FD|Banco_Regis|registers~862feeder_combout ;
wire \FD|Banco_Regis|registers~862_q ;
wire \FD|Banco_Regis|registers~990_q ;
wire \FD|Banco_Regis|registers~606feeder_combout ;
wire \FD|Banco_Regis|registers~606_q ;
wire \FD|Banco_Regis|registers~734_q ;
wire \FD|Banco_Regis|registers~1844_combout ;
wire \FD|Banco_Regis|registers~1845_combout ;
wire \FD|Banco_Regis|registers~702_q ;
wire \FD|Banco_Regis|registers~958_q ;
wire \FD|Banco_Regis|registers~830feeder_combout ;
wire \FD|Banco_Regis|registers~830_q ;
wire \FD|Banco_Regis|registers~574_q ;
wire \FD|Banco_Regis|registers~1846_combout ;
wire \FD|Banco_Regis|registers~1847_combout ;
wire \FD|Banco_Regis|registers~1848_combout ;
wire \FD|Banco_Regis|registers~1851_combout ;
wire \FD|Banco_Regis|DadoLidoReg1[24]~7_combout ;
wire \FD|ALU|somaSub[23]~47 ;
wire \FD|ALU|somaSub[24]~49 ;
wire \FD|ALU|somaSub[25]~51 ;
wire \FD|ALU|somaSub[26]~52_combout ;
wire \FD|ALU|opmux|X[26]~11_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[63]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[65]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[66]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[68]~feeder_combout ;
wire \FD|muxAntesULA|X[29]~2_combout ;
wire \FD|muxAntesULA|X[28]~3_combout ;
wire \FD|muxAntesULA|X[27]~4_combout ;
wire \FD|ALU|Bnot|Add0~54 ;
wire \FD|ALU|Bnot|Add0~56 ;
wire \FD|ALU|Bnot|Add0~58 ;
wire \FD|ALU|Bnot|Add0~59_combout ;
wire \FD|Banco_Regis|registers~515feeder_combout ;
wire \FD|Banco_Regis|registers~515_q ;
wire \FD|Banco_Regis|registers~547_q ;
wire \FD|Banco_Regis|registers~483_q ;
wire \FD|Banco_Regis|registers~451_q ;
wire \FD|Banco_Regis|registers~1759_combout ;
wire \FD|Banco_Regis|registers~1760_combout ;
wire \FD|Banco_Regis|registers~227_q ;
wire \FD|Banco_Regis|registers~195_q ;
wire \FD|Banco_Regis|registers~1752_combout ;
wire \FD|Banco_Regis|registers~291_q ;
wire \FD|Banco_Regis|registers~259_q ;
wire \FD|Banco_Regis|registers~1753_combout ;
wire \FD|Banco_Regis|registers~163feeder_combout ;
wire \FD|Banco_Regis|registers~163_q ;
wire \FD|Banco_Regis|registers~99_q ;
wire \FD|Banco_Regis|registers~131_q ;
wire \FD|Banco_Regis|registers~67feeder_combout ;
wire \FD|Banco_Regis|registers~67_q ;
wire \FD|Banco_Regis|registers~1756_combout ;
wire \FD|Banco_Regis|registers~1757_combout ;
wire \FD|Banco_Regis|registers~355_q ;
wire \FD|Banco_Regis|registers~419_q ;
wire \FD|Banco_Regis|registers~387_q ;
wire \FD|Banco_Regis|registers~323_q ;
wire \FD|Banco_Regis|registers~1754_combout ;
wire \FD|Banco_Regis|registers~1755_combout ;
wire \FD|Banco_Regis|registers~1758_combout ;
wire \FD|Banco_Regis|registers~1761_combout ;
wire \FD|Banco_Regis|registers~1059_q ;
wire \FD|Banco_Regis|registers~803_q ;
wire \FD|Banco_Regis|registers~931feeder_combout ;
wire \FD|Banco_Regis|registers~931_q ;
wire \FD|Banco_Regis|registers~675_q ;
wire \FD|Banco_Regis|registers~1749_combout ;
wire \FD|Banco_Regis|registers~1750_combout ;
wire \FD|Banco_Regis|registers~995_q ;
wire \FD|Banco_Regis|registers~739_q ;
wire \FD|Banco_Regis|registers~867feeder_combout ;
wire \FD|Banco_Regis|registers~867_q ;
wire \FD|Banco_Regis|registers~611_q ;
wire \FD|Banco_Regis|registers~1742_combout ;
wire \FD|Banco_Regis|registers~1743_combout ;
wire \FD|Banco_Regis|registers~899_q ;
wire \FD|Banco_Regis|registers~1027_q ;
wire \FD|Banco_Regis|registers~771_q ;
wire \FD|Banco_Regis|registers~643_q ;
wire \FD|Banco_Regis|registers~1744_combout ;
wire \FD|Banco_Regis|registers~1745_combout ;
wire \FD|Banco_Regis|registers~707_q ;
wire \FD|Banco_Regis|registers~579_q ;
wire \FD|Banco_Regis|registers~1746_combout ;
wire \FD|Banco_Regis|registers~835_q ;
wire \FD|Banco_Regis|registers~1747_combout ;
wire \FD|Banco_Regis|registers~1748_combout ;
wire \FD|Banco_Regis|registers~1751_combout ;
wire \FD|Banco_Regis|DadoLidoReg1[29]~2_combout ;
wire \FD|Banco_Regis|registers~354_q ;
wire \FD|Banco_Regis|registers~322_q ;
wire \FD|Banco_Regis|registers~1772_combout ;
wire \FD|Banco_Regis|registers~418_q ;
wire \FD|Banco_Regis|registers~386_q ;
wire \FD|Banco_Regis|registers~1773_combout ;
wire \FD|Banco_Regis|registers~226_q ;
wire \FD|Banco_Regis|registers~290feeder_combout ;
wire \FD|Banco_Regis|registers~290_q ;
wire \FD|Banco_Regis|registers~258_q ;
wire \FD|Banco_Regis|registers~194_q ;
wire \FD|Banco_Regis|registers~1774_combout ;
wire \FD|Banco_Regis|registers~1775_combout ;
wire \FD|Banco_Regis|registers~130feeder_combout ;
wire \FD|Banco_Regis|registers~130_q ;
wire \FD|Banco_Regis|registers~98_q ;
wire \FD|Banco_Regis|registers~66_q ;
wire \FD|Banco_Regis|registers~1776_combout ;
wire \FD|Banco_Regis|registers~162feeder_combout ;
wire \FD|Banco_Regis|registers~162_q ;
wire \FD|Banco_Regis|registers~1777_combout ;
wire \FD|Banco_Regis|registers~1778_combout ;
wire \FD|Banco_Regis|registers~546_q ;
wire \FD|Banco_Regis|registers~482_q ;
wire \FD|Banco_Regis|registers~514_q ;
wire \FD|Banco_Regis|registers~450_q ;
wire \FD|Banco_Regis|registers~1779_combout ;
wire \FD|Banco_Regis|registers~1780_combout ;
wire \FD|Banco_Regis|registers~1781_combout ;
wire \FD|Banco_Regis|registers~1058_q ;
wire \FD|Banco_Regis|registers~930_q ;
wire \FD|Banco_Regis|registers~674feeder_combout ;
wire \FD|Banco_Regis|registers~674_q ;
wire \FD|Banco_Regis|registers~802feeder_combout ;
wire \FD|Banco_Regis|registers~802_q ;
wire \FD|Banco_Regis|registers~1769_combout ;
wire \FD|Banco_Regis|registers~1770_combout ;
wire \FD|Banco_Regis|registers~1026_q ;
wire \FD|Banco_Regis|registers~898_q ;
wire \FD|Banco_Regis|registers~642_q ;
wire \FD|Banco_Regis|registers~1762_combout ;
wire \FD|Banco_Regis|registers~1763_combout ;
wire \FD|Banco_Regis|registers~706_q ;
wire \FD|Banco_Regis|registers~962_q ;
wire \FD|Banco_Regis|registers~834_q ;
wire \FD|Banco_Regis|registers~578_q ;
wire \FD|Banco_Regis|registers~1766_combout ;
wire \FD|Banco_Regis|registers~1767_combout ;
wire \FD|Banco_Regis|registers~866_q ;
wire \FD|Banco_Regis|registers~994_q ;
wire \FD|Banco_Regis|registers~738_q ;
wire \FD|Banco_Regis|registers~610_q ;
wire \FD|Banco_Regis|registers~1764_combout ;
wire \FD|Banco_Regis|registers~1765_combout ;
wire \FD|Banco_Regis|registers~1768_combout ;
wire \FD|Banco_Regis|registers~1771_combout ;
wire \FD|Banco_Regis|DadoLidoReg1[28]~3_combout ;
wire \FD|ALU|Bnot|Add0~57_combout ;
wire \FD|Banco_Regis|registers~225_q ;
wire \FD|Banco_Regis|registers~193_q ;
wire \FD|Banco_Regis|registers~1792_combout ;
wire \FD|Banco_Regis|registers~289_q ;
wire \FD|Banco_Regis|registers~257_q ;
wire \FD|Banco_Regis|registers~1793_combout ;
wire \FD|Banco_Regis|registers~481_q ;
wire \FD|Banco_Regis|registers~449_q ;
wire \FD|Banco_Regis|registers~1799_combout ;
wire \FD|Banco_Regis|registers~513_q ;
wire \FD|Banco_Regis|registers~545_q ;
wire \FD|Banco_Regis|registers~1800_combout ;
wire \FD|Banco_Regis|registers~353_q ;
wire \FD|Banco_Regis|registers~417_q ;
wire \FD|Banco_Regis|registers~385_q ;
wire \FD|Banco_Regis|registers~321_q ;
wire \FD|Banco_Regis|registers~1794_combout ;
wire \FD|Banco_Regis|registers~1795_combout ;
wire \FD|Banco_Regis|registers~129feeder_combout ;
wire \FD|Banco_Regis|registers~129_q ;
wire \FD|Banco_Regis|registers~65_q ;
wire \FD|Banco_Regis|registers~1796_combout ;
wire \FD|Banco_Regis|registers~97_q ;
wire \FD|Banco_Regis|registers~161feeder_combout ;
wire \FD|Banco_Regis|registers~161_q ;
wire \FD|Banco_Regis|registers~1797_combout ;
wire \FD|Banco_Regis|registers~1798_combout ;
wire \FD|Banco_Regis|registers~1801_combout ;
wire \FD|Banco_Regis|registers~993_q ;
wire \FD|Banco_Regis|registers~609feeder_combout ;
wire \FD|Banco_Regis|registers~609_q ;
wire \FD|Banco_Regis|registers~865_q ;
wire \FD|Banco_Regis|registers~1782_combout ;
wire \FD|Banco_Regis|registers~1783_combout ;
wire \FD|Banco_Regis|registers~833_q ;
wire \FD|Banco_Regis|registers~961_q ;
wire \FD|Banco_Regis|registers~705_q ;
wire \FD|Banco_Regis|registers~577_q ;
wire \FD|Banco_Regis|registers~1786_combout ;
wire \FD|Banco_Regis|registers~1787_combout ;
wire \FD|Banco_Regis|registers~897_q ;
wire \FD|Banco_Regis|registers~1025_q ;
wire \FD|Banco_Regis|registers~769_q ;
wire \FD|Banco_Regis|registers~641_q ;
wire \FD|Banco_Regis|registers~1784_combout ;
wire \FD|Banco_Regis|registers~1785_combout ;
wire \FD|Banco_Regis|registers~1788_combout ;
wire \FD|Banco_Regis|registers~1057_q ;
wire \FD|Banco_Regis|registers~801_q ;
wire \FD|Banco_Regis|registers~929_q ;
wire \FD|Banco_Regis|registers~673_q ;
wire \FD|Banco_Regis|registers~1789_combout ;
wire \FD|Banco_Regis|registers~1790_combout ;
wire \FD|Banco_Regis|registers~1791_combout ;
wire \FD|Banco_Regis|DadoLidoReg1[27]~4_combout ;
wire \FD|ALU|Bnot|Add0~55_combout ;
wire \FD|ALU|somaSub[26]~53 ;
wire \FD|ALU|somaSub[27]~55 ;
wire \FD|ALU|somaSub[28]~57 ;
wire \FD|ALU|somaSub[29]~58_combout ;
wire \FD|ALU|opmux|X[29]~4_combout ;
wire \FD|ALU|opmux|X[29]~5_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[70]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[69]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a29 ;
wire \FD|Mem_dados|Memoria~44_combout ;
wire \FD|muxDepoisULA|X[29]~2_combout ;
wire \FD|Banco_Regis|registers~963_q ;
wire \FD|Banco_Regis|registers~1106_combout ;
wire \FD|Banco_Regis|registers~1107_combout ;
wire \FD|Banco_Regis|registers~1104_combout ;
wire \FD|Banco_Regis|registers~1105_combout ;
wire \FD|Banco_Regis|registers~1108_combout ;
wire \FD|Banco_Regis|registers~1109_combout ;
wire \FD|Banco_Regis|registers~1110_combout ;
wire \FD|Banco_Regis|registers~1102_combout ;
wire \FD|Banco_Regis|registers~1103_combout ;
wire \FD|Banco_Regis|registers~1111_combout ;
wire \FD|Banco_Regis|registers~1119_combout ;
wire \FD|Banco_Regis|registers~1120_combout ;
wire \FD|Banco_Regis|registers~1112_combout ;
wire \FD|Banco_Regis|registers~1113_combout ;
wire \FD|Banco_Regis|registers~1114_combout ;
wire \FD|Banco_Regis|registers~1115_combout ;
wire \FD|Banco_Regis|registers~1116_combout ;
wire \FD|Banco_Regis|registers~1117_combout ;
wire \FD|Banco_Regis|registers~1118_combout ;
wire \FD|Banco_Regis|registers~1121_combout ;
wire \FD|Banco_Regis|DadoLidoReg2[29]~2_combout ;
wire \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a28 ;
wire \FD|Mem_dados|Memoria~45_combout ;
wire \FD|ALU|opmux|X[28]~6_combout ;
wire \FD|ALU|somaSub[28]~56_combout ;
wire \FD|ALU|opmux|X[28]~7_combout ;
wire \FD|Registrador_pipeline3|DOUT[65]~feeder_combout ;
wire \FD|Registrador_pipeline4|DOUT[33]~feeder_combout ;
wire \FD|muxDepoisULA|X[28]~3_combout ;
wire \FD|Banco_Regis|registers~770_q ;
wire \FD|Banco_Regis|registers~1122_combout ;
wire \FD|Banco_Regis|registers~1123_combout ;
wire \FD|Banco_Regis|registers~1129_combout ;
wire \FD|Banco_Regis|registers~1130_combout ;
wire \FD|Banco_Regis|registers~1126_combout ;
wire \FD|Banco_Regis|registers~1127_combout ;
wire \FD|Banco_Regis|registers~1124_combout ;
wire \FD|Banco_Regis|registers~1125_combout ;
wire \FD|Banco_Regis|registers~1128_combout ;
wire \FD|Banco_Regis|registers~1131_combout ;
wire \FD|Banco_Regis|registers~1139_combout ;
wire \FD|Banco_Regis|registers~1140_combout ;
wire \FD|Banco_Regis|registers~1132_combout ;
wire \FD|Banco_Regis|registers~1133_combout ;
wire \FD|Banco_Regis|registers~1134_combout ;
wire \FD|Banco_Regis|registers~1135_combout ;
wire \FD|Banco_Regis|registers~1136_combout ;
wire \FD|Banco_Regis|registers~1137_combout ;
wire \FD|Banco_Regis|registers~1138_combout ;
wire \FD|Banco_Regis|registers~1141_combout ;
wire \FD|Banco_Regis|DadoLidoReg2[28]~3_combout ;
wire \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a27 ;
wire \FD|Mem_dados|Memoria~46_combout ;
wire \FD|ALU|opmux|X[27]~8_combout ;
wire \FD|ALU|somaSub[27]~54_combout ;
wire \FD|ALU|opmux|X[27]~9_combout ;
wire \FD|muxDepoisULA|X[27]~4_combout ;
wire \FD|Banco_Regis|registers~737_q ;
wire \FD|Banco_Regis|registers~1142_combout ;
wire \FD|Banco_Regis|registers~1143_combout ;
wire \FD|Banco_Regis|registers~1144_combout ;
wire \FD|Banco_Regis|registers~1145_combout ;
wire \FD|Banco_Regis|registers~1146_combout ;
wire \FD|Banco_Regis|registers~1147_combout ;
wire \FD|Banco_Regis|registers~1148_combout ;
wire \FD|Banco_Regis|registers~1149_combout ;
wire \FD|Banco_Regis|registers~1150_combout ;
wire \FD|Banco_Regis|registers~1151_combout ;
wire \FD|Banco_Regis|registers~1159_combout ;
wire \FD|Banco_Regis|registers~1160_combout ;
wire \FD|Banco_Regis|registers~1152_combout ;
wire \FD|Banco_Regis|registers~1153_combout ;
wire \FD|Banco_Regis|registers~1156_combout ;
wire \FD|Banco_Regis|registers~1157_combout ;
wire \FD|Banco_Regis|registers~1154_combout ;
wire \FD|Banco_Regis|registers~1155_combout ;
wire \FD|Banco_Regis|registers~1158_combout ;
wire \FD|Banco_Regis|registers~1161_combout ;
wire \FD|Banco_Regis|DadoLidoReg2[27]~4_combout ;
wire \FD|Registrador_pipeline3|DOUT[32]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a26 ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[64]~feeder_combout ;
wire \FD|Mem_dados|Memoria~47_combout ;
wire \FD|muxDepoisULA|X[26]~5_combout ;
wire \FD|Banco_Regis|registers~768_q ;
wire \FD|Banco_Regis|registers~1162_combout ;
wire \FD|Banco_Regis|registers~1163_combout ;
wire \FD|Banco_Regis|registers~1169_combout ;
wire \FD|Banco_Regis|registers~1170_combout ;
wire \FD|Banco_Regis|registers~1164_combout ;
wire \FD|Banco_Regis|registers~1165_combout ;
wire \FD|Banco_Regis|registers~1166_combout ;
wire \FD|Banco_Regis|registers~1167_combout ;
wire \FD|Banco_Regis|registers~1168_combout ;
wire \FD|Banco_Regis|registers~1171_combout ;
wire \FD|Banco_Regis|registers~1179_combout ;
wire \FD|Banco_Regis|registers~1180_combout ;
wire \FD|Banco_Regis|registers~1172_combout ;
wire \FD|Banco_Regis|registers~1173_combout ;
wire \FD|Banco_Regis|registers~1176_combout ;
wire \FD|Banco_Regis|registers~1177_combout ;
wire \FD|Banco_Regis|registers~1174_combout ;
wire \FD|Banco_Regis|registers~1175_combout ;
wire \FD|Banco_Regis|registers~1178_combout ;
wire \FD|Banco_Regis|registers~1181_combout ;
wire \FD|Banco_Regis|DadoLidoReg2[26]~5_combout ;
wire \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a25 ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[62]~feeder_combout ;
wire \FD|Mem_dados|Memoria~48_combout ;
wire \FD|ALU|opmux|X[25]~12_combout ;
wire \FD|ALU|somaSub[25]~50_combout ;
wire \FD|ALU|opmux|X[25]~13_combout ;
wire \FD|Registrador_pipeline4|DOUT[30]~feeder_combout ;
wire \FD|muxDepoisULA|X[25]~6_combout ;
wire \FD|Banco_Regis|registers~255_q ;
wire \FD|Banco_Regis|registers~1192_combout ;
wire \FD|Banco_Regis|registers~1193_combout ;
wire \FD|Banco_Regis|registers~1199_combout ;
wire \FD|Banco_Regis|registers~1200_combout ;
wire \FD|Banco_Regis|registers~1194_combout ;
wire \FD|Banco_Regis|registers~1195_combout ;
wire \FD|Banco_Regis|registers~1196_combout ;
wire \FD|Banco_Regis|registers~1197_combout ;
wire \FD|Banco_Regis|registers~1198_combout ;
wire \FD|Banco_Regis|registers~1201_combout ;
wire \FD|Banco_Regis|registers~1184_combout ;
wire \FD|Banco_Regis|registers~1185_combout ;
wire \FD|Banco_Regis|registers~1186_combout ;
wire \FD|Banco_Regis|registers~1187_combout ;
wire \FD|Banco_Regis|registers~1188_combout ;
wire \FD|Banco_Regis|registers~1189_combout ;
wire \FD|Banco_Regis|registers~1190_combout ;
wire \FD|Banco_Regis|registers~1182_combout ;
wire \FD|Banco_Regis|registers~1183_combout ;
wire \FD|Banco_Regis|registers~1191_combout ;
wire \FD|Banco_Regis|DadoLidoReg2[25]~6_combout ;
wire \FD|Registrador_pipeline3|DOUT[30]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a24 ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[59]~feeder_combout ;
wire \FD|Mem_dados|Memoria~49_combout ;
wire \FD|ALU|somaSub[24]~48_combout ;
wire \FD|ALU|opmux|X[24]~14_combout ;
wire \FD|ALU|opmux|X[24]~15_combout ;
wire \FD|muxDepoisULA|X[24]~7_combout ;
wire \FD|Banco_Regis|registers~926_q ;
wire \FD|Banco_Regis|registers~1209_combout ;
wire \FD|Banco_Regis|registers~1210_combout ;
wire \FD|Banco_Regis|registers~1206_combout ;
wire \FD|Banco_Regis|registers~1207_combout ;
wire \FD|Banco_Regis|registers~1204_combout ;
wire \FD|Banco_Regis|registers~1205_combout ;
wire \FD|Banco_Regis|registers~1208_combout ;
wire \FD|Banco_Regis|registers~1202_combout ;
wire \FD|Banco_Regis|registers~1203_combout ;
wire \FD|Banco_Regis|registers~1211_combout ;
wire \FD|Banco_Regis|registers~1212_combout ;
wire \FD|Banco_Regis|registers~1213_combout ;
wire \FD|Banco_Regis|registers~1219_combout ;
wire \FD|Banco_Regis|registers~1220_combout ;
wire \FD|Banco_Regis|registers~1216_combout ;
wire \FD|Banco_Regis|registers~1217_combout ;
wire \FD|Banco_Regis|registers~1214_combout ;
wire \FD|Banco_Regis|registers~1215_combout ;
wire \FD|Banco_Regis|registers~1218_combout ;
wire \FD|Banco_Regis|registers~1221_combout ;
wire \FD|Banco_Regis|DadoLidoReg2[24]~7_combout ;
wire \FD|Registrador_pipeline3|DOUT[29]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a23 ;
wire \FD|Mem_dados|Memoria~50_combout ;
wire \FD|muxDepoisULA|X[23]~8_combout ;
wire \FD|Banco_Regis|registers~541feeder_combout ;
wire \FD|Banco_Regis|registers~541_q ;
wire \FD|Banco_Regis|registers~1239_combout ;
wire \FD|Banco_Regis|registers~1240_combout ;
wire \FD|Banco_Regis|registers~1232_combout ;
wire \FD|Banco_Regis|registers~1233_combout ;
wire \FD|Banco_Regis|registers~1236_combout ;
wire \FD|Banco_Regis|registers~1237_combout ;
wire \FD|Banco_Regis|registers~1234_combout ;
wire \FD|Banco_Regis|registers~1235_combout ;
wire \FD|Banco_Regis|registers~1238_combout ;
wire \FD|Banco_Regis|registers~1241_combout ;
wire \FD|Banco_Regis|registers~1229_combout ;
wire \FD|Banco_Regis|registers~1230_combout ;
wire \FD|Banco_Regis|registers~1222_combout ;
wire \FD|Banco_Regis|registers~1223_combout ;
wire \FD|Banco_Regis|registers~1226_combout ;
wire \FD|Banco_Regis|registers~1227_combout ;
wire \FD|Banco_Regis|registers~1224_combout ;
wire \FD|Banco_Regis|registers~1225_combout ;
wire \FD|Banco_Regis|registers~1228_combout ;
wire \FD|Banco_Regis|registers~1231_combout ;
wire \FD|Banco_Regis|DadoLidoReg2[23]~8_combout ;
wire \FD|Registrador_pipeline3|DOUT[28]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a22 ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[55]~feeder_combout ;
wire \FD|Mem_dados|Memoria~51_combout ;
wire \FD|muxDepoisULA|X[22]~9_combout ;
wire \FD|Banco_Regis|registers~668_q ;
wire \FD|Banco_Regis|registers~1249_combout ;
wire \FD|Banco_Regis|registers~1250_combout ;
wire \FD|Banco_Regis|registers~1246_combout ;
wire \FD|Banco_Regis|registers~1247_combout ;
wire \FD|Banco_Regis|registers~1244_combout ;
wire \FD|Banco_Regis|registers~1245_combout ;
wire \FD|Banco_Regis|registers~1248_combout ;
wire \FD|Banco_Regis|registers~1242_combout ;
wire \FD|Banco_Regis|registers~1243_combout ;
wire \FD|Banco_Regis|registers~1251_combout ;
wire \FD|Banco_Regis|registers~1259_combout ;
wire \FD|Banco_Regis|registers~1260_combout ;
wire \FD|Banco_Regis|registers~1252_combout ;
wire \FD|Banco_Regis|registers~1253_combout ;
wire \FD|Banco_Regis|registers~1256_combout ;
wire \FD|Banco_Regis|registers~1257_combout ;
wire \FD|Banco_Regis|registers~1254_combout ;
wire \FD|Banco_Regis|registers~1255_combout ;
wire \FD|Banco_Regis|registers~1258_combout ;
wire \FD|Banco_Regis|registers~1261_combout ;
wire \FD|Banco_Regis|DadoLidoReg2[22]~9_combout ;
wire \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a21 ;
wire \FD|Mem_dados|Memoria~52_combout ;
wire \FD|ALU|opmux|X[21]~20_combout ;
wire \FD|ALU|somaSub[21]~42_combout ;
wire \FD|ALU|opmux|X[21]~21_combout ;
wire \FD|Registrador_pipeline4|DOUT[26]~feeder_combout ;
wire \FD|muxDepoisULA|X[21]~10_combout ;
wire \FD|Banco_Regis|registers~251_q ;
wire \FD|Banco_Regis|registers~1272_combout ;
wire \FD|Banco_Regis|registers~1273_combout ;
wire \FD|Banco_Regis|registers~1279_combout ;
wire \FD|Banco_Regis|registers~1280_combout ;
wire \FD|Banco_Regis|registers~1274_combout ;
wire \FD|Banco_Regis|registers~1275_combout ;
wire \FD|Banco_Regis|registers~1276_combout ;
wire \FD|Banco_Regis|registers~1277_combout ;
wire \FD|Banco_Regis|registers~1278_combout ;
wire \FD|Banco_Regis|registers~1281_combout ;
wire \FD|Banco_Regis|registers~1262_combout ;
wire \FD|Banco_Regis|registers~1263_combout ;
wire \FD|Banco_Regis|registers~1269_combout ;
wire \FD|Banco_Regis|registers~1270_combout ;
wire \FD|Banco_Regis|registers~1266_combout ;
wire \FD|Banco_Regis|registers~1267_combout ;
wire \FD|Banco_Regis|registers~1264_combout ;
wire \FD|Banco_Regis|registers~1265_combout ;
wire \FD|Banco_Regis|registers~1268_combout ;
wire \FD|Banco_Regis|registers~1271_combout ;
wire \FD|Banco_Regis|DadoLidoReg2[21]~10_combout ;
wire \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a20 ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[52]~feeder_combout ;
wire \FD|Mem_dados|Memoria~53_combout ;
wire \FD|ALU|somaSub[20]~40_combout ;
wire \FD|ALU|opmux|X[20]~22_combout ;
wire \FD|ALU|opmux|X[20]~23_combout ;
wire \FD|Registrador_pipeline4|DOUT[25]~feeder_combout ;
wire \FD|muxDepoisULA|X[20]~11_combout ;
wire \FD|Banco_Regis|registers~538feeder_combout ;
wire \FD|Banco_Regis|registers~538_q ;
wire \FD|Banco_Regis|registers~1299_combout ;
wire \FD|Banco_Regis|registers~1300_combout ;
wire \FD|Banco_Regis|registers~1292_combout ;
wire \FD|Banco_Regis|registers~1293_combout ;
wire \FD|Banco_Regis|registers~1296_combout ;
wire \FD|Banco_Regis|registers~1297_combout ;
wire \FD|Banco_Regis|registers~1294_combout ;
wire \FD|Banco_Regis|registers~1295_combout ;
wire \FD|Banco_Regis|registers~1298_combout ;
wire \FD|Banco_Regis|registers~1301_combout ;
wire \FD|Banco_Regis|registers~1289_combout ;
wire \FD|Banco_Regis|registers~1290_combout ;
wire \FD|Banco_Regis|registers~1282_combout ;
wire \FD|Banco_Regis|registers~1283_combout ;
wire \FD|Banco_Regis|registers~1284_combout ;
wire \FD|Banco_Regis|registers~1285_combout ;
wire \FD|Banco_Regis|registers~1286_combout ;
wire \FD|Banco_Regis|registers~1287_combout ;
wire \FD|Banco_Regis|registers~1288_combout ;
wire \FD|Banco_Regis|registers~1291_combout ;
wire \FD|Banco_Regis|DadoLidoReg2[20]~11_combout ;
wire \FD|Registrador_pipeline3|DOUT[25]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a19 ;
wire \FD|Mem_dados|Memoria~54_combout ;
wire \FD|muxDepoisULA|X[19]~12_combout ;
wire \FD|Banco_Regis|registers~249_q ;
wire \FD|Banco_Regis|registers~1312_combout ;
wire \FD|Banco_Regis|registers~1313_combout ;
wire \FD|Banco_Regis|registers~1319_combout ;
wire \FD|Banco_Regis|registers~1320_combout ;
wire \FD|Banco_Regis|registers~1314_combout ;
wire \FD|Banco_Regis|registers~1315_combout ;
wire \FD|Banco_Regis|registers~1316_combout ;
wire \FD|Banco_Regis|registers~1317_combout ;
wire \FD|Banco_Regis|registers~1318_combout ;
wire \FD|Banco_Regis|registers~1321_combout ;
wire \FD|Banco_Regis|registers~1302_combout ;
wire \FD|Banco_Regis|registers~1303_combout ;
wire \FD|Banco_Regis|registers~1309_combout ;
wire \FD|Banco_Regis|registers~1310_combout ;
wire \FD|Banco_Regis|registers~1306_combout ;
wire \FD|Banco_Regis|registers~1307_combout ;
wire \FD|Banco_Regis|registers~1304_combout ;
wire \FD|Banco_Regis|registers~1305_combout ;
wire \FD|Banco_Regis|registers~1308_combout ;
wire \FD|Banco_Regis|registers~1311_combout ;
wire \FD|Banco_Regis|DadoLidoReg2[19]~12_combout ;
wire \FD|Registrador_pipeline3|DOUT[24]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a18 ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[48]~feeder_combout ;
wire \FD|Mem_dados|Memoria~55_combout ;
wire \FD|muxDepoisULA|X[18]~13_combout ;
wire \FD|Banco_Regis|registers~536feeder_combout ;
wire \FD|Banco_Regis|registers~536_q ;
wire \FD|Banco_Regis|registers~1339_combout ;
wire \FD|Banco_Regis|registers~1340_combout ;
wire \FD|Banco_Regis|registers~1336_combout ;
wire \FD|Banco_Regis|registers~1337_combout ;
wire \FD|Banco_Regis|registers~1334_combout ;
wire \FD|Banco_Regis|registers~1335_combout ;
wire \FD|Banco_Regis|registers~1338_combout ;
wire \FD|Banco_Regis|registers~1332_combout ;
wire \FD|Banco_Regis|registers~1333_combout ;
wire \FD|Banco_Regis|registers~1341_combout ;
wire \FD|Banco_Regis|registers~1324_combout ;
wire \FD|Banco_Regis|registers~1325_combout ;
wire \FD|Banco_Regis|registers~1326_combout ;
wire \FD|Banco_Regis|registers~1327_combout ;
wire \FD|Banco_Regis|registers~1328_combout ;
wire \FD|Banco_Regis|registers~1329_combout ;
wire \FD|Banco_Regis|registers~1330_combout ;
wire \FD|Banco_Regis|registers~1322_combout ;
wire \FD|Banco_Regis|registers~1323_combout ;
wire \FD|Banco_Regis|registers~1331_combout ;
wire \FD|Banco_Regis|DadoLidoReg2[18]~13_combout ;
wire \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a17 ;
wire \FD|Mem_dados|Memoria~56_combout ;
wire \FD|ALU|somaSub[17]~34_combout ;
wire \FD|ALU|opmux|X[17]~28_combout ;
wire \FD|ALU|opmux|X[17]~29_combout ;
wire \FD|Registrador_pipeline3|DOUT[54]~feeder_combout ;
wire \FD|Registrador_pipeline4|DOUT[22]~feeder_combout ;
wire \FD|muxDepoisULA|X[17]~14_combout ;
wire \FD|Banco_Regis|registers~503_q ;
wire \FD|Banco_Regis|registers~1359_combout ;
wire \FD|Banco_Regis|registers~1360_combout ;
wire \FD|Banco_Regis|registers~1352_combout ;
wire \FD|Banco_Regis|registers~1353_combout ;
wire \FD|Banco_Regis|registers~1354_combout ;
wire \FD|Banco_Regis|registers~1355_combout ;
wire \FD|Banco_Regis|registers~1356_combout ;
wire \FD|Banco_Regis|registers~1357_combout ;
wire \FD|Banco_Regis|registers~1358_combout ;
wire \FD|Banco_Regis|registers~1361_combout ;
wire \FD|Banco_Regis|registers~1349_combout ;
wire \FD|Banco_Regis|registers~1350_combout ;
wire \FD|Banco_Regis|registers~1342_combout ;
wire \FD|Banco_Regis|registers~1343_combout ;
wire \FD|Banco_Regis|registers~1346_combout ;
wire \FD|Banco_Regis|registers~1347_combout ;
wire \FD|Banco_Regis|registers~1344_combout ;
wire \FD|Banco_Regis|registers~1345_combout ;
wire \FD|Banco_Regis|registers~1348_combout ;
wire \FD|Banco_Regis|registers~1351_combout ;
wire \FD|Banco_Regis|DadoLidoReg2[17]~14_combout ;
wire \FD|Registrador_pipeline3|DOUT[22]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a16 ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[43]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[44]~feeder_combout ;
wire \FD|Mem_dados|Memoria~57_combout ;
wire \FD|muxDepoisULA|X[16]~15_combout ;
wire \FD|Banco_Regis|registers~470feeder_combout ;
wire \FD|Banco_Regis|registers~470_q ;
wire \FD|Banco_Regis|registers~1379_combout ;
wire \FD|Banco_Regis|registers~1380_combout ;
wire \FD|Banco_Regis|registers~1372_combout ;
wire \FD|Banco_Regis|registers~1373_combout ;
wire \FD|Banco_Regis|registers~1374_combout ;
wire \FD|Banco_Regis|registers~1375_combout ;
wire \FD|Banco_Regis|registers~1376_combout ;
wire \FD|Banco_Regis|registers~1377_combout ;
wire \FD|Banco_Regis|registers~1378_combout ;
wire \FD|Banco_Regis|registers~1381_combout ;
wire \FD|Banco_Regis|registers~1362_combout ;
wire \FD|Banco_Regis|registers~1363_combout ;
wire \FD|Banco_Regis|registers~1369_combout ;
wire \FD|Banco_Regis|registers~1370_combout ;
wire \FD|Banco_Regis|registers~1366_combout ;
wire \FD|Banco_Regis|registers~1367_combout ;
wire \FD|Banco_Regis|registers~1364_combout ;
wire \FD|Banco_Regis|registers~1365_combout ;
wire \FD|Banco_Regis|registers~1368_combout ;
wire \FD|Banco_Regis|registers~1371_combout ;
wire \FD|Banco_Regis|DadoLidoReg2[16]~15_combout ;
wire \FD|Registrador_pipeline3|DOUT[21]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a15 ;
wire \FD|Mem_dados|Memoria~58_combout ;
wire \FD|muxDepoisULA|X[15]~16_combout ;
wire \FD|Banco_Regis|registers~981_q ;
wire \FD|Banco_Regis|registers~1382_combout ;
wire \FD|Banco_Regis|registers~1383_combout ;
wire \FD|Banco_Regis|registers~1384_combout ;
wire \FD|Banco_Regis|registers~1385_combout ;
wire \FD|Banco_Regis|registers~1386_combout ;
wire \FD|Banco_Regis|registers~1387_combout ;
wire \FD|Banco_Regis|registers~1388_combout ;
wire \FD|Banco_Regis|registers~1389_combout ;
wire \FD|Banco_Regis|registers~1390_combout ;
wire \FD|Banco_Regis|registers~1391_combout ;
wire \FD|Banco_Regis|registers~1392_combout ;
wire \FD|Banco_Regis|registers~1393_combout ;
wire \FD|Banco_Regis|registers~1399_combout ;
wire \FD|Banco_Regis|registers~1400_combout ;
wire \FD|Banco_Regis|registers~1396_combout ;
wire \FD|Banco_Regis|registers~1397_combout ;
wire \FD|Banco_Regis|registers~1394_combout ;
wire \FD|Banco_Regis|registers~1395_combout ;
wire \FD|Banco_Regis|registers~1398_combout ;
wire \FD|Banco_Regis|registers~1401_combout ;
wire \FD|Banco_Regis|DadoLidoReg2[15]~16_combout ;
wire \FD|Registrador_pipeline3|DOUT[20]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a14 ;
wire \FD|Mem_dados|Memoria~59_combout ;
wire \FD|ALU|opmux|X[14]~34_combout ;
wire \FD|ALU|somaSub[14]~28_combout ;
wire \FD|ALU|opmux|X[14]~35_combout ;
wire \FD|muxDepoisULA|X[14]~17_combout ;
wire \FD|Banco_Regis|registers~756_q ;
wire \FD|Banco_Regis|registers~1402_combout ;
wire \FD|Banco_Regis|registers~1403_combout ;
wire \FD|Banco_Regis|registers~1406_combout ;
wire \FD|Banco_Regis|registers~1407_combout ;
wire \FD|Banco_Regis|registers~1404_combout ;
wire \FD|Banco_Regis|registers~1405_combout ;
wire \FD|Banco_Regis|registers~1408_combout ;
wire \FD|Banco_Regis|registers~1409_combout ;
wire \FD|Banco_Regis|registers~1410_combout ;
wire \FD|Banco_Regis|registers~1411_combout ;
wire \FD|Banco_Regis|registers~1419_combout ;
wire \FD|Banco_Regis|registers~1420_combout ;
wire \FD|Banco_Regis|registers~1412_combout ;
wire \FD|Banco_Regis|registers~1413_combout ;
wire \FD|Banco_Regis|registers~1416_combout ;
wire \FD|Banco_Regis|registers~1417_combout ;
wire \FD|Banco_Regis|registers~1414_combout ;
wire \FD|Banco_Regis|registers~1415_combout ;
wire \FD|Banco_Regis|registers~1418_combout ;
wire \FD|Banco_Regis|registers~1421_combout ;
wire \FD|Banco_Regis|DadoLidoReg2[14]~17_combout ;
wire \FD|Registrador_pipeline3|DOUT[19]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a13 ;
wire \FD|Mem_dados|Memoria~60_combout ;
wire \FD|ALU|somaSub[13]~26_combout ;
wire \FD|ALU|opmux|X[13]~36_combout ;
wire \FD|ALU|opmux|X[13]~37_combout ;
wire \FD|Registrador_pipeline4|DOUT[18]~feeder_combout ;
wire \FD|muxDepoisULA|X[13]~18_combout ;
wire \FD|Banco_Regis|registers~787_q ;
wire \FD|Banco_Regis|registers~1429_combout ;
wire \FD|Banco_Regis|registers~1430_combout ;
wire \FD|Banco_Regis|registers~1424_combout ;
wire \FD|Banco_Regis|registers~1425_combout ;
wire \FD|Banco_Regis|registers~1426_combout ;
wire \FD|Banco_Regis|registers~1427_combout ;
wire \FD|Banco_Regis|registers~1428_combout ;
wire \FD|Banco_Regis|registers~1422_combout ;
wire \FD|Banco_Regis|registers~1423_combout ;
wire \FD|Banco_Regis|registers~1431_combout ;
wire \FD|Banco_Regis|registers~1439_combout ;
wire \FD|Banco_Regis|registers~1440_combout ;
wire \FD|Banco_Regis|registers~1432_combout ;
wire \FD|Banco_Regis|registers~1433_combout ;
wire \FD|Banco_Regis|registers~1436_combout ;
wire \FD|Banco_Regis|registers~1437_combout ;
wire \FD|Banco_Regis|registers~1434_combout ;
wire \FD|Banco_Regis|registers~1435_combout ;
wire \FD|Banco_Regis|registers~1438_combout ;
wire \FD|Banco_Regis|registers~1441_combout ;
wire \FD|Banco_Regis|DadoLidoReg2[13]~18_combout ;
wire \FD|Registrador_pipeline3|DOUT[18]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a12 ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[36]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[35]~feeder_combout ;
wire \FD|Mem_dados|Memoria~61_combout ;
wire \FD|muxDepoisULA|X[12]~19_combout ;
wire \FD|Banco_Regis|registers~754_q ;
wire \FD|Banco_Regis|registers~1442_combout ;
wire \FD|Banco_Regis|registers~1443_combout ;
wire \FD|Banco_Regis|registers~1449_combout ;
wire \FD|Banco_Regis|registers~1450_combout ;
wire \FD|Banco_Regis|registers~1444_combout ;
wire \FD|Banco_Regis|registers~1445_combout ;
wire \FD|Banco_Regis|registers~1446_combout ;
wire \FD|Banco_Regis|registers~1447_combout ;
wire \FD|Banco_Regis|registers~1448_combout ;
wire \FD|Banco_Regis|registers~1451_combout ;
wire \FD|Banco_Regis|registers~1459_combout ;
wire \FD|Banco_Regis|registers~1460_combout ;
wire \FD|Banco_Regis|registers~1452_combout ;
wire \FD|Banco_Regis|registers~1453_combout ;
wire \FD|Banco_Regis|registers~1454_combout ;
wire \FD|Banco_Regis|registers~1455_combout ;
wire \FD|Banco_Regis|registers~1456_combout ;
wire \FD|Banco_Regis|registers~1457_combout ;
wire \FD|Banco_Regis|registers~1458_combout ;
wire \FD|Banco_Regis|registers~1461_combout ;
wire \FD|Banco_Regis|DadoLidoReg2[12]~19_combout ;
wire \FD|Registrador_pipeline3|DOUT[17]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a11 ;
wire \FD|Mem_dados|Memoria~62_combout ;
wire \FD|ALU|opmux|X[11]~40_combout ;
wire \FD|ALU|somaSub[11]~22_combout ;
wire \FD|ALU|opmux|X[11]~41_combout ;
wire \FD|muxDepoisULA|X[11]~20_combout ;
wire \FD|Banco_Regis|registers~721_q ;
wire \FD|Banco_Regis|registers~1462_combout ;
wire \FD|Banco_Regis|registers~1463_combout ;
wire \FD|Banco_Regis|registers~1469_combout ;
wire \FD|Banco_Regis|registers~1470_combout ;
wire \FD|Banco_Regis|registers~1464_combout ;
wire \FD|Banco_Regis|registers~1465_combout ;
wire \FD|Banco_Regis|registers~1466_combout ;
wire \FD|Banco_Regis|registers~1467_combout ;
wire \FD|Banco_Regis|registers~1468_combout ;
wire \FD|Banco_Regis|registers~1471_combout ;
wire \FD|Banco_Regis|registers~1472_combout ;
wire \FD|Banco_Regis|registers~1473_combout ;
wire \FD|Banco_Regis|registers~1476_combout ;
wire \FD|Banco_Regis|registers~1477_combout ;
wire \FD|Banco_Regis|registers~1474_combout ;
wire \FD|Banco_Regis|registers~1475_combout ;
wire \FD|Banco_Regis|registers~1478_combout ;
wire \FD|Banco_Regis|registers~1479_combout ;
wire \FD|Banco_Regis|registers~1480_combout ;
wire \FD|Banco_Regis|registers~1481_combout ;
wire \FD|Banco_Regis|DadoLidoReg2[11]~20_combout ;
wire \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a10 ;
wire \FD|Mem_dados|Memoria~63_combout ;
wire \FD|muxDepoisULA|X[10]~21_combout ;
wire \FD|Banco_Regis|registers~144_q ;
wire \FD|Banco_Regis|registers~1496_combout ;
wire \FD|Banco_Regis|registers~1497_combout ;
wire \FD|Banco_Regis|registers~1494_combout ;
wire \FD|Banco_Regis|registers~1495_combout ;
wire \FD|Banco_Regis|registers~1498_combout ;
wire \FD|Banco_Regis|registers~1499_combout ;
wire \FD|Banco_Regis|registers~1500_combout ;
wire \FD|Banco_Regis|registers~1492_combout ;
wire \FD|Banco_Regis|registers~1493_combout ;
wire \FD|Banco_Regis|registers~1501_combout ;
wire \FD|Banco_Regis|registers~1482_combout ;
wire \FD|Banco_Regis|registers~1483_combout ;
wire \FD|Banco_Regis|registers~1489_combout ;
wire \FD|Banco_Regis|registers~1490_combout ;
wire \FD|Banco_Regis|registers~1486_combout ;
wire \FD|Banco_Regis|registers~1487_combout ;
wire \FD|Banco_Regis|registers~1484_combout ;
wire \FD|Banco_Regis|registers~1485_combout ;
wire \FD|Banco_Regis|registers~1488_combout ;
wire \FD|Banco_Regis|registers~1491_combout ;
wire \FD|Banco_Regis|DadoLidoReg2[10]~21_combout ;
wire \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a9 ;
wire \FD|Mem_dados|Memoria~64_combout ;
wire \FD|ALU|opmux|X[9]~44_combout ;
wire \FD|ALU|somaSub[9]~18_combout ;
wire \FD|ALU|opmux|X[9]~45_combout ;
wire \FD|muxDepoisULA|X[9]~22_combout ;
wire \FD|Banco_Regis|registers~783feeder_combout ;
wire \FD|Banco_Regis|registers~783_q ;
wire \FD|Banco_Regis|registers~1509_combout ;
wire \FD|Banco_Regis|registers~1510_combout ;
wire \FD|Banco_Regis|registers~1502_combout ;
wire \FD|Banco_Regis|registers~1503_combout ;
wire \FD|Banco_Regis|registers~1506_combout ;
wire \FD|Banco_Regis|registers~1507_combout ;
wire \FD|Banco_Regis|registers~1504_combout ;
wire \FD|Banco_Regis|registers~1505_combout ;
wire \FD|Banco_Regis|registers~1508_combout ;
wire \FD|Banco_Regis|registers~1511_combout ;
wire \FD|Banco_Regis|registers~1512_combout ;
wire \FD|Banco_Regis|registers~1513_combout ;
wire \FD|Banco_Regis|registers~1519_combout ;
wire \FD|Banco_Regis|registers~1520_combout ;
wire \FD|Banco_Regis|registers~1514_combout ;
wire \FD|Banco_Regis|registers~1515_combout ;
wire \FD|Banco_Regis|registers~1516_combout ;
wire \FD|Banco_Regis|registers~1517_combout ;
wire \FD|Banco_Regis|registers~1518_combout ;
wire \FD|Banco_Regis|registers~1521_combout ;
wire \FD|Banco_Regis|DadoLidoReg2[9]~22_combout ;
wire \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a8 ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[28]~feeder_combout ;
wire \FD|Mem_dados|Memoria~65_combout ;
wire \FD|muxDepoisULA|X[8]~23_combout ;
wire \FD|Banco_Regis|registers~910_q ;
wire \FD|Banco_Regis|registers~1529_combout ;
wire \FD|Banco_Regis|registers~1530_combout ;
wire \FD|Banco_Regis|registers~1526_combout ;
wire \FD|Banco_Regis|registers~1527_combout ;
wire \FD|Banco_Regis|registers~1524_combout ;
wire \FD|Banco_Regis|registers~1525_combout ;
wire \FD|Banco_Regis|registers~1528_combout ;
wire \FD|Banco_Regis|registers~1522_combout ;
wire \FD|Banco_Regis|registers~1523_combout ;
wire \FD|Banco_Regis|registers~1531_combout ;
wire \FD|Banco_Regis|registers~1532_combout ;
wire \FD|Banco_Regis|registers~1533_combout ;
wire \FD|Banco_Regis|registers~1534_combout ;
wire \FD|Banco_Regis|registers~1535_combout ;
wire \FD|Banco_Regis|registers~1536_combout ;
wire \FD|Banco_Regis|registers~1537_combout ;
wire \FD|Banco_Regis|registers~1538_combout ;
wire \FD|Banco_Regis|registers~1539_combout ;
wire \FD|Banco_Regis|registers~1540_combout ;
wire \FD|Banco_Regis|registers~1541_combout ;
wire \FD|Banco_Regis|DadoLidoReg2[8]~23_combout ;
wire \FD|Registrador_pipeline3|DOUT[13]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a7 ;
wire \FD|Mem_dados|Memoria~66_combout ;
wire \FD|ALU|opmux|X[7]~50_combout ;
wire \FD|ALU|somaSub[7]~14_combout ;
wire \FD|ALU|opmux|X[7]~51_combout ;
wire \FD|Registrador_pipeline4|DOUT[12]~feeder_combout ;
wire \FD|muxDepoisULA|X[7]~24_combout ;
wire \FD|Banco_Regis|registers~781_q ;
wire \FD|Banco_Regis|registers~1549_combout ;
wire \FD|Banco_Regis|registers~1550_combout ;
wire \FD|Banco_Regis|registers~1542_combout ;
wire \FD|Banco_Regis|registers~1543_combout ;
wire \FD|Banco_Regis|registers~1544_combout ;
wire \FD|Banco_Regis|registers~1545_combout ;
wire \FD|Banco_Regis|registers~1546_combout ;
wire \FD|Banco_Regis|registers~1547_combout ;
wire \FD|Banco_Regis|registers~1548_combout ;
wire \FD|Banco_Regis|registers~1551_combout ;
wire \FD|Banco_Regis|registers~1552_combout ;
wire \FD|Banco_Regis|registers~1553_combout ;
wire \FD|Banco_Regis|registers~1559_combout ;
wire \FD|Banco_Regis|registers~1560_combout ;
wire \FD|Banco_Regis|registers~1554_combout ;
wire \FD|Banco_Regis|registers~1555_combout ;
wire \FD|Banco_Regis|registers~1556_combout ;
wire \FD|Banco_Regis|registers~1557_combout ;
wire \FD|Banco_Regis|registers~1558_combout ;
wire \FD|Banco_Regis|registers~1561_combout ;
wire \FD|Banco_Regis|DadoLidoReg2[7]~24_combout ;
wire \FD|Registrador_pipeline3|DOUT[12]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a1 ;
wire \FD|Mem_dados|Memoria~72_combout ;
wire \FD|ALU|somaSub[1]~2_combout ;
wire \FD|ALU|opmux|X[1]~60_combout ;
wire \FD|ALU|opmux|X[1]~61_combout ;
wire \FD|muxDepoisULA|X[1]~30_combout ;
wire \FD|Banco_Regis|registers~519feeder_combout ;
wire \FD|Banco_Regis|registers~519_q ;
wire \FD|Banco_Regis|registers~1679_combout ;
wire \FD|Banco_Regis|registers~1680_combout ;
wire \FD|Banco_Regis|registers~1672_combout ;
wire \FD|Banco_Regis|registers~1673_combout ;
wire \FD|Banco_Regis|registers~1676_combout ;
wire \FD|Banco_Regis|registers~1677_combout ;
wire \FD|Banco_Regis|registers~1674_combout ;
wire \FD|Banco_Regis|registers~1675_combout ;
wire \FD|Banco_Regis|registers~1678_combout ;
wire \FD|Banco_Regis|registers~1681_combout ;
wire \FD|Banco_Regis|registers~1662_combout ;
wire \FD|Banco_Regis|registers~1663_combout ;
wire \FD|Banco_Regis|registers~1669_combout ;
wire \FD|Banco_Regis|registers~1670_combout ;
wire \FD|Banco_Regis|registers~1664_combout ;
wire \FD|Banco_Regis|registers~1665_combout ;
wire \FD|Banco_Regis|registers~1666_combout ;
wire \FD|Banco_Regis|registers~1667_combout ;
wire \FD|Banco_Regis|registers~1668_combout ;
wire \FD|Banco_Regis|registers~1671_combout ;
wire \FD|Banco_Regis|DadoLidoReg2[1]~30_combout ;
wire \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a6 ;
wire \FD|Mem_dados|Memoria~67_combout ;
wire \FD|muxDepoisULA|X[6]~25_combout ;
wire \FD|Banco_Regis|registers~396_q ;
wire \FD|Banco_Regis|registers~2212_combout ;
wire \FD|Banco_Regis|registers~2213_combout ;
wire \FD|Banco_Regis|registers~2219_combout ;
wire \FD|Banco_Regis|registers~2220_combout ;
wire \FD|Banco_Regis|registers~2214_combout ;
wire \FD|Banco_Regis|registers~2215_combout ;
wire \FD|Banco_Regis|registers~2216_combout ;
wire \FD|Banco_Regis|registers~2217_combout ;
wire \FD|Banco_Regis|registers~2218_combout ;
wire \FD|Banco_Regis|registers~2221_combout ;
wire \FD|Banco_Regis|registers~2202_combout ;
wire \FD|Banco_Regis|registers~2203_combout ;
wire \FD|Banco_Regis|registers~2204_combout ;
wire \FD|Banco_Regis|registers~2205_combout ;
wire \FD|Banco_Regis|registers~2206_combout ;
wire \FD|Banco_Regis|registers~2207_combout ;
wire \FD|Banco_Regis|registers~2208_combout ;
wire \FD|Banco_Regis|registers~2209_combout ;
wire \FD|Banco_Regis|registers~2210_combout ;
wire \FD|Banco_Regis|registers~2211_combout ;
wire \FD|Banco_Regis|DadoLidoReg1[6]~25_combout ;
wire \FD|ALU|opmux|X[6]~52_combout ;
wire \FD|ALU|somaSub[6]~12_combout ;
wire \FD|ALU|opmux|X[6]~53_combout ;
wire \FD|Registrador_pipeline3|DOUT[43]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a5 ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[22]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[21]~feeder_combout ;
wire \FD|Mem_dados|Memoria~68_combout ;
wire \FD|muxDepoisULA|X[5]~26_combout ;
wire \FD|Banco_Regis|registers~971_q ;
wire \FD|Banco_Regis|registers~2222_combout ;
wire \FD|Banco_Regis|registers~2223_combout ;
wire \FD|Banco_Regis|registers~2224_combout ;
wire \FD|Banco_Regis|registers~2225_combout ;
wire \FD|Banco_Regis|registers~2226_combout ;
wire \FD|Banco_Regis|registers~2227_combout ;
wire \FD|Banco_Regis|registers~2228_combout ;
wire \FD|Banco_Regis|registers~2229_combout ;
wire \FD|Banco_Regis|registers~2230_combout ;
wire \FD|Banco_Regis|registers~2231_combout ;
wire \FD|Banco_Regis|registers~2232_combout ;
wire \FD|Banco_Regis|registers~2233_combout ;
wire \FD|Banco_Regis|registers~2239_combout ;
wire \FD|Banco_Regis|registers~2240_combout ;
wire \FD|Banco_Regis|registers~2234_combout ;
wire \FD|Banco_Regis|registers~2235_combout ;
wire \FD|Banco_Regis|registers~2236_combout ;
wire \FD|Banco_Regis|registers~2237_combout ;
wire \FD|Banco_Regis|registers~2238_combout ;
wire \FD|Banco_Regis|registers~2241_combout ;
wire \FD|Banco_Regis|DadoLidoReg1[5]~26_combout ;
wire \FD|ALU|opmux|X[5]~54_combout ;
wire \FD|ALU|somaSub[5]~10_combout ;
wire \FD|ALU|opmux|X[5]~55_combout ;
wire \FD|Registrador_pipeline3|DOUT[42]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a4 ;
wire \FD|Mem_dados|Memoria~69_combout ;
wire \FD|Registrador_pipeline4|DOUT[9]~feeder_combout ;
wire \FD|muxDepoisULA|X[4]~27_combout ;
wire \FD|Banco_Regis|registers~2390_combout ;
wire \FD|Banco_Regis|registers~394_q ;
wire \FD|Banco_Regis|registers~2252_combout ;
wire \FD|Banco_Regis|registers~2253_combout ;
wire \FD|Banco_Regis|registers~2254_combout ;
wire \FD|Banco_Regis|registers~2255_combout ;
wire \FD|Banco_Regis|registers~2256_combout ;
wire \FD|Banco_Regis|registers~2257_combout ;
wire \FD|Banco_Regis|registers~2258_combout ;
wire \FD|Banco_Regis|registers~2259_combout ;
wire \FD|Banco_Regis|registers~2260_combout ;
wire \FD|Banco_Regis|registers~2261_combout ;
wire \FD|Banco_Regis|registers~2249_combout ;
wire \FD|Banco_Regis|registers~2250_combout ;
wire \FD|Banco_Regis|registers~2242_combout ;
wire \FD|Banco_Regis|registers~2243_combout ;
wire \FD|Banco_Regis|registers~2246_combout ;
wire \FD|Banco_Regis|registers~2247_combout ;
wire \FD|Banco_Regis|registers~2244_combout ;
wire \FD|Banco_Regis|registers~2245_combout ;
wire \FD|Banco_Regis|registers~2248_combout ;
wire \FD|Banco_Regis|registers~2251_combout ;
wire \FD|Banco_Regis|DadoLidoReg1[4]~27_combout ;
wire \FD|ALU|opmux|X[4]~48_combout ;
wire \FD|ALU|somaSub[4]~8_combout ;
wire \FD|ALU|opmux|X[4]~49_combout ;
wire \FD|Registrador_pipeline3|DOUT[41]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a2 ;
wire \FD|Mem_dados|Memoria~71_combout ;
wire \FD|muxDepoisULA|X[2]~29_combout ;
wire \FD|Banco_Regis|registers~1000_q ;
wire \FD|Banco_Regis|registers~2282_combout ;
wire \FD|Banco_Regis|registers~2283_combout ;
wire \FD|Banco_Regis|registers~2286_combout ;
wire \FD|Banco_Regis|registers~2287_combout ;
wire \FD|Banco_Regis|registers~2284_combout ;
wire \FD|Banco_Regis|registers~2285_combout ;
wire \FD|Banco_Regis|registers~2288_combout ;
wire \FD|Banco_Regis|registers~2289_combout ;
wire \FD|Banco_Regis|registers~2290_combout ;
wire \FD|Banco_Regis|registers~2291_combout ;
wire \FD|Banco_Regis|registers~2292_combout ;
wire \FD|Banco_Regis|registers~2293_combout ;
wire \FD|Banco_Regis|registers~2299_combout ;
wire \FD|Banco_Regis|registers~2300_combout ;
wire \FD|Banco_Regis|registers~2296_combout ;
wire \FD|Banco_Regis|registers~2297_combout ;
wire \FD|Banco_Regis|registers~2294_combout ;
wire \FD|Banco_Regis|registers~2295_combout ;
wire \FD|Banco_Regis|registers~2298_combout ;
wire \FD|Banco_Regis|registers~2301_combout ;
wire \FD|Banco_Regis|DadoLidoReg1[2]~29_combout ;
wire \FD|ALU|opmux|X[2]~58_combout ;
wire \FD|ALU|somaSub[2]~4_combout ;
wire \FD|ALU|opmux|X[2]~59_combout ;
wire \FD|Registrador_pipeline3|DOUT[39]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a31 ;
wire \FD|Mem_dados|Memoria~42_combout ;
wire \FD|muxAntesULA|X[31]~0_combout ;
wire \FD|muxAntesULA|X[30]~1_combout ;
wire \FD|ALU|Bnot|Add0~60 ;
wire \FD|ALU|Bnot|Add0~62 ;
wire \FD|ALU|Bnot|Add0~63_combout ;
wire \FD|ALU|opmux|X[31]~0_combout ;
wire \FD|ALU|Bnot|Add0~61_combout ;
wire \FD|ALU|somaSub[29]~59 ;
wire \FD|ALU|somaSub[30]~61 ;
wire \FD|ALU|somaSub[31]~62_combout ;
wire \FD|ALU|opmux|X[31]~1_combout ;
wire \FD|Registrador_pipeline3|DOUT[68]~feeder_combout ;
wire \FD|Registrador_pipeline4|DOUT[36]~feeder_combout ;
wire \FD|muxDepoisULA|X[31]~0_combout ;
wire \FD|Banco_Regis|registers~869_q ;
wire \FD|Banco_Regis|registers~1702_combout ;
wire \FD|Banco_Regis|registers~1703_combout ;
wire \FD|Banco_Regis|registers~1706_combout ;
wire \FD|Banco_Regis|registers~1707_combout ;
wire \FD|Banco_Regis|registers~1704_combout ;
wire \FD|Banco_Regis|registers~1705_combout ;
wire \FD|Banco_Regis|registers~1708_combout ;
wire \FD|Banco_Regis|registers~1709_combout ;
wire \FD|Banco_Regis|registers~1710_combout ;
wire \FD|Banco_Regis|registers~1711_combout ;
wire \FD|Banco_Regis|registers~1712_combout ;
wire \FD|Banco_Regis|registers~1713_combout ;
wire \FD|Banco_Regis|registers~1719_combout ;
wire \FD|Banco_Regis|registers~1720_combout ;
wire \FD|Banco_Regis|registers~1714_combout ;
wire \FD|Banco_Regis|registers~1715_combout ;
wire \FD|Banco_Regis|registers~1716_combout ;
wire \FD|Banco_Regis|registers~1717_combout ;
wire \FD|Banco_Regis|registers~1718_combout ;
wire \FD|Banco_Regis|registers~1721_combout ;
wire \FD|Banco_Regis|DadoLidoReg1[31]~0_combout ;
wire \FD|ALU|opmux|X[0]~62_combout ;
wire \FD|ALU|opmux|X[0]~64_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[11]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[12]~feeder_combout ;
wire \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \FD|Mem_dados|Memoria~73_combout ;
wire \FD|muxDepoisULA|X[0]~31_combout ;
wire \FD|Banco_Regis|registers~998_q ;
wire \FD|Banco_Regis|registers~1682_combout ;
wire \FD|Banco_Regis|registers~1683_combout ;
wire \FD|Banco_Regis|registers~1684_combout ;
wire \FD|Banco_Regis|registers~1685_combout ;
wire \FD|Banco_Regis|registers~1686_combout ;
wire \FD|Banco_Regis|registers~1687_combout ;
wire \FD|Banco_Regis|registers~1688_combout ;
wire \FD|Banco_Regis|registers~1689_combout ;
wire \FD|Banco_Regis|registers~1690_combout ;
wire \FD|Banco_Regis|registers~1691_combout ;
wire \FD|Banco_Regis|registers~1699_combout ;
wire \FD|Banco_Regis|registers~1700_combout ;
wire \FD|Banco_Regis|registers~1692_combout ;
wire \FD|Banco_Regis|registers~1693_combout ;
wire \FD|Banco_Regis|registers~1694_combout ;
wire \FD|Banco_Regis|registers~1695_combout ;
wire \FD|Banco_Regis|registers~1696_combout ;
wire \FD|Banco_Regis|registers~1697_combout ;
wire \FD|Banco_Regis|registers~1698_combout ;
wire \FD|Banco_Regis|registers~1701_combout ;
wire \FD|Banco_Regis|DadoLidoReg2[0]~31_combout ;
wire \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a3 ;
wire \FD|Mem_dados|Memoria~70_combout ;
wire \FD|muxDepoisULA|X[3]~28_combout ;
wire \FD|Banco_Regis|registers~265_q ;
wire \FD|Banco_Regis|registers~2272_combout ;
wire \FD|Banco_Regis|registers~2273_combout ;
wire \FD|Banco_Regis|registers~2279_combout ;
wire \FD|Banco_Regis|registers~2280_combout ;
wire \FD|Banco_Regis|registers~2276_combout ;
wire \FD|Banco_Regis|registers~2277_combout ;
wire \FD|Banco_Regis|registers~2274_combout ;
wire \FD|Banco_Regis|registers~2275_combout ;
wire \FD|Banco_Regis|registers~2278_combout ;
wire \FD|Banco_Regis|registers~2281_combout ;
wire \FD|Banco_Regis|registers~2262_combout ;
wire \FD|Banco_Regis|registers~2263_combout ;
wire \FD|Banco_Regis|registers~2264_combout ;
wire \FD|Banco_Regis|registers~2265_combout ;
wire \FD|Banco_Regis|registers~2266_combout ;
wire \FD|Banco_Regis|registers~2267_combout ;
wire \FD|Banco_Regis|registers~2268_combout ;
wire \FD|Banco_Regis|registers~2269_combout ;
wire \FD|Banco_Regis|registers~2270_combout ;
wire \FD|Banco_Regis|registers~2271_combout ;
wire \FD|Banco_Regis|DadoLidoReg1[3]~28_combout ;
wire \FD|ALU|somaSub[3]~6_combout ;
wire \FD|ALU|opmux|X[3]~56_combout ;
wire \FD|ALU|opmux|X[3]~57_combout ;
wire \FD|Mem_dados|Memoria~38_combout ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[0]~feeder_combout ;
wire \FD|Mem_dados|Memoria~40_combout ;
wire \FD|Mem_dados|Memoria~39_combout ;
wire \FD|Mem_dados|Memoria~41_combout ;
wire \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a30 ;
wire \FD|Mem_dados|Memoria_rtl_0_bypass[72]~feeder_combout ;
wire \FD|Mem_dados|Memoria~43_combout ;
wire \FD|muxDepoisULA|X[30]~1_combout ;
wire \FD|Banco_Regis|registers~1060_q ;
wire \FD|Banco_Regis|registers~1729_combout ;
wire \FD|Banco_Regis|registers~1730_combout ;
wire \FD|Banco_Regis|registers~1722_combout ;
wire \FD|Banco_Regis|registers~1723_combout ;
wire \FD|Banco_Regis|registers~1726_combout ;
wire \FD|Banco_Regis|registers~1727_combout ;
wire \FD|Banco_Regis|registers~1724_combout ;
wire \FD|Banco_Regis|registers~1725_combout ;
wire \FD|Banco_Regis|registers~1728_combout ;
wire \FD|Banco_Regis|registers~1731_combout ;
wire \FD|Banco_Regis|registers~1739_combout ;
wire \FD|Banco_Regis|registers~1740_combout ;
wire \FD|Banco_Regis|registers~1732_combout ;
wire \FD|Banco_Regis|registers~1733_combout ;
wire \FD|Banco_Regis|registers~1736_combout ;
wire \FD|Banco_Regis|registers~1737_combout ;
wire \FD|Banco_Regis|registers~1734_combout ;
wire \FD|Banco_Regis|registers~1735_combout ;
wire \FD|Banco_Regis|registers~1738_combout ;
wire \FD|Banco_Regis|registers~1741_combout ;
wire \FD|Banco_Regis|DadoLidoReg1[30]~1_combout ;
wire \FD|ALU|opmux|X[30]~2_combout ;
wire \FD|ALU|somaSub[30]~60_combout ;
wire \FD|ALU|opmux|X[30]~3_combout ;
wire \FD|ALU|norZero|Equal0~0_combout ;
wire \FD|ALU|norZero|Equal0~5_combout ;
wire \FD|ALU|norZero|Equal0~6_combout ;
wire \FD|ALU|norZero|Equal0~7_combout ;
wire \FD|ALU|norZero|Equal0~4_combout ;
wire \FD|ALU|norZero|Equal0~2_combout ;
wire \FD|ALU|norZero|Equal0~1_combout ;
wire \FD|ALU|norZero|Equal0~3_combout ;
wire \FD|ALU|norZero|Equal0~8_combout ;
wire \FD|ALU|norZero|Equal0~9_combout ;
wire \FD|ALU|norZero|Equal0~10_combout ;
wire \FD|AndBEQ~combout ;
wire \FD|Registrador_pipeline3|DOUT[72]~7 ;
wire \FD|Registrador_pipeline3|DOUT[73]~9 ;
wire \FD|Registrador_pipeline3|DOUT[74]~11 ;
wire \FD|Registrador_pipeline3|DOUT[75]~13 ;
wire \FD|Registrador_pipeline3|DOUT[76]~14_combout ;
wire \FD|PC|DOUT[6]~4_combout ;
wire \BTN_RST|Add0~0_combout ;
wire \BTN_RST|temp~8_combout ;
wire \KEY[0]~input_o ;
wire \BTN_RST|Add0~1 ;
wire \BTN_RST|Add0~2_combout ;
wire \BTN_RST|Add0~3 ;
wire \BTN_RST|Add0~4_combout ;
wire \BTN_RST|Add0~5 ;
wire \BTN_RST|Add0~6_combout ;
wire \BTN_RST|Add0~7 ;
wire \BTN_RST|Add0~8_combout ;
wire \BTN_RST|Add0~9 ;
wire \BTN_RST|Add0~10_combout ;
wire \BTN_RST|Add0~11 ;
wire \BTN_RST|Add0~12_combout ;
wire \BTN_RST|Add0~13 ;
wire \BTN_RST|Add0~14_combout ;
wire \BTN_RST|temp~0_combout ;
wire \BTN_RST|Add0~15 ;
wire \BTN_RST|Add0~16_combout ;
wire \BTN_RST|Add0~17 ;
wire \BTN_RST|Add0~18_combout ;
wire \BTN_RST|temp~1_combout ;
wire \BTN_RST|Add0~19 ;
wire \BTN_RST|Add0~20_combout ;
wire \BTN_RST|temp~2_combout ;
wire \BTN_RST|Equal0~6_combout ;
wire \BTN_RST|Add0~21 ;
wire \BTN_RST|Add0~22_combout ;
wire \BTN_RST|Add0~23 ;
wire \BTN_RST|Add0~24_combout ;
wire \BTN_RST|temp~3_combout ;
wire \BTN_RST|Add0~25 ;
wire \BTN_RST|Add0~26_combout ;
wire \BTN_RST|Add0~27 ;
wire \BTN_RST|Add0~28_combout ;
wire \BTN_RST|Equal0~1_combout ;
wire \BTN_RST|Add0~29 ;
wire \BTN_RST|Add0~31 ;
wire \BTN_RST|Add0~32_combout ;
wire \BTN_RST|Add0~33 ;
wire \BTN_RST|Add0~34_combout ;
wire \BTN_RST|Add0~35 ;
wire \BTN_RST|Add0~36_combout ;
wire \BTN_RST|Add0~37 ;
wire \BTN_RST|Add0~38_combout ;
wire \BTN_RST|temp~5_combout ;
wire \BTN_RST|Add0~39 ;
wire \BTN_RST|Add0~40_combout ;
wire \BTN_RST|temp~6_combout ;
wire \BTN_RST|Add0~41 ;
wire \BTN_RST|Add0~42_combout ;
wire \BTN_RST|Add0~43 ;
wire \BTN_RST|Add0~44_combout ;
wire \BTN_RST|Equal0~2_combout ;
wire \BTN_RST|Equal0~0_combout ;
wire \BTN_RST|Add0~45 ;
wire \BTN_RST|Add0~47 ;
wire \BTN_RST|Add0~48_combout ;
wire \BTN_RST|Add0~49 ;
wire \BTN_RST|Add0~50_combout ;
wire \BTN_RST|Equal0~3_combout ;
wire \BTN_RST|Equal0~4_combout ;
wire \BTN_RST|Equal0~5_combout ;
wire \BTN_RST|Add0~46_combout ;
wire \BTN_RST|temp~7_combout ;
wire \BTN_RST|Equal0~7_combout ;
wire \BTN_RST|Add0~30_combout ;
wire \BTN_RST|temp~4_combout ;
wire \BTN_RST|Equal1~1_combout ;
wire \BTN_RST|Equal1~0_combout ;
wire \BTN_RST|output~0_combout ;
wire \BTN_RST|Equal0~9_combout ;
wire \BTN_RST|Equal0~8_combout ;
wire \BTN_RST|Equal0~10_combout ;
wire \BTN_RST|output~1_combout ;
wire \BTN_RST|output~2_combout ;
wire \UC|Controle[9]~3_combout ;
wire \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a3 ;
wire \FD|Registrador_pipeline3|DOUT[75]~12_combout ;
wire \FD|add4toPC|X[5]~6_combout ;
wire \FD|PC|DOUT[5]~5_combout ;
wire \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a2 ;
wire \FD|Registrador_pipeline3|DOUT[74]~10_combout ;
wire \FD|add4toPC|X[4]~4_combout ;
wire \FD|PC|DOUT[4]~2_combout ;
wire \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a1 ;
wire \FD|Registrador_pipeline3|DOUT[73]~8_combout ;
wire \FD|add4toPC|X[3]~2_combout ;
wire \FD|PC|DOUT[3]~0_combout ;
wire \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a15 ;
wire \FD|Registrador_pipeline2|DOUT[41]~feeder_combout ;
wire \FD|Registrador_pipeline3|DOUT[72]~6_combout ;
wire \FD|add4toPC|X[2]~0_combout ;
wire \FD|PC|DOUT[2]~1_combout ;
wire \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a31 ;
wire \UC|Equal2~0_combout ;
wire \FD|comparadorDisplay|Equal0~2_combout ;
wire \FD|comparadorDisplay|Equal0~3_combout ;
wire \FD|comparadorDisplay|Equal0~0_combout ;
wire \FD|comparadorDisplay|Equal0~1_combout ;
wire \FD|comparadorDisplay|Equal0~4_combout ;
wire \FD|comparadorDisplay|Equal0~5_combout ;
wire \FD|comparadorDisplay|Equal0~6_combout ;
wire \FD|comparadorDisplay|Equal0~8_combout ;
wire \FD|comparadorDisplay|Equal0~7_combout ;
wire \FD|comparadorDisplay|Equal0~9_combout ;
wire \FD|comparadorDisplay|Equal0~10_combout ;
wire \registradosDisplay|DOUT[0]~feeder_combout ;
wire \registradosDisplay|DOUT[1]~feeder_combout ;
wire \display0|rascSaida7seg[0]~0_combout ;
wire \display0|rascSaida7seg[0]~1_combout ;
wire \display0|rascSaida7seg[1]~2_combout ;
wire \display0|rascSaida7seg[1]~3_combout ;
wire \display0|rascSaida7seg[2]~4_combout ;
wire \display0|rascSaida7seg[2]~5_combout ;
wire \display0|rascSaida7seg[3]~6_combout ;
wire \display0|rascSaida7seg[3]~7_combout ;
wire \display0|rascSaida7seg[4]~8_combout ;
wire \display0|rascSaida7seg[4]~9_combout ;
wire \display0|rascSaida7seg[5]~10_combout ;
wire \display0|rascSaida7seg[5]~11_combout ;
wire \display0|rascSaida7seg[6]~12_combout ;
wire \display0|rascSaida7seg[6]~13_combout ;
wire \registradosDisplay|DOUT[4]~feeder_combout ;
wire \registradosDisplay|DOUT[5]~feeder_combout ;
wire \registradosDisplay|DOUT[7]~feeder_combout ;
wire \display1|rascSaida7seg[0]~0_combout ;
wire \display1|rascSaida7seg[0]~1_combout ;
wire \display1|rascSaida7seg[1]~2_combout ;
wire \display1|rascSaida7seg[1]~3_combout ;
wire \display1|rascSaida7seg[2]~4_combout ;
wire \display1|rascSaida7seg[2]~5_combout ;
wire \display1|rascSaida7seg[3]~6_combout ;
wire \display1|rascSaida7seg[3]~7_combout ;
wire \display1|rascSaida7seg[4]~8_combout ;
wire \display1|rascSaida7seg[4]~9_combout ;
wire \display1|rascSaida7seg[5]~10_combout ;
wire \display1|rascSaida7seg[5]~11_combout ;
wire \display1|rascSaida7seg[6]~12_combout ;
wire \display1|rascSaida7seg[6]~13_combout ;
wire \registradosDisplay|DOUT[8]~feeder_combout ;
wire \display2|rascSaida7seg[0]~0_combout ;
wire \display2|rascSaida7seg[0]~1_combout ;
wire \display2|rascSaida7seg[1]~2_combout ;
wire \display2|rascSaida7seg[1]~3_combout ;
wire \display2|rascSaida7seg[2]~4_combout ;
wire \display2|rascSaida7seg[2]~5_combout ;
wire \display2|rascSaida7seg[3]~6_combout ;
wire \display2|rascSaida7seg[3]~7_combout ;
wire \display2|rascSaida7seg[4]~8_combout ;
wire \display2|rascSaida7seg[4]~9_combout ;
wire \display2|rascSaida7seg[5]~10_combout ;
wire \display2|rascSaida7seg[5]~11_combout ;
wire \display2|rascSaida7seg[6]~12_combout ;
wire \display2|rascSaida7seg[6]~13_combout ;
wire \registradosDisplay|DOUT[15]~feeder_combout ;
wire \registradosDisplay|DOUT[13]~feeder_combout ;
wire \display3|rascSaida7seg[0]~0_combout ;
wire \display3|rascSaida7seg[0]~1_combout ;
wire \display3|rascSaida7seg[1]~2_combout ;
wire \display3|rascSaida7seg[1]~3_combout ;
wire \display3|rascSaida7seg[2]~4_combout ;
wire \display3|rascSaida7seg[2]~5_combout ;
wire \display3|rascSaida7seg[3]~6_combout ;
wire \display3|rascSaida7seg[3]~7_combout ;
wire \display3|rascSaida7seg[4]~8_combout ;
wire \display3|rascSaida7seg[4]~9_combout ;
wire \display3|rascSaida7seg[5]~10_combout ;
wire \display3|rascSaida7seg[5]~11_combout ;
wire \display3|rascSaida7seg[6]~12_combout ;
wire \display3|rascSaida7seg[6]~13_combout ;
wire \registradosDisplay|DOUT[19]~feeder_combout ;
wire \display4|rascSaida7seg[0]~0_combout ;
wire \display4|rascSaida7seg[0]~1_combout ;
wire \display4|rascSaida7seg[1]~2_combout ;
wire \display4|rascSaida7seg[1]~3_combout ;
wire \display4|rascSaida7seg[2]~4_combout ;
wire \display4|rascSaida7seg[2]~5_combout ;
wire \display4|rascSaida7seg[3]~6_combout ;
wire \display4|rascSaida7seg[3]~7_combout ;
wire \display4|rascSaida7seg[4]~8_combout ;
wire \display4|rascSaida7seg[4]~9_combout ;
wire \display4|rascSaida7seg[5]~10_combout ;
wire \display4|rascSaida7seg[5]~11_combout ;
wire \display4|rascSaida7seg[6]~12_combout ;
wire \display4|rascSaida7seg[6]~13_combout ;
wire \registradosDisplay|DOUT[23]~feeder_combout ;
wire \registradosDisplay|DOUT[20]~feeder_combout ;
wire \registradosDisplay|DOUT[21]~feeder_combout ;
wire \display5|rascSaida7seg[0]~0_combout ;
wire \display5|rascSaida7seg[0]~1_combout ;
wire \display5|rascSaida7seg[1]~2_combout ;
wire \display5|rascSaida7seg[1]~3_combout ;
wire \display5|rascSaida7seg[2]~4_combout ;
wire \display5|rascSaida7seg[2]~5_combout ;
wire \display5|rascSaida7seg[3]~6_combout ;
wire \display5|rascSaida7seg[3]~7_combout ;
wire \display5|rascSaida7seg[4]~8_combout ;
wire \display5|rascSaida7seg[4]~9_combout ;
wire \display5|rascSaida7seg[5]~10_combout ;
wire \display5|rascSaida7seg[5]~11_combout ;
wire \display5|rascSaida7seg[6]~12_combout ;
wire \display5|rascSaida7seg[6]~13_combout ;
wire \FD|Registrador_pipeline3|DOUT[71]~feeder_combout ;
wire \FD|MuxProxPC|X[1]~0_combout ;
wire \display6|rascSaida7seg[0]~0_combout ;
wire \display6|rascSaida7seg[1]~1_combout ;
wire \display6|rascSaida7seg~2_combout ;
wire \display6|rascSaida7seg[3]~3_combout ;
wire \display6|rascSaida7seg[4]~4_combout ;
wire \display6|rascSaida7seg[5]~5_combout ;
wire \display6|rascSaida7seg[6]~6_combout ;
wire \FD|Registrador_pipeline3|DOUT[76]~15 ;
wire \FD|Registrador_pipeline3|DOUT[77]~16_combout ;
wire \FD|add4toPC|X[6]~9 ;
wire \FD|add4toPC|X[7]~10_combout ;
wire \FD|PC|DOUT[7]~3_combout ;
wire \display7|rascSaida7seg[0]~0_combout ;
wire \display7|rascSaida7seg[1]~1_combout ;
wire \display7|rascSaida7seg[2]~2_combout ;
wire \display7|rascSaida7seg[3]~3_combout ;
wire \display7|rascSaida7seg[4]~4_combout ;
wire \display7|rascSaida7seg[5]~5_combout ;
wire \display7|rascSaida7seg[6]~6_combout ;
wire [0:74] \FD|Mem_dados|Memoria_rtl_0_bypass ;
wire [0:25] \BTN_CLK|temp ;
wire [0:25] \BTN_RST|temp ;
wire [3:0] \BTN_CLK|output ;
wire [31:0] \registradosDisplay|DOUT ;
wire [146:0] \FD|Registrador_pipeline2|DOUT ;
wire [70:0] \FD|Registrador_pipeline4|DOUT ;
wire [3:0] \BTN_RST|output ;
wire [106:0] \FD|Registrador_pipeline3|DOUT ;
wire [31:0] \FD|PC|DOUT ;

wire [35:0] \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [35:0] \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0~portadataout  = \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a1  = \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a2  = \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a3  = \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a4  = \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a5  = \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a6  = \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a7  = \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a8  = \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a9  = \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a10  = \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a11  = \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a12  = \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a13  = \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a14  = \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a15  = \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  = \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  = \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  = \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  = \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  = \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  = \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  = \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  = \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];
assign \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  = \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [24];
assign \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  = \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [25];
assign \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a26  = \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [26];
assign \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a27  = \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [27];
assign \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a28  = \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [28];
assign \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a29  = \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [29];
assign \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a30  = \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [30];
assign \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a31  = \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [31];

assign \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0~portbdataout  = \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a1  = \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a2  = \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a3  = \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a4  = \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a5  = \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a6  = \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a7  = \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a8  = \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a9  = \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a10  = \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a11  = \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a12  = \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a13  = \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a14  = \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a15  = \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a16  = \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a17  = \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a18  = \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a19  = \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a20  = \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a21  = \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a22  = \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a23  = \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a24  = \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a25  = \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a26  = \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a27  = \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a28  = \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a29  = \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a30  = \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a31  = \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(\UC|Equal2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(\UC|Equal1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(\UC|Controle[4]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(\UC|Equal1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDR[4]~output (
	.i(\UC|Controle[4]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDR[5]~output (
	.i(!\UC|Equal0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDR[6]~output (
	.i(\UC|Equal1~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LEDR[7]~output (
	.i(\UC|Controle[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LEDR[8]~output (
	.i(!\UC|Equal0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LEDR[9]~output (
	.i(\UC|Controle[9]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LEDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LEDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \LEDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \LEDR[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \LEDR[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LEDR[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \LEDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[16]~output .bus_hold = "false";
defparam \LEDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \LEDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[17]~output .bus_hold = "false";
defparam \LEDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \LEDG[0]~output (
	.i(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a26 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[0]~output .bus_hold = "false";
defparam \LEDG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \LEDG[1]~output (
	.i(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a27 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \LEDG[2]~output (
	.i(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a28 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \LEDG[3]~output (
	.i(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a29 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[3]~output .bus_hold = "false";
defparam \LEDG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \LEDG[4]~output (
	.i(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a30 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[4]~output .bus_hold = "false";
defparam \LEDG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \LEDG[5]~output (
	.i(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a31 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[5]~output .bus_hold = "false";
defparam \LEDG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \LEDG[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[6]~output .bus_hold = "false";
defparam \LEDG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \LEDG[7]~output (
	.i(\FD|comparadorDisplay|Equal0~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[7]~output .bus_hold = "false";
defparam \LEDG[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \LEDG[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[8]~output .bus_hold = "false";
defparam \LEDG[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\display0|rascSaida7seg[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\display0|rascSaida7seg[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\display0|rascSaida7seg[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\display0|rascSaida7seg[3]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\display0|rascSaida7seg[4]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\display0|rascSaida7seg[5]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(\display0|rascSaida7seg[6]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\display1|rascSaida7seg[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(\display1|rascSaida7seg[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(\display1|rascSaida7seg[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(\display1|rascSaida7seg[3]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(\display1|rascSaida7seg[4]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(\display1|rascSaida7seg[5]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(\display1|rascSaida7seg[6]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(\display2|rascSaida7seg[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(\display2|rascSaida7seg[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(\display2|rascSaida7seg[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(\display2|rascSaida7seg[3]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(\display2|rascSaida7seg[4]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(\display2|rascSaida7seg[5]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(\display2|rascSaida7seg[6]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(\display3|rascSaida7seg[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(\display3|rascSaida7seg[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(\display3|rascSaida7seg[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(\display3|rascSaida7seg[3]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(\display3|rascSaida7seg[4]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(\display3|rascSaida7seg[5]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(\display3|rascSaida7seg[6]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(\display4|rascSaida7seg[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(\display4|rascSaida7seg[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(\display4|rascSaida7seg[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(\display4|rascSaida7seg[3]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(\display4|rascSaida7seg[4]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(\display4|rascSaida7seg[5]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(\display4|rascSaida7seg[6]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(\display5|rascSaida7seg[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(\display5|rascSaida7seg[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(\display5|rascSaida7seg[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(\display5|rascSaida7seg[3]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(\display5|rascSaida7seg[4]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(\display5|rascSaida7seg[5]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX5[6]~output (
	.i(\display5|rascSaida7seg[6]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \HEX6[0]~output (
	.i(\display6|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \HEX6[1]~output (
	.i(!\display6|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \HEX6[2]~output (
	.i(\display6|rascSaida7seg~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \HEX6[3]~output (
	.i(\display6|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \HEX6[4]~output (
	.i(!\display6|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \HEX6[5]~output (
	.i(\display6|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \HEX6[6]~output (
	.i(\display6|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \HEX7[0]~output (
	.i(\display7|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(\display7|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \HEX7[2]~output (
	.i(\display7|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \HEX7[3]~output (
	.i(\display7|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \HEX7[4]~output (
	.i(\display7|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \HEX7[5]~output (
	.i(\display7|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \HEX7[6]~output (
	.i(\display7|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X107_Y51_N6
cycloneive_lcell_comb \BTN_CLK|Add0~0 (
// Equation(s):
// \BTN_CLK|Add0~0_combout  = \BTN_CLK|temp [25] $ (VCC)
// \BTN_CLK|Add0~1  = CARRY(\BTN_CLK|temp [25])

	.dataa(gnd),
	.datab(\BTN_CLK|temp [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\BTN_CLK|Add0~0_combout ),
	.cout(\BTN_CLK|Add0~1 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~0 .lut_mask = 16'h33CC;
defparam \BTN_CLK|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y50_N4
cycloneive_lcell_comb \BTN_CLK|Add0~30 (
// Equation(s):
// \BTN_CLK|Add0~30_combout  = (\BTN_CLK|temp [10] & (!\BTN_CLK|Add0~29 )) # (!\BTN_CLK|temp [10] & ((\BTN_CLK|Add0~29 ) # (GND)))
// \BTN_CLK|Add0~31  = CARRY((!\BTN_CLK|Add0~29 ) # (!\BTN_CLK|temp [10]))

	.dataa(\BTN_CLK|temp [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_CLK|Add0~29 ),
	.combout(\BTN_CLK|Add0~30_combout ),
	.cout(\BTN_CLK|Add0~31 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~30 .lut_mask = 16'h5A5F;
defparam \BTN_CLK|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y50_N6
cycloneive_lcell_comb \BTN_CLK|Add0~32 (
// Equation(s):
// \BTN_CLK|Add0~32_combout  = (\BTN_CLK|temp [9] & (\BTN_CLK|Add0~31  $ (GND))) # (!\BTN_CLK|temp [9] & (!\BTN_CLK|Add0~31  & VCC))
// \BTN_CLK|Add0~33  = CARRY((\BTN_CLK|temp [9] & !\BTN_CLK|Add0~31 ))

	.dataa(\BTN_CLK|temp [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_CLK|Add0~31 ),
	.combout(\BTN_CLK|Add0~32_combout ),
	.cout(\BTN_CLK|Add0~33 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~32 .lut_mask = 16'hA50A;
defparam \BTN_CLK|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X107_Y50_N7
dffeas \BTN_CLK|temp[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|Add0~32_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [9]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[9] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y50_N28
cycloneive_lcell_comb \BTN_CLK|Equal0~1 (
// Equation(s):
// \BTN_CLK|Equal0~1_combout  = (!\BTN_CLK|temp [9] & (!\BTN_CLK|temp [12] & (!\BTN_CLK|temp [14] & !\BTN_CLK|temp [11])))

	.dataa(\BTN_CLK|temp [9]),
	.datab(\BTN_CLK|temp [12]),
	.datac(\BTN_CLK|temp [14]),
	.datad(\BTN_CLK|temp [11]),
	.cin(gnd),
	.combout(\BTN_CLK|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|Equal0~1 .lut_mask = 16'h0001;
defparam \BTN_CLK|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y51_N8
cycloneive_lcell_comb \BTN_CLK|Equal0~0 (
// Equation(s):
// \BTN_CLK|Equal0~0_combout  = (!\BTN_CLK|temp [17] & (!\BTN_CLK|temp [19] & (!\BTN_CLK|temp [21] & !\BTN_CLK|temp [20])))

	.dataa(\BTN_CLK|temp [17]),
	.datab(\BTN_CLK|temp [19]),
	.datac(\BTN_CLK|temp [21]),
	.datad(\BTN_CLK|temp [20]),
	.cin(gnd),
	.combout(\BTN_CLK|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|Equal0~0 .lut_mask = 16'h0001;
defparam \BTN_CLK|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y50_N12
cycloneive_lcell_comb \BTN_CLK|Equal0~3 (
// Equation(s):
// \BTN_CLK|Equal0~3_combout  = (!\BTN_CLK|temp [25] & (!\BTN_CLK|temp [24] & (!\BTN_CLK|temp [22] & !\BTN_CLK|temp [23])))

	.dataa(\BTN_CLK|temp [25]),
	.datab(\BTN_CLK|temp [24]),
	.datac(\BTN_CLK|temp [22]),
	.datad(\BTN_CLK|temp [23]),
	.cin(gnd),
	.combout(\BTN_CLK|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|Equal0~3 .lut_mask = 16'h0001;
defparam \BTN_CLK|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y50_N10
cycloneive_lcell_comb \BTN_CLK|Equal0~9 (
// Equation(s):
// \BTN_CLK|Equal0~9_combout  = (\BTN_CLK|Equal0~2_combout  & (\BTN_CLK|Equal0~1_combout  & (\BTN_CLK|Equal0~0_combout  & \BTN_CLK|Equal0~3_combout )))

	.dataa(\BTN_CLK|Equal0~2_combout ),
	.datab(\BTN_CLK|Equal0~1_combout ),
	.datac(\BTN_CLK|Equal0~0_combout ),
	.datad(\BTN_CLK|Equal0~3_combout ),
	.cin(gnd),
	.combout(\BTN_CLK|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|Equal0~9 .lut_mask = 16'h8000;
defparam \BTN_CLK|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y50_N22
cycloneive_lcell_comb \BTN_CLK|Equal0~10 (
// Equation(s):
// \BTN_CLK|Equal0~10_combout  = (!\BTN_CLK|temp [1] & (!\BTN_CLK|temp [0] & (\BTN_CLK|Equal0~8_combout  & \BTN_CLK|Equal0~9_combout )))

	.dataa(\BTN_CLK|temp [1]),
	.datab(\BTN_CLK|temp [0]),
	.datac(\BTN_CLK|Equal0~8_combout ),
	.datad(\BTN_CLK|Equal0~9_combout ),
	.cin(gnd),
	.combout(\BTN_CLK|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|Equal0~10 .lut_mask = 16'h1000;
defparam \BTN_CLK|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y50_N8
cycloneive_lcell_comb \BTN_CLK|Add0~34 (
// Equation(s):
// \BTN_CLK|Add0~34_combout  = (\BTN_CLK|temp [8] & (!\BTN_CLK|Add0~33 )) # (!\BTN_CLK|temp [8] & ((\BTN_CLK|Add0~33 ) # (GND)))
// \BTN_CLK|Add0~35  = CARRY((!\BTN_CLK|Add0~33 ) # (!\BTN_CLK|temp [8]))

	.dataa(gnd),
	.datab(\BTN_CLK|temp [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_CLK|Add0~33 ),
	.combout(\BTN_CLK|Add0~34_combout ),
	.cout(\BTN_CLK|Add0~35 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~34 .lut_mask = 16'h3C3F;
defparam \BTN_CLK|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y50_N9
dffeas \BTN_CLK|temp[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|Add0~34_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [8]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[8] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y50_N10
cycloneive_lcell_comb \BTN_CLK|Add0~36 (
// Equation(s):
// \BTN_CLK|Add0~36_combout  = (\BTN_CLK|temp [7] & (\BTN_CLK|Add0~35  $ (GND))) # (!\BTN_CLK|temp [7] & (!\BTN_CLK|Add0~35  & VCC))
// \BTN_CLK|Add0~37  = CARRY((\BTN_CLK|temp [7] & !\BTN_CLK|Add0~35 ))

	.dataa(\BTN_CLK|temp [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_CLK|Add0~35 ),
	.combout(\BTN_CLK|Add0~36_combout ),
	.cout(\BTN_CLK|Add0~37 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~36 .lut_mask = 16'hA50A;
defparam \BTN_CLK|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y50_N11
dffeas \BTN_CLK|temp[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|Add0~36_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [7]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[7] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y50_N12
cycloneive_lcell_comb \BTN_CLK|Add0~38 (
// Equation(s):
// \BTN_CLK|Add0~38_combout  = (\BTN_CLK|temp [6] & (!\BTN_CLK|Add0~37 )) # (!\BTN_CLK|temp [6] & ((\BTN_CLK|Add0~37 ) # (GND)))
// \BTN_CLK|Add0~39  = CARRY((!\BTN_CLK|Add0~37 ) # (!\BTN_CLK|temp [6]))

	.dataa(gnd),
	.datab(\BTN_CLK|temp [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_CLK|Add0~37 ),
	.combout(\BTN_CLK|Add0~38_combout ),
	.cout(\BTN_CLK|Add0~39 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~38 .lut_mask = 16'h3C3F;
defparam \BTN_CLK|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y50_N28
cycloneive_lcell_comb \BTN_CLK|temp~9 (
// Equation(s):
// \BTN_CLK|temp~9_combout  = (!\BTN_CLK|Equal0~10_combout  & \BTN_CLK|Add0~38_combout )

	.dataa(gnd),
	.datab(\BTN_CLK|Equal0~10_combout ),
	.datac(gnd),
	.datad(\BTN_CLK|Add0~38_combout ),
	.cin(gnd),
	.combout(\BTN_CLK|temp~9_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|temp~9 .lut_mask = 16'h3300;
defparam \BTN_CLK|temp~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y50_N29
dffeas \BTN_CLK|temp[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|temp~9_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [6]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[6] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y50_N14
cycloneive_lcell_comb \BTN_CLK|Add0~40 (
// Equation(s):
// \BTN_CLK|Add0~40_combout  = (\BTN_CLK|temp [5] & (\BTN_CLK|Add0~39  $ (GND))) # (!\BTN_CLK|temp [5] & (!\BTN_CLK|Add0~39  & VCC))
// \BTN_CLK|Add0~41  = CARRY((\BTN_CLK|temp [5] & !\BTN_CLK|Add0~39 ))

	.dataa(\BTN_CLK|temp [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_CLK|Add0~39 ),
	.combout(\BTN_CLK|Add0~40_combout ),
	.cout(\BTN_CLK|Add0~41 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~40 .lut_mask = 16'hA50A;
defparam \BTN_CLK|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y50_N30
cycloneive_lcell_comb \BTN_CLK|temp~10 (
// Equation(s):
// \BTN_CLK|temp~10_combout  = (\BTN_CLK|Add0~40_combout  & !\BTN_CLK|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN_CLK|Add0~40_combout ),
	.datad(\BTN_CLK|Equal0~10_combout ),
	.cin(gnd),
	.combout(\BTN_CLK|temp~10_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|temp~10 .lut_mask = 16'h00F0;
defparam \BTN_CLK|temp~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y50_N31
dffeas \BTN_CLK|temp[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|temp~10_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [5]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[5] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y50_N16
cycloneive_lcell_comb \BTN_CLK|Add0~42 (
// Equation(s):
// \BTN_CLK|Add0~42_combout  = (\BTN_CLK|temp [4] & (!\BTN_CLK|Add0~41 )) # (!\BTN_CLK|temp [4] & ((\BTN_CLK|Add0~41 ) # (GND)))
// \BTN_CLK|Add0~43  = CARRY((!\BTN_CLK|Add0~41 ) # (!\BTN_CLK|temp [4]))

	.dataa(gnd),
	.datab(\BTN_CLK|temp [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_CLK|Add0~41 ),
	.combout(\BTN_CLK|Add0~42_combout ),
	.cout(\BTN_CLK|Add0~43 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~42 .lut_mask = 16'h3C3F;
defparam \BTN_CLK|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y50_N17
dffeas \BTN_CLK|temp[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|Add0~42_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [4]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[4] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y50_N18
cycloneive_lcell_comb \BTN_CLK|Add0~44 (
// Equation(s):
// \BTN_CLK|Add0~44_combout  = (\BTN_CLK|temp [3] & (\BTN_CLK|Add0~43  $ (GND))) # (!\BTN_CLK|temp [3] & (!\BTN_CLK|Add0~43  & VCC))
// \BTN_CLK|Add0~45  = CARRY((\BTN_CLK|temp [3] & !\BTN_CLK|Add0~43 ))

	.dataa(gnd),
	.datab(\BTN_CLK|temp [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_CLK|Add0~43 ),
	.combout(\BTN_CLK|Add0~44_combout ),
	.cout(\BTN_CLK|Add0~45 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~44 .lut_mask = 16'hC30C;
defparam \BTN_CLK|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y50_N19
dffeas \BTN_CLK|temp[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|Add0~44_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [3]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[3] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y50_N30
cycloneive_lcell_comb \BTN_CLK|Equal0~2 (
// Equation(s):
// \BTN_CLK|Equal0~2_combout  = (!\BTN_CLK|temp [3] & (!\BTN_CLK|temp [7] & (!\BTN_CLK|temp [8] & !\BTN_CLK|temp [4])))

	.dataa(\BTN_CLK|temp [3]),
	.datab(\BTN_CLK|temp [7]),
	.datac(\BTN_CLK|temp [8]),
	.datad(\BTN_CLK|temp [4]),
	.cin(gnd),
	.combout(\BTN_CLK|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|Equal0~2 .lut_mask = 16'h0001;
defparam \BTN_CLK|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y50_N2
cycloneive_lcell_comb \BTN_CLK|Equal0~4 (
// Equation(s):
// \BTN_CLK|Equal0~4_combout  = (!\BTN_CLK|temp [0] & (!\BTN_CLK|temp [1] & \BTN_CLK|Equal0~3_combout ))

	.dataa(gnd),
	.datab(\BTN_CLK|temp [0]),
	.datac(\BTN_CLK|temp [1]),
	.datad(\BTN_CLK|Equal0~3_combout ),
	.cin(gnd),
	.combout(\BTN_CLK|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|Equal0~4 .lut_mask = 16'h0300;
defparam \BTN_CLK|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y50_N24
cycloneive_lcell_comb \BTN_CLK|Equal0~5 (
// Equation(s):
// \BTN_CLK|Equal0~5_combout  = (\BTN_CLK|Equal0~2_combout  & (\BTN_CLK|Equal0~1_combout  & (\BTN_CLK|Equal0~0_combout  & \BTN_CLK|Equal0~4_combout )))

	.dataa(\BTN_CLK|Equal0~2_combout ),
	.datab(\BTN_CLK|Equal0~1_combout ),
	.datac(\BTN_CLK|Equal0~0_combout ),
	.datad(\BTN_CLK|Equal0~4_combout ),
	.cin(gnd),
	.combout(\BTN_CLK|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|Equal0~5 .lut_mask = 16'h8000;
defparam \BTN_CLK|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y50_N10
cycloneive_lcell_comb \BTN_CLK|Equal0~6 (
// Equation(s):
// \BTN_CLK|Equal0~6_combout  = (\BTN_CLK|temp [16] & (\BTN_CLK|temp [18] & (\BTN_CLK|temp [13] & \BTN_CLK|temp [15])))

	.dataa(\BTN_CLK|temp [16]),
	.datab(\BTN_CLK|temp [18]),
	.datac(\BTN_CLK|temp [13]),
	.datad(\BTN_CLK|temp [15]),
	.cin(gnd),
	.combout(\BTN_CLK|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|Equal0~6 .lut_mask = 16'h8000;
defparam \BTN_CLK|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y50_N20
cycloneive_lcell_comb \BTN_CLK|Add0~46 (
// Equation(s):
// \BTN_CLK|Add0~46_combout  = (\BTN_CLK|temp [2] & (!\BTN_CLK|Add0~45 )) # (!\BTN_CLK|temp [2] & ((\BTN_CLK|Add0~45 ) # (GND)))
// \BTN_CLK|Add0~47  = CARRY((!\BTN_CLK|Add0~45 ) # (!\BTN_CLK|temp [2]))

	.dataa(gnd),
	.datab(\BTN_CLK|temp [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_CLK|Add0~45 ),
	.combout(\BTN_CLK|Add0~46_combout ),
	.cout(\BTN_CLK|Add0~47 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~46 .lut_mask = 16'h3C3F;
defparam \BTN_CLK|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y50_N28
cycloneive_lcell_comb \BTN_CLK|temp~11 (
// Equation(s):
// \BTN_CLK|temp~11_combout  = (\BTN_CLK|Add0~46_combout  & (((!\BTN_CLK|Equal0~6_combout ) # (!\BTN_CLK|Equal0~5_combout )) # (!\BTN_CLK|Equal0~7_combout )))

	.dataa(\BTN_CLK|Equal0~7_combout ),
	.datab(\BTN_CLK|Equal0~5_combout ),
	.datac(\BTN_CLK|Equal0~6_combout ),
	.datad(\BTN_CLK|Add0~46_combout ),
	.cin(gnd),
	.combout(\BTN_CLK|temp~11_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|temp~11 .lut_mask = 16'h7F00;
defparam \BTN_CLK|temp~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y50_N29
dffeas \BTN_CLK|temp[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|temp~11_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[2] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y50_N22
cycloneive_lcell_comb \BTN_CLK|Add0~48 (
// Equation(s):
// \BTN_CLK|Add0~48_combout  = (\BTN_CLK|temp [1] & (\BTN_CLK|Add0~47  $ (GND))) # (!\BTN_CLK|temp [1] & (!\BTN_CLK|Add0~47  & VCC))
// \BTN_CLK|Add0~49  = CARRY((\BTN_CLK|temp [1] & !\BTN_CLK|Add0~47 ))

	.dataa(\BTN_CLK|temp [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_CLK|Add0~47 ),
	.combout(\BTN_CLK|Add0~48_combout ),
	.cout(\BTN_CLK|Add0~49 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~48 .lut_mask = 16'hA50A;
defparam \BTN_CLK|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y50_N23
dffeas \BTN_CLK|temp[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|Add0~48_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[1] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y50_N24
cycloneive_lcell_comb \BTN_CLK|Add0~50 (
// Equation(s):
// \BTN_CLK|Add0~50_combout  = \BTN_CLK|Add0~49  $ (\BTN_CLK|temp [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BTN_CLK|temp [0]),
	.cin(\BTN_CLK|Add0~49 ),
	.combout(\BTN_CLK|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|Add0~50 .lut_mask = 16'h0FF0;
defparam \BTN_CLK|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y50_N25
dffeas \BTN_CLK|temp[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|Add0~50_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[0] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y50_N0
cycloneive_lcell_comb \BTN_CLK|temp~2 (
// Equation(s):
// \BTN_CLK|temp~2_combout  = (\BTN_CLK|temp [0]) # (\BTN_CLK|temp [1])

	.dataa(gnd),
	.datab(\BTN_CLK|temp [0]),
	.datac(\BTN_CLK|temp [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\BTN_CLK|temp~2_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|temp~2 .lut_mask = 16'hFCFC;
defparam \BTN_CLK|temp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y51_N0
cycloneive_lcell_comb \BTN_CLK|temp~3 (
// Equation(s):
// \BTN_CLK|temp~3_combout  = (\BTN_CLK|Add0~0_combout  & (((\BTN_CLK|temp~2_combout ) # (!\BTN_CLK|Equal0~9_combout )) # (!\BTN_CLK|Equal0~8_combout )))

	.dataa(\BTN_CLK|Add0~0_combout ),
	.datab(\BTN_CLK|Equal0~8_combout ),
	.datac(\BTN_CLK|temp~2_combout ),
	.datad(\BTN_CLK|Equal0~9_combout ),
	.cin(gnd),
	.combout(\BTN_CLK|temp~3_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|temp~3 .lut_mask = 16'hA2AA;
defparam \BTN_CLK|temp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y51_N1
dffeas \BTN_CLK|temp[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|temp~3_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [25]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[25] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y51_N8
cycloneive_lcell_comb \BTN_CLK|Add0~2 (
// Equation(s):
// \BTN_CLK|Add0~2_combout  = (\BTN_CLK|temp [24] & (!\BTN_CLK|Add0~1 )) # (!\BTN_CLK|temp [24] & ((\BTN_CLK|Add0~1 ) # (GND)))
// \BTN_CLK|Add0~3  = CARRY((!\BTN_CLK|Add0~1 ) # (!\BTN_CLK|temp [24]))

	.dataa(gnd),
	.datab(\BTN_CLK|temp [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_CLK|Add0~1 ),
	.combout(\BTN_CLK|Add0~2_combout ),
	.cout(\BTN_CLK|Add0~3 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~2 .lut_mask = 16'h3C3F;
defparam \BTN_CLK|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y51_N9
dffeas \BTN_CLK|temp[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|Add0~2_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [24]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[24] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y51_N10
cycloneive_lcell_comb \BTN_CLK|Add0~4 (
// Equation(s):
// \BTN_CLK|Add0~4_combout  = (\BTN_CLK|temp [23] & (\BTN_CLK|Add0~3  $ (GND))) # (!\BTN_CLK|temp [23] & (!\BTN_CLK|Add0~3  & VCC))
// \BTN_CLK|Add0~5  = CARRY((\BTN_CLK|temp [23] & !\BTN_CLK|Add0~3 ))

	.dataa(\BTN_CLK|temp [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_CLK|Add0~3 ),
	.combout(\BTN_CLK|Add0~4_combout ),
	.cout(\BTN_CLK|Add0~5 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~4 .lut_mask = 16'hA50A;
defparam \BTN_CLK|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y51_N11
dffeas \BTN_CLK|temp[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|Add0~4_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [23]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[23] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y51_N12
cycloneive_lcell_comb \BTN_CLK|Add0~6 (
// Equation(s):
// \BTN_CLK|Add0~6_combout  = (\BTN_CLK|temp [22] & (!\BTN_CLK|Add0~5 )) # (!\BTN_CLK|temp [22] & ((\BTN_CLK|Add0~5 ) # (GND)))
// \BTN_CLK|Add0~7  = CARRY((!\BTN_CLK|Add0~5 ) # (!\BTN_CLK|temp [22]))

	.dataa(\BTN_CLK|temp [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_CLK|Add0~5 ),
	.combout(\BTN_CLK|Add0~6_combout ),
	.cout(\BTN_CLK|Add0~7 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~6 .lut_mask = 16'h5A5F;
defparam \BTN_CLK|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y51_N13
dffeas \BTN_CLK|temp[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|Add0~6_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [22]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[22] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y51_N14
cycloneive_lcell_comb \BTN_CLK|Add0~8 (
// Equation(s):
// \BTN_CLK|Add0~8_combout  = (\BTN_CLK|temp [21] & (\BTN_CLK|Add0~7  $ (GND))) # (!\BTN_CLK|temp [21] & (!\BTN_CLK|Add0~7  & VCC))
// \BTN_CLK|Add0~9  = CARRY((\BTN_CLK|temp [21] & !\BTN_CLK|Add0~7 ))

	.dataa(gnd),
	.datab(\BTN_CLK|temp [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_CLK|Add0~7 ),
	.combout(\BTN_CLK|Add0~8_combout ),
	.cout(\BTN_CLK|Add0~9 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~8 .lut_mask = 16'hC30C;
defparam \BTN_CLK|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y51_N15
dffeas \BTN_CLK|temp[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|Add0~8_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [21]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[21] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y51_N16
cycloneive_lcell_comb \BTN_CLK|Add0~10 (
// Equation(s):
// \BTN_CLK|Add0~10_combout  = (\BTN_CLK|temp [20] & (!\BTN_CLK|Add0~9 )) # (!\BTN_CLK|temp [20] & ((\BTN_CLK|Add0~9 ) # (GND)))
// \BTN_CLK|Add0~11  = CARRY((!\BTN_CLK|Add0~9 ) # (!\BTN_CLK|temp [20]))

	.dataa(gnd),
	.datab(\BTN_CLK|temp [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_CLK|Add0~9 ),
	.combout(\BTN_CLK|Add0~10_combout ),
	.cout(\BTN_CLK|Add0~11 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~10 .lut_mask = 16'h3C3F;
defparam \BTN_CLK|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y51_N17
dffeas \BTN_CLK|temp[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|Add0~10_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [20]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[20] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y51_N18
cycloneive_lcell_comb \BTN_CLK|Add0~12 (
// Equation(s):
// \BTN_CLK|Add0~12_combout  = (\BTN_CLK|temp [19] & (\BTN_CLK|Add0~11  $ (GND))) # (!\BTN_CLK|temp [19] & (!\BTN_CLK|Add0~11  & VCC))
// \BTN_CLK|Add0~13  = CARRY((\BTN_CLK|temp [19] & !\BTN_CLK|Add0~11 ))

	.dataa(gnd),
	.datab(\BTN_CLK|temp [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_CLK|Add0~11 ),
	.combout(\BTN_CLK|Add0~12_combout ),
	.cout(\BTN_CLK|Add0~13 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~12 .lut_mask = 16'hC30C;
defparam \BTN_CLK|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y51_N19
dffeas \BTN_CLK|temp[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|Add0~12_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [19]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[19] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y51_N20
cycloneive_lcell_comb \BTN_CLK|Add0~14 (
// Equation(s):
// \BTN_CLK|Add0~14_combout  = (\BTN_CLK|temp [18] & (!\BTN_CLK|Add0~13 )) # (!\BTN_CLK|temp [18] & ((\BTN_CLK|Add0~13 ) # (GND)))
// \BTN_CLK|Add0~15  = CARRY((!\BTN_CLK|Add0~13 ) # (!\BTN_CLK|temp [18]))

	.dataa(gnd),
	.datab(\BTN_CLK|temp [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_CLK|Add0~13 ),
	.combout(\BTN_CLK|Add0~14_combout ),
	.cout(\BTN_CLK|Add0~15 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~14 .lut_mask = 16'h3C3F;
defparam \BTN_CLK|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y50_N0
cycloneive_lcell_comb \BTN_CLK|temp~4 (
// Equation(s):
// \BTN_CLK|temp~4_combout  = (\BTN_CLK|Add0~14_combout  & !\BTN_CLK|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN_CLK|Add0~14_combout ),
	.datad(\BTN_CLK|Equal0~10_combout ),
	.cin(gnd),
	.combout(\BTN_CLK|temp~4_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|temp~4 .lut_mask = 16'h00F0;
defparam \BTN_CLK|temp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y50_N1
dffeas \BTN_CLK|temp[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|temp~4_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [18]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[18] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y51_N22
cycloneive_lcell_comb \BTN_CLK|Add0~16 (
// Equation(s):
// \BTN_CLK|Add0~16_combout  = (\BTN_CLK|temp [17] & (\BTN_CLK|Add0~15  $ (GND))) # (!\BTN_CLK|temp [17] & (!\BTN_CLK|Add0~15  & VCC))
// \BTN_CLK|Add0~17  = CARRY((\BTN_CLK|temp [17] & !\BTN_CLK|Add0~15 ))

	.dataa(\BTN_CLK|temp [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_CLK|Add0~15 ),
	.combout(\BTN_CLK|Add0~16_combout ),
	.cout(\BTN_CLK|Add0~17 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~16 .lut_mask = 16'hA50A;
defparam \BTN_CLK|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y51_N23
dffeas \BTN_CLK|temp[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|Add0~16_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [17]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[17] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y51_N24
cycloneive_lcell_comb \BTN_CLK|Add0~18 (
// Equation(s):
// \BTN_CLK|Add0~18_combout  = (\BTN_CLK|temp [16] & (!\BTN_CLK|Add0~17 )) # (!\BTN_CLK|temp [16] & ((\BTN_CLK|Add0~17 ) # (GND)))
// \BTN_CLK|Add0~19  = CARRY((!\BTN_CLK|Add0~17 ) # (!\BTN_CLK|temp [16]))

	.dataa(\BTN_CLK|temp [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_CLK|Add0~17 ),
	.combout(\BTN_CLK|Add0~18_combout ),
	.cout(\BTN_CLK|Add0~19 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~18 .lut_mask = 16'h5A5F;
defparam \BTN_CLK|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y50_N14
cycloneive_lcell_comb \BTN_CLK|temp~5 (
// Equation(s):
// \BTN_CLK|temp~5_combout  = (\BTN_CLK|Add0~18_combout  & !\BTN_CLK|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN_CLK|Add0~18_combout ),
	.datad(\BTN_CLK|Equal0~10_combout ),
	.cin(gnd),
	.combout(\BTN_CLK|temp~5_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|temp~5 .lut_mask = 16'h00F0;
defparam \BTN_CLK|temp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y50_N15
dffeas \BTN_CLK|temp[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|temp~5_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [16]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[16] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y51_N26
cycloneive_lcell_comb \BTN_CLK|Add0~20 (
// Equation(s):
// \BTN_CLK|Add0~20_combout  = (\BTN_CLK|temp [15] & (\BTN_CLK|Add0~19  $ (GND))) # (!\BTN_CLK|temp [15] & (!\BTN_CLK|Add0~19  & VCC))
// \BTN_CLK|Add0~21  = CARRY((\BTN_CLK|temp [15] & !\BTN_CLK|Add0~19 ))

	.dataa(gnd),
	.datab(\BTN_CLK|temp [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_CLK|Add0~19 ),
	.combout(\BTN_CLK|Add0~20_combout ),
	.cout(\BTN_CLK|Add0~21 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~20 .lut_mask = 16'hC30C;
defparam \BTN_CLK|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y51_N2
cycloneive_lcell_comb \BTN_CLK|temp~6 (
// Equation(s):
// \BTN_CLK|temp~6_combout  = (\BTN_CLK|Add0~20_combout  & !\BTN_CLK|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN_CLK|Add0~20_combout ),
	.datad(\BTN_CLK|Equal0~10_combout ),
	.cin(gnd),
	.combout(\BTN_CLK|temp~6_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|temp~6 .lut_mask = 16'h00F0;
defparam \BTN_CLK|temp~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y51_N3
dffeas \BTN_CLK|temp[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|temp~6_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [15]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[15] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y51_N28
cycloneive_lcell_comb \BTN_CLK|Add0~22 (
// Equation(s):
// \BTN_CLK|Add0~22_combout  = (\BTN_CLK|temp [14] & (!\BTN_CLK|Add0~21 )) # (!\BTN_CLK|temp [14] & ((\BTN_CLK|Add0~21 ) # (GND)))
// \BTN_CLK|Add0~23  = CARRY((!\BTN_CLK|Add0~21 ) # (!\BTN_CLK|temp [14]))

	.dataa(gnd),
	.datab(\BTN_CLK|temp [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_CLK|Add0~21 ),
	.combout(\BTN_CLK|Add0~22_combout ),
	.cout(\BTN_CLK|Add0~23 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~22 .lut_mask = 16'h3C3F;
defparam \BTN_CLK|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y51_N29
dffeas \BTN_CLK|temp[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|Add0~22_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [14]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[14] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y51_N30
cycloneive_lcell_comb \BTN_CLK|Add0~24 (
// Equation(s):
// \BTN_CLK|Add0~24_combout  = (\BTN_CLK|temp [13] & (\BTN_CLK|Add0~23  $ (GND))) # (!\BTN_CLK|temp [13] & (!\BTN_CLK|Add0~23  & VCC))
// \BTN_CLK|Add0~25  = CARRY((\BTN_CLK|temp [13] & !\BTN_CLK|Add0~23 ))

	.dataa(gnd),
	.datab(\BTN_CLK|temp [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_CLK|Add0~23 ),
	.combout(\BTN_CLK|Add0~24_combout ),
	.cout(\BTN_CLK|Add0~25 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~24 .lut_mask = 16'hC30C;
defparam \BTN_CLK|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y51_N4
cycloneive_lcell_comb \BTN_CLK|temp~7 (
// Equation(s):
// \BTN_CLK|temp~7_combout  = (\BTN_CLK|Add0~24_combout  & !\BTN_CLK|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN_CLK|Add0~24_combout ),
	.datad(\BTN_CLK|Equal0~10_combout ),
	.cin(gnd),
	.combout(\BTN_CLK|temp~7_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|temp~7 .lut_mask = 16'h00F0;
defparam \BTN_CLK|temp~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y51_N5
dffeas \BTN_CLK|temp[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|temp~7_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [13]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[13] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y50_N0
cycloneive_lcell_comb \BTN_CLK|Add0~26 (
// Equation(s):
// \BTN_CLK|Add0~26_combout  = (\BTN_CLK|temp [12] & (!\BTN_CLK|Add0~25 )) # (!\BTN_CLK|temp [12] & ((\BTN_CLK|Add0~25 ) # (GND)))
// \BTN_CLK|Add0~27  = CARRY((!\BTN_CLK|Add0~25 ) # (!\BTN_CLK|temp [12]))

	.dataa(gnd),
	.datab(\BTN_CLK|temp [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_CLK|Add0~25 ),
	.combout(\BTN_CLK|Add0~26_combout ),
	.cout(\BTN_CLK|Add0~27 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~26 .lut_mask = 16'h3C3F;
defparam \BTN_CLK|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y50_N1
dffeas \BTN_CLK|temp[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|Add0~26_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [12]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[12] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y50_N2
cycloneive_lcell_comb \BTN_CLK|Add0~28 (
// Equation(s):
// \BTN_CLK|Add0~28_combout  = (\BTN_CLK|temp [11] & (\BTN_CLK|Add0~27  $ (GND))) # (!\BTN_CLK|temp [11] & (!\BTN_CLK|Add0~27  & VCC))
// \BTN_CLK|Add0~29  = CARRY((\BTN_CLK|temp [11] & !\BTN_CLK|Add0~27 ))

	.dataa(gnd),
	.datab(\BTN_CLK|temp [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_CLK|Add0~27 ),
	.combout(\BTN_CLK|Add0~28_combout ),
	.cout(\BTN_CLK|Add0~29 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~28 .lut_mask = 16'hC30C;
defparam \BTN_CLK|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y50_N3
dffeas \BTN_CLK|temp[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|Add0~28_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [11]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[11] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y50_N26
cycloneive_lcell_comb \BTN_CLK|temp~8 (
// Equation(s):
// \BTN_CLK|temp~8_combout  = (\BTN_CLK|Add0~30_combout  & !\BTN_CLK|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN_CLK|Add0~30_combout ),
	.datad(\BTN_CLK|Equal0~10_combout ),
	.cin(gnd),
	.combout(\BTN_CLK|temp~8_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|temp~8 .lut_mask = 16'h00F0;
defparam \BTN_CLK|temp~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y50_N27
dffeas \BTN_CLK|temp[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|temp~8_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [10]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[10] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y50_N12
cycloneive_lcell_comb \BTN_CLK|Equal0~7 (
// Equation(s):
// \BTN_CLK|Equal0~7_combout  = (\BTN_CLK|temp [10] & (\BTN_CLK|temp [2] & (\BTN_CLK|temp [6] & \BTN_CLK|temp [5])))

	.dataa(\BTN_CLK|temp [10]),
	.datab(\BTN_CLK|temp [2]),
	.datac(\BTN_CLK|temp [6]),
	.datad(\BTN_CLK|temp [5]),
	.cin(gnd),
	.combout(\BTN_CLK|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|Equal0~7 .lut_mask = 16'h8000;
defparam \BTN_CLK|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y50_N22
cycloneive_lcell_comb \BTN_CLK|Equal0~8 (
// Equation(s):
// \BTN_CLK|Equal0~8_combout  = (\BTN_CLK|Equal0~7_combout  & \BTN_CLK|Equal0~6_combout )

	.dataa(\BTN_CLK|Equal0~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\BTN_CLK|Equal0~6_combout ),
	.cin(gnd),
	.combout(\BTN_CLK|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|Equal0~8 .lut_mask = 16'hAA00;
defparam \BTN_CLK|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y50_N26
cycloneive_lcell_comb \BTN_CLK|Equal1~1 (
// Equation(s):
// \BTN_CLK|Equal1~1_combout  = (!\BTN_CLK|temp [6] & (!\BTN_CLK|temp [5] & (!\BTN_CLK|temp [10] & !\BTN_CLK|temp [2])))

	.dataa(\BTN_CLK|temp [6]),
	.datab(\BTN_CLK|temp [5]),
	.datac(\BTN_CLK|temp [10]),
	.datad(\BTN_CLK|temp [2]),
	.cin(gnd),
	.combout(\BTN_CLK|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|Equal1~1 .lut_mask = 16'h0001;
defparam \BTN_CLK|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y50_N18
cycloneive_lcell_comb \BTN_CLK|Equal1~0 (
// Equation(s):
// \BTN_CLK|Equal1~0_combout  = (!\BTN_CLK|temp [16] & (!\BTN_CLK|temp [18] & (!\BTN_CLK|temp [15] & !\BTN_CLK|temp [13])))

	.dataa(\BTN_CLK|temp [16]),
	.datab(\BTN_CLK|temp [18]),
	.datac(\BTN_CLK|temp [15]),
	.datad(\BTN_CLK|temp [13]),
	.cin(gnd),
	.combout(\BTN_CLK|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|Equal1~0 .lut_mask = 16'h0001;
defparam \BTN_CLK|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y50_N24
cycloneive_lcell_comb \BTN_CLK|Equal1~2 (
// Equation(s):
// \BTN_CLK|Equal1~2_combout  = (\BTN_CLK|Equal1~1_combout  & \BTN_CLK|Equal1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN_CLK|Equal1~1_combout ),
	.datad(\BTN_CLK|Equal1~0_combout ),
	.cin(gnd),
	.combout(\BTN_CLK|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|Equal1~2 .lut_mask = 16'hF000;
defparam \BTN_CLK|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y50_N30
cycloneive_lcell_comb \BTN_CLK|output~0 (
// Equation(s):
// \BTN_CLK|output~0_combout  = (\BTN_CLK|Equal0~5_combout  & ((\BTN_CLK|Equal1~2_combout ) # ((\BTN_CLK|Equal0~8_combout  & \BTN_CLK|output [0]))))

	.dataa(\BTN_CLK|Equal0~8_combout ),
	.datab(\BTN_CLK|Equal1~2_combout ),
	.datac(\BTN_CLK|output [0]),
	.datad(\BTN_CLK|Equal0~5_combout ),
	.cin(gnd),
	.combout(\BTN_CLK|output~0_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|output~0 .lut_mask = 16'hEC00;
defparam \BTN_CLK|output~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y50_N20
cycloneive_lcell_comb \BTN_CLK|output[0]~feeder (
// Equation(s):
// \BTN_CLK|output[0]~feeder_combout  = \BTN_CLK|output~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN_CLK|output~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\BTN_CLK|output[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|output[0]~feeder .lut_mask = 16'hF0F0;
defparam \BTN_CLK|output[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y50_N21
dffeas \BTN_CLK|output[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|output[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|output [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|output[0] .is_wysiwyg = "true";
defparam \BTN_CLK|output[0] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \BTN_CLK|output[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\BTN_CLK|output [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\BTN_CLK|output[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \BTN_CLK|output[0]~clkctrl .clock_type = "global clock";
defparam \BTN_CLK|output[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y35_N14
cycloneive_lcell_comb \FD|add4toPC|X[2]~0 (
// Equation(s):
// \FD|add4toPC|X[2]~0_combout  = \FD|PC|DOUT [2] $ (VCC)
// \FD|add4toPC|X[2]~1  = CARRY(\FD|PC|DOUT [2])

	.dataa(\FD|PC|DOUT [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\FD|add4toPC|X[2]~0_combout ),
	.cout(\FD|add4toPC|X[2]~1 ));
// synopsys translate_off
defparam \FD|add4toPC|X[2]~0 .lut_mask = 16'h55AA;
defparam \FD|add4toPC|X[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y35_N16
cycloneive_lcell_comb \FD|add4toPC|X[3]~2 (
// Equation(s):
// \FD|add4toPC|X[3]~2_combout  = (\FD|PC|DOUT [3] & (!\FD|add4toPC|X[2]~1 )) # (!\FD|PC|DOUT [3] & ((\FD|add4toPC|X[2]~1 ) # (GND)))
// \FD|add4toPC|X[3]~3  = CARRY((!\FD|add4toPC|X[2]~1 ) # (!\FD|PC|DOUT [3]))

	.dataa(gnd),
	.datab(\FD|PC|DOUT [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|add4toPC|X[2]~1 ),
	.combout(\FD|add4toPC|X[3]~2_combout ),
	.cout(\FD|add4toPC|X[3]~3 ));
// synopsys translate_off
defparam \FD|add4toPC|X[3]~2 .lut_mask = 16'h3C3F;
defparam \FD|add4toPC|X[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X94_Y35_N18
cycloneive_lcell_comb \FD|add4toPC|X[4]~4 (
// Equation(s):
// \FD|add4toPC|X[4]~4_combout  = (\FD|PC|DOUT [4] & (\FD|add4toPC|X[3]~3  $ (GND))) # (!\FD|PC|DOUT [4] & (!\FD|add4toPC|X[3]~3  & VCC))
// \FD|add4toPC|X[4]~5  = CARRY((\FD|PC|DOUT [4] & !\FD|add4toPC|X[3]~3 ))

	.dataa(gnd),
	.datab(\FD|PC|DOUT [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|add4toPC|X[3]~3 ),
	.combout(\FD|add4toPC|X[4]~4_combout ),
	.cout(\FD|add4toPC|X[4]~5 ));
// synopsys translate_off
defparam \FD|add4toPC|X[4]~4 .lut_mask = 16'hC30C;
defparam \FD|add4toPC|X[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X94_Y35_N20
cycloneive_lcell_comb \FD|add4toPC|X[5]~6 (
// Equation(s):
// \FD|add4toPC|X[5]~6_combout  = (\FD|PC|DOUT [5] & (!\FD|add4toPC|X[4]~5 )) # (!\FD|PC|DOUT [5] & ((\FD|add4toPC|X[4]~5 ) # (GND)))
// \FD|add4toPC|X[5]~7  = CARRY((!\FD|add4toPC|X[4]~5 ) # (!\FD|PC|DOUT [5]))

	.dataa(\FD|PC|DOUT [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|add4toPC|X[4]~5 ),
	.combout(\FD|add4toPC|X[5]~6_combout ),
	.cout(\FD|add4toPC|X[5]~7 ));
// synopsys translate_off
defparam \FD|add4toPC|X[5]~6 .lut_mask = 16'h5A5F;
defparam \FD|add4toPC|X[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X94_Y35_N22
cycloneive_lcell_comb \FD|add4toPC|X[6]~8 (
// Equation(s):
// \FD|add4toPC|X[6]~8_combout  = (\FD|PC|DOUT [6] & (\FD|add4toPC|X[5]~7  $ (GND))) # (!\FD|PC|DOUT [6] & (!\FD|add4toPC|X[5]~7  & VCC))
// \FD|add4toPC|X[6]~9  = CARRY((\FD|PC|DOUT [6] & !\FD|add4toPC|X[5]~7 ))

	.dataa(gnd),
	.datab(\FD|PC|DOUT [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|add4toPC|X[5]~7 ),
	.combout(\FD|add4toPC|X[6]~8_combout ),
	.cout(\FD|add4toPC|X[6]~9 ));
// synopsys translate_off
defparam \FD|add4toPC|X[6]~8 .lut_mask = 16'hC30C;
defparam \FD|add4toPC|X[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\BTN_CLK|output[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\FD|PC|DOUT [6],\FD|PC|DOUT [5],\FD|PC|DOUT [4],\FD|PC|DOUT [3],\FD|PC|DOUT [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0 .init_file = "db/MIPS_QuartusPrimeProject.ram0_InstructionMemory_d1968ec4.hdl.mif";
defparam \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "FluxoDeDados:FD|InstructionMemory:Mem_Inst|altsyncram:MemoriaDeInstrucao_rtl_0|altsyncram_cs91:auto_generated|ALTSYNCRAM";
defparam \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 1152'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AD6A00000000000000000000000AD680000001095020000000000;
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N18
cycloneive_lcell_comb \UC|Controle[9]~0 (
// Equation(s):
// \UC|Controle[9]~0_combout  = (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a30  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a31  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a29  & 
// !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a26 )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a30 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a31 ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a29 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\UC|Controle[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|Controle[9]~0 .lut_mask = 16'h0001;
defparam \UC|Controle[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N20
cycloneive_lcell_comb \UC|Controle[4]~1 (
// Equation(s):
// \UC|Controle[4]~1_combout  = (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a27  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a28  & \UC|Controle[9]~0_combout ))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a27 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a28 ),
	.datac(gnd),
	.datad(\UC|Controle[9]~0_combout ),
	.cin(gnd),
	.combout(\UC|Controle[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|Controle[4]~1 .lut_mask = 16'h4400;
defparam \UC|Controle[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N21
dffeas \FD|Registrador_pipeline2|DOUT[139] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\UC|Controle[4]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [139]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[139] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[139] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y38_N3
dffeas \FD|Registrador_pipeline3|DOUT[104] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline2|DOUT [139]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [104]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[104] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[104] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N4
cycloneive_lcell_comb \UC|Equal0~0 (
// Equation(s):
// \UC|Equal0~0_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a27 ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a28 ) # (!\UC|Controle[9]~0_combout ))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a27 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a28 ),
	.datac(gnd),
	.datad(\UC|Controle[9]~0_combout ),
	.cin(gnd),
	.combout(\UC|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|Equal0~0 .lut_mask = 16'hEEFF;
defparam \UC|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N26
cycloneive_lcell_comb \FD|Registrador_pipeline2|DOUT[141]~0 (
// Equation(s):
// \FD|Registrador_pipeline2|DOUT[141]~0_combout  = !\UC|Equal0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UC|Equal0~0_combout ),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline2|DOUT[141]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[141]~0 .lut_mask = 16'h00FF;
defparam \FD|Registrador_pipeline2|DOUT[141]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N27
dffeas \FD|Registrador_pipeline2|DOUT[141] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline2|DOUT[141]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [141]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[141] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[141] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y38_N19
dffeas \FD|Registrador_pipeline2|DOUT[15] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a5 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[15] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y38_N25
dffeas \FD|Registrador_pipeline2|DOUT[14] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a4 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[14] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N18
cycloneive_lcell_comb \FD|UC_ULA|ULActrl[2]~2 (
// Equation(s):
// \FD|UC_ULA|ULActrl[2]~2_combout  = (!\FD|Registrador_pipeline2|DOUT [139] & (\FD|Registrador_pipeline2|DOUT [15] & !\FD|Registrador_pipeline2|DOUT [14]))

	.dataa(gnd),
	.datab(\FD|Registrador_pipeline2|DOUT [139]),
	.datac(\FD|Registrador_pipeline2|DOUT [15]),
	.datad(\FD|Registrador_pipeline2|DOUT [14]),
	.cin(gnd),
	.combout(\FD|UC_ULA|ULActrl[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FD|UC_ULA|ULActrl[2]~2 .lut_mask = 16'h0030;
defparam \FD|UC_ULA|ULActrl[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N3
dffeas \FD|Registrador_pipeline2|DOUT[10] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[10] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N24
cycloneive_lcell_comb \FD|UC_ULA|ULActrl[1]~5 (
// Equation(s):
// \FD|UC_ULA|ULActrl[1]~5_combout  = (\FD|Registrador_pipeline2|DOUT [10]) # ((\FD|Registrador_pipeline2|DOUT [13] & !\FD|Registrador_pipeline2|DOUT [11]))

	.dataa(\FD|Registrador_pipeline2|DOUT [13]),
	.datab(\FD|Registrador_pipeline2|DOUT [10]),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline2|DOUT [11]),
	.cin(gnd),
	.combout(\FD|UC_ULA|ULActrl[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \FD|UC_ULA|ULActrl[1]~5 .lut_mask = 16'hCCEE;
defparam \FD|UC_ULA|ULActrl[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N16
cycloneive_lcell_comb \FD|UC_ULA|ULActrl[1]~6 (
// Equation(s):
// \FD|UC_ULA|ULActrl[1]~6_combout  = ((!\FD|Registrador_pipeline2|DOUT [12] & (\FD|UC_ULA|ULActrl[2]~2_combout  & !\FD|UC_ULA|ULActrl[1]~5_combout ))) # (!\FD|Registrador_pipeline2|DOUT [141])

	.dataa(\FD|Registrador_pipeline2|DOUT [12]),
	.datab(\FD|Registrador_pipeline2|DOUT [141]),
	.datac(\FD|UC_ULA|ULActrl[2]~2_combout ),
	.datad(\FD|UC_ULA|ULActrl[1]~5_combout ),
	.cin(gnd),
	.combout(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \FD|UC_ULA|ULActrl[1]~6 .lut_mask = 16'h3373;
defparam \FD|UC_ULA|ULActrl[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N20
cycloneive_lcell_comb \FD|UC_ULA|ULActrl~3 (
// Equation(s):
// \FD|UC_ULA|ULActrl~3_combout  = (\FD|Registrador_pipeline2|DOUT [10] & (!\FD|Registrador_pipeline2|DOUT [11] & (\FD|Registrador_pipeline2|DOUT [12] & !\FD|Registrador_pipeline2|DOUT [13]))) # (!\FD|Registrador_pipeline2|DOUT [10] & 
// (\FD|Registrador_pipeline2|DOUT [11] & (!\FD|Registrador_pipeline2|DOUT [12] & \FD|Registrador_pipeline2|DOUT [13])))

	.dataa(\FD|Registrador_pipeline2|DOUT [10]),
	.datab(\FD|Registrador_pipeline2|DOUT [11]),
	.datac(\FD|Registrador_pipeline2|DOUT [12]),
	.datad(\FD|Registrador_pipeline2|DOUT [13]),
	.cin(gnd),
	.combout(\FD|UC_ULA|ULActrl~3_combout ),
	.cout());
// synopsys translate_off
defparam \FD|UC_ULA|ULActrl~3 .lut_mask = 16'h0420;
defparam \FD|UC_ULA|ULActrl~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N22
cycloneive_lcell_comb \FD|UC_ULA|ULActrl~4 (
// Equation(s):
// \FD|UC_ULA|ULActrl~4_combout  = (\FD|UC_ULA|ULActrl[2]~2_combout  & (\FD|UC_ULA|ULActrl~3_combout  & \FD|Registrador_pipeline2|DOUT [141]))

	.dataa(\FD|UC_ULA|ULActrl[2]~2_combout ),
	.datab(\FD|UC_ULA|ULActrl~3_combout ),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline2|DOUT [141]),
	.cin(gnd),
	.combout(\FD|UC_ULA|ULActrl~4_combout ),
	.cout());
// synopsys translate_off
defparam \FD|UC_ULA|ULActrl~4 .lut_mask = 16'h8800;
defparam \FD|UC_ULA|ULActrl~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N12
cycloneive_lcell_comb \FD|Banco_Regis|Equal0~0 (
// Equation(s):
// \FD|Banco_Regis|Equal0~0_combout  = (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & 
// !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|Equal0~0 .lut_mask = 16'h0001;
defparam \FD|Banco_Regis|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N26
cycloneive_lcell_comb \FD|Banco_Regis|Equal1~0 (
// Equation(s):
// \FD|Banco_Regis|Equal1~0_combout  = (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|Equal1~0 .lut_mask = 16'h0001;
defparam \FD|Banco_Regis|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N28
cycloneive_lcell_comb \FD|Registrador_pipeline2|DOUT[4]~feeder (
// Equation(s):
// \FD|Registrador_pipeline2|DOUT[4]~feeder_combout  = \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline2|DOUT[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[4]~feeder .lut_mask = 16'hFF00;
defparam \FD|Registrador_pipeline2|DOUT[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y35_N29
dffeas \FD|Registrador_pipeline2|DOUT[4] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline2|DOUT[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[4] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N18
cycloneive_lcell_comb \FD|muxRt_Rd|X[4]~4 (
// Equation(s):
// \FD|muxRt_Rd|X[4]~4_combout  = (\FD|Registrador_pipeline2|DOUT [141] & (\FD|Registrador_pipeline2|DOUT [41])) # (!\FD|Registrador_pipeline2|DOUT [141] & ((\FD|Registrador_pipeline2|DOUT [4])))

	.dataa(\FD|Registrador_pipeline2|DOUT [41]),
	.datab(gnd),
	.datac(\FD|Registrador_pipeline2|DOUT [141]),
	.datad(\FD|Registrador_pipeline2|DOUT [4]),
	.cin(gnd),
	.combout(\FD|muxRt_Rd|X[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxRt_Rd|X[4]~4 .lut_mask = 16'hAFA0;
defparam \FD|muxRt_Rd|X[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y35_N19
dffeas \FD|Registrador_pipeline3|DOUT[4] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|muxRt_Rd|X[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[4] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N16
cycloneive_lcell_comb \FD|Registrador_pipeline4|DOUT[4]~feeder (
// Equation(s):
// \FD|Registrador_pipeline4|DOUT[4]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline3|DOUT [4]),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline4|DOUT[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[4]~feeder .lut_mask = 16'hFF00;
defparam \FD|Registrador_pipeline4|DOUT[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y35_N17
dffeas \FD|Registrador_pipeline4|DOUT[4] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline4|DOUT[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[4] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y38_N1
dffeas \FD|Registrador_pipeline2|DOUT[24] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a14 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[24] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y37_N29
dffeas \FD|Registrador_pipeline2|DOUT[3] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[3] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N12
cycloneive_lcell_comb \FD|muxRt_Rd|X[3]~3 (
// Equation(s):
// \FD|muxRt_Rd|X[3]~3_combout  = (\FD|Registrador_pipeline2|DOUT [141] & (\FD|Registrador_pipeline2|DOUT [24])) # (!\FD|Registrador_pipeline2|DOUT [141] & ((\FD|Registrador_pipeline2|DOUT [3])))

	.dataa(\FD|Registrador_pipeline2|DOUT [24]),
	.datab(gnd),
	.datac(\FD|Registrador_pipeline2|DOUT [3]),
	.datad(\FD|Registrador_pipeline2|DOUT [141]),
	.cin(gnd),
	.combout(\FD|muxRt_Rd|X[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxRt_Rd|X[3]~3 .lut_mask = 16'hAAF0;
defparam \FD|muxRt_Rd|X[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y38_N13
dffeas \FD|Registrador_pipeline3|DOUT[3] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|muxRt_Rd|X[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[3] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N11
dffeas \FD|Registrador_pipeline4|DOUT[3] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline3|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[3] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y35_N17
dffeas \FD|Registrador_pipeline2|DOUT[0] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[0] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N2
cycloneive_lcell_comb \FD|Registrador_pipeline2|DOUT[21]~feeder (
// Equation(s):
// \FD|Registrador_pipeline2|DOUT[21]~feeder_combout  = \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a11 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline2|DOUT[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[21]~feeder .lut_mask = 16'hFF00;
defparam \FD|Registrador_pipeline2|DOUT[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y35_N3
dffeas \FD|Registrador_pipeline2|DOUT[21] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline2|DOUT[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[21] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N8
cycloneive_lcell_comb \FD|muxRt_Rd|X[0]~0 (
// Equation(s):
// \FD|muxRt_Rd|X[0]~0_combout  = (\FD|Registrador_pipeline2|DOUT [141] & ((\FD|Registrador_pipeline2|DOUT [21]))) # (!\FD|Registrador_pipeline2|DOUT [141] & (\FD|Registrador_pipeline2|DOUT [0]))

	.dataa(gnd),
	.datab(\FD|Registrador_pipeline2|DOUT [0]),
	.datac(\FD|Registrador_pipeline2|DOUT [141]),
	.datad(\FD|Registrador_pipeline2|DOUT [21]),
	.cin(gnd),
	.combout(\FD|muxRt_Rd|X[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxRt_Rd|X[0]~0 .lut_mask = 16'hFC0C;
defparam \FD|muxRt_Rd|X[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y35_N9
dffeas \FD|Registrador_pipeline3|DOUT[0] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|muxRt_Rd|X[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[0] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N1
dffeas \FD|Registrador_pipeline4|DOUT[0] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline3|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[0] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N14
cycloneive_lcell_comb \FD|Registrador_pipeline2|DOUT[22]~feeder (
// Equation(s):
// \FD|Registrador_pipeline2|DOUT[22]~feeder_combout  = \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a12 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline2|DOUT[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[22]~feeder .lut_mask = 16'hFF00;
defparam \FD|Registrador_pipeline2|DOUT[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N15
dffeas \FD|Registrador_pipeline2|DOUT[22] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline2|DOUT[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[22] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N16
cycloneive_lcell_comb \FD|Registrador_pipeline2|DOUT[1]~feeder (
// Equation(s):
// \FD|Registrador_pipeline2|DOUT[1]~feeder_combout  = \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline2|DOUT[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[1]~feeder .lut_mask = 16'hFF00;
defparam \FD|Registrador_pipeline2|DOUT[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y39_N17
dffeas \FD|Registrador_pipeline2|DOUT[1] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline2|DOUT[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[1] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N22
cycloneive_lcell_comb \FD|muxRt_Rd|X[1]~1 (
// Equation(s):
// \FD|muxRt_Rd|X[1]~1_combout  = (\FD|Registrador_pipeline2|DOUT [141] & (\FD|Registrador_pipeline2|DOUT [22])) # (!\FD|Registrador_pipeline2|DOUT [141] & ((\FD|Registrador_pipeline2|DOUT [1])))

	.dataa(\FD|Registrador_pipeline2|DOUT [141]),
	.datab(\FD|Registrador_pipeline2|DOUT [22]),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline2|DOUT [1]),
	.cin(gnd),
	.combout(\FD|muxRt_Rd|X[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxRt_Rd|X[1]~1 .lut_mask = 16'hDD88;
defparam \FD|muxRt_Rd|X[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y39_N23
dffeas \FD|Registrador_pipeline3|DOUT[1] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|muxRt_Rd|X[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[1] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N15
dffeas \FD|Registrador_pipeline4|DOUT[1] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline3|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[1] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N14
cycloneive_lcell_comb \FD|Registrador_pipeline2|DOUT[2]~feeder (
// Equation(s):
// \FD|Registrador_pipeline2|DOUT[2]~feeder_combout  = \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline2|DOUT[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[2]~feeder .lut_mask = 16'hF0F0;
defparam \FD|Registrador_pipeline2|DOUT[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N15
dffeas \FD|Registrador_pipeline2|DOUT[2] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline2|DOUT[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[2] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y38_N9
dffeas \FD|Registrador_pipeline2|DOUT[23] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a13 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[23] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N0
cycloneive_lcell_comb \FD|muxRt_Rd|X[2]~2 (
// Equation(s):
// \FD|muxRt_Rd|X[2]~2_combout  = (\FD|Registrador_pipeline2|DOUT [141] & ((\FD|Registrador_pipeline2|DOUT [23]))) # (!\FD|Registrador_pipeline2|DOUT [141] & (\FD|Registrador_pipeline2|DOUT [2]))

	.dataa(gnd),
	.datab(\FD|Registrador_pipeline2|DOUT [2]),
	.datac(\FD|Registrador_pipeline2|DOUT [23]),
	.datad(\FD|Registrador_pipeline2|DOUT [141]),
	.cin(gnd),
	.combout(\FD|muxRt_Rd|X[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxRt_Rd|X[2]~2 .lut_mask = 16'hF0CC;
defparam \FD|muxRt_Rd|X[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y38_N1
dffeas \FD|Registrador_pipeline3|DOUT[2] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|muxRt_Rd|X[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[2] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N13
dffeas \FD|Registrador_pipeline4|DOUT[2] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline3|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[2] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~2352 (
// Equation(s):
// \FD|Banco_Regis|registers~2352_combout  = (!\FD|Registrador_pipeline4|DOUT [3] & (!\FD|Registrador_pipeline4|DOUT [0] & (\FD|Registrador_pipeline4|DOUT [1] & \FD|Registrador_pipeline4|DOUT [2])))

	.dataa(\FD|Registrador_pipeline4|DOUT [3]),
	.datab(\FD|Registrador_pipeline4|DOUT [0]),
	.datac(\FD|Registrador_pipeline4|DOUT [1]),
	.datad(\FD|Registrador_pipeline4|DOUT [2]),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2352_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2352 .lut_mask = 16'h1000;
defparam \FD|Banco_Regis|registers~2352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N28
cycloneive_lcell_comb \UC|Equal1~0 (
// Equation(s):
// \UC|Equal1~0_combout  = (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a30  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a28  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a27  & 
// \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a26 )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a30 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a28 ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a27 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\UC|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|Equal1~0 .lut_mask = 16'h1000;
defparam \UC|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N26
cycloneive_lcell_comb \UC|Controle[2]~2 (
// Equation(s):
// \UC|Controle[2]~2_combout  = ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a29  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a31  & \UC|Equal1~0_combout ))) # (!\UC|Equal0~0_combout )

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a29 ),
	.datab(\UC|Equal0~0_combout ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a31 ),
	.datad(\UC|Equal1~0_combout ),
	.cin(gnd),
	.combout(\UC|Controle[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UC|Controle[2]~2 .lut_mask = 16'h7333;
defparam \UC|Controle[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y40_N27
dffeas \FD|Registrador_pipeline2|DOUT[146] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\UC|Controle[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [146]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[146] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[146] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y40_N9
dffeas \FD|Registrador_pipeline3|DOUT[106] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline2|DOUT [146]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [106]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[106] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[106] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y40_N5
dffeas \FD|Registrador_pipeline4|DOUT[70] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline3|DOUT [106]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [70]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[70] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[70] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~2353 (
// Equation(s):
// \FD|Banco_Regis|registers~2353_combout  = (\FD|Registrador_pipeline4|DOUT [4] & (\FD|Banco_Regis|registers~2352_combout  & \FD|Registrador_pipeline4|DOUT [70]))

	.dataa(\FD|Registrador_pipeline4|DOUT [4]),
	.datab(\FD|Banco_Regis|registers~2352_combout ),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline4|DOUT [70]),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2353_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2353 .lut_mask = 16'h8800;
defparam \FD|Banco_Regis|registers~2353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N15
dffeas \FD|Banco_Regis|registers~772 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[30]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~772_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~772 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~772 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~2356 (
// Equation(s):
// \FD|Banco_Regis|registers~2356_combout  = (\FD|Registrador_pipeline4|DOUT [3] & (!\FD|Registrador_pipeline4|DOUT [0] & (\FD|Registrador_pipeline4|DOUT [1] & \FD|Registrador_pipeline4|DOUT [2])))

	.dataa(\FD|Registrador_pipeline4|DOUT [3]),
	.datab(\FD|Registrador_pipeline4|DOUT [0]),
	.datac(\FD|Registrador_pipeline4|DOUT [1]),
	.datad(\FD|Registrador_pipeline4|DOUT [2]),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2356_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2356 .lut_mask = 16'h2000;
defparam \FD|Banco_Regis|registers~2356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~2357 (
// Equation(s):
// \FD|Banco_Regis|registers~2357_combout  = (\FD|Registrador_pipeline4|DOUT [70] & (\FD|Registrador_pipeline4|DOUT [4] & \FD|Banco_Regis|registers~2356_combout ))

	.dataa(\FD|Registrador_pipeline4|DOUT [70]),
	.datab(gnd),
	.datac(\FD|Registrador_pipeline4|DOUT [4]),
	.datad(\FD|Banco_Regis|registers~2356_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2357_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2357 .lut_mask = 16'hA000;
defparam \FD|Banco_Regis|registers~2357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N1
dffeas \FD|Banco_Regis|registers~1028 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[30]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1028_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1028 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1028 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~2354 (
// Equation(s):
// \FD|Banco_Regis|registers~2354_combout  = (!\FD|Registrador_pipeline4|DOUT [2] & (\FD|Registrador_pipeline4|DOUT [1] & (!\FD|Registrador_pipeline4|DOUT [3] & !\FD|Registrador_pipeline4|DOUT [0])))

	.dataa(\FD|Registrador_pipeline4|DOUT [2]),
	.datab(\FD|Registrador_pipeline4|DOUT [1]),
	.datac(\FD|Registrador_pipeline4|DOUT [3]),
	.datad(\FD|Registrador_pipeline4|DOUT [0]),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2354_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2354 .lut_mask = 16'h0004;
defparam \FD|Banco_Regis|registers~2354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~2355 (
// Equation(s):
// \FD|Banco_Regis|registers~2355_combout  = (\FD|Banco_Regis|registers~2354_combout  & (\FD|Registrador_pipeline4|DOUT [4] & \FD|Registrador_pipeline4|DOUT [70]))

	.dataa(gnd),
	.datab(\FD|Banco_Regis|registers~2354_combout ),
	.datac(\FD|Registrador_pipeline4|DOUT [4]),
	.datad(\FD|Registrador_pipeline4|DOUT [70]),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2355_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2355 .lut_mask = 16'hC000;
defparam \FD|Banco_Regis|registers~2355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N5
dffeas \FD|Banco_Regis|registers~644 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[30]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2355_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~644_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~644 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~644 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~2350 (
// Equation(s):
// \FD|Banco_Regis|registers~2350_combout  = (\FD|Registrador_pipeline4|DOUT [3] & (!\FD|Registrador_pipeline4|DOUT [0] & (\FD|Registrador_pipeline4|DOUT [1] & !\FD|Registrador_pipeline4|DOUT [2])))

	.dataa(\FD|Registrador_pipeline4|DOUT [3]),
	.datab(\FD|Registrador_pipeline4|DOUT [0]),
	.datac(\FD|Registrador_pipeline4|DOUT [1]),
	.datad(\FD|Registrador_pipeline4|DOUT [2]),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2350_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2350 .lut_mask = 16'h0020;
defparam \FD|Banco_Regis|registers~2350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~2351 (
// Equation(s):
// \FD|Banco_Regis|registers~2351_combout  = (\FD|Banco_Regis|registers~2350_combout  & (\FD|Registrador_pipeline4|DOUT [70] & \FD|Registrador_pipeline4|DOUT [4]))

	.dataa(\FD|Banco_Regis|registers~2350_combout ),
	.datab(\FD|Registrador_pipeline4|DOUT [70]),
	.datac(\FD|Registrador_pipeline4|DOUT [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2351_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2351 .lut_mask = 16'h8080;
defparam \FD|Banco_Regis|registers~2351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N9
dffeas \FD|Banco_Regis|registers~900 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[30]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~900_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~900 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~900 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1082 (
// Equation(s):
// \FD|Banco_Regis|registers~1082_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~900_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// (\FD|Banco_Regis|registers~644_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~644_q ),
	.datac(\FD|Banco_Regis|registers~900_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1082_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1082 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1082 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1083 (
// Equation(s):
// \FD|Banco_Regis|registers~1083_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1082_combout  & ((\FD|Banco_Regis|registers~1028_q ))) # (!\FD|Banco_Regis|registers~1082_combout  & 
// (\FD|Banco_Regis|registers~772_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1082_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~772_q ),
	.datac(\FD|Banco_Regis|registers~1028_q ),
	.datad(\FD|Banco_Regis|registers~1082_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1083_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1083 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1083 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~2368 (
// Equation(s):
// \FD|Banco_Regis|registers~2368_combout  = (!\FD|Registrador_pipeline4|DOUT [2] & (\FD|Registrador_pipeline4|DOUT [1] & (\FD|Registrador_pipeline4|DOUT [3] & \FD|Registrador_pipeline4|DOUT [0])))

	.dataa(\FD|Registrador_pipeline4|DOUT [2]),
	.datab(\FD|Registrador_pipeline4|DOUT [1]),
	.datac(\FD|Registrador_pipeline4|DOUT [3]),
	.datad(\FD|Registrador_pipeline4|DOUT [0]),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2368_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2368 .lut_mask = 16'h4000;
defparam \FD|Banco_Regis|registers~2368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~2369 (
// Equation(s):
// \FD|Banco_Regis|registers~2369_combout  = (\FD|Banco_Regis|registers~2368_combout  & (\FD|Registrador_pipeline4|DOUT [4] & \FD|Registrador_pipeline4|DOUT [70]))

	.dataa(\FD|Banco_Regis|registers~2368_combout ),
	.datab(gnd),
	.datac(\FD|Registrador_pipeline4|DOUT [4]),
	.datad(\FD|Registrador_pipeline4|DOUT [70]),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2369_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2369 .lut_mask = 16'hA000;
defparam \FD|Banco_Regis|registers~2369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y40_N5
dffeas \FD|Banco_Regis|registers~932 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[30]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2369_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~932_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~932 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~932 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~2370 (
// Equation(s):
// \FD|Banco_Regis|registers~2370_combout  = (!\FD|Registrador_pipeline4|DOUT [3] & (\FD|Registrador_pipeline4|DOUT [0] & (\FD|Registrador_pipeline4|DOUT [1] & !\FD|Registrador_pipeline4|DOUT [2])))

	.dataa(\FD|Registrador_pipeline4|DOUT [3]),
	.datab(\FD|Registrador_pipeline4|DOUT [0]),
	.datac(\FD|Registrador_pipeline4|DOUT [1]),
	.datad(\FD|Registrador_pipeline4|DOUT [2]),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2370_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2370 .lut_mask = 16'h0040;
defparam \FD|Banco_Regis|registers~2370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~2371 (
// Equation(s):
// \FD|Banco_Regis|registers~2371_combout  = (\FD|Registrador_pipeline4|DOUT [4] & (\FD|Registrador_pipeline4|DOUT [70] & \FD|Banco_Regis|registers~2370_combout ))

	.dataa(\FD|Registrador_pipeline4|DOUT [4]),
	.datab(gnd),
	.datac(\FD|Registrador_pipeline4|DOUT [70]),
	.datad(\FD|Banco_Regis|registers~2370_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2371_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2371 .lut_mask = 16'hA000;
defparam \FD|Banco_Regis|registers~2371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N23
dffeas \FD|Banco_Regis|registers~676 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[30]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2371_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~676_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~676 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~676 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~2366 (
// Equation(s):
// \FD|Banco_Regis|registers~2366_combout  = (\FD|Registrador_pipeline4|DOUT [2] & (\FD|Registrador_pipeline4|DOUT [1] & (!\FD|Registrador_pipeline4|DOUT [3] & \FD|Registrador_pipeline4|DOUT [0])))

	.dataa(\FD|Registrador_pipeline4|DOUT [2]),
	.datab(\FD|Registrador_pipeline4|DOUT [1]),
	.datac(\FD|Registrador_pipeline4|DOUT [3]),
	.datad(\FD|Registrador_pipeline4|DOUT [0]),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2366_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2366 .lut_mask = 16'h0800;
defparam \FD|Banco_Regis|registers~2366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~2367 (
// Equation(s):
// \FD|Banco_Regis|registers~2367_combout  = (\FD|Registrador_pipeline4|DOUT [70] & (\FD|Banco_Regis|registers~2366_combout  & \FD|Registrador_pipeline4|DOUT [4]))

	.dataa(\FD|Registrador_pipeline4|DOUT [70]),
	.datab(\FD|Banco_Regis|registers~2366_combout ),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline4|DOUT [4]),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2367_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2367 .lut_mask = 16'h8800;
defparam \FD|Banco_Regis|registers~2367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N17
dffeas \FD|Banco_Regis|registers~804 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[30]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2367_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~804_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~804 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~804 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1089 (
// Equation(s):
// \FD|Banco_Regis|registers~1089_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~804_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & 
// (\FD|Banco_Regis|registers~676_q ))))

	.dataa(\FD|Banco_Regis|registers~676_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~804_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1089_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1089 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1089 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1090 (
// Equation(s):
// \FD|Banco_Regis|registers~1090_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1089_combout  & ((\FD|Banco_Regis|registers~1060_q ))) # (!\FD|Banco_Regis|registers~1089_combout  & 
// (\FD|Banco_Regis|registers~932_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1089_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\FD|Banco_Regis|registers~932_q ),
	.datac(\FD|Banco_Regis|registers~1060_q ),
	.datad(\FD|Banco_Regis|registers~1089_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1090_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1090 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1090 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~2348 (
// Equation(s):
// \FD|Banco_Regis|registers~2348_combout  = (\FD|Registrador_pipeline4|DOUT [3] & (!\FD|Registrador_pipeline4|DOUT [1] & (\FD|Registrador_pipeline4|DOUT [2] & \FD|Registrador_pipeline4|DOUT [0])))

	.dataa(\FD|Registrador_pipeline4|DOUT [3]),
	.datab(\FD|Registrador_pipeline4|DOUT [1]),
	.datac(\FD|Registrador_pipeline4|DOUT [2]),
	.datad(\FD|Registrador_pipeline4|DOUT [0]),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2348_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2348 .lut_mask = 16'h2000;
defparam \FD|Banco_Regis|registers~2348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~2349 (
// Equation(s):
// \FD|Banco_Regis|registers~2349_combout  = (\FD|Registrador_pipeline4|DOUT [4] & (\FD|Registrador_pipeline4|DOUT [70] & \FD|Banco_Regis|registers~2348_combout ))

	.dataa(gnd),
	.datab(\FD|Registrador_pipeline4|DOUT [4]),
	.datac(\FD|Registrador_pipeline4|DOUT [70]),
	.datad(\FD|Banco_Regis|registers~2348_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2349_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2349 .lut_mask = 16'hC000;
defparam \FD|Banco_Regis|registers~2349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N25
dffeas \FD|Banco_Regis|registers~996 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[30]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~996_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~996 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~996 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~2344 (
// Equation(s):
// \FD|Banco_Regis|registers~2344_combout  = (\FD|Registrador_pipeline4|DOUT [3] & (\FD|Registrador_pipeline4|DOUT [0] & (!\FD|Registrador_pipeline4|DOUT [1] & !\FD|Registrador_pipeline4|DOUT [2])))

	.dataa(\FD|Registrador_pipeline4|DOUT [3]),
	.datab(\FD|Registrador_pipeline4|DOUT [0]),
	.datac(\FD|Registrador_pipeline4|DOUT [1]),
	.datad(\FD|Registrador_pipeline4|DOUT [2]),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2344_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2344 .lut_mask = 16'h0008;
defparam \FD|Banco_Regis|registers~2344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~2345 (
// Equation(s):
// \FD|Banco_Regis|registers~2345_combout  = (\FD|Registrador_pipeline4|DOUT [70] & (\FD|Registrador_pipeline4|DOUT [4] & \FD|Banco_Regis|registers~2344_combout ))

	.dataa(gnd),
	.datab(\FD|Registrador_pipeline4|DOUT [70]),
	.datac(\FD|Registrador_pipeline4|DOUT [4]),
	.datad(\FD|Banco_Regis|registers~2344_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2345_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2345 .lut_mask = 16'hC000;
defparam \FD|Banco_Regis|registers~2345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N21
dffeas \FD|Banco_Regis|registers~868 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[30]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~868_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~868 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~868 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~612feeder (
// Equation(s):
// \FD|Banco_Regis|registers~612feeder_combout  = \FD|muxDepoisULA|X[30]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[30]~1_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~612feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~612feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~612feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~2346 (
// Equation(s):
// \FD|Banco_Regis|registers~2346_combout  = (!\FD|Registrador_pipeline4|DOUT [3] & (\FD|Registrador_pipeline4|DOUT [0] & (!\FD|Registrador_pipeline4|DOUT [1] & !\FD|Registrador_pipeline4|DOUT [2])))

	.dataa(\FD|Registrador_pipeline4|DOUT [3]),
	.datab(\FD|Registrador_pipeline4|DOUT [0]),
	.datac(\FD|Registrador_pipeline4|DOUT [1]),
	.datad(\FD|Registrador_pipeline4|DOUT [2]),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2346_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2346 .lut_mask = 16'h0004;
defparam \FD|Banco_Regis|registers~2346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~2347 (
// Equation(s):
// \FD|Banco_Regis|registers~2347_combout  = (\FD|Registrador_pipeline4|DOUT [70] & (\FD|Banco_Regis|registers~2346_combout  & \FD|Registrador_pipeline4|DOUT [4]))

	.dataa(\FD|Registrador_pipeline4|DOUT [70]),
	.datab(\FD|Banco_Regis|registers~2346_combout ),
	.datac(\FD|Registrador_pipeline4|DOUT [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2347_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2347 .lut_mask = 16'h8080;
defparam \FD|Banco_Regis|registers~2347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N29
dffeas \FD|Banco_Regis|registers~612 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~612feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~612_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~612 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~612 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~2342 (
// Equation(s):
// \FD|Banco_Regis|registers~2342_combout  = (!\FD|Registrador_pipeline4|DOUT [3] & (\FD|Registrador_pipeline4|DOUT [0] & (!\FD|Registrador_pipeline4|DOUT [1] & \FD|Registrador_pipeline4|DOUT [2])))

	.dataa(\FD|Registrador_pipeline4|DOUT [3]),
	.datab(\FD|Registrador_pipeline4|DOUT [0]),
	.datac(\FD|Registrador_pipeline4|DOUT [1]),
	.datad(\FD|Registrador_pipeline4|DOUT [2]),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2342_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2342 .lut_mask = 16'h0400;
defparam \FD|Banco_Regis|registers~2342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~2343 (
// Equation(s):
// \FD|Banco_Regis|registers~2343_combout  = (\FD|Banco_Regis|registers~2342_combout  & (\FD|Registrador_pipeline4|DOUT [4] & \FD|Registrador_pipeline4|DOUT [70]))

	.dataa(\FD|Banco_Regis|registers~2342_combout ),
	.datab(\FD|Registrador_pipeline4|DOUT [4]),
	.datac(\FD|Registrador_pipeline4|DOUT [70]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2343_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2343 .lut_mask = 16'h8080;
defparam \FD|Banco_Regis|registers~2343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N7
dffeas \FD|Banco_Regis|registers~740 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[30]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~740_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~740 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~740 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1084 (
// Equation(s):
// \FD|Banco_Regis|registers~1084_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~740_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Banco_Regis|registers~612_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\FD|Banco_Regis|registers~612_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~740_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1084_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1084 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1084 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1085 (
// Equation(s):
// \FD|Banco_Regis|registers~1085_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1084_combout  & (\FD|Banco_Regis|registers~996_q )) # (!\FD|Banco_Regis|registers~1084_combout  & 
// ((\FD|Banco_Regis|registers~868_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1084_combout ))))

	.dataa(\FD|Banco_Regis|registers~996_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~868_q ),
	.datad(\FD|Banco_Regis|registers~1084_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1085_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1085 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1085 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~2364 (
// Equation(s):
// \FD|Banco_Regis|registers~2364_combout  = (\FD|Registrador_pipeline4|DOUT [2] & (!\FD|Registrador_pipeline4|DOUT [1] & (\FD|Registrador_pipeline4|DOUT [3] & !\FD|Registrador_pipeline4|DOUT [0])))

	.dataa(\FD|Registrador_pipeline4|DOUT [2]),
	.datab(\FD|Registrador_pipeline4|DOUT [1]),
	.datac(\FD|Registrador_pipeline4|DOUT [3]),
	.datad(\FD|Registrador_pipeline4|DOUT [0]),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2364_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2364 .lut_mask = 16'h0020;
defparam \FD|Banco_Regis|registers~2364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~2365 (
// Equation(s):
// \FD|Banco_Regis|registers~2365_combout  = (\FD|Registrador_pipeline4|DOUT [70] & (\FD|Banco_Regis|registers~2364_combout  & \FD|Registrador_pipeline4|DOUT [4]))

	.dataa(\FD|Registrador_pipeline4|DOUT [70]),
	.datab(\FD|Banco_Regis|registers~2364_combout ),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline4|DOUT [4]),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2365_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2365 .lut_mask = 16'h8800;
defparam \FD|Banco_Regis|registers~2365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N15
dffeas \FD|Banco_Regis|registers~964 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[30]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2365_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~964_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~964 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~964 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~2360 (
// Equation(s):
// \FD|Banco_Regis|registers~2360_combout  = (\FD|Registrador_pipeline4|DOUT [2] & (!\FD|Registrador_pipeline4|DOUT [1] & (!\FD|Registrador_pipeline4|DOUT [3] & !\FD|Registrador_pipeline4|DOUT [0])))

	.dataa(\FD|Registrador_pipeline4|DOUT [2]),
	.datab(\FD|Registrador_pipeline4|DOUT [1]),
	.datac(\FD|Registrador_pipeline4|DOUT [3]),
	.datad(\FD|Registrador_pipeline4|DOUT [0]),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2360_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2360 .lut_mask = 16'h0002;
defparam \FD|Banco_Regis|registers~2360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~2361 (
// Equation(s):
// \FD|Banco_Regis|registers~2361_combout  = (\FD|Registrador_pipeline4|DOUT [4] & (\FD|Registrador_pipeline4|DOUT [70] & \FD|Banco_Regis|registers~2360_combout ))

	.dataa(gnd),
	.datab(\FD|Registrador_pipeline4|DOUT [4]),
	.datac(\FD|Registrador_pipeline4|DOUT [70]),
	.datad(\FD|Banco_Regis|registers~2360_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2361_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2361 .lut_mask = 16'hC000;
defparam \FD|Banco_Regis|registers~2361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N1
dffeas \FD|Banco_Regis|registers~708 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[30]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2361_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~708_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~708 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~708 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~2362 (
// Equation(s):
// \FD|Banco_Regis|registers~2362_combout  = (!\FD|Registrador_pipeline4|DOUT [2] & (!\FD|Registrador_pipeline4|DOUT [1] & (!\FD|Registrador_pipeline4|DOUT [3] & !\FD|Registrador_pipeline4|DOUT [0])))

	.dataa(\FD|Registrador_pipeline4|DOUT [2]),
	.datab(\FD|Registrador_pipeline4|DOUT [1]),
	.datac(\FD|Registrador_pipeline4|DOUT [3]),
	.datad(\FD|Registrador_pipeline4|DOUT [0]),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2362_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2362 .lut_mask = 16'h0001;
defparam \FD|Banco_Regis|registers~2362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~2363 (
// Equation(s):
// \FD|Banco_Regis|registers~2363_combout  = (\FD|Registrador_pipeline4|DOUT [70] & (\FD|Banco_Regis|registers~2362_combout  & \FD|Registrador_pipeline4|DOUT [4]))

	.dataa(\FD|Registrador_pipeline4|DOUT [70]),
	.datab(\FD|Banco_Regis|registers~2362_combout ),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline4|DOUT [4]),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2363_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2363 .lut_mask = 16'h8800;
defparam \FD|Banco_Regis|registers~2363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N31
dffeas \FD|Banco_Regis|registers~580 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[30]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2363_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~580_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~580 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~580 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~2358 (
// Equation(s):
// \FD|Banco_Regis|registers~2358_combout  = (\FD|Registrador_pipeline4|DOUT [3] & (!\FD|Registrador_pipeline4|DOUT [1] & (!\FD|Registrador_pipeline4|DOUT [0] & !\FD|Registrador_pipeline4|DOUT [2])))

	.dataa(\FD|Registrador_pipeline4|DOUT [3]),
	.datab(\FD|Registrador_pipeline4|DOUT [1]),
	.datac(\FD|Registrador_pipeline4|DOUT [0]),
	.datad(\FD|Registrador_pipeline4|DOUT [2]),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2358_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2358 .lut_mask = 16'h0002;
defparam \FD|Banco_Regis|registers~2358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~2359 (
// Equation(s):
// \FD|Banco_Regis|registers~2359_combout  = (\FD|Registrador_pipeline4|DOUT [4] & (\FD|Registrador_pipeline4|DOUT [70] & \FD|Banco_Regis|registers~2358_combout ))

	.dataa(\FD|Registrador_pipeline4|DOUT [4]),
	.datab(gnd),
	.datac(\FD|Registrador_pipeline4|DOUT [70]),
	.datad(\FD|Banco_Regis|registers~2358_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2359_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2359 .lut_mask = 16'hA000;
defparam \FD|Banco_Regis|registers~2359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N25
dffeas \FD|Banco_Regis|registers~836 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[30]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2359_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~836_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~836 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~836 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1086 (
// Equation(s):
// \FD|Banco_Regis|registers~1086_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~836_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (\FD|Banco_Regis|registers~580_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\FD|Banco_Regis|registers~580_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~836_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1086_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1086 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1086 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1087 (
// Equation(s):
// \FD|Banco_Regis|registers~1087_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1086_combout  & (\FD|Banco_Regis|registers~964_q )) # (!\FD|Banco_Regis|registers~1086_combout  & 
// ((\FD|Banco_Regis|registers~708_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1086_combout ))))

	.dataa(\FD|Banco_Regis|registers~964_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~708_q ),
	.datad(\FD|Banco_Regis|registers~1086_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1087_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1087 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1087 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1088 (
// Equation(s):
// \FD|Banco_Regis|registers~1088_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ) # ((\FD|Banco_Regis|registers~1085_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1087_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~1085_combout ),
	.datad(\FD|Banco_Regis|registers~1087_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1088_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1088 .lut_mask = 16'hB9A8;
defparam \FD|Banco_Regis|registers~1088 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1091 (
// Equation(s):
// \FD|Banco_Regis|registers~1091_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1088_combout  & ((\FD|Banco_Regis|registers~1090_combout ))) # (!\FD|Banco_Regis|registers~1088_combout  & 
// (\FD|Banco_Regis|registers~1083_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1088_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~1083_combout ),
	.datac(\FD|Banco_Regis|registers~1090_combout ),
	.datad(\FD|Banco_Regis|registers~1088_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1091_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1091 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1091 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~2378 (
// Equation(s):
// \FD|Banco_Regis|registers~2378_combout  = (\FD|Registrador_pipeline4|DOUT [70] & (!\FD|Registrador_pipeline4|DOUT [4] & \FD|Banco_Regis|registers~2344_combout ))

	.dataa(\FD|Registrador_pipeline4|DOUT [70]),
	.datab(\FD|Registrador_pipeline4|DOUT [4]),
	.datac(gnd),
	.datad(\FD|Banco_Regis|registers~2344_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2378_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2378 .lut_mask = 16'h2200;
defparam \FD|Banco_Regis|registers~2378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N5
dffeas \FD|Banco_Regis|registers~356 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[30]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2378_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~356_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~356 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~356 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~324feeder (
// Equation(s):
// \FD|Banco_Regis|registers~324feeder_combout  = \FD|muxDepoisULA|X[30]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[30]~1_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~324feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~324feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~324feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~2380 (
// Equation(s):
// \FD|Banco_Regis|registers~2380_combout  = (!\FD|Registrador_pipeline4|DOUT [4] & (\FD|Registrador_pipeline4|DOUT [70] & \FD|Banco_Regis|registers~2358_combout ))

	.dataa(\FD|Registrador_pipeline4|DOUT [4]),
	.datab(gnd),
	.datac(\FD|Registrador_pipeline4|DOUT [70]),
	.datad(\FD|Banco_Regis|registers~2358_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2380_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2380 .lut_mask = 16'h5000;
defparam \FD|Banco_Regis|registers~2380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N21
dffeas \FD|Banco_Regis|registers~324 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~324feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2380_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~324 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~324 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1092 (
// Equation(s):
// \FD|Banco_Regis|registers~1092_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~356_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~324_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~356_q ),
	.datad(\FD|Banco_Regis|registers~324_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1092_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1092 .lut_mask = 16'hD9C8;
defparam \FD|Banco_Regis|registers~1092 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~2381 (
// Equation(s):
// \FD|Banco_Regis|registers~2381_combout  = (\FD|Registrador_pipeline4|DOUT [70] & (!\FD|Registrador_pipeline4|DOUT [4] & \FD|Banco_Regis|registers~2368_combout ))

	.dataa(\FD|Registrador_pipeline4|DOUT [70]),
	.datab(\FD|Registrador_pipeline4|DOUT [4]),
	.datac(gnd),
	.datad(\FD|Banco_Regis|registers~2368_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2381_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2381 .lut_mask = 16'h2200;
defparam \FD|Banco_Regis|registers~2381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N23
dffeas \FD|Banco_Regis|registers~420 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[30]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2381_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~420_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~420 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~420 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~2379 (
// Equation(s):
// \FD|Banco_Regis|registers~2379_combout  = (!\FD|Registrador_pipeline4|DOUT [4] & (\FD|Registrador_pipeline4|DOUT [70] & \FD|Banco_Regis|registers~2350_combout ))

	.dataa(\FD|Registrador_pipeline4|DOUT [4]),
	.datab(gnd),
	.datac(\FD|Registrador_pipeline4|DOUT [70]),
	.datad(\FD|Banco_Regis|registers~2350_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2379_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2379 .lut_mask = 16'h5000;
defparam \FD|Banco_Regis|registers~2379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N23
dffeas \FD|Banco_Regis|registers~388 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[30]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~388_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~388 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~388 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1093 (
// Equation(s):
// \FD|Banco_Regis|registers~1093_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1092_combout  & (\FD|Banco_Regis|registers~420_q )) # (!\FD|Banco_Regis|registers~1092_combout  & 
// ((\FD|Banco_Regis|registers~388_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (\FD|Banco_Regis|registers~1092_combout ))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~1092_combout ),
	.datac(\FD|Banco_Regis|registers~420_q ),
	.datad(\FD|Banco_Regis|registers~388_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1093_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1093 .lut_mask = 16'hE6C4;
defparam \FD|Banco_Regis|registers~1093 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~164feeder (
// Equation(s):
// \FD|Banco_Regis|registers~164feeder_combout  = \FD|muxDepoisULA|X[30]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[30]~1_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~164feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~164feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~164feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~2385 (
// Equation(s):
// \FD|Banco_Regis|registers~2385_combout  = (!\FD|Registrador_pipeline4|DOUT [4] & (\FD|Registrador_pipeline4|DOUT [70] & \FD|Banco_Regis|registers~2370_combout ))

	.dataa(\FD|Registrador_pipeline4|DOUT [4]),
	.datab(gnd),
	.datac(\FD|Registrador_pipeline4|DOUT [70]),
	.datad(\FD|Banco_Regis|registers~2370_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2385_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2385 .lut_mask = 16'h5000;
defparam \FD|Banco_Regis|registers~2385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N11
dffeas \FD|Banco_Regis|registers~164 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~164feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~164 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~164 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~132feeder (
// Equation(s):
// \FD|Banco_Regis|registers~132feeder_combout  = \FD|muxDepoisULA|X[30]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[30]~1_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~132feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~132feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~132feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~2383 (
// Equation(s):
// \FD|Banco_Regis|registers~2383_combout  = (\FD|Banco_Regis|registers~2354_combout  & (!\FD|Registrador_pipeline4|DOUT [4] & \FD|Registrador_pipeline4|DOUT [70]))

	.dataa(gnd),
	.datab(\FD|Banco_Regis|registers~2354_combout ),
	.datac(\FD|Registrador_pipeline4|DOUT [4]),
	.datad(\FD|Registrador_pipeline4|DOUT [70]),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2383_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2383 .lut_mask = 16'h0C00;
defparam \FD|Banco_Regis|registers~2383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N29
dffeas \FD|Banco_Regis|registers~132 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~132feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2383_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~132 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~132 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~2384 (
// Equation(s):
// \FD|Banco_Regis|registers~2384_combout  = (\FD|Registrador_pipeline4|DOUT [70] & (!\FD|Registrador_pipeline4|DOUT [4] & \FD|Banco_Regis|registers~2362_combout ))

	.dataa(\FD|Registrador_pipeline4|DOUT [70]),
	.datab(\FD|Registrador_pipeline4|DOUT [4]),
	.datac(\FD|Banco_Regis|registers~2362_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2384_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2384 .lut_mask = 16'h2020;
defparam \FD|Banco_Regis|registers~2384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N31
dffeas \FD|Banco_Regis|registers~68 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[30]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~68 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~68 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~2382 (
// Equation(s):
// \FD|Banco_Regis|registers~2382_combout  = (\FD|Registrador_pipeline4|DOUT [70] & (\FD|Banco_Regis|registers~2346_combout  & !\FD|Registrador_pipeline4|DOUT [4]))

	.dataa(\FD|Registrador_pipeline4|DOUT [70]),
	.datab(\FD|Banco_Regis|registers~2346_combout ),
	.datac(\FD|Registrador_pipeline4|DOUT [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2382_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2382 .lut_mask = 16'h0808;
defparam \FD|Banco_Regis|registers~2382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N5
dffeas \FD|Banco_Regis|registers~100 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[30]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2382_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~100 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1096 (
// Equation(s):
// \FD|Banco_Regis|registers~1096_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~100_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~68_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~68_q ),
	.datac(\FD|Banco_Regis|registers~100_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1096_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1096 .lut_mask = 16'hAAE4;
defparam \FD|Banco_Regis|registers~1096 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1097 (
// Equation(s):
// \FD|Banco_Regis|registers~1097_combout  = (\FD|Banco_Regis|registers~1096_combout  & ((\FD|Banco_Regis|registers~164_q ) # ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # (!\FD|Banco_Regis|registers~1096_combout  & 
// (((\FD|Banco_Regis|registers~132_q  & \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Banco_Regis|registers~164_q ),
	.datab(\FD|Banco_Regis|registers~132_q ),
	.datac(\FD|Banco_Regis|registers~1096_combout ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1097_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1097 .lut_mask = 16'hACF0;
defparam \FD|Banco_Regis|registers~1097 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~2376 (
// Equation(s):
// \FD|Banco_Regis|registers~2376_combout  = (\FD|Registrador_pipeline4|DOUT [70] & (!\FD|Registrador_pipeline4|DOUT [4] & \FD|Banco_Regis|registers~2360_combout ))

	.dataa(\FD|Registrador_pipeline4|DOUT [70]),
	.datab(\FD|Registrador_pipeline4|DOUT [4]),
	.datac(gnd),
	.datad(\FD|Banco_Regis|registers~2360_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2376_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2376 .lut_mask = 16'h2200;
defparam \FD|Banco_Regis|registers~2376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N15
dffeas \FD|Banco_Regis|registers~196 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[30]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2376_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~196 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~196 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~2374 (
// Equation(s):
// \FD|Banco_Regis|registers~2374_combout  = (!\FD|Registrador_pipeline4|DOUT [4] & (\FD|Banco_Regis|registers~2352_combout  & \FD|Registrador_pipeline4|DOUT [70]))

	.dataa(\FD|Registrador_pipeline4|DOUT [4]),
	.datab(\FD|Banco_Regis|registers~2352_combout ),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline4|DOUT [70]),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2374_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2374 .lut_mask = 16'h4400;
defparam \FD|Banco_Regis|registers~2374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N17
dffeas \FD|Banco_Regis|registers~260 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[30]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2374_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~260 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~260 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1094 (
// Equation(s):
// \FD|Banco_Regis|registers~1094_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~260_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// (\FD|Banco_Regis|registers~196_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~196_q ),
	.datac(\FD|Banco_Regis|registers~260_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1094_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1094 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1094 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~2377 (
// Equation(s):
// \FD|Banco_Regis|registers~2377_combout  = (\FD|Registrador_pipeline4|DOUT [70] & (\FD|Banco_Regis|registers~2366_combout  & !\FD|Registrador_pipeline4|DOUT [4]))

	.dataa(\FD|Registrador_pipeline4|DOUT [70]),
	.datab(gnd),
	.datac(\FD|Banco_Regis|registers~2366_combout ),
	.datad(\FD|Registrador_pipeline4|DOUT [4]),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2377_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2377 .lut_mask = 16'h00A0;
defparam \FD|Banco_Regis|registers~2377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N13
dffeas \FD|Banco_Regis|registers~292 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[30]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~292 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~292 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~2375 (
// Equation(s):
// \FD|Banco_Regis|registers~2375_combout  = (\FD|Banco_Regis|registers~2342_combout  & (!\FD|Registrador_pipeline4|DOUT [4] & \FD|Registrador_pipeline4|DOUT [70]))

	.dataa(\FD|Banco_Regis|registers~2342_combout ),
	.datab(\FD|Registrador_pipeline4|DOUT [4]),
	.datac(\FD|Registrador_pipeline4|DOUT [70]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2375_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2375 .lut_mask = 16'h2020;
defparam \FD|Banco_Regis|registers~2375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N7
dffeas \FD|Banco_Regis|registers~228 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[30]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2375_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~228 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~228 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1095 (
// Equation(s):
// \FD|Banco_Regis|registers~1095_combout  = (\FD|Banco_Regis|registers~1094_combout  & ((\FD|Banco_Regis|registers~292_q ) # ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )))) # (!\FD|Banco_Regis|registers~1094_combout  & 
// (((\FD|Banco_Regis|registers~228_q  & \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\FD|Banco_Regis|registers~1094_combout ),
	.datab(\FD|Banco_Regis|registers~292_q ),
	.datac(\FD|Banco_Regis|registers~228_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1095_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1095 .lut_mask = 16'hD8AA;
defparam \FD|Banco_Regis|registers~1095 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1098 (
// Equation(s):
// \FD|Banco_Regis|registers~1098_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1095_combout ))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Banco_Regis|registers~1097_combout ))))

	.dataa(\FD|Banco_Regis|registers~1097_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\FD|Banco_Regis|registers~1095_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1098_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1098 .lut_mask = 16'hF2C2;
defparam \FD|Banco_Regis|registers~1098 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~548feeder (
// Equation(s):
// \FD|Banco_Regis|registers~548feeder_combout  = \FD|muxDepoisULA|X[30]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[30]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~548feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~548feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~548feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~2372 (
// Equation(s):
// \FD|Banco_Regis|registers~2372_combout  = (\FD|Registrador_pipeline4|DOUT [2] & (\FD|Registrador_pipeline4|DOUT [1] & (\FD|Registrador_pipeline4|DOUT [3] & \FD|Registrador_pipeline4|DOUT [0])))

	.dataa(\FD|Registrador_pipeline4|DOUT [2]),
	.datab(\FD|Registrador_pipeline4|DOUT [1]),
	.datac(\FD|Registrador_pipeline4|DOUT [3]),
	.datad(\FD|Registrador_pipeline4|DOUT [0]),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2372_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2372 .lut_mask = 16'h8000;
defparam \FD|Banco_Regis|registers~2372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~2389 (
// Equation(s):
// \FD|Banco_Regis|registers~2389_combout  = (\FD|Registrador_pipeline4|DOUT [70] & (!\FD|Registrador_pipeline4|DOUT [4] & \FD|Banco_Regis|registers~2372_combout ))

	.dataa(gnd),
	.datab(\FD|Registrador_pipeline4|DOUT [70]),
	.datac(\FD|Registrador_pipeline4|DOUT [4]),
	.datad(\FD|Banco_Regis|registers~2372_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2389_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2389 .lut_mask = 16'h0C00;
defparam \FD|Banco_Regis|registers~2389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N31
dffeas \FD|Banco_Regis|registers~548 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~548feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~548_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~548 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~548 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~2387 (
// Equation(s):
// \FD|Banco_Regis|registers~2387_combout  = (!\FD|Registrador_pipeline4|DOUT [4] & (\FD|Registrador_pipeline4|DOUT [70] & \FD|Banco_Regis|registers~2348_combout ))

	.dataa(gnd),
	.datab(\FD|Registrador_pipeline4|DOUT [4]),
	.datac(\FD|Registrador_pipeline4|DOUT [70]),
	.datad(\FD|Banco_Regis|registers~2348_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2387_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2387 .lut_mask = 16'h3000;
defparam \FD|Banco_Regis|registers~2387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N21
dffeas \FD|Banco_Regis|registers~484 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[30]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~484_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~484 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~484 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~2388 (
// Equation(s):
// \FD|Banco_Regis|registers~2388_combout  = (\FD|Registrador_pipeline4|DOUT [70] & (\FD|Banco_Regis|registers~2364_combout  & !\FD|Registrador_pipeline4|DOUT [4]))

	.dataa(\FD|Registrador_pipeline4|DOUT [70]),
	.datab(\FD|Banco_Regis|registers~2364_combout ),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline4|DOUT [4]),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2388_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2388 .lut_mask = 16'h0088;
defparam \FD|Banco_Regis|registers~2388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y40_N31
dffeas \FD|Banco_Regis|registers~452 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[30]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~452_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~452 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~452 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~2386 (
// Equation(s):
// \FD|Banco_Regis|registers~2386_combout  = (\FD|Registrador_pipeline4|DOUT [70] & (!\FD|Registrador_pipeline4|DOUT [4] & \FD|Banco_Regis|registers~2356_combout ))

	.dataa(\FD|Registrador_pipeline4|DOUT [70]),
	.datab(gnd),
	.datac(\FD|Registrador_pipeline4|DOUT [4]),
	.datad(\FD|Banco_Regis|registers~2356_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2386_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2386 .lut_mask = 16'h0A00;
defparam \FD|Banco_Regis|registers~2386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y40_N29
dffeas \FD|Banco_Regis|registers~516 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[30]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~516_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~516 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~516 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1099 (
// Equation(s):
// \FD|Banco_Regis|registers~1099_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~516_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// (\FD|Banco_Regis|registers~452_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~452_q ),
	.datac(\FD|Banco_Regis|registers~516_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1099_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1099 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1099 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1100 (
// Equation(s):
// \FD|Banco_Regis|registers~1100_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1099_combout  & (\FD|Banco_Regis|registers~548_q )) # (!\FD|Banco_Regis|registers~1099_combout  & 
// ((\FD|Banco_Regis|registers~484_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1099_combout ))))

	.dataa(\FD|Banco_Regis|registers~548_q ),
	.datab(\FD|Banco_Regis|registers~484_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\FD|Banco_Regis|registers~1099_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1100_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1100 .lut_mask = 16'hAFC0;
defparam \FD|Banco_Regis|registers~1100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1101 (
// Equation(s):
// \FD|Banco_Regis|registers~1101_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1098_combout  & ((\FD|Banco_Regis|registers~1100_combout ))) # (!\FD|Banco_Regis|registers~1098_combout  & 
// (\FD|Banco_Regis|registers~1093_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1098_combout ))))

	.dataa(\FD|Banco_Regis|registers~1093_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~1098_combout ),
	.datad(\FD|Banco_Regis|registers~1100_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1101_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1101 .lut_mask = 16'hF838;
defparam \FD|Banco_Regis|registers~1101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N8
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg2[30]~1 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg2[30]~1_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & (((\FD|Banco_Regis|registers~1091_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & 
// (!\FD|Banco_Regis|Equal1~0_combout  & ((\FD|Banco_Regis|registers~1101_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20 ),
	.datab(\FD|Banco_Regis|Equal1~0_combout ),
	.datac(\FD|Banco_Regis|registers~1091_combout ),
	.datad(\FD|Banco_Regis|registers~1101_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg2[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg2[30]~1 .lut_mask = 16'hB1A0;
defparam \FD|Banco_Regis|DadoLidoReg2[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N9
dffeas \FD|Registrador_pipeline2|DOUT[72] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg2[30]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [72]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[72] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[72] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y34_N7
dffeas \FD|Registrador_pipeline3|DOUT[35] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline2|DOUT [72]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [35]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[35] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N26
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[71]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[71]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [35]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline3|DOUT [35]),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[71]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[71]~feeder .lut_mask = 16'hFF00;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[71]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y36_N27
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[71] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[71]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [71]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N20
cycloneive_lcell_comb \UC|Equal1~1 (
// Equation(s):
// \UC|Equal1~1_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a31  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a29  & \UC|Equal1~0_combout ))

	.dataa(gnd),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a31 ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a29 ),
	.datad(\UC|Equal1~0_combout ),
	.cin(gnd),
	.combout(\UC|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|Equal1~1 .lut_mask = 16'h0C00;
defparam \UC|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y40_N21
dffeas \FD|Registrador_pipeline2|DOUT[143] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\UC|Equal1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [143]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[143] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[143] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N10
cycloneive_lcell_comb \FD|Registrador_pipeline3|DOUT[103]~feeder (
// Equation(s):
// \FD|Registrador_pipeline3|DOUT[103]~feeder_combout  = \FD|Registrador_pipeline2|DOUT [143]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline2|DOUT [143]),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline3|DOUT[103]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[103]~feeder .lut_mask = 16'hFF00;
defparam \FD|Registrador_pipeline3|DOUT[103]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y40_N11
dffeas \FD|Registrador_pipeline3|DOUT[103] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline3|DOUT[103]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [103]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[103] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[103] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N4
cycloneive_lcell_comb \FD|Registrador_pipeline4|DOUT[69]~feeder (
// Equation(s):
// \FD|Registrador_pipeline4|DOUT[69]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [103]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline3|DOUT [103]),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline4|DOUT[69]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[69]~feeder .lut_mask = 16'hFF00;
defparam \FD|Registrador_pipeline4|DOUT[69]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y36_N5
dffeas \FD|Registrador_pipeline4|DOUT[69] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline4|DOUT[69]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [69]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[69] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[69] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N4
cycloneive_lcell_comb \FD|Registrador_pipeline3|DOUT[40]~feeder (
// Equation(s):
// \FD|Registrador_pipeline3|DOUT[40]~feeder_combout  = \FD|ALU|opmux|X[3]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|ALU|opmux|X[3]~57_combout ),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline3|DOUT[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[40]~feeder .lut_mask = 16'hFF00;
defparam \FD|Registrador_pipeline3|DOUT[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y38_N5
dffeas \FD|Registrador_pipeline3|DOUT[40] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline3|DOUT[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [40]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[40] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y39_N21
dffeas \FD|Registrador_pipeline4|DOUT[8] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline3|DOUT [40]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[8] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N6
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[18]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[18]~feeder .lut_mask = 16'hFFFF;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y39_N7
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[18] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N17
dffeas \FD|Banco_Regis|registers~233 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[3]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2374_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~233 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~233 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N19
dffeas \FD|Banco_Regis|registers~169 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[3]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2376_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~169 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~169 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y32_N27
dffeas \FD|Banco_Regis|registers~201 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[3]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2375_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~201 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~201 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1632 (
// Equation(s):
// \FD|Banco_Regis|registers~1632_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~201_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~169_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~169_q ),
	.datac(\FD|Banco_Regis|registers~201_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1632_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1632 .lut_mask = 16'hAAE4;
defparam \FD|Banco_Regis|registers~1632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1633 (
// Equation(s):
// \FD|Banco_Regis|registers~1633_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1632_combout  & ((\FD|Banco_Regis|registers~265_q ))) # (!\FD|Banco_Regis|registers~1632_combout  & 
// (\FD|Banco_Regis|registers~233_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1632_combout ))))

	.dataa(\FD|Banco_Regis|registers~233_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~265_q ),
	.datad(\FD|Banco_Regis|registers~1632_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1633_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1633 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~521feeder (
// Equation(s):
// \FD|Banco_Regis|registers~521feeder_combout  = \FD|muxDepoisULA|X[3]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[3]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~521feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~521feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~521feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N31
dffeas \FD|Banco_Regis|registers~521 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~521feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~521_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~521 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~521 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N15
dffeas \FD|Banco_Regis|registers~489 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[3]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~489_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~489 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~489 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N27
dffeas \FD|Banco_Regis|registers~425 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[3]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~425_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~425 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~425 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N13
dffeas \FD|Banco_Regis|registers~457 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[3]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~457_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~457 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~457 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1639 (
// Equation(s):
// \FD|Banco_Regis|registers~1639_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~457_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~425_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Banco_Regis|registers~425_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~457_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1639_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1639 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1640 (
// Equation(s):
// \FD|Banco_Regis|registers~1640_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1639_combout  & (\FD|Banco_Regis|registers~521_q )) # (!\FD|Banco_Regis|registers~1639_combout  & 
// ((\FD|Banco_Regis|registers~489_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1639_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~521_q ),
	.datac(\FD|Banco_Regis|registers~489_q ),
	.datad(\FD|Banco_Regis|registers~1639_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1640_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1640 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N31
dffeas \FD|Banco_Regis|registers~137 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[3]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~137 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~137 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N9
dffeas \FD|Banco_Regis|registers~73 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[3]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2382_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~73 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~73 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N23
dffeas \FD|Banco_Regis|registers~41 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[3]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~41 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N5
dffeas \FD|Banco_Regis|registers~105 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[3]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2383_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~105 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~105 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1636 (
// Equation(s):
// \FD|Banco_Regis|registers~1636_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~105_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// (\FD|Banco_Regis|registers~41_q ))))

	.dataa(\FD|Banco_Regis|registers~41_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~105_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1636_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1636 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1637 (
// Equation(s):
// \FD|Banco_Regis|registers~1637_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1636_combout  & (\FD|Banco_Regis|registers~137_q )) # (!\FD|Banco_Regis|registers~1636_combout  & 
// ((\FD|Banco_Regis|registers~73_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1636_combout ))))

	.dataa(\FD|Banco_Regis|registers~137_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~73_q ),
	.datad(\FD|Banco_Regis|registers~1636_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1637_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1637 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N3
dffeas \FD|Banco_Regis|registers~393 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[3]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2381_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~393_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~393 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~393 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y36_N29
dffeas \FD|Banco_Regis|registers~329 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[3]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2378_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~329 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~329 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y36_N23
dffeas \FD|Banco_Regis|registers~297 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[3]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2380_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~297 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~297 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y36_N29
dffeas \FD|Banco_Regis|registers~361 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[3]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~361_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~361 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~361 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1634 (
// Equation(s):
// \FD|Banco_Regis|registers~1634_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~361_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// (\FD|Banco_Regis|registers~297_q ))))

	.dataa(\FD|Banco_Regis|registers~297_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~361_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1634_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1634 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1635 (
// Equation(s):
// \FD|Banco_Regis|registers~1635_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1634_combout  & (\FD|Banco_Regis|registers~393_q )) # (!\FD|Banco_Regis|registers~1634_combout  & 
// ((\FD|Banco_Regis|registers~329_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1634_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~393_q ),
	.datac(\FD|Banco_Regis|registers~329_q ),
	.datad(\FD|Banco_Regis|registers~1634_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1635_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1635 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1638 (
// Equation(s):
// \FD|Banco_Regis|registers~1638_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1635_combout ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (\FD|Banco_Regis|registers~1637_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~1637_combout ),
	.datad(\FD|Banco_Regis|registers~1635_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1638_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1638 .lut_mask = 16'hDC98;
defparam \FD|Banco_Regis|registers~1638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1641 (
// Equation(s):
// \FD|Banco_Regis|registers~1641_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1638_combout  & ((\FD|Banco_Regis|registers~1640_combout ))) # (!\FD|Banco_Regis|registers~1638_combout  & 
// (\FD|Banco_Regis|registers~1633_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1638_combout ))))

	.dataa(\FD|Banco_Regis|registers~1633_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~1640_combout ),
	.datad(\FD|Banco_Regis|registers~1638_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1641_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1641 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1033feeder (
// Equation(s):
// \FD|Banco_Regis|registers~1033feeder_combout  = \FD|muxDepoisULA|X[3]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[3]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1033feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1033feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~1033feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~2373 (
// Equation(s):
// \FD|Banco_Regis|registers~2373_combout  = (\FD|Registrador_pipeline4|DOUT [70] & (\FD|Registrador_pipeline4|DOUT [4] & \FD|Banco_Regis|registers~2372_combout ))

	.dataa(gnd),
	.datab(\FD|Registrador_pipeline4|DOUT [70]),
	.datac(\FD|Registrador_pipeline4|DOUT [4]),
	.datad(\FD|Banco_Regis|registers~2372_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2373_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2373 .lut_mask = 16'hC000;
defparam \FD|Banco_Regis|registers~2373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N25
dffeas \FD|Banco_Regis|registers~1033 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~1033feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2373_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1033_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1033 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1033 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N23
dffeas \FD|Banco_Regis|registers~777 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[3]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2367_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~777_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~777 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~777 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y40_N21
dffeas \FD|Banco_Regis|registers~649 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[3]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2371_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~649_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~649 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~649 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N1
dffeas \FD|Banco_Regis|registers~905 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[3]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2369_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~905_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~905 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~905 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1629 (
// Equation(s):
// \FD|Banco_Regis|registers~1629_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~905_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (\FD|Banco_Regis|registers~649_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\FD|Banco_Regis|registers~649_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~905_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1629_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1629 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1630 (
// Equation(s):
// \FD|Banco_Regis|registers~1630_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1629_combout  & (\FD|Banco_Regis|registers~1033_q )) # (!\FD|Banco_Regis|registers~1629_combout  & 
// ((\FD|Banco_Regis|registers~777_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1629_combout ))))

	.dataa(\FD|Banco_Regis|registers~1033_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~777_q ),
	.datad(\FD|Banco_Regis|registers~1629_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1630_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1630 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N23
dffeas \FD|Banco_Regis|registers~713 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[3]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~713_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~713 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~713 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~969feeder (
// Equation(s):
// \FD|Banco_Regis|registers~969feeder_combout  = \FD|muxDepoisULA|X[3]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[3]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~969feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~969feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~969feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N11
dffeas \FD|Banco_Regis|registers~969 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~969feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~969_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~969 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~969 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N25
dffeas \FD|Banco_Regis|registers~585 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[3]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~585_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~585 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~585 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N13
dffeas \FD|Banco_Regis|registers~841 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[3]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~841_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~841 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~841 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1622 (
// Equation(s):
// \FD|Banco_Regis|registers~1622_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~841_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// (\FD|Banco_Regis|registers~585_q ))))

	.dataa(\FD|Banco_Regis|registers~585_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~841_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1622_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1622 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1623 (
// Equation(s):
// \FD|Banco_Regis|registers~1623_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1622_combout  & ((\FD|Banco_Regis|registers~969_q ))) # (!\FD|Banco_Regis|registers~1622_combout  & 
// (\FD|Banco_Regis|registers~713_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1622_combout ))))

	.dataa(\FD|Banco_Regis|registers~713_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~969_q ),
	.datad(\FD|Banco_Regis|registers~1622_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1623_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1623 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N27
dffeas \FD|Banco_Regis|registers~937 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[3]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2365_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~937_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~937 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~937 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N25
dffeas \FD|Banco_Regis|registers~809 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[3]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2359_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~809_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~809 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~809 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N13
dffeas \FD|Banco_Regis|registers~553 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[3]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2363_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~553_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~553 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~553 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N19
dffeas \FD|Banco_Regis|registers~681 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[3]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2361_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~681_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~681 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~681 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1626 (
// Equation(s):
// \FD|Banco_Regis|registers~1626_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~681_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Banco_Regis|registers~553_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~553_q ),
	.datac(\FD|Banco_Regis|registers~681_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1626_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1626 .lut_mask = 16'hAAE4;
defparam \FD|Banco_Regis|registers~1626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1627 (
// Equation(s):
// \FD|Banco_Regis|registers~1627_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1626_combout  & (\FD|Banco_Regis|registers~937_q )) # (!\FD|Banco_Regis|registers~1626_combout  & 
// ((\FD|Banco_Regis|registers~809_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1626_combout ))))

	.dataa(\FD|Banco_Regis|registers~937_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~809_q ),
	.datad(\FD|Banco_Regis|registers~1626_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1627_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1627 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~617feeder (
// Equation(s):
// \FD|Banco_Regis|registers~617feeder_combout  = \FD|muxDepoisULA|X[3]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[3]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~617feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~617feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~617feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N13
dffeas \FD|Banco_Regis|registers~617 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~617feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2355_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~617_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~617 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~617 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~745feeder (
// Equation(s):
// \FD|Banco_Regis|registers~745feeder_combout  = \FD|muxDepoisULA|X[3]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[3]~28_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~745feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~745feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~745feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N21
dffeas \FD|Banco_Regis|registers~745 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~745feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~745_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~745 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~745 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1624 (
// Equation(s):
// \FD|Banco_Regis|registers~1624_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~745_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Banco_Regis|registers~617_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\FD|Banco_Regis|registers~617_q ),
	.datab(\FD|Banco_Regis|registers~745_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1624_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1624 .lut_mask = 16'hF0CA;
defparam \FD|Banco_Regis|registers~1624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N21
dffeas \FD|Banco_Regis|registers~1001 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[3]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1001_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1001 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1001 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N17
dffeas \FD|Banco_Regis|registers~873 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[3]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~873_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~873 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~873 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1625 (
// Equation(s):
// \FD|Banco_Regis|registers~1625_combout  = (\FD|Banco_Regis|registers~1624_combout  & ((\FD|Banco_Regis|registers~1001_q ) # ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # (!\FD|Banco_Regis|registers~1624_combout  & 
// (((\FD|Banco_Regis|registers~873_q  & \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\FD|Banco_Regis|registers~1624_combout ),
	.datab(\FD|Banco_Regis|registers~1001_q ),
	.datac(\FD|Banco_Regis|registers~873_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1625_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1625 .lut_mask = 16'hD8AA;
defparam \FD|Banco_Regis|registers~1625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1628 (
// Equation(s):
// \FD|Banco_Regis|registers~1628_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1625_combout ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (\FD|Banco_Regis|registers~1627_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~1627_combout ),
	.datad(\FD|Banco_Regis|registers~1625_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1628_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1628 .lut_mask = 16'hDC98;
defparam \FD|Banco_Regis|registers~1628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1631 (
// Equation(s):
// \FD|Banco_Regis|registers~1631_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1628_combout  & (\FD|Banco_Regis|registers~1630_combout )) # (!\FD|Banco_Regis|registers~1628_combout  & 
// ((\FD|Banco_Regis|registers~1623_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1628_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~1630_combout ),
	.datac(\FD|Banco_Regis|registers~1623_combout ),
	.datad(\FD|Banco_Regis|registers~1628_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1631_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1631 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N6
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg2[3]~28 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg2[3]~28_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & (((\FD|Banco_Regis|registers~1631_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & 
// (!\FD|Banco_Regis|Equal1~0_combout  & (\FD|Banco_Regis|registers~1641_combout )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20 ),
	.datab(\FD|Banco_Regis|Equal1~0_combout ),
	.datac(\FD|Banco_Regis|registers~1641_combout ),
	.datad(\FD|Banco_Regis|registers~1631_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg2[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg2[3]~28 .lut_mask = 16'hBA10;
defparam \FD|Banco_Regis|DadoLidoReg2[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N7
dffeas \FD|Registrador_pipeline2|DOUT[45] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg2[3]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [45]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[45] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N10
cycloneive_lcell_comb \FD|Registrador_pipeline3|DOUT[8]~feeder (
// Equation(s):
// \FD|Registrador_pipeline3|DOUT[8]~feeder_combout  = \FD|Registrador_pipeline2|DOUT [45]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline2|DOUT [45]),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline3|DOUT[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[8]~feeder .lut_mask = 16'hFF00;
defparam \FD|Registrador_pipeline3|DOUT[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y38_N11
dffeas \FD|Registrador_pipeline3|DOUT[8] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline3|DOUT[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[8] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N0
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[17]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[17]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|Registrador_pipeline3|DOUT [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[17]~feeder .lut_mask = 16'hF0F0;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y39_N1
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[17] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y40_N31
dffeas \FD|Registrador_pipeline2|DOUT[142] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\UC|Equal2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [142]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[142] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[142] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y38_N7
dffeas \FD|Registrador_pipeline3|DOUT[102] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline2|DOUT [142]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [102]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[102] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[102] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N2
cycloneive_lcell_comb \UC|Equal1~2 (
// Equation(s):
// \UC|Equal1~2_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a31  & \UC|Equal1~0_combout )

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a31 ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UC|Equal1~0_combout ),
	.cin(gnd),
	.combout(\UC|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \UC|Equal1~2 .lut_mask = 16'hAA00;
defparam \UC|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N17
dffeas \FD|Registrador_pipeline2|DOUT[138] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UC|Equal1~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [138]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[138] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[138] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N10
cycloneive_lcell_comb \FD|UC_ULA|ULActrl[2]~0 (
// Equation(s):
// \FD|UC_ULA|ULActrl[2]~0_combout  = (!\FD|Registrador_pipeline2|DOUT [10] & (\FD|Registrador_pipeline2|DOUT [15] & (!\FD|Registrador_pipeline2|DOUT [12] & !\FD|Registrador_pipeline2|DOUT [14])))

	.dataa(\FD|Registrador_pipeline2|DOUT [10]),
	.datab(\FD|Registrador_pipeline2|DOUT [15]),
	.datac(\FD|Registrador_pipeline2|DOUT [12]),
	.datad(\FD|Registrador_pipeline2|DOUT [14]),
	.cin(gnd),
	.combout(\FD|UC_ULA|ULActrl[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|UC_ULA|ULActrl[2]~0 .lut_mask = 16'h0004;
defparam \FD|UC_ULA|ULActrl[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N12
cycloneive_lcell_comb \FD|UC_ULA|ULActrl[2]~1 (
// Equation(s):
// \FD|UC_ULA|ULActrl[2]~1_combout  = (\FD|Registrador_pipeline2|DOUT [141] & (!\FD|Registrador_pipeline2|DOUT [139] & (\FD|Registrador_pipeline2|DOUT [11] & \FD|UC_ULA|ULActrl[2]~0_combout ))) # (!\FD|Registrador_pipeline2|DOUT [141] & 
// (\FD|Registrador_pipeline2|DOUT [139]))

	.dataa(\FD|Registrador_pipeline2|DOUT [141]),
	.datab(\FD|Registrador_pipeline2|DOUT [139]),
	.datac(\FD|Registrador_pipeline2|DOUT [11]),
	.datad(\FD|UC_ULA|ULActrl[2]~0_combout ),
	.cin(gnd),
	.combout(\FD|UC_ULA|ULActrl[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|UC_ULA|ULActrl[2]~1 .lut_mask = 16'h6444;
defparam \FD|UC_ULA|ULActrl[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N16
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~0 (
// Equation(s):
// \FD|ALU|Bnot|Add0~0_combout  = \FD|UC_ULA|ULActrl[2]~1_combout  $ (((\FD|Registrador_pipeline2|DOUT [138] & ((\FD|Registrador_pipeline2|DOUT [10]))) # (!\FD|Registrador_pipeline2|DOUT [138] & (\FD|Registrador_pipeline2|DOUT [42]))))

	.dataa(\FD|Registrador_pipeline2|DOUT [42]),
	.datab(\FD|Registrador_pipeline2|DOUT [10]),
	.datac(\FD|Registrador_pipeline2|DOUT [138]),
	.datad(\FD|UC_ULA|ULActrl[2]~1_combout ),
	.cin(gnd),
	.combout(\FD|ALU|Bnot|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~0 .lut_mask = 16'h35CA;
defparam \FD|ALU|Bnot|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N0
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~1 (
// Equation(s):
// \FD|ALU|Bnot|Add0~1_combout  = (\FD|ALU|Bnot|Add0~0_combout  & (\FD|UC_ULA|ULActrl[2]~1_combout  $ (VCC))) # (!\FD|ALU|Bnot|Add0~0_combout  & (\FD|UC_ULA|ULActrl[2]~1_combout  & VCC))
// \FD|ALU|Bnot|Add0~2  = CARRY((\FD|ALU|Bnot|Add0~0_combout  & \FD|UC_ULA|ULActrl[2]~1_combout ))

	.dataa(\FD|ALU|Bnot|Add0~0_combout ),
	.datab(\FD|UC_ULA|ULActrl[2]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\FD|ALU|Bnot|Add0~1_combout ),
	.cout(\FD|ALU|Bnot|Add0~2 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~1 .lut_mask = 16'h6688;
defparam \FD|ALU|Bnot|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N5
dffeas \FD|Banco_Regis|registers~774 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[0]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2367_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~774_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~774 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~774 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y40_N15
dffeas \FD|Banco_Regis|registers~1030 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[0]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2373_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1030_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1030 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1030 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y40_N9
dffeas \FD|Banco_Regis|registers~902 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[0]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2369_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~902_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~902 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~902 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y40_N3
dffeas \FD|Banco_Regis|registers~646 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[0]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2371_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~646_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~646 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~646 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~2329 (
// Equation(s):
// \FD|Banco_Regis|registers~2329_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~902_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~646_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Banco_Regis|registers~902_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~646_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2329_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2329 .lut_mask = 16'hCCB8;
defparam \FD|Banco_Regis|registers~2329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~2330 (
// Equation(s):
// \FD|Banco_Regis|registers~2330_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~2329_combout  & ((\FD|Banco_Regis|registers~1030_q ))) # (!\FD|Banco_Regis|registers~2329_combout  & 
// (\FD|Banco_Regis|registers~774_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~2329_combout ))))

	.dataa(\FD|Banco_Regis|registers~774_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~1030_q ),
	.datad(\FD|Banco_Regis|registers~2329_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2330_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2330 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~2330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N11
dffeas \FD|Banco_Regis|registers~582 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[0]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~582_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~582 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~582 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N31
dffeas \FD|Banco_Regis|registers~838 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[0]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~838_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~838 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~838 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~2322 (
// Equation(s):
// \FD|Banco_Regis|registers~2322_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~838_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & 
// (\FD|Banco_Regis|registers~582_q ))))

	.dataa(\FD|Banco_Regis|registers~582_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~838_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2322_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2322 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~2322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N17
dffeas \FD|Banco_Regis|registers~710 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[0]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~710_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~710 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~710 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N17
dffeas \FD|Banco_Regis|registers~966 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[0]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~966_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~966 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~966 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~2323 (
// Equation(s):
// \FD|Banco_Regis|registers~2323_combout  = (\FD|Banco_Regis|registers~2322_combout  & (((\FD|Banco_Regis|registers~966_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))) # (!\FD|Banco_Regis|registers~2322_combout  & 
// (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~710_q )))

	.dataa(\FD|Banco_Regis|registers~2322_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~710_q ),
	.datad(\FD|Banco_Regis|registers~966_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2323_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2323 .lut_mask = 16'hEA62;
defparam \FD|Banco_Regis|registers~2323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N7
dffeas \FD|Banco_Regis|registers~870 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[0]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~870_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~870 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~870 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N21
dffeas \FD|Banco_Regis|registers~742 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[0]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~742_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~742 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~742 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y38_N19
dffeas \FD|Banco_Regis|registers~614 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[0]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2355_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~614_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~614 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~614 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~2324 (
// Equation(s):
// \FD|Banco_Regis|registers~2324_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~742_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~614_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~742_q ),
	.datac(\FD|Banco_Regis|registers~614_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2324_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2324 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~2324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~2325 (
// Equation(s):
// \FD|Banco_Regis|registers~2325_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~2324_combout  & ((\FD|Banco_Regis|registers~998_q ))) # (!\FD|Banco_Regis|registers~2324_combout  & 
// (\FD|Banco_Regis|registers~870_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~2324_combout ))))

	.dataa(\FD|Banco_Regis|registers~870_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~998_q ),
	.datad(\FD|Banco_Regis|registers~2324_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2325_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2325 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~2325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N23
dffeas \FD|Banco_Regis|registers~806 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[0]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2359_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~806_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~806 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~806 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N21
dffeas \FD|Banco_Regis|registers~934 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[0]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2365_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~934_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~934 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~934 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~678feeder (
// Equation(s):
// \FD|Banco_Regis|registers~678feeder_combout  = \FD|muxDepoisULA|X[0]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[0]~31_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~678feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~678feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~678feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N1
dffeas \FD|Banco_Regis|registers~678 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~678feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2361_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~678_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~678 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~678 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N25
dffeas \FD|Banco_Regis|registers~550 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[0]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2363_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~550_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~550 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~550 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~2326 (
// Equation(s):
// \FD|Banco_Regis|registers~2326_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~678_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// ((\FD|Banco_Regis|registers~550_q )))))

	.dataa(\FD|Banco_Regis|registers~678_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~550_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2326_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2326 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~2326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~2327 (
// Equation(s):
// \FD|Banco_Regis|registers~2327_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~2326_combout  & ((\FD|Banco_Regis|registers~934_q ))) # (!\FD|Banco_Regis|registers~2326_combout  & 
// (\FD|Banco_Regis|registers~806_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~2326_combout ))))

	.dataa(\FD|Banco_Regis|registers~806_q ),
	.datab(\FD|Banco_Regis|registers~934_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\FD|Banco_Regis|registers~2326_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2327_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2327 .lut_mask = 16'hCFA0;
defparam \FD|Banco_Regis|registers~2327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~2328 (
// Equation(s):
// \FD|Banco_Regis|registers~2328_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Banco_Regis|registers~2325_combout )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~2327_combout )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~2325_combout ),
	.datad(\FD|Banco_Regis|registers~2327_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2328_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2328 .lut_mask = 16'hD9C8;
defparam \FD|Banco_Regis|registers~2328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~2331 (
// Equation(s):
// \FD|Banco_Regis|registers~2331_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~2328_combout  & (\FD|Banco_Regis|registers~2330_combout )) # (!\FD|Banco_Regis|registers~2328_combout  & 
// ((\FD|Banco_Regis|registers~2323_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~2328_combout ))))

	.dataa(\FD|Banco_Regis|registers~2330_combout ),
	.datab(\FD|Banco_Regis|registers~2323_combout ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\FD|Banco_Regis|registers~2328_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2331_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2331 .lut_mask = 16'hAFC0;
defparam \FD|Banco_Regis|registers~2331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N9
dffeas \FD|Banco_Regis|registers~262 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[0]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~262 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~262 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y34_N15
dffeas \FD|Banco_Regis|registers~230 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[0]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2374_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~230 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~230 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~198feeder (
// Equation(s):
// \FD|Banco_Regis|registers~198feeder_combout  = \FD|muxDepoisULA|X[0]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[0]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~198feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~198feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~198feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N7
dffeas \FD|Banco_Regis|registers~198 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~198feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2375_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~198 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~198 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y34_N29
dffeas \FD|Banco_Regis|registers~166 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[0]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2376_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~166 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~166 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~2332 (
// Equation(s):
// \FD|Banco_Regis|registers~2332_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~198_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & 
// ((\FD|Banco_Regis|registers~166_q )))))

	.dataa(\FD|Banco_Regis|registers~198_q ),
	.datab(\FD|Banco_Regis|registers~166_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2332_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2332 .lut_mask = 16'hFA0C;
defparam \FD|Banco_Regis|registers~2332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~2333 (
// Equation(s):
// \FD|Banco_Regis|registers~2333_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~2332_combout  & (\FD|Banco_Regis|registers~262_q )) # (!\FD|Banco_Regis|registers~2332_combout  & 
// ((\FD|Banco_Regis|registers~230_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~2332_combout ))))

	.dataa(\FD|Banco_Regis|registers~262_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~230_q ),
	.datad(\FD|Banco_Regis|registers~2332_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2333_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2333 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~2333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N13
dffeas \FD|Banco_Regis|registers~326 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[0]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2378_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~326 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~326 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y39_N23
dffeas \FD|Banco_Regis|registers~390 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[0]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2381_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~390_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~390 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~390 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~2392 (
// Equation(s):
// \FD|Banco_Regis|registers~2392_combout  = !\FD|muxDepoisULA|X[0]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[0]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2392_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2392 .lut_mask = 16'h0F0F;
defparam \FD|Banco_Regis|registers~2392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y39_N9
dffeas \FD|Banco_Regis|registers~294 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Banco_Regis|registers~2392_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2380_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~294 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~294 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y39_N31
dffeas \FD|Banco_Regis|registers~358 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[0]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~358_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~358 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~358 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~2334 (
// Equation(s):
// \FD|Banco_Regis|registers~2334_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~358_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & 
// (!\FD|Banco_Regis|registers~294_q ))))

	.dataa(\FD|Banco_Regis|registers~294_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~358_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2334_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2334 .lut_mask = 16'hFC11;
defparam \FD|Banco_Regis|registers~2334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~2335 (
// Equation(s):
// \FD|Banco_Regis|registers~2335_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~2334_combout  & ((\FD|Banco_Regis|registers~390_q ))) # (!\FD|Banco_Regis|registers~2334_combout  & 
// (\FD|Banco_Regis|registers~326_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~2334_combout ))))

	.dataa(\FD|Banco_Regis|registers~326_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~390_q ),
	.datad(\FD|Banco_Regis|registers~2334_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2335_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2335 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~2335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y39_N31
dffeas \FD|Banco_Regis|registers~70 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[0]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2382_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~70 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~70 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y39_N25
dffeas \FD|Banco_Regis|registers~134 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[0]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~134 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~134 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y39_N21
dffeas \FD|Banco_Regis|registers~102 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[0]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2383_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~102 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~102 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y39_N29
dffeas \FD|Banco_Regis|registers~38 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[0]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~38 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~2336 (
// Equation(s):
// \FD|Banco_Regis|registers~2336_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Banco_Regis|registers~102_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & 
// ((\FD|Banco_Regis|registers~38_q )))))

	.dataa(\FD|Banco_Regis|registers~102_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~38_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2336_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2336 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~2336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~2337 (
// Equation(s):
// \FD|Banco_Regis|registers~2337_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~2336_combout  & ((\FD|Banco_Regis|registers~134_q ))) # (!\FD|Banco_Regis|registers~2336_combout  & 
// (\FD|Banco_Regis|registers~70_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~2336_combout ))))

	.dataa(\FD|Banco_Regis|registers~70_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~134_q ),
	.datad(\FD|Banco_Regis|registers~2336_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2337_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2337 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~2337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~2338 (
// Equation(s):
// \FD|Banco_Regis|registers~2338_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (\FD|Banco_Regis|registers~2335_combout )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~2337_combout )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~2335_combout ),
	.datad(\FD|Banco_Regis|registers~2337_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2338_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2338 .lut_mask = 16'hD9C8;
defparam \FD|Banco_Regis|registers~2338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y40_N29
dffeas \FD|Banco_Regis|registers~486 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[0]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~486_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~486 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~486 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y40_N19
dffeas \FD|Banco_Regis|registers~518 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[0]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~518_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~518 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~518 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y40_N29
dffeas \FD|Banco_Regis|registers~454 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[0]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~454_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~454 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~454 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y40_N23
dffeas \FD|Banco_Regis|registers~422 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[0]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~422_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~422 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~422 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~2339 (
// Equation(s):
// \FD|Banco_Regis|registers~2339_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~454_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & 
// ((\FD|Banco_Regis|registers~422_q )))))

	.dataa(\FD|Banco_Regis|registers~454_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~422_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2339_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2339 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~2339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~2340 (
// Equation(s):
// \FD|Banco_Regis|registers~2340_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~2339_combout  & ((\FD|Banco_Regis|registers~518_q ))) # (!\FD|Banco_Regis|registers~2339_combout  & 
// (\FD|Banco_Regis|registers~486_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~2339_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~486_q ),
	.datac(\FD|Banco_Regis|registers~518_q ),
	.datad(\FD|Banco_Regis|registers~2339_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2340_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2340 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~2340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~2341 (
// Equation(s):
// \FD|Banco_Regis|registers~2341_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~2338_combout  & ((\FD|Banco_Regis|registers~2340_combout ))) # (!\FD|Banco_Regis|registers~2338_combout  & 
// (\FD|Banco_Regis|registers~2333_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~2338_combout ))))

	.dataa(\FD|Banco_Regis|registers~2333_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~2338_combout ),
	.datad(\FD|Banco_Regis|registers~2340_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2341_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2341 .lut_mask = 16'hF838;
defparam \FD|Banco_Regis|registers~2341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N0
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg1[0]~31 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg1[0]~31_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & (\FD|Banco_Regis|registers~2331_combout )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & 
// (((!\FD|Banco_Regis|Equal0~0_combout  & \FD|Banco_Regis|registers~2341_combout ))))

	.dataa(\FD|Banco_Regis|registers~2331_combout ),
	.datab(\FD|Banco_Regis|Equal0~0_combout ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25 ),
	.datad(\FD|Banco_Regis|registers~2341_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg1[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg1[0]~31 .lut_mask = 16'hA3A0;
defparam \FD|Banco_Regis|DadoLidoReg1[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N1
dffeas \FD|Registrador_pipeline2|DOUT[74] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg1[0]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [74]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[74] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[74] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N0
cycloneive_lcell_comb \FD|ALU|somaSub[0]~0 (
// Equation(s):
// \FD|ALU|somaSub[0]~0_combout  = (\FD|ALU|Bnot|Add0~1_combout  & (\FD|Registrador_pipeline2|DOUT [74] $ (VCC))) # (!\FD|ALU|Bnot|Add0~1_combout  & (\FD|Registrador_pipeline2|DOUT [74] & VCC))
// \FD|ALU|somaSub[0]~1  = CARRY((\FD|ALU|Bnot|Add0~1_combout  & \FD|Registrador_pipeline2|DOUT [74]))

	.dataa(\FD|ALU|Bnot|Add0~1_combout ),
	.datab(\FD|Registrador_pipeline2|DOUT [74]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\FD|ALU|somaSub[0]~0_combout ),
	.cout(\FD|ALU|somaSub[0]~1 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[0]~0 .lut_mask = 16'h6688;
defparam \FD|ALU|somaSub[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N14
cycloneive_lcell_comb \FD|ALU|opmux|X[0]~63 (
// Equation(s):
// \FD|ALU|opmux|X[0]~63_combout  = (\FD|ALU|Bnot|Add0~1_combout  & ((\FD|UC_ULA|ULActrl~4_combout ) # ((!\FD|UC_ULA|ULActrl[1]~6_combout  & \FD|Registrador_pipeline2|DOUT [74])))) # (!\FD|ALU|Bnot|Add0~1_combout  & (\FD|UC_ULA|ULActrl~4_combout  & 
// ((\FD|UC_ULA|ULActrl[1]~6_combout ) # (\FD|Registrador_pipeline2|DOUT [74]))))

	.dataa(\FD|ALU|Bnot|Add0~1_combout ),
	.datab(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datac(\FD|Registrador_pipeline2|DOUT [74]),
	.datad(\FD|UC_ULA|ULActrl~4_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[0]~63_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[0]~63 .lut_mask = 16'hFE20;
defparam \FD|ALU|opmux|X[0]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N2
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[74]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[74]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[74]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[74]~feeder .lut_mask = 16'hFFFF;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[74]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N3
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[74] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [74]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[74] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[74] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~549feeder (
// Equation(s):
// \FD|Banco_Regis|registers~549feeder_combout  = \FD|muxDepoisULA|X[31]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[31]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~549feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~549feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~549feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N3
dffeas \FD|Banco_Regis|registers~549 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~549feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~549_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~549 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~549 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y35_N29
dffeas \FD|Banco_Regis|registers~517 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[31]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~517_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~517 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~517 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y37_N15
dffeas \FD|Banco_Regis|registers~453 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[31]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~453_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~453 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~453 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~485feeder (
// Equation(s):
// \FD|Banco_Regis|registers~485feeder_combout  = \FD|muxDepoisULA|X[31]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[31]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~485feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~485feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~485feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N25
dffeas \FD|Banco_Regis|registers~485 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~485feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~485_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~485 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~485 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1079 (
// Equation(s):
// \FD|Banco_Regis|registers~1079_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~485_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~453_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Banco_Regis|registers~453_q ),
	.datab(\FD|Banco_Regis|registers~485_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1079_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1079 .lut_mask = 16'hF0CA;
defparam \FD|Banco_Regis|registers~1079 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1080 (
// Equation(s):
// \FD|Banco_Regis|registers~1080_combout  = (\FD|Banco_Regis|registers~1079_combout  & ((\FD|Banco_Regis|registers~549_q ) # ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # (!\FD|Banco_Regis|registers~1079_combout  & 
// (((\FD|Banco_Regis|registers~517_q  & \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Banco_Regis|registers~549_q ),
	.datab(\FD|Banco_Regis|registers~517_q ),
	.datac(\FD|Banco_Regis|registers~1079_combout ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1080_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1080 .lut_mask = 16'hACF0;
defparam \FD|Banco_Regis|registers~1080 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N15
dffeas \FD|Banco_Regis|registers~293 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[31]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~293 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~293 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N13
dffeas \FD|Banco_Regis|registers~261 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[31]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2374_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~261 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~261 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N13
dffeas \FD|Banco_Regis|registers~197 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[31]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2376_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~197 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~197 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y32_N25
dffeas \FD|Banco_Regis|registers~229 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[31]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2375_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~229 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~229 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1072 (
// Equation(s):
// \FD|Banco_Regis|registers~1072_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~229_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & 
// (\FD|Banco_Regis|registers~197_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~197_q ),
	.datac(\FD|Banco_Regis|registers~229_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1072_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1072 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1072 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1073 (
// Equation(s):
// \FD|Banco_Regis|registers~1073_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1072_combout  & (\FD|Banco_Regis|registers~293_q )) # (!\FD|Banco_Regis|registers~1072_combout  & 
// ((\FD|Banco_Regis|registers~261_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1072_combout ))))

	.dataa(\FD|Banco_Regis|registers~293_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~261_q ),
	.datad(\FD|Banco_Regis|registers~1072_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1073_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1073 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1073 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N7
dffeas \FD|Banco_Regis|registers~165 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[31]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~165 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~165 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y35_N27
dffeas \FD|Banco_Regis|registers~101 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[31]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2382_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~101 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~101 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y32_N13
dffeas \FD|Banco_Regis|registers~69 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[31]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~69 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~69 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N21
dffeas \FD|Banco_Regis|registers~133 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[31]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2383_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~133 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~133 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1076 (
// Equation(s):
// \FD|Banco_Regis|registers~1076_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~133_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// (\FD|Banco_Regis|registers~69_q ))))

	.dataa(\FD|Banco_Regis|registers~69_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~133_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1076_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1076 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1076 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1077 (
// Equation(s):
// \FD|Banco_Regis|registers~1077_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1076_combout  & (\FD|Banco_Regis|registers~165_q )) # (!\FD|Banco_Regis|registers~1076_combout  & 
// ((\FD|Banco_Regis|registers~101_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1076_combout ))))

	.dataa(\FD|Banco_Regis|registers~165_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~101_q ),
	.datad(\FD|Banco_Regis|registers~1076_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1077_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1077 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1077 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N7
dffeas \FD|Banco_Regis|registers~421 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[31]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2381_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~421_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~421 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~421 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N1
dffeas \FD|Banco_Regis|registers~357 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[31]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2378_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~357 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~357 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y33_N19
dffeas \FD|Banco_Regis|registers~325 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[31]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2380_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~325 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~325 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y33_N9
dffeas \FD|Banco_Regis|registers~389 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[31]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~389_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~389 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~389 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1074 (
// Equation(s):
// \FD|Banco_Regis|registers~1074_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~389_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// (\FD|Banco_Regis|registers~325_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~325_q ),
	.datac(\FD|Banco_Regis|registers~389_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1074_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1074 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1074 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1075 (
// Equation(s):
// \FD|Banco_Regis|registers~1075_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1074_combout  & (\FD|Banco_Regis|registers~421_q )) # (!\FD|Banco_Regis|registers~1074_combout  & 
// ((\FD|Banco_Regis|registers~357_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1074_combout ))))

	.dataa(\FD|Banco_Regis|registers~421_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~357_q ),
	.datad(\FD|Banco_Regis|registers~1074_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1075_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1075 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1075 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1078 (
// Equation(s):
// \FD|Banco_Regis|registers~1078_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1075_combout ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (\FD|Banco_Regis|registers~1077_combout  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\FD|Banco_Regis|registers~1077_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~1075_combout ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1078_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1078 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1078 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1081 (
// Equation(s):
// \FD|Banco_Regis|registers~1081_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1078_combout  & (\FD|Banco_Regis|registers~1080_combout )) # (!\FD|Banco_Regis|registers~1078_combout  & 
// ((\FD|Banco_Regis|registers~1073_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1078_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~1080_combout ),
	.datac(\FD|Banco_Regis|registers~1073_combout ),
	.datad(\FD|Banco_Regis|registers~1078_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1081_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1081 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1081 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N29
dffeas \FD|Banco_Regis|registers~741 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[31]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~741_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~741 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~741 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N19
dffeas \FD|Banco_Regis|registers~997 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[31]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~997_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~997 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~997 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N31
dffeas \FD|Banco_Regis|registers~613 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[31]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~613_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~613 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~613 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1062 (
// Equation(s):
// \FD|Banco_Regis|registers~1062_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~869_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// (\FD|Banco_Regis|registers~613_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~613_q ),
	.datac(\FD|Banco_Regis|registers~869_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1062_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1062 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1062 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1063 (
// Equation(s):
// \FD|Banco_Regis|registers~1063_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1062_combout  & ((\FD|Banco_Regis|registers~997_q ))) # (!\FD|Banco_Regis|registers~1062_combout  & 
// (\FD|Banco_Regis|registers~741_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1062_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~741_q ),
	.datac(\FD|Banco_Regis|registers~997_q ),
	.datad(\FD|Banco_Regis|registers~1062_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1063_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1063 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1063 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N25
dffeas \FD|Banco_Regis|registers~805 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[31]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2367_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~805_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~805 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~805 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y41_N27
dffeas \FD|Banco_Regis|registers~677 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[31]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2371_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~677_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~677 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~677 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y41_N9
dffeas \FD|Banco_Regis|registers~933 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[31]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2369_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~933_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~933 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~933 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1069 (
// Equation(s):
// \FD|Banco_Regis|registers~1069_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~933_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// (\FD|Banco_Regis|registers~677_q ))))

	.dataa(\FD|Banco_Regis|registers~677_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~933_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1069_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1069 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1069 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N23
dffeas \FD|Banco_Regis|registers~1061 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[31]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2373_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1061_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1061 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1061 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1070 (
// Equation(s):
// \FD|Banco_Regis|registers~1070_combout  = (\FD|Banco_Regis|registers~1069_combout  & (((\FD|Banco_Regis|registers~1061_q ) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # (!\FD|Banco_Regis|registers~1069_combout  & 
// (\FD|Banco_Regis|registers~805_q  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\FD|Banco_Regis|registers~805_q ),
	.datab(\FD|Banco_Regis|registers~1069_combout ),
	.datac(\FD|Banco_Regis|registers~1061_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1070_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1070 .lut_mask = 16'hE2CC;
defparam \FD|Banco_Regis|registers~1070 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N15
dffeas \FD|Banco_Regis|registers~1029 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[31]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1029_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1029 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1029 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N13
dffeas \FD|Banco_Regis|registers~901 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[31]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~901_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~901 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~901 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N11
dffeas \FD|Banco_Regis|registers~773 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[31]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~773_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~773 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~773 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y38_N29
dffeas \FD|Banco_Regis|registers~645 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[31]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2355_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~645_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~645 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~645 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1064 (
// Equation(s):
// \FD|Banco_Regis|registers~1064_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Banco_Regis|registers~773_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & 
// ((\FD|Banco_Regis|registers~645_q )))))

	.dataa(\FD|Banco_Regis|registers~773_q ),
	.datab(\FD|Banco_Regis|registers~645_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1064_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1064 .lut_mask = 16'hFA0C;
defparam \FD|Banco_Regis|registers~1064 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1065 (
// Equation(s):
// \FD|Banco_Regis|registers~1065_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1064_combout  & (\FD|Banco_Regis|registers~1029_q )) # (!\FD|Banco_Regis|registers~1064_combout  & 
// ((\FD|Banco_Regis|registers~901_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1064_combout ))))

	.dataa(\FD|Banco_Regis|registers~1029_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~901_q ),
	.datad(\FD|Banco_Regis|registers~1064_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1065_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1065 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1065 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N15
dffeas \FD|Banco_Regis|registers~581 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[31]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2363_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~581_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~581 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~581 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N1
dffeas \FD|Banco_Regis|registers~709 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[31]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2361_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~709_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~709 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~709 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1066 (
// Equation(s):
// \FD|Banco_Regis|registers~1066_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~709_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Banco_Regis|registers~581_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~581_q ),
	.datac(\FD|Banco_Regis|registers~709_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1066_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1066 .lut_mask = 16'hAAE4;
defparam \FD|Banco_Regis|registers~1066 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N9
dffeas \FD|Banco_Regis|registers~837 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[31]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2359_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~837_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~837 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~837 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N7
dffeas \FD|Banco_Regis|registers~965 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[31]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2365_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~965_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~965 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~965 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1067 (
// Equation(s):
// \FD|Banco_Regis|registers~1067_combout  = (\FD|Banco_Regis|registers~1066_combout  & (((\FD|Banco_Regis|registers~965_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ))) # (!\FD|Banco_Regis|registers~1066_combout  & 
// (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (\FD|Banco_Regis|registers~837_q )))

	.dataa(\FD|Banco_Regis|registers~1066_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~837_q ),
	.datad(\FD|Banco_Regis|registers~965_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1067_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1067 .lut_mask = 16'hEA62;
defparam \FD|Banco_Regis|registers~1067 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1068 (
// Equation(s):
// \FD|Banco_Regis|registers~1068_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (\FD|Banco_Regis|registers~1065_combout )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1067_combout )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~1065_combout ),
	.datad(\FD|Banco_Regis|registers~1067_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1068_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1068 .lut_mask = 16'hD9C8;
defparam \FD|Banco_Regis|registers~1068 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1071 (
// Equation(s):
// \FD|Banco_Regis|registers~1071_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1068_combout  & ((\FD|Banco_Regis|registers~1070_combout ))) # (!\FD|Banco_Regis|registers~1068_combout  & 
// (\FD|Banco_Regis|registers~1063_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1068_combout ))))

	.dataa(\FD|Banco_Regis|registers~1063_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~1070_combout ),
	.datad(\FD|Banco_Regis|registers~1068_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1071_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1071 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1071 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N4
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg2[31]~0 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg2[31]~0_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & (((\FD|Banco_Regis|registers~1071_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & 
// (!\FD|Banco_Regis|Equal1~0_combout  & (\FD|Banco_Regis|registers~1081_combout )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20 ),
	.datab(\FD|Banco_Regis|Equal1~0_combout ),
	.datac(\FD|Banco_Regis|registers~1081_combout ),
	.datad(\FD|Banco_Regis|registers~1071_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg2[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg2[31]~0 .lut_mask = 16'hBA10;
defparam \FD|Banco_Regis|DadoLidoReg2[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N5
dffeas \FD|Registrador_pipeline2|DOUT[73] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg2[31]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [73]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[73] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[73] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N24
cycloneive_lcell_comb \FD|Registrador_pipeline3|DOUT[36]~feeder (
// Equation(s):
// \FD|Registrador_pipeline3|DOUT[36]~feeder_combout  = \FD|Registrador_pipeline2|DOUT [73]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline2|DOUT [73]),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline3|DOUT[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[36]~feeder .lut_mask = 16'hFF00;
defparam \FD|Registrador_pipeline3|DOUT[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y36_N25
dffeas \FD|Registrador_pipeline3|DOUT[36] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline3|DOUT[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [36]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[36] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N28
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[73]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[73]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [36]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline3|DOUT [36]),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[73]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[73]~feeder .lut_mask = 16'hFF00;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[73]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N29
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[73] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[73]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [73]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[73] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[73] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y36_N31
dffeas \FD|Registrador_pipeline4|DOUT[7] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline3|DOUT [39]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[7] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N26
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[16]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[16]~feeder .lut_mask = 16'hFFFF;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y36_N27
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[16] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1032feeder (
// Equation(s):
// \FD|Banco_Regis|registers~1032feeder_combout  = \FD|muxDepoisULA|X[2]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[2]~29_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1032feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1032feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~1032feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N7
dffeas \FD|Banco_Regis|registers~1032 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~1032feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2373_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1032_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1032 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1032 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~904feeder (
// Equation(s):
// \FD|Banco_Regis|registers~904feeder_combout  = \FD|muxDepoisULA|X[2]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[2]~29_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~904feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~904feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~904feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N25
dffeas \FD|Banco_Regis|registers~904 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~904feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2369_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~904_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~904 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~904 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y41_N11
dffeas \FD|Banco_Regis|registers~648 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[2]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2371_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~648_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~648 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~648 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y41_N13
dffeas \FD|Banco_Regis|registers~776 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[2]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2367_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~776_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~776 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~776 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1649 (
// Equation(s):
// \FD|Banco_Regis|registers~1649_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~776_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & 
// (\FD|Banco_Regis|registers~648_q ))))

	.dataa(\FD|Banco_Regis|registers~648_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~776_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1649_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1649 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1650 (
// Equation(s):
// \FD|Banco_Regis|registers~1650_combout  = (\FD|Banco_Regis|registers~1649_combout  & ((\FD|Banco_Regis|registers~1032_q ) # ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # (!\FD|Banco_Regis|registers~1649_combout  & 
// (((\FD|Banco_Regis|registers~904_q  & \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\FD|Banco_Regis|registers~1032_q ),
	.datab(\FD|Banco_Regis|registers~904_q ),
	.datac(\FD|Banco_Regis|registers~1649_combout ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1650_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1650 .lut_mask = 16'hACF0;
defparam \FD|Banco_Regis|registers~1650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N9
dffeas \FD|Banco_Regis|registers~744 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[2]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~744_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~744 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~744 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N7
dffeas \FD|Banco_Regis|registers~616 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[2]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2355_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~616_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~616 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~616 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N3
dffeas \FD|Banco_Regis|registers~872 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[2]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~872_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~872 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~872 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1642 (
// Equation(s):
// \FD|Banco_Regis|registers~1642_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~872_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (\FD|Banco_Regis|registers~616_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\FD|Banco_Regis|registers~616_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~872_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1642_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1642 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1643 (
// Equation(s):
// \FD|Banco_Regis|registers~1643_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1642_combout  & ((\FD|Banco_Regis|registers~1000_q ))) # (!\FD|Banco_Regis|registers~1642_combout  & 
// (\FD|Banco_Regis|registers~744_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1642_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~744_q ),
	.datac(\FD|Banco_Regis|registers~1000_q ),
	.datad(\FD|Banco_Regis|registers~1642_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1643_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1643 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N29
dffeas \FD|Banco_Regis|registers~968 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[2]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~968_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~968 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~968 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N27
dffeas \FD|Banco_Regis|registers~840 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[2]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~840_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~840 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~840 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N19
dffeas \FD|Banco_Regis|registers~584 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[2]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~584_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~584 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~584 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N29
dffeas \FD|Banco_Regis|registers~712 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[2]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~712_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~712 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~712 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1644 (
// Equation(s):
// \FD|Banco_Regis|registers~1644_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~712_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & 
// (\FD|Banco_Regis|registers~584_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\FD|Banco_Regis|registers~584_q ),
	.datac(\FD|Banco_Regis|registers~712_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1644_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1644 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1645 (
// Equation(s):
// \FD|Banco_Regis|registers~1645_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1644_combout  & (\FD|Banco_Regis|registers~968_q )) # (!\FD|Banco_Regis|registers~1644_combout  & 
// ((\FD|Banco_Regis|registers~840_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1644_combout ))))

	.dataa(\FD|Banco_Regis|registers~968_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~840_q ),
	.datad(\FD|Banco_Regis|registers~1644_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1645_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1645 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N31
dffeas \FD|Banco_Regis|registers~552 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[2]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2363_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~552_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~552 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~552 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N31
dffeas \FD|Banco_Regis|registers~808 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[2]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2359_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~808_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~808 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~808 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1646 (
// Equation(s):
// \FD|Banco_Regis|registers~1646_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~808_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// (\FD|Banco_Regis|registers~552_q ))))

	.dataa(\FD|Banco_Regis|registers~552_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~808_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1646_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1646 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~680feeder (
// Equation(s):
// \FD|Banco_Regis|registers~680feeder_combout  = \FD|muxDepoisULA|X[2]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[2]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~680feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~680feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~680feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N7
dffeas \FD|Banco_Regis|registers~680 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~680feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2361_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~680_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~680 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~680 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N29
dffeas \FD|Banco_Regis|registers~936 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[2]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2365_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~936_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~936 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~936 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1647 (
// Equation(s):
// \FD|Banco_Regis|registers~1647_combout  = (\FD|Banco_Regis|registers~1646_combout  & (((\FD|Banco_Regis|registers~936_q ) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # (!\FD|Banco_Regis|registers~1646_combout  & 
// (\FD|Banco_Regis|registers~680_q  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\FD|Banco_Regis|registers~1646_combout ),
	.datab(\FD|Banco_Regis|registers~680_q ),
	.datac(\FD|Banco_Regis|registers~936_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1647_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1647 .lut_mask = 16'hE4AA;
defparam \FD|Banco_Regis|registers~1647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1648 (
// Equation(s):
// \FD|Banco_Regis|registers~1648_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ) # ((\FD|Banco_Regis|registers~1645_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1647_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~1645_combout ),
	.datad(\FD|Banco_Regis|registers~1647_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1648_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1648 .lut_mask = 16'hB9A8;
defparam \FD|Banco_Regis|registers~1648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1651 (
// Equation(s):
// \FD|Banco_Regis|registers~1651_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1648_combout  & (\FD|Banco_Regis|registers~1650_combout )) # (!\FD|Banco_Regis|registers~1648_combout  & 
// ((\FD|Banco_Regis|registers~1643_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1648_combout ))))

	.dataa(\FD|Banco_Regis|registers~1650_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~1643_combout ),
	.datad(\FD|Banco_Regis|registers~1648_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1651_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1651 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~104feeder (
// Equation(s):
// \FD|Banco_Regis|registers~104feeder_combout  = \FD|muxDepoisULA|X[2]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[2]~29_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~104feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~104feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~104feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N11
dffeas \FD|Banco_Regis|registers~104 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~104feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2383_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~104 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~104 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~40feeder (
// Equation(s):
// \FD|Banco_Regis|registers~40feeder_combout  = \FD|muxDepoisULA|X[2]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[2]~29_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~40feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~40feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~40feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y39_N21
dffeas \FD|Banco_Regis|registers~40 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~40feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~40 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~72feeder (
// Equation(s):
// \FD|Banco_Regis|registers~72feeder_combout  = \FD|muxDepoisULA|X[2]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[2]~29_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~72feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~72feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~72feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y39_N3
dffeas \FD|Banco_Regis|registers~72 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~72feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2382_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~72 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~72 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1656 (
// Equation(s):
// \FD|Banco_Regis|registers~1656_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~72_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & 
// (\FD|Banco_Regis|registers~40_q ))))

	.dataa(\FD|Banco_Regis|registers~40_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~72_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1656_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1656 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N17
dffeas \FD|Banco_Regis|registers~136 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[2]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~136 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~136 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1657 (
// Equation(s):
// \FD|Banco_Regis|registers~1657_combout  = (\FD|Banco_Regis|registers~1656_combout  & (((\FD|Banco_Regis|registers~136_q ) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # (!\FD|Banco_Regis|registers~1656_combout  & 
// (\FD|Banco_Regis|registers~104_q  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))

	.dataa(\FD|Banco_Regis|registers~104_q ),
	.datab(\FD|Banco_Regis|registers~1656_combout ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\FD|Banco_Regis|registers~136_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1657_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1657 .lut_mask = 16'hEC2C;
defparam \FD|Banco_Regis|registers~1657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N23
dffeas \FD|Banco_Regis|registers~168 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[2]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2376_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~168 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~168 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y34_N13
dffeas \FD|Banco_Regis|registers~232 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[2]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2374_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~232 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~232 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1654 (
// Equation(s):
// \FD|Banco_Regis|registers~1654_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~232_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (\FD|Banco_Regis|registers~168_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~168_q ),
	.datac(\FD|Banco_Regis|registers~232_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1654_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1654 .lut_mask = 16'hAAE4;
defparam \FD|Banco_Regis|registers~1654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N19
dffeas \FD|Banco_Regis|registers~264 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[2]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~264 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~264 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y34_N25
dffeas \FD|Banco_Regis|registers~200 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[2]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2375_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~200 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~200 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1655 (
// Equation(s):
// \FD|Banco_Regis|registers~1655_combout  = (\FD|Banco_Regis|registers~1654_combout  & ((\FD|Banco_Regis|registers~264_q ) # ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )))) # (!\FD|Banco_Regis|registers~1654_combout  & 
// (((\FD|Banco_Regis|registers~200_q  & \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\FD|Banco_Regis|registers~1654_combout ),
	.datab(\FD|Banco_Regis|registers~264_q ),
	.datac(\FD|Banco_Regis|registers~200_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1655_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1655 .lut_mask = 16'hD8AA;
defparam \FD|Banco_Regis|registers~1655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1658 (
// Equation(s):
// \FD|Banco_Regis|registers~1658_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1655_combout ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Banco_Regis|registers~1657_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~1657_combout ),
	.datad(\FD|Banco_Regis|registers~1655_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1658_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1658 .lut_mask = 16'hDC98;
defparam \FD|Banco_Regis|registers~1658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N3
dffeas \FD|Banco_Regis|registers~424 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[2]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~424_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~424 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~424 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y39_N17
dffeas \FD|Banco_Regis|registers~488 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[2]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~488_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~488 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~488 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1659 (
// Equation(s):
// \FD|Banco_Regis|registers~1659_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~488_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// (\FD|Banco_Regis|registers~424_q ))))

	.dataa(\FD|Banco_Regis|registers~424_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~488_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1659_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1659 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y39_N25
dffeas \FD|Banco_Regis|registers~520 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[2]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~520_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~520 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~520 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y39_N31
dffeas \FD|Banco_Regis|registers~456 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[2]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~456_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~456 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~456 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1660 (
// Equation(s):
// \FD|Banco_Regis|registers~1660_combout  = (\FD|Banco_Regis|registers~1659_combout  & ((\FD|Banco_Regis|registers~520_q ) # ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )))) # (!\FD|Banco_Regis|registers~1659_combout  & 
// (((\FD|Banco_Regis|registers~456_q  & \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\FD|Banco_Regis|registers~1659_combout ),
	.datab(\FD|Banco_Regis|registers~520_q ),
	.datac(\FD|Banco_Regis|registers~456_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1660_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1660 .lut_mask = 16'hD8AA;
defparam \FD|Banco_Regis|registers~1660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y39_N5
dffeas \FD|Banco_Regis|registers~360 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[2]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~360_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~360 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~360 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y38_N25
dffeas \FD|Banco_Regis|registers~392 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[2]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2381_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~392_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~392 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~392 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y39_N7
dffeas \FD|Banco_Regis|registers~328 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[2]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2378_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~328 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~328 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y39_N3
dffeas \FD|Banco_Regis|registers~296 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[2]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2380_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~296 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~296 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1652 (
// Equation(s):
// \FD|Banco_Regis|registers~1652_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~328_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~296_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Banco_Regis|registers~328_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~296_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1652_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1652 .lut_mask = 16'hCCB8;
defparam \FD|Banco_Regis|registers~1652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1653 (
// Equation(s):
// \FD|Banco_Regis|registers~1653_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1652_combout  & ((\FD|Banco_Regis|registers~392_q ))) # (!\FD|Banco_Regis|registers~1652_combout  & 
// (\FD|Banco_Regis|registers~360_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1652_combout ))))

	.dataa(\FD|Banco_Regis|registers~360_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~392_q ),
	.datad(\FD|Banco_Regis|registers~1652_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1653_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1653 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1661 (
// Equation(s):
// \FD|Banco_Regis|registers~1661_combout  = (\FD|Banco_Regis|registers~1658_combout  & (((\FD|Banco_Regis|registers~1660_combout )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ))) # (!\FD|Banco_Regis|registers~1658_combout  & 
// (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1653_combout ))))

	.dataa(\FD|Banco_Regis|registers~1658_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~1660_combout ),
	.datad(\FD|Banco_Regis|registers~1653_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1661_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1661 .lut_mask = 16'hE6A2;
defparam \FD|Banco_Regis|registers~1661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N6
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg2[2]~29 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg2[2]~29_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & (((\FD|Banco_Regis|registers~1651_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & 
// (!\FD|Banco_Regis|Equal1~0_combout  & ((\FD|Banco_Regis|registers~1661_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20 ),
	.datab(\FD|Banco_Regis|Equal1~0_combout ),
	.datac(\FD|Banco_Regis|registers~1651_combout ),
	.datad(\FD|Banco_Regis|registers~1661_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg2[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg2[2]~29 .lut_mask = 16'hB1A0;
defparam \FD|Banco_Regis|DadoLidoReg2[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N7
dffeas \FD|Registrador_pipeline2|DOUT[44] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg2[2]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [44]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[44] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[44] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y38_N5
dffeas \FD|Registrador_pipeline3|DOUT[7] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline2|DOUT [44]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[7] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N24
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[15]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[15]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline3|DOUT [7]),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[15]~feeder .lut_mask = 16'hFF00;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y36_N25
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[15] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y38_N31
dffeas \FD|Banco_Regis|registers~362 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[4]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~362_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~362 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~362 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y39_N27
dffeas \FD|Banco_Regis|registers~330 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[4]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2378_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~330 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~330 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~298feeder (
// Equation(s):
// \FD|Banco_Regis|registers~298feeder_combout  = \FD|muxDepoisULA|X[4]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[4]~27_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~298feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~298feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~298feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N19
dffeas \FD|Banco_Regis|registers~298 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~298feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2380_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~298 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~298 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1612 (
// Equation(s):
// \FD|Banco_Regis|registers~1612_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~330_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & 
// ((\FD|Banco_Regis|registers~298_q )))))

	.dataa(\FD|Banco_Regis|registers~330_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~298_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1612_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1612 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~1612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1613 (
// Equation(s):
// \FD|Banco_Regis|registers~1613_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1612_combout  & (!\FD|Banco_Regis|registers~394_q )) # (!\FD|Banco_Regis|registers~1612_combout  & 
// ((\FD|Banco_Regis|registers~362_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1612_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~394_q ),
	.datac(\FD|Banco_Regis|registers~362_q ),
	.datad(\FD|Banco_Regis|registers~1612_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1613_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1613 .lut_mask = 16'h77A0;
defparam \FD|Banco_Regis|registers~1613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y39_N27
dffeas \FD|Banco_Regis|registers~458 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[4]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~458_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~458 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~458 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~522feeder (
// Equation(s):
// \FD|Banco_Regis|registers~522feeder_combout  = \FD|muxDepoisULA|X[4]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[4]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~522feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~522feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~522feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y39_N5
dffeas \FD|Banco_Regis|registers~522 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~522feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~522_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~522 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~522 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y39_N19
dffeas \FD|Banco_Regis|registers~426 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[4]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~426_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~426 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~426 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~490feeder (
// Equation(s):
// \FD|Banco_Regis|registers~490feeder_combout  = \FD|muxDepoisULA|X[4]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[4]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~490feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~490feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~490feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N9
dffeas \FD|Banco_Regis|registers~490 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~490feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~490_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~490 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~490 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1619 (
// Equation(s):
// \FD|Banco_Regis|registers~1619_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ) # (\FD|Banco_Regis|registers~490_q )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (\FD|Banco_Regis|registers~426_q  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )))

	.dataa(\FD|Banco_Regis|registers~426_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\FD|Banco_Regis|registers~490_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1619_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1619 .lut_mask = 16'hCEC2;
defparam \FD|Banco_Regis|registers~1619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1620 (
// Equation(s):
// \FD|Banco_Regis|registers~1620_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1619_combout  & ((\FD|Banco_Regis|registers~522_q ))) # (!\FD|Banco_Regis|registers~1619_combout  & 
// (\FD|Banco_Regis|registers~458_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1619_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~458_q ),
	.datac(\FD|Banco_Regis|registers~522_q ),
	.datad(\FD|Banco_Regis|registers~1619_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1620_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1620 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N9
dffeas \FD|Banco_Regis|registers~138 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[4]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~138 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~138 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y39_N15
dffeas \FD|Banco_Regis|registers~42 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[4]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~42 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y39_N5
dffeas \FD|Banco_Regis|registers~74 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[4]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2382_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~74 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~74 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1616 (
// Equation(s):
// \FD|Banco_Regis|registers~1616_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~74_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & 
// (\FD|Banco_Regis|registers~42_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~42_q ),
	.datac(\FD|Banco_Regis|registers~74_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1616_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1616 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~106feeder (
// Equation(s):
// \FD|Banco_Regis|registers~106feeder_combout  = \FD|muxDepoisULA|X[4]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[4]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~106feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~106feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~106feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N27
dffeas \FD|Banco_Regis|registers~106 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~106feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2383_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~106 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~106 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1617 (
// Equation(s):
// \FD|Banco_Regis|registers~1617_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1616_combout  & (\FD|Banco_Regis|registers~138_q )) # (!\FD|Banco_Regis|registers~1616_combout  & 
// ((\FD|Banco_Regis|registers~106_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1616_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~138_q ),
	.datac(\FD|Banco_Regis|registers~1616_combout ),
	.datad(\FD|Banco_Regis|registers~106_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1617_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1617 .lut_mask = 16'hDAD0;
defparam \FD|Banco_Regis|registers~1617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N25
dffeas \FD|Banco_Regis|registers~266 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[4]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~266 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~266 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N19
dffeas \FD|Banco_Regis|registers~202 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[4]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2375_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~202 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~202 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y34_N17
dffeas \FD|Banco_Regis|registers~170 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[4]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2376_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~170 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~170 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y34_N7
dffeas \FD|Banco_Regis|registers~234 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[4]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2374_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~234 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~234 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1614 (
// Equation(s):
// \FD|Banco_Regis|registers~1614_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~234_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (\FD|Banco_Regis|registers~170_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~170_q ),
	.datac(\FD|Banco_Regis|registers~234_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1614_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1614 .lut_mask = 16'hAAE4;
defparam \FD|Banco_Regis|registers~1614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1615 (
// Equation(s):
// \FD|Banco_Regis|registers~1615_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1614_combout  & (\FD|Banco_Regis|registers~266_q )) # (!\FD|Banco_Regis|registers~1614_combout  & 
// ((\FD|Banco_Regis|registers~202_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1614_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~266_q ),
	.datac(\FD|Banco_Regis|registers~202_q ),
	.datad(\FD|Banco_Regis|registers~1614_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1615_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1615 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1618 (
// Equation(s):
// \FD|Banco_Regis|registers~1618_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ) # (\FD|Banco_Regis|registers~1615_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Banco_Regis|registers~1617_combout  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~1617_combout ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\FD|Banco_Regis|registers~1615_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1618_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1618 .lut_mask = 16'hAEA4;
defparam \FD|Banco_Regis|registers~1618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1621 (
// Equation(s):
// \FD|Banco_Regis|registers~1621_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1618_combout  & ((\FD|Banco_Regis|registers~1620_combout ))) # (!\FD|Banco_Regis|registers~1618_combout  & 
// (\FD|Banco_Regis|registers~1613_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1618_combout ))))

	.dataa(\FD|Banco_Regis|registers~1613_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~1620_combout ),
	.datad(\FD|Banco_Regis|registers~1618_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1621_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1621 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N21
dffeas \FD|Banco_Regis|registers~906 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[4]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2369_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~906_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~906 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~906 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y40_N1
dffeas \FD|Banco_Regis|registers~1034 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[4]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2373_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1034_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1034 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1034 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y41_N11
dffeas \FD|Banco_Regis|registers~650 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[4]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2371_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~650_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~650 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~650 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y40_N19
dffeas \FD|Banco_Regis|registers~778 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[4]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2367_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~778_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~778 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~778 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1609 (
// Equation(s):
// \FD|Banco_Regis|registers~1609_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~778_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Banco_Regis|registers~650_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\FD|Banco_Regis|registers~650_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~778_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1609_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1609 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1610 (
// Equation(s):
// \FD|Banco_Regis|registers~1610_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1609_combout  & ((\FD|Banco_Regis|registers~1034_q ))) # (!\FD|Banco_Regis|registers~1609_combout  & 
// (\FD|Banco_Regis|registers~906_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1609_combout ))))

	.dataa(\FD|Banco_Regis|registers~906_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~1034_q ),
	.datad(\FD|Banco_Regis|registers~1609_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1610_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1610 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N29
dffeas \FD|Banco_Regis|registers~746 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[4]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~746_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~746 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~746 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N9
dffeas \FD|Banco_Regis|registers~1002 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[4]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1002_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1002 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1002 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N27
dffeas \FD|Banco_Regis|registers~618 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[4]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2355_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~618_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~618 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~618 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N7
dffeas \FD|Banco_Regis|registers~874 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[4]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~874_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~874 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~874 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1602 (
// Equation(s):
// \FD|Banco_Regis|registers~1602_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~874_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (\FD|Banco_Regis|registers~618_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\FD|Banco_Regis|registers~618_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~874_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1602_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1602 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1603 (
// Equation(s):
// \FD|Banco_Regis|registers~1603_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1602_combout  & ((\FD|Banco_Regis|registers~1002_q ))) # (!\FD|Banco_Regis|registers~1602_combout  & 
// (\FD|Banco_Regis|registers~746_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1602_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~746_q ),
	.datac(\FD|Banco_Regis|registers~1002_q ),
	.datad(\FD|Banco_Regis|registers~1602_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1603_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1603 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~938feeder (
// Equation(s):
// \FD|Banco_Regis|registers~938feeder_combout  = \FD|muxDepoisULA|X[4]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[4]~27_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~938feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~938feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~938feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N13
dffeas \FD|Banco_Regis|registers~938 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~938feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2365_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~938_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~938 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~938 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~682feeder (
// Equation(s):
// \FD|Banco_Regis|registers~682feeder_combout  = \FD|muxDepoisULA|X[4]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[4]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~682feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~682feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~682feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N5
dffeas \FD|Banco_Regis|registers~682 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~682feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2361_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~682_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~682 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~682 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N3
dffeas \FD|Banco_Regis|registers~554 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[4]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2363_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~554_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~554 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~554 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~810feeder (
// Equation(s):
// \FD|Banco_Regis|registers~810feeder_combout  = \FD|muxDepoisULA|X[4]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[4]~27_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~810feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~810feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~810feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N27
dffeas \FD|Banco_Regis|registers~810 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~810feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2359_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~810_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~810 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~810 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1606 (
// Equation(s):
// \FD|Banco_Regis|registers~1606_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~810_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (\FD|Banco_Regis|registers~554_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\FD|Banco_Regis|registers~554_q ),
	.datab(\FD|Banco_Regis|registers~810_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1606_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1606 .lut_mask = 16'hF0CA;
defparam \FD|Banco_Regis|registers~1606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1607 (
// Equation(s):
// \FD|Banco_Regis|registers~1607_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1606_combout  & (\FD|Banco_Regis|registers~938_q )) # (!\FD|Banco_Regis|registers~1606_combout  & 
// ((\FD|Banco_Regis|registers~682_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1606_combout ))))

	.dataa(\FD|Banco_Regis|registers~938_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~682_q ),
	.datad(\FD|Banco_Regis|registers~1606_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1607_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1607 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~970feeder (
// Equation(s):
// \FD|Banco_Regis|registers~970feeder_combout  = \FD|muxDepoisULA|X[4]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[4]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~970feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~970feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~970feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N5
dffeas \FD|Banco_Regis|registers~970 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~970feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~970_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~970 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~970 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N3
dffeas \FD|Banco_Regis|registers~842 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[4]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~842_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~842 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~842 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N17
dffeas \FD|Banco_Regis|registers~586 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[4]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~586_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~586 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~586 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N17
dffeas \FD|Banco_Regis|registers~714 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[4]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~714_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~714 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~714 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1604 (
// Equation(s):
// \FD|Banco_Regis|registers~1604_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~714_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & 
// (\FD|Banco_Regis|registers~586_q ))))

	.dataa(\FD|Banco_Regis|registers~586_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~714_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1604_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1604 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1605 (
// Equation(s):
// \FD|Banco_Regis|registers~1605_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1604_combout  & (\FD|Banco_Regis|registers~970_q )) # (!\FD|Banco_Regis|registers~1604_combout  & 
// ((\FD|Banco_Regis|registers~842_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1604_combout ))))

	.dataa(\FD|Banco_Regis|registers~970_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~842_q ),
	.datad(\FD|Banco_Regis|registers~1604_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1605_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1605 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1608 (
// Equation(s):
// \FD|Banco_Regis|registers~1608_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ) # ((\FD|Banco_Regis|registers~1605_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (\FD|Banco_Regis|registers~1607_combout )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~1607_combout ),
	.datad(\FD|Banco_Regis|registers~1605_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1608_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1608 .lut_mask = 16'hBA98;
defparam \FD|Banco_Regis|registers~1608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1611 (
// Equation(s):
// \FD|Banco_Regis|registers~1611_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1608_combout  & (\FD|Banco_Regis|registers~1610_combout )) # (!\FD|Banco_Regis|registers~1608_combout  & 
// ((\FD|Banco_Regis|registers~1603_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1608_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~1610_combout ),
	.datac(\FD|Banco_Regis|registers~1603_combout ),
	.datad(\FD|Banco_Regis|registers~1608_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1611_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1611 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N20
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg2[4]~27 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg2[4]~27_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & (((\FD|Banco_Regis|registers~1611_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & 
// (\FD|Banco_Regis|registers~1621_combout  & (!\FD|Banco_Regis|Equal1~0_combout )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20 ),
	.datab(\FD|Banco_Regis|registers~1621_combout ),
	.datac(\FD|Banco_Regis|Equal1~0_combout ),
	.datad(\FD|Banco_Regis|registers~1611_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg2[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg2[4]~27 .lut_mask = 16'hAE04;
defparam \FD|Banco_Regis|DadoLidoReg2[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N21
dffeas \FD|Registrador_pipeline2|DOUT[46] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg2[4]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [46]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[46] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[46] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y38_N29
dffeas \FD|Registrador_pipeline3|DOUT[9] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline2|DOUT [46]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[9] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N10
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[19]~0 (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[19]~0_combout  = !\FD|Registrador_pipeline3|DOUT [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline3|DOUT [9]),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[19]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[19]~0 .lut_mask = 16'h00FF;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[19]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y39_N11
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[19] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[19]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N8
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[20]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[20]~feeder .lut_mask = 16'hFFFF;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y39_N9
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[20] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y38_N17
dffeas \FD|Registrador_pipeline4|DOUT[10] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline3|DOUT [42]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[10] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N20
cycloneive_lcell_comb \FD|Registrador_pipeline4|DOUT[11]~feeder (
// Equation(s):
// \FD|Registrador_pipeline4|DOUT[11]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [43]

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|Registrador_pipeline3|DOUT [43]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline4|DOUT[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[11]~feeder .lut_mask = 16'hF0F0;
defparam \FD|Registrador_pipeline4|DOUT[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y39_N21
dffeas \FD|Registrador_pipeline4|DOUT[11] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline4|DOUT[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[11] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N12
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[24]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[24]~feeder .lut_mask = 16'hFFFF;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y39_N13
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[24] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1004feeder (
// Equation(s):
// \FD|Banco_Regis|registers~1004feeder_combout  = \FD|muxDepoisULA|X[6]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[6]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1004feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1004feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~1004feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N13
dffeas \FD|Banco_Regis|registers~1004 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~1004feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1004_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1004 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1004 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N1
dffeas \FD|Banco_Regis|registers~748 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[6]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~748_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~748 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~748 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N11
dffeas \FD|Banco_Regis|registers~620 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[6]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2355_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~620_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~620 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~620 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~876feeder (
// Equation(s):
// \FD|Banco_Regis|registers~876feeder_combout  = \FD|muxDepoisULA|X[6]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[6]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~876feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~876feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~876feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N31
dffeas \FD|Banco_Regis|registers~876 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~876feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~876_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~876 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~876 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1562 (
// Equation(s):
// \FD|Banco_Regis|registers~1562_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~876_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (\FD|Banco_Regis|registers~620_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\FD|Banco_Regis|registers~620_q ),
	.datab(\FD|Banco_Regis|registers~876_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1562_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1562 .lut_mask = 16'hF0CA;
defparam \FD|Banco_Regis|registers~1562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1563 (
// Equation(s):
// \FD|Banco_Regis|registers~1563_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1562_combout  & (\FD|Banco_Regis|registers~1004_q )) # (!\FD|Banco_Regis|registers~1562_combout  & 
// ((\FD|Banco_Regis|registers~748_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1562_combout ))))

	.dataa(\FD|Banco_Regis|registers~1004_q ),
	.datab(\FD|Banco_Regis|registers~748_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\FD|Banco_Regis|registers~1562_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1563_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1563 .lut_mask = 16'hAFC0;
defparam \FD|Banco_Regis|registers~1563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N19
dffeas \FD|Banco_Regis|registers~652 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[6]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2371_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~652_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~652 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~652 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y40_N13
dffeas \FD|Banco_Regis|registers~780 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[6]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2367_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~780_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~780 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~780 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1569 (
// Equation(s):
// \FD|Banco_Regis|registers~1569_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~780_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Banco_Regis|registers~652_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~652_q ),
	.datac(\FD|Banco_Regis|registers~780_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1569_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1569 .lut_mask = 16'hAAE4;
defparam \FD|Banco_Regis|registers~1569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N1
dffeas \FD|Banco_Regis|registers~908 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[6]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2369_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~908_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~908 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~908 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y40_N11
dffeas \FD|Banco_Regis|registers~1036 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[6]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2373_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1036_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1036 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1036 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1570 (
// Equation(s):
// \FD|Banco_Regis|registers~1570_combout  = (\FD|Banco_Regis|registers~1569_combout  & (((\FD|Banco_Regis|registers~1036_q ) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # (!\FD|Banco_Regis|registers~1569_combout  & 
// (\FD|Banco_Regis|registers~908_q  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\FD|Banco_Regis|registers~1569_combout ),
	.datab(\FD|Banco_Regis|registers~908_q ),
	.datac(\FD|Banco_Regis|registers~1036_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1570_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1570 .lut_mask = 16'hE4AA;
defparam \FD|Banco_Regis|registers~1570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N23
dffeas \FD|Banco_Regis|registers~940 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[6]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2365_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~940_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~940 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~940 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N29
dffeas \FD|Banco_Regis|registers~684 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[6]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2361_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~684_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~684 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~684 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N11
dffeas \FD|Banco_Regis|registers~556 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[6]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2363_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~556_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~556 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~556 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N9
dffeas \FD|Banco_Regis|registers~812 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[6]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2359_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~812_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~812 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~812 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1566 (
// Equation(s):
// \FD|Banco_Regis|registers~1566_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~812_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (\FD|Banco_Regis|registers~556_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\FD|Banco_Regis|registers~556_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~812_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1566_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1566 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1567 (
// Equation(s):
// \FD|Banco_Regis|registers~1567_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1566_combout  & (\FD|Banco_Regis|registers~940_q )) # (!\FD|Banco_Regis|registers~1566_combout  & 
// ((\FD|Banco_Regis|registers~684_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1566_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~940_q ),
	.datac(\FD|Banco_Regis|registers~684_q ),
	.datad(\FD|Banco_Regis|registers~1566_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1567_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1567 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~972feeder (
// Equation(s):
// \FD|Banco_Regis|registers~972feeder_combout  = \FD|muxDepoisULA|X[6]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[6]~25_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~972feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~972feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~972feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N21
dffeas \FD|Banco_Regis|registers~972 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~972feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~972_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~972 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~972 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N31
dffeas \FD|Banco_Regis|registers~844 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[6]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~844_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~844 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~844 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N23
dffeas \FD|Banco_Regis|registers~588 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[6]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~588_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~588 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~588 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N29
dffeas \FD|Banco_Regis|registers~716 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[6]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~716_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~716 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~716 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1564 (
// Equation(s):
// \FD|Banco_Regis|registers~1564_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~716_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Banco_Regis|registers~588_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\FD|Banco_Regis|registers~588_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~716_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1564_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1564 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1565 (
// Equation(s):
// \FD|Banco_Regis|registers~1565_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1564_combout  & (\FD|Banco_Regis|registers~972_q )) # (!\FD|Banco_Regis|registers~1564_combout  & 
// ((\FD|Banco_Regis|registers~844_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1564_combout ))))

	.dataa(\FD|Banco_Regis|registers~972_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~844_q ),
	.datad(\FD|Banco_Regis|registers~1564_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1565_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1565 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1568 (
// Equation(s):
// \FD|Banco_Regis|registers~1568_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ) # ((\FD|Banco_Regis|registers~1565_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (\FD|Banco_Regis|registers~1567_combout )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~1567_combout ),
	.datad(\FD|Banco_Regis|registers~1565_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1568_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1568 .lut_mask = 16'hBA98;
defparam \FD|Banco_Regis|registers~1568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1571 (
// Equation(s):
// \FD|Banco_Regis|registers~1571_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1568_combout  & ((\FD|Banco_Regis|registers~1570_combout ))) # (!\FD|Banco_Regis|registers~1568_combout  & 
// (\FD|Banco_Regis|registers~1563_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1568_combout ))))

	.dataa(\FD|Banco_Regis|registers~1563_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~1570_combout ),
	.datad(\FD|Banco_Regis|registers~1568_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1571_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1571 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y39_N17
dffeas \FD|Banco_Regis|registers~364 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[6]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~364_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~364 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~364 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y39_N11
dffeas \FD|Banco_Regis|registers~300 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[6]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2380_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~300 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~300 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y39_N3
dffeas \FD|Banco_Regis|registers~332 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[6]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2378_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~332 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~332 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1572 (
// Equation(s):
// \FD|Banco_Regis|registers~1572_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~332_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~300_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Banco_Regis|registers~300_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~332_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1572_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1572 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1573 (
// Equation(s):
// \FD|Banco_Regis|registers~1573_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1572_combout  & ((\FD|Banco_Regis|registers~396_q ))) # (!\FD|Banco_Regis|registers~1572_combout  & 
// (\FD|Banco_Regis|registers~364_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1572_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~364_q ),
	.datac(\FD|Banco_Regis|registers~396_q ),
	.datad(\FD|Banco_Regis|registers~1572_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1573_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1573 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y39_N13
dffeas \FD|Banco_Regis|registers~460 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[6]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~460_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~460 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~460 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y37_N15
dffeas \FD|Banco_Regis|registers~524 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[6]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~524_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~524 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~524 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y39_N15
dffeas \FD|Banco_Regis|registers~428 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[6]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~428_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~428 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~428 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y39_N29
dffeas \FD|Banco_Regis|registers~492 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[6]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~492_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~492 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~492 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1579 (
// Equation(s):
// \FD|Banco_Regis|registers~1579_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~492_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (\FD|Banco_Regis|registers~428_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~428_q ),
	.datac(\FD|Banco_Regis|registers~492_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1579_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1579 .lut_mask = 16'hAAE4;
defparam \FD|Banco_Regis|registers~1579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1580 (
// Equation(s):
// \FD|Banco_Regis|registers~1580_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1579_combout  & ((\FD|Banco_Regis|registers~524_q ))) # (!\FD|Banco_Regis|registers~1579_combout  & 
// (\FD|Banco_Regis|registers~460_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1579_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~460_q ),
	.datac(\FD|Banco_Regis|registers~524_q ),
	.datad(\FD|Banco_Regis|registers~1579_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1580_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1580 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~268feeder (
// Equation(s):
// \FD|Banco_Regis|registers~268feeder_combout  = \FD|muxDepoisULA|X[6]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[6]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~268feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~268feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~268feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N1
dffeas \FD|Banco_Regis|registers~268 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~268feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~268 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~268 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N31
dffeas \FD|Banco_Regis|registers~204 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[6]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2375_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~204 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~204 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~172feeder (
// Equation(s):
// \FD|Banco_Regis|registers~172feeder_combout  = \FD|muxDepoisULA|X[6]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[6]~25_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~172feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~172feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~172feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N27
dffeas \FD|Banco_Regis|registers~172 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~172feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2376_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~172 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~172 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y34_N25
dffeas \FD|Banco_Regis|registers~236 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[6]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2374_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~236 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~236 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1574 (
// Equation(s):
// \FD|Banco_Regis|registers~1574_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~236_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// (\FD|Banco_Regis|registers~172_q ))))

	.dataa(\FD|Banco_Regis|registers~172_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~236_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1574_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1574 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1575 (
// Equation(s):
// \FD|Banco_Regis|registers~1575_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1574_combout  & (\FD|Banco_Regis|registers~268_q )) # (!\FD|Banco_Regis|registers~1574_combout  & 
// ((\FD|Banco_Regis|registers~204_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1574_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~268_q ),
	.datac(\FD|Banco_Regis|registers~204_q ),
	.datad(\FD|Banco_Regis|registers~1574_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1575_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1575 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N5
dffeas \FD|Banco_Regis|registers~140 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[6]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~140 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~140 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y39_N27
dffeas \FD|Banco_Regis|registers~108 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[6]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2383_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~108 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~108 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N15
dffeas \FD|Banco_Regis|registers~44 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[6]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~44 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N5
dffeas \FD|Banco_Regis|registers~76 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[6]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2382_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~76 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~76 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1576 (
// Equation(s):
// \FD|Banco_Regis|registers~1576_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~76_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~44_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~44_q ),
	.datac(\FD|Banco_Regis|registers~76_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1576_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1576 .lut_mask = 16'hAAE4;
defparam \FD|Banco_Regis|registers~1576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1577 (
// Equation(s):
// \FD|Banco_Regis|registers~1577_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1576_combout  & (\FD|Banco_Regis|registers~140_q )) # (!\FD|Banco_Regis|registers~1576_combout  & 
// ((\FD|Banco_Regis|registers~108_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1576_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~140_q ),
	.datac(\FD|Banco_Regis|registers~108_q ),
	.datad(\FD|Banco_Regis|registers~1576_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1577_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1577 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1578 (
// Equation(s):
// \FD|Banco_Regis|registers~1578_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Banco_Regis|registers~1575_combout )) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1577_combout )))))

	.dataa(\FD|Banco_Regis|registers~1575_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\FD|Banco_Regis|registers~1577_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1578_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1578 .lut_mask = 16'hE3E0;
defparam \FD|Banco_Regis|registers~1578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1581 (
// Equation(s):
// \FD|Banco_Regis|registers~1581_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1578_combout  & ((\FD|Banco_Regis|registers~1580_combout ))) # (!\FD|Banco_Regis|registers~1578_combout  & 
// (\FD|Banco_Regis|registers~1573_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1578_combout ))))

	.dataa(\FD|Banco_Regis|registers~1573_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~1580_combout ),
	.datad(\FD|Banco_Regis|registers~1578_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1581_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1581 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N18
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg2[6]~25 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg2[6]~25_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & (((\FD|Banco_Regis|registers~1571_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & 
// (!\FD|Banco_Regis|Equal1~0_combout  & ((\FD|Banco_Regis|registers~1581_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20 ),
	.datab(\FD|Banco_Regis|Equal1~0_combout ),
	.datac(\FD|Banco_Regis|registers~1571_combout ),
	.datad(\FD|Banco_Regis|registers~1581_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg2[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg2[6]~25 .lut_mask = 16'hB1A0;
defparam \FD|Banco_Regis|DadoLidoReg2[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y37_N19
dffeas \FD|Registrador_pipeline2|DOUT[48] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg2[6]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [48]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[48] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N22
cycloneive_lcell_comb \FD|Registrador_pipeline3|DOUT[11]~feeder (
// Equation(s):
// \FD|Registrador_pipeline3|DOUT[11]~feeder_combout  = \FD|Registrador_pipeline2|DOUT [48]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline2|DOUT [48]),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline3|DOUT[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[11]~feeder .lut_mask = 16'hFF00;
defparam \FD|Registrador_pipeline3|DOUT[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y37_N23
dffeas \FD|Registrador_pipeline3|DOUT[11] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline3|DOUT[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[11] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N18
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[23]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[23]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|Registrador_pipeline3|DOUT [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[23]~feeder .lut_mask = 16'hF0F0;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y39_N19
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[23] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N6
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[14]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[14]~feeder .lut_mask = 16'hFFFF;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y36_N7
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[14] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N20
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[13]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[13]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline3|DOUT [6]),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[13]~feeder .lut_mask = 16'hFF00;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y36_N21
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[13] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N23
dffeas \FD|Banco_Regis|registers~715 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[5]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~715_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~715 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~715 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N9
dffeas \FD|Banco_Regis|registers~587 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[5]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~587_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~587 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~587 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N29
dffeas \FD|Banco_Regis|registers~843 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[5]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~843_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~843 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~843 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1582 (
// Equation(s):
// \FD|Banco_Regis|registers~1582_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~843_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// (\FD|Banco_Regis|registers~587_q ))))

	.dataa(\FD|Banco_Regis|registers~587_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~843_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1582_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1582 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1583 (
// Equation(s):
// \FD|Banco_Regis|registers~1583_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1582_combout  & ((\FD|Banco_Regis|registers~971_q ))) # (!\FD|Banco_Regis|registers~1582_combout  & 
// (\FD|Banco_Regis|registers~715_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1582_combout ))))

	.dataa(\FD|Banco_Regis|registers~715_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~971_q ),
	.datad(\FD|Banco_Regis|registers~1582_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1583_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1583 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N7
dffeas \FD|Banco_Regis|registers~779 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[5]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2367_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~779_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~779 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~779 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N23
dffeas \FD|Banco_Regis|registers~1035 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[5]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2373_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1035_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1035 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1035 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N21
dffeas \FD|Banco_Regis|registers~651 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[5]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2371_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~651_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~651 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~651 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N29
dffeas \FD|Banco_Regis|registers~907 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[5]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2369_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~907_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~907 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~907 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1589 (
// Equation(s):
// \FD|Banco_Regis|registers~1589_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~907_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// (\FD|Banco_Regis|registers~651_q ))))

	.dataa(\FD|Banco_Regis|registers~651_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~907_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1589_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1589 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1590 (
// Equation(s):
// \FD|Banco_Regis|registers~1590_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1589_combout  & ((\FD|Banco_Regis|registers~1035_q ))) # (!\FD|Banco_Regis|registers~1589_combout  & 
// (\FD|Banco_Regis|registers~779_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1589_combout ))))

	.dataa(\FD|Banco_Regis|registers~779_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~1035_q ),
	.datad(\FD|Banco_Regis|registers~1589_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1590_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1590 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~939feeder (
// Equation(s):
// \FD|Banco_Regis|registers~939feeder_combout  = \FD|muxDepoisULA|X[5]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[5]~26_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~939feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~939feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~939feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N5
dffeas \FD|Banco_Regis|registers~939 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~939feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2365_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~939_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~939 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~939 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y34_N27
dffeas \FD|Banco_Regis|registers~811 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[5]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2359_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~811_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~811 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~811 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N27
dffeas \FD|Banco_Regis|registers~555 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[5]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2363_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~555_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~555 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~555 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N5
dffeas \FD|Banco_Regis|registers~683 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[5]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2361_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~683_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~683 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~683 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1586 (
// Equation(s):
// \FD|Banco_Regis|registers~1586_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~683_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & 
// (\FD|Banco_Regis|registers~555_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\FD|Banco_Regis|registers~555_q ),
	.datac(\FD|Banco_Regis|registers~683_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1586_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1586 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1587 (
// Equation(s):
// \FD|Banco_Regis|registers~1587_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1586_combout  & (\FD|Banco_Regis|registers~939_q )) # (!\FD|Banco_Regis|registers~1586_combout  & 
// ((\FD|Banco_Regis|registers~811_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1586_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\FD|Banco_Regis|registers~939_q ),
	.datac(\FD|Banco_Regis|registers~811_q ),
	.datad(\FD|Banco_Regis|registers~1586_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1587_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1587 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N11
dffeas \FD|Banco_Regis|registers~1003 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[5]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1003_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1003 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1003 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N13
dffeas \FD|Banco_Regis|registers~875 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[5]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~875_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~875 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~875 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~619feeder (
// Equation(s):
// \FD|Banco_Regis|registers~619feeder_combout  = \FD|muxDepoisULA|X[5]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[5]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~619feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~619feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~619feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N5
dffeas \FD|Banco_Regis|registers~619 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~619feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2355_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~619_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~619 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~619 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N15
dffeas \FD|Banco_Regis|registers~747 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[5]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~747_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~747 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~747 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1584 (
// Equation(s):
// \FD|Banco_Regis|registers~1584_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~747_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & 
// (\FD|Banco_Regis|registers~619_q ))))

	.dataa(\FD|Banco_Regis|registers~619_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~747_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1584_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1584 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1585 (
// Equation(s):
// \FD|Banco_Regis|registers~1585_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1584_combout  & (\FD|Banco_Regis|registers~1003_q )) # (!\FD|Banco_Regis|registers~1584_combout  & 
// ((\FD|Banco_Regis|registers~875_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1584_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\FD|Banco_Regis|registers~1003_q ),
	.datac(\FD|Banco_Regis|registers~875_q ),
	.datad(\FD|Banco_Regis|registers~1584_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1585_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1585 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1588 (
// Equation(s):
// \FD|Banco_Regis|registers~1588_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ) # ((\FD|Banco_Regis|registers~1585_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~1587_combout )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~1587_combout ),
	.datad(\FD|Banco_Regis|registers~1585_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1588_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1588 .lut_mask = 16'hBA98;
defparam \FD|Banco_Regis|registers~1588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1591 (
// Equation(s):
// \FD|Banco_Regis|registers~1591_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1588_combout  & ((\FD|Banco_Regis|registers~1590_combout ))) # (!\FD|Banco_Regis|registers~1588_combout  & 
// (\FD|Banco_Regis|registers~1583_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1588_combout ))))

	.dataa(\FD|Banco_Regis|registers~1583_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~1590_combout ),
	.datad(\FD|Banco_Regis|registers~1588_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1591_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1591 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~523feeder (
// Equation(s):
// \FD|Banco_Regis|registers~523feeder_combout  = \FD|muxDepoisULA|X[5]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[5]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~523feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~523feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~523feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N25
dffeas \FD|Banco_Regis|registers~523 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~523feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~523_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~523 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~523 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~491feeder (
// Equation(s):
// \FD|Banco_Regis|registers~491feeder_combout  = \FD|muxDepoisULA|X[5]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[5]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~491feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~491feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~491feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N27
dffeas \FD|Banco_Regis|registers~491 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~491feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~491_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~491 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~491 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y37_N27
dffeas \FD|Banco_Regis|registers~427 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[5]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~427_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~427 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~427 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y37_N5
dffeas \FD|Banco_Regis|registers~459 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[5]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~459_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~459 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~459 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1599 (
// Equation(s):
// \FD|Banco_Regis|registers~1599_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~459_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~427_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Banco_Regis|registers~427_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~459_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1599_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1599 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1600 (
// Equation(s):
// \FD|Banco_Regis|registers~1600_combout  = (\FD|Banco_Regis|registers~1599_combout  & ((\FD|Banco_Regis|registers~523_q ) # ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # (!\FD|Banco_Regis|registers~1599_combout  & 
// (((\FD|Banco_Regis|registers~491_q  & \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Banco_Regis|registers~523_q ),
	.datab(\FD|Banco_Regis|registers~491_q ),
	.datac(\FD|Banco_Regis|registers~1599_combout ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1600_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1600 .lut_mask = 16'hACF0;
defparam \FD|Banco_Regis|registers~1600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N13
dffeas \FD|Banco_Regis|registers~171 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[5]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2376_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~171 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~171 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N11
dffeas \FD|Banco_Regis|registers~203 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[5]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2375_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~203 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~203 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1592 (
// Equation(s):
// \FD|Banco_Regis|registers~1592_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~203_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~171_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~171_q ),
	.datac(\FD|Banco_Regis|registers~203_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1592_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1592 .lut_mask = 16'hAAE4;
defparam \FD|Banco_Regis|registers~1592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N3
dffeas \FD|Banco_Regis|registers~235 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[5]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2374_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~235 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~235 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N29
dffeas \FD|Banco_Regis|registers~267 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[5]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~267 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~267 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1593 (
// Equation(s):
// \FD|Banco_Regis|registers~1593_combout  = (\FD|Banco_Regis|registers~1592_combout  & (((\FD|Banco_Regis|registers~267_q ) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # (!\FD|Banco_Regis|registers~1592_combout  & 
// (\FD|Banco_Regis|registers~235_q  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Banco_Regis|registers~1592_combout ),
	.datab(\FD|Banco_Regis|registers~235_q ),
	.datac(\FD|Banco_Regis|registers~267_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1593_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1593 .lut_mask = 16'hE4AA;
defparam \FD|Banco_Regis|registers~1593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y36_N11
dffeas \FD|Banco_Regis|registers~395 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[5]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2381_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~395_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~395 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~395 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y36_N31
dffeas \FD|Banco_Regis|registers~331 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[5]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2378_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~331 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~331 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~299feeder (
// Equation(s):
// \FD|Banco_Regis|registers~299feeder_combout  = \FD|muxDepoisULA|X[5]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[5]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~299feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~299feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~299feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N3
dffeas \FD|Banco_Regis|registers~299 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~299feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2380_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~299 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~299 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~363feeder (
// Equation(s):
// \FD|Banco_Regis|registers~363feeder_combout  = \FD|muxDepoisULA|X[5]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[5]~26_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~363feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~363feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~363feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y33_N7
dffeas \FD|Banco_Regis|registers~363 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~363feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~363_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~363 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~363 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1594 (
// Equation(s):
// \FD|Banco_Regis|registers~1594_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~363_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// (\FD|Banco_Regis|registers~299_q ))))

	.dataa(\FD|Banco_Regis|registers~299_q ),
	.datab(\FD|Banco_Regis|registers~363_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1594_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1594 .lut_mask = 16'hFC0A;
defparam \FD|Banco_Regis|registers~1594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1595 (
// Equation(s):
// \FD|Banco_Regis|registers~1595_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1594_combout  & (\FD|Banco_Regis|registers~395_q )) # (!\FD|Banco_Regis|registers~1594_combout  & 
// ((\FD|Banco_Regis|registers~331_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1594_combout ))))

	.dataa(\FD|Banco_Regis|registers~395_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~331_q ),
	.datad(\FD|Banco_Regis|registers~1594_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1595_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1595 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y35_N13
dffeas \FD|Banco_Regis|registers~139 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[5]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~139 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~139 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y35_N19
dffeas \FD|Banco_Regis|registers~75 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[5]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2382_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~75 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~75 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N11
dffeas \FD|Banco_Regis|registers~43 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[5]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~43 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N1
dffeas \FD|Banco_Regis|registers~107 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[5]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2383_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~107 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~107 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1596 (
// Equation(s):
// \FD|Banco_Regis|registers~1596_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~107_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (\FD|Banco_Regis|registers~43_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\FD|Banco_Regis|registers~43_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~107_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1596_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1596 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1597 (
// Equation(s):
// \FD|Banco_Regis|registers~1597_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1596_combout  & (\FD|Banco_Regis|registers~139_q )) # (!\FD|Banco_Regis|registers~1596_combout  & 
// ((\FD|Banco_Regis|registers~75_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1596_combout ))))

	.dataa(\FD|Banco_Regis|registers~139_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~75_q ),
	.datad(\FD|Banco_Regis|registers~1596_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1597_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1597 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1598 (
// Equation(s):
// \FD|Banco_Regis|registers~1598_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (\FD|Banco_Regis|registers~1595_combout )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1597_combout )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~1595_combout ),
	.datad(\FD|Banco_Regis|registers~1597_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1598_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1598 .lut_mask = 16'hD9C8;
defparam \FD|Banco_Regis|registers~1598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1601 (
// Equation(s):
// \FD|Banco_Regis|registers~1601_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1598_combout  & (\FD|Banco_Regis|registers~1600_combout )) # (!\FD|Banco_Regis|registers~1598_combout  & 
// ((\FD|Banco_Regis|registers~1593_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1598_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~1600_combout ),
	.datac(\FD|Banco_Regis|registers~1593_combout ),
	.datad(\FD|Banco_Regis|registers~1598_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1601_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1601 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N16
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg2[5]~26 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg2[5]~26_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & (((\FD|Banco_Regis|registers~1591_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & 
// (!\FD|Banco_Regis|Equal1~0_combout  & ((\FD|Banco_Regis|registers~1601_combout ))))

	.dataa(\FD|Banco_Regis|Equal1~0_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20 ),
	.datac(\FD|Banco_Regis|registers~1591_combout ),
	.datad(\FD|Banco_Regis|registers~1601_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg2[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg2[5]~26 .lut_mask = 16'hD1C0;
defparam \FD|Banco_Regis|DadoLidoReg2[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y34_N17
dffeas \FD|Registrador_pipeline2|DOUT[47] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg2[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [47]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[47] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N20
cycloneive_lcell_comb \FD|Registrador_pipeline3|DOUT[10]~feeder (
// Equation(s):
// \FD|Registrador_pipeline3|DOUT[10]~feeder_combout  = \FD|Registrador_pipeline2|DOUT [47]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline2|DOUT [47]),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline3|DOUT[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[10]~feeder .lut_mask = 16'hFF00;
defparam \FD|Registrador_pipeline3|DOUT[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y39_N21
dffeas \FD|Registrador_pipeline3|DOUT[10] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline3|DOUT[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[10] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N22
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[26]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[26]~feeder .lut_mask = 16'hFFFF;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y36_N23
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[26] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N0
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[25]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[25]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|Registrador_pipeline3|DOUT [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[25]~feeder .lut_mask = 16'hF0F0;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y36_N1
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[25] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y38_N19
dffeas \FD|Registrador_pipeline2|DOUT[18] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a8 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[18] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N18
cycloneive_lcell_comb \FD|muxAntesULA|X[8]~23 (
// Equation(s):
// \FD|muxAntesULA|X[8]~23_combout  = (\FD|Registrador_pipeline2|DOUT [138] & ((\FD|Registrador_pipeline2|DOUT [18]))) # (!\FD|Registrador_pipeline2|DOUT [138] & (\FD|Registrador_pipeline2|DOUT [50]))

	.dataa(gnd),
	.datab(\FD|Registrador_pipeline2|DOUT [50]),
	.datac(\FD|Registrador_pipeline2|DOUT [18]),
	.datad(\FD|Registrador_pipeline2|DOUT [138]),
	.cin(gnd),
	.combout(\FD|muxAntesULA|X[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxAntesULA|X[8]~23 .lut_mask = 16'hF0CC;
defparam \FD|muxAntesULA|X[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N3
dffeas \FD|Registrador_pipeline2|DOUT[17] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a7 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[17] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N2
cycloneive_lcell_comb \FD|muxAntesULA|X[7]~24 (
// Equation(s):
// \FD|muxAntesULA|X[7]~24_combout  = (\FD|Registrador_pipeline2|DOUT [138] & ((\FD|Registrador_pipeline2|DOUT [17]))) # (!\FD|Registrador_pipeline2|DOUT [138] & (\FD|Registrador_pipeline2|DOUT [49]))

	.dataa(gnd),
	.datab(\FD|Registrador_pipeline2|DOUT [49]),
	.datac(\FD|Registrador_pipeline2|DOUT [17]),
	.datad(\FD|Registrador_pipeline2|DOUT [138]),
	.cin(gnd),
	.combout(\FD|muxAntesULA|X[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxAntesULA|X[7]~24 .lut_mask = 16'hF0CC;
defparam \FD|muxAntesULA|X[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y37_N1
dffeas \FD|Registrador_pipeline2|DOUT[16] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a6 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[16] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N0
cycloneive_lcell_comb \FD|muxAntesULA|X[6]~25 (
// Equation(s):
// \FD|muxAntesULA|X[6]~25_combout  = (\FD|Registrador_pipeline2|DOUT [138] & ((\FD|Registrador_pipeline2|DOUT [16]))) # (!\FD|Registrador_pipeline2|DOUT [138] & (\FD|Registrador_pipeline2|DOUT [48]))

	.dataa(gnd),
	.datab(\FD|Registrador_pipeline2|DOUT [48]),
	.datac(\FD|Registrador_pipeline2|DOUT [16]),
	.datad(\FD|Registrador_pipeline2|DOUT [138]),
	.cin(gnd),
	.combout(\FD|muxAntesULA|X[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxAntesULA|X[6]~25 .lut_mask = 16'hF0CC;
defparam \FD|muxAntesULA|X[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N0
cycloneive_lcell_comb \FD|muxAntesULA|X[5]~26 (
// Equation(s):
// \FD|muxAntesULA|X[5]~26_combout  = (\FD|Registrador_pipeline2|DOUT [138] & ((\FD|Registrador_pipeline2|DOUT [15]))) # (!\FD|Registrador_pipeline2|DOUT [138] & (\FD|Registrador_pipeline2|DOUT [47]))

	.dataa(\FD|Registrador_pipeline2|DOUT [47]),
	.datab(\FD|Registrador_pipeline2|DOUT [15]),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline2|DOUT [138]),
	.cin(gnd),
	.combout(\FD|muxAntesULA|X[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxAntesULA|X[5]~26 .lut_mask = 16'hCCAA;
defparam \FD|muxAntesULA|X[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N30
cycloneive_lcell_comb \FD|muxAntesULA|X[4]~27 (
// Equation(s):
// \FD|muxAntesULA|X[4]~27_combout  = (\FD|Registrador_pipeline2|DOUT [138] & ((\FD|Registrador_pipeline2|DOUT [14]))) # (!\FD|Registrador_pipeline2|DOUT [138] & (\FD|Registrador_pipeline2|DOUT [46]))

	.dataa(\FD|Registrador_pipeline2|DOUT [46]),
	.datab(\FD|Registrador_pipeline2|DOUT [14]),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline2|DOUT [138]),
	.cin(gnd),
	.combout(\FD|muxAntesULA|X[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxAntesULA|X[4]~27 .lut_mask = 16'hCCAA;
defparam \FD|muxAntesULA|X[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N28
cycloneive_lcell_comb \FD|muxAntesULA|X[3]~28 (
// Equation(s):
// \FD|muxAntesULA|X[3]~28_combout  = (\FD|Registrador_pipeline2|DOUT [138] & (\FD|Registrador_pipeline2|DOUT [13])) # (!\FD|Registrador_pipeline2|DOUT [138] & ((\FD|Registrador_pipeline2|DOUT [45])))

	.dataa(\FD|Registrador_pipeline2|DOUT [13]),
	.datab(\FD|Registrador_pipeline2|DOUT [138]),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline2|DOUT [45]),
	.cin(gnd),
	.combout(\FD|muxAntesULA|X[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxAntesULA|X[3]~28 .lut_mask = 16'hBB88;
defparam \FD|muxAntesULA|X[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N14
cycloneive_lcell_comb \FD|muxAntesULA|X[2]~29 (
// Equation(s):
// \FD|muxAntesULA|X[2]~29_combout  = (\FD|Registrador_pipeline2|DOUT [138] & (\FD|Registrador_pipeline2|DOUT [12])) # (!\FD|Registrador_pipeline2|DOUT [138] & ((\FD|Registrador_pipeline2|DOUT [44])))

	.dataa(\FD|Registrador_pipeline2|DOUT [138]),
	.datab(\FD|Registrador_pipeline2|DOUT [12]),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline2|DOUT [44]),
	.cin(gnd),
	.combout(\FD|muxAntesULA|X[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxAntesULA|X[2]~29 .lut_mask = 16'hDD88;
defparam \FD|muxAntesULA|X[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N4
cycloneive_lcell_comb \FD|muxAntesULA|X[1]~30 (
// Equation(s):
// \FD|muxAntesULA|X[1]~30_combout  = (\FD|Registrador_pipeline2|DOUT [138] & (\FD|Registrador_pipeline2|DOUT [11])) # (!\FD|Registrador_pipeline2|DOUT [138] & ((\FD|Registrador_pipeline2|DOUT [43])))

	.dataa(\FD|Registrador_pipeline2|DOUT [138]),
	.datab(\FD|Registrador_pipeline2|DOUT [11]),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline2|DOUT [43]),
	.cin(gnd),
	.combout(\FD|muxAntesULA|X[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxAntesULA|X[1]~30 .lut_mask = 16'hDD88;
defparam \FD|muxAntesULA|X[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N2
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~3 (
// Equation(s):
// \FD|ALU|Bnot|Add0~3_combout  = (\FD|ALU|Bnot|Add0~2  & (\FD|UC_ULA|ULActrl[2]~1_combout  $ ((!\FD|muxAntesULA|X[1]~30_combout )))) # (!\FD|ALU|Bnot|Add0~2  & ((\FD|UC_ULA|ULActrl[2]~1_combout  $ (\FD|muxAntesULA|X[1]~30_combout )) # (GND)))
// \FD|ALU|Bnot|Add0~4  = CARRY((\FD|UC_ULA|ULActrl[2]~1_combout  $ (!\FD|muxAntesULA|X[1]~30_combout )) # (!\FD|ALU|Bnot|Add0~2 ))

	.dataa(\FD|UC_ULA|ULActrl[2]~1_combout ),
	.datab(\FD|muxAntesULA|X[1]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~2 ),
	.combout(\FD|ALU|Bnot|Add0~3_combout ),
	.cout(\FD|ALU|Bnot|Add0~4 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~3 .lut_mask = 16'h969F;
defparam \FD|ALU|Bnot|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N4
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~5 (
// Equation(s):
// \FD|ALU|Bnot|Add0~5_combout  = (\FD|ALU|Bnot|Add0~4  & ((\FD|muxAntesULA|X[2]~29_combout  $ (\FD|UC_ULA|ULActrl[2]~1_combout )))) # (!\FD|ALU|Bnot|Add0~4  & (\FD|muxAntesULA|X[2]~29_combout  $ (\FD|UC_ULA|ULActrl[2]~1_combout  $ (VCC))))
// \FD|ALU|Bnot|Add0~6  = CARRY((!\FD|ALU|Bnot|Add0~4  & (\FD|muxAntesULA|X[2]~29_combout  $ (\FD|UC_ULA|ULActrl[2]~1_combout ))))

	.dataa(\FD|muxAntesULA|X[2]~29_combout ),
	.datab(\FD|UC_ULA|ULActrl[2]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~4 ),
	.combout(\FD|ALU|Bnot|Add0~5_combout ),
	.cout(\FD|ALU|Bnot|Add0~6 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~5 .lut_mask = 16'h6906;
defparam \FD|ALU|Bnot|Add0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N6
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~7 (
// Equation(s):
// \FD|ALU|Bnot|Add0~7_combout  = (\FD|ALU|Bnot|Add0~6  & (\FD|UC_ULA|ULActrl[2]~1_combout  $ ((!\FD|muxAntesULA|X[3]~28_combout )))) # (!\FD|ALU|Bnot|Add0~6  & ((\FD|UC_ULA|ULActrl[2]~1_combout  $ (\FD|muxAntesULA|X[3]~28_combout )) # (GND)))
// \FD|ALU|Bnot|Add0~8  = CARRY((\FD|UC_ULA|ULActrl[2]~1_combout  $ (!\FD|muxAntesULA|X[3]~28_combout )) # (!\FD|ALU|Bnot|Add0~6 ))

	.dataa(\FD|UC_ULA|ULActrl[2]~1_combout ),
	.datab(\FD|muxAntesULA|X[3]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~6 ),
	.combout(\FD|ALU|Bnot|Add0~7_combout ),
	.cout(\FD|ALU|Bnot|Add0~8 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~7 .lut_mask = 16'h969F;
defparam \FD|ALU|Bnot|Add0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N8
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~9 (
// Equation(s):
// \FD|ALU|Bnot|Add0~9_combout  = (\FD|ALU|Bnot|Add0~8  & ((\FD|UC_ULA|ULActrl[2]~1_combout  $ (\FD|muxAntesULA|X[4]~27_combout )))) # (!\FD|ALU|Bnot|Add0~8  & (\FD|UC_ULA|ULActrl[2]~1_combout  $ (\FD|muxAntesULA|X[4]~27_combout  $ (VCC))))
// \FD|ALU|Bnot|Add0~10  = CARRY((!\FD|ALU|Bnot|Add0~8  & (\FD|UC_ULA|ULActrl[2]~1_combout  $ (\FD|muxAntesULA|X[4]~27_combout ))))

	.dataa(\FD|UC_ULA|ULActrl[2]~1_combout ),
	.datab(\FD|muxAntesULA|X[4]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~8 ),
	.combout(\FD|ALU|Bnot|Add0~9_combout ),
	.cout(\FD|ALU|Bnot|Add0~10 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~9 .lut_mask = 16'h6906;
defparam \FD|ALU|Bnot|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N10
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~11 (
// Equation(s):
// \FD|ALU|Bnot|Add0~11_combout  = (\FD|ALU|Bnot|Add0~10  & (\FD|muxAntesULA|X[5]~26_combout  $ ((!\FD|UC_ULA|ULActrl[2]~1_combout )))) # (!\FD|ALU|Bnot|Add0~10  & ((\FD|muxAntesULA|X[5]~26_combout  $ (\FD|UC_ULA|ULActrl[2]~1_combout )) # (GND)))
// \FD|ALU|Bnot|Add0~12  = CARRY((\FD|muxAntesULA|X[5]~26_combout  $ (!\FD|UC_ULA|ULActrl[2]~1_combout )) # (!\FD|ALU|Bnot|Add0~10 ))

	.dataa(\FD|muxAntesULA|X[5]~26_combout ),
	.datab(\FD|UC_ULA|ULActrl[2]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~10 ),
	.combout(\FD|ALU|Bnot|Add0~11_combout ),
	.cout(\FD|ALU|Bnot|Add0~12 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~11 .lut_mask = 16'h969F;
defparam \FD|ALU|Bnot|Add0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N12
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~13 (
// Equation(s):
// \FD|ALU|Bnot|Add0~13_combout  = (\FD|ALU|Bnot|Add0~12  & ((\FD|UC_ULA|ULActrl[2]~1_combout  $ (\FD|muxAntesULA|X[6]~25_combout )))) # (!\FD|ALU|Bnot|Add0~12  & (\FD|UC_ULA|ULActrl[2]~1_combout  $ (\FD|muxAntesULA|X[6]~25_combout  $ (VCC))))
// \FD|ALU|Bnot|Add0~14  = CARRY((!\FD|ALU|Bnot|Add0~12  & (\FD|UC_ULA|ULActrl[2]~1_combout  $ (\FD|muxAntesULA|X[6]~25_combout ))))

	.dataa(\FD|UC_ULA|ULActrl[2]~1_combout ),
	.datab(\FD|muxAntesULA|X[6]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~12 ),
	.combout(\FD|ALU|Bnot|Add0~13_combout ),
	.cout(\FD|ALU|Bnot|Add0~14 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~13 .lut_mask = 16'h6906;
defparam \FD|ALU|Bnot|Add0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N14
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~15 (
// Equation(s):
// \FD|ALU|Bnot|Add0~15_combout  = (\FD|ALU|Bnot|Add0~14  & (\FD|UC_ULA|ULActrl[2]~1_combout  $ ((!\FD|muxAntesULA|X[7]~24_combout )))) # (!\FD|ALU|Bnot|Add0~14  & ((\FD|UC_ULA|ULActrl[2]~1_combout  $ (\FD|muxAntesULA|X[7]~24_combout )) # (GND)))
// \FD|ALU|Bnot|Add0~16  = CARRY((\FD|UC_ULA|ULActrl[2]~1_combout  $ (!\FD|muxAntesULA|X[7]~24_combout )) # (!\FD|ALU|Bnot|Add0~14 ))

	.dataa(\FD|UC_ULA|ULActrl[2]~1_combout ),
	.datab(\FD|muxAntesULA|X[7]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~14 ),
	.combout(\FD|ALU|Bnot|Add0~15_combout ),
	.cout(\FD|ALU|Bnot|Add0~16 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~15 .lut_mask = 16'h969F;
defparam \FD|ALU|Bnot|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N16
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~17 (
// Equation(s):
// \FD|ALU|Bnot|Add0~17_combout  = (\FD|ALU|Bnot|Add0~16  & ((\FD|muxAntesULA|X[8]~23_combout  $ (\FD|UC_ULA|ULActrl[2]~1_combout )))) # (!\FD|ALU|Bnot|Add0~16  & (\FD|muxAntesULA|X[8]~23_combout  $ (\FD|UC_ULA|ULActrl[2]~1_combout  $ (VCC))))
// \FD|ALU|Bnot|Add0~18  = CARRY((!\FD|ALU|Bnot|Add0~16  & (\FD|muxAntesULA|X[8]~23_combout  $ (\FD|UC_ULA|ULActrl[2]~1_combout ))))

	.dataa(\FD|muxAntesULA|X[8]~23_combout ),
	.datab(\FD|UC_ULA|ULActrl[2]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~16 ),
	.combout(\FD|ALU|Bnot|Add0~17_combout ),
	.cout(\FD|ALU|Bnot|Add0~18 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~17 .lut_mask = 16'h6906;
defparam \FD|ALU|Bnot|Add0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y35_N7
dffeas \FD|Banco_Regis|registers~846 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[8]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~846_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~846 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~846 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N21
dffeas \FD|Banco_Regis|registers~974 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[8]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~974_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~974 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~974 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N9
dffeas \FD|Banco_Regis|registers~718 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[8]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~718_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~718 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~718 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N23
dffeas \FD|Banco_Regis|registers~590 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[8]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~590_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~590 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~590 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~2164 (
// Equation(s):
// \FD|Banco_Regis|registers~2164_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~718_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// ((\FD|Banco_Regis|registers~590_q )))))

	.dataa(\FD|Banco_Regis|registers~718_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~590_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2164_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2164 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~2164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~2165 (
// Equation(s):
// \FD|Banco_Regis|registers~2165_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~2164_combout  & ((\FD|Banco_Regis|registers~974_q ))) # (!\FD|Banco_Regis|registers~2164_combout  & 
// (\FD|Banco_Regis|registers~846_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~2164_combout ))))

	.dataa(\FD|Banco_Regis|registers~846_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~974_q ),
	.datad(\FD|Banco_Regis|registers~2164_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2165_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2165 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~2165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~942feeder (
// Equation(s):
// \FD|Banco_Regis|registers~942feeder_combout  = \FD|muxDepoisULA|X[8]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[8]~23_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~942feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~942feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~942feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N31
dffeas \FD|Banco_Regis|registers~942 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~942feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2365_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~942_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~942 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~942 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N19
dffeas \FD|Banco_Regis|registers~814 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[8]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2359_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~814_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~814 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~814 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N5
dffeas \FD|Banco_Regis|registers~558 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[8]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2363_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~558_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~558 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~558 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~2166 (
// Equation(s):
// \FD|Banco_Regis|registers~2166_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (\FD|Banco_Regis|registers~814_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & 
// ((\FD|Banco_Regis|registers~558_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~814_q ),
	.datac(\FD|Banco_Regis|registers~558_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2166_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2166 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~2166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N25
dffeas \FD|Banco_Regis|registers~686 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[8]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2361_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~686_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~686 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~686 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~2167 (
// Equation(s):
// \FD|Banco_Regis|registers~2167_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~2166_combout  & (\FD|Banco_Regis|registers~942_q )) # (!\FD|Banco_Regis|registers~2166_combout  & 
// ((\FD|Banco_Regis|registers~686_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~2166_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~942_q ),
	.datac(\FD|Banco_Regis|registers~2166_combout ),
	.datad(\FD|Banco_Regis|registers~686_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2167_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2167 .lut_mask = 16'hDAD0;
defparam \FD|Banco_Regis|registers~2167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~2168 (
// Equation(s):
// \FD|Banco_Regis|registers~2168_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~2165_combout )) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~2167_combout )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~2165_combout ),
	.datac(\FD|Banco_Regis|registers~2167_combout ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2168_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2168 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~2168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N19
dffeas \FD|Banco_Regis|registers~878 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[8]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~878_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~878 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~878 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N27
dffeas \FD|Banco_Regis|registers~622 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[8]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2355_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~622_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~622 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~622 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~2162 (
// Equation(s):
// \FD|Banco_Regis|registers~2162_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~878_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~622_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Banco_Regis|registers~878_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~622_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2162_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2162 .lut_mask = 16'hCCB8;
defparam \FD|Banco_Regis|registers~2162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1006feeder (
// Equation(s):
// \FD|Banco_Regis|registers~1006feeder_combout  = \FD|muxDepoisULA|X[8]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[8]~23_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1006feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1006feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~1006feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N25
dffeas \FD|Banco_Regis|registers~1006 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~1006feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1006_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1006 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1006 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N17
dffeas \FD|Banco_Regis|registers~750 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[8]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~750_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~750 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~750 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~2163 (
// Equation(s):
// \FD|Banco_Regis|registers~2163_combout  = (\FD|Banco_Regis|registers~2162_combout  & ((\FD|Banco_Regis|registers~1006_q ) # ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # (!\FD|Banco_Regis|registers~2162_combout  & 
// (((\FD|Banco_Regis|registers~750_q  & \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Banco_Regis|registers~2162_combout ),
	.datab(\FD|Banco_Regis|registers~1006_q ),
	.datac(\FD|Banco_Regis|registers~750_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2163_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2163 .lut_mask = 16'hD8AA;
defparam \FD|Banco_Regis|registers~2163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y40_N31
dffeas \FD|Banco_Regis|registers~1038 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[8]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2373_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1038_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1038 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1038 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~782feeder (
// Equation(s):
// \FD|Banco_Regis|registers~782feeder_combout  = \FD|muxDepoisULA|X[8]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[8]~23_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~782feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~782feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~782feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N17
dffeas \FD|Banco_Regis|registers~782 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~782feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2367_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~782_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~782 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~782 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y40_N7
dffeas \FD|Banco_Regis|registers~654 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[8]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2371_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~654_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~654 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~654 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~2169 (
// Equation(s):
// \FD|Banco_Regis|registers~2169_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~782_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// ((\FD|Banco_Regis|registers~654_q )))))

	.dataa(\FD|Banco_Regis|registers~782_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~654_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2169_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2169 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~2169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~2170 (
// Equation(s):
// \FD|Banco_Regis|registers~2170_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~2169_combout  & (\FD|Banco_Regis|registers~1038_q )) # (!\FD|Banco_Regis|registers~2169_combout  & 
// ((\FD|Banco_Regis|registers~910_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~2169_combout ))))

	.dataa(\FD|Banco_Regis|registers~1038_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~910_q ),
	.datad(\FD|Banco_Regis|registers~2169_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2170_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2170 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~2170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~2171 (
// Equation(s):
// \FD|Banco_Regis|registers~2171_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~2168_combout  & ((\FD|Banco_Regis|registers~2170_combout ))) # (!\FD|Banco_Regis|registers~2168_combout  & 
// (\FD|Banco_Regis|registers~2163_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Banco_Regis|registers~2168_combout ))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~2168_combout ),
	.datac(\FD|Banco_Regis|registers~2163_combout ),
	.datad(\FD|Banco_Regis|registers~2170_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2171_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2171 .lut_mask = 16'hEC64;
defparam \FD|Banco_Regis|registers~2171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N25
dffeas \FD|Banco_Regis|registers~398 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[8]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2381_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~398_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~398 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~398 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y39_N21
dffeas \FD|Banco_Regis|registers~366 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[8]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~366_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~366 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~366 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y39_N21
dffeas \FD|Banco_Regis|registers~334 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[8]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2378_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~334 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~334 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y39_N19
dffeas \FD|Banco_Regis|registers~302 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[8]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2380_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~302 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~302 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~2172 (
// Equation(s):
// \FD|Banco_Regis|registers~2172_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~334_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~302_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\FD|Banco_Regis|registers~334_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~302_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2172_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2172 .lut_mask = 16'hCCB8;
defparam \FD|Banco_Regis|registers~2172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~2173 (
// Equation(s):
// \FD|Banco_Regis|registers~2173_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~2172_combout  & (\FD|Banco_Regis|registers~398_q )) # (!\FD|Banco_Regis|registers~2172_combout  & 
// ((\FD|Banco_Regis|registers~366_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~2172_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~398_q ),
	.datac(\FD|Banco_Regis|registers~366_q ),
	.datad(\FD|Banco_Regis|registers~2172_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2173_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2173 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~2173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N13
dffeas \FD|Banco_Regis|registers~494 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[8]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~494_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~494 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~494 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y39_N7
dffeas \FD|Banco_Regis|registers~430 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[8]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~430_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~430 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~430 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~2179 (
// Equation(s):
// \FD|Banco_Regis|registers~2179_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~494_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~430_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~494_q ),
	.datac(\FD|Banco_Regis|registers~430_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2179_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2179 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~2179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y39_N9
dffeas \FD|Banco_Regis|registers~462 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[8]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~462_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~462 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~462 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~526feeder (
// Equation(s):
// \FD|Banco_Regis|registers~526feeder_combout  = \FD|muxDepoisULA|X[8]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[8]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~526feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~526feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~526feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y39_N3
dffeas \FD|Banco_Regis|registers~526 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~526feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~526_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~526 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~526 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~2180 (
// Equation(s):
// \FD|Banco_Regis|registers~2180_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~2179_combout  & ((\FD|Banco_Regis|registers~526_q ))) # (!\FD|Banco_Regis|registers~2179_combout  & 
// (\FD|Banco_Regis|registers~462_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~2179_combout ))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~2179_combout ),
	.datac(\FD|Banco_Regis|registers~462_q ),
	.datad(\FD|Banco_Regis|registers~526_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2180_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2180 .lut_mask = 16'hEC64;
defparam \FD|Banco_Regis|registers~2180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~142feeder (
// Equation(s):
// \FD|Banco_Regis|registers~142feeder_combout  = \FD|muxDepoisULA|X[8]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[8]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~142feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~142feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~142feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N1
dffeas \FD|Banco_Regis|registers~142 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~142feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~142 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~142 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y38_N15
dffeas \FD|Banco_Regis|registers~110 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[8]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2383_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~110 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~46feeder (
// Equation(s):
// \FD|Banco_Regis|registers~46feeder_combout  = \FD|muxDepoisULA|X[8]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[8]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~46feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~46feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~46feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y39_N23
dffeas \FD|Banco_Regis|registers~46 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~46feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~46 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~46 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y39_N13
dffeas \FD|Banco_Regis|registers~78 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[8]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2382_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~78 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~78 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~2176 (
// Equation(s):
// \FD|Banco_Regis|registers~2176_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~78_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & 
// (\FD|Banco_Regis|registers~46_q ))))

	.dataa(\FD|Banco_Regis|registers~46_q ),
	.datab(\FD|Banco_Regis|registers~78_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2176_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2176 .lut_mask = 16'hFC0A;
defparam \FD|Banco_Regis|registers~2176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~2177 (
// Equation(s):
// \FD|Banco_Regis|registers~2177_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~2176_combout  & (\FD|Banco_Regis|registers~142_q )) # (!\FD|Banco_Regis|registers~2176_combout  & 
// ((\FD|Banco_Regis|registers~110_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~2176_combout ))))

	.dataa(\FD|Banco_Regis|registers~142_q ),
	.datab(\FD|Banco_Regis|registers~110_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\FD|Banco_Regis|registers~2176_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2177_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2177 .lut_mask = 16'hAFC0;
defparam \FD|Banco_Regis|registers~2177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N27
dffeas \FD|Banco_Regis|registers~206 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[8]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2375_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~206 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~206 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N21
dffeas \FD|Banco_Regis|registers~270 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[8]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~270 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~270 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y34_N5
dffeas \FD|Banco_Regis|registers~238 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[8]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2374_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~238 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~238 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y34_N23
dffeas \FD|Banco_Regis|registers~174 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[8]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2376_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~174 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~174 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~2174 (
// Equation(s):
// \FD|Banco_Regis|registers~2174_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~238_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~174_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\FD|Banco_Regis|registers~238_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~174_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2174_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2174 .lut_mask = 16'hCCB8;
defparam \FD|Banco_Regis|registers~2174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~2175 (
// Equation(s):
// \FD|Banco_Regis|registers~2175_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~2174_combout  & ((\FD|Banco_Regis|registers~270_q ))) # (!\FD|Banco_Regis|registers~2174_combout  & 
// (\FD|Banco_Regis|registers~206_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~2174_combout ))))

	.dataa(\FD|Banco_Regis|registers~206_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~270_q ),
	.datad(\FD|Banco_Regis|registers~2174_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2175_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2175 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~2175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~2178 (
// Equation(s):
// \FD|Banco_Regis|registers~2178_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ) # ((\FD|Banco_Regis|registers~2175_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (\FD|Banco_Regis|registers~2177_combout )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~2177_combout ),
	.datad(\FD|Banco_Regis|registers~2175_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2178_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2178 .lut_mask = 16'hBA98;
defparam \FD|Banco_Regis|registers~2178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~2181 (
// Equation(s):
// \FD|Banco_Regis|registers~2181_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~2178_combout  & ((\FD|Banco_Regis|registers~2180_combout ))) # (!\FD|Banco_Regis|registers~2178_combout  & 
// (\FD|Banco_Regis|registers~2173_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~2178_combout ))))

	.dataa(\FD|Banco_Regis|registers~2173_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~2180_combout ),
	.datad(\FD|Banco_Regis|registers~2178_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2181_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2181 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~2181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N14
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg1[8]~23 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg1[8]~23_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & (((\FD|Banco_Regis|registers~2171_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & 
// (!\FD|Banco_Regis|Equal0~0_combout  & ((\FD|Banco_Regis|registers~2181_combout ))))

	.dataa(\FD|Banco_Regis|Equal0~0_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25 ),
	.datac(\FD|Banco_Regis|registers~2171_combout ),
	.datad(\FD|Banco_Regis|registers~2181_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg1[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg1[8]~23 .lut_mask = 16'hD1C0;
defparam \FD|Banco_Regis|DadoLidoReg1[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N15
dffeas \FD|Registrador_pipeline2|DOUT[82] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg1[8]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [82]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[82] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[82] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N3
dffeas \FD|Banco_Regis|registers~813 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[7]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2359_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~813_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~813 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~813 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N31
dffeas \FD|Banco_Regis|registers~941 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[7]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2365_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~941_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~941 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~941 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~685feeder (
// Equation(s):
// \FD|Banco_Regis|registers~685feeder_combout  = \FD|muxDepoisULA|X[7]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[7]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~685feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~685feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~685feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N17
dffeas \FD|Banco_Regis|registers~685 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~685feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2361_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~685_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~685 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~685 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N23
dffeas \FD|Banco_Regis|registers~557 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[7]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2363_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~557_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~557 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~557 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~2186 (
// Equation(s):
// \FD|Banco_Regis|registers~2186_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~685_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// ((\FD|Banco_Regis|registers~557_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~685_q ),
	.datac(\FD|Banco_Regis|registers~557_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2186_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2186 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~2186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~2187 (
// Equation(s):
// \FD|Banco_Regis|registers~2187_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~2186_combout  & ((\FD|Banco_Regis|registers~941_q ))) # (!\FD|Banco_Regis|registers~2186_combout  & 
// (\FD|Banco_Regis|registers~813_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~2186_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~813_q ),
	.datac(\FD|Banco_Regis|registers~941_q ),
	.datad(\FD|Banco_Regis|registers~2186_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2187_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2187 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~2187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~877feeder (
// Equation(s):
// \FD|Banco_Regis|registers~877feeder_combout  = \FD|muxDepoisULA|X[7]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[7]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~877feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~877feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~877feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N21
dffeas \FD|Banco_Regis|registers~877 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~877feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~877_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~877 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~877 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~749feeder (
// Equation(s):
// \FD|Banco_Regis|registers~749feeder_combout  = \FD|muxDepoisULA|X[7]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[7]~24_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~749feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~749feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~749feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N5
dffeas \FD|Banco_Regis|registers~749 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~749feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~749_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~749 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~749 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~621feeder (
// Equation(s):
// \FD|Banco_Regis|registers~621feeder_combout  = \FD|muxDepoisULA|X[7]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[7]~24_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~621feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~621feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~621feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N23
dffeas \FD|Banco_Regis|registers~621 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~621feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2355_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~621_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~621 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~621 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~2184 (
// Equation(s):
// \FD|Banco_Regis|registers~2184_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~749_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// ((\FD|Banco_Regis|registers~621_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~749_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datad(\FD|Banco_Regis|registers~621_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2184_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2184 .lut_mask = 16'hE5E0;
defparam \FD|Banco_Regis|registers~2184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N23
dffeas \FD|Banco_Regis|registers~1005 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[7]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1005_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1005 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1005 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~2185 (
// Equation(s):
// \FD|Banco_Regis|registers~2185_combout  = (\FD|Banco_Regis|registers~2184_combout  & (((\FD|Banco_Regis|registers~1005_q ) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )))) # (!\FD|Banco_Regis|registers~2184_combout  & 
// (\FD|Banco_Regis|registers~877_q  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\FD|Banco_Regis|registers~877_q ),
	.datab(\FD|Banco_Regis|registers~2184_combout ),
	.datac(\FD|Banco_Regis|registers~1005_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2185_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2185 .lut_mask = 16'hE2CC;
defparam \FD|Banco_Regis|registers~2185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~2188 (
// Equation(s):
// \FD|Banco_Regis|registers~2188_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~2185_combout ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Banco_Regis|registers~2187_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~2187_combout ),
	.datad(\FD|Banco_Regis|registers~2185_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2188_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2188 .lut_mask = 16'hDC98;
defparam \FD|Banco_Regis|registers~2188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N19
dffeas \FD|Banco_Regis|registers~1037 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[7]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2373_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1037_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1037 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1037 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N25
dffeas \FD|Banco_Regis|registers~909 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[7]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2369_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~909_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~909 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~909 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N13
dffeas \FD|Banco_Regis|registers~653 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[7]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2371_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~653_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~653 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~653 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~2189 (
// Equation(s):
// \FD|Banco_Regis|registers~2189_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~909_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~653_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~909_q ),
	.datac(\FD|Banco_Regis|registers~653_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2189_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2189 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~2189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~2190 (
// Equation(s):
// \FD|Banco_Regis|registers~2190_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~2189_combout  & (\FD|Banco_Regis|registers~1037_q )) # (!\FD|Banco_Regis|registers~2189_combout  & 
// ((\FD|Banco_Regis|registers~781_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~2189_combout ))))

	.dataa(\FD|Banco_Regis|registers~1037_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~781_q ),
	.datad(\FD|Banco_Regis|registers~2189_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2190_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2190 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~2190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N29
dffeas \FD|Banco_Regis|registers~973 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[7]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~973_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~973 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~973 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N27
dffeas \FD|Banco_Regis|registers~717 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[7]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~717_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~717 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~717 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N31
dffeas \FD|Banco_Regis|registers~845 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[7]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~845_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~845 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~845 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N21
dffeas \FD|Banco_Regis|registers~589 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[7]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~589_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~589 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~589 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~2182 (
// Equation(s):
// \FD|Banco_Regis|registers~2182_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~845_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~589_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~845_q ),
	.datac(\FD|Banco_Regis|registers~589_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2182_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2182 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~2182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~2183 (
// Equation(s):
// \FD|Banco_Regis|registers~2183_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~2182_combout  & (\FD|Banco_Regis|registers~973_q )) # (!\FD|Banco_Regis|registers~2182_combout  & 
// ((\FD|Banco_Regis|registers~717_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~2182_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~973_q ),
	.datac(\FD|Banco_Regis|registers~717_q ),
	.datad(\FD|Banco_Regis|registers~2182_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2183_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2183 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~2183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~2191 (
// Equation(s):
// \FD|Banco_Regis|registers~2191_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~2188_combout  & (\FD|Banco_Regis|registers~2190_combout )) # (!\FD|Banco_Regis|registers~2188_combout  & 
// ((\FD|Banco_Regis|registers~2183_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~2188_combout ))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~2188_combout ),
	.datac(\FD|Banco_Regis|registers~2190_combout ),
	.datad(\FD|Banco_Regis|registers~2183_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2191_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2191 .lut_mask = 16'hE6C4;
defparam \FD|Banco_Regis|registers~2191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N3
dffeas \FD|Banco_Regis|registers~269 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[7]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~269 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~269 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~237feeder (
// Equation(s):
// \FD|Banco_Regis|registers~237feeder_combout  = \FD|muxDepoisULA|X[7]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[7]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~237feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~237feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~237feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N5
dffeas \FD|Banco_Regis|registers~237 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~237feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2374_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~237 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~237 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y34_N9
dffeas \FD|Banco_Regis|registers~205 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[7]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2375_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~205 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~205 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y32_N31
dffeas \FD|Banco_Regis|registers~173 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[7]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2376_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~173 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~173 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~2192 (
// Equation(s):
// \FD|Banco_Regis|registers~2192_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~205_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~173_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~205_q ),
	.datac(\FD|Banco_Regis|registers~173_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2192_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2192 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~2192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~2193 (
// Equation(s):
// \FD|Banco_Regis|registers~2193_combout  = (\FD|Banco_Regis|registers~2192_combout  & ((\FD|Banco_Regis|registers~269_q ) # ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # (!\FD|Banco_Regis|registers~2192_combout  & 
// (((\FD|Banco_Regis|registers~237_q  & \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\FD|Banco_Regis|registers~269_q ),
	.datab(\FD|Banco_Regis|registers~237_q ),
	.datac(\FD|Banco_Regis|registers~2192_combout ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2193_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2193 .lut_mask = 16'hACF0;
defparam \FD|Banco_Regis|registers~2193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~525feeder (
// Equation(s):
// \FD|Banco_Regis|registers~525feeder_combout  = \FD|muxDepoisULA|X[7]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[7]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~525feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~525feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~525feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N21
dffeas \FD|Banco_Regis|registers~525 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~525feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~525_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~525 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~525 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N9
dffeas \FD|Banco_Regis|registers~493 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[7]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~493_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~493 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~493 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N29
dffeas \FD|Banco_Regis|registers~461 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[7]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~461_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~461 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~461 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N3
dffeas \FD|Banco_Regis|registers~429 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[7]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~429_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~429 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~429 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~2199 (
// Equation(s):
// \FD|Banco_Regis|registers~2199_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~461_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~429_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~461_q ),
	.datac(\FD|Banco_Regis|registers~429_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2199_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2199 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~2199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~2200 (
// Equation(s):
// \FD|Banco_Regis|registers~2200_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~2199_combout  & (\FD|Banco_Regis|registers~525_q )) # (!\FD|Banco_Regis|registers~2199_combout  & 
// ((\FD|Banco_Regis|registers~493_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~2199_combout ))))

	.dataa(\FD|Banco_Regis|registers~525_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~493_q ),
	.datad(\FD|Banco_Regis|registers~2199_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2200_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2200 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~2200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N25
dffeas \FD|Banco_Regis|registers~77 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[7]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2382_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~77 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~77 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N3
dffeas \FD|Banco_Regis|registers~141 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[7]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~141 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~141 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N21
dffeas \FD|Banco_Regis|registers~109 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[7]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2383_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~109 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~109 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N3
dffeas \FD|Banco_Regis|registers~45 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[7]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~45 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~45 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~2196 (
// Equation(s):
// \FD|Banco_Regis|registers~2196_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Banco_Regis|registers~109_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & 
// ((\FD|Banco_Regis|registers~45_q )))))

	.dataa(\FD|Banco_Regis|registers~109_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~45_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2196_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2196 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~2196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~2197 (
// Equation(s):
// \FD|Banco_Regis|registers~2197_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~2196_combout  & ((\FD|Banco_Regis|registers~141_q ))) # (!\FD|Banco_Regis|registers~2196_combout  & 
// (\FD|Banco_Regis|registers~77_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~2196_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~77_q ),
	.datac(\FD|Banco_Regis|registers~141_q ),
	.datad(\FD|Banco_Regis|registers~2196_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2197_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2197 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~2197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N17
dffeas \FD|Banco_Regis|registers~333 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[7]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2378_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~333 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~333 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y36_N27
dffeas \FD|Banco_Regis|registers~397 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[7]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2381_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~397_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~397 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~397 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y36_N19
dffeas \FD|Banco_Regis|registers~365 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[7]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~365_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~365 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~365 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y36_N17
dffeas \FD|Banco_Regis|registers~301 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[7]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2380_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~301 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~301 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~2194 (
// Equation(s):
// \FD|Banco_Regis|registers~2194_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Banco_Regis|registers~365_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & 
// ((\FD|Banco_Regis|registers~301_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~365_q ),
	.datac(\FD|Banco_Regis|registers~301_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2194_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2194 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~2194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~2195 (
// Equation(s):
// \FD|Banco_Regis|registers~2195_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~2194_combout  & ((\FD|Banco_Regis|registers~397_q ))) # (!\FD|Banco_Regis|registers~2194_combout  & 
// (\FD|Banco_Regis|registers~333_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~2194_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~333_q ),
	.datac(\FD|Banco_Regis|registers~397_q ),
	.datad(\FD|Banco_Regis|registers~2194_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2195_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2195 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~2195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~2198 (
// Equation(s):
// \FD|Banco_Regis|registers~2198_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ) # ((\FD|Banco_Regis|registers~2195_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~2197_combout )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~2197_combout ),
	.datad(\FD|Banco_Regis|registers~2195_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2198_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2198 .lut_mask = 16'hBA98;
defparam \FD|Banco_Regis|registers~2198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~2201 (
// Equation(s):
// \FD|Banco_Regis|registers~2201_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~2198_combout  & ((\FD|Banco_Regis|registers~2200_combout ))) # (!\FD|Banco_Regis|registers~2198_combout  & 
// (\FD|Banco_Regis|registers~2193_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~2198_combout ))))

	.dataa(\FD|Banco_Regis|registers~2193_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~2200_combout ),
	.datad(\FD|Banco_Regis|registers~2198_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2201_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2201 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~2201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N10
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg1[7]~24 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg1[7]~24_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & (((\FD|Banco_Regis|registers~2191_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & 
// (!\FD|Banco_Regis|Equal0~0_combout  & ((\FD|Banco_Regis|registers~2201_combout ))))

	.dataa(\FD|Banco_Regis|Equal0~0_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25 ),
	.datac(\FD|Banco_Regis|registers~2191_combout ),
	.datad(\FD|Banco_Regis|registers~2201_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg1[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg1[7]~24 .lut_mask = 16'hD1C0;
defparam \FD|Banco_Regis|DadoLidoReg1[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N11
dffeas \FD|Registrador_pipeline2|DOUT[81] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg1[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [81]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[81] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[81] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y36_N21
dffeas \FD|Banco_Regis|registers~391 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[1]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2381_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~391_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~391 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~391 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y36_N5
dffeas \FD|Banco_Regis|registers~359 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[1]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~359_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~359 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~359 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~2391 (
// Equation(s):
// \FD|Banco_Regis|registers~2391_combout  = !\FD|muxDepoisULA|X[1]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[1]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2391_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2391 .lut_mask = 16'h0F0F;
defparam \FD|Banco_Regis|registers~2391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y36_N29
dffeas \FD|Banco_Regis|registers~327 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~2391_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2378_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~327 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~327 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y36_N11
dffeas \FD|Banco_Regis|registers~295 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[1]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2380_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~295 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~295 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~2312 (
// Equation(s):
// \FD|Banco_Regis|registers~2312_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )) # (!\FD|Banco_Regis|registers~327_q ))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~295_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~327_q ),
	.datac(\FD|Banco_Regis|registers~295_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2312_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2312 .lut_mask = 16'hAA72;
defparam \FD|Banco_Regis|registers~2312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~2313 (
// Equation(s):
// \FD|Banco_Regis|registers~2313_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~2312_combout  & (\FD|Banco_Regis|registers~391_q )) # (!\FD|Banco_Regis|registers~2312_combout  & 
// ((\FD|Banco_Regis|registers~359_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~2312_combout ))))

	.dataa(\FD|Banco_Regis|registers~391_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~359_q ),
	.datad(\FD|Banco_Regis|registers~2312_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2313_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2313 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~2313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N1
dffeas \FD|Banco_Regis|registers~455 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[1]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~455_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~455 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~455 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N27
dffeas \FD|Banco_Regis|registers~487 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[1]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~487_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~487 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~487 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~423feeder (
// Equation(s):
// \FD|Banco_Regis|registers~423feeder_combout  = \FD|muxDepoisULA|X[1]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[1]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~423feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~423feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~423feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N31
dffeas \FD|Banco_Regis|registers~423 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~423feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~423_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~423 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~423 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~2319 (
// Equation(s):
// \FD|Banco_Regis|registers~2319_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~487_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~423_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\FD|Banco_Regis|registers~487_q ),
	.datab(\FD|Banco_Regis|registers~423_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2319_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2319 .lut_mask = 16'hF0AC;
defparam \FD|Banco_Regis|registers~2319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~2320 (
// Equation(s):
// \FD|Banco_Regis|registers~2320_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~2319_combout  & ((\FD|Banco_Regis|registers~519_q ))) # (!\FD|Banco_Regis|registers~2319_combout  & 
// (\FD|Banco_Regis|registers~455_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~2319_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~455_q ),
	.datac(\FD|Banco_Regis|registers~519_q ),
	.datad(\FD|Banco_Regis|registers~2319_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2320_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2320 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~2320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N17
dffeas \FD|Banco_Regis|registers~103 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[1]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2383_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~103 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~103 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N23
dffeas \FD|Banco_Regis|registers~135 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[1]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~135 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~135 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N17
dffeas \FD|Banco_Regis|registers~71 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[1]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2382_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~71 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~71 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N19
dffeas \FD|Banco_Regis|registers~39 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[1]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~39 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~2316 (
// Equation(s):
// \FD|Banco_Regis|registers~2316_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~71_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & 
// ((\FD|Banco_Regis|registers~39_q )))))

	.dataa(\FD|Banco_Regis|registers~71_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~39_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2316_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2316 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~2316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~2317 (
// Equation(s):
// \FD|Banco_Regis|registers~2317_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~2316_combout  & ((\FD|Banco_Regis|registers~135_q ))) # (!\FD|Banco_Regis|registers~2316_combout  & 
// (\FD|Banco_Regis|registers~103_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~2316_combout ))))

	.dataa(\FD|Banco_Regis|registers~103_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~135_q ),
	.datad(\FD|Banco_Regis|registers~2316_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2317_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2317 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~2317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N31
dffeas \FD|Banco_Regis|registers~231 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[1]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2374_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~231 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~231 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y34_N1
dffeas \FD|Banco_Regis|registers~167 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[1]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2376_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~167 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~167 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~2314 (
// Equation(s):
// \FD|Banco_Regis|registers~2314_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~231_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~167_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\FD|Banco_Regis|registers~231_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~167_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2314_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2314 .lut_mask = 16'hCCB8;
defparam \FD|Banco_Regis|registers~2314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N13
dffeas \FD|Banco_Regis|registers~263 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[1]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~263 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~263 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N15
dffeas \FD|Banco_Regis|registers~199 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[1]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2375_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~199 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~199 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~2315 (
// Equation(s):
// \FD|Banco_Regis|registers~2315_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~2314_combout  & (\FD|Banco_Regis|registers~263_q )) # (!\FD|Banco_Regis|registers~2314_combout  & 
// ((\FD|Banco_Regis|registers~199_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~2314_combout ))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~2314_combout ),
	.datac(\FD|Banco_Regis|registers~263_q ),
	.datad(\FD|Banco_Regis|registers~199_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2315_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2315 .lut_mask = 16'hE6C4;
defparam \FD|Banco_Regis|registers~2315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~2318 (
// Equation(s):
// \FD|Banco_Regis|registers~2318_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~2315_combout ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~2317_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~2317_combout ),
	.datad(\FD|Banco_Regis|registers~2315_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2318_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2318 .lut_mask = 16'hDC98;
defparam \FD|Banco_Regis|registers~2318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~2321 (
// Equation(s):
// \FD|Banco_Regis|registers~2321_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~2318_combout  & ((\FD|Banco_Regis|registers~2320_combout ))) # (!\FD|Banco_Regis|registers~2318_combout  & 
// (\FD|Banco_Regis|registers~2313_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~2318_combout ))))

	.dataa(\FD|Banco_Regis|registers~2313_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~2320_combout ),
	.datad(\FD|Banco_Regis|registers~2318_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2321_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2321 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~2321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N3
dffeas \FD|Banco_Regis|registers~839 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[1]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~839_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~839 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~839 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N3
dffeas \FD|Banco_Regis|registers~967 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[1]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~967_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~967 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~967 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N5
dffeas \FD|Banco_Regis|registers~711 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[1]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~711_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~711 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~711 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N15
dffeas \FD|Banco_Regis|registers~583 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[1]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~583_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~583 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~583 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~2304 (
// Equation(s):
// \FD|Banco_Regis|registers~2304_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~711_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// ((\FD|Banco_Regis|registers~583_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~711_q ),
	.datac(\FD|Banco_Regis|registers~583_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2304_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2304 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~2304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~2305 (
// Equation(s):
// \FD|Banco_Regis|registers~2305_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~2304_combout  & ((\FD|Banco_Regis|registers~967_q ))) # (!\FD|Banco_Regis|registers~2304_combout  & 
// (\FD|Banco_Regis|registers~839_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~2304_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~839_q ),
	.datac(\FD|Banco_Regis|registers~967_q ),
	.datad(\FD|Banco_Regis|registers~2304_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2305_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2305 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~2305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N27
dffeas \FD|Banco_Regis|registers~679 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[1]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2361_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~679_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~679 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~679 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N13
dffeas \FD|Banco_Regis|registers~935 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[1]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2365_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~935_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~935 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~935 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y36_N21
dffeas \FD|Banco_Regis|registers~807 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[1]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2359_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~807_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~807 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~807 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N29
dffeas \FD|Banco_Regis|registers~551 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[1]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2363_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~551_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~551 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~551 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~2306 (
// Equation(s):
// \FD|Banco_Regis|registers~2306_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (\FD|Banco_Regis|registers~807_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & 
// ((\FD|Banco_Regis|registers~551_q )))))

	.dataa(\FD|Banco_Regis|registers~807_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~551_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2306_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2306 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~2306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~2307 (
// Equation(s):
// \FD|Banco_Regis|registers~2307_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~2306_combout  & ((\FD|Banco_Regis|registers~935_q ))) # (!\FD|Banco_Regis|registers~2306_combout  & 
// (\FD|Banco_Regis|registers~679_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~2306_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~679_q ),
	.datac(\FD|Banco_Regis|registers~935_q ),
	.datad(\FD|Banco_Regis|registers~2306_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2307_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2307 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~2307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~2308 (
// Equation(s):
// \FD|Banco_Regis|registers~2308_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ) # ((\FD|Banco_Regis|registers~2305_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~2307_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~2305_combout ),
	.datad(\FD|Banco_Regis|registers~2307_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2308_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2308 .lut_mask = 16'hB9A8;
defparam \FD|Banco_Regis|registers~2308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1031feeder (
// Equation(s):
// \FD|Banco_Regis|registers~1031feeder_combout  = \FD|muxDepoisULA|X[1]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[1]~30_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1031feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1031feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~1031feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N3
dffeas \FD|Banco_Regis|registers~1031 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~1031feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2373_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1031_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1031 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1031 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N9
dffeas \FD|Banco_Regis|registers~903 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[1]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2369_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~903_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~903 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~903 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N23
dffeas \FD|Banco_Regis|registers~775 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[1]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2367_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~775_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~775 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~775 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N9
dffeas \FD|Banco_Regis|registers~647 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[1]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2371_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~647_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~647 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~647 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~2309 (
// Equation(s):
// \FD|Banco_Regis|registers~2309_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~775_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~647_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\FD|Banco_Regis|registers~775_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~647_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2309_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2309 .lut_mask = 16'hCCB8;
defparam \FD|Banco_Regis|registers~2309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~2310 (
// Equation(s):
// \FD|Banco_Regis|registers~2310_combout  = (\FD|Banco_Regis|registers~2309_combout  & ((\FD|Banco_Regis|registers~1031_q ) # ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )))) # (!\FD|Banco_Regis|registers~2309_combout  & 
// (((\FD|Banco_Regis|registers~903_q  & \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\FD|Banco_Regis|registers~1031_q ),
	.datab(\FD|Banco_Regis|registers~903_q ),
	.datac(\FD|Banco_Regis|registers~2309_combout ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2310_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2310 .lut_mask = 16'hACF0;
defparam \FD|Banco_Regis|registers~2310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~999feeder (
// Equation(s):
// \FD|Banco_Regis|registers~999feeder_combout  = \FD|muxDepoisULA|X[1]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[1]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~999feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~999feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~999feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N15
dffeas \FD|Banco_Regis|registers~999 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~999feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~999_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~999 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~999 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N23
dffeas \FD|Banco_Regis|registers~743 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[1]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~743_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~743 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~743 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N25
dffeas \FD|Banco_Regis|registers~615 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[1]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2355_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~615_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~615 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~615 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N29
dffeas \FD|Banco_Regis|registers~871 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[1]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~871_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~871 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~871 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~2302 (
// Equation(s):
// \FD|Banco_Regis|registers~2302_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~871_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (\FD|Banco_Regis|registers~615_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~615_q ),
	.datac(\FD|Banco_Regis|registers~871_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2302_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2302 .lut_mask = 16'hAAE4;
defparam \FD|Banco_Regis|registers~2302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~2303 (
// Equation(s):
// \FD|Banco_Regis|registers~2303_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~2302_combout  & (\FD|Banco_Regis|registers~999_q )) # (!\FD|Banco_Regis|registers~2302_combout  & 
// ((\FD|Banco_Regis|registers~743_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~2302_combout ))))

	.dataa(\FD|Banco_Regis|registers~999_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~743_q ),
	.datad(\FD|Banco_Regis|registers~2302_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2303_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2303 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~2303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~2311 (
// Equation(s):
// \FD|Banco_Regis|registers~2311_combout  = (\FD|Banco_Regis|registers~2308_combout  & (((\FD|Banco_Regis|registers~2310_combout )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ))) # (!\FD|Banco_Regis|registers~2308_combout  & 
// (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~2303_combout ))))

	.dataa(\FD|Banco_Regis|registers~2308_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~2310_combout ),
	.datad(\FD|Banco_Regis|registers~2303_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2311_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2311 .lut_mask = 16'hE6A2;
defparam \FD|Banco_Regis|registers~2311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N6
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg1[1]~30 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg1[1]~30_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & (((\FD|Banco_Regis|registers~2311_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & 
// (!\FD|Banco_Regis|Equal0~0_combout  & (\FD|Banco_Regis|registers~2321_combout )))

	.dataa(\FD|Banco_Regis|Equal0~0_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25 ),
	.datac(\FD|Banco_Regis|registers~2321_combout ),
	.datad(\FD|Banco_Regis|registers~2311_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg1[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg1[1]~30 .lut_mask = 16'hDC10;
defparam \FD|Banco_Regis|DadoLidoReg1[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N7
dffeas \FD|Registrador_pipeline2|DOUT[75] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg1[1]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [75]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[75] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[75] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N2
cycloneive_lcell_comb \FD|ALU|somaSub[1]~2 (
// Equation(s):
// \FD|ALU|somaSub[1]~2_combout  = (\FD|ALU|Bnot|Add0~3_combout  & ((\FD|Registrador_pipeline2|DOUT [75] & (\FD|ALU|somaSub[0]~1  & VCC)) # (!\FD|Registrador_pipeline2|DOUT [75] & (!\FD|ALU|somaSub[0]~1 )))) # (!\FD|ALU|Bnot|Add0~3_combout  & 
// ((\FD|Registrador_pipeline2|DOUT [75] & (!\FD|ALU|somaSub[0]~1 )) # (!\FD|Registrador_pipeline2|DOUT [75] & ((\FD|ALU|somaSub[0]~1 ) # (GND)))))
// \FD|ALU|somaSub[1]~3  = CARRY((\FD|ALU|Bnot|Add0~3_combout  & (!\FD|Registrador_pipeline2|DOUT [75] & !\FD|ALU|somaSub[0]~1 )) # (!\FD|ALU|Bnot|Add0~3_combout  & ((!\FD|ALU|somaSub[0]~1 ) # (!\FD|Registrador_pipeline2|DOUT [75]))))

	.dataa(\FD|ALU|Bnot|Add0~3_combout ),
	.datab(\FD|Registrador_pipeline2|DOUT [75]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[0]~1 ),
	.combout(\FD|ALU|somaSub[1]~2_combout ),
	.cout(\FD|ALU|somaSub[1]~3 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[1]~2 .lut_mask = 16'h9617;
defparam \FD|ALU|somaSub[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N4
cycloneive_lcell_comb \FD|ALU|somaSub[2]~4 (
// Equation(s):
// \FD|ALU|somaSub[2]~4_combout  = ((\FD|Registrador_pipeline2|DOUT [76] $ (\FD|ALU|Bnot|Add0~5_combout  $ (!\FD|ALU|somaSub[1]~3 )))) # (GND)
// \FD|ALU|somaSub[2]~5  = CARRY((\FD|Registrador_pipeline2|DOUT [76] & ((\FD|ALU|Bnot|Add0~5_combout ) # (!\FD|ALU|somaSub[1]~3 ))) # (!\FD|Registrador_pipeline2|DOUT [76] & (\FD|ALU|Bnot|Add0~5_combout  & !\FD|ALU|somaSub[1]~3 )))

	.dataa(\FD|Registrador_pipeline2|DOUT [76]),
	.datab(\FD|ALU|Bnot|Add0~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[1]~3 ),
	.combout(\FD|ALU|somaSub[2]~4_combout ),
	.cout(\FD|ALU|somaSub[2]~5 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[2]~4 .lut_mask = 16'h698E;
defparam \FD|ALU|somaSub[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N6
cycloneive_lcell_comb \FD|ALU|somaSub[3]~6 (
// Equation(s):
// \FD|ALU|somaSub[3]~6_combout  = (\FD|Registrador_pipeline2|DOUT [77] & ((\FD|ALU|Bnot|Add0~7_combout  & (\FD|ALU|somaSub[2]~5  & VCC)) # (!\FD|ALU|Bnot|Add0~7_combout  & (!\FD|ALU|somaSub[2]~5 )))) # (!\FD|Registrador_pipeline2|DOUT [77] & 
// ((\FD|ALU|Bnot|Add0~7_combout  & (!\FD|ALU|somaSub[2]~5 )) # (!\FD|ALU|Bnot|Add0~7_combout  & ((\FD|ALU|somaSub[2]~5 ) # (GND)))))
// \FD|ALU|somaSub[3]~7  = CARRY((\FD|Registrador_pipeline2|DOUT [77] & (!\FD|ALU|Bnot|Add0~7_combout  & !\FD|ALU|somaSub[2]~5 )) # (!\FD|Registrador_pipeline2|DOUT [77] & ((!\FD|ALU|somaSub[2]~5 ) # (!\FD|ALU|Bnot|Add0~7_combout ))))

	.dataa(\FD|Registrador_pipeline2|DOUT [77]),
	.datab(\FD|ALU|Bnot|Add0~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[2]~5 ),
	.combout(\FD|ALU|somaSub[3]~6_combout ),
	.cout(\FD|ALU|somaSub[3]~7 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[3]~6 .lut_mask = 16'h9617;
defparam \FD|ALU|somaSub[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N8
cycloneive_lcell_comb \FD|ALU|somaSub[4]~8 (
// Equation(s):
// \FD|ALU|somaSub[4]~8_combout  = ((\FD|ALU|Bnot|Add0~9_combout  $ (\FD|Registrador_pipeline2|DOUT [78] $ (!\FD|ALU|somaSub[3]~7 )))) # (GND)
// \FD|ALU|somaSub[4]~9  = CARRY((\FD|ALU|Bnot|Add0~9_combout  & ((\FD|Registrador_pipeline2|DOUT [78]) # (!\FD|ALU|somaSub[3]~7 ))) # (!\FD|ALU|Bnot|Add0~9_combout  & (\FD|Registrador_pipeline2|DOUT [78] & !\FD|ALU|somaSub[3]~7 )))

	.dataa(\FD|ALU|Bnot|Add0~9_combout ),
	.datab(\FD|Registrador_pipeline2|DOUT [78]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[3]~7 ),
	.combout(\FD|ALU|somaSub[4]~8_combout ),
	.cout(\FD|ALU|somaSub[4]~9 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[4]~8 .lut_mask = 16'h698E;
defparam \FD|ALU|somaSub[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N10
cycloneive_lcell_comb \FD|ALU|somaSub[5]~10 (
// Equation(s):
// \FD|ALU|somaSub[5]~10_combout  = (\FD|ALU|Bnot|Add0~11_combout  & ((\FD|Registrador_pipeline2|DOUT [79] & (\FD|ALU|somaSub[4]~9  & VCC)) # (!\FD|Registrador_pipeline2|DOUT [79] & (!\FD|ALU|somaSub[4]~9 )))) # (!\FD|ALU|Bnot|Add0~11_combout  & 
// ((\FD|Registrador_pipeline2|DOUT [79] & (!\FD|ALU|somaSub[4]~9 )) # (!\FD|Registrador_pipeline2|DOUT [79] & ((\FD|ALU|somaSub[4]~9 ) # (GND)))))
// \FD|ALU|somaSub[5]~11  = CARRY((\FD|ALU|Bnot|Add0~11_combout  & (!\FD|Registrador_pipeline2|DOUT [79] & !\FD|ALU|somaSub[4]~9 )) # (!\FD|ALU|Bnot|Add0~11_combout  & ((!\FD|ALU|somaSub[4]~9 ) # (!\FD|Registrador_pipeline2|DOUT [79]))))

	.dataa(\FD|ALU|Bnot|Add0~11_combout ),
	.datab(\FD|Registrador_pipeline2|DOUT [79]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[4]~9 ),
	.combout(\FD|ALU|somaSub[5]~10_combout ),
	.cout(\FD|ALU|somaSub[5]~11 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[5]~10 .lut_mask = 16'h9617;
defparam \FD|ALU|somaSub[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N12
cycloneive_lcell_comb \FD|ALU|somaSub[6]~12 (
// Equation(s):
// \FD|ALU|somaSub[6]~12_combout  = ((\FD|ALU|Bnot|Add0~13_combout  $ (\FD|Registrador_pipeline2|DOUT [80] $ (!\FD|ALU|somaSub[5]~11 )))) # (GND)
// \FD|ALU|somaSub[6]~13  = CARRY((\FD|ALU|Bnot|Add0~13_combout  & ((\FD|Registrador_pipeline2|DOUT [80]) # (!\FD|ALU|somaSub[5]~11 ))) # (!\FD|ALU|Bnot|Add0~13_combout  & (\FD|Registrador_pipeline2|DOUT [80] & !\FD|ALU|somaSub[5]~11 )))

	.dataa(\FD|ALU|Bnot|Add0~13_combout ),
	.datab(\FD|Registrador_pipeline2|DOUT [80]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[5]~11 ),
	.combout(\FD|ALU|somaSub[6]~12_combout ),
	.cout(\FD|ALU|somaSub[6]~13 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[6]~12 .lut_mask = 16'h698E;
defparam \FD|ALU|somaSub[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N14
cycloneive_lcell_comb \FD|ALU|somaSub[7]~14 (
// Equation(s):
// \FD|ALU|somaSub[7]~14_combout  = (\FD|ALU|Bnot|Add0~15_combout  & ((\FD|Registrador_pipeline2|DOUT [81] & (\FD|ALU|somaSub[6]~13  & VCC)) # (!\FD|Registrador_pipeline2|DOUT [81] & (!\FD|ALU|somaSub[6]~13 )))) # (!\FD|ALU|Bnot|Add0~15_combout  & 
// ((\FD|Registrador_pipeline2|DOUT [81] & (!\FD|ALU|somaSub[6]~13 )) # (!\FD|Registrador_pipeline2|DOUT [81] & ((\FD|ALU|somaSub[6]~13 ) # (GND)))))
// \FD|ALU|somaSub[7]~15  = CARRY((\FD|ALU|Bnot|Add0~15_combout  & (!\FD|Registrador_pipeline2|DOUT [81] & !\FD|ALU|somaSub[6]~13 )) # (!\FD|ALU|Bnot|Add0~15_combout  & ((!\FD|ALU|somaSub[6]~13 ) # (!\FD|Registrador_pipeline2|DOUT [81]))))

	.dataa(\FD|ALU|Bnot|Add0~15_combout ),
	.datab(\FD|Registrador_pipeline2|DOUT [81]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[6]~13 ),
	.combout(\FD|ALU|somaSub[7]~14_combout ),
	.cout(\FD|ALU|somaSub[7]~15 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[7]~14 .lut_mask = 16'h9617;
defparam \FD|ALU|somaSub[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N16
cycloneive_lcell_comb \FD|ALU|somaSub[8]~16 (
// Equation(s):
// \FD|ALU|somaSub[8]~16_combout  = ((\FD|ALU|Bnot|Add0~17_combout  $ (\FD|Registrador_pipeline2|DOUT [82] $ (!\FD|ALU|somaSub[7]~15 )))) # (GND)
// \FD|ALU|somaSub[8]~17  = CARRY((\FD|ALU|Bnot|Add0~17_combout  & ((\FD|Registrador_pipeline2|DOUT [82]) # (!\FD|ALU|somaSub[7]~15 ))) # (!\FD|ALU|Bnot|Add0~17_combout  & (\FD|Registrador_pipeline2|DOUT [82] & !\FD|ALU|somaSub[7]~15 )))

	.dataa(\FD|ALU|Bnot|Add0~17_combout ),
	.datab(\FD|Registrador_pipeline2|DOUT [82]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[7]~15 ),
	.combout(\FD|ALU|somaSub[8]~16_combout ),
	.cout(\FD|ALU|somaSub[8]~17 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[8]~16 .lut_mask = 16'h698E;
defparam \FD|ALU|somaSub[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N0
cycloneive_lcell_comb \FD|ALU|opmux|X[8]~46 (
// Equation(s):
// \FD|ALU|opmux|X[8]~46_combout  = (!\FD|UC_ULA|ULActrl[1]~6_combout  & ((\FD|UC_ULA|ULActrl~4_combout  & ((\FD|Registrador_pipeline2|DOUT [82]) # (\FD|ALU|Bnot|Add0~17_combout ))) # (!\FD|UC_ULA|ULActrl~4_combout  & (\FD|Registrador_pipeline2|DOUT [82] & 
// \FD|ALU|Bnot|Add0~17_combout ))))

	.dataa(\FD|UC_ULA|ULActrl~4_combout ),
	.datab(\FD|Registrador_pipeline2|DOUT [82]),
	.datac(\FD|ALU|Bnot|Add0~17_combout ),
	.datad(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[8]~46_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[8]~46 .lut_mask = 16'h00E8;
defparam \FD|ALU|opmux|X[8]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N2
cycloneive_lcell_comb \FD|ALU|opmux|X[8]~47 (
// Equation(s):
// \FD|ALU|opmux|X[8]~47_combout  = (\FD|ALU|opmux|X[8]~46_combout ) # ((!\FD|UC_ULA|ULActrl~4_combout  & (\FD|UC_ULA|ULActrl[1]~6_combout  & \FD|ALU|somaSub[8]~16_combout )))

	.dataa(\FD|UC_ULA|ULActrl~4_combout ),
	.datab(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datac(\FD|ALU|somaSub[8]~16_combout ),
	.datad(\FD|ALU|opmux|X[8]~46_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[8]~47_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[8]~47 .lut_mask = 16'hFF40;
defparam \FD|ALU|opmux|X[8]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y38_N3
dffeas \FD|Registrador_pipeline3|DOUT[45] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|ALU|opmux|X[8]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [45]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[45] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[45] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y39_N23
dffeas \FD|Registrador_pipeline4|DOUT[13] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline3|DOUT [45]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[13] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y38_N1
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[27] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline3|DOUT [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N26
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[30]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[30]~feeder .lut_mask = 16'hFFFF;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y35_N27
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[30] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N16
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[29]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[29]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline3|DOUT [14]),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[29]~feeder .lut_mask = 16'hFF00;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y35_N17
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[29] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y39_N15
dffeas \FD|Banco_Regis|registers~112 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[10]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2383_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~112 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~112 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~80feeder (
// Equation(s):
// \FD|Banco_Regis|registers~80feeder_combout  = \FD|muxDepoisULA|X[10]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[10]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~80feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~80feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~80feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y39_N25
dffeas \FD|Banco_Regis|registers~80 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~80feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2382_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~80 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~80 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y39_N19
dffeas \FD|Banco_Regis|registers~48 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[10]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~48 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~2136 (
// Equation(s):
// \FD|Banco_Regis|registers~2136_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~80_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~48_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\FD|Banco_Regis|registers~80_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~48_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2136_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2136 .lut_mask = 16'hCCB8;
defparam \FD|Banco_Regis|registers~2136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~2137 (
// Equation(s):
// \FD|Banco_Regis|registers~2137_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~2136_combout  & ((\FD|Banco_Regis|registers~144_q ))) # (!\FD|Banco_Regis|registers~2136_combout  & 
// (\FD|Banco_Regis|registers~112_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~2136_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~112_q ),
	.datac(\FD|Banco_Regis|registers~144_q ),
	.datad(\FD|Banco_Regis|registers~2136_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2137_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2137 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~2137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N5
dffeas \FD|Banco_Regis|registers~208 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[10]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2375_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~208 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~208 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y34_N15
dffeas \FD|Banco_Regis|registers~272 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[10]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~272 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~272 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y34_N29
dffeas \FD|Banco_Regis|registers~240 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[10]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2374_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~240 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~240 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y34_N11
dffeas \FD|Banco_Regis|registers~176 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[10]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2376_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~176 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~176 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~2134 (
// Equation(s):
// \FD|Banco_Regis|registers~2134_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~240_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~176_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~240_q ),
	.datac(\FD|Banco_Regis|registers~176_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2134_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2134 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~2134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~2135 (
// Equation(s):
// \FD|Banco_Regis|registers~2135_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~2134_combout  & ((\FD|Banco_Regis|registers~272_q ))) # (!\FD|Banco_Regis|registers~2134_combout  & 
// (\FD|Banco_Regis|registers~208_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~2134_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~208_q ),
	.datac(\FD|Banco_Regis|registers~272_q ),
	.datad(\FD|Banco_Regis|registers~2134_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2135_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2135 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~2135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~2138 (
// Equation(s):
// \FD|Banco_Regis|registers~2138_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ) # ((\FD|Banco_Regis|registers~2135_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (\FD|Banco_Regis|registers~2137_combout )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~2137_combout ),
	.datad(\FD|Banco_Regis|registers~2135_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2138_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2138 .lut_mask = 16'hBA98;
defparam \FD|Banco_Regis|registers~2138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y39_N23
dffeas \FD|Banco_Regis|registers~528 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[10]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~528_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~528 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~528 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y39_N17
dffeas \FD|Banco_Regis|registers~464 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[10]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~464_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~464 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~464 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y39_N21
dffeas \FD|Banco_Regis|registers~496 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[10]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~496_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~496 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~496 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y39_N11
dffeas \FD|Banco_Regis|registers~432 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[10]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~432_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~432 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~432 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~2139 (
// Equation(s):
// \FD|Banco_Regis|registers~2139_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~496_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~432_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~496_q ),
	.datac(\FD|Banco_Regis|registers~432_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2139_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2139 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~2139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~2140 (
// Equation(s):
// \FD|Banco_Regis|registers~2140_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~2139_combout  & (\FD|Banco_Regis|registers~528_q )) # (!\FD|Banco_Regis|registers~2139_combout  & 
// ((\FD|Banco_Regis|registers~464_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~2139_combout ))))

	.dataa(\FD|Banco_Regis|registers~528_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~464_q ),
	.datad(\FD|Banco_Regis|registers~2139_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2140_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2140 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~2140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y36_N15
dffeas \FD|Banco_Regis|registers~400 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[10]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2381_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~400_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~400 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~400 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y35_N25
dffeas \FD|Banco_Regis|registers~368 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[10]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~368_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~368 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~368 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y36_N15
dffeas \FD|Banco_Regis|registers~336 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[10]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2378_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~336 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~336 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y33_N17
dffeas \FD|Banco_Regis|registers~304 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[10]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2380_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~304 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~304 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~2132 (
// Equation(s):
// \FD|Banco_Regis|registers~2132_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~336_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & 
// ((\FD|Banco_Regis|registers~304_q )))))

	.dataa(\FD|Banco_Regis|registers~336_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~304_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2132_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2132 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~2132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~2133 (
// Equation(s):
// \FD|Banco_Regis|registers~2133_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~2132_combout  & (\FD|Banco_Regis|registers~400_q )) # (!\FD|Banco_Regis|registers~2132_combout  & 
// ((\FD|Banco_Regis|registers~368_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~2132_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~400_q ),
	.datac(\FD|Banco_Regis|registers~368_q ),
	.datad(\FD|Banco_Regis|registers~2132_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2133_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2133 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~2133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~2141 (
// Equation(s):
// \FD|Banco_Regis|registers~2141_combout  = (\FD|Banco_Regis|registers~2138_combout  & (((\FD|Banco_Regis|registers~2140_combout )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ))) # (!\FD|Banco_Regis|registers~2138_combout  & 
// (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~2133_combout ))))

	.dataa(\FD|Banco_Regis|registers~2138_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~2140_combout ),
	.datad(\FD|Banco_Regis|registers~2133_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2141_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2141 .lut_mask = 16'hE6A2;
defparam \FD|Banco_Regis|registers~2141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N31
dffeas \FD|Banco_Regis|registers~1008 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[10]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1008_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1008 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1008 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N27
dffeas \FD|Banco_Regis|registers~752 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[10]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~752_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~752 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~752 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N25
dffeas \FD|Banco_Regis|registers~880 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[10]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~880_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~880 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~880 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N3
dffeas \FD|Banco_Regis|registers~624 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[10]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2355_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~624_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~624 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~624 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~2122 (
// Equation(s):
// \FD|Banco_Regis|registers~2122_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~880_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~624_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~880_q ),
	.datac(\FD|Banco_Regis|registers~624_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2122_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2122 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~2122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~2123 (
// Equation(s):
// \FD|Banco_Regis|registers~2123_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~2122_combout  & (\FD|Banco_Regis|registers~1008_q )) # (!\FD|Banco_Regis|registers~2122_combout  & 
// ((\FD|Banco_Regis|registers~752_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~2122_combout ))))

	.dataa(\FD|Banco_Regis|registers~1008_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~752_q ),
	.datad(\FD|Banco_Regis|registers~2122_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2123_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2123 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~2123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N19
dffeas \FD|Banco_Regis|registers~848 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[10]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~848_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~848 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~848 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N5
dffeas \FD|Banco_Regis|registers~976 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[10]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~976_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~976 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~976 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N21
dffeas \FD|Banco_Regis|registers~720 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[10]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~720_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~720 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~720 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N31
dffeas \FD|Banco_Regis|registers~592 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[10]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~592_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~592 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~592 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~2124 (
// Equation(s):
// \FD|Banco_Regis|registers~2124_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~720_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// ((\FD|Banco_Regis|registers~592_q )))))

	.dataa(\FD|Banco_Regis|registers~720_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~592_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2124_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2124 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~2124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~2125 (
// Equation(s):
// \FD|Banco_Regis|registers~2125_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~2124_combout  & ((\FD|Banco_Regis|registers~976_q ))) # (!\FD|Banco_Regis|registers~2124_combout  & 
// (\FD|Banco_Regis|registers~848_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~2124_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~848_q ),
	.datac(\FD|Banco_Regis|registers~976_q ),
	.datad(\FD|Banco_Regis|registers~2124_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2125_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2125 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~2125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N17
dffeas \FD|Banco_Regis|registers~688 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[10]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2361_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~688_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~688 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~688 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N3
dffeas \FD|Banco_Regis|registers~944 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[10]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2365_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~944_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~944 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~944 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~560feeder (
// Equation(s):
// \FD|Banco_Regis|registers~560feeder_combout  = \FD|muxDepoisULA|X[10]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[10]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~560feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~560feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~560feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N27
dffeas \FD|Banco_Regis|registers~560 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~560feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2363_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~560_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~560 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~560 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~816feeder (
// Equation(s):
// \FD|Banco_Regis|registers~816feeder_combout  = \FD|muxDepoisULA|X[10]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[10]~21_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~816feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~816feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~816feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N17
dffeas \FD|Banco_Regis|registers~816 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~816feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2359_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~816_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~816 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~816 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~2126 (
// Equation(s):
// \FD|Banco_Regis|registers~2126_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~816_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (\FD|Banco_Regis|registers~560_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Banco_Regis|registers~560_q ),
	.datab(\FD|Banco_Regis|registers~816_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2126_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2126 .lut_mask = 16'hF0CA;
defparam \FD|Banco_Regis|registers~2126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~2127 (
// Equation(s):
// \FD|Banco_Regis|registers~2127_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~2126_combout  & ((\FD|Banco_Regis|registers~944_q ))) # (!\FD|Banco_Regis|registers~2126_combout  & 
// (\FD|Banco_Regis|registers~688_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~2126_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~688_q ),
	.datac(\FD|Banco_Regis|registers~944_q ),
	.datad(\FD|Banco_Regis|registers~2126_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2127_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2127 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~2127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~2128 (
// Equation(s):
// \FD|Banco_Regis|registers~2128_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~2125_combout )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~2127_combout )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~2125_combout ),
	.datad(\FD|Banco_Regis|registers~2127_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2128_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2128 .lut_mask = 16'hD9C8;
defparam \FD|Banco_Regis|registers~2128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y40_N13
dffeas \FD|Banco_Regis|registers~1040 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[10]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2373_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1040_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1040 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1040 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y40_N3
dffeas \FD|Banco_Regis|registers~912 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[10]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2369_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~912_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~912 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~912 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y40_N15
dffeas \FD|Banco_Regis|registers~784 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[10]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2367_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~784_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~784 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~784 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y40_N5
dffeas \FD|Banco_Regis|registers~656 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[10]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2371_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~656_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~656 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~656 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~2129 (
// Equation(s):
// \FD|Banco_Regis|registers~2129_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~784_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// ((\FD|Banco_Regis|registers~656_q )))))

	.dataa(\FD|Banco_Regis|registers~784_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~656_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2129_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2129 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~2129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~2130 (
// Equation(s):
// \FD|Banco_Regis|registers~2130_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~2129_combout  & (\FD|Banco_Regis|registers~1040_q )) # (!\FD|Banco_Regis|registers~2129_combout  & 
// ((\FD|Banco_Regis|registers~912_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~2129_combout ))))

	.dataa(\FD|Banco_Regis|registers~1040_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~912_q ),
	.datad(\FD|Banco_Regis|registers~2129_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2130_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2130 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~2130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~2131 (
// Equation(s):
// \FD|Banco_Regis|registers~2131_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~2128_combout  & ((\FD|Banco_Regis|registers~2130_combout ))) # (!\FD|Banco_Regis|registers~2128_combout  & 
// (\FD|Banco_Regis|registers~2123_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~2128_combout ))))

	.dataa(\FD|Banco_Regis|registers~2123_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~2128_combout ),
	.datad(\FD|Banco_Regis|registers~2130_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2131_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2131 .lut_mask = 16'hF838;
defparam \FD|Banco_Regis|registers~2131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N20
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg1[10]~21 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg1[10]~21_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & (((\FD|Banco_Regis|registers~2131_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & 
// (!\FD|Banco_Regis|Equal0~0_combout  & (\FD|Banco_Regis|registers~2141_combout )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25 ),
	.datab(\FD|Banco_Regis|Equal0~0_combout ),
	.datac(\FD|Banco_Regis|registers~2141_combout ),
	.datad(\FD|Banco_Regis|registers~2131_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg1[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg1[10]~21 .lut_mask = 16'hBA10;
defparam \FD|Banco_Regis|DadoLidoReg1[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y35_N21
dffeas \FD|Registrador_pipeline2|DOUT[84] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg1[10]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [84]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[84] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[84] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y37_N1
dffeas \FD|Registrador_pipeline2|DOUT[20] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a10 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[20] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N0
cycloneive_lcell_comb \FD|muxAntesULA|X[10]~21 (
// Equation(s):
// \FD|muxAntesULA|X[10]~21_combout  = (\FD|Registrador_pipeline2|DOUT [138] & ((\FD|Registrador_pipeline2|DOUT [20]))) # (!\FD|Registrador_pipeline2|DOUT [138] & (\FD|Registrador_pipeline2|DOUT [52]))

	.dataa(gnd),
	.datab(\FD|Registrador_pipeline2|DOUT [52]),
	.datac(\FD|Registrador_pipeline2|DOUT [20]),
	.datad(\FD|Registrador_pipeline2|DOUT [138]),
	.cin(gnd),
	.combout(\FD|muxAntesULA|X[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxAntesULA|X[10]~21 .lut_mask = 16'hF0CC;
defparam \FD|muxAntesULA|X[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N11
dffeas \FD|Registrador_pipeline2|DOUT[19] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a9 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[19] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N10
cycloneive_lcell_comb \FD|muxAntesULA|X[9]~22 (
// Equation(s):
// \FD|muxAntesULA|X[9]~22_combout  = (\FD|Registrador_pipeline2|DOUT [138] & ((\FD|Registrador_pipeline2|DOUT [19]))) # (!\FD|Registrador_pipeline2|DOUT [138] & (\FD|Registrador_pipeline2|DOUT [51]))

	.dataa(gnd),
	.datab(\FD|Registrador_pipeline2|DOUT [51]),
	.datac(\FD|Registrador_pipeline2|DOUT [19]),
	.datad(\FD|Registrador_pipeline2|DOUT [138]),
	.cin(gnd),
	.combout(\FD|muxAntesULA|X[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxAntesULA|X[9]~22 .lut_mask = 16'hF0CC;
defparam \FD|muxAntesULA|X[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N18
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~19 (
// Equation(s):
// \FD|ALU|Bnot|Add0~19_combout  = (\FD|ALU|Bnot|Add0~18  & (\FD|UC_ULA|ULActrl[2]~1_combout  $ ((!\FD|muxAntesULA|X[9]~22_combout )))) # (!\FD|ALU|Bnot|Add0~18  & ((\FD|UC_ULA|ULActrl[2]~1_combout  $ (\FD|muxAntesULA|X[9]~22_combout )) # (GND)))
// \FD|ALU|Bnot|Add0~20  = CARRY((\FD|UC_ULA|ULActrl[2]~1_combout  $ (!\FD|muxAntesULA|X[9]~22_combout )) # (!\FD|ALU|Bnot|Add0~18 ))

	.dataa(\FD|UC_ULA|ULActrl[2]~1_combout ),
	.datab(\FD|muxAntesULA|X[9]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~18 ),
	.combout(\FD|ALU|Bnot|Add0~19_combout ),
	.cout(\FD|ALU|Bnot|Add0~20 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~19 .lut_mask = 16'h969F;
defparam \FD|ALU|Bnot|Add0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N20
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~21 (
// Equation(s):
// \FD|ALU|Bnot|Add0~21_combout  = (\FD|ALU|Bnot|Add0~20  & ((\FD|muxAntesULA|X[10]~21_combout  $ (\FD|UC_ULA|ULActrl[2]~1_combout )))) # (!\FD|ALU|Bnot|Add0~20  & (\FD|muxAntesULA|X[10]~21_combout  $ (\FD|UC_ULA|ULActrl[2]~1_combout  $ (VCC))))
// \FD|ALU|Bnot|Add0~22  = CARRY((!\FD|ALU|Bnot|Add0~20  & (\FD|muxAntesULA|X[10]~21_combout  $ (\FD|UC_ULA|ULActrl[2]~1_combout ))))

	.dataa(\FD|muxAntesULA|X[10]~21_combout ),
	.datab(\FD|UC_ULA|ULActrl[2]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~20 ),
	.combout(\FD|ALU|Bnot|Add0~21_combout ),
	.cout(\FD|ALU|Bnot|Add0~22 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~21 .lut_mask = 16'h6906;
defparam \FD|ALU|Bnot|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y40_N3
dffeas \FD|Banco_Regis|registers~1039 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[9]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2373_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1039_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1039 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1039 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N1
dffeas \FD|Banco_Regis|registers~911 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[9]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2369_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~911_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~911 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~911 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~655feeder (
// Equation(s):
// \FD|Banco_Regis|registers~655feeder_combout  = \FD|muxDepoisULA|X[9]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[9]~22_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~655feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~655feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~655feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N29
dffeas \FD|Banco_Regis|registers~655 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~655feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2371_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~655_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~655 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~655 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~2149 (
// Equation(s):
// \FD|Banco_Regis|registers~2149_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~911_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~655_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Banco_Regis|registers~911_q ),
	.datab(\FD|Banco_Regis|registers~655_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2149_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2149 .lut_mask = 16'hF0AC;
defparam \FD|Banco_Regis|registers~2149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~2150 (
// Equation(s):
// \FD|Banco_Regis|registers~2150_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~2149_combout  & ((\FD|Banco_Regis|registers~1039_q ))) # (!\FD|Banco_Regis|registers~2149_combout  & 
// (\FD|Banco_Regis|registers~783_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~2149_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~783_q ),
	.datac(\FD|Banco_Regis|registers~1039_q ),
	.datad(\FD|Banco_Regis|registers~2149_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2150_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2150 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~2150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N11
dffeas \FD|Banco_Regis|registers~815 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[9]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2359_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~815_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~815 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~815 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N1
dffeas \FD|Banco_Regis|registers~943 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[9]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2365_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~943_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~943 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~943 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N21
dffeas \FD|Banco_Regis|registers~687 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[9]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2361_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~687_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~687 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~687 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N3
dffeas \FD|Banco_Regis|registers~559 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[9]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2363_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~559_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~559 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~559 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~2146 (
// Equation(s):
// \FD|Banco_Regis|registers~2146_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~687_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// ((\FD|Banco_Regis|registers~559_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~687_q ),
	.datac(\FD|Banco_Regis|registers~559_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2146_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2146 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~2146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~2147 (
// Equation(s):
// \FD|Banco_Regis|registers~2147_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~2146_combout  & ((\FD|Banco_Regis|registers~943_q ))) # (!\FD|Banco_Regis|registers~2146_combout  & 
// (\FD|Banco_Regis|registers~815_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~2146_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~815_q ),
	.datac(\FD|Banco_Regis|registers~943_q ),
	.datad(\FD|Banco_Regis|registers~2146_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2147_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2147 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~2147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N5
dffeas \FD|Banco_Regis|registers~879 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[9]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~879_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~879 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~879 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N3
dffeas \FD|Banco_Regis|registers~1007 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[9]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1007_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1007 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1007 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N13
dffeas \FD|Banco_Regis|registers~751 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[9]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~751_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~751 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~751 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N15
dffeas \FD|Banco_Regis|registers~623 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[9]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2355_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~623_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~623 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~623 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~2144 (
// Equation(s):
// \FD|Banco_Regis|registers~2144_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~751_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// ((\FD|Banco_Regis|registers~623_q )))))

	.dataa(\FD|Banco_Regis|registers~751_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~623_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2144_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2144 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~2144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~2145 (
// Equation(s):
// \FD|Banco_Regis|registers~2145_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~2144_combout  & ((\FD|Banco_Regis|registers~1007_q ))) # (!\FD|Banco_Regis|registers~2144_combout  & 
// (\FD|Banco_Regis|registers~879_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~2144_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~879_q ),
	.datac(\FD|Banco_Regis|registers~1007_q ),
	.datad(\FD|Banco_Regis|registers~2144_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2145_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2145 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~2145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~2148 (
// Equation(s):
// \FD|Banco_Regis|registers~2148_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~2145_combout ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Banco_Regis|registers~2147_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~2147_combout ),
	.datad(\FD|Banco_Regis|registers~2145_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2148_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2148 .lut_mask = 16'hDC98;
defparam \FD|Banco_Regis|registers~2148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N13
dffeas \FD|Banco_Regis|registers~975 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[9]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~975_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~975 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~975 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N27
dffeas \FD|Banco_Regis|registers~719 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[9]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~719_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~719 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~719 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N15
dffeas \FD|Banco_Regis|registers~847 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[9]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~847_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~847 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~847 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N25
dffeas \FD|Banco_Regis|registers~591 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[9]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~591_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~591 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~591 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~2142 (
// Equation(s):
// \FD|Banco_Regis|registers~2142_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~847_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~591_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~847_q ),
	.datac(\FD|Banco_Regis|registers~591_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2142_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2142 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~2142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~2143 (
// Equation(s):
// \FD|Banco_Regis|registers~2143_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~2142_combout  & (\FD|Banco_Regis|registers~975_q )) # (!\FD|Banco_Regis|registers~2142_combout  & 
// ((\FD|Banco_Regis|registers~719_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~2142_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~975_q ),
	.datac(\FD|Banco_Regis|registers~719_q ),
	.datad(\FD|Banco_Regis|registers~2142_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2143_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2143 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~2143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~2151 (
// Equation(s):
// \FD|Banco_Regis|registers~2151_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~2148_combout  & (\FD|Banco_Regis|registers~2150_combout )) # (!\FD|Banco_Regis|registers~2148_combout  & 
// ((\FD|Banco_Regis|registers~2143_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~2148_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~2150_combout ),
	.datac(\FD|Banco_Regis|registers~2148_combout ),
	.datad(\FD|Banco_Regis|registers~2143_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2151_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2151 .lut_mask = 16'hDAD0;
defparam \FD|Banco_Regis|registers~2151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~527feeder (
// Equation(s):
// \FD|Banco_Regis|registers~527feeder_combout  = \FD|muxDepoisULA|X[9]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[9]~22_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~527feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~527feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~527feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N15
dffeas \FD|Banco_Regis|registers~527 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~527feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~527_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~527 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~527 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N7
dffeas \FD|Banco_Regis|registers~495 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[9]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~495_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~495 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~495 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N5
dffeas \FD|Banco_Regis|registers~463 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[9]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~463_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~463 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~463 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N15
dffeas \FD|Banco_Regis|registers~431 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[9]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~431_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~431 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~431 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~2159 (
// Equation(s):
// \FD|Banco_Regis|registers~2159_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~463_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & 
// ((\FD|Banco_Regis|registers~431_q )))))

	.dataa(\FD|Banco_Regis|registers~463_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~431_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2159_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2159 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~2159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~2160 (
// Equation(s):
// \FD|Banco_Regis|registers~2160_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~2159_combout  & (\FD|Banco_Regis|registers~527_q )) # (!\FD|Banco_Regis|registers~2159_combout  & 
// ((\FD|Banco_Regis|registers~495_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~2159_combout ))))

	.dataa(\FD|Banco_Regis|registers~527_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~495_q ),
	.datad(\FD|Banco_Regis|registers~2159_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2160_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2160 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~2160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N7
dffeas \FD|Banco_Regis|registers~271 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[9]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~271 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~271 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y34_N9
dffeas \FD|Banco_Regis|registers~239 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[9]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2374_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~239 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~239 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y34_N13
dffeas \FD|Banco_Regis|registers~207 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[9]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2375_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~207 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~207 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y34_N3
dffeas \FD|Banco_Regis|registers~175 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[9]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2376_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~175 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~175 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~2152 (
// Equation(s):
// \FD|Banco_Regis|registers~2152_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~207_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & 
// ((\FD|Banco_Regis|registers~175_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~207_q ),
	.datac(\FD|Banco_Regis|registers~175_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2152_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2152 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~2152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~2153 (
// Equation(s):
// \FD|Banco_Regis|registers~2153_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~2152_combout  & (\FD|Banco_Regis|registers~271_q )) # (!\FD|Banco_Regis|registers~2152_combout  & 
// ((\FD|Banco_Regis|registers~239_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~2152_combout ))))

	.dataa(\FD|Banco_Regis|registers~271_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~239_q ),
	.datad(\FD|Banco_Regis|registers~2152_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2153_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2153 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~2153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N5
dffeas \FD|Banco_Regis|registers~79 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[9]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2382_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~79 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~79 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N7
dffeas \FD|Banco_Regis|registers~143 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[9]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~143 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~143 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N29
dffeas \FD|Banco_Regis|registers~111 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[9]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2383_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~111 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N7
dffeas \FD|Banco_Regis|registers~47 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[9]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~47 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~47 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~2156 (
// Equation(s):
// \FD|Banco_Regis|registers~2156_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Banco_Regis|registers~111_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & 
// ((\FD|Banco_Regis|registers~47_q )))))

	.dataa(\FD|Banco_Regis|registers~111_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~47_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2156_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2156 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~2156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~2157 (
// Equation(s):
// \FD|Banco_Regis|registers~2157_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~2156_combout  & ((\FD|Banco_Regis|registers~143_q ))) # (!\FD|Banco_Regis|registers~2156_combout  & 
// (\FD|Banco_Regis|registers~79_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~2156_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~79_q ),
	.datac(\FD|Banco_Regis|registers~143_q ),
	.datad(\FD|Banco_Regis|registers~2156_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2157_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2157 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~2157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y36_N5
dffeas \FD|Banco_Regis|registers~335 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[9]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2378_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~335 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~335 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y36_N17
dffeas \FD|Banco_Regis|registers~399 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[9]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2381_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~399_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~399 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~399 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~367feeder (
// Equation(s):
// \FD|Banco_Regis|registers~367feeder_combout  = \FD|muxDepoisULA|X[9]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[9]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~367feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~367feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~367feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N27
dffeas \FD|Banco_Regis|registers~367 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~367feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~367_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~367 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~367 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y36_N9
dffeas \FD|Banco_Regis|registers~303 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[9]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2380_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~303 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~303 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~2154 (
// Equation(s):
// \FD|Banco_Regis|registers~2154_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Banco_Regis|registers~367_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & 
// ((\FD|Banco_Regis|registers~303_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~367_q ),
	.datac(\FD|Banco_Regis|registers~303_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2154_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2154 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~2154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~2155 (
// Equation(s):
// \FD|Banco_Regis|registers~2155_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~2154_combout  & ((\FD|Banco_Regis|registers~399_q ))) # (!\FD|Banco_Regis|registers~2154_combout  & 
// (\FD|Banco_Regis|registers~335_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~2154_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~335_q ),
	.datac(\FD|Banco_Regis|registers~399_q ),
	.datad(\FD|Banco_Regis|registers~2154_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2155_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2155 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~2155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~2158 (
// Equation(s):
// \FD|Banco_Regis|registers~2158_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ) # ((\FD|Banco_Regis|registers~2155_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~2157_combout )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~2157_combout ),
	.datad(\FD|Banco_Regis|registers~2155_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2158_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2158 .lut_mask = 16'hBA98;
defparam \FD|Banco_Regis|registers~2158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~2161 (
// Equation(s):
// \FD|Banco_Regis|registers~2161_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~2158_combout  & (\FD|Banco_Regis|registers~2160_combout )) # (!\FD|Banco_Regis|registers~2158_combout  & 
// ((\FD|Banco_Regis|registers~2153_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~2158_combout ))))

	.dataa(\FD|Banco_Regis|registers~2160_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~2153_combout ),
	.datad(\FD|Banco_Regis|registers~2158_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2161_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2161 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~2161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N0
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg1[9]~22 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg1[9]~22_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & (((\FD|Banco_Regis|registers~2151_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & 
// (!\FD|Banco_Regis|Equal0~0_combout  & ((\FD|Banco_Regis|registers~2161_combout ))))

	.dataa(\FD|Banco_Regis|Equal0~0_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25 ),
	.datac(\FD|Banco_Regis|registers~2151_combout ),
	.datad(\FD|Banco_Regis|registers~2161_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg1[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg1[9]~22 .lut_mask = 16'hD1C0;
defparam \FD|Banco_Regis|DadoLidoReg1[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N1
dffeas \FD|Registrador_pipeline2|DOUT[83] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg1[9]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [83]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[83] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[83] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N18
cycloneive_lcell_comb \FD|ALU|somaSub[9]~18 (
// Equation(s):
// \FD|ALU|somaSub[9]~18_combout  = (\FD|Registrador_pipeline2|DOUT [83] & ((\FD|ALU|Bnot|Add0~19_combout  & (\FD|ALU|somaSub[8]~17  & VCC)) # (!\FD|ALU|Bnot|Add0~19_combout  & (!\FD|ALU|somaSub[8]~17 )))) # (!\FD|Registrador_pipeline2|DOUT [83] & 
// ((\FD|ALU|Bnot|Add0~19_combout  & (!\FD|ALU|somaSub[8]~17 )) # (!\FD|ALU|Bnot|Add0~19_combout  & ((\FD|ALU|somaSub[8]~17 ) # (GND)))))
// \FD|ALU|somaSub[9]~19  = CARRY((\FD|Registrador_pipeline2|DOUT [83] & (!\FD|ALU|Bnot|Add0~19_combout  & !\FD|ALU|somaSub[8]~17 )) # (!\FD|Registrador_pipeline2|DOUT [83] & ((!\FD|ALU|somaSub[8]~17 ) # (!\FD|ALU|Bnot|Add0~19_combout ))))

	.dataa(\FD|Registrador_pipeline2|DOUT [83]),
	.datab(\FD|ALU|Bnot|Add0~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[8]~17 ),
	.combout(\FD|ALU|somaSub[9]~18_combout ),
	.cout(\FD|ALU|somaSub[9]~19 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[9]~18 .lut_mask = 16'h9617;
defparam \FD|ALU|somaSub[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N20
cycloneive_lcell_comb \FD|ALU|somaSub[10]~20 (
// Equation(s):
// \FD|ALU|somaSub[10]~20_combout  = ((\FD|Registrador_pipeline2|DOUT [84] $ (\FD|ALU|Bnot|Add0~21_combout  $ (!\FD|ALU|somaSub[9]~19 )))) # (GND)
// \FD|ALU|somaSub[10]~21  = CARRY((\FD|Registrador_pipeline2|DOUT [84] & ((\FD|ALU|Bnot|Add0~21_combout ) # (!\FD|ALU|somaSub[9]~19 ))) # (!\FD|Registrador_pipeline2|DOUT [84] & (\FD|ALU|Bnot|Add0~21_combout  & !\FD|ALU|somaSub[9]~19 )))

	.dataa(\FD|Registrador_pipeline2|DOUT [84]),
	.datab(\FD|ALU|Bnot|Add0~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[9]~19 ),
	.combout(\FD|ALU|somaSub[10]~20_combout ),
	.cout(\FD|ALU|somaSub[10]~21 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[10]~20 .lut_mask = 16'h698E;
defparam \FD|ALU|somaSub[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N22
cycloneive_lcell_comb \FD|ALU|opmux|X[10]~42 (
// Equation(s):
// \FD|ALU|opmux|X[10]~42_combout  = (!\FD|UC_ULA|ULActrl[1]~6_combout  & ((\FD|UC_ULA|ULActrl~4_combout  & ((\FD|Registrador_pipeline2|DOUT [84]) # (\FD|ALU|Bnot|Add0~21_combout ))) # (!\FD|UC_ULA|ULActrl~4_combout  & (\FD|Registrador_pipeline2|DOUT [84] & 
// \FD|ALU|Bnot|Add0~21_combout ))))

	.dataa(\FD|UC_ULA|ULActrl~4_combout ),
	.datab(\FD|Registrador_pipeline2|DOUT [84]),
	.datac(\FD|ALU|Bnot|Add0~21_combout ),
	.datad(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[10]~42_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[10]~42 .lut_mask = 16'h00E8;
defparam \FD|ALU|opmux|X[10]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N10
cycloneive_lcell_comb \FD|ALU|opmux|X[10]~43 (
// Equation(s):
// \FD|ALU|opmux|X[10]~43_combout  = (\FD|ALU|opmux|X[10]~42_combout ) # ((!\FD|UC_ULA|ULActrl~4_combout  & (\FD|UC_ULA|ULActrl[1]~6_combout  & \FD|ALU|somaSub[10]~20_combout )))

	.dataa(\FD|UC_ULA|ULActrl~4_combout ),
	.datab(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datac(\FD|ALU|somaSub[10]~20_combout ),
	.datad(\FD|ALU|opmux|X[10]~42_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[10]~43_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[10]~43 .lut_mask = 16'hFF40;
defparam \FD|ALU|opmux|X[10]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N2
cycloneive_lcell_comb \FD|Registrador_pipeline3|DOUT[47]~feeder (
// Equation(s):
// \FD|Registrador_pipeline3|DOUT[47]~feeder_combout  = \FD|ALU|opmux|X[10]~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|ALU|opmux|X[10]~43_combout ),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline3|DOUT[47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[47]~feeder .lut_mask = 16'hFF00;
defparam \FD|Registrador_pipeline3|DOUT[47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y36_N3
dffeas \FD|Registrador_pipeline3|DOUT[47] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline3|DOUT[47]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [47]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[47] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N20
cycloneive_lcell_comb \FD|Registrador_pipeline4|DOUT[15]~feeder (
// Equation(s):
// \FD|Registrador_pipeline4|DOUT[15]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [47]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline3|DOUT [47]),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline4|DOUT[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[15]~feeder .lut_mask = 16'hFF00;
defparam \FD|Registrador_pipeline4|DOUT[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y39_N21
dffeas \FD|Registrador_pipeline4|DOUT[15] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline4|DOUT[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[15] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N8
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[31]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[31]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline3|DOUT [15]),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[31]~feeder .lut_mask = 16'hFF00;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y39_N9
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[31] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N30
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[32]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[32]~feeder .lut_mask = 16'hFFFF;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y39_N31
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[32] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N30
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[34]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[34]~feeder .lut_mask = 16'hFFFF;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y35_N31
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[34] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N20
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[33]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[33]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline3|DOUT [16]),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[33]~feeder .lut_mask = 16'hFF00;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y35_N21
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[33] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N7
dffeas \FD|Banco_Regis|registers~1010 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[12]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1010_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1010 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1010 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N17
dffeas \FD|Banco_Regis|registers~882 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[12]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~882_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~882 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~882 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N23
dffeas \FD|Banco_Regis|registers~626 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[12]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2355_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~626_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~626 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~626 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~2082 (
// Equation(s):
// \FD|Banco_Regis|registers~2082_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~882_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~626_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Banco_Regis|registers~882_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~626_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2082_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2082 .lut_mask = 16'hCCB8;
defparam \FD|Banco_Regis|registers~2082 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~2083 (
// Equation(s):
// \FD|Banco_Regis|registers~2083_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~2082_combout  & (\FD|Banco_Regis|registers~1010_q )) # (!\FD|Banco_Regis|registers~2082_combout  & 
// ((\FD|Banco_Regis|registers~754_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~2082_combout ))))

	.dataa(\FD|Banco_Regis|registers~1010_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~754_q ),
	.datad(\FD|Banco_Regis|registers~2082_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2083_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2083 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~2083 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~914feeder (
// Equation(s):
// \FD|Banco_Regis|registers~914feeder_combout  = \FD|muxDepoisULA|X[12]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[12]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~914feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~914feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~914feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y40_N11
dffeas \FD|Banco_Regis|registers~914 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~914feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2369_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~914_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~914 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~914 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y40_N15
dffeas \FD|Banco_Regis|registers~1042 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[12]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2373_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1042_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1042 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1042 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~786feeder (
// Equation(s):
// \FD|Banco_Regis|registers~786feeder_combout  = \FD|muxDepoisULA|X[12]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[12]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~786feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~786feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~786feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N13
dffeas \FD|Banco_Regis|registers~786 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~786feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2367_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~786_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~786 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~786 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y40_N11
dffeas \FD|Banco_Regis|registers~658 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[12]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2371_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~658_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~658 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~658 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~2089 (
// Equation(s):
// \FD|Banco_Regis|registers~2089_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~786_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// ((\FD|Banco_Regis|registers~658_q )))))

	.dataa(\FD|Banco_Regis|registers~786_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~658_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2089_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2089 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~2089 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~2090 (
// Equation(s):
// \FD|Banco_Regis|registers~2090_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~2089_combout  & ((\FD|Banco_Regis|registers~1042_q ))) # (!\FD|Banco_Regis|registers~2089_combout  & 
// (\FD|Banco_Regis|registers~914_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~2089_combout ))))

	.dataa(\FD|Banco_Regis|registers~914_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~1042_q ),
	.datad(\FD|Banco_Regis|registers~2089_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2090_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2090 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~2090 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N21
dffeas \FD|Banco_Regis|registers~690 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[12]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2361_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~690_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~690 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~690 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N15
dffeas \FD|Banco_Regis|registers~946 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[12]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2365_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~946_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~946 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~946 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~818feeder (
// Equation(s):
// \FD|Banco_Regis|registers~818feeder_combout  = \FD|muxDepoisULA|X[12]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[12]~19_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~818feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~818feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~818feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N11
dffeas \FD|Banco_Regis|registers~818 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~818feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2359_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~818_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~818 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~818 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~562feeder (
// Equation(s):
// \FD|Banco_Regis|registers~562feeder_combout  = \FD|muxDepoisULA|X[12]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[12]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~562feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~562feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~562feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N9
dffeas \FD|Banco_Regis|registers~562 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~562feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2363_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~562_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~562 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~562 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~2086 (
// Equation(s):
// \FD|Banco_Regis|registers~2086_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~818_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~562_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Banco_Regis|registers~818_q ),
	.datab(\FD|Banco_Regis|registers~562_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2086_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2086 .lut_mask = 16'hF0AC;
defparam \FD|Banco_Regis|registers~2086 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~2087 (
// Equation(s):
// \FD|Banco_Regis|registers~2087_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~2086_combout  & ((\FD|Banco_Regis|registers~946_q ))) # (!\FD|Banco_Regis|registers~2086_combout  & 
// (\FD|Banco_Regis|registers~690_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~2086_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~690_q ),
	.datac(\FD|Banco_Regis|registers~946_q ),
	.datad(\FD|Banco_Regis|registers~2086_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2087_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2087 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~2087 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N27
dffeas \FD|Banco_Regis|registers~850 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[12]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~850_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~850 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~850 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N5
dffeas \FD|Banco_Regis|registers~978 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[12]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~978_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~978 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~978 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N1
dffeas \FD|Banco_Regis|registers~722 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[12]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~722_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~722 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~722 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N3
dffeas \FD|Banco_Regis|registers~594 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[12]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~594_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~594 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~594 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~2084 (
// Equation(s):
// \FD|Banco_Regis|registers~2084_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~722_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// ((\FD|Banco_Regis|registers~594_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~722_q ),
	.datac(\FD|Banco_Regis|registers~594_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2084_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2084 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~2084 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~2085 (
// Equation(s):
// \FD|Banco_Regis|registers~2085_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~2084_combout  & ((\FD|Banco_Regis|registers~978_q ))) # (!\FD|Banco_Regis|registers~2084_combout  & 
// (\FD|Banco_Regis|registers~850_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~2084_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~850_q ),
	.datac(\FD|Banco_Regis|registers~978_q ),
	.datad(\FD|Banco_Regis|registers~2084_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2085_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2085 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~2085 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~2088 (
// Equation(s):
// \FD|Banco_Regis|registers~2088_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~2085_combout ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~2087_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~2087_combout ),
	.datad(\FD|Banco_Regis|registers~2085_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2088_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2088 .lut_mask = 16'hDC98;
defparam \FD|Banco_Regis|registers~2088 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~2091 (
// Equation(s):
// \FD|Banco_Regis|registers~2091_combout  = (\FD|Banco_Regis|registers~2088_combout  & (((\FD|Banco_Regis|registers~2090_combout ) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # (!\FD|Banco_Regis|registers~2088_combout  & 
// (\FD|Banco_Regis|registers~2083_combout  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\FD|Banco_Regis|registers~2083_combout ),
	.datab(\FD|Banco_Regis|registers~2090_combout ),
	.datac(\FD|Banco_Regis|registers~2088_combout ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2091_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2091 .lut_mask = 16'hCAF0;
defparam \FD|Banco_Regis|registers~2091 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N21
dffeas \FD|Banco_Regis|registers~338 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[12]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2378_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~338 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~338 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y33_N29
dffeas \FD|Banco_Regis|registers~306 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[12]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2380_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~306 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~306 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~2092 (
// Equation(s):
// \FD|Banco_Regis|registers~2092_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~338_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & 
// ((\FD|Banco_Regis|registers~306_q )))))

	.dataa(\FD|Banco_Regis|registers~338_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~306_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2092_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2092 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~2092 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N15
dffeas \FD|Banco_Regis|registers~370 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[12]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~370_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~370 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~370 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y39_N19
dffeas \FD|Banco_Regis|registers~402 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[12]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2381_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~402_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~402 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~402 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~2093 (
// Equation(s):
// \FD|Banco_Regis|registers~2093_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~2092_combout  & ((\FD|Banco_Regis|registers~402_q ))) # (!\FD|Banco_Regis|registers~2092_combout  & 
// (\FD|Banco_Regis|registers~370_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Banco_Regis|registers~2092_combout ))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~2092_combout ),
	.datac(\FD|Banco_Regis|registers~370_q ),
	.datad(\FD|Banco_Regis|registers~402_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2093_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2093 .lut_mask = 16'hEC64;
defparam \FD|Banco_Regis|registers~2093 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N5
dffeas \FD|Banco_Regis|registers~498 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[12]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~498_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~498 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~498 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y39_N27
dffeas \FD|Banco_Regis|registers~434 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[12]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~434_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~434 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~434 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~2099 (
// Equation(s):
// \FD|Banco_Regis|registers~2099_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~498_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~434_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~498_q ),
	.datac(\FD|Banco_Regis|registers~434_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2099_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2099 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~2099 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y39_N1
dffeas \FD|Banco_Regis|registers~466 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[12]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~466_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~466 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~466 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~530feeder (
// Equation(s):
// \FD|Banco_Regis|registers~530feeder_combout  = \FD|muxDepoisULA|X[12]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[12]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~530feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~530feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~530feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y39_N11
dffeas \FD|Banco_Regis|registers~530 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~530feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~530_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~530 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~530 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~2100 (
// Equation(s):
// \FD|Banco_Regis|registers~2100_combout  = (\FD|Banco_Regis|registers~2099_combout  & (((\FD|Banco_Regis|registers~530_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ))) # (!\FD|Banco_Regis|registers~2099_combout  & 
// (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~466_q )))

	.dataa(\FD|Banco_Regis|registers~2099_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~466_q ),
	.datad(\FD|Banco_Regis|registers~530_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2100_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2100 .lut_mask = 16'hEA62;
defparam \FD|Banco_Regis|registers~2100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~146feeder (
// Equation(s):
// \FD|Banco_Regis|registers~146feeder_combout  = \FD|muxDepoisULA|X[12]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[12]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~146feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~146feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~146feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N21
dffeas \FD|Banco_Regis|registers~146 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~146feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~146 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~146 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y39_N29
dffeas \FD|Banco_Regis|registers~114 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[12]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2383_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~114 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~114 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~82feeder (
// Equation(s):
// \FD|Banco_Regis|registers~82feeder_combout  = \FD|muxDepoisULA|X[12]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[12]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~82feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~82feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~82feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y39_N1
dffeas \FD|Banco_Regis|registers~82 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~82feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2382_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~82 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y39_N7
dffeas \FD|Banco_Regis|registers~50 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[12]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~50 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~2096 (
// Equation(s):
// \FD|Banco_Regis|registers~2096_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~82_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & 
// ((\FD|Banco_Regis|registers~50_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~82_q ),
	.datac(\FD|Banco_Regis|registers~50_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2096_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2096 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~2096 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~2097 (
// Equation(s):
// \FD|Banco_Regis|registers~2097_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~2096_combout  & (\FD|Banco_Regis|registers~146_q )) # (!\FD|Banco_Regis|registers~2096_combout  & 
// ((\FD|Banco_Regis|registers~114_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~2096_combout ))))

	.dataa(\FD|Banco_Regis|registers~146_q ),
	.datab(\FD|Banco_Regis|registers~114_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\FD|Banco_Regis|registers~2096_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2097_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2097 .lut_mask = 16'hAFC0;
defparam \FD|Banco_Regis|registers~2097 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N1
dffeas \FD|Banco_Regis|registers~210 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[12]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2375_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~210 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~210 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y34_N23
dffeas \FD|Banco_Regis|registers~274 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[12]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~274 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~274 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y34_N21
dffeas \FD|Banco_Regis|registers~242 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[12]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2374_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~242 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~242 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y34_N15
dffeas \FD|Banco_Regis|registers~178 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[12]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2376_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~178 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~178 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~2094 (
// Equation(s):
// \FD|Banco_Regis|registers~2094_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Banco_Regis|registers~242_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & 
// ((\FD|Banco_Regis|registers~178_q )))))

	.dataa(\FD|Banco_Regis|registers~242_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~178_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2094_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2094 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~2094 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~2095 (
// Equation(s):
// \FD|Banco_Regis|registers~2095_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~2094_combout  & ((\FD|Banco_Regis|registers~274_q ))) # (!\FD|Banco_Regis|registers~2094_combout  & 
// (\FD|Banco_Regis|registers~210_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~2094_combout ))))

	.dataa(\FD|Banco_Regis|registers~210_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~274_q ),
	.datad(\FD|Banco_Regis|registers~2094_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2095_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2095 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~2095 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~2098 (
// Equation(s):
// \FD|Banco_Regis|registers~2098_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~2095_combout ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~2097_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~2097_combout ),
	.datad(\FD|Banco_Regis|registers~2095_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2098_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2098 .lut_mask = 16'hDC98;
defparam \FD|Banco_Regis|registers~2098 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~2101 (
// Equation(s):
// \FD|Banco_Regis|registers~2101_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~2098_combout  & ((\FD|Banco_Regis|registers~2100_combout ))) # (!\FD|Banco_Regis|registers~2098_combout  & 
// (\FD|Banco_Regis|registers~2093_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~2098_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~2093_combout ),
	.datac(\FD|Banco_Regis|registers~2100_combout ),
	.datad(\FD|Banco_Regis|registers~2098_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2101_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2101 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~2101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N28
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg1[12]~19 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg1[12]~19_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & (((\FD|Banco_Regis|registers~2091_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & 
// (!\FD|Banco_Regis|Equal0~0_combout  & ((\FD|Banco_Regis|registers~2101_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25 ),
	.datab(\FD|Banco_Regis|Equal0~0_combout ),
	.datac(\FD|Banco_Regis|registers~2091_combout ),
	.datad(\FD|Banco_Regis|registers~2101_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg1[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg1[12]~19 .lut_mask = 16'hB1A0;
defparam \FD|Banco_Regis|DadoLidoReg1[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N29
dffeas \FD|Registrador_pipeline2|DOUT[86] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg1[12]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [86]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[86] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[86] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N16
cycloneive_lcell_comb \FD|muxAntesULA|X[12]~19 (
// Equation(s):
// \FD|muxAntesULA|X[12]~19_combout  = (\FD|Registrador_pipeline2|DOUT [138] & (\FD|Registrador_pipeline2|DOUT [22])) # (!\FD|Registrador_pipeline2|DOUT [138] & ((\FD|Registrador_pipeline2|DOUT [54])))

	.dataa(gnd),
	.datab(\FD|Registrador_pipeline2|DOUT [22]),
	.datac(\FD|Registrador_pipeline2|DOUT [54]),
	.datad(\FD|Registrador_pipeline2|DOUT [138]),
	.cin(gnd),
	.combout(\FD|muxAntesULA|X[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxAntesULA|X[12]~19 .lut_mask = 16'hCCF0;
defparam \FD|muxAntesULA|X[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N12
cycloneive_lcell_comb \FD|muxAntesULA|X[11]~20 (
// Equation(s):
// \FD|muxAntesULA|X[11]~20_combout  = (\FD|Registrador_pipeline2|DOUT [138] & (\FD|Registrador_pipeline2|DOUT [21])) # (!\FD|Registrador_pipeline2|DOUT [138] & ((\FD|Registrador_pipeline2|DOUT [53])))

	.dataa(gnd),
	.datab(\FD|Registrador_pipeline2|DOUT [21]),
	.datac(\FD|Registrador_pipeline2|DOUT [53]),
	.datad(\FD|Registrador_pipeline2|DOUT [138]),
	.cin(gnd),
	.combout(\FD|muxAntesULA|X[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxAntesULA|X[11]~20 .lut_mask = 16'hCCF0;
defparam \FD|muxAntesULA|X[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N22
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~23 (
// Equation(s):
// \FD|ALU|Bnot|Add0~23_combout  = (\FD|ALU|Bnot|Add0~22  & (\FD|muxAntesULA|X[11]~20_combout  $ ((!\FD|UC_ULA|ULActrl[2]~1_combout )))) # (!\FD|ALU|Bnot|Add0~22  & ((\FD|muxAntesULA|X[11]~20_combout  $ (\FD|UC_ULA|ULActrl[2]~1_combout )) # (GND)))
// \FD|ALU|Bnot|Add0~24  = CARRY((\FD|muxAntesULA|X[11]~20_combout  $ (!\FD|UC_ULA|ULActrl[2]~1_combout )) # (!\FD|ALU|Bnot|Add0~22 ))

	.dataa(\FD|muxAntesULA|X[11]~20_combout ),
	.datab(\FD|UC_ULA|ULActrl[2]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~22 ),
	.combout(\FD|ALU|Bnot|Add0~23_combout ),
	.cout(\FD|ALU|Bnot|Add0~24 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~23 .lut_mask = 16'h969F;
defparam \FD|ALU|Bnot|Add0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N24
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~25 (
// Equation(s):
// \FD|ALU|Bnot|Add0~25_combout  = (\FD|ALU|Bnot|Add0~24  & ((\FD|muxAntesULA|X[12]~19_combout  $ (\FD|UC_ULA|ULActrl[2]~1_combout )))) # (!\FD|ALU|Bnot|Add0~24  & (\FD|muxAntesULA|X[12]~19_combout  $ (\FD|UC_ULA|ULActrl[2]~1_combout  $ (VCC))))
// \FD|ALU|Bnot|Add0~26  = CARRY((!\FD|ALU|Bnot|Add0~24  & (\FD|muxAntesULA|X[12]~19_combout  $ (\FD|UC_ULA|ULActrl[2]~1_combout ))))

	.dataa(\FD|muxAntesULA|X[12]~19_combout ),
	.datab(\FD|UC_ULA|ULActrl[2]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~24 ),
	.combout(\FD|ALU|Bnot|Add0~25_combout ),
	.cout(\FD|ALU|Bnot|Add0~26 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~25 .lut_mask = 16'h6906;
defparam \FD|ALU|Bnot|Add0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N22
cycloneive_lcell_comb \FD|ALU|opmux|X[12]~38 (
// Equation(s):
// \FD|ALU|opmux|X[12]~38_combout  = (!\FD|UC_ULA|ULActrl[1]~6_combout  & ((\FD|Registrador_pipeline2|DOUT [86] & ((\FD|UC_ULA|ULActrl~4_combout ) # (\FD|ALU|Bnot|Add0~25_combout ))) # (!\FD|Registrador_pipeline2|DOUT [86] & (\FD|UC_ULA|ULActrl~4_combout  & 
// \FD|ALU|Bnot|Add0~25_combout ))))

	.dataa(\FD|Registrador_pipeline2|DOUT [86]),
	.datab(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datac(\FD|UC_ULA|ULActrl~4_combout ),
	.datad(\FD|ALU|Bnot|Add0~25_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[12]~38_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[12]~38 .lut_mask = 16'h3220;
defparam \FD|ALU|opmux|X[12]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N29
dffeas \FD|Banco_Regis|registers~209 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[11]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2375_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~209 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~209 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y34_N27
dffeas \FD|Banco_Regis|registers~177 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[11]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2376_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~177 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~177 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~2112 (
// Equation(s):
// \FD|Banco_Regis|registers~2112_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~209_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & 
// ((\FD|Banco_Regis|registers~177_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~209_q ),
	.datac(\FD|Banco_Regis|registers~177_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2112_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2112 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~2112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N27
dffeas \FD|Banco_Regis|registers~273 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[11]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~273 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~273 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y34_N5
dffeas \FD|Banco_Regis|registers~241 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[11]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2374_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~241 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~241 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~2113 (
// Equation(s):
// \FD|Banco_Regis|registers~2113_combout  = (\FD|Banco_Regis|registers~2112_combout  & ((\FD|Banco_Regis|registers~273_q ) # ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # (!\FD|Banco_Regis|registers~2112_combout  & 
// (((\FD|Banco_Regis|registers~241_q  & \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\FD|Banco_Regis|registers~2112_combout ),
	.datab(\FD|Banco_Regis|registers~273_q ),
	.datac(\FD|Banco_Regis|registers~241_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2113_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2113 .lut_mask = 16'hD8AA;
defparam \FD|Banco_Regis|registers~2113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N25
dffeas \FD|Banco_Regis|registers~113 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[11]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2383_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~113 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~113 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N31
dffeas \FD|Banco_Regis|registers~49 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[11]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~49 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~49 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~2116 (
// Equation(s):
// \FD|Banco_Regis|registers~2116_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Banco_Regis|registers~113_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & 
// ((\FD|Banco_Regis|registers~49_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~113_q ),
	.datac(\FD|Banco_Regis|registers~49_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2116_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2116 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~2116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N13
dffeas \FD|Banco_Regis|registers~81 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[11]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2382_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~81 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N27
dffeas \FD|Banco_Regis|registers~145 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[11]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~145 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~145 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~2117 (
// Equation(s):
// \FD|Banco_Regis|registers~2117_combout  = (\FD|Banco_Regis|registers~2116_combout  & (((\FD|Banco_Regis|registers~145_q ) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # (!\FD|Banco_Regis|registers~2116_combout  & 
// (\FD|Banco_Regis|registers~81_q  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\FD|Banco_Regis|registers~2116_combout ),
	.datab(\FD|Banco_Regis|registers~81_q ),
	.datac(\FD|Banco_Regis|registers~145_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2117_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2117 .lut_mask = 16'hE4AA;
defparam \FD|Banco_Regis|registers~2117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N17
dffeas \FD|Banco_Regis|registers~337 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[11]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2378_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~337 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~337 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N3
dffeas \FD|Banco_Regis|registers~401 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[11]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2381_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~401_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~401 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~401 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y33_N29
dffeas \FD|Banco_Regis|registers~369 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[11]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~369_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~369 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~369 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y33_N3
dffeas \FD|Banco_Regis|registers~305 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[11]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2380_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~305 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~305 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~2114 (
// Equation(s):
// \FD|Banco_Regis|registers~2114_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~369_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~305_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\FD|Banco_Regis|registers~369_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~305_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2114_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2114 .lut_mask = 16'hCCB8;
defparam \FD|Banco_Regis|registers~2114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~2115 (
// Equation(s):
// \FD|Banco_Regis|registers~2115_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~2114_combout  & ((\FD|Banco_Regis|registers~401_q ))) # (!\FD|Banco_Regis|registers~2114_combout  & 
// (\FD|Banco_Regis|registers~337_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~2114_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~337_q ),
	.datac(\FD|Banco_Regis|registers~401_q ),
	.datad(\FD|Banco_Regis|registers~2114_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2115_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2115 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~2115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~2118 (
// Equation(s):
// \FD|Banco_Regis|registers~2118_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~2115_combout ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (\FD|Banco_Regis|registers~2117_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~2117_combout ),
	.datad(\FD|Banco_Regis|registers~2115_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2118_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2118 .lut_mask = 16'hDC98;
defparam \FD|Banco_Regis|registers~2118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N17
dffeas \FD|Banco_Regis|registers~529 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|muxDepoisULA|X[11]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~529_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~529 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~529 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y35_N19
dffeas \FD|Banco_Regis|registers~497 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[11]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~497_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~497 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~497 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N21
dffeas \FD|Banco_Regis|registers~465 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[11]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~465_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~465 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~465 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N7
dffeas \FD|Banco_Regis|registers~433 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[11]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~433_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~433 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~433 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~2119 (
// Equation(s):
// \FD|Banco_Regis|registers~2119_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~465_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~433_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~465_q ),
	.datac(\FD|Banco_Regis|registers~433_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2119_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2119 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~2119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~2120 (
// Equation(s):
// \FD|Banco_Regis|registers~2120_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~2119_combout  & (\FD|Banco_Regis|registers~529_q )) # (!\FD|Banco_Regis|registers~2119_combout  & 
// ((\FD|Banco_Regis|registers~497_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~2119_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~529_q ),
	.datac(\FD|Banco_Regis|registers~497_q ),
	.datad(\FD|Banco_Regis|registers~2119_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2120_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2120 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~2120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~2121 (
// Equation(s):
// \FD|Banco_Regis|registers~2121_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~2118_combout  & ((\FD|Banco_Regis|registers~2120_combout ))) # (!\FD|Banco_Regis|registers~2118_combout  & 
// (\FD|Banco_Regis|registers~2113_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~2118_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~2113_combout ),
	.datac(\FD|Banco_Regis|registers~2118_combout ),
	.datad(\FD|Banco_Regis|registers~2120_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2121_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2121 .lut_mask = 16'hF858;
defparam \FD|Banco_Regis|registers~2121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N11
dffeas \FD|Banco_Regis|registers~1041 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[11]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2373_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1041_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1041 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1041 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N31
dffeas \FD|Banco_Regis|registers~785 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[11]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2367_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~785_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~785 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~785 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N17
dffeas \FD|Banco_Regis|registers~913 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[11]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2369_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~913_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~913 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~913 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N17
dffeas \FD|Banco_Regis|registers~657 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[11]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2371_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~657_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~657 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~657 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~2109 (
// Equation(s):
// \FD|Banco_Regis|registers~2109_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (\FD|Banco_Regis|registers~913_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & 
// ((\FD|Banco_Regis|registers~657_q )))))

	.dataa(\FD|Banco_Regis|registers~913_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~657_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2109_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2109 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~2109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~2110 (
// Equation(s):
// \FD|Banco_Regis|registers~2110_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~2109_combout  & (\FD|Banco_Regis|registers~1041_q )) # (!\FD|Banco_Regis|registers~2109_combout  & 
// ((\FD|Banco_Regis|registers~785_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~2109_combout ))))

	.dataa(\FD|Banco_Regis|registers~1041_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~785_q ),
	.datad(\FD|Banco_Regis|registers~2109_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2110_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2110 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~2110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y35_N23
dffeas \FD|Banco_Regis|registers~977 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[11]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~977_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~977 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~977 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N13
dffeas \FD|Banco_Regis|registers~849 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[11]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~849_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~849 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~849 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N7
dffeas \FD|Banco_Regis|registers~593 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[11]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~593_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~593 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~593 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~2102 (
// Equation(s):
// \FD|Banco_Regis|registers~2102_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (\FD|Banco_Regis|registers~849_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & 
// ((\FD|Banco_Regis|registers~593_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~849_q ),
	.datac(\FD|Banco_Regis|registers~593_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2102_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2102 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~2102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~2103 (
// Equation(s):
// \FD|Banco_Regis|registers~2103_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~2102_combout  & (\FD|Banco_Regis|registers~977_q )) # (!\FD|Banco_Regis|registers~2102_combout  & 
// ((\FD|Banco_Regis|registers~721_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~2102_combout ))))

	.dataa(\FD|Banco_Regis|registers~977_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~721_q ),
	.datad(\FD|Banco_Regis|registers~2102_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2103_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2103 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~2103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N7
dffeas \FD|Banco_Regis|registers~817 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[11]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2359_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~817_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~817 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~817 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N5
dffeas \FD|Banco_Regis|registers~945 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[11]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2365_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~945_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~945 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~945 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N1
dffeas \FD|Banco_Regis|registers~689 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[11]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2361_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~689_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~689 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~689 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N31
dffeas \FD|Banco_Regis|registers~561 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[11]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2363_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~561_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~561 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~561 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~2106 (
// Equation(s):
// \FD|Banco_Regis|registers~2106_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~689_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// ((\FD|Banco_Regis|registers~561_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~689_q ),
	.datac(\FD|Banco_Regis|registers~561_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2106_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2106 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~2106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~2107 (
// Equation(s):
// \FD|Banco_Regis|registers~2107_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~2106_combout  & ((\FD|Banco_Regis|registers~945_q ))) # (!\FD|Banco_Regis|registers~2106_combout  & 
// (\FD|Banco_Regis|registers~817_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~2106_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~817_q ),
	.datac(\FD|Banco_Regis|registers~945_q ),
	.datad(\FD|Banco_Regis|registers~2106_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2107_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2107 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~2107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1009feeder (
// Equation(s):
// \FD|Banco_Regis|registers~1009feeder_combout  = \FD|muxDepoisULA|X[11]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[11]~20_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1009feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1009feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~1009feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N25
dffeas \FD|Banco_Regis|registers~1009 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~1009feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1009_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1009 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1009 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N15
dffeas \FD|Banco_Regis|registers~881 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[11]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~881_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~881 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~881 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N29
dffeas \FD|Banco_Regis|registers~753 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[11]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~753_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~753 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~753 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N29
dffeas \FD|Banco_Regis|registers~625 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[11]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2355_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~625_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~625 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~625 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~2104 (
// Equation(s):
// \FD|Banco_Regis|registers~2104_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~753_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// ((\FD|Banco_Regis|registers~625_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~753_q ),
	.datac(\FD|Banco_Regis|registers~625_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2104_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2104 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~2104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~2105 (
// Equation(s):
// \FD|Banco_Regis|registers~2105_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~2104_combout  & (\FD|Banco_Regis|registers~1009_q )) # (!\FD|Banco_Regis|registers~2104_combout  & 
// ((\FD|Banco_Regis|registers~881_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~2104_combout ))))

	.dataa(\FD|Banco_Regis|registers~1009_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~881_q ),
	.datad(\FD|Banco_Regis|registers~2104_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2105_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2105 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~2105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~2108 (
// Equation(s):
// \FD|Banco_Regis|registers~2108_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ) # ((\FD|Banco_Regis|registers~2105_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~2107_combout )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~2107_combout ),
	.datad(\FD|Banco_Regis|registers~2105_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2108_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2108 .lut_mask = 16'hBA98;
defparam \FD|Banco_Regis|registers~2108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~2111 (
// Equation(s):
// \FD|Banco_Regis|registers~2111_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~2108_combout  & (\FD|Banco_Regis|registers~2110_combout )) # (!\FD|Banco_Regis|registers~2108_combout  & 
// ((\FD|Banco_Regis|registers~2103_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~2108_combout ))))

	.dataa(\FD|Banco_Regis|registers~2110_combout ),
	.datab(\FD|Banco_Regis|registers~2103_combout ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\FD|Banco_Regis|registers~2108_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2111_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2111 .lut_mask = 16'hAFC0;
defparam \FD|Banco_Regis|registers~2111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N10
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg1[11]~20 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg1[11]~20_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & (((\FD|Banco_Regis|registers~2111_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & 
// (!\FD|Banco_Regis|Equal0~0_combout  & (\FD|Banco_Regis|registers~2121_combout )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25 ),
	.datab(\FD|Banco_Regis|Equal0~0_combout ),
	.datac(\FD|Banco_Regis|registers~2121_combout ),
	.datad(\FD|Banco_Regis|registers~2111_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg1[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg1[11]~20 .lut_mask = 16'hBA10;
defparam \FD|Banco_Regis|DadoLidoReg1[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y35_N11
dffeas \FD|Registrador_pipeline2|DOUT[85] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg1[11]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [85]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[85] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[85] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N22
cycloneive_lcell_comb \FD|ALU|somaSub[11]~22 (
// Equation(s):
// \FD|ALU|somaSub[11]~22_combout  = (\FD|Registrador_pipeline2|DOUT [85] & ((\FD|ALU|Bnot|Add0~23_combout  & (\FD|ALU|somaSub[10]~21  & VCC)) # (!\FD|ALU|Bnot|Add0~23_combout  & (!\FD|ALU|somaSub[10]~21 )))) # (!\FD|Registrador_pipeline2|DOUT [85] & 
// ((\FD|ALU|Bnot|Add0~23_combout  & (!\FD|ALU|somaSub[10]~21 )) # (!\FD|ALU|Bnot|Add0~23_combout  & ((\FD|ALU|somaSub[10]~21 ) # (GND)))))
// \FD|ALU|somaSub[11]~23  = CARRY((\FD|Registrador_pipeline2|DOUT [85] & (!\FD|ALU|Bnot|Add0~23_combout  & !\FD|ALU|somaSub[10]~21 )) # (!\FD|Registrador_pipeline2|DOUT [85] & ((!\FD|ALU|somaSub[10]~21 ) # (!\FD|ALU|Bnot|Add0~23_combout ))))

	.dataa(\FD|Registrador_pipeline2|DOUT [85]),
	.datab(\FD|ALU|Bnot|Add0~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[10]~21 ),
	.combout(\FD|ALU|somaSub[11]~22_combout ),
	.cout(\FD|ALU|somaSub[11]~23 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[11]~22 .lut_mask = 16'h9617;
defparam \FD|ALU|somaSub[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N24
cycloneive_lcell_comb \FD|ALU|somaSub[12]~24 (
// Equation(s):
// \FD|ALU|somaSub[12]~24_combout  = ((\FD|Registrador_pipeline2|DOUT [86] $ (\FD|ALU|Bnot|Add0~25_combout  $ (!\FD|ALU|somaSub[11]~23 )))) # (GND)
// \FD|ALU|somaSub[12]~25  = CARRY((\FD|Registrador_pipeline2|DOUT [86] & ((\FD|ALU|Bnot|Add0~25_combout ) # (!\FD|ALU|somaSub[11]~23 ))) # (!\FD|Registrador_pipeline2|DOUT [86] & (\FD|ALU|Bnot|Add0~25_combout  & !\FD|ALU|somaSub[11]~23 )))

	.dataa(\FD|Registrador_pipeline2|DOUT [86]),
	.datab(\FD|ALU|Bnot|Add0~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[11]~23 ),
	.combout(\FD|ALU|somaSub[12]~24_combout ),
	.cout(\FD|ALU|somaSub[12]~25 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[12]~24 .lut_mask = 16'h698E;
defparam \FD|ALU|somaSub[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N20
cycloneive_lcell_comb \FD|ALU|opmux|X[12]~39 (
// Equation(s):
// \FD|ALU|opmux|X[12]~39_combout  = (\FD|ALU|opmux|X[12]~38_combout ) # ((!\FD|UC_ULA|ULActrl~4_combout  & (\FD|UC_ULA|ULActrl[1]~6_combout  & \FD|ALU|somaSub[12]~24_combout )))

	.dataa(\FD|UC_ULA|ULActrl~4_combout ),
	.datab(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datac(\FD|ALU|opmux|X[12]~38_combout ),
	.datad(\FD|ALU|somaSub[12]~24_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[12]~39_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[12]~39 .lut_mask = 16'hF4F0;
defparam \FD|ALU|opmux|X[12]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y40_N21
dffeas \FD|Registrador_pipeline3|DOUT[49] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|ALU|opmux|X[12]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [49]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[49] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N6
cycloneive_lcell_comb \FD|Registrador_pipeline4|DOUT[17]~feeder (
// Equation(s):
// \FD|Registrador_pipeline4|DOUT[17]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [49]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline3|DOUT [49]),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline4|DOUT[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[17]~feeder .lut_mask = 16'hFF00;
defparam \FD|Registrador_pipeline4|DOUT[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y39_N7
dffeas \FD|Registrador_pipeline4|DOUT[17] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline4|DOUT[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[17] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N22
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[38]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[38]~feeder .lut_mask = 16'hFFFF;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y35_N23
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[38] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N4
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[37]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[37]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline3|DOUT [18]),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[37]~feeder .lut_mask = 16'hFF00;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y35_N5
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[37] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N30
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[40]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[40]~feeder .lut_mask = 16'hFFFF;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y39_N31
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[40] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N24
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[39]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[39]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline3|DOUT [19]),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[39]~feeder .lut_mask = 16'hFF00;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y39_N25
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[39] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[39]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y41_N15
dffeas \FD|Banco_Regis|registers~1045 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[15]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2373_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1045_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1045 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1045 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y41_N15
dffeas \FD|Banco_Regis|registers~789 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[15]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2367_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~789_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~789 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~789 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y41_N25
dffeas \FD|Banco_Regis|registers~917 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[15]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2369_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~917_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~917 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~917 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y41_N17
dffeas \FD|Banco_Regis|registers~661 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[15]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2371_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~661_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~661 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~661 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~2029 (
// Equation(s):
// \FD|Banco_Regis|registers~2029_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (\FD|Banco_Regis|registers~917_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & 
// ((\FD|Banco_Regis|registers~661_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~917_q ),
	.datac(\FD|Banco_Regis|registers~661_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2029_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2029 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~2029 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~2030 (
// Equation(s):
// \FD|Banco_Regis|registers~2030_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~2029_combout  & (\FD|Banco_Regis|registers~1045_q )) # (!\FD|Banco_Regis|registers~2029_combout  & 
// ((\FD|Banco_Regis|registers~789_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~2029_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~1045_q ),
	.datac(\FD|Banco_Regis|registers~789_q ),
	.datad(\FD|Banco_Regis|registers~2029_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2030_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2030 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~2030 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~725feeder (
// Equation(s):
// \FD|Banco_Regis|registers~725feeder_combout  = \FD|muxDepoisULA|X[15]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[15]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~725feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~725feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~725feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N9
dffeas \FD|Banco_Regis|registers~725 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~725feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~725_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~725 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~725 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N25
dffeas \FD|Banco_Regis|registers~853 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[15]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~853_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~853 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~853 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~597feeder (
// Equation(s):
// \FD|Banco_Regis|registers~597feeder_combout  = \FD|muxDepoisULA|X[15]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[15]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~597feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~597feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~597feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N31
dffeas \FD|Banco_Regis|registers~597 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~597feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~597_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~597 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~597 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~2022 (
// Equation(s):
// \FD|Banco_Regis|registers~2022_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~853_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~597_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Banco_Regis|registers~853_q ),
	.datab(\FD|Banco_Regis|registers~597_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2022_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2022 .lut_mask = 16'hF0AC;
defparam \FD|Banco_Regis|registers~2022 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~2023 (
// Equation(s):
// \FD|Banco_Regis|registers~2023_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~2022_combout  & ((\FD|Banco_Regis|registers~981_q ))) # (!\FD|Banco_Regis|registers~2022_combout  & 
// (\FD|Banco_Regis|registers~725_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~2022_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~725_q ),
	.datac(\FD|Banco_Regis|registers~981_q ),
	.datad(\FD|Banco_Regis|registers~2022_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2023_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2023 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~2023 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N11
dffeas \FD|Banco_Regis|registers~885 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[15]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~885_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~885 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~885 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N5
dffeas \FD|Banco_Regis|registers~1013 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[15]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1013_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1013 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1013 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N17
dffeas \FD|Banco_Regis|registers~757 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[15]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~757_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~757 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~757 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N11
dffeas \FD|Banco_Regis|registers~629 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[15]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2355_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~629_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~629 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~629 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~2024 (
// Equation(s):
// \FD|Banco_Regis|registers~2024_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~757_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// ((\FD|Banco_Regis|registers~629_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~757_q ),
	.datac(\FD|Banco_Regis|registers~629_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2024_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2024 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~2024 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~2025 (
// Equation(s):
// \FD|Banco_Regis|registers~2025_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~2024_combout  & ((\FD|Banco_Regis|registers~1013_q ))) # (!\FD|Banco_Regis|registers~2024_combout  & 
// (\FD|Banco_Regis|registers~885_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~2024_combout ))))

	.dataa(\FD|Banco_Regis|registers~885_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~1013_q ),
	.datad(\FD|Banco_Regis|registers~2024_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2025_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2025 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~2025 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N9
dffeas \FD|Banco_Regis|registers~821 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[15]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2359_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~821_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~821 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~821 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~949feeder (
// Equation(s):
// \FD|Banco_Regis|registers~949feeder_combout  = \FD|muxDepoisULA|X[15]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[15]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~949feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~949feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~949feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N29
dffeas \FD|Banco_Regis|registers~949 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~949feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2365_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~949_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~949 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~949 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~565feeder (
// Equation(s):
// \FD|Banco_Regis|registers~565feeder_combout  = \FD|muxDepoisULA|X[15]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[15]~16_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~565feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~565feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~565feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N7
dffeas \FD|Banco_Regis|registers~565 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~565feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2363_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~565_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~565 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~565 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~693feeder (
// Equation(s):
// \FD|Banco_Regis|registers~693feeder_combout  = \FD|muxDepoisULA|X[15]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[15]~16_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~693feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~693feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~693feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N25
dffeas \FD|Banco_Regis|registers~693 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~693feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2361_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~693_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~693 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~693 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~2026 (
// Equation(s):
// \FD|Banco_Regis|registers~2026_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~693_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// (\FD|Banco_Regis|registers~565_q ))))

	.dataa(\FD|Banco_Regis|registers~565_q ),
	.datab(\FD|Banco_Regis|registers~693_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2026_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2026 .lut_mask = 16'hFC0A;
defparam \FD|Banco_Regis|registers~2026 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~2027 (
// Equation(s):
// \FD|Banco_Regis|registers~2027_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~2026_combout  & ((\FD|Banco_Regis|registers~949_q ))) # (!\FD|Banco_Regis|registers~2026_combout  & 
// (\FD|Banco_Regis|registers~821_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~2026_combout ))))

	.dataa(\FD|Banco_Regis|registers~821_q ),
	.datab(\FD|Banco_Regis|registers~949_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\FD|Banco_Regis|registers~2026_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2027_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2027 .lut_mask = 16'hCFA0;
defparam \FD|Banco_Regis|registers~2027 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~2028 (
// Equation(s):
// \FD|Banco_Regis|registers~2028_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Banco_Regis|registers~2025_combout )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~2027_combout )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~2025_combout ),
	.datad(\FD|Banco_Regis|registers~2027_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2028_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2028 .lut_mask = 16'hD9C8;
defparam \FD|Banco_Regis|registers~2028 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~2031 (
// Equation(s):
// \FD|Banco_Regis|registers~2031_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~2028_combout  & (\FD|Banco_Regis|registers~2030_combout )) # (!\FD|Banco_Regis|registers~2028_combout  & 
// ((\FD|Banco_Regis|registers~2023_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~2028_combout ))))

	.dataa(\FD|Banco_Regis|registers~2030_combout ),
	.datab(\FD|Banco_Regis|registers~2023_combout ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\FD|Banco_Regis|registers~2028_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2031_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2031 .lut_mask = 16'hAFC0;
defparam \FD|Banco_Regis|registers~2031 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N11
dffeas \FD|Banco_Regis|registers~277 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[15]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~277 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~277 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y34_N1
dffeas \FD|Banco_Regis|registers~245 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[15]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2374_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~245 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~245 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y34_N21
dffeas \FD|Banco_Regis|registers~213 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[15]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2375_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~213 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~213 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y34_N19
dffeas \FD|Banco_Regis|registers~181 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[15]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2376_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~181 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~181 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~2032 (
// Equation(s):
// \FD|Banco_Regis|registers~2032_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~213_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~181_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\FD|Banco_Regis|registers~213_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~181_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2032_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2032 .lut_mask = 16'hCCB8;
defparam \FD|Banco_Regis|registers~2032 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~2033 (
// Equation(s):
// \FD|Banco_Regis|registers~2033_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~2032_combout  & (\FD|Banco_Regis|registers~277_q )) # (!\FD|Banco_Regis|registers~2032_combout  & 
// ((\FD|Banco_Regis|registers~245_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~2032_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~277_q ),
	.datac(\FD|Banco_Regis|registers~245_q ),
	.datad(\FD|Banco_Regis|registers~2032_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2033_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2033 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~2033 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N21
dffeas \FD|Banco_Regis|registers~533 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[15]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~533_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~533 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~533 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y35_N7
dffeas \FD|Banco_Regis|registers~501 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[15]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~501_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~501 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~501 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N9
dffeas \FD|Banco_Regis|registers~469 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[15]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~469_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~469 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~469 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N23
dffeas \FD|Banco_Regis|registers~437 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[15]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~437_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~437 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~437 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~2039 (
// Equation(s):
// \FD|Banco_Regis|registers~2039_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~469_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~437_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~469_q ),
	.datac(\FD|Banco_Regis|registers~437_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2039_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2039 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~2039 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~2040 (
// Equation(s):
// \FD|Banco_Regis|registers~2040_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~2039_combout  & (\FD|Banco_Regis|registers~533_q )) # (!\FD|Banco_Regis|registers~2039_combout  & 
// ((\FD|Banco_Regis|registers~501_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~2039_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~533_q ),
	.datac(\FD|Banco_Regis|registers~501_q ),
	.datad(\FD|Banco_Regis|registers~2039_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2040_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2040 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~2040 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~405feeder (
// Equation(s):
// \FD|Banco_Regis|registers~405feeder_combout  = \FD|muxDepoisULA|X[15]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[15]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~405feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~405feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~405feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N23
dffeas \FD|Banco_Regis|registers~405 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~405feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2381_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~405_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~405 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~405 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N25
dffeas \FD|Banco_Regis|registers~341 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[15]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2378_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~341 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~341 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y33_N31
dffeas \FD|Banco_Regis|registers~373 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[15]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~373_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~373 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~373 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~309feeder (
// Equation(s):
// \FD|Banco_Regis|registers~309feeder_combout  = \FD|muxDepoisULA|X[15]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[15]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~309feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~309feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~309feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N1
dffeas \FD|Banco_Regis|registers~309 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~309feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2380_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~309 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~309 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~2034 (
// Equation(s):
// \FD|Banco_Regis|registers~2034_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~373_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~309_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\FD|Banco_Regis|registers~373_q ),
	.datab(\FD|Banco_Regis|registers~309_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2034_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2034 .lut_mask = 16'hF0AC;
defparam \FD|Banco_Regis|registers~2034 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~2035 (
// Equation(s):
// \FD|Banco_Regis|registers~2035_combout  = (\FD|Banco_Regis|registers~2034_combout  & ((\FD|Banco_Regis|registers~405_q ) # ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # (!\FD|Banco_Regis|registers~2034_combout  & 
// (((\FD|Banco_Regis|registers~341_q  & \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\FD|Banco_Regis|registers~405_q ),
	.datab(\FD|Banco_Regis|registers~341_q ),
	.datac(\FD|Banco_Regis|registers~2034_combout ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2035_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2035 .lut_mask = 16'hACF0;
defparam \FD|Banco_Regis|registers~2035 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~85feeder (
// Equation(s):
// \FD|Banco_Regis|registers~85feeder_combout  = \FD|muxDepoisULA|X[15]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[15]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~85feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~85feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~85feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N1
dffeas \FD|Banco_Regis|registers~85 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~85feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2382_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~85 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N19
dffeas \FD|Banco_Regis|registers~149 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[15]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~149 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~149 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N21
dffeas \FD|Banco_Regis|registers~117 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[15]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2383_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~117 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~117 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N23
dffeas \FD|Banco_Regis|registers~53 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[15]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~53 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~2036 (
// Equation(s):
// \FD|Banco_Regis|registers~2036_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Banco_Regis|registers~117_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & 
// ((\FD|Banco_Regis|registers~53_q )))))

	.dataa(\FD|Banco_Regis|registers~117_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~53_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2036_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2036 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~2036 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~2037 (
// Equation(s):
// \FD|Banco_Regis|registers~2037_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~2036_combout  & ((\FD|Banco_Regis|registers~149_q ))) # (!\FD|Banco_Regis|registers~2036_combout  & 
// (\FD|Banco_Regis|registers~85_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~2036_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~85_q ),
	.datac(\FD|Banco_Regis|registers~149_q ),
	.datad(\FD|Banco_Regis|registers~2036_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2037_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2037 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~2037 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~2038 (
// Equation(s):
// \FD|Banco_Regis|registers~2038_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ) # ((\FD|Banco_Regis|registers~2035_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~2037_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~2035_combout ),
	.datad(\FD|Banco_Regis|registers~2037_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2038_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2038 .lut_mask = 16'hB9A8;
defparam \FD|Banco_Regis|registers~2038 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~2041 (
// Equation(s):
// \FD|Banco_Regis|registers~2041_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~2038_combout  & ((\FD|Banco_Regis|registers~2040_combout ))) # (!\FD|Banco_Regis|registers~2038_combout  & 
// (\FD|Banco_Regis|registers~2033_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~2038_combout ))))

	.dataa(\FD|Banco_Regis|registers~2033_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~2040_combout ),
	.datad(\FD|Banco_Regis|registers~2038_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2041_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2041 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~2041 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N0
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg1[15]~16 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg1[15]~16_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & (((\FD|Banco_Regis|registers~2031_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & 
// (!\FD|Banco_Regis|Equal0~0_combout  & ((\FD|Banco_Regis|registers~2041_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25 ),
	.datab(\FD|Banco_Regis|Equal0~0_combout ),
	.datac(\FD|Banco_Regis|registers~2031_combout ),
	.datad(\FD|Banco_Regis|registers~2041_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg1[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg1[15]~16 .lut_mask = 16'hB1A0;
defparam \FD|Banco_Regis|DadoLidoReg1[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N1
dffeas \FD|Registrador_pipeline2|DOUT[89] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg1[15]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [89]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[89] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[89] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N14
cycloneive_lcell_comb \FD|muxAntesULA|X[15]~16 (
// Equation(s):
// \FD|muxAntesULA|X[15]~16_combout  = (\FD|Registrador_pipeline2|DOUT [138] & ((\FD|Registrador_pipeline2|DOUT [41]))) # (!\FD|Registrador_pipeline2|DOUT [138] & (\FD|Registrador_pipeline2|DOUT [57]))

	.dataa(\FD|Registrador_pipeline2|DOUT [57]),
	.datab(\FD|Registrador_pipeline2|DOUT [41]),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline2|DOUT [138]),
	.cin(gnd),
	.combout(\FD|muxAntesULA|X[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxAntesULA|X[15]~16 .lut_mask = 16'hCCAA;
defparam \FD|muxAntesULA|X[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N22
cycloneive_lcell_comb \FD|muxAntesULA|X[14]~17 (
// Equation(s):
// \FD|muxAntesULA|X[14]~17_combout  = (\FD|Registrador_pipeline2|DOUT [138] & (\FD|Registrador_pipeline2|DOUT [24])) # (!\FD|Registrador_pipeline2|DOUT [138] & ((\FD|Registrador_pipeline2|DOUT [56])))

	.dataa(\FD|Registrador_pipeline2|DOUT [138]),
	.datab(\FD|Registrador_pipeline2|DOUT [24]),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline2|DOUT [56]),
	.cin(gnd),
	.combout(\FD|muxAntesULA|X[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxAntesULA|X[14]~17 .lut_mask = 16'hDD88;
defparam \FD|muxAntesULA|X[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N8
cycloneive_lcell_comb \FD|muxAntesULA|X[13]~18 (
// Equation(s):
// \FD|muxAntesULA|X[13]~18_combout  = (\FD|Registrador_pipeline2|DOUT [138] & (\FD|Registrador_pipeline2|DOUT [23])) # (!\FD|Registrador_pipeline2|DOUT [138] & ((\FD|Registrador_pipeline2|DOUT [55])))

	.dataa(gnd),
	.datab(\FD|Registrador_pipeline2|DOUT [138]),
	.datac(\FD|Registrador_pipeline2|DOUT [23]),
	.datad(\FD|Registrador_pipeline2|DOUT [55]),
	.cin(gnd),
	.combout(\FD|muxAntesULA|X[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxAntesULA|X[13]~18 .lut_mask = 16'hF3C0;
defparam \FD|muxAntesULA|X[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N26
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~27 (
// Equation(s):
// \FD|ALU|Bnot|Add0~27_combout  = (\FD|ALU|Bnot|Add0~26  & (\FD|muxAntesULA|X[13]~18_combout  $ ((!\FD|UC_ULA|ULActrl[2]~1_combout )))) # (!\FD|ALU|Bnot|Add0~26  & ((\FD|muxAntesULA|X[13]~18_combout  $ (\FD|UC_ULA|ULActrl[2]~1_combout )) # (GND)))
// \FD|ALU|Bnot|Add0~28  = CARRY((\FD|muxAntesULA|X[13]~18_combout  $ (!\FD|UC_ULA|ULActrl[2]~1_combout )) # (!\FD|ALU|Bnot|Add0~26 ))

	.dataa(\FD|muxAntesULA|X[13]~18_combout ),
	.datab(\FD|UC_ULA|ULActrl[2]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~26 ),
	.combout(\FD|ALU|Bnot|Add0~27_combout ),
	.cout(\FD|ALU|Bnot|Add0~28 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~27 .lut_mask = 16'h969F;
defparam \FD|ALU|Bnot|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N28
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~29 (
// Equation(s):
// \FD|ALU|Bnot|Add0~29_combout  = (\FD|ALU|Bnot|Add0~28  & ((\FD|UC_ULA|ULActrl[2]~1_combout  $ (\FD|muxAntesULA|X[14]~17_combout )))) # (!\FD|ALU|Bnot|Add0~28  & (\FD|UC_ULA|ULActrl[2]~1_combout  $ (\FD|muxAntesULA|X[14]~17_combout  $ (VCC))))
// \FD|ALU|Bnot|Add0~30  = CARRY((!\FD|ALU|Bnot|Add0~28  & (\FD|UC_ULA|ULActrl[2]~1_combout  $ (\FD|muxAntesULA|X[14]~17_combout ))))

	.dataa(\FD|UC_ULA|ULActrl[2]~1_combout ),
	.datab(\FD|muxAntesULA|X[14]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~28 ),
	.combout(\FD|ALU|Bnot|Add0~29_combout ),
	.cout(\FD|ALU|Bnot|Add0~30 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~29 .lut_mask = 16'h6906;
defparam \FD|ALU|Bnot|Add0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N30
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~31 (
// Equation(s):
// \FD|ALU|Bnot|Add0~31_combout  = (\FD|ALU|Bnot|Add0~30  & (\FD|UC_ULA|ULActrl[2]~1_combout  $ ((!\FD|muxAntesULA|X[15]~16_combout )))) # (!\FD|ALU|Bnot|Add0~30  & ((\FD|UC_ULA|ULActrl[2]~1_combout  $ (\FD|muxAntesULA|X[15]~16_combout )) # (GND)))
// \FD|ALU|Bnot|Add0~32  = CARRY((\FD|UC_ULA|ULActrl[2]~1_combout  $ (!\FD|muxAntesULA|X[15]~16_combout )) # (!\FD|ALU|Bnot|Add0~30 ))

	.dataa(\FD|UC_ULA|ULActrl[2]~1_combout ),
	.datab(\FD|muxAntesULA|X[15]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~30 ),
	.combout(\FD|ALU|Bnot|Add0~31_combout ),
	.cout(\FD|ALU|Bnot|Add0~32 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~31 .lut_mask = 16'h969F;
defparam \FD|ALU|Bnot|Add0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N30
cycloneive_lcell_comb \FD|ALU|opmux|X[15]~32 (
// Equation(s):
// \FD|ALU|opmux|X[15]~32_combout  = (!\FD|UC_ULA|ULActrl[1]~6_combout  & ((\FD|Registrador_pipeline2|DOUT [89] & ((\FD|UC_ULA|ULActrl~4_combout ) # (\FD|ALU|Bnot|Add0~31_combout ))) # (!\FD|Registrador_pipeline2|DOUT [89] & (\FD|UC_ULA|ULActrl~4_combout  & 
// \FD|ALU|Bnot|Add0~31_combout ))))

	.dataa(\FD|Registrador_pipeline2|DOUT [89]),
	.datab(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datac(\FD|UC_ULA|ULActrl~4_combout ),
	.datad(\FD|ALU|Bnot|Add0~31_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[15]~32_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[15]~32 .lut_mask = 16'h3220;
defparam \FD|ALU|opmux|X[15]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N5
dffeas \FD|Banco_Regis|registers~404 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[14]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2381_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~404_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~404 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~404 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y35_N31
dffeas \FD|Banco_Regis|registers~372 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[14]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~372_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~372 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~372 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y36_N1
dffeas \FD|Banco_Regis|registers~340 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[14]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2378_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~340 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~340 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y33_N7
dffeas \FD|Banco_Regis|registers~308 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[14]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2380_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~308 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~308 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~2052 (
// Equation(s):
// \FD|Banco_Regis|registers~2052_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~340_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & 
// ((\FD|Banco_Regis|registers~308_q )))))

	.dataa(\FD|Banco_Regis|registers~340_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~308_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2052_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2052 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~2052 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~2053 (
// Equation(s):
// \FD|Banco_Regis|registers~2053_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~2052_combout  & (\FD|Banco_Regis|registers~404_q )) # (!\FD|Banco_Regis|registers~2052_combout  & 
// ((\FD|Banco_Regis|registers~372_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~2052_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~404_q ),
	.datac(\FD|Banco_Regis|registers~372_q ),
	.datad(\FD|Banco_Regis|registers~2052_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2053_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2053 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~2053 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N17
dffeas \FD|Banco_Regis|registers~116 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[14]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2383_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~116 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y39_N23
dffeas \FD|Banco_Regis|registers~148 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[14]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~148 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~148 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y39_N9
dffeas \FD|Banco_Regis|registers~84 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[14]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2382_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~84 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~84 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~52feeder (
// Equation(s):
// \FD|Banco_Regis|registers~52feeder_combout  = \FD|muxDepoisULA|X[14]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[14]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~52feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~52feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~52feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y39_N11
dffeas \FD|Banco_Regis|registers~52 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~52feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~52 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~2056 (
// Equation(s):
// \FD|Banco_Regis|registers~2056_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~84_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & 
// ((\FD|Banco_Regis|registers~52_q )))))

	.dataa(\FD|Banco_Regis|registers~84_q ),
	.datab(\FD|Banco_Regis|registers~52_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2056_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2056 .lut_mask = 16'hFA0C;
defparam \FD|Banco_Regis|registers~2056 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~2057 (
// Equation(s):
// \FD|Banco_Regis|registers~2057_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~2056_combout  & ((\FD|Banco_Regis|registers~148_q ))) # (!\FD|Banco_Regis|registers~2056_combout  & 
// (\FD|Banco_Regis|registers~116_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~2056_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~116_q ),
	.datac(\FD|Banco_Regis|registers~148_q ),
	.datad(\FD|Banco_Regis|registers~2056_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2057_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2057 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~2057 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~212feeder (
// Equation(s):
// \FD|Banco_Regis|registers~212feeder_combout  = \FD|muxDepoisULA|X[14]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[14]~17_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~212feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~212feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~212feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N17
dffeas \FD|Banco_Regis|registers~212 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~212feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2375_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~212 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~212 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~276feeder (
// Equation(s):
// \FD|Banco_Regis|registers~276feeder_combout  = \FD|muxDepoisULA|X[14]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[14]~17_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~276feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~276feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~276feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N31
dffeas \FD|Banco_Regis|registers~276 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~276feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~276 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~276 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y32_N29
dffeas \FD|Banco_Regis|registers~244 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[14]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2374_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~244 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~244 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y32_N31
dffeas \FD|Banco_Regis|registers~180 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[14]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2376_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~180 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~180 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~2054 (
// Equation(s):
// \FD|Banco_Regis|registers~2054_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~244_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~180_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~244_q ),
	.datac(\FD|Banco_Regis|registers~180_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2054_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2054 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~2054 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~2055 (
// Equation(s):
// \FD|Banco_Regis|registers~2055_combout  = (\FD|Banco_Regis|registers~2054_combout  & (((\FD|Banco_Regis|registers~276_q ) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # (!\FD|Banco_Regis|registers~2054_combout  & 
// (\FD|Banco_Regis|registers~212_q  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\FD|Banco_Regis|registers~212_q ),
	.datab(\FD|Banco_Regis|registers~276_q ),
	.datac(\FD|Banco_Regis|registers~2054_combout ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2055_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2055 .lut_mask = 16'hCAF0;
defparam \FD|Banco_Regis|registers~2055 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~2058 (
// Equation(s):
// \FD|Banco_Regis|registers~2058_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ) # ((\FD|Banco_Regis|registers~2055_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (\FD|Banco_Regis|registers~2057_combout )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~2057_combout ),
	.datad(\FD|Banco_Regis|registers~2055_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2058_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2058 .lut_mask = 16'hBA98;
defparam \FD|Banco_Regis|registers~2058 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y39_N19
dffeas \FD|Banco_Regis|registers~532 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[14]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~532_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~532 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~532 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y39_N29
dffeas \FD|Banco_Regis|registers~468 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[14]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~468_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~468 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~468 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y39_N1
dffeas \FD|Banco_Regis|registers~500 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[14]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~500_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~500 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~500 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y39_N23
dffeas \FD|Banco_Regis|registers~436 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[14]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~436_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~436 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~436 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~2059 (
// Equation(s):
// \FD|Banco_Regis|registers~2059_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~500_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~436_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~500_q ),
	.datac(\FD|Banco_Regis|registers~436_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2059_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2059 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~2059 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~2060 (
// Equation(s):
// \FD|Banco_Regis|registers~2060_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~2059_combout  & (\FD|Banco_Regis|registers~532_q )) # (!\FD|Banco_Regis|registers~2059_combout  & 
// ((\FD|Banco_Regis|registers~468_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~2059_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~532_q ),
	.datac(\FD|Banco_Regis|registers~468_q ),
	.datad(\FD|Banco_Regis|registers~2059_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2060_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2060 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~2060 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~2061 (
// Equation(s):
// \FD|Banco_Regis|registers~2061_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~2058_combout  & ((\FD|Banco_Regis|registers~2060_combout ))) # (!\FD|Banco_Regis|registers~2058_combout  & 
// (\FD|Banco_Regis|registers~2053_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~2058_combout ))))

	.dataa(\FD|Banco_Regis|registers~2053_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~2058_combout ),
	.datad(\FD|Banco_Regis|registers~2060_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2061_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2061 .lut_mask = 16'hF838;
defparam \FD|Banco_Regis|registers~2061 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N15
dffeas \FD|Banco_Regis|registers~1012 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[14]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1012_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1012 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1012 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~628feeder (
// Equation(s):
// \FD|Banco_Regis|registers~628feeder_combout  = \FD|muxDepoisULA|X[14]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[14]~17_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~628feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~628feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~628feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N9
dffeas \FD|Banco_Regis|registers~628 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~628feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2355_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~628_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~628 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~628 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N1
dffeas \FD|Banco_Regis|registers~884 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[14]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~884_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~884 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~884 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~2042 (
// Equation(s):
// \FD|Banco_Regis|registers~2042_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ) # (\FD|Banco_Regis|registers~884_q )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (\FD|Banco_Regis|registers~628_q  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))

	.dataa(\FD|Banco_Regis|registers~628_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datad(\FD|Banco_Regis|registers~884_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2042_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2042 .lut_mask = 16'hCEC2;
defparam \FD|Banco_Regis|registers~2042 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~2043 (
// Equation(s):
// \FD|Banco_Regis|registers~2043_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~2042_combout  & (\FD|Banco_Regis|registers~1012_q )) # (!\FD|Banco_Regis|registers~2042_combout  & 
// ((\FD|Banco_Regis|registers~756_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~2042_combout ))))

	.dataa(\FD|Banco_Regis|registers~1012_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~756_q ),
	.datad(\FD|Banco_Regis|registers~2042_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2043_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2043 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~2043 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N31
dffeas \FD|Banco_Regis|registers~1044 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[14]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2373_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1044_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1044 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1044 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~916feeder (
// Equation(s):
// \FD|Banco_Regis|registers~916feeder_combout  = \FD|muxDepoisULA|X[14]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[14]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~916feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~916feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~916feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N17
dffeas \FD|Banco_Regis|registers~916 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~916feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2369_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~916_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~916 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~916 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~660feeder (
// Equation(s):
// \FD|Banco_Regis|registers~660feeder_combout  = \FD|muxDepoisULA|X[14]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[14]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~660feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~660feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~660feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y41_N23
dffeas \FD|Banco_Regis|registers~660 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~660feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2371_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~660_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~660 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~660 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y41_N25
dffeas \FD|Banco_Regis|registers~788 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[14]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2367_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~788_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~788 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~788 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~2049 (
// Equation(s):
// \FD|Banco_Regis|registers~2049_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~788_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~660_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\FD|Banco_Regis|registers~660_q ),
	.datab(\FD|Banco_Regis|registers~788_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2049_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2049 .lut_mask = 16'hF0CA;
defparam \FD|Banco_Regis|registers~2049 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~2050 (
// Equation(s):
// \FD|Banco_Regis|registers~2050_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~2049_combout  & (\FD|Banco_Regis|registers~1044_q )) # (!\FD|Banco_Regis|registers~2049_combout  & 
// ((\FD|Banco_Regis|registers~916_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~2049_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~1044_q ),
	.datac(\FD|Banco_Regis|registers~916_q ),
	.datad(\FD|Banco_Regis|registers~2049_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2050_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2050 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~2050 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~692feeder (
// Equation(s):
// \FD|Banco_Regis|registers~692feeder_combout  = \FD|muxDepoisULA|X[14]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[14]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~692feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~692feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~692feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N13
dffeas \FD|Banco_Regis|registers~692 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~692feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2361_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~692_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~692 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~692 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N27
dffeas \FD|Banco_Regis|registers~948 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[14]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2365_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~948_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~948 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~948 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~564feeder (
// Equation(s):
// \FD|Banco_Regis|registers~564feeder_combout  = \FD|muxDepoisULA|X[14]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[14]~17_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~564feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~564feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~564feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N15
dffeas \FD|Banco_Regis|registers~564 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~564feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2363_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~564_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~564 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~564 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~820feeder (
// Equation(s):
// \FD|Banco_Regis|registers~820feeder_combout  = \FD|muxDepoisULA|X[14]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[14]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~820feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~820feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~820feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N1
dffeas \FD|Banco_Regis|registers~820 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~820feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2359_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~820_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~820 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~820 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~2046 (
// Equation(s):
// \FD|Banco_Regis|registers~2046_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~820_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (\FD|Banco_Regis|registers~564_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Banco_Regis|registers~564_q ),
	.datab(\FD|Banco_Regis|registers~820_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2046_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2046 .lut_mask = 16'hF0CA;
defparam \FD|Banco_Regis|registers~2046 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~2047 (
// Equation(s):
// \FD|Banco_Regis|registers~2047_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~2046_combout  & ((\FD|Banco_Regis|registers~948_q ))) # (!\FD|Banco_Regis|registers~2046_combout  & 
// (\FD|Banco_Regis|registers~692_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~2046_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~692_q ),
	.datac(\FD|Banco_Regis|registers~948_q ),
	.datad(\FD|Banco_Regis|registers~2046_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2047_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2047 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~2047 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N9
dffeas \FD|Banco_Regis|registers~852 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[14]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~852_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~852 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~852 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N1
dffeas \FD|Banco_Regis|registers~980 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[14]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~980_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~980 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~980 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N11
dffeas \FD|Banco_Regis|registers~724 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[14]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~724_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~724 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~724 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N17
dffeas \FD|Banco_Regis|registers~596 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[14]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~596_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~596 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~596 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~2044 (
// Equation(s):
// \FD|Banco_Regis|registers~2044_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~724_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// ((\FD|Banco_Regis|registers~596_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~724_q ),
	.datac(\FD|Banco_Regis|registers~596_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2044_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2044 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~2044 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~2045 (
// Equation(s):
// \FD|Banco_Regis|registers~2045_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~2044_combout  & ((\FD|Banco_Regis|registers~980_q ))) # (!\FD|Banco_Regis|registers~2044_combout  & 
// (\FD|Banco_Regis|registers~852_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~2044_combout ))))

	.dataa(\FD|Banco_Regis|registers~852_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~980_q ),
	.datad(\FD|Banco_Regis|registers~2044_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2045_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2045 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~2045 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~2048 (
// Equation(s):
// \FD|Banco_Regis|registers~2048_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~2045_combout ))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~2047_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~2047_combout ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\FD|Banco_Regis|registers~2045_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2048_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2048 .lut_mask = 16'hF4A4;
defparam \FD|Banco_Regis|registers~2048 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~2051 (
// Equation(s):
// \FD|Banco_Regis|registers~2051_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~2048_combout  & ((\FD|Banco_Regis|registers~2050_combout ))) # (!\FD|Banco_Regis|registers~2048_combout  & 
// (\FD|Banco_Regis|registers~2043_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~2048_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~2043_combout ),
	.datac(\FD|Banco_Regis|registers~2050_combout ),
	.datad(\FD|Banco_Regis|registers~2048_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2051_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2051 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~2051 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N16
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg1[14]~17 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg1[14]~17_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & (((\FD|Banco_Regis|registers~2051_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & 
// (!\FD|Banco_Regis|Equal0~0_combout  & (\FD|Banco_Regis|registers~2061_combout )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25 ),
	.datab(\FD|Banco_Regis|Equal0~0_combout ),
	.datac(\FD|Banco_Regis|registers~2061_combout ),
	.datad(\FD|Banco_Regis|registers~2051_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg1[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg1[14]~17 .lut_mask = 16'hBA10;
defparam \FD|Banco_Regis|DadoLidoReg1[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y35_N17
dffeas \FD|Registrador_pipeline2|DOUT[88] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg1[14]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [88]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[88] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[88] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N23
dffeas \FD|Banco_Regis|registers~979 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[13]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~979_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~979 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~979 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~723feeder (
// Equation(s):
// \FD|Banco_Regis|registers~723feeder_combout  = \FD|muxDepoisULA|X[13]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[13]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~723feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~723feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~723feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N5
dffeas \FD|Banco_Regis|registers~723 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~723feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~723_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~723 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~723 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N21
dffeas \FD|Banco_Regis|registers~851 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[13]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~851_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~851 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~851 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N9
dffeas \FD|Banco_Regis|registers~595 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[13]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~595_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~595 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~595 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~2062 (
// Equation(s):
// \FD|Banco_Regis|registers~2062_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (\FD|Banco_Regis|registers~851_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & 
// ((\FD|Banco_Regis|registers~595_q )))))

	.dataa(\FD|Banco_Regis|registers~851_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~595_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2062_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2062 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~2062 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~2063 (
// Equation(s):
// \FD|Banco_Regis|registers~2063_combout  = (\FD|Banco_Regis|registers~2062_combout  & ((\FD|Banco_Regis|registers~979_q ) # ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # (!\FD|Banco_Regis|registers~2062_combout  & 
// (((\FD|Banco_Regis|registers~723_q  & \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Banco_Regis|registers~979_q ),
	.datab(\FD|Banco_Regis|registers~723_q ),
	.datac(\FD|Banco_Regis|registers~2062_combout ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2063_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2063 .lut_mask = 16'hACF0;
defparam \FD|Banco_Regis|registers~2063 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N15
dffeas \FD|Banco_Regis|registers~819 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[13]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2359_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~819_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~819 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~819 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N9
dffeas \FD|Banco_Regis|registers~947 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[13]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2365_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~947_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~947 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~947 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~563feeder (
// Equation(s):
// \FD|Banco_Regis|registers~563feeder_combout  = \FD|muxDepoisULA|X[13]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[13]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~563feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~563feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~563feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N15
dffeas \FD|Banco_Regis|registers~563 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~563feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2363_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~563_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~563 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~563 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N9
dffeas \FD|Banco_Regis|registers~691 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[13]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2361_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~691_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~691 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~691 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~2066 (
// Equation(s):
// \FD|Banco_Regis|registers~2066_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~691_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// (\FD|Banco_Regis|registers~563_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~563_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datad(\FD|Banco_Regis|registers~691_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2066_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2066 .lut_mask = 16'hF4A4;
defparam \FD|Banco_Regis|registers~2066 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~2067 (
// Equation(s):
// \FD|Banco_Regis|registers~2067_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~2066_combout  & ((\FD|Banco_Regis|registers~947_q ))) # (!\FD|Banco_Regis|registers~2066_combout  & 
// (\FD|Banco_Regis|registers~819_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~2066_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~819_q ),
	.datac(\FD|Banco_Regis|registers~947_q ),
	.datad(\FD|Banco_Regis|registers~2066_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2067_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2067 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~2067 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N1
dffeas \FD|Banco_Regis|registers~883 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[13]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~883_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~883 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~883 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N27
dffeas \FD|Banco_Regis|registers~1011 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[13]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1011_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1011 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~627feeder (
// Equation(s):
// \FD|Banco_Regis|registers~627feeder_combout  = \FD|muxDepoisULA|X[13]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[13]~18_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~627feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~627feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~627feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N1
dffeas \FD|Banco_Regis|registers~627 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~627feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2355_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~627_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~627 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~627 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N3
dffeas \FD|Banco_Regis|registers~755 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[13]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~755_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~755 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~755 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~2064 (
// Equation(s):
// \FD|Banco_Regis|registers~2064_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~755_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~627_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\FD|Banco_Regis|registers~627_q ),
	.datab(\FD|Banco_Regis|registers~755_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2064_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2064 .lut_mask = 16'hF0CA;
defparam \FD|Banco_Regis|registers~2064 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~2065 (
// Equation(s):
// \FD|Banco_Regis|registers~2065_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~2064_combout  & ((\FD|Banco_Regis|registers~1011_q ))) # (!\FD|Banco_Regis|registers~2064_combout  & 
// (\FD|Banco_Regis|registers~883_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~2064_combout ))))

	.dataa(\FD|Banco_Regis|registers~883_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~1011_q ),
	.datad(\FD|Banco_Regis|registers~2064_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2065_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2065 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~2065 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~2068 (
// Equation(s):
// \FD|Banco_Regis|registers~2068_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~2065_combout ))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Banco_Regis|registers~2067_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~2067_combout ),
	.datac(\FD|Banco_Regis|registers~2065_combout ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2068_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2068 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~2068 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1043feeder (
// Equation(s):
// \FD|Banco_Regis|registers~1043feeder_combout  = \FD|muxDepoisULA|X[13]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[13]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1043feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1043feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~1043feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N17
dffeas \FD|Banco_Regis|registers~1043 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~1043feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2373_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1043_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1043 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1043 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~915feeder (
// Equation(s):
// \FD|Banco_Regis|registers~915feeder_combout  = \FD|muxDepoisULA|X[13]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[13]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~915feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~915feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~915feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N5
dffeas \FD|Banco_Regis|registers~915 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~915feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2369_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~915_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~915 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~915 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y41_N21
dffeas \FD|Banco_Regis|registers~659 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[13]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2371_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~659_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~659 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~659 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~2069 (
// Equation(s):
// \FD|Banco_Regis|registers~2069_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (\FD|Banco_Regis|registers~915_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & 
// ((\FD|Banco_Regis|registers~659_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~915_q ),
	.datac(\FD|Banco_Regis|registers~659_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2069_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2069 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~2069 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~2070 (
// Equation(s):
// \FD|Banco_Regis|registers~2070_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~2069_combout  & (\FD|Banco_Regis|registers~1043_q )) # (!\FD|Banco_Regis|registers~2069_combout  & 
// ((\FD|Banco_Regis|registers~787_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~2069_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~1043_q ),
	.datac(\FD|Banco_Regis|registers~787_q ),
	.datad(\FD|Banco_Regis|registers~2069_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2070_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2070 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~2070 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~2071 (
// Equation(s):
// \FD|Banco_Regis|registers~2071_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~2068_combout  & ((\FD|Banco_Regis|registers~2070_combout ))) # (!\FD|Banco_Regis|registers~2068_combout  & 
// (\FD|Banco_Regis|registers~2063_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~2068_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~2063_combout ),
	.datac(\FD|Banco_Regis|registers~2068_combout ),
	.datad(\FD|Banco_Regis|registers~2070_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2071_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2071 .lut_mask = 16'hF858;
defparam \FD|Banco_Regis|registers~2071 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~531feeder (
// Equation(s):
// \FD|Banco_Regis|registers~531feeder_combout  = \FD|muxDepoisULA|X[13]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[13]~18_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~531feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~531feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~531feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N13
dffeas \FD|Banco_Regis|registers~531 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~531feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~531_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~531 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~531 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N29
dffeas \FD|Banco_Regis|registers~499 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[13]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~499_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~499 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~499 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N17
dffeas \FD|Banco_Regis|registers~467 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[13]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~467_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~467 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~467 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N11
dffeas \FD|Banco_Regis|registers~435 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[13]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~435_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~435 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~435 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~2079 (
// Equation(s):
// \FD|Banco_Regis|registers~2079_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~467_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~435_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~467_q ),
	.datac(\FD|Banco_Regis|registers~435_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2079_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2079 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~2079 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~2080 (
// Equation(s):
// \FD|Banco_Regis|registers~2080_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~2079_combout  & (\FD|Banco_Regis|registers~531_q )) # (!\FD|Banco_Regis|registers~2079_combout  & 
// ((\FD|Banco_Regis|registers~499_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~2079_combout ))))

	.dataa(\FD|Banco_Regis|registers~531_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~499_q ),
	.datad(\FD|Banco_Regis|registers~2079_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2080_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2080 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~2080 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N11
dffeas \FD|Banco_Regis|registers~275 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[13]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~275 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~275 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y34_N17
dffeas \FD|Banco_Regis|registers~243 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[13]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2374_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~243 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~243 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y34_N17
dffeas \FD|Banco_Regis|registers~211 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[13]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2375_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~211 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~211 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y34_N7
dffeas \FD|Banco_Regis|registers~179 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[13]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2376_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~179 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~179 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~2072 (
// Equation(s):
// \FD|Banco_Regis|registers~2072_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~211_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~179_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\FD|Banco_Regis|registers~211_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~179_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2072_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2072 .lut_mask = 16'hCCB8;
defparam \FD|Banco_Regis|registers~2072 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~2073 (
// Equation(s):
// \FD|Banco_Regis|registers~2073_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~2072_combout  & (\FD|Banco_Regis|registers~275_q )) # (!\FD|Banco_Regis|registers~2072_combout  & 
// ((\FD|Banco_Regis|registers~243_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~2072_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~275_q ),
	.datac(\FD|Banco_Regis|registers~243_q ),
	.datad(\FD|Banco_Regis|registers~2072_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2073_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2073 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~2073 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N29
dffeas \FD|Banco_Regis|registers~83 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[13]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2382_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~83 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N11
dffeas \FD|Banco_Regis|registers~147 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[13]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~147 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~147 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N5
dffeas \FD|Banco_Regis|registers~115 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[13]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2383_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~115 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~115 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N23
dffeas \FD|Banco_Regis|registers~51 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[13]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~51 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~2076 (
// Equation(s):
// \FD|Banco_Regis|registers~2076_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~115_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~51_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~115_q ),
	.datac(\FD|Banco_Regis|registers~51_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2076_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2076 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~2076 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~2077 (
// Equation(s):
// \FD|Banco_Regis|registers~2077_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~2076_combout  & ((\FD|Banco_Regis|registers~147_q ))) # (!\FD|Banco_Regis|registers~2076_combout  & 
// (\FD|Banco_Regis|registers~83_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~2076_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~83_q ),
	.datac(\FD|Banco_Regis|registers~147_q ),
	.datad(\FD|Banco_Regis|registers~2076_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2077_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2077 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~2077 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N21
dffeas \FD|Banco_Regis|registers~339 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[13]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2378_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~339 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~339 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N31
dffeas \FD|Banco_Regis|registers~403 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[13]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2381_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~403_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~403 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~403 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y33_N5
dffeas \FD|Banco_Regis|registers~371 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[13]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~371_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~371 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~371 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y33_N23
dffeas \FD|Banco_Regis|registers~307 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[13]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2380_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~307 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~307 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~2074 (
// Equation(s):
// \FD|Banco_Regis|registers~2074_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~371_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~307_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~371_q ),
	.datac(\FD|Banco_Regis|registers~307_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2074_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2074 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~2074 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~2075 (
// Equation(s):
// \FD|Banco_Regis|registers~2075_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~2074_combout  & ((\FD|Banco_Regis|registers~403_q ))) # (!\FD|Banco_Regis|registers~2074_combout  & 
// (\FD|Banco_Regis|registers~339_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~2074_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~339_q ),
	.datac(\FD|Banco_Regis|registers~403_q ),
	.datad(\FD|Banco_Regis|registers~2074_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2075_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2075 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~2075 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~2078 (
// Equation(s):
// \FD|Banco_Regis|registers~2078_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ) # ((\FD|Banco_Regis|registers~2075_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~2077_combout )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~2077_combout ),
	.datad(\FD|Banco_Regis|registers~2075_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2078_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2078 .lut_mask = 16'hBA98;
defparam \FD|Banco_Regis|registers~2078 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~2081 (
// Equation(s):
// \FD|Banco_Regis|registers~2081_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~2078_combout  & (\FD|Banco_Regis|registers~2080_combout )) # (!\FD|Banco_Regis|registers~2078_combout  & 
// ((\FD|Banco_Regis|registers~2073_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~2078_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~2080_combout ),
	.datac(\FD|Banco_Regis|registers~2073_combout ),
	.datad(\FD|Banco_Regis|registers~2078_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2081_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2081 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~2081 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N0
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg1[13]~18 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg1[13]~18_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & (((\FD|Banco_Regis|registers~2071_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & 
// (!\FD|Banco_Regis|Equal0~0_combout  & ((\FD|Banco_Regis|registers~2081_combout ))))

	.dataa(\FD|Banco_Regis|Equal0~0_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25 ),
	.datac(\FD|Banco_Regis|registers~2071_combout ),
	.datad(\FD|Banco_Regis|registers~2081_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg1[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg1[13]~18 .lut_mask = 16'hD1C0;
defparam \FD|Banco_Regis|DadoLidoReg1[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N1
dffeas \FD|Registrador_pipeline2|DOUT[87] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg1[13]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [87]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[87] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[87] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N26
cycloneive_lcell_comb \FD|ALU|somaSub[13]~26 (
// Equation(s):
// \FD|ALU|somaSub[13]~26_combout  = (\FD|ALU|Bnot|Add0~27_combout  & ((\FD|Registrador_pipeline2|DOUT [87] & (\FD|ALU|somaSub[12]~25  & VCC)) # (!\FD|Registrador_pipeline2|DOUT [87] & (!\FD|ALU|somaSub[12]~25 )))) # (!\FD|ALU|Bnot|Add0~27_combout  & 
// ((\FD|Registrador_pipeline2|DOUT [87] & (!\FD|ALU|somaSub[12]~25 )) # (!\FD|Registrador_pipeline2|DOUT [87] & ((\FD|ALU|somaSub[12]~25 ) # (GND)))))
// \FD|ALU|somaSub[13]~27  = CARRY((\FD|ALU|Bnot|Add0~27_combout  & (!\FD|Registrador_pipeline2|DOUT [87] & !\FD|ALU|somaSub[12]~25 )) # (!\FD|ALU|Bnot|Add0~27_combout  & ((!\FD|ALU|somaSub[12]~25 ) # (!\FD|Registrador_pipeline2|DOUT [87]))))

	.dataa(\FD|ALU|Bnot|Add0~27_combout ),
	.datab(\FD|Registrador_pipeline2|DOUT [87]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[12]~25 ),
	.combout(\FD|ALU|somaSub[13]~26_combout ),
	.cout(\FD|ALU|somaSub[13]~27 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[13]~26 .lut_mask = 16'h9617;
defparam \FD|ALU|somaSub[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N28
cycloneive_lcell_comb \FD|ALU|somaSub[14]~28 (
// Equation(s):
// \FD|ALU|somaSub[14]~28_combout  = ((\FD|Registrador_pipeline2|DOUT [88] $ (\FD|ALU|Bnot|Add0~29_combout  $ (!\FD|ALU|somaSub[13]~27 )))) # (GND)
// \FD|ALU|somaSub[14]~29  = CARRY((\FD|Registrador_pipeline2|DOUT [88] & ((\FD|ALU|Bnot|Add0~29_combout ) # (!\FD|ALU|somaSub[13]~27 ))) # (!\FD|Registrador_pipeline2|DOUT [88] & (\FD|ALU|Bnot|Add0~29_combout  & !\FD|ALU|somaSub[13]~27 )))

	.dataa(\FD|Registrador_pipeline2|DOUT [88]),
	.datab(\FD|ALU|Bnot|Add0~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[13]~27 ),
	.combout(\FD|ALU|somaSub[14]~28_combout ),
	.cout(\FD|ALU|somaSub[14]~29 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[14]~28 .lut_mask = 16'h698E;
defparam \FD|ALU|somaSub[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N30
cycloneive_lcell_comb \FD|ALU|somaSub[15]~30 (
// Equation(s):
// \FD|ALU|somaSub[15]~30_combout  = (\FD|Registrador_pipeline2|DOUT [89] & ((\FD|ALU|Bnot|Add0~31_combout  & (\FD|ALU|somaSub[14]~29  & VCC)) # (!\FD|ALU|Bnot|Add0~31_combout  & (!\FD|ALU|somaSub[14]~29 )))) # (!\FD|Registrador_pipeline2|DOUT [89] & 
// ((\FD|ALU|Bnot|Add0~31_combout  & (!\FD|ALU|somaSub[14]~29 )) # (!\FD|ALU|Bnot|Add0~31_combout  & ((\FD|ALU|somaSub[14]~29 ) # (GND)))))
// \FD|ALU|somaSub[15]~31  = CARRY((\FD|Registrador_pipeline2|DOUT [89] & (!\FD|ALU|Bnot|Add0~31_combout  & !\FD|ALU|somaSub[14]~29 )) # (!\FD|Registrador_pipeline2|DOUT [89] & ((!\FD|ALU|somaSub[14]~29 ) # (!\FD|ALU|Bnot|Add0~31_combout ))))

	.dataa(\FD|Registrador_pipeline2|DOUT [89]),
	.datab(\FD|ALU|Bnot|Add0~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[14]~29 ),
	.combout(\FD|ALU|somaSub[15]~30_combout ),
	.cout(\FD|ALU|somaSub[15]~31 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[15]~30 .lut_mask = 16'h9617;
defparam \FD|ALU|somaSub[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N8
cycloneive_lcell_comb \FD|ALU|opmux|X[15]~33 (
// Equation(s):
// \FD|ALU|opmux|X[15]~33_combout  = (\FD|ALU|opmux|X[15]~32_combout ) # ((!\FD|UC_ULA|ULActrl~4_combout  & (\FD|UC_ULA|ULActrl[1]~6_combout  & \FD|ALU|somaSub[15]~30_combout )))

	.dataa(\FD|UC_ULA|ULActrl~4_combout ),
	.datab(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datac(\FD|ALU|opmux|X[15]~32_combout ),
	.datad(\FD|ALU|somaSub[15]~30_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[15]~33_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[15]~33 .lut_mask = 16'hF4F0;
defparam \FD|ALU|opmux|X[15]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y40_N9
dffeas \FD|Registrador_pipeline3|DOUT[52] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|ALU|opmux|X[15]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [52]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[52] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[52] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y39_N5
dffeas \FD|Registrador_pipeline4|DOUT[20] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline3|DOUT [52]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[20] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N28
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[41]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[41]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline3|DOUT [20]),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[41]~feeder .lut_mask = 16'hFF00;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y39_N29
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[41] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N22
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[42]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[42]~feeder .lut_mask = 16'hFFFF;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y39_N23
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[42] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N23
dffeas \FD|Banco_Regis|registers~1014 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[16]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1014_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1014 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1014 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N5
dffeas \FD|Banco_Regis|registers~758 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[16]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~758_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~758 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~758 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~630feeder (
// Equation(s):
// \FD|Banco_Regis|registers~630feeder_combout  = \FD|muxDepoisULA|X[16]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[16]~15_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~630feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~630feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~630feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N17
dffeas \FD|Banco_Regis|registers~630 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~630feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2355_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~630_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~630 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~630 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N29
dffeas \FD|Banco_Regis|registers~886 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[16]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~886_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~886 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~886 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~2002 (
// Equation(s):
// \FD|Banco_Regis|registers~2002_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~886_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (\FD|Banco_Regis|registers~630_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Banco_Regis|registers~630_q ),
	.datab(\FD|Banco_Regis|registers~886_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2002_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2002 .lut_mask = 16'hF0CA;
defparam \FD|Banco_Regis|registers~2002 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~2003 (
// Equation(s):
// \FD|Banco_Regis|registers~2003_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~2002_combout  & (\FD|Banco_Regis|registers~1014_q )) # (!\FD|Banco_Regis|registers~2002_combout  & 
// ((\FD|Banco_Regis|registers~758_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~2002_combout ))))

	.dataa(\FD|Banco_Regis|registers~1014_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~758_q ),
	.datad(\FD|Banco_Regis|registers~2002_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2003_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2003 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~2003 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N31
dffeas \FD|Banco_Regis|registers~1046 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[16]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2373_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1046_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1046 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1046 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~918feeder (
// Equation(s):
// \FD|Banco_Regis|registers~918feeder_combout  = \FD|muxDepoisULA|X[16]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[16]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~918feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~918feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~918feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N29
dffeas \FD|Banco_Regis|registers~918 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~918feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2369_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~918_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~918 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~918 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y40_N31
dffeas \FD|Banco_Regis|registers~790 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[16]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2367_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~790_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~790 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~790 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y40_N25
dffeas \FD|Banco_Regis|registers~662 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[16]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2371_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~662_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~662 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~662 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~2009 (
// Equation(s):
// \FD|Banco_Regis|registers~2009_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~790_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// ((\FD|Banco_Regis|registers~662_q )))))

	.dataa(\FD|Banco_Regis|registers~790_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~662_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2009_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2009 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~2009 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~2010 (
// Equation(s):
// \FD|Banco_Regis|registers~2010_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~2009_combout  & (\FD|Banco_Regis|registers~1046_q )) # (!\FD|Banco_Regis|registers~2009_combout  & 
// ((\FD|Banco_Regis|registers~918_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~2009_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~1046_q ),
	.datac(\FD|Banco_Regis|registers~918_q ),
	.datad(\FD|Banco_Regis|registers~2009_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2010_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2010 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~2010 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~854feeder (
// Equation(s):
// \FD|Banco_Regis|registers~854feeder_combout  = \FD|muxDepoisULA|X[16]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[16]~15_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~854feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~854feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~854feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N15
dffeas \FD|Banco_Regis|registers~854 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~854feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~854_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~854 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~854 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N3
dffeas \FD|Banco_Regis|registers~982 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[16]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~982_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~982 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~982 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~598feeder (
// Equation(s):
// \FD|Banco_Regis|registers~598feeder_combout  = \FD|muxDepoisULA|X[16]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[16]~15_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~598feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~598feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~598feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N21
dffeas \FD|Banco_Regis|registers~598 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~598feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~598_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~598 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~598 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N25
dffeas \FD|Banco_Regis|registers~726 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[16]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~726_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~726 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~726 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~2004 (
// Equation(s):
// \FD|Banco_Regis|registers~2004_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~726_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// (\FD|Banco_Regis|registers~598_q ))))

	.dataa(\FD|Banco_Regis|registers~598_q ),
	.datab(\FD|Banco_Regis|registers~726_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2004_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2004 .lut_mask = 16'hFC0A;
defparam \FD|Banco_Regis|registers~2004 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~2005 (
// Equation(s):
// \FD|Banco_Regis|registers~2005_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~2004_combout  & ((\FD|Banco_Regis|registers~982_q ))) # (!\FD|Banco_Regis|registers~2004_combout  & 
// (\FD|Banco_Regis|registers~854_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~2004_combout ))))

	.dataa(\FD|Banco_Regis|registers~854_q ),
	.datab(\FD|Banco_Regis|registers~982_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\FD|Banco_Regis|registers~2004_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2005_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2005 .lut_mask = 16'hCFA0;
defparam \FD|Banco_Regis|registers~2005 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~566feeder (
// Equation(s):
// \FD|Banco_Regis|registers~566feeder_combout  = \FD|muxDepoisULA|X[16]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[16]~15_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~566feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~566feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~566feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N15
dffeas \FD|Banco_Regis|registers~566 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~566feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2363_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~566_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~566 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~566 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N23
dffeas \FD|Banco_Regis|registers~822 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[16]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2359_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~822_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~822 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~822 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~2006 (
// Equation(s):
// \FD|Banco_Regis|registers~2006_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~822_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (\FD|Banco_Regis|registers~566_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Banco_Regis|registers~566_q ),
	.datab(\FD|Banco_Regis|registers~822_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2006_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2006 .lut_mask = 16'hF0CA;
defparam \FD|Banco_Regis|registers~2006 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N9
dffeas \FD|Banco_Regis|registers~694 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[16]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2361_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~694_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~694 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~694 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N19
dffeas \FD|Banco_Regis|registers~950 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[16]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2365_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~950_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~950 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~950 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~2007 (
// Equation(s):
// \FD|Banco_Regis|registers~2007_combout  = (\FD|Banco_Regis|registers~2006_combout  & (((\FD|Banco_Regis|registers~950_q ) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # (!\FD|Banco_Regis|registers~2006_combout  & 
// (\FD|Banco_Regis|registers~694_q  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Banco_Regis|registers~2006_combout ),
	.datab(\FD|Banco_Regis|registers~694_q ),
	.datac(\FD|Banco_Regis|registers~950_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2007_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2007 .lut_mask = 16'hE4AA;
defparam \FD|Banco_Regis|registers~2007 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~2008 (
// Equation(s):
// \FD|Banco_Regis|registers~2008_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~2005_combout )) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~2007_combout )))))

	.dataa(\FD|Banco_Regis|registers~2005_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\FD|Banco_Regis|registers~2007_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2008_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2008 .lut_mask = 16'hE3E0;
defparam \FD|Banco_Regis|registers~2008 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~2011 (
// Equation(s):
// \FD|Banco_Regis|registers~2011_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~2008_combout  & ((\FD|Banco_Regis|registers~2010_combout ))) # (!\FD|Banco_Regis|registers~2008_combout  & 
// (\FD|Banco_Regis|registers~2003_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~2008_combout ))))

	.dataa(\FD|Banco_Regis|registers~2003_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~2010_combout ),
	.datad(\FD|Banco_Regis|registers~2008_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2011_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2011 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~2011 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N31
dffeas \FD|Banco_Regis|registers~406 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[16]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2381_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~406_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~406 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~406 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y36_N31
dffeas \FD|Banco_Regis|registers~374 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[16]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~374_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~374 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~374 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y36_N1
dffeas \FD|Banco_Regis|registers~342 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[16]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2378_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~342 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~342 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y36_N1
dffeas \FD|Banco_Regis|registers~310 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[16]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2380_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~310 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~310 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~2012 (
// Equation(s):
// \FD|Banco_Regis|registers~2012_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~342_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & 
// ((\FD|Banco_Regis|registers~310_q )))))

	.dataa(\FD|Banco_Regis|registers~342_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~310_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2012_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2012 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~2012 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~2013 (
// Equation(s):
// \FD|Banco_Regis|registers~2013_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~2012_combout  & (\FD|Banco_Regis|registers~406_q )) # (!\FD|Banco_Regis|registers~2012_combout  & 
// ((\FD|Banco_Regis|registers~374_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~2012_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~406_q ),
	.datac(\FD|Banco_Regis|registers~374_q ),
	.datad(\FD|Banco_Regis|registers~2012_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2013_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2013 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~2013 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~534feeder (
// Equation(s):
// \FD|Banco_Regis|registers~534feeder_combout  = \FD|muxDepoisULA|X[16]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[16]~15_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~534feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~534feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~534feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N13
dffeas \FD|Banco_Regis|registers~534 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~534feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~534_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~534 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~534 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y40_N25
dffeas \FD|Banco_Regis|registers~502 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[16]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~502_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~502 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~502 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y40_N7
dffeas \FD|Banco_Regis|registers~438 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[16]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~438_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~438 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~438 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~2019 (
// Equation(s):
// \FD|Banco_Regis|registers~2019_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~502_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~438_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~502_q ),
	.datac(\FD|Banco_Regis|registers~438_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2019_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2019 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~2019 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~2020 (
// Equation(s):
// \FD|Banco_Regis|registers~2020_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~2019_combout  & (\FD|Banco_Regis|registers~534_q )) # (!\FD|Banco_Regis|registers~2019_combout  & 
// ((\FD|Banco_Regis|registers~470_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~2019_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~534_q ),
	.datac(\FD|Banco_Regis|registers~470_q ),
	.datad(\FD|Banco_Regis|registers~2019_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2020_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2020 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~2020 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N15
dffeas \FD|Banco_Regis|registers~118 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[16]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2383_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~118 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~118 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N9
dffeas \FD|Banco_Regis|registers~150 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[16]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~150 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~150 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N3
dffeas \FD|Banco_Regis|registers~86 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[16]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2382_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~86 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N9
dffeas \FD|Banco_Regis|registers~54 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[16]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~54 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~2016 (
// Equation(s):
// \FD|Banco_Regis|registers~2016_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~86_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & 
// ((\FD|Banco_Regis|registers~54_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~86_q ),
	.datac(\FD|Banco_Regis|registers~54_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2016_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2016 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~2016 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~2017 (
// Equation(s):
// \FD|Banco_Regis|registers~2017_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~2016_combout  & ((\FD|Banco_Regis|registers~150_q ))) # (!\FD|Banco_Regis|registers~2016_combout  & 
// (\FD|Banco_Regis|registers~118_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~2016_combout ))))

	.dataa(\FD|Banco_Regis|registers~118_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~150_q ),
	.datad(\FD|Banco_Regis|registers~2016_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2017_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2017 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~2017 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~214feeder (
// Equation(s):
// \FD|Banco_Regis|registers~214feeder_combout  = \FD|muxDepoisULA|X[16]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[16]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~214feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~214feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~214feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N17
dffeas \FD|Banco_Regis|registers~214 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~214feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2375_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~214 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~214 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~182feeder (
// Equation(s):
// \FD|Banco_Regis|registers~182feeder_combout  = \FD|muxDepoisULA|X[16]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[16]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~182feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~182feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~182feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N11
dffeas \FD|Banco_Regis|registers~182 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~182feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2376_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~182 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~182 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N5
dffeas \FD|Banco_Regis|registers~246 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[16]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2374_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~246 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~246 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~2014 (
// Equation(s):
// \FD|Banco_Regis|registers~2014_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~246_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & 
// (\FD|Banco_Regis|registers~182_q ))))

	.dataa(\FD|Banco_Regis|registers~182_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~246_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2014_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2014 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~2014 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N17
dffeas \FD|Banco_Regis|registers~278 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[16]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~278 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~278 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~2015 (
// Equation(s):
// \FD|Banco_Regis|registers~2015_combout  = (\FD|Banco_Regis|registers~2014_combout  & (((\FD|Banco_Regis|registers~278_q ) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # (!\FD|Banco_Regis|registers~2014_combout  & 
// (\FD|Banco_Regis|registers~214_q  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\FD|Banco_Regis|registers~214_q ),
	.datab(\FD|Banco_Regis|registers~2014_combout ),
	.datac(\FD|Banco_Regis|registers~278_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2015_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2015 .lut_mask = 16'hE2CC;
defparam \FD|Banco_Regis|registers~2015 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~2018 (
// Equation(s):
// \FD|Banco_Regis|registers~2018_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ) # ((\FD|Banco_Regis|registers~2015_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (\FD|Banco_Regis|registers~2017_combout )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~2017_combout ),
	.datad(\FD|Banco_Regis|registers~2015_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2018_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2018 .lut_mask = 16'hBA98;
defparam \FD|Banco_Regis|registers~2018 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~2021 (
// Equation(s):
// \FD|Banco_Regis|registers~2021_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~2018_combout  & ((\FD|Banco_Regis|registers~2020_combout ))) # (!\FD|Banco_Regis|registers~2018_combout  & 
// (\FD|Banco_Regis|registers~2013_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~2018_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~2013_combout ),
	.datac(\FD|Banco_Regis|registers~2020_combout ),
	.datad(\FD|Banco_Regis|registers~2018_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2021_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2021 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~2021 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N2
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg1[16]~15 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg1[16]~15_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & (((\FD|Banco_Regis|registers~2011_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & 
// (!\FD|Banco_Regis|Equal0~0_combout  & ((\FD|Banco_Regis|registers~2021_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25 ),
	.datab(\FD|Banco_Regis|Equal0~0_combout ),
	.datac(\FD|Banco_Regis|registers~2011_combout ),
	.datad(\FD|Banco_Regis|registers~2021_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg1[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg1[16]~15 .lut_mask = 16'hB1A0;
defparam \FD|Banco_Regis|DadoLidoReg1[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N3
dffeas \FD|Registrador_pipeline2|DOUT[90] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg1[16]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [90]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[90] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[90] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N0
cycloneive_lcell_comb \FD|muxAntesULA|X[16]~15 (
// Equation(s):
// \FD|muxAntesULA|X[16]~15_combout  = (\FD|Registrador_pipeline2|DOUT [138] & (\FD|Registrador_pipeline2|DOUT [41])) # (!\FD|Registrador_pipeline2|DOUT [138] & ((\FD|Registrador_pipeline2|DOUT [58])))

	.dataa(gnd),
	.datab(\FD|Registrador_pipeline2|DOUT [41]),
	.datac(\FD|Registrador_pipeline2|DOUT [58]),
	.datad(\FD|Registrador_pipeline2|DOUT [138]),
	.cin(gnd),
	.combout(\FD|muxAntesULA|X[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxAntesULA|X[16]~15 .lut_mask = 16'hCCF0;
defparam \FD|muxAntesULA|X[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N0
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~33 (
// Equation(s):
// \FD|ALU|Bnot|Add0~33_combout  = (\FD|ALU|Bnot|Add0~32  & ((\FD|UC_ULA|ULActrl[2]~1_combout  $ (\FD|muxAntesULA|X[16]~15_combout )))) # (!\FD|ALU|Bnot|Add0~32  & (\FD|UC_ULA|ULActrl[2]~1_combout  $ (\FD|muxAntesULA|X[16]~15_combout  $ (VCC))))
// \FD|ALU|Bnot|Add0~34  = CARRY((!\FD|ALU|Bnot|Add0~32  & (\FD|UC_ULA|ULActrl[2]~1_combout  $ (\FD|muxAntesULA|X[16]~15_combout ))))

	.dataa(\FD|UC_ULA|ULActrl[2]~1_combout ),
	.datab(\FD|muxAntesULA|X[16]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~32 ),
	.combout(\FD|ALU|Bnot|Add0~33_combout ),
	.cout(\FD|ALU|Bnot|Add0~34 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~33 .lut_mask = 16'h6906;
defparam \FD|ALU|Bnot|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N14
cycloneive_lcell_comb \FD|ALU|opmux|X[16]~30 (
// Equation(s):
// \FD|ALU|opmux|X[16]~30_combout  = (!\FD|UC_ULA|ULActrl[1]~6_combout  & ((\FD|UC_ULA|ULActrl~4_combout  & ((\FD|Registrador_pipeline2|DOUT [90]) # (\FD|ALU|Bnot|Add0~33_combout ))) # (!\FD|UC_ULA|ULActrl~4_combout  & (\FD|Registrador_pipeline2|DOUT [90] & 
// \FD|ALU|Bnot|Add0~33_combout ))))

	.dataa(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datab(\FD|UC_ULA|ULActrl~4_combout ),
	.datac(\FD|Registrador_pipeline2|DOUT [90]),
	.datad(\FD|ALU|Bnot|Add0~33_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[16]~30_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[16]~30 .lut_mask = 16'h5440;
defparam \FD|ALU|opmux|X[16]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N0
cycloneive_lcell_comb \FD|ALU|somaSub[16]~32 (
// Equation(s):
// \FD|ALU|somaSub[16]~32_combout  = ((\FD|ALU|Bnot|Add0~33_combout  $ (\FD|Registrador_pipeline2|DOUT [90] $ (!\FD|ALU|somaSub[15]~31 )))) # (GND)
// \FD|ALU|somaSub[16]~33  = CARRY((\FD|ALU|Bnot|Add0~33_combout  & ((\FD|Registrador_pipeline2|DOUT [90]) # (!\FD|ALU|somaSub[15]~31 ))) # (!\FD|ALU|Bnot|Add0~33_combout  & (\FD|Registrador_pipeline2|DOUT [90] & !\FD|ALU|somaSub[15]~31 )))

	.dataa(\FD|ALU|Bnot|Add0~33_combout ),
	.datab(\FD|Registrador_pipeline2|DOUT [90]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[15]~31 ),
	.combout(\FD|ALU|somaSub[16]~32_combout ),
	.cout(\FD|ALU|somaSub[16]~33 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[16]~32 .lut_mask = 16'h698E;
defparam \FD|ALU|somaSub[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N2
cycloneive_lcell_comb \FD|ALU|opmux|X[16]~31 (
// Equation(s):
// \FD|ALU|opmux|X[16]~31_combout  = (\FD|ALU|opmux|X[16]~30_combout ) # ((\FD|UC_ULA|ULActrl[1]~6_combout  & (!\FD|UC_ULA|ULActrl~4_combout  & \FD|ALU|somaSub[16]~32_combout )))

	.dataa(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datab(\FD|ALU|opmux|X[16]~30_combout ),
	.datac(\FD|UC_ULA|ULActrl~4_combout ),
	.datad(\FD|ALU|somaSub[16]~32_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[16]~31_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[16]~31 .lut_mask = 16'hCECC;
defparam \FD|ALU|opmux|X[16]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y36_N3
dffeas \FD|Registrador_pipeline3|DOUT[53] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|ALU|opmux|X[16]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [53]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[53] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[53] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y36_N9
dffeas \FD|Registrador_pipeline4|DOUT[21] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline3|DOUT [53]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[21] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N12
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[45]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[45]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline3|DOUT [22]),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[45]~feeder .lut_mask = 16'hFF00;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y35_N13
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[45] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[45]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [45]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N18
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[46]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[46]~feeder .lut_mask = 16'hFFFF;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y35_N19
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[46] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [46]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y36_N7
dffeas \FD|Banco_Regis|registers~344 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[18]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2378_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~344 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~344 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y33_N11
dffeas \FD|Banco_Regis|registers~312 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[18]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2380_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~312 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~312 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1972 (
// Equation(s):
// \FD|Banco_Regis|registers~1972_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~344_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & 
// ((\FD|Banco_Regis|registers~312_q )))))

	.dataa(\FD|Banco_Regis|registers~344_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~312_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1972_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1972 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~1972 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N1
dffeas \FD|Banco_Regis|registers~376 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[18]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~376_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~376 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~376 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y39_N9
dffeas \FD|Banco_Regis|registers~408 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[18]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2381_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~408_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~408 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~408 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1973 (
// Equation(s):
// \FD|Banco_Regis|registers~1973_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~1972_combout  & ((\FD|Banco_Regis|registers~408_q ))) # (!\FD|Banco_Regis|registers~1972_combout  & 
// (\FD|Banco_Regis|registers~376_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Banco_Regis|registers~1972_combout ))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~1972_combout ),
	.datac(\FD|Banco_Regis|registers~376_q ),
	.datad(\FD|Banco_Regis|registers~408_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1973_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1973 .lut_mask = 16'hEC64;
defparam \FD|Banco_Regis|registers~1973 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N29
dffeas \FD|Banco_Regis|registers~472 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[18]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~472_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~472 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~472 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~440feeder (
// Equation(s):
// \FD|Banco_Regis|registers~440feeder_combout  = \FD|muxDepoisULA|X[18]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[18]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~440feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~440feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~440feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y40_N3
dffeas \FD|Banco_Regis|registers~440 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~440feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~440_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~440 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~440 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y40_N9
dffeas \FD|Banco_Regis|registers~504 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[18]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~504_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~504 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~504 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1979 (
// Equation(s):
// \FD|Banco_Regis|registers~1979_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~504_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Banco_Regis|registers~440_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\FD|Banco_Regis|registers~440_q ),
	.datab(\FD|Banco_Regis|registers~504_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1979_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1979 .lut_mask = 16'hF0CA;
defparam \FD|Banco_Regis|registers~1979 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1980 (
// Equation(s):
// \FD|Banco_Regis|registers~1980_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~1979_combout  & (\FD|Banco_Regis|registers~536_q )) # (!\FD|Banco_Regis|registers~1979_combout  & 
// ((\FD|Banco_Regis|registers~472_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~1979_combout ))))

	.dataa(\FD|Banco_Regis|registers~536_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~472_q ),
	.datad(\FD|Banco_Regis|registers~1979_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1980_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1980 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1980 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N1
dffeas \FD|Banco_Regis|registers~120 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[18]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2383_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~120 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~120 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N19
dffeas \FD|Banco_Regis|registers~152 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[18]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~152 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~152 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~56feeder (
// Equation(s):
// \FD|Banco_Regis|registers~56feeder_combout  = \FD|muxDepoisULA|X[18]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[18]~13_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~56feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~56feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~56feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N11
dffeas \FD|Banco_Regis|registers~56 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~56feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~56 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~88feeder (
// Equation(s):
// \FD|Banco_Regis|registers~88feeder_combout  = \FD|muxDepoisULA|X[18]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[18]~13_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~88feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~88feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~88feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N25
dffeas \FD|Banco_Regis|registers~88 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~88feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2382_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~88 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~88 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1976 (
// Equation(s):
// \FD|Banco_Regis|registers~1976_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~88_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~56_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\FD|Banco_Regis|registers~56_q ),
	.datab(\FD|Banco_Regis|registers~88_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1976_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1976 .lut_mask = 16'hF0CA;
defparam \FD|Banco_Regis|registers~1976 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1977 (
// Equation(s):
// \FD|Banco_Regis|registers~1977_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~1976_combout  & ((\FD|Banco_Regis|registers~152_q ))) # (!\FD|Banco_Regis|registers~1976_combout  & 
// (\FD|Banco_Regis|registers~120_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~1976_combout ))))

	.dataa(\FD|Banco_Regis|registers~120_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~152_q ),
	.datad(\FD|Banco_Regis|registers~1976_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1977_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1977 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1977 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N5
dffeas \FD|Banco_Regis|registers~216 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[18]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2375_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~216 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~216 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y32_N23
dffeas \FD|Banco_Regis|registers~280 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[18]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~280 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~280 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N21
dffeas \FD|Banco_Regis|registers~248 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[18]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2374_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~248 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~248 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N23
dffeas \FD|Banco_Regis|registers~184 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[18]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2376_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~184 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~184 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1974 (
// Equation(s):
// \FD|Banco_Regis|registers~1974_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Banco_Regis|registers~248_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & 
// ((\FD|Banco_Regis|registers~184_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~248_q ),
	.datac(\FD|Banco_Regis|registers~184_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1974_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1974 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~1974 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1975 (
// Equation(s):
// \FD|Banco_Regis|registers~1975_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~1974_combout  & ((\FD|Banco_Regis|registers~280_q ))) # (!\FD|Banco_Regis|registers~1974_combout  & 
// (\FD|Banco_Regis|registers~216_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~1974_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~216_q ),
	.datac(\FD|Banco_Regis|registers~280_q ),
	.datad(\FD|Banco_Regis|registers~1974_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1975_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1975 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1975 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1978 (
// Equation(s):
// \FD|Banco_Regis|registers~1978_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ) # (\FD|Banco_Regis|registers~1975_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~1977_combout  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )))

	.dataa(\FD|Banco_Regis|registers~1977_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\FD|Banco_Regis|registers~1975_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1978_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1978 .lut_mask = 16'hCEC2;
defparam \FD|Banco_Regis|registers~1978 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1981 (
// Equation(s):
// \FD|Banco_Regis|registers~1981_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~1978_combout  & ((\FD|Banco_Regis|registers~1980_combout ))) # (!\FD|Banco_Regis|registers~1978_combout  & 
// (\FD|Banco_Regis|registers~1973_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~1978_combout ))))

	.dataa(\FD|Banco_Regis|registers~1973_combout ),
	.datab(\FD|Banco_Regis|registers~1980_combout ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\FD|Banco_Regis|registers~1978_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1981_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1981 .lut_mask = 16'hCFA0;
defparam \FD|Banco_Regis|registers~1981 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N23
dffeas \FD|Banco_Regis|registers~1048 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[18]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2373_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1048_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1048 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1048 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y40_N3
dffeas \FD|Banco_Regis|registers~920 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[18]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2369_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~920_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~920 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~920 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~792feeder (
// Equation(s):
// \FD|Banco_Regis|registers~792feeder_combout  = \FD|muxDepoisULA|X[18]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[18]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~792feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~792feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~792feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N3
dffeas \FD|Banco_Regis|registers~792 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~792feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2367_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~792_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~792 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~792 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~664feeder (
// Equation(s):
// \FD|Banco_Regis|registers~664feeder_combout  = \FD|muxDepoisULA|X[18]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[18]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~664feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~664feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~664feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N29
dffeas \FD|Banco_Regis|registers~664 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~664feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2371_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~664_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~664 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~664 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1969 (
// Equation(s):
// \FD|Banco_Regis|registers~1969_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~792_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// ((\FD|Banco_Regis|registers~664_q )))))

	.dataa(\FD|Banco_Regis|registers~792_q ),
	.datab(\FD|Banco_Regis|registers~664_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1969_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1969 .lut_mask = 16'hFA0C;
defparam \FD|Banco_Regis|registers~1969 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1970 (
// Equation(s):
// \FD|Banco_Regis|registers~1970_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~1969_combout  & (\FD|Banco_Regis|registers~1048_q )) # (!\FD|Banco_Regis|registers~1969_combout  & 
// ((\FD|Banco_Regis|registers~920_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~1969_combout ))))

	.dataa(\FD|Banco_Regis|registers~1048_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~920_q ),
	.datad(\FD|Banco_Regis|registers~1969_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1970_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1970 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1970 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N19
dffeas \FD|Banco_Regis|registers~888 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[18]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~888_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~888 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~888 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N27
dffeas \FD|Banco_Regis|registers~632 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[18]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2355_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~632_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~632 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~632 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1962 (
// Equation(s):
// \FD|Banco_Regis|registers~1962_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~888_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~632_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Banco_Regis|registers~888_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~632_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1962_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1962 .lut_mask = 16'hCCB8;
defparam \FD|Banco_Regis|registers~1962 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N29
dffeas \FD|Banco_Regis|registers~1016 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[18]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1016_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1016 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1016 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N5
dffeas \FD|Banco_Regis|registers~760 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[18]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~760_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~760 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~760 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1963 (
// Equation(s):
// \FD|Banco_Regis|registers~1963_combout  = (\FD|Banco_Regis|registers~1962_combout  & ((\FD|Banco_Regis|registers~1016_q ) # ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # (!\FD|Banco_Regis|registers~1962_combout  & 
// (((\FD|Banco_Regis|registers~760_q  & \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Banco_Regis|registers~1962_combout ),
	.datab(\FD|Banco_Regis|registers~1016_q ),
	.datac(\FD|Banco_Regis|registers~760_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1963_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1963 .lut_mask = 16'hD8AA;
defparam \FD|Banco_Regis|registers~1963 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N25
dffeas \FD|Banco_Regis|registers~856 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[18]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~856_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~856 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~856 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N15
dffeas \FD|Banco_Regis|registers~984 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[18]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~984_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~984 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~984 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N13
dffeas \FD|Banco_Regis|registers~728 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[18]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~728_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~728 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~728 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N3
dffeas \FD|Banco_Regis|registers~600 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[18]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~600_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~600 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~600 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1964 (
// Equation(s):
// \FD|Banco_Regis|registers~1964_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~728_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// ((\FD|Banco_Regis|registers~600_q )))))

	.dataa(\FD|Banco_Regis|registers~728_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~600_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1964_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1964 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~1964 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1965 (
// Equation(s):
// \FD|Banco_Regis|registers~1965_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~1964_combout  & ((\FD|Banco_Regis|registers~984_q ))) # (!\FD|Banco_Regis|registers~1964_combout  & 
// (\FD|Banco_Regis|registers~856_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~1964_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~856_q ),
	.datac(\FD|Banco_Regis|registers~984_q ),
	.datad(\FD|Banco_Regis|registers~1964_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1965_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1965 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1965 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N23
dffeas \FD|Banco_Regis|registers~696 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[18]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2361_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~696_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~696 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~696 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N27
dffeas \FD|Banco_Regis|registers~952 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[18]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2365_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~952_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~952 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~952 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~824feeder (
// Equation(s):
// \FD|Banco_Regis|registers~824feeder_combout  = \FD|muxDepoisULA|X[18]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[18]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~824feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~824feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~824feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N13
dffeas \FD|Banco_Regis|registers~824 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~824feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2359_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~824_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~824 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~824 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N27
dffeas \FD|Banco_Regis|registers~568 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[18]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2363_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~568_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~568 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~568 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1966 (
// Equation(s):
// \FD|Banco_Regis|registers~1966_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~824_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~568_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Banco_Regis|registers~824_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~568_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1966_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1966 .lut_mask = 16'hCCB8;
defparam \FD|Banco_Regis|registers~1966 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1967 (
// Equation(s):
// \FD|Banco_Regis|registers~1967_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~1966_combout  & ((\FD|Banco_Regis|registers~952_q ))) # (!\FD|Banco_Regis|registers~1966_combout  & 
// (\FD|Banco_Regis|registers~696_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~1966_combout ))))

	.dataa(\FD|Banco_Regis|registers~696_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~952_q ),
	.datad(\FD|Banco_Regis|registers~1966_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1967_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1967 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1967 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1968 (
// Equation(s):
// \FD|Banco_Regis|registers~1968_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ) # ((\FD|Banco_Regis|registers~1965_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~1967_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~1965_combout ),
	.datad(\FD|Banco_Regis|registers~1967_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1968_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1968 .lut_mask = 16'hB9A8;
defparam \FD|Banco_Regis|registers~1968 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1971 (
// Equation(s):
// \FD|Banco_Regis|registers~1971_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~1968_combout  & (\FD|Banco_Regis|registers~1970_combout )) # (!\FD|Banco_Regis|registers~1968_combout  & 
// ((\FD|Banco_Regis|registers~1963_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~1968_combout ))))

	.dataa(\FD|Banco_Regis|registers~1970_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~1963_combout ),
	.datad(\FD|Banco_Regis|registers~1968_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1971_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1971 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1971 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N28
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg1[18]~13 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg1[18]~13_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & (((\FD|Banco_Regis|registers~1971_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & 
// (!\FD|Banco_Regis|Equal0~0_combout  & (\FD|Banco_Regis|registers~1981_combout )))

	.dataa(\FD|Banco_Regis|Equal0~0_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25 ),
	.datac(\FD|Banco_Regis|registers~1981_combout ),
	.datad(\FD|Banco_Regis|registers~1971_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg1[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg1[18]~13 .lut_mask = 16'hDC10;
defparam \FD|Banco_Regis|DadoLidoReg1[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N29
dffeas \FD|Registrador_pipeline2|DOUT[92] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg1[18]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [92]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[92] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[92] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N24
cycloneive_lcell_comb \FD|muxAntesULA|X[18]~13 (
// Equation(s):
// \FD|muxAntesULA|X[18]~13_combout  = (\FD|Registrador_pipeline2|DOUT [138] & (\FD|Registrador_pipeline2|DOUT [41])) # (!\FD|Registrador_pipeline2|DOUT [138] & ((\FD|Registrador_pipeline2|DOUT [60])))

	.dataa(gnd),
	.datab(\FD|Registrador_pipeline2|DOUT [41]),
	.datac(\FD|Registrador_pipeline2|DOUT [60]),
	.datad(\FD|Registrador_pipeline2|DOUT [138]),
	.cin(gnd),
	.combout(\FD|muxAntesULA|X[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxAntesULA|X[18]~13 .lut_mask = 16'hCCF0;
defparam \FD|muxAntesULA|X[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N26
cycloneive_lcell_comb \FD|muxAntesULA|X[17]~14 (
// Equation(s):
// \FD|muxAntesULA|X[17]~14_combout  = (\FD|Registrador_pipeline2|DOUT [138] & (\FD|Registrador_pipeline2|DOUT [41])) # (!\FD|Registrador_pipeline2|DOUT [138] & ((\FD|Registrador_pipeline2|DOUT [59])))

	.dataa(\FD|Registrador_pipeline2|DOUT [41]),
	.datab(gnd),
	.datac(\FD|Registrador_pipeline2|DOUT [59]),
	.datad(\FD|Registrador_pipeline2|DOUT [138]),
	.cin(gnd),
	.combout(\FD|muxAntesULA|X[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxAntesULA|X[17]~14 .lut_mask = 16'hAAF0;
defparam \FD|muxAntesULA|X[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N2
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~35 (
// Equation(s):
// \FD|ALU|Bnot|Add0~35_combout  = (\FD|ALU|Bnot|Add0~34  & (\FD|UC_ULA|ULActrl[2]~1_combout  $ ((!\FD|muxAntesULA|X[17]~14_combout )))) # (!\FD|ALU|Bnot|Add0~34  & ((\FD|UC_ULA|ULActrl[2]~1_combout  $ (\FD|muxAntesULA|X[17]~14_combout )) # (GND)))
// \FD|ALU|Bnot|Add0~36  = CARRY((\FD|UC_ULA|ULActrl[2]~1_combout  $ (!\FD|muxAntesULA|X[17]~14_combout )) # (!\FD|ALU|Bnot|Add0~34 ))

	.dataa(\FD|UC_ULA|ULActrl[2]~1_combout ),
	.datab(\FD|muxAntesULA|X[17]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~34 ),
	.combout(\FD|ALU|Bnot|Add0~35_combout ),
	.cout(\FD|ALU|Bnot|Add0~36 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~35 .lut_mask = 16'h969F;
defparam \FD|ALU|Bnot|Add0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N4
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~37 (
// Equation(s):
// \FD|ALU|Bnot|Add0~37_combout  = (\FD|ALU|Bnot|Add0~36  & ((\FD|UC_ULA|ULActrl[2]~1_combout  $ (\FD|muxAntesULA|X[18]~13_combout )))) # (!\FD|ALU|Bnot|Add0~36  & (\FD|UC_ULA|ULActrl[2]~1_combout  $ (\FD|muxAntesULA|X[18]~13_combout  $ (VCC))))
// \FD|ALU|Bnot|Add0~38  = CARRY((!\FD|ALU|Bnot|Add0~36  & (\FD|UC_ULA|ULActrl[2]~1_combout  $ (\FD|muxAntesULA|X[18]~13_combout ))))

	.dataa(\FD|UC_ULA|ULActrl[2]~1_combout ),
	.datab(\FD|muxAntesULA|X[18]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~36 ),
	.combout(\FD|ALU|Bnot|Add0~37_combout ),
	.cout(\FD|ALU|Bnot|Add0~38 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~37 .lut_mask = 16'h6906;
defparam \FD|ALU|Bnot|Add0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1047feeder (
// Equation(s):
// \FD|Banco_Regis|registers~1047feeder_combout  = \FD|muxDepoisULA|X[17]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[17]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1047feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1047feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~1047feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N27
dffeas \FD|Banco_Regis|registers~1047 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~1047feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2373_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1047_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1047 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1047 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~919feeder (
// Equation(s):
// \FD|Banco_Regis|registers~919feeder_combout  = \FD|muxDepoisULA|X[17]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[17]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~919feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~919feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~919feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N5
dffeas \FD|Banco_Regis|registers~919 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~919feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2369_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~919_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~919 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~919 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N5
dffeas \FD|Banco_Regis|registers~663 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[17]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2371_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~663_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~663 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~663 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1989 (
// Equation(s):
// \FD|Banco_Regis|registers~1989_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~919_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~663_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~919_q ),
	.datac(\FD|Banco_Regis|registers~663_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1989_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1989 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~1989 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N19
dffeas \FD|Banco_Regis|registers~791 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[17]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2367_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~791_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~791 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~791 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1990 (
// Equation(s):
// \FD|Banco_Regis|registers~1990_combout  = (\FD|Banco_Regis|registers~1989_combout  & ((\FD|Banco_Regis|registers~1047_q ) # ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # (!\FD|Banco_Regis|registers~1989_combout  & 
// (((\FD|Banco_Regis|registers~791_q  & \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Banco_Regis|registers~1047_q ),
	.datab(\FD|Banco_Regis|registers~1989_combout ),
	.datac(\FD|Banco_Regis|registers~791_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1990_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1990 .lut_mask = 16'hB8CC;
defparam \FD|Banco_Regis|registers~1990 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N27
dffeas \FD|Banco_Regis|registers~983 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[17]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~983_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~983 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~983 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N13
dffeas \FD|Banco_Regis|registers~855 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[17]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~855_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~855 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~855 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~599feeder (
// Equation(s):
// \FD|Banco_Regis|registers~599feeder_combout  = \FD|muxDepoisULA|X[17]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[17]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~599feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~599feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~599feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N13
dffeas \FD|Banco_Regis|registers~599 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~599feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~599_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~599 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~599 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1982 (
// Equation(s):
// \FD|Banco_Regis|registers~1982_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~855_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~599_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Banco_Regis|registers~855_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~599_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1982_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1982 .lut_mask = 16'hCCB8;
defparam \FD|Banco_Regis|registers~1982 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N17
dffeas \FD|Banco_Regis|registers~727 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[17]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~727_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~727 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~727 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1983 (
// Equation(s):
// \FD|Banco_Regis|registers~1983_combout  = (\FD|Banco_Regis|registers~1982_combout  & ((\FD|Banco_Regis|registers~983_q ) # ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # (!\FD|Banco_Regis|registers~1982_combout  & 
// (((\FD|Banco_Regis|registers~727_q  & \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Banco_Regis|registers~983_q ),
	.datab(\FD|Banco_Regis|registers~1982_combout ),
	.datac(\FD|Banco_Regis|registers~727_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1983_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1983 .lut_mask = 16'hB8CC;
defparam \FD|Banco_Regis|registers~1983 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N29
dffeas \FD|Banco_Regis|registers~823 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[17]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2359_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~823_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~823 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~823 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N3
dffeas \FD|Banco_Regis|registers~951 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[17]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2365_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~951_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~951 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~951 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N21
dffeas \FD|Banco_Regis|registers~695 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[17]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2361_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~695_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~695 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~695 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N11
dffeas \FD|Banco_Regis|registers~567 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[17]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2363_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~567_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~567 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~567 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1986 (
// Equation(s):
// \FD|Banco_Regis|registers~1986_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~695_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// ((\FD|Banco_Regis|registers~567_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~695_q ),
	.datac(\FD|Banco_Regis|registers~567_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1986_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1986 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~1986 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1987 (
// Equation(s):
// \FD|Banco_Regis|registers~1987_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~1986_combout  & ((\FD|Banco_Regis|registers~951_q ))) # (!\FD|Banco_Regis|registers~1986_combout  & 
// (\FD|Banco_Regis|registers~823_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~1986_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~823_q ),
	.datac(\FD|Banco_Regis|registers~951_q ),
	.datad(\FD|Banco_Regis|registers~1986_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1987_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1987 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1987 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N21
dffeas \FD|Banco_Regis|registers~887 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[17]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~887_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~887 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~887 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N9
dffeas \FD|Banco_Regis|registers~1015 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[17]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1015_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1015 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1015 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N3
dffeas \FD|Banco_Regis|registers~759 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[17]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~759_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~759 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~759 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N25
dffeas \FD|Banco_Regis|registers~631 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[17]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2355_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~631_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~631 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~631 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1984 (
// Equation(s):
// \FD|Banco_Regis|registers~1984_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~759_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~631_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~759_q ),
	.datac(\FD|Banco_Regis|registers~631_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1984_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1984 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~1984 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1985 (
// Equation(s):
// \FD|Banco_Regis|registers~1985_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~1984_combout  & ((\FD|Banco_Regis|registers~1015_q ))) # (!\FD|Banco_Regis|registers~1984_combout  & 
// (\FD|Banco_Regis|registers~887_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~1984_combout ))))

	.dataa(\FD|Banco_Regis|registers~887_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~1015_q ),
	.datad(\FD|Banco_Regis|registers~1984_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1985_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1985 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1985 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1988 (
// Equation(s):
// \FD|Banco_Regis|registers~1988_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~1985_combout ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Banco_Regis|registers~1987_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~1987_combout ),
	.datad(\FD|Banco_Regis|registers~1985_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1988_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1988 .lut_mask = 16'hDC98;
defparam \FD|Banco_Regis|registers~1988 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1991 (
// Equation(s):
// \FD|Banco_Regis|registers~1991_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~1988_combout  & (\FD|Banco_Regis|registers~1990_combout )) # (!\FD|Banco_Regis|registers~1988_combout  & 
// ((\FD|Banco_Regis|registers~1983_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~1988_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~1990_combout ),
	.datac(\FD|Banco_Regis|registers~1983_combout ),
	.datad(\FD|Banco_Regis|registers~1988_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1991_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1991 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1991 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N11
dffeas \FD|Banco_Regis|registers~535 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[17]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~535_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~535 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~535 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N25
dffeas \FD|Banco_Regis|registers~471 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[17]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~471_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~471 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~471 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N19
dffeas \FD|Banco_Regis|registers~439 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[17]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~439_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~439 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~439 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1999 (
// Equation(s):
// \FD|Banco_Regis|registers~1999_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~471_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~439_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~471_q ),
	.datac(\FD|Banco_Regis|registers~439_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1999_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1999 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~1999 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~2000 (
// Equation(s):
// \FD|Banco_Regis|registers~2000_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~1999_combout  & (\FD|Banco_Regis|registers~535_q )) # (!\FD|Banco_Regis|registers~1999_combout  & 
// ((\FD|Banco_Regis|registers~503_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~1999_combout ))))

	.dataa(\FD|Banco_Regis|registers~535_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~503_q ),
	.datad(\FD|Banco_Regis|registers~1999_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2000_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2000 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~2000 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~247feeder (
// Equation(s):
// \FD|Banco_Regis|registers~247feeder_combout  = \FD|muxDepoisULA|X[17]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[17]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~247feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~247feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~247feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N29
dffeas \FD|Banco_Regis|registers~247 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~247feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2374_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~247 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~247 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y34_N27
dffeas \FD|Banco_Regis|registers~279 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[17]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~279 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~279 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~183feeder (
// Equation(s):
// \FD|Banco_Regis|registers~183feeder_combout  = \FD|muxDepoisULA|X[17]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[17]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~183feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~183feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~183feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N23
dffeas \FD|Banco_Regis|registers~183 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~183feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2376_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~183 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~183 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y34_N29
dffeas \FD|Banco_Regis|registers~215 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[17]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2375_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~215 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~215 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1992 (
// Equation(s):
// \FD|Banco_Regis|registers~1992_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~215_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~183_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~183_q ),
	.datac(\FD|Banco_Regis|registers~215_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1992_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1992 .lut_mask = 16'hAAE4;
defparam \FD|Banco_Regis|registers~1992 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1993 (
// Equation(s):
// \FD|Banco_Regis|registers~1993_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~1992_combout  & ((\FD|Banco_Regis|registers~279_q ))) # (!\FD|Banco_Regis|registers~1992_combout  & 
// (\FD|Banco_Regis|registers~247_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~1992_combout ))))

	.dataa(\FD|Banco_Regis|registers~247_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~279_q ),
	.datad(\FD|Banco_Regis|registers~1992_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1993_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1993 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1993 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y36_N9
dffeas \FD|Banco_Regis|registers~343 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[17]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2378_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~343 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~343 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y36_N23
dffeas \FD|Banco_Regis|registers~407 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[17]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2381_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~407_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~407 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~407 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y36_N15
dffeas \FD|Banco_Regis|registers~375 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[17]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~375_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~375 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~375 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y36_N13
dffeas \FD|Banco_Regis|registers~311 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[17]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2380_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~311 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~311 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1994 (
// Equation(s):
// \FD|Banco_Regis|registers~1994_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Banco_Regis|registers~375_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & 
// ((\FD|Banco_Regis|registers~311_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~375_q ),
	.datac(\FD|Banco_Regis|registers~311_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1994_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1994 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~1994 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1995 (
// Equation(s):
// \FD|Banco_Regis|registers~1995_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~1994_combout  & ((\FD|Banco_Regis|registers~407_q ))) # (!\FD|Banco_Regis|registers~1994_combout  & 
// (\FD|Banco_Regis|registers~343_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~1994_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~343_q ),
	.datac(\FD|Banco_Regis|registers~407_q ),
	.datad(\FD|Banco_Regis|registers~1994_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1995_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1995 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1995 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N1
dffeas \FD|Banco_Regis|registers~87 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[17]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2382_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~87 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N17
dffeas \FD|Banco_Regis|registers~119 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[17]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2383_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~119 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N19
dffeas \FD|Banco_Regis|registers~55 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[17]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~55 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1996 (
// Equation(s):
// \FD|Banco_Regis|registers~1996_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Banco_Regis|registers~119_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & 
// ((\FD|Banco_Regis|registers~55_q )))))

	.dataa(\FD|Banco_Regis|registers~119_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~55_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1996_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1996 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~1996 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~151feeder (
// Equation(s):
// \FD|Banco_Regis|registers~151feeder_combout  = \FD|muxDepoisULA|X[17]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[17]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~151feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~151feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~151feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N11
dffeas \FD|Banco_Regis|registers~151 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~151feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~151 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~151 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1997 (
// Equation(s):
// \FD|Banco_Regis|registers~1997_combout  = (\FD|Banco_Regis|registers~1996_combout  & (((\FD|Banco_Regis|registers~151_q ) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # (!\FD|Banco_Regis|registers~1996_combout  & 
// (\FD|Banco_Regis|registers~87_q  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))

	.dataa(\FD|Banco_Regis|registers~87_q ),
	.datab(\FD|Banco_Regis|registers~1996_combout ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\FD|Banco_Regis|registers~151_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1997_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1997 .lut_mask = 16'hEC2C;
defparam \FD|Banco_Regis|registers~1997 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1998 (
// Equation(s):
// \FD|Banco_Regis|registers~1998_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (\FD|Banco_Regis|registers~1995_combout )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~1997_combout )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~1995_combout ),
	.datad(\FD|Banco_Regis|registers~1997_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1998_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1998 .lut_mask = 16'hD9C8;
defparam \FD|Banco_Regis|registers~1998 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~2001 (
// Equation(s):
// \FD|Banco_Regis|registers~2001_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~1998_combout  & (\FD|Banco_Regis|registers~2000_combout )) # (!\FD|Banco_Regis|registers~1998_combout  & 
// ((\FD|Banco_Regis|registers~1993_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~1998_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~2000_combout ),
	.datac(\FD|Banco_Regis|registers~1993_combout ),
	.datad(\FD|Banco_Regis|registers~1998_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2001_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2001 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~2001 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N4
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg1[17]~14 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg1[17]~14_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & (((\FD|Banco_Regis|registers~1991_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & 
// (!\FD|Banco_Regis|Equal0~0_combout  & ((\FD|Banco_Regis|registers~2001_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25 ),
	.datab(\FD|Banco_Regis|Equal0~0_combout ),
	.datac(\FD|Banco_Regis|registers~1991_combout ),
	.datad(\FD|Banco_Regis|registers~2001_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg1[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg1[17]~14 .lut_mask = 16'hB1A0;
defparam \FD|Banco_Regis|DadoLidoReg1[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N5
dffeas \FD|Registrador_pipeline2|DOUT[91] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg1[17]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [91]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[91] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[91] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N2
cycloneive_lcell_comb \FD|ALU|somaSub[17]~34 (
// Equation(s):
// \FD|ALU|somaSub[17]~34_combout  = (\FD|ALU|Bnot|Add0~35_combout  & ((\FD|Registrador_pipeline2|DOUT [91] & (\FD|ALU|somaSub[16]~33  & VCC)) # (!\FD|Registrador_pipeline2|DOUT [91] & (!\FD|ALU|somaSub[16]~33 )))) # (!\FD|ALU|Bnot|Add0~35_combout  & 
// ((\FD|Registrador_pipeline2|DOUT [91] & (!\FD|ALU|somaSub[16]~33 )) # (!\FD|Registrador_pipeline2|DOUT [91] & ((\FD|ALU|somaSub[16]~33 ) # (GND)))))
// \FD|ALU|somaSub[17]~35  = CARRY((\FD|ALU|Bnot|Add0~35_combout  & (!\FD|Registrador_pipeline2|DOUT [91] & !\FD|ALU|somaSub[16]~33 )) # (!\FD|ALU|Bnot|Add0~35_combout  & ((!\FD|ALU|somaSub[16]~33 ) # (!\FD|Registrador_pipeline2|DOUT [91]))))

	.dataa(\FD|ALU|Bnot|Add0~35_combout ),
	.datab(\FD|Registrador_pipeline2|DOUT [91]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[16]~33 ),
	.combout(\FD|ALU|somaSub[17]~34_combout ),
	.cout(\FD|ALU|somaSub[17]~35 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[17]~34 .lut_mask = 16'h9617;
defparam \FD|ALU|somaSub[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N4
cycloneive_lcell_comb \FD|ALU|somaSub[18]~36 (
// Equation(s):
// \FD|ALU|somaSub[18]~36_combout  = ((\FD|Registrador_pipeline2|DOUT [92] $ (\FD|ALU|Bnot|Add0~37_combout  $ (!\FD|ALU|somaSub[17]~35 )))) # (GND)
// \FD|ALU|somaSub[18]~37  = CARRY((\FD|Registrador_pipeline2|DOUT [92] & ((\FD|ALU|Bnot|Add0~37_combout ) # (!\FD|ALU|somaSub[17]~35 ))) # (!\FD|Registrador_pipeline2|DOUT [92] & (\FD|ALU|Bnot|Add0~37_combout  & !\FD|ALU|somaSub[17]~35 )))

	.dataa(\FD|Registrador_pipeline2|DOUT [92]),
	.datab(\FD|ALU|Bnot|Add0~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[17]~35 ),
	.combout(\FD|ALU|somaSub[18]~36_combout ),
	.cout(\FD|ALU|somaSub[18]~37 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[18]~36 .lut_mask = 16'h698E;
defparam \FD|ALU|somaSub[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N6
cycloneive_lcell_comb \FD|ALU|opmux|X[18]~26 (
// Equation(s):
// \FD|ALU|opmux|X[18]~26_combout  = (!\FD|UC_ULA|ULActrl[1]~6_combout  & ((\FD|UC_ULA|ULActrl~4_combout  & ((\FD|Registrador_pipeline2|DOUT [92]) # (\FD|ALU|Bnot|Add0~37_combout ))) # (!\FD|UC_ULA|ULActrl~4_combout  & (\FD|Registrador_pipeline2|DOUT [92] & 
// \FD|ALU|Bnot|Add0~37_combout ))))

	.dataa(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datab(\FD|UC_ULA|ULActrl~4_combout ),
	.datac(\FD|Registrador_pipeline2|DOUT [92]),
	.datad(\FD|ALU|Bnot|Add0~37_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[18]~26_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[18]~26 .lut_mask = 16'h5440;
defparam \FD|ALU|opmux|X[18]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N0
cycloneive_lcell_comb \FD|ALU|opmux|X[18]~27 (
// Equation(s):
// \FD|ALU|opmux|X[18]~27_combout  = (\FD|ALU|opmux|X[18]~26_combout ) # ((\FD|UC_ULA|ULActrl[1]~6_combout  & (!\FD|UC_ULA|ULActrl~4_combout  & \FD|ALU|somaSub[18]~36_combout )))

	.dataa(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datab(\FD|UC_ULA|ULActrl~4_combout ),
	.datac(\FD|ALU|somaSub[18]~36_combout ),
	.datad(\FD|ALU|opmux|X[18]~26_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[18]~27_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[18]~27 .lut_mask = 16'hFF20;
defparam \FD|ALU|opmux|X[18]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y36_N1
dffeas \FD|Registrador_pipeline3|DOUT[55] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|ALU|opmux|X[18]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [55]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[55] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[55] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y36_N19
dffeas \FD|Registrador_pipeline4|DOUT[23] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline3|DOUT [55]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[23] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N16
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[47]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[47]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline3|DOUT [23]),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[47]~feeder .lut_mask = 16'hFF00;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N17
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[47] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[47]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [47]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N15
dffeas \FD|Banco_Regis|registers~1049 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[19]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2373_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1049_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1049 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1049 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N15
dffeas \FD|Banco_Regis|registers~793 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[19]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2367_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~793_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~793 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~793 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N21
dffeas \FD|Banco_Regis|registers~921 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[19]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2369_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~921_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~921 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~921 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N25
dffeas \FD|Banco_Regis|registers~665 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[19]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2371_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~665_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~665 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~665 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1949 (
// Equation(s):
// \FD|Banco_Regis|registers~1949_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~921_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~665_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~921_q ),
	.datac(\FD|Banco_Regis|registers~665_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1949_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1949 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~1949 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1950 (
// Equation(s):
// \FD|Banco_Regis|registers~1950_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~1949_combout  & (\FD|Banco_Regis|registers~1049_q )) # (!\FD|Banco_Regis|registers~1949_combout  & 
// ((\FD|Banco_Regis|registers~793_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~1949_combout ))))

	.dataa(\FD|Banco_Regis|registers~1049_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~793_q ),
	.datad(\FD|Banco_Regis|registers~1949_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1950_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1950 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1950 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N25
dffeas \FD|Banco_Regis|registers~857 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[19]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~857_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~857 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~857 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N11
dffeas \FD|Banco_Regis|registers~601 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[19]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~601_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~601 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~601 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1942 (
// Equation(s):
// \FD|Banco_Regis|registers~1942_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (\FD|Banco_Regis|registers~857_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & 
// ((\FD|Banco_Regis|registers~601_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~857_q ),
	.datac(\FD|Banco_Regis|registers~601_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1942_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1942 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~1942 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N27
dffeas \FD|Banco_Regis|registers~985 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[19]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~985_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~985 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~985 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N9
dffeas \FD|Banco_Regis|registers~729 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[19]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~729_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~729 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~729 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1943 (
// Equation(s):
// \FD|Banco_Regis|registers~1943_combout  = (\FD|Banco_Regis|registers~1942_combout  & ((\FD|Banco_Regis|registers~985_q ) # ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # (!\FD|Banco_Regis|registers~1942_combout  & 
// (((\FD|Banco_Regis|registers~729_q  & \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Banco_Regis|registers~1942_combout ),
	.datab(\FD|Banco_Regis|registers~985_q ),
	.datac(\FD|Banco_Regis|registers~729_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1943_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1943 .lut_mask = 16'hD8AA;
defparam \FD|Banco_Regis|registers~1943 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N9
dffeas \FD|Banco_Regis|registers~889 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[19]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~889_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~889 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~889 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N15
dffeas \FD|Banco_Regis|registers~1017 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[19]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1017_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1017 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1017 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N19
dffeas \FD|Banco_Regis|registers~761 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[19]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~761_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~761 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~761 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N7
dffeas \FD|Banco_Regis|registers~633 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[19]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2355_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~633_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~633 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~633 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1944 (
// Equation(s):
// \FD|Banco_Regis|registers~1944_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~761_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// ((\FD|Banco_Regis|registers~633_q )))))

	.dataa(\FD|Banco_Regis|registers~761_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~633_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1944_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1944 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~1944 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1945 (
// Equation(s):
// \FD|Banco_Regis|registers~1945_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~1944_combout  & ((\FD|Banco_Regis|registers~1017_q ))) # (!\FD|Banco_Regis|registers~1944_combout  & 
// (\FD|Banco_Regis|registers~889_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~1944_combout ))))

	.dataa(\FD|Banco_Regis|registers~889_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~1017_q ),
	.datad(\FD|Banco_Regis|registers~1944_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1945_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1945 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1945 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N5
dffeas \FD|Banco_Regis|registers~825 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[19]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2359_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~825_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~825 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~825 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N23
dffeas \FD|Banco_Regis|registers~953 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[19]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2365_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~953_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~953 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~953 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N25
dffeas \FD|Banco_Regis|registers~697 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[19]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2361_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~697_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~697 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~697 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N23
dffeas \FD|Banco_Regis|registers~569 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[19]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2363_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~569_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~569 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~569 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1946 (
// Equation(s):
// \FD|Banco_Regis|registers~1946_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~697_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// ((\FD|Banco_Regis|registers~569_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~697_q ),
	.datac(\FD|Banco_Regis|registers~569_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1946_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1946 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~1946 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1947 (
// Equation(s):
// \FD|Banco_Regis|registers~1947_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~1946_combout  & ((\FD|Banco_Regis|registers~953_q ))) # (!\FD|Banco_Regis|registers~1946_combout  & 
// (\FD|Banco_Regis|registers~825_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~1946_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~825_q ),
	.datac(\FD|Banco_Regis|registers~953_q ),
	.datad(\FD|Banco_Regis|registers~1946_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1947_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1947 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1947 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1948 (
// Equation(s):
// \FD|Banco_Regis|registers~1948_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Banco_Regis|registers~1945_combout )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~1947_combout )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~1945_combout ),
	.datad(\FD|Banco_Regis|registers~1947_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1948_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1948 .lut_mask = 16'hD9C8;
defparam \FD|Banco_Regis|registers~1948 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1951 (
// Equation(s):
// \FD|Banco_Regis|registers~1951_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~1948_combout  & (\FD|Banco_Regis|registers~1950_combout )) # (!\FD|Banco_Regis|registers~1948_combout  & 
// ((\FD|Banco_Regis|registers~1943_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~1948_combout ))))

	.dataa(\FD|Banco_Regis|registers~1950_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~1943_combout ),
	.datad(\FD|Banco_Regis|registers~1948_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1951_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1951 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1951 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N31
dffeas \FD|Banco_Regis|registers~281 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[19]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~281 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~281 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y34_N1
dffeas \FD|Banco_Regis|registers~217 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[19]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2375_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~217 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~217 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y34_N11
dffeas \FD|Banco_Regis|registers~185 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[19]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2376_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~185 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~185 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1952 (
// Equation(s):
// \FD|Banco_Regis|registers~1952_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~217_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & 
// ((\FD|Banco_Regis|registers~185_q )))))

	.dataa(\FD|Banco_Regis|registers~217_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~185_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1952_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1952 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~1952 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1953 (
// Equation(s):
// \FD|Banco_Regis|registers~1953_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~1952_combout  & (\FD|Banco_Regis|registers~281_q )) # (!\FD|Banco_Regis|registers~1952_combout  & 
// ((\FD|Banco_Regis|registers~249_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~1952_combout ))))

	.dataa(\FD|Banco_Regis|registers~281_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~249_q ),
	.datad(\FD|Banco_Regis|registers~1952_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1953_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1953 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1953 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~537feeder (
// Equation(s):
// \FD|Banco_Regis|registers~537feeder_combout  = \FD|muxDepoisULA|X[19]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[19]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~537feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~537feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~537feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N15
dffeas \FD|Banco_Regis|registers~537 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~537feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~537_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~537 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~537 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y33_N17
dffeas \FD|Banco_Regis|registers~505 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[19]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~505_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~505 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~505 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y37_N29
dffeas \FD|Banco_Regis|registers~473 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[19]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~473_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~473 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~473 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y37_N19
dffeas \FD|Banco_Regis|registers~441 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[19]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~441_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~441 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~441 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1959 (
// Equation(s):
// \FD|Banco_Regis|registers~1959_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~473_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~441_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~473_q ),
	.datac(\FD|Banco_Regis|registers~441_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1959_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1959 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~1959 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1960 (
// Equation(s):
// \FD|Banco_Regis|registers~1960_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~1959_combout  & (\FD|Banco_Regis|registers~537_q )) # (!\FD|Banco_Regis|registers~1959_combout  & 
// ((\FD|Banco_Regis|registers~505_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~1959_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~537_q ),
	.datac(\FD|Banco_Regis|registers~505_q ),
	.datad(\FD|Banco_Regis|registers~1959_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1960_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1960 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1960 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~345feeder (
// Equation(s):
// \FD|Banco_Regis|registers~345feeder_combout  = \FD|muxDepoisULA|X[19]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[19]~12_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~345feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~345feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~345feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N13
dffeas \FD|Banco_Regis|registers~345 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~345feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2378_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~345 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~345 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~409feeder (
// Equation(s):
// \FD|Banco_Regis|registers~409feeder_combout  = \FD|muxDepoisULA|X[19]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[19]~12_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~409feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~409feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~409feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N11
dffeas \FD|Banco_Regis|registers~409 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~409feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2381_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~409_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~409 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~409 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~313feeder (
// Equation(s):
// \FD|Banco_Regis|registers~313feeder_combout  = \FD|muxDepoisULA|X[19]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[19]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~313feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~313feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~313feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y33_N1
dffeas \FD|Banco_Regis|registers~313 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~313feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2380_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~313 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~313 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~377feeder (
// Equation(s):
// \FD|Banco_Regis|registers~377feeder_combout  = \FD|muxDepoisULA|X[19]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[19]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~377feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~377feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~377feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y33_N27
dffeas \FD|Banco_Regis|registers~377 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~377feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~377_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~377 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~377 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1954 (
// Equation(s):
// \FD|Banco_Regis|registers~1954_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~377_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Banco_Regis|registers~313_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\FD|Banco_Regis|registers~313_q ),
	.datab(\FD|Banco_Regis|registers~377_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1954_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1954 .lut_mask = 16'hF0CA;
defparam \FD|Banco_Regis|registers~1954 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1955 (
// Equation(s):
// \FD|Banco_Regis|registers~1955_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~1954_combout  & ((\FD|Banco_Regis|registers~409_q ))) # (!\FD|Banco_Regis|registers~1954_combout  & 
// (\FD|Banco_Regis|registers~345_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~1954_combout ))))

	.dataa(\FD|Banco_Regis|registers~345_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~409_q ),
	.datad(\FD|Banco_Regis|registers~1954_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1955_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1955 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1955 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~89feeder (
// Equation(s):
// \FD|Banco_Regis|registers~89feeder_combout  = \FD|muxDepoisULA|X[19]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[19]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~89feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~89feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~89feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N29
dffeas \FD|Banco_Regis|registers~89 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~89feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2382_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~89 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~89 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y33_N31
dffeas \FD|Banco_Regis|registers~153 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[19]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~153 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~153 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N3
dffeas \FD|Banco_Regis|registers~121 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[19]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2383_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~121 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~121 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N25
dffeas \FD|Banco_Regis|registers~57 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[19]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~57 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~57 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1956 (
// Equation(s):
// \FD|Banco_Regis|registers~1956_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~121_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~57_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~121_q ),
	.datac(\FD|Banco_Regis|registers~57_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1956_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1956 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~1956 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1957 (
// Equation(s):
// \FD|Banco_Regis|registers~1957_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~1956_combout  & ((\FD|Banco_Regis|registers~153_q ))) # (!\FD|Banco_Regis|registers~1956_combout  & 
// (\FD|Banco_Regis|registers~89_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~1956_combout ))))

	.dataa(\FD|Banco_Regis|registers~89_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~153_q ),
	.datad(\FD|Banco_Regis|registers~1956_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1957_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1957 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1957 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1958 (
// Equation(s):
// \FD|Banco_Regis|registers~1958_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ) # ((\FD|Banco_Regis|registers~1955_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~1957_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~1955_combout ),
	.datad(\FD|Banco_Regis|registers~1957_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1958_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1958 .lut_mask = 16'hB9A8;
defparam \FD|Banco_Regis|registers~1958 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1961 (
// Equation(s):
// \FD|Banco_Regis|registers~1961_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~1958_combout  & ((\FD|Banco_Regis|registers~1960_combout ))) # (!\FD|Banco_Regis|registers~1958_combout  & 
// (\FD|Banco_Regis|registers~1953_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~1958_combout ))))

	.dataa(\FD|Banco_Regis|registers~1953_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~1960_combout ),
	.datad(\FD|Banco_Regis|registers~1958_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1961_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1961 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1961 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N10
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg1[19]~12 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg1[19]~12_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & (((\FD|Banco_Regis|registers~1951_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & 
// (!\FD|Banco_Regis|Equal0~0_combout  & ((\FD|Banco_Regis|registers~1961_combout ))))

	.dataa(\FD|Banco_Regis|Equal0~0_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25 ),
	.datac(\FD|Banco_Regis|registers~1951_combout ),
	.datad(\FD|Banco_Regis|registers~1961_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg1[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg1[19]~12 .lut_mask = 16'hD1C0;
defparam \FD|Banco_Regis|DadoLidoReg1[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N11
dffeas \FD|Registrador_pipeline2|DOUT[93] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg1[19]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [93]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[93] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[93] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N6
cycloneive_lcell_comb \FD|muxAntesULA|X[19]~12 (
// Equation(s):
// \FD|muxAntesULA|X[19]~12_combout  = (\FD|Registrador_pipeline2|DOUT [138] & ((\FD|Registrador_pipeline2|DOUT [41]))) # (!\FD|Registrador_pipeline2|DOUT [138] & (\FD|Registrador_pipeline2|DOUT [61]))

	.dataa(gnd),
	.datab(\FD|Registrador_pipeline2|DOUT [138]),
	.datac(\FD|Registrador_pipeline2|DOUT [61]),
	.datad(\FD|Registrador_pipeline2|DOUT [41]),
	.cin(gnd),
	.combout(\FD|muxAntesULA|X[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxAntesULA|X[19]~12 .lut_mask = 16'hFC30;
defparam \FD|muxAntesULA|X[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N6
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~39 (
// Equation(s):
// \FD|ALU|Bnot|Add0~39_combout  = (\FD|ALU|Bnot|Add0~38  & (\FD|UC_ULA|ULActrl[2]~1_combout  $ ((!\FD|muxAntesULA|X[19]~12_combout )))) # (!\FD|ALU|Bnot|Add0~38  & ((\FD|UC_ULA|ULActrl[2]~1_combout  $ (\FD|muxAntesULA|X[19]~12_combout )) # (GND)))
// \FD|ALU|Bnot|Add0~40  = CARRY((\FD|UC_ULA|ULActrl[2]~1_combout  $ (!\FD|muxAntesULA|X[19]~12_combout )) # (!\FD|ALU|Bnot|Add0~38 ))

	.dataa(\FD|UC_ULA|ULActrl[2]~1_combout ),
	.datab(\FD|muxAntesULA|X[19]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~38 ),
	.combout(\FD|ALU|Bnot|Add0~39_combout ),
	.cout(\FD|ALU|Bnot|Add0~40 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~39 .lut_mask = 16'h969F;
defparam \FD|ALU|Bnot|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N8
cycloneive_lcell_comb \FD|ALU|opmux|X[19]~24 (
// Equation(s):
// \FD|ALU|opmux|X[19]~24_combout  = (!\FD|UC_ULA|ULActrl[1]~6_combout  & ((\FD|UC_ULA|ULActrl~4_combout  & ((\FD|Registrador_pipeline2|DOUT [93]) # (\FD|ALU|Bnot|Add0~39_combout ))) # (!\FD|UC_ULA|ULActrl~4_combout  & (\FD|Registrador_pipeline2|DOUT [93] & 
// \FD|ALU|Bnot|Add0~39_combout ))))

	.dataa(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datab(\FD|UC_ULA|ULActrl~4_combout ),
	.datac(\FD|Registrador_pipeline2|DOUT [93]),
	.datad(\FD|ALU|Bnot|Add0~39_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[19]~24_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[19]~24 .lut_mask = 16'h5440;
defparam \FD|ALU|opmux|X[19]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N6
cycloneive_lcell_comb \FD|ALU|somaSub[19]~38 (
// Equation(s):
// \FD|ALU|somaSub[19]~38_combout  = (\FD|Registrador_pipeline2|DOUT [93] & ((\FD|ALU|Bnot|Add0~39_combout  & (\FD|ALU|somaSub[18]~37  & VCC)) # (!\FD|ALU|Bnot|Add0~39_combout  & (!\FD|ALU|somaSub[18]~37 )))) # (!\FD|Registrador_pipeline2|DOUT [93] & 
// ((\FD|ALU|Bnot|Add0~39_combout  & (!\FD|ALU|somaSub[18]~37 )) # (!\FD|ALU|Bnot|Add0~39_combout  & ((\FD|ALU|somaSub[18]~37 ) # (GND)))))
// \FD|ALU|somaSub[19]~39  = CARRY((\FD|Registrador_pipeline2|DOUT [93] & (!\FD|ALU|Bnot|Add0~39_combout  & !\FD|ALU|somaSub[18]~37 )) # (!\FD|Registrador_pipeline2|DOUT [93] & ((!\FD|ALU|somaSub[18]~37 ) # (!\FD|ALU|Bnot|Add0~39_combout ))))

	.dataa(\FD|Registrador_pipeline2|DOUT [93]),
	.datab(\FD|ALU|Bnot|Add0~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[18]~37 ),
	.combout(\FD|ALU|somaSub[19]~38_combout ),
	.cout(\FD|ALU|somaSub[19]~39 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[19]~38 .lut_mask = 16'h9617;
defparam \FD|ALU|somaSub[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N10
cycloneive_lcell_comb \FD|ALU|opmux|X[19]~25 (
// Equation(s):
// \FD|ALU|opmux|X[19]~25_combout  = (\FD|ALU|opmux|X[19]~24_combout ) # ((\FD|UC_ULA|ULActrl[1]~6_combout  & (!\FD|UC_ULA|ULActrl~4_combout  & \FD|ALU|somaSub[19]~38_combout )))

	.dataa(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datab(\FD|UC_ULA|ULActrl~4_combout ),
	.datac(\FD|ALU|opmux|X[19]~24_combout ),
	.datad(\FD|ALU|somaSub[19]~38_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[19]~25_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[19]~25 .lut_mask = 16'hF2F0;
defparam \FD|ALU|opmux|X[19]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y36_N11
dffeas \FD|Registrador_pipeline3|DOUT[56] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|ALU|opmux|X[19]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [56]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[56] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[56] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y36_N21
dffeas \FD|Registrador_pipeline4|DOUT[24] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline3|DOUT [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[24] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N6
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[50]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[50]~feeder .lut_mask = 16'hFFFF;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N7
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[50] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [50]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N24
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[49]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[49]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|Registrador_pipeline3|DOUT [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[49]~feeder .lut_mask = 16'hF0F0;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N25
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[49] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[49]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [49]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y35_N21
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[51] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline3|DOUT [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [51]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N30
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[54]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[54]~feeder .lut_mask = 16'hFFFF;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N31
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[54] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [54]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N20
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[53]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[53]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline3|DOUT [26]),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[53]~feeder .lut_mask = 16'hFF00;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N21
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[53] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[53]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [53]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~540feeder (
// Equation(s):
// \FD|Banco_Regis|registers~540feeder_combout  = \FD|muxDepoisULA|X[22]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[22]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~540feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~540feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~540feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N31
dffeas \FD|Banco_Regis|registers~540 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~540feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~540_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~540 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~540 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y40_N17
dffeas \FD|Banco_Regis|registers~476 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[22]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~476_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~476 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~476 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~508feeder (
// Equation(s):
// \FD|Banco_Regis|registers~508feeder_combout  = \FD|muxDepoisULA|X[22]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[22]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~508feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~508feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~508feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y40_N1
dffeas \FD|Banco_Regis|registers~508 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~508feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~508_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~508 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~508 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y40_N27
dffeas \FD|Banco_Regis|registers~444 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[22]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~444_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~444 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~444 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1899 (
// Equation(s):
// \FD|Banco_Regis|registers~1899_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~508_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~444_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~508_q ),
	.datac(\FD|Banco_Regis|registers~444_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1899_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1899 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~1899 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1900 (
// Equation(s):
// \FD|Banco_Regis|registers~1900_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~1899_combout  & (\FD|Banco_Regis|registers~540_q )) # (!\FD|Banco_Regis|registers~1899_combout  & 
// ((\FD|Banco_Regis|registers~476_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~1899_combout ))))

	.dataa(\FD|Banco_Regis|registers~540_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~476_q ),
	.datad(\FD|Banco_Regis|registers~1899_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1900_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1900 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1900 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N19
dffeas \FD|Banco_Regis|registers~412 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[22]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2381_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~412_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~412 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~412 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y36_N17
dffeas \FD|Banco_Regis|registers~380 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[22]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~380_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~380 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~380 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y36_N9
dffeas \FD|Banco_Regis|registers~348 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[22]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2378_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~348 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~348 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y39_N23
dffeas \FD|Banco_Regis|registers~316 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[22]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2380_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~316 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~316 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1892 (
// Equation(s):
// \FD|Banco_Regis|registers~1892_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~348_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~316_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\FD|Banco_Regis|registers~348_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~316_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1892_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1892 .lut_mask = 16'hCCB8;
defparam \FD|Banco_Regis|registers~1892 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1893 (
// Equation(s):
// \FD|Banco_Regis|registers~1893_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~1892_combout  & (\FD|Banco_Regis|registers~412_q )) # (!\FD|Banco_Regis|registers~1892_combout  & 
// ((\FD|Banco_Regis|registers~380_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~1892_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~412_q ),
	.datac(\FD|Banco_Regis|registers~380_q ),
	.datad(\FD|Banco_Regis|registers~1892_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1893_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1893 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1893 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N13
dffeas \FD|Banco_Regis|registers~124 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[22]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2383_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~124 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~124 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~156feeder (
// Equation(s):
// \FD|Banco_Regis|registers~156feeder_combout  = \FD|muxDepoisULA|X[22]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[22]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~156feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~156feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~156feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N27
dffeas \FD|Banco_Regis|registers~156 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~156feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~156 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~156 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N21
dffeas \FD|Banco_Regis|registers~92 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[22]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2382_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~92 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N27
dffeas \FD|Banco_Regis|registers~60 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[22]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~60 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1896 (
// Equation(s):
// \FD|Banco_Regis|registers~1896_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~92_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & 
// ((\FD|Banco_Regis|registers~60_q )))))

	.dataa(\FD|Banco_Regis|registers~92_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~60_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1896_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1896 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~1896 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1897 (
// Equation(s):
// \FD|Banco_Regis|registers~1897_combout  = (\FD|Banco_Regis|registers~1896_combout  & (((\FD|Banco_Regis|registers~156_q ) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # (!\FD|Banco_Regis|registers~1896_combout  & 
// (\FD|Banco_Regis|registers~124_q  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\FD|Banco_Regis|registers~124_q ),
	.datab(\FD|Banco_Regis|registers~156_q ),
	.datac(\FD|Banco_Regis|registers~1896_combout ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1897_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1897 .lut_mask = 16'hCAF0;
defparam \FD|Banco_Regis|registers~1897 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~284feeder (
// Equation(s):
// \FD|Banco_Regis|registers~284feeder_combout  = \FD|muxDepoisULA|X[22]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[22]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~284feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~284feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~284feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N19
dffeas \FD|Banco_Regis|registers~284 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~284feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~284 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~284 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y32_N9
dffeas \FD|Banco_Regis|registers~220 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[22]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2375_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~220 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~220 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~188feeder (
// Equation(s):
// \FD|Banco_Regis|registers~188feeder_combout  = \FD|muxDepoisULA|X[22]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[22]~9_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~188feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~188feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~188feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N27
dffeas \FD|Banco_Regis|registers~188 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~188feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2376_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~188 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~188 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N9
dffeas \FD|Banco_Regis|registers~252 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[22]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2374_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~252 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~252 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1894 (
// Equation(s):
// \FD|Banco_Regis|registers~1894_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~252_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & 
// (\FD|Banco_Regis|registers~188_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~188_q ),
	.datac(\FD|Banco_Regis|registers~252_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1894_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1894 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1894 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1895 (
// Equation(s):
// \FD|Banco_Regis|registers~1895_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~1894_combout  & (\FD|Banco_Regis|registers~284_q )) # (!\FD|Banco_Regis|registers~1894_combout  & 
// ((\FD|Banco_Regis|registers~220_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~1894_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~284_q ),
	.datac(\FD|Banco_Regis|registers~220_q ),
	.datad(\FD|Banco_Regis|registers~1894_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1895_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1895 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1895 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1898 (
// Equation(s):
// \FD|Banco_Regis|registers~1898_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~1895_combout ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~1897_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~1897_combout ),
	.datad(\FD|Banco_Regis|registers~1895_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1898_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1898 .lut_mask = 16'hDC98;
defparam \FD|Banco_Regis|registers~1898 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1901 (
// Equation(s):
// \FD|Banco_Regis|registers~1901_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~1898_combout  & (\FD|Banco_Regis|registers~1900_combout )) # (!\FD|Banco_Regis|registers~1898_combout  & 
// ((\FD|Banco_Regis|registers~1893_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~1898_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~1900_combout ),
	.datac(\FD|Banco_Regis|registers~1893_combout ),
	.datad(\FD|Banco_Regis|registers~1898_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1901_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1901 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1901 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N21
dffeas \FD|Banco_Regis|registers~1020 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[22]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1020_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1020 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1020 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N17
dffeas \FD|Banco_Regis|registers~764 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[22]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~764_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~764 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~764 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N11
dffeas \FD|Banco_Regis|registers~892 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[22]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~892_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~892 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~892 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N19
dffeas \FD|Banco_Regis|registers~636 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[22]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2355_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~636_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~636 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~636 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1882 (
// Equation(s):
// \FD|Banco_Regis|registers~1882_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (\FD|Banco_Regis|registers~892_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & 
// ((\FD|Banco_Regis|registers~636_q )))))

	.dataa(\FD|Banco_Regis|registers~892_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~636_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1882_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1882 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~1882 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1883 (
// Equation(s):
// \FD|Banco_Regis|registers~1883_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~1882_combout  & (\FD|Banco_Regis|registers~1020_q )) # (!\FD|Banco_Regis|registers~1882_combout  & 
// ((\FD|Banco_Regis|registers~764_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~1882_combout ))))

	.dataa(\FD|Banco_Regis|registers~1020_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~764_q ),
	.datad(\FD|Banco_Regis|registers~1882_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1883_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1883 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1883 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N25
dffeas \FD|Banco_Regis|registers~1052 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[22]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2373_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1052_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1052 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1052 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N5
dffeas \FD|Banco_Regis|registers~924 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[22]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2369_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~924_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~924 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~924 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y40_N31
dffeas \FD|Banco_Regis|registers~796 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[22]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2367_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~796_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~796 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~796 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1889 (
// Equation(s):
// \FD|Banco_Regis|registers~1889_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~796_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// ((\FD|Banco_Regis|registers~668_q )))))

	.dataa(\FD|Banco_Regis|registers~796_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~668_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1889_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1889 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~1889 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1890 (
// Equation(s):
// \FD|Banco_Regis|registers~1890_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~1889_combout  & (\FD|Banco_Regis|registers~1052_q )) # (!\FD|Banco_Regis|registers~1889_combout  & 
// ((\FD|Banco_Regis|registers~924_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~1889_combout ))))

	.dataa(\FD|Banco_Regis|registers~1052_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~924_q ),
	.datad(\FD|Banco_Regis|registers~1889_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1890_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1890 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1890 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N1
dffeas \FD|Banco_Regis|registers~860 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[22]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~860_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~860 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~860 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N31
dffeas \FD|Banco_Regis|registers~988 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[22]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~988_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~988 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~988 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N15
dffeas \FD|Banco_Regis|registers~732 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[22]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~732_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~732 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~732 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N19
dffeas \FD|Banco_Regis|registers~604 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[22]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~604_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~604 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~604 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1884 (
// Equation(s):
// \FD|Banco_Regis|registers~1884_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~732_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~604_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~732_q ),
	.datac(\FD|Banco_Regis|registers~604_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1884_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1884 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~1884 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1885 (
// Equation(s):
// \FD|Banco_Regis|registers~1885_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~1884_combout  & ((\FD|Banco_Regis|registers~988_q ))) # (!\FD|Banco_Regis|registers~1884_combout  & 
// (\FD|Banco_Regis|registers~860_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~1884_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~860_q ),
	.datac(\FD|Banco_Regis|registers~988_q ),
	.datad(\FD|Banco_Regis|registers~1884_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1885_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1885 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1885 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N31
dffeas \FD|Banco_Regis|registers~700 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[22]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2361_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~700_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~700 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~700 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N17
dffeas \FD|Banco_Regis|registers~956 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[22]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2365_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~956_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~956 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~956 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N5
dffeas \FD|Banco_Regis|registers~828 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[22]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2359_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~828_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~828 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~828 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N3
dffeas \FD|Banco_Regis|registers~572 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[22]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2363_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~572_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~572 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~572 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1886 (
// Equation(s):
// \FD|Banco_Regis|registers~1886_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~828_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~572_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Banco_Regis|registers~828_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~572_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1886_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1886 .lut_mask = 16'hCCB8;
defparam \FD|Banco_Regis|registers~1886 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1887 (
// Equation(s):
// \FD|Banco_Regis|registers~1887_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~1886_combout  & ((\FD|Banco_Regis|registers~956_q ))) # (!\FD|Banco_Regis|registers~1886_combout  & 
// (\FD|Banco_Regis|registers~700_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~1886_combout ))))

	.dataa(\FD|Banco_Regis|registers~700_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~956_q ),
	.datad(\FD|Banco_Regis|registers~1886_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1887_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1887 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1887 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1888 (
// Equation(s):
// \FD|Banco_Regis|registers~1888_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~1885_combout )) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~1887_combout )))))

	.dataa(\FD|Banco_Regis|registers~1885_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\FD|Banco_Regis|registers~1887_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1888_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1888 .lut_mask = 16'hE3E0;
defparam \FD|Banco_Regis|registers~1888 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1891 (
// Equation(s):
// \FD|Banco_Regis|registers~1891_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~1888_combout  & ((\FD|Banco_Regis|registers~1890_combout ))) # (!\FD|Banco_Regis|registers~1888_combout  & 
// (\FD|Banco_Regis|registers~1883_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~1888_combout ))))

	.dataa(\FD|Banco_Regis|registers~1883_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~1890_combout ),
	.datad(\FD|Banco_Regis|registers~1888_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1891_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1891 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1891 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N14
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg1[22]~9 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg1[22]~9_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & (((\FD|Banco_Regis|registers~1891_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & 
// (!\FD|Banco_Regis|Equal0~0_combout  & (\FD|Banco_Regis|registers~1901_combout )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25 ),
	.datab(\FD|Banco_Regis|Equal0~0_combout ),
	.datac(\FD|Banco_Regis|registers~1901_combout ),
	.datad(\FD|Banco_Regis|registers~1891_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg1[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg1[22]~9 .lut_mask = 16'hBA10;
defparam \FD|Banco_Regis|DadoLidoReg1[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N15
dffeas \FD|Registrador_pipeline2|DOUT[96] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg1[22]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [96]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[96] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[96] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N16
cycloneive_lcell_comb \FD|muxAntesULA|X[22]~9 (
// Equation(s):
// \FD|muxAntesULA|X[22]~9_combout  = (\FD|Registrador_pipeline2|DOUT [138] & ((\FD|Registrador_pipeline2|DOUT [41]))) # (!\FD|Registrador_pipeline2|DOUT [138] & (\FD|Registrador_pipeline2|DOUT [64]))

	.dataa(\FD|Registrador_pipeline2|DOUT [64]),
	.datab(\FD|Registrador_pipeline2|DOUT [41]),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline2|DOUT [138]),
	.cin(gnd),
	.combout(\FD|muxAntesULA|X[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxAntesULA|X[22]~9 .lut_mask = 16'hCCAA;
defparam \FD|muxAntesULA|X[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N12
cycloneive_lcell_comb \FD|muxAntesULA|X[21]~10 (
// Equation(s):
// \FD|muxAntesULA|X[21]~10_combout  = (\FD|Registrador_pipeline2|DOUT [138] & (\FD|Registrador_pipeline2|DOUT [41])) # (!\FD|Registrador_pipeline2|DOUT [138] & ((\FD|Registrador_pipeline2|DOUT [63])))

	.dataa(\FD|Registrador_pipeline2|DOUT [138]),
	.datab(\FD|Registrador_pipeline2|DOUT [41]),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline2|DOUT [63]),
	.cin(gnd),
	.combout(\FD|muxAntesULA|X[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxAntesULA|X[21]~10 .lut_mask = 16'hDD88;
defparam \FD|muxAntesULA|X[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N10
cycloneive_lcell_comb \FD|muxAntesULA|X[20]~11 (
// Equation(s):
// \FD|muxAntesULA|X[20]~11_combout  = (\FD|Registrador_pipeline2|DOUT [138] & (\FD|Registrador_pipeline2|DOUT [41])) # (!\FD|Registrador_pipeline2|DOUT [138] & ((\FD|Registrador_pipeline2|DOUT [62])))

	.dataa(gnd),
	.datab(\FD|Registrador_pipeline2|DOUT [41]),
	.datac(\FD|Registrador_pipeline2|DOUT [62]),
	.datad(\FD|Registrador_pipeline2|DOUT [138]),
	.cin(gnd),
	.combout(\FD|muxAntesULA|X[20]~11_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxAntesULA|X[20]~11 .lut_mask = 16'hCCF0;
defparam \FD|muxAntesULA|X[20]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N8
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~41 (
// Equation(s):
// \FD|ALU|Bnot|Add0~41_combout  = (\FD|ALU|Bnot|Add0~40  & ((\FD|UC_ULA|ULActrl[2]~1_combout  $ (\FD|muxAntesULA|X[20]~11_combout )))) # (!\FD|ALU|Bnot|Add0~40  & (\FD|UC_ULA|ULActrl[2]~1_combout  $ (\FD|muxAntesULA|X[20]~11_combout  $ (VCC))))
// \FD|ALU|Bnot|Add0~42  = CARRY((!\FD|ALU|Bnot|Add0~40  & (\FD|UC_ULA|ULActrl[2]~1_combout  $ (\FD|muxAntesULA|X[20]~11_combout ))))

	.dataa(\FD|UC_ULA|ULActrl[2]~1_combout ),
	.datab(\FD|muxAntesULA|X[20]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~40 ),
	.combout(\FD|ALU|Bnot|Add0~41_combout ),
	.cout(\FD|ALU|Bnot|Add0~42 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~41 .lut_mask = 16'h6906;
defparam \FD|ALU|Bnot|Add0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N10
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~43 (
// Equation(s):
// \FD|ALU|Bnot|Add0~43_combout  = (\FD|ALU|Bnot|Add0~42  & (\FD|UC_ULA|ULActrl[2]~1_combout  $ ((!\FD|muxAntesULA|X[21]~10_combout )))) # (!\FD|ALU|Bnot|Add0~42  & ((\FD|UC_ULA|ULActrl[2]~1_combout  $ (\FD|muxAntesULA|X[21]~10_combout )) # (GND)))
// \FD|ALU|Bnot|Add0~44  = CARRY((\FD|UC_ULA|ULActrl[2]~1_combout  $ (!\FD|muxAntesULA|X[21]~10_combout )) # (!\FD|ALU|Bnot|Add0~42 ))

	.dataa(\FD|UC_ULA|ULActrl[2]~1_combout ),
	.datab(\FD|muxAntesULA|X[21]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~42 ),
	.combout(\FD|ALU|Bnot|Add0~43_combout ),
	.cout(\FD|ALU|Bnot|Add0~44 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~43 .lut_mask = 16'h969F;
defparam \FD|ALU|Bnot|Add0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N12
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~45 (
// Equation(s):
// \FD|ALU|Bnot|Add0~45_combout  = (\FD|ALU|Bnot|Add0~44  & ((\FD|UC_ULA|ULActrl[2]~1_combout  $ (\FD|muxAntesULA|X[22]~9_combout )))) # (!\FD|ALU|Bnot|Add0~44  & (\FD|UC_ULA|ULActrl[2]~1_combout  $ (\FD|muxAntesULA|X[22]~9_combout  $ (VCC))))
// \FD|ALU|Bnot|Add0~46  = CARRY((!\FD|ALU|Bnot|Add0~44  & (\FD|UC_ULA|ULActrl[2]~1_combout  $ (\FD|muxAntesULA|X[22]~9_combout ))))

	.dataa(\FD|UC_ULA|ULActrl[2]~1_combout ),
	.datab(\FD|muxAntesULA|X[22]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~44 ),
	.combout(\FD|ALU|Bnot|Add0~45_combout ),
	.cout(\FD|ALU|Bnot|Add0~46 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~45 .lut_mask = 16'h6906;
defparam \FD|ALU|Bnot|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N22
cycloneive_lcell_comb \FD|ALU|opmux|X[22]~18 (
// Equation(s):
// \FD|ALU|opmux|X[22]~18_combout  = (!\FD|UC_ULA|ULActrl[1]~6_combout  & ((\FD|Registrador_pipeline2|DOUT [96] & ((\FD|UC_ULA|ULActrl~4_combout ) # (\FD|ALU|Bnot|Add0~45_combout ))) # (!\FD|Registrador_pipeline2|DOUT [96] & (\FD|UC_ULA|ULActrl~4_combout  & 
// \FD|ALU|Bnot|Add0~45_combout ))))

	.dataa(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datab(\FD|Registrador_pipeline2|DOUT [96]),
	.datac(\FD|UC_ULA|ULActrl~4_combout ),
	.datad(\FD|ALU|Bnot|Add0~45_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[22]~18_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[22]~18 .lut_mask = 16'h5440;
defparam \FD|ALU|opmux|X[22]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N23
dffeas \FD|Banco_Regis|registers~987 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[21]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~987_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~987 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~987 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N1
dffeas \FD|Banco_Regis|registers~731 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[21]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~731_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~731 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~731 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N21
dffeas \FD|Banco_Regis|registers~859 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[21]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~859_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~859 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~859 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N7
dffeas \FD|Banco_Regis|registers~603 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[21]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~603_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~603 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~603 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1902 (
// Equation(s):
// \FD|Banco_Regis|registers~1902_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (\FD|Banco_Regis|registers~859_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & 
// ((\FD|Banco_Regis|registers~603_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~859_q ),
	.datac(\FD|Banco_Regis|registers~603_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1902_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1902 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~1902 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1903 (
// Equation(s):
// \FD|Banco_Regis|registers~1903_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~1902_combout  & (\FD|Banco_Regis|registers~987_q )) # (!\FD|Banco_Regis|registers~1902_combout  & 
// ((\FD|Banco_Regis|registers~731_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~1902_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~987_q ),
	.datac(\FD|Banco_Regis|registers~731_q ),
	.datad(\FD|Banco_Regis|registers~1902_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1903_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1903 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1903 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N7
dffeas \FD|Banco_Regis|registers~1051 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[21]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2373_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1051_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1051 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1051 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y41_N31
dffeas \FD|Banco_Regis|registers~795 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[21]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2367_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~795_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~795 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~795 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N13
dffeas \FD|Banco_Regis|registers~923 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[21]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2369_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~923_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~923 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~923 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y41_N13
dffeas \FD|Banco_Regis|registers~667 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[21]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2371_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~667_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~667 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~667 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1909 (
// Equation(s):
// \FD|Banco_Regis|registers~1909_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (\FD|Banco_Regis|registers~923_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & 
// ((\FD|Banco_Regis|registers~667_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~923_q ),
	.datac(\FD|Banco_Regis|registers~667_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1909_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1909 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~1909 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1910 (
// Equation(s):
// \FD|Banco_Regis|registers~1910_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~1909_combout  & (\FD|Banco_Regis|registers~1051_q )) # (!\FD|Banco_Regis|registers~1909_combout  & 
// ((\FD|Banco_Regis|registers~795_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~1909_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~1051_q ),
	.datac(\FD|Banco_Regis|registers~795_q ),
	.datad(\FD|Banco_Regis|registers~1909_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1910_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1910 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1910 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N13
dffeas \FD|Banco_Regis|registers~827 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[21]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2359_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~827_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~827 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~827 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N19
dffeas \FD|Banco_Regis|registers~955 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[21]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2365_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~955_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~955 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~955 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N5
dffeas \FD|Banco_Regis|registers~699 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[21]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2361_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~699_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~699 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~699 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N31
dffeas \FD|Banco_Regis|registers~571 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[21]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2363_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~571_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~571 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~571 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1906 (
// Equation(s):
// \FD|Banco_Regis|registers~1906_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~699_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// ((\FD|Banco_Regis|registers~571_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~699_q ),
	.datac(\FD|Banco_Regis|registers~571_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1906_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1906 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~1906 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1907 (
// Equation(s):
// \FD|Banco_Regis|registers~1907_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~1906_combout  & ((\FD|Banco_Regis|registers~955_q ))) # (!\FD|Banco_Regis|registers~1906_combout  & 
// (\FD|Banco_Regis|registers~827_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~1906_combout ))))

	.dataa(\FD|Banco_Regis|registers~827_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~955_q ),
	.datad(\FD|Banco_Regis|registers~1906_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1907_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1907 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1907 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1019feeder (
// Equation(s):
// \FD|Banco_Regis|registers~1019feeder_combout  = \FD|muxDepoisULA|X[21]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[21]~10_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1019feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1019feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~1019feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N25
dffeas \FD|Banco_Regis|registers~1019 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~1019feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1019_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1019 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1019 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N5
dffeas \FD|Banco_Regis|registers~891 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[21]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~891_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~891 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~891 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N11
dffeas \FD|Banco_Regis|registers~763 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[21]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~763_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~763 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~763 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N31
dffeas \FD|Banco_Regis|registers~635 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[21]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2355_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~635_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~635 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~635 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1904 (
// Equation(s):
// \FD|Banco_Regis|registers~1904_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~763_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// ((\FD|Banco_Regis|registers~635_q )))))

	.dataa(\FD|Banco_Regis|registers~763_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~635_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1904_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1904 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~1904 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1905 (
// Equation(s):
// \FD|Banco_Regis|registers~1905_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~1904_combout  & (\FD|Banco_Regis|registers~1019_q )) # (!\FD|Banco_Regis|registers~1904_combout  & 
// ((\FD|Banco_Regis|registers~891_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~1904_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~1019_q ),
	.datac(\FD|Banco_Regis|registers~891_q ),
	.datad(\FD|Banco_Regis|registers~1904_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1905_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1905 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1905 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1908 (
// Equation(s):
// \FD|Banco_Regis|registers~1908_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~1905_combout ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Banco_Regis|registers~1907_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~1907_combout ),
	.datad(\FD|Banco_Regis|registers~1905_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1908_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1908 .lut_mask = 16'hDC98;
defparam \FD|Banco_Regis|registers~1908 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1911 (
// Equation(s):
// \FD|Banco_Regis|registers~1911_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~1908_combout  & ((\FD|Banco_Regis|registers~1910_combout ))) # (!\FD|Banco_Regis|registers~1908_combout  & 
// (\FD|Banco_Regis|registers~1903_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~1908_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~1903_combout ),
	.datac(\FD|Banco_Regis|registers~1910_combout ),
	.datad(\FD|Banco_Regis|registers~1908_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1911_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1911 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1911 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N13
dffeas \FD|Banco_Regis|registers~283 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[21]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~283 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~283 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~187feeder (
// Equation(s):
// \FD|Banco_Regis|registers~187feeder_combout  = \FD|muxDepoisULA|X[21]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[21]~10_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~187feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~187feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~187feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N27
dffeas \FD|Banco_Regis|registers~187 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~187feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2376_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~187 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~187 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N23
dffeas \FD|Banco_Regis|registers~219 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[21]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2375_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~219 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~219 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1912 (
// Equation(s):
// \FD|Banco_Regis|registers~1912_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ) # (\FD|Banco_Regis|registers~219_q )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~187_q  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~187_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\FD|Banco_Regis|registers~219_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1912_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1912 .lut_mask = 16'hAEA4;
defparam \FD|Banco_Regis|registers~1912 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1913 (
// Equation(s):
// \FD|Banco_Regis|registers~1913_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~1912_combout  & (\FD|Banco_Regis|registers~283_q )) # (!\FD|Banco_Regis|registers~1912_combout  & 
// ((\FD|Banco_Regis|registers~251_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~1912_combout ))))

	.dataa(\FD|Banco_Regis|registers~283_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~251_q ),
	.datad(\FD|Banco_Regis|registers~1912_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1913_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1913 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1913 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N5
dffeas \FD|Banco_Regis|registers~539 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|muxDepoisULA|X[21]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~539_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~539 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~539 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y35_N31
dffeas \FD|Banco_Regis|registers~507 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[21]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~507_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~507 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~507 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y37_N13
dffeas \FD|Banco_Regis|registers~475 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[21]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~475_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~475 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~475 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y37_N31
dffeas \FD|Banco_Regis|registers~443 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[21]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~443_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~443 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~443 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1919 (
// Equation(s):
// \FD|Banco_Regis|registers~1919_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~475_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~443_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~475_q ),
	.datac(\FD|Banco_Regis|registers~443_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1919_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1919 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~1919 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1920 (
// Equation(s):
// \FD|Banco_Regis|registers~1920_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~1919_combout  & (\FD|Banco_Regis|registers~539_q )) # (!\FD|Banco_Regis|registers~1919_combout  & 
// ((\FD|Banco_Regis|registers~507_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~1919_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~539_q ),
	.datac(\FD|Banco_Regis|registers~507_q ),
	.datad(\FD|Banco_Regis|registers~1919_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1920_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1920 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1920 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~155feeder (
// Equation(s):
// \FD|Banco_Regis|registers~155feeder_combout  = \FD|muxDepoisULA|X[21]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[21]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~155feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~155feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~155feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N19
dffeas \FD|Banco_Regis|registers~155 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~155feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~155 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~155 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~123feeder (
// Equation(s):
// \FD|Banco_Regis|registers~123feeder_combout  = \FD|muxDepoisULA|X[21]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[21]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~123feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~123feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~123feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N9
dffeas \FD|Banco_Regis|registers~123 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~123feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2383_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~123 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N31
dffeas \FD|Banco_Regis|registers~59 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[21]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~59 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1916 (
// Equation(s):
// \FD|Banco_Regis|registers~1916_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~123_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~59_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~123_q ),
	.datac(\FD|Banco_Regis|registers~59_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1916_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1916 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~1916 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N23
dffeas \FD|Banco_Regis|registers~91 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[21]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2382_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~91 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~91 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1917 (
// Equation(s):
// \FD|Banco_Regis|registers~1917_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~1916_combout  & (\FD|Banco_Regis|registers~155_q )) # (!\FD|Banco_Regis|registers~1916_combout  & 
// ((\FD|Banco_Regis|registers~91_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~1916_combout ))))

	.dataa(\FD|Banco_Regis|registers~155_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~1916_combout ),
	.datad(\FD|Banco_Regis|registers~91_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1917_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1917 .lut_mask = 16'hBCB0;
defparam \FD|Banco_Regis|registers~1917 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N5
dffeas \FD|Banco_Regis|registers~347 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[21]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2378_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~347 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~347 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N15
dffeas \FD|Banco_Regis|registers~411 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[21]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2381_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~411_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~411 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~411 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y33_N15
dffeas \FD|Banco_Regis|registers~379 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[21]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~379_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~379 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~379 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y33_N25
dffeas \FD|Banco_Regis|registers~315 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[21]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2380_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~315 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~315 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1914 (
// Equation(s):
// \FD|Banco_Regis|registers~1914_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~379_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~315_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~379_q ),
	.datac(\FD|Banco_Regis|registers~315_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1914_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1914 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~1914 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1915 (
// Equation(s):
// \FD|Banco_Regis|registers~1915_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~1914_combout  & ((\FD|Banco_Regis|registers~411_q ))) # (!\FD|Banco_Regis|registers~1914_combout  & 
// (\FD|Banco_Regis|registers~347_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~1914_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~347_q ),
	.datac(\FD|Banco_Regis|registers~411_q ),
	.datad(\FD|Banco_Regis|registers~1914_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1915_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1915 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1915 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1918 (
// Equation(s):
// \FD|Banco_Regis|registers~1918_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ) # ((\FD|Banco_Regis|registers~1915_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~1917_combout )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~1917_combout ),
	.datad(\FD|Banco_Regis|registers~1915_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1918_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1918 .lut_mask = 16'hBA98;
defparam \FD|Banco_Regis|registers~1918 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1921 (
// Equation(s):
// \FD|Banco_Regis|registers~1921_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~1918_combout  & ((\FD|Banco_Regis|registers~1920_combout ))) # (!\FD|Banco_Regis|registers~1918_combout  & 
// (\FD|Banco_Regis|registers~1913_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~1918_combout ))))

	.dataa(\FD|Banco_Regis|registers~1913_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~1920_combout ),
	.datad(\FD|Banco_Regis|registers~1918_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1921_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1921 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1921 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N4
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg1[21]~10 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg1[21]~10_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & (((\FD|Banco_Regis|registers~1911_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & 
// (!\FD|Banco_Regis|Equal0~0_combout  & ((\FD|Banco_Regis|registers~1921_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25 ),
	.datab(\FD|Banco_Regis|Equal0~0_combout ),
	.datac(\FD|Banco_Regis|registers~1911_combout ),
	.datad(\FD|Banco_Regis|registers~1921_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg1[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg1[21]~10 .lut_mask = 16'hB1A0;
defparam \FD|Banco_Regis|DadoLidoReg1[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N5
dffeas \FD|Registrador_pipeline2|DOUT[95] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg1[21]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [95]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[95] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[95] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y38_N9
dffeas \FD|Banco_Regis|registers~410 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[20]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2381_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~410_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~410 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~410 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y33_N15
dffeas \FD|Banco_Regis|registers~378 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[20]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~378_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~378 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~378 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y36_N13
dffeas \FD|Banco_Regis|registers~346 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[20]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2378_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~346 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~346 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y33_N25
dffeas \FD|Banco_Regis|registers~314 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[20]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2380_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~314 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~314 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1932 (
// Equation(s):
// \FD|Banco_Regis|registers~1932_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~346_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & 
// ((\FD|Banco_Regis|registers~314_q )))))

	.dataa(\FD|Banco_Regis|registers~346_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~314_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1932_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1932 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~1932 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1933 (
// Equation(s):
// \FD|Banco_Regis|registers~1933_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~1932_combout  & (\FD|Banco_Regis|registers~410_q )) # (!\FD|Banco_Regis|registers~1932_combout  & 
// ((\FD|Banco_Regis|registers~378_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~1932_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~410_q ),
	.datac(\FD|Banco_Regis|registers~378_q ),
	.datad(\FD|Banco_Regis|registers~1932_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1933_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1933 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1933 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N21
dffeas \FD|Banco_Regis|registers~474 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[20]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~474_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~474 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~474 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y40_N17
dffeas \FD|Banco_Regis|registers~506 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[20]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~506_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~506 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~506 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y40_N23
dffeas \FD|Banco_Regis|registers~442 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[20]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~442_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~442 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~442 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1939 (
// Equation(s):
// \FD|Banco_Regis|registers~1939_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~506_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~442_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~506_q ),
	.datac(\FD|Banco_Regis|registers~442_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1939_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1939 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~1939 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1940 (
// Equation(s):
// \FD|Banco_Regis|registers~1940_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~1939_combout  & (\FD|Banco_Regis|registers~538_q )) # (!\FD|Banco_Regis|registers~1939_combout  & 
// ((\FD|Banco_Regis|registers~474_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~1939_combout ))))

	.dataa(\FD|Banco_Regis|registers~538_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~474_q ),
	.datad(\FD|Banco_Regis|registers~1939_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1940_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1940 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1940 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N21
dffeas \FD|Banco_Regis|registers~218 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[20]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2375_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~218 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~218 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y32_N3
dffeas \FD|Banco_Regis|registers~282 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[20]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~282 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~282 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N29
dffeas \FD|Banco_Regis|registers~250 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[20]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2374_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~250 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~250 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N19
dffeas \FD|Banco_Regis|registers~186 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[20]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2376_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~186 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~186 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1934 (
// Equation(s):
// \FD|Banco_Regis|registers~1934_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Banco_Regis|registers~250_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & 
// ((\FD|Banco_Regis|registers~186_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~250_q ),
	.datac(\FD|Banco_Regis|registers~186_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1934_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1934 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~1934 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1935 (
// Equation(s):
// \FD|Banco_Regis|registers~1935_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~1934_combout  & ((\FD|Banco_Regis|registers~282_q ))) # (!\FD|Banco_Regis|registers~1934_combout  & 
// (\FD|Banco_Regis|registers~218_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~1934_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~218_q ),
	.datac(\FD|Banco_Regis|registers~282_q ),
	.datad(\FD|Banco_Regis|registers~1934_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1935_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1935 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1935 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N31
dffeas \FD|Banco_Regis|registers~122 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[20]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2383_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~122 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~122 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y39_N13
dffeas \FD|Banco_Regis|registers~154 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[20]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~154 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~154 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N13
dffeas \FD|Banco_Regis|registers~90 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[20]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2382_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~90 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N27
dffeas \FD|Banco_Regis|registers~58 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[20]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~58 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1936 (
// Equation(s):
// \FD|Banco_Regis|registers~1936_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~90_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & 
// ((\FD|Banco_Regis|registers~58_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~90_q ),
	.datac(\FD|Banco_Regis|registers~58_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1936_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1936 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~1936 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1937 (
// Equation(s):
// \FD|Banco_Regis|registers~1937_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~1936_combout  & ((\FD|Banco_Regis|registers~154_q ))) # (!\FD|Banco_Regis|registers~1936_combout  & 
// (\FD|Banco_Regis|registers~122_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~1936_combout ))))

	.dataa(\FD|Banco_Regis|registers~122_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~154_q ),
	.datad(\FD|Banco_Regis|registers~1936_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1937_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1937 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1937 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1938 (
// Equation(s):
// \FD|Banco_Regis|registers~1938_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~1935_combout )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~1937_combout )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~1935_combout ),
	.datad(\FD|Banco_Regis|registers~1937_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1938_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1938 .lut_mask = 16'hD9C8;
defparam \FD|Banco_Regis|registers~1938 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1941 (
// Equation(s):
// \FD|Banco_Regis|registers~1941_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~1938_combout  & ((\FD|Banco_Regis|registers~1940_combout ))) # (!\FD|Banco_Regis|registers~1938_combout  & 
// (\FD|Banco_Regis|registers~1933_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~1938_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~1933_combout ),
	.datac(\FD|Banco_Regis|registers~1940_combout ),
	.datad(\FD|Banco_Regis|registers~1938_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1941_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1941 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1941 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N17
dffeas \FD|Banco_Regis|registers~1018 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[20]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1018_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1018 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1018 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N9
dffeas \FD|Banco_Regis|registers~762 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[20]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~762_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~762 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~762 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N31
dffeas \FD|Banco_Regis|registers~890 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[20]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~890_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~890 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~890 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N7
dffeas \FD|Banco_Regis|registers~634 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[20]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2355_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~634_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~634 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~634 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1922 (
// Equation(s):
// \FD|Banco_Regis|registers~1922_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~890_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~634_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Banco_Regis|registers~890_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~634_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1922_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1922 .lut_mask = 16'hCCB8;
defparam \FD|Banco_Regis|registers~1922 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1923 (
// Equation(s):
// \FD|Banco_Regis|registers~1923_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~1922_combout  & (\FD|Banco_Regis|registers~1018_q )) # (!\FD|Banco_Regis|registers~1922_combout  & 
// ((\FD|Banco_Regis|registers~762_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~1922_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~1018_q ),
	.datac(\FD|Banco_Regis|registers~762_q ),
	.datad(\FD|Banco_Regis|registers~1922_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1923_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1923 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1923 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N5
dffeas \FD|Banco_Regis|registers~1050 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[20]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2373_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1050_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1050 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1050 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y40_N27
dffeas \FD|Banco_Regis|registers~922 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[20]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2369_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~922_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~922 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~922 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y40_N23
dffeas \FD|Banco_Regis|registers~794 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[20]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2367_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~794_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~794 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~794 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N1
dffeas \FD|Banco_Regis|registers~666 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[20]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2371_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~666_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~666 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~666 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1929 (
// Equation(s):
// \FD|Banco_Regis|registers~1929_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~794_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// ((\FD|Banco_Regis|registers~666_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~794_q ),
	.datac(\FD|Banco_Regis|registers~666_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1929_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1929 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~1929 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1930 (
// Equation(s):
// \FD|Banco_Regis|registers~1930_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~1929_combout  & (\FD|Banco_Regis|registers~1050_q )) # (!\FD|Banco_Regis|registers~1929_combout  & 
// ((\FD|Banco_Regis|registers~922_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~1929_combout ))))

	.dataa(\FD|Banco_Regis|registers~1050_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~922_q ),
	.datad(\FD|Banco_Regis|registers~1929_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1930_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1930 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1930 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N17
dffeas \FD|Banco_Regis|registers~858 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[20]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~858_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~858 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~858 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N25
dffeas \FD|Banco_Regis|registers~986 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[20]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~986_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~986 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~986 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N19
dffeas \FD|Banco_Regis|registers~730 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[20]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~730_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~730 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~730 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N1
dffeas \FD|Banco_Regis|registers~602 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[20]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~602_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~602 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~602 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1924 (
// Equation(s):
// \FD|Banco_Regis|registers~1924_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~730_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~602_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~730_q ),
	.datac(\FD|Banco_Regis|registers~602_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1924_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1924 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~1924 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1925 (
// Equation(s):
// \FD|Banco_Regis|registers~1925_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~1924_combout  & ((\FD|Banco_Regis|registers~986_q ))) # (!\FD|Banco_Regis|registers~1924_combout  & 
// (\FD|Banco_Regis|registers~858_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~1924_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~858_q ),
	.datac(\FD|Banco_Regis|registers~986_q ),
	.datad(\FD|Banco_Regis|registers~1924_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1925_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1925 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1925 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~698feeder (
// Equation(s):
// \FD|Banco_Regis|registers~698feeder_combout  = \FD|muxDepoisULA|X[20]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[20]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~698feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~698feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~698feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N11
dffeas \FD|Banco_Regis|registers~698 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~698feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2361_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~698_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~698 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~698 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N21
dffeas \FD|Banco_Regis|registers~954 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[20]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2365_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~954_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~954 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~954 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N21
dffeas \FD|Banco_Regis|registers~826 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[20]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2359_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~826_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~826 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~826 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N23
dffeas \FD|Banco_Regis|registers~570 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[20]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2363_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~570_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~570 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~570 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1926 (
// Equation(s):
// \FD|Banco_Regis|registers~1926_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~826_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~570_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Banco_Regis|registers~826_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~570_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1926_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1926 .lut_mask = 16'hCCB8;
defparam \FD|Banco_Regis|registers~1926 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1927 (
// Equation(s):
// \FD|Banco_Regis|registers~1927_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~1926_combout  & ((\FD|Banco_Regis|registers~954_q ))) # (!\FD|Banco_Regis|registers~1926_combout  & 
// (\FD|Banco_Regis|registers~698_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~1926_combout ))))

	.dataa(\FD|Banco_Regis|registers~698_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~954_q ),
	.datad(\FD|Banco_Regis|registers~1926_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1927_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1927 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1927 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1928 (
// Equation(s):
// \FD|Banco_Regis|registers~1928_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~1925_combout )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~1927_combout )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~1925_combout ),
	.datad(\FD|Banco_Regis|registers~1927_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1928_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1928 .lut_mask = 16'hD9C8;
defparam \FD|Banco_Regis|registers~1928 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1931 (
// Equation(s):
// \FD|Banco_Regis|registers~1931_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~1928_combout  & ((\FD|Banco_Regis|registers~1930_combout ))) # (!\FD|Banco_Regis|registers~1928_combout  & 
// (\FD|Banco_Regis|registers~1923_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~1928_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~1923_combout ),
	.datac(\FD|Banco_Regis|registers~1930_combout ),
	.datad(\FD|Banco_Regis|registers~1928_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1931_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1931 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1931 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N8
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg1[20]~11 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg1[20]~11_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & (((\FD|Banco_Regis|registers~1931_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & 
// (!\FD|Banco_Regis|Equal0~0_combout  & (\FD|Banco_Regis|registers~1941_combout )))

	.dataa(\FD|Banco_Regis|Equal0~0_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25 ),
	.datac(\FD|Banco_Regis|registers~1941_combout ),
	.datad(\FD|Banco_Regis|registers~1931_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg1[20]~11_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg1[20]~11 .lut_mask = 16'hDC10;
defparam \FD|Banco_Regis|DadoLidoReg1[20]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N9
dffeas \FD|Registrador_pipeline2|DOUT[94] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg1[20]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [94]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[94] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[94] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N8
cycloneive_lcell_comb \FD|ALU|somaSub[20]~40 (
// Equation(s):
// \FD|ALU|somaSub[20]~40_combout  = ((\FD|ALU|Bnot|Add0~41_combout  $ (\FD|Registrador_pipeline2|DOUT [94] $ (!\FD|ALU|somaSub[19]~39 )))) # (GND)
// \FD|ALU|somaSub[20]~41  = CARRY((\FD|ALU|Bnot|Add0~41_combout  & ((\FD|Registrador_pipeline2|DOUT [94]) # (!\FD|ALU|somaSub[19]~39 ))) # (!\FD|ALU|Bnot|Add0~41_combout  & (\FD|Registrador_pipeline2|DOUT [94] & !\FD|ALU|somaSub[19]~39 )))

	.dataa(\FD|ALU|Bnot|Add0~41_combout ),
	.datab(\FD|Registrador_pipeline2|DOUT [94]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[19]~39 ),
	.combout(\FD|ALU|somaSub[20]~40_combout ),
	.cout(\FD|ALU|somaSub[20]~41 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[20]~40 .lut_mask = 16'h698E;
defparam \FD|ALU|somaSub[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N10
cycloneive_lcell_comb \FD|ALU|somaSub[21]~42 (
// Equation(s):
// \FD|ALU|somaSub[21]~42_combout  = (\FD|ALU|Bnot|Add0~43_combout  & ((\FD|Registrador_pipeline2|DOUT [95] & (\FD|ALU|somaSub[20]~41  & VCC)) # (!\FD|Registrador_pipeline2|DOUT [95] & (!\FD|ALU|somaSub[20]~41 )))) # (!\FD|ALU|Bnot|Add0~43_combout  & 
// ((\FD|Registrador_pipeline2|DOUT [95] & (!\FD|ALU|somaSub[20]~41 )) # (!\FD|Registrador_pipeline2|DOUT [95] & ((\FD|ALU|somaSub[20]~41 ) # (GND)))))
// \FD|ALU|somaSub[21]~43  = CARRY((\FD|ALU|Bnot|Add0~43_combout  & (!\FD|Registrador_pipeline2|DOUT [95] & !\FD|ALU|somaSub[20]~41 )) # (!\FD|ALU|Bnot|Add0~43_combout  & ((!\FD|ALU|somaSub[20]~41 ) # (!\FD|Registrador_pipeline2|DOUT [95]))))

	.dataa(\FD|ALU|Bnot|Add0~43_combout ),
	.datab(\FD|Registrador_pipeline2|DOUT [95]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[20]~41 ),
	.combout(\FD|ALU|somaSub[21]~42_combout ),
	.cout(\FD|ALU|somaSub[21]~43 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[21]~42 .lut_mask = 16'h9617;
defparam \FD|ALU|somaSub[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N12
cycloneive_lcell_comb \FD|ALU|somaSub[22]~44 (
// Equation(s):
// \FD|ALU|somaSub[22]~44_combout  = ((\FD|ALU|Bnot|Add0~45_combout  $ (\FD|Registrador_pipeline2|DOUT [96] $ (!\FD|ALU|somaSub[21]~43 )))) # (GND)
// \FD|ALU|somaSub[22]~45  = CARRY((\FD|ALU|Bnot|Add0~45_combout  & ((\FD|Registrador_pipeline2|DOUT [96]) # (!\FD|ALU|somaSub[21]~43 ))) # (!\FD|ALU|Bnot|Add0~45_combout  & (\FD|Registrador_pipeline2|DOUT [96] & !\FD|ALU|somaSub[21]~43 )))

	.dataa(\FD|ALU|Bnot|Add0~45_combout ),
	.datab(\FD|Registrador_pipeline2|DOUT [96]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[21]~43 ),
	.combout(\FD|ALU|somaSub[22]~44_combout ),
	.cout(\FD|ALU|somaSub[22]~45 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[22]~44 .lut_mask = 16'h698E;
defparam \FD|ALU|somaSub[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N26
cycloneive_lcell_comb \FD|ALU|opmux|X[22]~19 (
// Equation(s):
// \FD|ALU|opmux|X[22]~19_combout  = (\FD|ALU|opmux|X[22]~18_combout ) # ((\FD|UC_ULA|ULActrl[1]~6_combout  & (!\FD|UC_ULA|ULActrl~4_combout  & \FD|ALU|somaSub[22]~44_combout )))

	.dataa(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datab(\FD|UC_ULA|ULActrl~4_combout ),
	.datac(\FD|ALU|opmux|X[22]~18_combout ),
	.datad(\FD|ALU|somaSub[22]~44_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[22]~19_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[22]~19 .lut_mask = 16'hF2F0;
defparam \FD|ALU|opmux|X[22]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y36_N27
dffeas \FD|Registrador_pipeline3|DOUT[59] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|ALU|opmux|X[22]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [59]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[59] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[59] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y36_N13
dffeas \FD|Registrador_pipeline4|DOUT[27] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline3|DOUT [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[27] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N30
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[56]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[56]~feeder .lut_mask = 16'hFFFF;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y36_N31
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[56] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [56]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N16
cycloneive_lcell_comb \FD|muxAntesULA|X[23]~8 (
// Equation(s):
// \FD|muxAntesULA|X[23]~8_combout  = (\FD|Registrador_pipeline2|DOUT [138] & (\FD|Registrador_pipeline2|DOUT [41])) # (!\FD|Registrador_pipeline2|DOUT [138] & ((\FD|Registrador_pipeline2|DOUT [65])))

	.dataa(gnd),
	.datab(\FD|Registrador_pipeline2|DOUT [41]),
	.datac(\FD|Registrador_pipeline2|DOUT [65]),
	.datad(\FD|Registrador_pipeline2|DOUT [138]),
	.cin(gnd),
	.combout(\FD|muxAntesULA|X[23]~8_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxAntesULA|X[23]~8 .lut_mask = 16'hCCF0;
defparam \FD|muxAntesULA|X[23]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N14
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~47 (
// Equation(s):
// \FD|ALU|Bnot|Add0~47_combout  = (\FD|ALU|Bnot|Add0~46  & (\FD|muxAntesULA|X[23]~8_combout  $ ((!\FD|UC_ULA|ULActrl[2]~1_combout )))) # (!\FD|ALU|Bnot|Add0~46  & ((\FD|muxAntesULA|X[23]~8_combout  $ (\FD|UC_ULA|ULActrl[2]~1_combout )) # (GND)))
// \FD|ALU|Bnot|Add0~48  = CARRY((\FD|muxAntesULA|X[23]~8_combout  $ (!\FD|UC_ULA|ULActrl[2]~1_combout )) # (!\FD|ALU|Bnot|Add0~46 ))

	.dataa(\FD|muxAntesULA|X[23]~8_combout ),
	.datab(\FD|UC_ULA|ULActrl[2]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~46 ),
	.combout(\FD|ALU|Bnot|Add0~47_combout ),
	.cout(\FD|ALU|Bnot|Add0~48 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~47 .lut_mask = 16'h969F;
defparam \FD|ALU|Bnot|Add0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y34_N31
dffeas \FD|Banco_Regis|registers~989 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[23]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~989_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~989 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~989 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~605feeder (
// Equation(s):
// \FD|Banco_Regis|registers~605feeder_combout  = \FD|muxDepoisULA|X[23]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[23]~8_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~605feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~605feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~605feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N13
dffeas \FD|Banco_Regis|registers~605 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~605feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~605_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~605 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~605 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N7
dffeas \FD|Banco_Regis|registers~861 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[23]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~861_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~861 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~861 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1862 (
// Equation(s):
// \FD|Banco_Regis|registers~1862_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~861_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (\FD|Banco_Regis|registers~605_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Banco_Regis|registers~605_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~861_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1862_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1862 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1862 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N17
dffeas \FD|Banco_Regis|registers~733 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[23]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~733_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~733 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~733 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1863 (
// Equation(s):
// \FD|Banco_Regis|registers~1863_combout  = (\FD|Banco_Regis|registers~1862_combout  & ((\FD|Banco_Regis|registers~989_q ) # ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # (!\FD|Banco_Regis|registers~1862_combout  & 
// (((\FD|Banco_Regis|registers~733_q  & \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Banco_Regis|registers~989_q ),
	.datab(\FD|Banco_Regis|registers~1862_combout ),
	.datac(\FD|Banco_Regis|registers~733_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1863_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1863 .lut_mask = 16'hB8CC;
defparam \FD|Banco_Regis|registers~1863 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~669feeder (
// Equation(s):
// \FD|Banco_Regis|registers~669feeder_combout  = \FD|muxDepoisULA|X[23]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[23]~8_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~669feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~669feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~669feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N5
dffeas \FD|Banco_Regis|registers~669 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~669feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2371_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~669_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~669 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~669 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y41_N29
dffeas \FD|Banco_Regis|registers~925 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[23]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2369_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~925_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~925 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~925 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1869 (
// Equation(s):
// \FD|Banco_Regis|registers~1869_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~925_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & 
// (\FD|Banco_Regis|registers~669_q ))))

	.dataa(\FD|Banco_Regis|registers~669_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~925_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1869_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1869 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1869 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N19
dffeas \FD|Banco_Regis|registers~1053 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[23]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2373_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1053_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1053 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1053 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y40_N21
dffeas \FD|Banco_Regis|registers~797 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[23]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2367_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~797_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~797 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~797 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1870 (
// Equation(s):
// \FD|Banco_Regis|registers~1870_combout  = (\FD|Banco_Regis|registers~1869_combout  & ((\FD|Banco_Regis|registers~1053_q ) # ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # (!\FD|Banco_Regis|registers~1869_combout  & 
// (((\FD|Banco_Regis|registers~797_q  & \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Banco_Regis|registers~1869_combout ),
	.datab(\FD|Banco_Regis|registers~1053_q ),
	.datac(\FD|Banco_Regis|registers~797_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1870_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1870 .lut_mask = 16'hD8AA;
defparam \FD|Banco_Regis|registers~1870 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N17
dffeas \FD|Banco_Regis|registers~829 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[23]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2359_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~829_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~829 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~829 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N13
dffeas \FD|Banco_Regis|registers~701 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[23]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2361_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~701_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~701 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~701 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N7
dffeas \FD|Banco_Regis|registers~573 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[23]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2363_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~573_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~573 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~573 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1866 (
// Equation(s):
// \FD|Banco_Regis|registers~1866_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~701_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// ((\FD|Banco_Regis|registers~573_q )))))

	.dataa(\FD|Banco_Regis|registers~701_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~573_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1866_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1866 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~1866 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N31
dffeas \FD|Banco_Regis|registers~957 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[23]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2365_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~957_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~957 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~957 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1867 (
// Equation(s):
// \FD|Banco_Regis|registers~1867_combout  = (\FD|Banco_Regis|registers~1866_combout  & (((\FD|Banco_Regis|registers~957_q ) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )))) # (!\FD|Banco_Regis|registers~1866_combout  & 
// (\FD|Banco_Regis|registers~829_q  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\FD|Banco_Regis|registers~829_q ),
	.datab(\FD|Banco_Regis|registers~1866_combout ),
	.datac(\FD|Banco_Regis|registers~957_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1867_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1867 .lut_mask = 16'hE2CC;
defparam \FD|Banco_Regis|registers~1867 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N17
dffeas \FD|Banco_Regis|registers~893 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[23]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~893_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~893 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~893 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1021feeder (
// Equation(s):
// \FD|Banco_Regis|registers~1021feeder_combout  = \FD|muxDepoisULA|X[23]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[23]~8_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1021feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1021feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~1021feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N5
dffeas \FD|Banco_Regis|registers~1021 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~1021feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1021_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1021 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1021 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N7
dffeas \FD|Banco_Regis|registers~765 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[23]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~765_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~765 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~765 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N21
dffeas \FD|Banco_Regis|registers~637 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[23]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2355_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~637_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~637 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~637 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1864 (
// Equation(s):
// \FD|Banco_Regis|registers~1864_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~765_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// ((\FD|Banco_Regis|registers~637_q )))))

	.dataa(\FD|Banco_Regis|registers~765_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~637_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1864_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1864 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~1864 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1865 (
// Equation(s):
// \FD|Banco_Regis|registers~1865_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~1864_combout  & ((\FD|Banco_Regis|registers~1021_q ))) # (!\FD|Banco_Regis|registers~1864_combout  & 
// (\FD|Banco_Regis|registers~893_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~1864_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~893_q ),
	.datac(\FD|Banco_Regis|registers~1021_q ),
	.datad(\FD|Banco_Regis|registers~1864_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1865_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1865 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1865 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1868 (
// Equation(s):
// \FD|Banco_Regis|registers~1868_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~1865_combout ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Banco_Regis|registers~1867_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~1867_combout ),
	.datad(\FD|Banco_Regis|registers~1865_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1868_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1868 .lut_mask = 16'hDC98;
defparam \FD|Banco_Regis|registers~1868 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1871 (
// Equation(s):
// \FD|Banco_Regis|registers~1871_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~1868_combout  & ((\FD|Banco_Regis|registers~1870_combout ))) # (!\FD|Banco_Regis|registers~1868_combout  & 
// (\FD|Banco_Regis|registers~1863_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~1868_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~1863_combout ),
	.datac(\FD|Banco_Regis|registers~1870_combout ),
	.datad(\FD|Banco_Regis|registers~1868_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1871_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1871 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1871 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N23
dffeas \FD|Banco_Regis|registers~285 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[23]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~285 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~285 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N7
dffeas \FD|Banco_Regis|registers~253 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[23]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2374_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~253 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~253 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~189feeder (
// Equation(s):
// \FD|Banco_Regis|registers~189feeder_combout  = \FD|muxDepoisULA|X[23]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[23]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~189feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~189feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~189feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N9
dffeas \FD|Banco_Regis|registers~189 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~189feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2376_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~189 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~189 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y34_N5
dffeas \FD|Banco_Regis|registers~221 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[23]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2375_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~221 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~221 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1872 (
// Equation(s):
// \FD|Banco_Regis|registers~1872_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~221_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & 
// (\FD|Banco_Regis|registers~189_q ))))

	.dataa(\FD|Banco_Regis|registers~189_q ),
	.datab(\FD|Banco_Regis|registers~221_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1872_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1872 .lut_mask = 16'hFC0A;
defparam \FD|Banco_Regis|registers~1872 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1873 (
// Equation(s):
// \FD|Banco_Regis|registers~1873_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~1872_combout  & (\FD|Banco_Regis|registers~285_q )) # (!\FD|Banco_Regis|registers~1872_combout  & 
// ((\FD|Banco_Regis|registers~253_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~1872_combout ))))

	.dataa(\FD|Banco_Regis|registers~285_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~253_q ),
	.datad(\FD|Banco_Regis|registers~1872_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1873_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1873 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1873 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~509feeder (
// Equation(s):
// \FD|Banco_Regis|registers~509feeder_combout  = \FD|muxDepoisULA|X[23]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[23]~8_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~509feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~509feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~509feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N23
dffeas \FD|Banco_Regis|registers~509 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~509feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~509_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~509 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~509 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y37_N9
dffeas \FD|Banco_Regis|registers~477 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[23]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~477_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~477 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~477 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y37_N3
dffeas \FD|Banco_Regis|registers~445 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[23]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~445_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~445 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~445 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1879 (
// Equation(s):
// \FD|Banco_Regis|registers~1879_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~477_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~445_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~477_q ),
	.datac(\FD|Banco_Regis|registers~445_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1879_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1879 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~1879 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1880 (
// Equation(s):
// \FD|Banco_Regis|registers~1880_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~1879_combout  & (\FD|Banco_Regis|registers~541_q )) # (!\FD|Banco_Regis|registers~1879_combout  & 
// ((\FD|Banco_Regis|registers~509_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~1879_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~541_q ),
	.datac(\FD|Banco_Regis|registers~509_q ),
	.datad(\FD|Banco_Regis|registers~1879_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1880_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1880 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1880 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N27
dffeas \FD|Banco_Regis|registers~93 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[23]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2382_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~93 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N23
dffeas \FD|Banco_Regis|registers~125 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[23]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2383_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~125 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~125 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N15
dffeas \FD|Banco_Regis|registers~61 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[23]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~61 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~61 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1876 (
// Equation(s):
// \FD|Banco_Regis|registers~1876_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~125_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~61_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~125_q ),
	.datac(\FD|Banco_Regis|registers~61_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1876_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1876 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~1876 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~157feeder (
// Equation(s):
// \FD|Banco_Regis|registers~157feeder_combout  = \FD|muxDepoisULA|X[23]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[23]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~157feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~157feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~157feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N13
dffeas \FD|Banco_Regis|registers~157 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~157feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~157 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~157 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1877 (
// Equation(s):
// \FD|Banco_Regis|registers~1877_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~1876_combout  & ((\FD|Banco_Regis|registers~157_q ))) # (!\FD|Banco_Regis|registers~1876_combout  & 
// (\FD|Banco_Regis|registers~93_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~1876_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~93_q ),
	.datac(\FD|Banco_Regis|registers~1876_combout ),
	.datad(\FD|Banco_Regis|registers~157_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1877_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1877 .lut_mask = 16'hF858;
defparam \FD|Banco_Regis|registers~1877 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N9
dffeas \FD|Banco_Regis|registers~349 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[23]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2378_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~349 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~349 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N19
dffeas \FD|Banco_Regis|registers~413 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[23]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2381_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~413_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~413 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~413 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y33_N3
dffeas \FD|Banco_Regis|registers~381 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[23]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~381_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~381 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~381 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y33_N13
dffeas \FD|Banco_Regis|registers~317 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[23]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2380_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~317 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~317 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1874 (
// Equation(s):
// \FD|Banco_Regis|registers~1874_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~381_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~317_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~381_q ),
	.datac(\FD|Banco_Regis|registers~317_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1874_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1874 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~1874 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1875 (
// Equation(s):
// \FD|Banco_Regis|registers~1875_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~1874_combout  & ((\FD|Banco_Regis|registers~413_q ))) # (!\FD|Banco_Regis|registers~1874_combout  & 
// (\FD|Banco_Regis|registers~349_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~1874_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~349_q ),
	.datac(\FD|Banco_Regis|registers~413_q ),
	.datad(\FD|Banco_Regis|registers~1874_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1875_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1875 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1875 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1878 (
// Equation(s):
// \FD|Banco_Regis|registers~1878_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ) # ((\FD|Banco_Regis|registers~1875_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~1877_combout )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~1877_combout ),
	.datad(\FD|Banco_Regis|registers~1875_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1878_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1878 .lut_mask = 16'hBA98;
defparam \FD|Banco_Regis|registers~1878 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1881 (
// Equation(s):
// \FD|Banco_Regis|registers~1881_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~1878_combout  & ((\FD|Banco_Regis|registers~1880_combout ))) # (!\FD|Banco_Regis|registers~1878_combout  & 
// (\FD|Banco_Regis|registers~1873_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~1878_combout ))))

	.dataa(\FD|Banco_Regis|registers~1873_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~1880_combout ),
	.datad(\FD|Banco_Regis|registers~1878_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1881_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1881 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1881 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N28
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg1[23]~8 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg1[23]~8_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & (((\FD|Banco_Regis|registers~1871_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & 
// (!\FD|Banco_Regis|Equal0~0_combout  & ((\FD|Banco_Regis|registers~1881_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25 ),
	.datab(\FD|Banco_Regis|Equal0~0_combout ),
	.datac(\FD|Banco_Regis|registers~1871_combout ),
	.datad(\FD|Banco_Regis|registers~1881_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg1[23]~8_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg1[23]~8 .lut_mask = 16'hB1A0;
defparam \FD|Banco_Regis|DadoLidoReg1[23]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N29
dffeas \FD|Registrador_pipeline2|DOUT[97] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg1[23]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [97]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[97] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[97] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N14
cycloneive_lcell_comb \FD|ALU|somaSub[23]~46 (
// Equation(s):
// \FD|ALU|somaSub[23]~46_combout  = (\FD|ALU|Bnot|Add0~47_combout  & ((\FD|Registrador_pipeline2|DOUT [97] & (\FD|ALU|somaSub[22]~45  & VCC)) # (!\FD|Registrador_pipeline2|DOUT [97] & (!\FD|ALU|somaSub[22]~45 )))) # (!\FD|ALU|Bnot|Add0~47_combout  & 
// ((\FD|Registrador_pipeline2|DOUT [97] & (!\FD|ALU|somaSub[22]~45 )) # (!\FD|Registrador_pipeline2|DOUT [97] & ((\FD|ALU|somaSub[22]~45 ) # (GND)))))
// \FD|ALU|somaSub[23]~47  = CARRY((\FD|ALU|Bnot|Add0~47_combout  & (!\FD|Registrador_pipeline2|DOUT [97] & !\FD|ALU|somaSub[22]~45 )) # (!\FD|ALU|Bnot|Add0~47_combout  & ((!\FD|ALU|somaSub[22]~45 ) # (!\FD|Registrador_pipeline2|DOUT [97]))))

	.dataa(\FD|ALU|Bnot|Add0~47_combout ),
	.datab(\FD|Registrador_pipeline2|DOUT [97]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[22]~45 ),
	.combout(\FD|ALU|somaSub[23]~46_combout ),
	.cout(\FD|ALU|somaSub[23]~47 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[23]~46 .lut_mask = 16'h9617;
defparam \FD|ALU|somaSub[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N24
cycloneive_lcell_comb \FD|ALU|opmux|X[23]~16 (
// Equation(s):
// \FD|ALU|opmux|X[23]~16_combout  = (!\FD|UC_ULA|ULActrl[1]~6_combout  & ((\FD|Registrador_pipeline2|DOUT [97] & ((\FD|UC_ULA|ULActrl~4_combout ) # (\FD|ALU|Bnot|Add0~47_combout ))) # (!\FD|Registrador_pipeline2|DOUT [97] & (\FD|UC_ULA|ULActrl~4_combout  & 
// \FD|ALU|Bnot|Add0~47_combout ))))

	.dataa(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datab(\FD|Registrador_pipeline2|DOUT [97]),
	.datac(\FD|UC_ULA|ULActrl~4_combout ),
	.datad(\FD|ALU|Bnot|Add0~47_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[23]~16_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[23]~16 .lut_mask = 16'h5440;
defparam \FD|ALU|opmux|X[23]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N28
cycloneive_lcell_comb \FD|ALU|opmux|X[23]~17 (
// Equation(s):
// \FD|ALU|opmux|X[23]~17_combout  = (\FD|ALU|opmux|X[23]~16_combout ) # ((\FD|UC_ULA|ULActrl[1]~6_combout  & (!\FD|UC_ULA|ULActrl~4_combout  & \FD|ALU|somaSub[23]~46_combout )))

	.dataa(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datab(\FD|UC_ULA|ULActrl~4_combout ),
	.datac(\FD|ALU|somaSub[23]~46_combout ),
	.datad(\FD|ALU|opmux|X[23]~16_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[23]~17_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[23]~17 .lut_mask = 16'hFF20;
defparam \FD|ALU|opmux|X[23]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y36_N29
dffeas \FD|Registrador_pipeline3|DOUT[60] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|ALU|opmux|X[23]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [60]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[60] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[60] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y36_N15
dffeas \FD|Registrador_pipeline4|DOUT[28] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline3|DOUT [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[28] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y33_N7
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[57] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline3|DOUT [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [57]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N2
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[58]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[58]~feeder .lut_mask = 16'hFFFF;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y35_N3
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[58] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [58]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N18
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[60]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[60]~feeder .lut_mask = 16'hFFFF;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y40_N19
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[60] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [60]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N16
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[61]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[61]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|Registrador_pipeline3|DOUT [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[61]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[61]~feeder .lut_mask = 16'hF0F0;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[61]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y36_N17
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[61] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[61]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [61]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~928feeder (
// Equation(s):
// \FD|Banco_Regis|registers~928feeder_combout  = \FD|muxDepoisULA|X[26]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[26]~5_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~928feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~928feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~928feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N31
dffeas \FD|Banco_Regis|registers~928 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~928feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2369_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~928_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~928 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~928 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y40_N17
dffeas \FD|Banco_Regis|registers~1056 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[26]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2373_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1056_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1056 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1056 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y40_N15
dffeas \FD|Banco_Regis|registers~800 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[26]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2367_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~800_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~800 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~800 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y40_N1
dffeas \FD|Banco_Regis|registers~672 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[26]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2371_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~672_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~672 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~672 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1809 (
// Equation(s):
// \FD|Banco_Regis|registers~1809_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~800_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// ((\FD|Banco_Regis|registers~672_q )))))

	.dataa(\FD|Banco_Regis|registers~800_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~672_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1809_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1809 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~1809 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1810 (
// Equation(s):
// \FD|Banco_Regis|registers~1810_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~1809_combout  & ((\FD|Banco_Regis|registers~1056_q ))) # (!\FD|Banco_Regis|registers~1809_combout  & 
// (\FD|Banco_Regis|registers~928_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~1809_combout ))))

	.dataa(\FD|Banco_Regis|registers~928_q ),
	.datab(\FD|Banco_Regis|registers~1056_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\FD|Banco_Regis|registers~1809_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1810_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1810 .lut_mask = 16'hCFA0;
defparam \FD|Banco_Regis|registers~1810 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N23
dffeas \FD|Banco_Regis|registers~1024 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[26]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1024_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1024 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1024 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N19
dffeas \FD|Banco_Regis|registers~896 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[26]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~896_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~896 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~896 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N19
dffeas \FD|Banco_Regis|registers~640 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[26]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2355_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~640_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~640 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~640 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1802 (
// Equation(s):
// \FD|Banco_Regis|registers~1802_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~896_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~640_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Banco_Regis|registers~896_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~640_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1802_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1802 .lut_mask = 16'hCCB8;
defparam \FD|Banco_Regis|registers~1802 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1803 (
// Equation(s):
// \FD|Banco_Regis|registers~1803_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~1802_combout  & (\FD|Banco_Regis|registers~1024_q )) # (!\FD|Banco_Regis|registers~1802_combout  & 
// ((\FD|Banco_Regis|registers~768_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~1802_combout ))))

	.dataa(\FD|Banco_Regis|registers~1024_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~768_q ),
	.datad(\FD|Banco_Regis|registers~1802_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1803_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1803 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1803 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N25
dffeas \FD|Banco_Regis|registers~864 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[26]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~864_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~864 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~864 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N7
dffeas \FD|Banco_Regis|registers~992 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[26]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~992_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~992 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~992 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N11
dffeas \FD|Banco_Regis|registers~736 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[26]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~736_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~736 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~736 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N31
dffeas \FD|Banco_Regis|registers~608 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[26]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~608_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~608 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~608 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1804 (
// Equation(s):
// \FD|Banco_Regis|registers~1804_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~736_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~608_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~736_q ),
	.datac(\FD|Banco_Regis|registers~608_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1804_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1804 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~1804 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1805 (
// Equation(s):
// \FD|Banco_Regis|registers~1805_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~1804_combout  & ((\FD|Banco_Regis|registers~992_q ))) # (!\FD|Banco_Regis|registers~1804_combout  & 
// (\FD|Banco_Regis|registers~864_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~1804_combout ))))

	.dataa(\FD|Banco_Regis|registers~864_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~992_q ),
	.datad(\FD|Banco_Regis|registers~1804_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1805_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1805 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1805 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N13
dffeas \FD|Banco_Regis|registers~704 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[26]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2361_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~704_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~704 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~704 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N7
dffeas \FD|Banco_Regis|registers~960 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[26]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2365_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~960_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~960 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~960 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N29
dffeas \FD|Banco_Regis|registers~832 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[26]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2359_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~832_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~832 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~832 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N15
dffeas \FD|Banco_Regis|registers~576 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[26]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2363_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~576_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~576 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~576 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1806 (
// Equation(s):
// \FD|Banco_Regis|registers~1806_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~832_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~576_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Banco_Regis|registers~832_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~576_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1806_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1806 .lut_mask = 16'hCCB8;
defparam \FD|Banco_Regis|registers~1806 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1807 (
// Equation(s):
// \FD|Banco_Regis|registers~1807_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~1806_combout  & ((\FD|Banco_Regis|registers~960_q ))) # (!\FD|Banco_Regis|registers~1806_combout  & 
// (\FD|Banco_Regis|registers~704_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~1806_combout ))))

	.dataa(\FD|Banco_Regis|registers~704_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~960_q ),
	.datad(\FD|Banco_Regis|registers~1806_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1807_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1807 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1807 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1808 (
// Equation(s):
// \FD|Banco_Regis|registers~1808_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~1805_combout )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~1807_combout )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~1805_combout ),
	.datad(\FD|Banco_Regis|registers~1807_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1808_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1808 .lut_mask = 16'hD9C8;
defparam \FD|Banco_Regis|registers~1808 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1811 (
// Equation(s):
// \FD|Banco_Regis|registers~1811_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~1808_combout  & (\FD|Banco_Regis|registers~1810_combout )) # (!\FD|Banco_Regis|registers~1808_combout  & 
// ((\FD|Banco_Regis|registers~1803_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~1808_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~1810_combout ),
	.datac(\FD|Banco_Regis|registers~1803_combout ),
	.datad(\FD|Banco_Regis|registers~1808_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1811_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1811 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1811 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~544feeder (
// Equation(s):
// \FD|Banco_Regis|registers~544feeder_combout  = \FD|muxDepoisULA|X[26]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[26]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~544feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~544feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~544feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N7
dffeas \FD|Banco_Regis|registers~544 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~544feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~544_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~544 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~544 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y40_N9
dffeas \FD|Banco_Regis|registers~480 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[26]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~480_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~480 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~480 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y40_N21
dffeas \FD|Banco_Regis|registers~512 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[26]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~512_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~512 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~512 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~448feeder (
// Equation(s):
// \FD|Banco_Regis|registers~448feeder_combout  = \FD|muxDepoisULA|X[26]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[26]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~448feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~448feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~448feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y40_N11
dffeas \FD|Banco_Regis|registers~448 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~448feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~448_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~448 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~448 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1819 (
// Equation(s):
// \FD|Banco_Regis|registers~1819_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~512_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~448_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\FD|Banco_Regis|registers~512_q ),
	.datab(\FD|Banco_Regis|registers~448_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1819_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1819 .lut_mask = 16'hF0AC;
defparam \FD|Banco_Regis|registers~1819 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1820 (
// Equation(s):
// \FD|Banco_Regis|registers~1820_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~1819_combout  & (\FD|Banco_Regis|registers~544_q )) # (!\FD|Banco_Regis|registers~1819_combout  & 
// ((\FD|Banco_Regis|registers~480_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~1819_combout ))))

	.dataa(\FD|Banco_Regis|registers~544_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~480_q ),
	.datad(\FD|Banco_Regis|registers~1819_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1820_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1820 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1820 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N31
dffeas \FD|Banco_Regis|registers~416 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[26]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2381_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~416_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~416 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~416 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y39_N25
dffeas \FD|Banco_Regis|registers~384 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[26]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~384_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~384 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~384 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y39_N1
dffeas \FD|Banco_Regis|registers~352 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[26]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2378_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~352 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~352 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y39_N7
dffeas \FD|Banco_Regis|registers~320 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[26]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2380_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~320 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~320 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1812 (
// Equation(s):
// \FD|Banco_Regis|registers~1812_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~352_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & 
// ((\FD|Banco_Regis|registers~320_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~352_q ),
	.datac(\FD|Banco_Regis|registers~320_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1812_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1812 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~1812 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1813 (
// Equation(s):
// \FD|Banco_Regis|registers~1813_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~1812_combout  & (\FD|Banco_Regis|registers~416_q )) # (!\FD|Banco_Regis|registers~1812_combout  & 
// ((\FD|Banco_Regis|registers~384_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~1812_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~416_q ),
	.datac(\FD|Banco_Regis|registers~384_q ),
	.datad(\FD|Banco_Regis|registers~1812_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1813_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1813 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1813 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N27
dffeas \FD|Banco_Regis|registers~128 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[26]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2383_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~128 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~128 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y39_N25
dffeas \FD|Banco_Regis|registers~160 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[26]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~160 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~160 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N1
dffeas \FD|Banco_Regis|registers~96 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[26]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2382_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~96 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~96 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N15
dffeas \FD|Banco_Regis|registers~64 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[26]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~64 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~64 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1816 (
// Equation(s):
// \FD|Banco_Regis|registers~1816_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~96_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~64_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~96_q ),
	.datac(\FD|Banco_Regis|registers~64_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1816_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1816 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~1816 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1817 (
// Equation(s):
// \FD|Banco_Regis|registers~1817_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~1816_combout  & ((\FD|Banco_Regis|registers~160_q ))) # (!\FD|Banco_Regis|registers~1816_combout  & 
// (\FD|Banco_Regis|registers~128_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~1816_combout ))))

	.dataa(\FD|Banco_Regis|registers~128_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~160_q ),
	.datad(\FD|Banco_Regis|registers~1816_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1817_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1817 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1817 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N29
dffeas \FD|Banco_Regis|registers~224 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[26]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2375_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~224 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~224 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y32_N11
dffeas \FD|Banco_Regis|registers~288 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[26]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~288 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~288 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N13
dffeas \FD|Banco_Regis|registers~256 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[26]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2374_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~256 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~256 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N31
dffeas \FD|Banco_Regis|registers~192 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[26]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2376_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~192 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~192 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1814 (
// Equation(s):
// \FD|Banco_Regis|registers~1814_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Banco_Regis|registers~256_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & 
// ((\FD|Banco_Regis|registers~192_q )))))

	.dataa(\FD|Banco_Regis|registers~256_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~192_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1814_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1814 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~1814 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1815 (
// Equation(s):
// \FD|Banco_Regis|registers~1815_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~1814_combout  & ((\FD|Banco_Regis|registers~288_q ))) # (!\FD|Banco_Regis|registers~1814_combout  & 
// (\FD|Banco_Regis|registers~224_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~1814_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~224_q ),
	.datac(\FD|Banco_Regis|registers~288_q ),
	.datad(\FD|Banco_Regis|registers~1814_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1815_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1815 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1815 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1818 (
// Equation(s):
// \FD|Banco_Regis|registers~1818_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~1815_combout ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~1817_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~1817_combout ),
	.datad(\FD|Banco_Regis|registers~1815_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1818_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1818 .lut_mask = 16'hDC98;
defparam \FD|Banco_Regis|registers~1818 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1821 (
// Equation(s):
// \FD|Banco_Regis|registers~1821_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~1818_combout  & (\FD|Banco_Regis|registers~1820_combout )) # (!\FD|Banco_Regis|registers~1818_combout  & 
// ((\FD|Banco_Regis|registers~1813_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~1818_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~1820_combout ),
	.datac(\FD|Banco_Regis|registers~1813_combout ),
	.datad(\FD|Banco_Regis|registers~1818_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1821_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1821 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1821 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N2
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg1[26]~5 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg1[26]~5_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & (((\FD|Banco_Regis|registers~1811_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & 
// (!\FD|Banco_Regis|Equal0~0_combout  & ((\FD|Banco_Regis|registers~1821_combout ))))

	.dataa(\FD|Banco_Regis|Equal0~0_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25 ),
	.datac(\FD|Banco_Regis|registers~1811_combout ),
	.datad(\FD|Banco_Regis|registers~1821_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg1[26]~5_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg1[26]~5 .lut_mask = 16'hD1C0;
defparam \FD|Banco_Regis|DadoLidoReg1[26]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N3
dffeas \FD|Registrador_pipeline2|DOUT[100] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg1[26]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [100]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[100] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[100] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N22
cycloneive_lcell_comb \FD|muxAntesULA|X[26]~5 (
// Equation(s):
// \FD|muxAntesULA|X[26]~5_combout  = (\FD|Registrador_pipeline2|DOUT [138] & ((\FD|Registrador_pipeline2|DOUT [41]))) # (!\FD|Registrador_pipeline2|DOUT [138] & (\FD|Registrador_pipeline2|DOUT [68]))

	.dataa(gnd),
	.datab(\FD|Registrador_pipeline2|DOUT [138]),
	.datac(\FD|Registrador_pipeline2|DOUT [68]),
	.datad(\FD|Registrador_pipeline2|DOUT [41]),
	.cin(gnd),
	.combout(\FD|muxAntesULA|X[26]~5_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxAntesULA|X[26]~5 .lut_mask = 16'hFC30;
defparam \FD|muxAntesULA|X[26]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N10
cycloneive_lcell_comb \FD|muxAntesULA|X[25]~6 (
// Equation(s):
// \FD|muxAntesULA|X[25]~6_combout  = (\FD|Registrador_pipeline2|DOUT [138] & (\FD|Registrador_pipeline2|DOUT [41])) # (!\FD|Registrador_pipeline2|DOUT [138] & ((\FD|Registrador_pipeline2|DOUT [67])))

	.dataa(\FD|Registrador_pipeline2|DOUT [138]),
	.datab(\FD|Registrador_pipeline2|DOUT [41]),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline2|DOUT [67]),
	.cin(gnd),
	.combout(\FD|muxAntesULA|X[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxAntesULA|X[25]~6 .lut_mask = 16'hDD88;
defparam \FD|muxAntesULA|X[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N28
cycloneive_lcell_comb \FD|muxAntesULA|X[24]~7 (
// Equation(s):
// \FD|muxAntesULA|X[24]~7_combout  = (\FD|Registrador_pipeline2|DOUT [138] & (\FD|Registrador_pipeline2|DOUT [41])) # (!\FD|Registrador_pipeline2|DOUT [138] & ((\FD|Registrador_pipeline2|DOUT [66])))

	.dataa(\FD|Registrador_pipeline2|DOUT [41]),
	.datab(\FD|Registrador_pipeline2|DOUT [138]),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline2|DOUT [66]),
	.cin(gnd),
	.combout(\FD|muxAntesULA|X[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxAntesULA|X[24]~7 .lut_mask = 16'hBB88;
defparam \FD|muxAntesULA|X[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N16
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~49 (
// Equation(s):
// \FD|ALU|Bnot|Add0~49_combout  = (\FD|ALU|Bnot|Add0~48  & ((\FD|UC_ULA|ULActrl[2]~1_combout  $ (\FD|muxAntesULA|X[24]~7_combout )))) # (!\FD|ALU|Bnot|Add0~48  & (\FD|UC_ULA|ULActrl[2]~1_combout  $ (\FD|muxAntesULA|X[24]~7_combout  $ (VCC))))
// \FD|ALU|Bnot|Add0~50  = CARRY((!\FD|ALU|Bnot|Add0~48  & (\FD|UC_ULA|ULActrl[2]~1_combout  $ (\FD|muxAntesULA|X[24]~7_combout ))))

	.dataa(\FD|UC_ULA|ULActrl[2]~1_combout ),
	.datab(\FD|muxAntesULA|X[24]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~48 ),
	.combout(\FD|ALU|Bnot|Add0~49_combout ),
	.cout(\FD|ALU|Bnot|Add0~50 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~49 .lut_mask = 16'h6906;
defparam \FD|ALU|Bnot|Add0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N18
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~51 (
// Equation(s):
// \FD|ALU|Bnot|Add0~51_combout  = (\FD|ALU|Bnot|Add0~50  & (\FD|muxAntesULA|X[25]~6_combout  $ ((!\FD|UC_ULA|ULActrl[2]~1_combout )))) # (!\FD|ALU|Bnot|Add0~50  & ((\FD|muxAntesULA|X[25]~6_combout  $ (\FD|UC_ULA|ULActrl[2]~1_combout )) # (GND)))
// \FD|ALU|Bnot|Add0~52  = CARRY((\FD|muxAntesULA|X[25]~6_combout  $ (!\FD|UC_ULA|ULActrl[2]~1_combout )) # (!\FD|ALU|Bnot|Add0~50 ))

	.dataa(\FD|muxAntesULA|X[25]~6_combout ),
	.datab(\FD|UC_ULA|ULActrl[2]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~50 ),
	.combout(\FD|ALU|Bnot|Add0~51_combout ),
	.cout(\FD|ALU|Bnot|Add0~52 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~51 .lut_mask = 16'h969F;
defparam \FD|ALU|Bnot|Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N20
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~53 (
// Equation(s):
// \FD|ALU|Bnot|Add0~53_combout  = (\FD|ALU|Bnot|Add0~52  & ((\FD|muxAntesULA|X[26]~5_combout  $ (\FD|UC_ULA|ULActrl[2]~1_combout )))) # (!\FD|ALU|Bnot|Add0~52  & (\FD|muxAntesULA|X[26]~5_combout  $ (\FD|UC_ULA|ULActrl[2]~1_combout  $ (VCC))))
// \FD|ALU|Bnot|Add0~54  = CARRY((!\FD|ALU|Bnot|Add0~52  & (\FD|muxAntesULA|X[26]~5_combout  $ (\FD|UC_ULA|ULActrl[2]~1_combout ))))

	.dataa(\FD|muxAntesULA|X[26]~5_combout ),
	.datab(\FD|UC_ULA|ULActrl[2]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~52 ),
	.combout(\FD|ALU|Bnot|Add0~53_combout ),
	.cout(\FD|ALU|Bnot|Add0~54 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~53 .lut_mask = 16'h6906;
defparam \FD|ALU|Bnot|Add0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N22
cycloneive_lcell_comb \FD|ALU|opmux|X[26]~10 (
// Equation(s):
// \FD|ALU|opmux|X[26]~10_combout  = (!\FD|UC_ULA|ULActrl[1]~6_combout  & ((\FD|UC_ULA|ULActrl~4_combout  & ((\FD|Registrador_pipeline2|DOUT [100]) # (\FD|ALU|Bnot|Add0~53_combout ))) # (!\FD|UC_ULA|ULActrl~4_combout  & (\FD|Registrador_pipeline2|DOUT [100] 
// & \FD|ALU|Bnot|Add0~53_combout ))))

	.dataa(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datab(\FD|UC_ULA|ULActrl~4_combout ),
	.datac(\FD|Registrador_pipeline2|DOUT [100]),
	.datad(\FD|ALU|Bnot|Add0~53_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[26]~10_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[26]~10 .lut_mask = 16'h5440;
defparam \FD|ALU|opmux|X[26]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y37_N19
dffeas \FD|Banco_Regis|registers~543 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[25]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~543_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~543 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~543 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y37_N15
dffeas \FD|Banco_Regis|registers~511 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[25]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~511_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~511 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~511 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y37_N21
dffeas \FD|Banco_Regis|registers~479 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[25]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~479_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~479 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~479 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y37_N11
dffeas \FD|Banco_Regis|registers~447 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[25]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~447_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~447 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~447 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1839 (
// Equation(s):
// \FD|Banco_Regis|registers~1839_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~479_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~447_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~479_q ),
	.datac(\FD|Banco_Regis|registers~447_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1839_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1839 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~1839 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1840 (
// Equation(s):
// \FD|Banco_Regis|registers~1840_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~1839_combout  & (\FD|Banco_Regis|registers~543_q )) # (!\FD|Banco_Regis|registers~1839_combout  & 
// ((\FD|Banco_Regis|registers~511_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~1839_combout ))))

	.dataa(\FD|Banco_Regis|registers~543_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~511_q ),
	.datad(\FD|Banco_Regis|registers~1839_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1840_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1840 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1840 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N3
dffeas \FD|Banco_Regis|registers~287 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[25]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~287 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~287 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y34_N13
dffeas \FD|Banco_Regis|registers~223 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[25]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2375_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~223 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~223 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y32_N3
dffeas \FD|Banco_Regis|registers~191 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[25]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2376_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~191 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~191 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1832 (
// Equation(s):
// \FD|Banco_Regis|registers~1832_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~223_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~191_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~223_q ),
	.datac(\FD|Banco_Regis|registers~191_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1832_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1832 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~1832 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1833 (
// Equation(s):
// \FD|Banco_Regis|registers~1833_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~1832_combout  & (\FD|Banco_Regis|registers~287_q )) # (!\FD|Banco_Regis|registers~1832_combout  & 
// ((\FD|Banco_Regis|registers~255_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~1832_combout ))))

	.dataa(\FD|Banco_Regis|registers~287_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~255_q ),
	.datad(\FD|Banco_Regis|registers~1832_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1833_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1833 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1833 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y37_N5
dffeas \FD|Banco_Regis|registers~351 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[25]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2378_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~351 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~351 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y36_N11
dffeas \FD|Banco_Regis|registers~415 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[25]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2381_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~415_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~415 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~415 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y36_N25
dffeas \FD|Banco_Regis|registers~383 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[25]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~383_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~383 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~383 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y36_N7
dffeas \FD|Banco_Regis|registers~319 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[25]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2380_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~319 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~319 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1834 (
// Equation(s):
// \FD|Banco_Regis|registers~1834_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Banco_Regis|registers~383_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & 
// ((\FD|Banco_Regis|registers~319_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~383_q ),
	.datac(\FD|Banco_Regis|registers~319_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1834_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1834 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~1834 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1835 (
// Equation(s):
// \FD|Banco_Regis|registers~1835_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~1834_combout  & ((\FD|Banco_Regis|registers~415_q ))) # (!\FD|Banco_Regis|registers~1834_combout  & 
// (\FD|Banco_Regis|registers~351_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~1834_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~351_q ),
	.datac(\FD|Banco_Regis|registers~415_q ),
	.datad(\FD|Banco_Regis|registers~1834_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1835_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1835 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1835 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N25
dffeas \FD|Banco_Regis|registers~95 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[25]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2382_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~95 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y33_N5
dffeas \FD|Banco_Regis|registers~159 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[25]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~159 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~159 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~127feeder (
// Equation(s):
// \FD|Banco_Regis|registers~127feeder_combout  = \FD|muxDepoisULA|X[25]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[25]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~127feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~127feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~127feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N27
dffeas \FD|Banco_Regis|registers~127 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~127feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2383_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~127 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~127 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N13
dffeas \FD|Banco_Regis|registers~63 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[25]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~63 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1836 (
// Equation(s):
// \FD|Banco_Regis|registers~1836_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Banco_Regis|registers~127_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & 
// ((\FD|Banco_Regis|registers~63_q )))))

	.dataa(\FD|Banco_Regis|registers~127_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~63_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1836_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1836 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~1836 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1837 (
// Equation(s):
// \FD|Banco_Regis|registers~1837_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~1836_combout  & ((\FD|Banco_Regis|registers~159_q ))) # (!\FD|Banco_Regis|registers~1836_combout  & 
// (\FD|Banco_Regis|registers~95_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~1836_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~95_q ),
	.datac(\FD|Banco_Regis|registers~159_q ),
	.datad(\FD|Banco_Regis|registers~1836_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1837_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1837 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1837 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1838 (
// Equation(s):
// \FD|Banco_Regis|registers~1838_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ) # ((\FD|Banco_Regis|registers~1835_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~1837_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~1835_combout ),
	.datad(\FD|Banco_Regis|registers~1837_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1838_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1838 .lut_mask = 16'hB9A8;
defparam \FD|Banco_Regis|registers~1838 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1841 (
// Equation(s):
// \FD|Banco_Regis|registers~1841_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~1838_combout  & (\FD|Banco_Regis|registers~1840_combout )) # (!\FD|Banco_Regis|registers~1838_combout  & 
// ((\FD|Banco_Regis|registers~1833_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~1838_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~1840_combout ),
	.datac(\FD|Banco_Regis|registers~1833_combout ),
	.datad(\FD|Banco_Regis|registers~1838_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1841_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1841 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1841 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N21
dffeas \FD|Banco_Regis|registers~831 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[25]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2359_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~831_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~831 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~831 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N11
dffeas \FD|Banco_Regis|registers~959 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[25]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2365_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~959_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~959 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~959 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N29
dffeas \FD|Banco_Regis|registers~703 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[25]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2361_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~703_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~703 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~703 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N3
dffeas \FD|Banco_Regis|registers~575 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[25]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2363_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~575_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~575 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~575 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1826 (
// Equation(s):
// \FD|Banco_Regis|registers~1826_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~703_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// ((\FD|Banco_Regis|registers~575_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~703_q ),
	.datac(\FD|Banco_Regis|registers~575_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1826_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1826 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~1826 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1827 (
// Equation(s):
// \FD|Banco_Regis|registers~1827_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~1826_combout  & ((\FD|Banco_Regis|registers~959_q ))) # (!\FD|Banco_Regis|registers~1826_combout  & 
// (\FD|Banco_Regis|registers~831_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~1826_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~831_q ),
	.datac(\FD|Banco_Regis|registers~959_q ),
	.datad(\FD|Banco_Regis|registers~1826_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1827_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1827 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1827 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1023feeder (
// Equation(s):
// \FD|Banco_Regis|registers~1023feeder_combout  = \FD|muxDepoisULA|X[25]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[25]~6_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1023feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1023feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~1023feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N1
dffeas \FD|Banco_Regis|registers~1023 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~1023feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1023_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1023 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1023 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N9
dffeas \FD|Banco_Regis|registers~895 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[25]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~895_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~895 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~895 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N23
dffeas \FD|Banco_Regis|registers~767 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[25]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~767_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~767 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~767 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N21
dffeas \FD|Banco_Regis|registers~639 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[25]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2355_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~639_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~639 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~639 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1824 (
// Equation(s):
// \FD|Banco_Regis|registers~1824_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~767_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// ((\FD|Banco_Regis|registers~639_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~767_q ),
	.datac(\FD|Banco_Regis|registers~639_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1824_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1824 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~1824 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1825 (
// Equation(s):
// \FD|Banco_Regis|registers~1825_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~1824_combout  & (\FD|Banco_Regis|registers~1023_q )) # (!\FD|Banco_Regis|registers~1824_combout  & 
// ((\FD|Banco_Regis|registers~895_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~1824_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~1023_q ),
	.datac(\FD|Banco_Regis|registers~895_q ),
	.datad(\FD|Banco_Regis|registers~1824_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1825_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1825 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1825 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1828 (
// Equation(s):
// \FD|Banco_Regis|registers~1828_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ) # ((\FD|Banco_Regis|registers~1825_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~1827_combout )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~1827_combout ),
	.datad(\FD|Banco_Regis|registers~1825_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1828_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1828 .lut_mask = 16'hBA98;
defparam \FD|Banco_Regis|registers~1828 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~799feeder (
// Equation(s):
// \FD|Banco_Regis|registers~799feeder_combout  = \FD|muxDepoisULA|X[25]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[25]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~799feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~799feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~799feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N9
dffeas \FD|Banco_Regis|registers~799 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~799feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2367_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~799_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~799 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~799 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y41_N7
dffeas \FD|Banco_Regis|registers~1055 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[25]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2373_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1055_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1055 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1055 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y41_N1
dffeas \FD|Banco_Regis|registers~927 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[25]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2369_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~927_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~927 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~927 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~671feeder (
// Equation(s):
// \FD|Banco_Regis|registers~671feeder_combout  = \FD|muxDepoisULA|X[25]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[25]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~671feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~671feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~671feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N19
dffeas \FD|Banco_Regis|registers~671 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~671feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2371_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~671_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~671 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~671 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1829 (
// Equation(s):
// \FD|Banco_Regis|registers~1829_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~927_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & \FD|Banco_Regis|registers~671_q ))))

	.dataa(\FD|Banco_Regis|registers~927_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datad(\FD|Banco_Regis|registers~671_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1829_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1829 .lut_mask = 16'hCBC8;
defparam \FD|Banco_Regis|registers~1829 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1830 (
// Equation(s):
// \FD|Banco_Regis|registers~1830_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~1829_combout  & ((\FD|Banco_Regis|registers~1055_q ))) # (!\FD|Banco_Regis|registers~1829_combout  & 
// (\FD|Banco_Regis|registers~799_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~1829_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~799_q ),
	.datac(\FD|Banco_Regis|registers~1055_q ),
	.datad(\FD|Banco_Regis|registers~1829_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1830_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1830 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1830 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N17
dffeas \FD|Banco_Regis|registers~991 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[25]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~991_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~991 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~991 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N13
dffeas \FD|Banco_Regis|registers~735 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[25]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~735_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~735 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~735 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N11
dffeas \FD|Banco_Regis|registers~863 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[25]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~863_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~863 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~863 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N11
dffeas \FD|Banco_Regis|registers~607 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[25]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~607_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~607 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~607 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1822 (
// Equation(s):
// \FD|Banco_Regis|registers~1822_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (\FD|Banco_Regis|registers~863_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & 
// ((\FD|Banco_Regis|registers~607_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~863_q ),
	.datac(\FD|Banco_Regis|registers~607_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1822_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1822 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~1822 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1823 (
// Equation(s):
// \FD|Banco_Regis|registers~1823_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~1822_combout  & (\FD|Banco_Regis|registers~991_q )) # (!\FD|Banco_Regis|registers~1822_combout  & 
// ((\FD|Banco_Regis|registers~735_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~1822_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~991_q ),
	.datac(\FD|Banco_Regis|registers~735_q ),
	.datad(\FD|Banco_Regis|registers~1822_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1823_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1823 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1823 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1831 (
// Equation(s):
// \FD|Banco_Regis|registers~1831_combout  = (\FD|Banco_Regis|registers~1828_combout  & (((\FD|Banco_Regis|registers~1830_combout )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ))) # (!\FD|Banco_Regis|registers~1828_combout  & 
// (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~1823_combout ))))

	.dataa(\FD|Banco_Regis|registers~1828_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~1830_combout ),
	.datad(\FD|Banco_Regis|registers~1823_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1831_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1831 .lut_mask = 16'hE6A2;
defparam \FD|Banco_Regis|registers~1831 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N20
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg1[25]~6 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg1[25]~6_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & (((\FD|Banco_Regis|registers~1831_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & 
// (!\FD|Banco_Regis|Equal0~0_combout  & (\FD|Banco_Regis|registers~1841_combout )))

	.dataa(\FD|Banco_Regis|Equal0~0_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25 ),
	.datac(\FD|Banco_Regis|registers~1841_combout ),
	.datad(\FD|Banco_Regis|registers~1831_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg1[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg1[25]~6 .lut_mask = 16'hDC10;
defparam \FD|Banco_Regis|DadoLidoReg1[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N21
dffeas \FD|Registrador_pipeline2|DOUT[99] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg1[25]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [99]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[99] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[99] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y40_N15
dffeas \FD|Banco_Regis|registers~446 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[24]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~446_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~446 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~446 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y40_N13
dffeas \FD|Banco_Regis|registers~510 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[24]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~510_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~510 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~510 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1859 (
// Equation(s):
// \FD|Banco_Regis|registers~1859_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ) # ((\FD|Banco_Regis|registers~510_q )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~446_q )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~446_q ),
	.datad(\FD|Banco_Regis|registers~510_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1859_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1859 .lut_mask = 16'hBA98;
defparam \FD|Banco_Regis|registers~1859 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N9
dffeas \FD|Banco_Regis|registers~542 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[24]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~542_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~542 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~542 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y40_N15
dffeas \FD|Banco_Regis|registers~478 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[24]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~478_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~478 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~478 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1860 (
// Equation(s):
// \FD|Banco_Regis|registers~1860_combout  = (\FD|Banco_Regis|registers~1859_combout  & ((\FD|Banco_Regis|registers~542_q ) # ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # (!\FD|Banco_Regis|registers~1859_combout  & 
// (((\FD|Banco_Regis|registers~478_q  & \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\FD|Banco_Regis|registers~1859_combout ),
	.datab(\FD|Banco_Regis|registers~542_q ),
	.datac(\FD|Banco_Regis|registers~478_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1860_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1860 .lut_mask = 16'hD8AA;
defparam \FD|Banco_Regis|registers~1860 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N9
dffeas \FD|Banco_Regis|registers~126 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[24]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2383_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~126 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~126 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N15
dffeas \FD|Banco_Regis|registers~158 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[24]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~158 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~158 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N17
dffeas \FD|Banco_Regis|registers~94 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[24]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2382_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~94 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N7
dffeas \FD|Banco_Regis|registers~62 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[24]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~62 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1856 (
// Equation(s):
// \FD|Banco_Regis|registers~1856_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~94_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & 
// ((\FD|Banco_Regis|registers~62_q )))))

	.dataa(\FD|Banco_Regis|registers~94_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~62_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1856_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1856 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~1856 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1857 (
// Equation(s):
// \FD|Banco_Regis|registers~1857_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~1856_combout  & ((\FD|Banco_Regis|registers~158_q ))) # (!\FD|Banco_Regis|registers~1856_combout  & 
// (\FD|Banco_Regis|registers~126_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~1856_combout ))))

	.dataa(\FD|Banco_Regis|registers~126_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~158_q ),
	.datad(\FD|Banco_Regis|registers~1856_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1857_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1857 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1857 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N1
dffeas \FD|Banco_Regis|registers~222 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[24]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2375_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~222 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~222 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y32_N31
dffeas \FD|Banco_Regis|registers~286 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[24]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~286 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~286 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N25
dffeas \FD|Banco_Regis|registers~254 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[24]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2374_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~254 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~254 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N3
dffeas \FD|Banco_Regis|registers~190 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[24]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2376_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~190 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~190 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1854 (
// Equation(s):
// \FD|Banco_Regis|registers~1854_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Banco_Regis|registers~254_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & 
// ((\FD|Banco_Regis|registers~190_q )))))

	.dataa(\FD|Banco_Regis|registers~254_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~190_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1854_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1854 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~1854 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1855 (
// Equation(s):
// \FD|Banco_Regis|registers~1855_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~1854_combout  & ((\FD|Banco_Regis|registers~286_q ))) # (!\FD|Banco_Regis|registers~1854_combout  & 
// (\FD|Banco_Regis|registers~222_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~1854_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~222_q ),
	.datac(\FD|Banco_Regis|registers~286_q ),
	.datad(\FD|Banco_Regis|registers~1854_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1855_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1855 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1855 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1858 (
// Equation(s):
// \FD|Banco_Regis|registers~1858_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ) # (\FD|Banco_Regis|registers~1855_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~1857_combout  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )))

	.dataa(\FD|Banco_Regis|registers~1857_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\FD|Banco_Regis|registers~1855_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1858_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1858 .lut_mask = 16'hCEC2;
defparam \FD|Banco_Regis|registers~1858 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y39_N15
dffeas \FD|Banco_Regis|registers~414 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[24]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2381_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~414_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~414 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~414 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y39_N13
dffeas \FD|Banco_Regis|registers~382 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[24]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~382_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~382 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~382 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y36_N27
dffeas \FD|Banco_Regis|registers~350 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[24]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2378_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~350 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~350 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y36_N21
dffeas \FD|Banco_Regis|registers~318 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[24]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2380_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~318 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~318 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1852 (
// Equation(s):
// \FD|Banco_Regis|registers~1852_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~350_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~318_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~350_q ),
	.datac(\FD|Banco_Regis|registers~318_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1852_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1852 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~1852 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1853 (
// Equation(s):
// \FD|Banco_Regis|registers~1853_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~1852_combout  & (\FD|Banco_Regis|registers~414_q )) # (!\FD|Banco_Regis|registers~1852_combout  & 
// ((\FD|Banco_Regis|registers~382_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~1852_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~414_q ),
	.datac(\FD|Banco_Regis|registers~382_q ),
	.datad(\FD|Banco_Regis|registers~1852_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1853_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1853 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1853 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1861 (
// Equation(s):
// \FD|Banco_Regis|registers~1861_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~1858_combout  & (\FD|Banco_Regis|registers~1860_combout )) # (!\FD|Banco_Regis|registers~1858_combout  & 
// ((\FD|Banco_Regis|registers~1853_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~1858_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~1860_combout ),
	.datac(\FD|Banco_Regis|registers~1858_combout ),
	.datad(\FD|Banco_Regis|registers~1853_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1861_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1861 .lut_mask = 16'hDAD0;
defparam \FD|Banco_Regis|registers~1861 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y40_N7
dffeas \FD|Banco_Regis|registers~1054 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[24]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2373_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1054_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1054 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1054 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~798feeder (
// Equation(s):
// \FD|Banco_Regis|registers~798feeder_combout  = \FD|muxDepoisULA|X[24]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[24]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~798feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~798feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~798feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N11
dffeas \FD|Banco_Regis|registers~798 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~798feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2367_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~798_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~798 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~798 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y40_N27
dffeas \FD|Banco_Regis|registers~670 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[24]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2371_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~670_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~670 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~670 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1849 (
// Equation(s):
// \FD|Banco_Regis|registers~1849_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~798_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// ((\FD|Banco_Regis|registers~670_q )))))

	.dataa(\FD|Banco_Regis|registers~798_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~670_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1849_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1849 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~1849 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1850 (
// Equation(s):
// \FD|Banco_Regis|registers~1850_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~1849_combout  & (\FD|Banco_Regis|registers~1054_q )) # (!\FD|Banco_Regis|registers~1849_combout  & 
// ((\FD|Banco_Regis|registers~926_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~1849_combout ))))

	.dataa(\FD|Banco_Regis|registers~1054_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~926_q ),
	.datad(\FD|Banco_Regis|registers~1849_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1850_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1850 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1850 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N25
dffeas \FD|Banco_Regis|registers~894 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[24]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~894_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~894 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~894 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N23
dffeas \FD|Banco_Regis|registers~638 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[24]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2355_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~638_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~638 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~638 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1842 (
// Equation(s):
// \FD|Banco_Regis|registers~1842_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~894_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~638_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Banco_Regis|registers~894_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~638_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1842_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1842 .lut_mask = 16'hCCB8;
defparam \FD|Banco_Regis|registers~1842 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N23
dffeas \FD|Banco_Regis|registers~1022 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[24]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1022_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1022 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1022 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N29
dffeas \FD|Banco_Regis|registers~766 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[24]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~766_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~766 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~766 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1843 (
// Equation(s):
// \FD|Banco_Regis|registers~1843_combout  = (\FD|Banco_Regis|registers~1842_combout  & ((\FD|Banco_Regis|registers~1022_q ) # ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # (!\FD|Banco_Regis|registers~1842_combout  & 
// (((\FD|Banco_Regis|registers~766_q  & \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Banco_Regis|registers~1842_combout ),
	.datab(\FD|Banco_Regis|registers~1022_q ),
	.datac(\FD|Banco_Regis|registers~766_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1843_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1843 .lut_mask = 16'hD8AA;
defparam \FD|Banco_Regis|registers~1843 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~862feeder (
// Equation(s):
// \FD|Banco_Regis|registers~862feeder_combout  = \FD|muxDepoisULA|X[24]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[24]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~862feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~862feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~862feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N9
dffeas \FD|Banco_Regis|registers~862 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~862feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~862_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~862 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~862 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N23
dffeas \FD|Banco_Regis|registers~990 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[24]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~990_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~990 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~990 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~606feeder (
// Equation(s):
// \FD|Banco_Regis|registers~606feeder_combout  = \FD|muxDepoisULA|X[24]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[24]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~606feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~606feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~606feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N15
dffeas \FD|Banco_Regis|registers~606 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~606feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~606_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~606 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~606 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N1
dffeas \FD|Banco_Regis|registers~734 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[24]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~734_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~734 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~734 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1844 (
// Equation(s):
// \FD|Banco_Regis|registers~1844_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~734_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~606_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\FD|Banco_Regis|registers~606_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~734_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1844_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1844 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1844 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1845 (
// Equation(s):
// \FD|Banco_Regis|registers~1845_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~1844_combout  & ((\FD|Banco_Regis|registers~990_q ))) # (!\FD|Banco_Regis|registers~1844_combout  & 
// (\FD|Banco_Regis|registers~862_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~1844_combout ))))

	.dataa(\FD|Banco_Regis|registers~862_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~990_q ),
	.datad(\FD|Banco_Regis|registers~1844_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1845_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1845 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1845 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N5
dffeas \FD|Banco_Regis|registers~702 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[24]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2361_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~702_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~702 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~702 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N25
dffeas \FD|Banco_Regis|registers~958 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[24]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2365_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~958_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~958 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~958 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~830feeder (
// Equation(s):
// \FD|Banco_Regis|registers~830feeder_combout  = \FD|muxDepoisULA|X[24]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[24]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~830feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~830feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~830feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N1
dffeas \FD|Banco_Regis|registers~830 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~830feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2359_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~830_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~830 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~830 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N7
dffeas \FD|Banco_Regis|registers~574 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[24]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2363_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~574_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~574 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~574 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1846 (
// Equation(s):
// \FD|Banco_Regis|registers~1846_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~830_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~574_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Banco_Regis|registers~830_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~574_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1846_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1846 .lut_mask = 16'hCCB8;
defparam \FD|Banco_Regis|registers~1846 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1847 (
// Equation(s):
// \FD|Banco_Regis|registers~1847_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~1846_combout  & ((\FD|Banco_Regis|registers~958_q ))) # (!\FD|Banco_Regis|registers~1846_combout  & 
// (\FD|Banco_Regis|registers~702_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~1846_combout ))))

	.dataa(\FD|Banco_Regis|registers~702_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~958_q ),
	.datad(\FD|Banco_Regis|registers~1846_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1847_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1847 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1847 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1848 (
// Equation(s):
// \FD|Banco_Regis|registers~1848_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~1845_combout )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~1847_combout )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~1845_combout ),
	.datad(\FD|Banco_Regis|registers~1847_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1848_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1848 .lut_mask = 16'hD9C8;
defparam \FD|Banco_Regis|registers~1848 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1851 (
// Equation(s):
// \FD|Banco_Regis|registers~1851_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~1848_combout  & (\FD|Banco_Regis|registers~1850_combout )) # (!\FD|Banco_Regis|registers~1848_combout  & 
// ((\FD|Banco_Regis|registers~1843_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~1848_combout ))))

	.dataa(\FD|Banco_Regis|registers~1850_combout ),
	.datab(\FD|Banco_Regis|registers~1843_combout ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\FD|Banco_Regis|registers~1848_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1851_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1851 .lut_mask = 16'hAFC0;
defparam \FD|Banco_Regis|registers~1851 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N6
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg1[24]~7 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg1[24]~7_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & (((\FD|Banco_Regis|registers~1851_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & 
// (!\FD|Banco_Regis|Equal0~0_combout  & (\FD|Banco_Regis|registers~1861_combout )))

	.dataa(\FD|Banco_Regis|Equal0~0_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25 ),
	.datac(\FD|Banco_Regis|registers~1861_combout ),
	.datad(\FD|Banco_Regis|registers~1851_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg1[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg1[24]~7 .lut_mask = 16'hDC10;
defparam \FD|Banco_Regis|DadoLidoReg1[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N7
dffeas \FD|Registrador_pipeline2|DOUT[98] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg1[24]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [98]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[98] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[98] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N16
cycloneive_lcell_comb \FD|ALU|somaSub[24]~48 (
// Equation(s):
// \FD|ALU|somaSub[24]~48_combout  = ((\FD|ALU|Bnot|Add0~49_combout  $ (\FD|Registrador_pipeline2|DOUT [98] $ (!\FD|ALU|somaSub[23]~47 )))) # (GND)
// \FD|ALU|somaSub[24]~49  = CARRY((\FD|ALU|Bnot|Add0~49_combout  & ((\FD|Registrador_pipeline2|DOUT [98]) # (!\FD|ALU|somaSub[23]~47 ))) # (!\FD|ALU|Bnot|Add0~49_combout  & (\FD|Registrador_pipeline2|DOUT [98] & !\FD|ALU|somaSub[23]~47 )))

	.dataa(\FD|ALU|Bnot|Add0~49_combout ),
	.datab(\FD|Registrador_pipeline2|DOUT [98]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[23]~47 ),
	.combout(\FD|ALU|somaSub[24]~48_combout ),
	.cout(\FD|ALU|somaSub[24]~49 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[24]~48 .lut_mask = 16'h698E;
defparam \FD|ALU|somaSub[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N18
cycloneive_lcell_comb \FD|ALU|somaSub[25]~50 (
// Equation(s):
// \FD|ALU|somaSub[25]~50_combout  = (\FD|Registrador_pipeline2|DOUT [99] & ((\FD|ALU|Bnot|Add0~51_combout  & (\FD|ALU|somaSub[24]~49  & VCC)) # (!\FD|ALU|Bnot|Add0~51_combout  & (!\FD|ALU|somaSub[24]~49 )))) # (!\FD|Registrador_pipeline2|DOUT [99] & 
// ((\FD|ALU|Bnot|Add0~51_combout  & (!\FD|ALU|somaSub[24]~49 )) # (!\FD|ALU|Bnot|Add0~51_combout  & ((\FD|ALU|somaSub[24]~49 ) # (GND)))))
// \FD|ALU|somaSub[25]~51  = CARRY((\FD|Registrador_pipeline2|DOUT [99] & (!\FD|ALU|Bnot|Add0~51_combout  & !\FD|ALU|somaSub[24]~49 )) # (!\FD|Registrador_pipeline2|DOUT [99] & ((!\FD|ALU|somaSub[24]~49 ) # (!\FD|ALU|Bnot|Add0~51_combout ))))

	.dataa(\FD|Registrador_pipeline2|DOUT [99]),
	.datab(\FD|ALU|Bnot|Add0~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[24]~49 ),
	.combout(\FD|ALU|somaSub[25]~50_combout ),
	.cout(\FD|ALU|somaSub[25]~51 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[25]~50 .lut_mask = 16'h9617;
defparam \FD|ALU|somaSub[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N20
cycloneive_lcell_comb \FD|ALU|somaSub[26]~52 (
// Equation(s):
// \FD|ALU|somaSub[26]~52_combout  = ((\FD|Registrador_pipeline2|DOUT [100] $ (\FD|ALU|Bnot|Add0~53_combout  $ (!\FD|ALU|somaSub[25]~51 )))) # (GND)
// \FD|ALU|somaSub[26]~53  = CARRY((\FD|Registrador_pipeline2|DOUT [100] & ((\FD|ALU|Bnot|Add0~53_combout ) # (!\FD|ALU|somaSub[25]~51 ))) # (!\FD|Registrador_pipeline2|DOUT [100] & (\FD|ALU|Bnot|Add0~53_combout  & !\FD|ALU|somaSub[25]~51 )))

	.dataa(\FD|Registrador_pipeline2|DOUT [100]),
	.datab(\FD|ALU|Bnot|Add0~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[25]~51 ),
	.combout(\FD|ALU|somaSub[26]~52_combout ),
	.cout(\FD|ALU|somaSub[26]~53 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[26]~52 .lut_mask = 16'h698E;
defparam \FD|ALU|somaSub[26]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N20
cycloneive_lcell_comb \FD|ALU|opmux|X[26]~11 (
// Equation(s):
// \FD|ALU|opmux|X[26]~11_combout  = (\FD|ALU|opmux|X[26]~10_combout ) # ((\FD|UC_ULA|ULActrl[1]~6_combout  & (!\FD|UC_ULA|ULActrl~4_combout  & \FD|ALU|somaSub[26]~52_combout )))

	.dataa(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datab(\FD|UC_ULA|ULActrl~4_combout ),
	.datac(\FD|ALU|opmux|X[26]~10_combout ),
	.datad(\FD|ALU|somaSub[26]~52_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[26]~11_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[26]~11 .lut_mask = 16'hF2F0;
defparam \FD|ALU|opmux|X[26]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y37_N21
dffeas \FD|Registrador_pipeline3|DOUT[63] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|ALU|opmux|X[26]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [63]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[63] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[63] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y36_N5
dffeas \FD|Registrador_pipeline4|DOUT[31] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline3|DOUT [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[31] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N0
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[63]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[63]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline3|DOUT [31]),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[63]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[63]~feeder .lut_mask = 16'hFF00;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[63]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N1
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[63] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[63]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [63]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N28
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[65]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[65]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [32]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline3|DOUT [32]),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[65]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[65]~feeder .lut_mask = 16'hFF00;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[65]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y40_N29
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[65] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[65]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [65]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N22
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[66]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[66]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[66]~feeder .lut_mask = 16'hFFFF;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[66]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y40_N23
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[66] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [66]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N10
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[68]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[68]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[68]~feeder .lut_mask = 16'hFFFF;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[68]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y36_N11
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[68] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [68]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y38_N31
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[67] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline3|DOUT [33]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [67]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N24
cycloneive_lcell_comb \FD|muxAntesULA|X[29]~2 (
// Equation(s):
// \FD|muxAntesULA|X[29]~2_combout  = (\FD|Registrador_pipeline2|DOUT [138] & ((\FD|Registrador_pipeline2|DOUT [41]))) # (!\FD|Registrador_pipeline2|DOUT [138] & (\FD|Registrador_pipeline2|DOUT [71]))

	.dataa(gnd),
	.datab(\FD|Registrador_pipeline2|DOUT [138]),
	.datac(\FD|Registrador_pipeline2|DOUT [71]),
	.datad(\FD|Registrador_pipeline2|DOUT [41]),
	.cin(gnd),
	.combout(\FD|muxAntesULA|X[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxAntesULA|X[29]~2 .lut_mask = 16'hFC30;
defparam \FD|muxAntesULA|X[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N30
cycloneive_lcell_comb \FD|muxAntesULA|X[28]~3 (
// Equation(s):
// \FD|muxAntesULA|X[28]~3_combout  = (\FD|Registrador_pipeline2|DOUT [138] & ((\FD|Registrador_pipeline2|DOUT [41]))) # (!\FD|Registrador_pipeline2|DOUT [138] & (\FD|Registrador_pipeline2|DOUT [70]))

	.dataa(\FD|Registrador_pipeline2|DOUT [138]),
	.datab(\FD|Registrador_pipeline2|DOUT [70]),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline2|DOUT [41]),
	.cin(gnd),
	.combout(\FD|muxAntesULA|X[28]~3_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxAntesULA|X[28]~3 .lut_mask = 16'hEE44;
defparam \FD|muxAntesULA|X[28]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N16
cycloneive_lcell_comb \FD|muxAntesULA|X[27]~4 (
// Equation(s):
// \FD|muxAntesULA|X[27]~4_combout  = (\FD|Registrador_pipeline2|DOUT [138] & ((\FD|Registrador_pipeline2|DOUT [41]))) # (!\FD|Registrador_pipeline2|DOUT [138] & (\FD|Registrador_pipeline2|DOUT [69]))

	.dataa(gnd),
	.datab(\FD|Registrador_pipeline2|DOUT [138]),
	.datac(\FD|Registrador_pipeline2|DOUT [69]),
	.datad(\FD|Registrador_pipeline2|DOUT [41]),
	.cin(gnd),
	.combout(\FD|muxAntesULA|X[27]~4_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxAntesULA|X[27]~4 .lut_mask = 16'hFC30;
defparam \FD|muxAntesULA|X[27]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N22
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~55 (
// Equation(s):
// \FD|ALU|Bnot|Add0~55_combout  = (\FD|ALU|Bnot|Add0~54  & (\FD|muxAntesULA|X[27]~4_combout  $ ((!\FD|UC_ULA|ULActrl[2]~1_combout )))) # (!\FD|ALU|Bnot|Add0~54  & ((\FD|muxAntesULA|X[27]~4_combout  $ (\FD|UC_ULA|ULActrl[2]~1_combout )) # (GND)))
// \FD|ALU|Bnot|Add0~56  = CARRY((\FD|muxAntesULA|X[27]~4_combout  $ (!\FD|UC_ULA|ULActrl[2]~1_combout )) # (!\FD|ALU|Bnot|Add0~54 ))

	.dataa(\FD|muxAntesULA|X[27]~4_combout ),
	.datab(\FD|UC_ULA|ULActrl[2]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~54 ),
	.combout(\FD|ALU|Bnot|Add0~55_combout ),
	.cout(\FD|ALU|Bnot|Add0~56 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~55 .lut_mask = 16'h969F;
defparam \FD|ALU|Bnot|Add0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N24
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~57 (
// Equation(s):
// \FD|ALU|Bnot|Add0~57_combout  = (\FD|ALU|Bnot|Add0~56  & ((\FD|muxAntesULA|X[28]~3_combout  $ (\FD|UC_ULA|ULActrl[2]~1_combout )))) # (!\FD|ALU|Bnot|Add0~56  & (\FD|muxAntesULA|X[28]~3_combout  $ (\FD|UC_ULA|ULActrl[2]~1_combout  $ (VCC))))
// \FD|ALU|Bnot|Add0~58  = CARRY((!\FD|ALU|Bnot|Add0~56  & (\FD|muxAntesULA|X[28]~3_combout  $ (\FD|UC_ULA|ULActrl[2]~1_combout ))))

	.dataa(\FD|muxAntesULA|X[28]~3_combout ),
	.datab(\FD|UC_ULA|ULActrl[2]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~56 ),
	.combout(\FD|ALU|Bnot|Add0~57_combout ),
	.cout(\FD|ALU|Bnot|Add0~58 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~57 .lut_mask = 16'h6906;
defparam \FD|ALU|Bnot|Add0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N26
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~59 (
// Equation(s):
// \FD|ALU|Bnot|Add0~59_combout  = (\FD|ALU|Bnot|Add0~58  & (\FD|muxAntesULA|X[29]~2_combout  $ ((!\FD|UC_ULA|ULActrl[2]~1_combout )))) # (!\FD|ALU|Bnot|Add0~58  & ((\FD|muxAntesULA|X[29]~2_combout  $ (\FD|UC_ULA|ULActrl[2]~1_combout )) # (GND)))
// \FD|ALU|Bnot|Add0~60  = CARRY((\FD|muxAntesULA|X[29]~2_combout  $ (!\FD|UC_ULA|ULActrl[2]~1_combout )) # (!\FD|ALU|Bnot|Add0~58 ))

	.dataa(\FD|muxAntesULA|X[29]~2_combout ),
	.datab(\FD|UC_ULA|ULActrl[2]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~58 ),
	.combout(\FD|ALU|Bnot|Add0~59_combout ),
	.cout(\FD|ALU|Bnot|Add0~60 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~59 .lut_mask = 16'h969F;
defparam \FD|ALU|Bnot|Add0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~515feeder (
// Equation(s):
// \FD|Banco_Regis|registers~515feeder_combout  = \FD|muxDepoisULA|X[29]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[29]~2_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~515feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~515feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~515feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N9
dffeas \FD|Banco_Regis|registers~515 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~515feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~515_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~515 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~515 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y37_N23
dffeas \FD|Banco_Regis|registers~547 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[29]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~547_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~547 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~547 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y37_N17
dffeas \FD|Banco_Regis|registers~483 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[29]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~483_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~483 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~483 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y37_N7
dffeas \FD|Banco_Regis|registers~451 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[29]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~451_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~451 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~451 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1759 (
// Equation(s):
// \FD|Banco_Regis|registers~1759_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~483_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~451_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~483_q ),
	.datac(\FD|Banco_Regis|registers~451_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1759_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1759 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~1759 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1760 (
// Equation(s):
// \FD|Banco_Regis|registers~1760_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~1759_combout  & ((\FD|Banco_Regis|registers~547_q ))) # (!\FD|Banco_Regis|registers~1759_combout  & 
// (\FD|Banco_Regis|registers~515_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~1759_combout ))))

	.dataa(\FD|Banco_Regis|registers~515_q ),
	.datab(\FD|Banco_Regis|registers~547_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\FD|Banco_Regis|registers~1759_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1760_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1760 .lut_mask = 16'hCFA0;
defparam \FD|Banco_Regis|registers~1760 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N25
dffeas \FD|Banco_Regis|registers~227 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[29]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2375_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~227 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~227 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N7
dffeas \FD|Banco_Regis|registers~195 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[29]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2376_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~195 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~195 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1752 (
// Equation(s):
// \FD|Banco_Regis|registers~1752_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~227_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~195_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~227_q ),
	.datac(\FD|Banco_Regis|registers~195_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1752_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1752 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~1752 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N7
dffeas \FD|Banco_Regis|registers~291 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[29]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~291 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~291 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N1
dffeas \FD|Banco_Regis|registers~259 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[29]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2374_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~259 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~259 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1753 (
// Equation(s):
// \FD|Banco_Regis|registers~1753_combout  = (\FD|Banco_Regis|registers~1752_combout  & ((\FD|Banco_Regis|registers~291_q ) # ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # (!\FD|Banco_Regis|registers~1752_combout  & 
// (((\FD|Banco_Regis|registers~259_q  & \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\FD|Banco_Regis|registers~1752_combout ),
	.datab(\FD|Banco_Regis|registers~291_q ),
	.datac(\FD|Banco_Regis|registers~259_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1753_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1753 .lut_mask = 16'hD8AA;
defparam \FD|Banco_Regis|registers~1753 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~163feeder (
// Equation(s):
// \FD|Banco_Regis|registers~163feeder_combout  = \FD|muxDepoisULA|X[29]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[29]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~163feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~163feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~163feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y32_N25
dffeas \FD|Banco_Regis|registers~163 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~163feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~163 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~163 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y33_N9
dffeas \FD|Banco_Regis|registers~99 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[29]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2382_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~99 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~99 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N7
dffeas \FD|Banco_Regis|registers~131 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[29]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2383_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~131 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~131 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~67feeder (
// Equation(s):
// \FD|Banco_Regis|registers~67feeder_combout  = \FD|muxDepoisULA|X[29]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[29]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~67feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~67feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~67feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N31
dffeas \FD|Banco_Regis|registers~67 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~67feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~67 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~67 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1756 (
// Equation(s):
// \FD|Banco_Regis|registers~1756_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Banco_Regis|registers~131_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & 
// ((\FD|Banco_Regis|registers~67_q )))))

	.dataa(\FD|Banco_Regis|registers~131_q ),
	.datab(\FD|Banco_Regis|registers~67_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1756_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1756 .lut_mask = 16'hFA0C;
defparam \FD|Banco_Regis|registers~1756 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1757 (
// Equation(s):
// \FD|Banco_Regis|registers~1757_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~1756_combout  & (\FD|Banco_Regis|registers~163_q )) # (!\FD|Banco_Regis|registers~1756_combout  & 
// ((\FD|Banco_Regis|registers~99_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~1756_combout ))))

	.dataa(\FD|Banco_Regis|registers~163_q ),
	.datab(\FD|Banco_Regis|registers~99_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\FD|Banco_Regis|registers~1756_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1757_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1757 .lut_mask = 16'hAFC0;
defparam \FD|Banco_Regis|registers~1757 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N29
dffeas \FD|Banco_Regis|registers~355 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[29]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2378_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~355_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~355 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~355 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N27
dffeas \FD|Banco_Regis|registers~419 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[29]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2381_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~419_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~419 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~419 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y33_N21
dffeas \FD|Banco_Regis|registers~387 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[29]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~387_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~387 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~387 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y33_N11
dffeas \FD|Banco_Regis|registers~323 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[29]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2380_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~323 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~323 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1754 (
// Equation(s):
// \FD|Banco_Regis|registers~1754_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Banco_Regis|registers~387_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & 
// ((\FD|Banco_Regis|registers~323_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~387_q ),
	.datac(\FD|Banco_Regis|registers~323_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1754_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1754 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~1754 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1755 (
// Equation(s):
// \FD|Banco_Regis|registers~1755_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~1754_combout  & ((\FD|Banco_Regis|registers~419_q ))) # (!\FD|Banco_Regis|registers~1754_combout  & 
// (\FD|Banco_Regis|registers~355_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~1754_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~355_q ),
	.datac(\FD|Banco_Regis|registers~419_q ),
	.datad(\FD|Banco_Regis|registers~1754_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1755_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1755 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1755 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1758 (
// Equation(s):
// \FD|Banco_Regis|registers~1758_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ) # ((\FD|Banco_Regis|registers~1755_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~1757_combout )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~1757_combout ),
	.datad(\FD|Banco_Regis|registers~1755_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1758_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1758 .lut_mask = 16'hBA98;
defparam \FD|Banco_Regis|registers~1758 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1761 (
// Equation(s):
// \FD|Banco_Regis|registers~1761_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~1758_combout  & (\FD|Banco_Regis|registers~1760_combout )) # (!\FD|Banco_Regis|registers~1758_combout  & 
// ((\FD|Banco_Regis|registers~1753_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~1758_combout ))))

	.dataa(\FD|Banco_Regis|registers~1760_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~1753_combout ),
	.datad(\FD|Banco_Regis|registers~1758_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1761_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1761 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1761 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N7
dffeas \FD|Banco_Regis|registers~1059 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[29]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2373_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1059_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1059 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1059 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y41_N21
dffeas \FD|Banco_Regis|registers~803 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[29]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2367_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~803_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~803 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~803 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~931feeder (
// Equation(s):
// \FD|Banco_Regis|registers~931feeder_combout  = \FD|muxDepoisULA|X[29]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[29]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~931feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~931feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~931feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N25
dffeas \FD|Banco_Regis|registers~931 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~931feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2369_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~931_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~931 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~931 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y41_N19
dffeas \FD|Banco_Regis|registers~675 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[29]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2371_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~675_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~675 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~675 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1749 (
// Equation(s):
// \FD|Banco_Regis|registers~1749_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~931_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~675_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Banco_Regis|registers~931_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~675_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1749_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1749 .lut_mask = 16'hCCB8;
defparam \FD|Banco_Regis|registers~1749 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1750 (
// Equation(s):
// \FD|Banco_Regis|registers~1750_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~1749_combout  & (\FD|Banco_Regis|registers~1059_q )) # (!\FD|Banco_Regis|registers~1749_combout  & 
// ((\FD|Banco_Regis|registers~803_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~1749_combout ))))

	.dataa(\FD|Banco_Regis|registers~1059_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~803_q ),
	.datad(\FD|Banco_Regis|registers~1749_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1750_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1750 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1750 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N15
dffeas \FD|Banco_Regis|registers~995 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[29]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~995_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~995 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~995 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N23
dffeas \FD|Banco_Regis|registers~739 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[29]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~739_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~739 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~739 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~867feeder (
// Equation(s):
// \FD|Banco_Regis|registers~867feeder_combout  = \FD|muxDepoisULA|X[29]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[29]~2_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~867feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~867feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~867feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N9
dffeas \FD|Banco_Regis|registers~867 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~867feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~867_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~867 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~867 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N5
dffeas \FD|Banco_Regis|registers~611 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[29]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~611_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~611 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~611 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1742 (
// Equation(s):
// \FD|Banco_Regis|registers~1742_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~867_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~611_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~867_q ),
	.datac(\FD|Banco_Regis|registers~611_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1742_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1742 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~1742 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1743 (
// Equation(s):
// \FD|Banco_Regis|registers~1743_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~1742_combout  & (\FD|Banco_Regis|registers~995_q )) # (!\FD|Banco_Regis|registers~1742_combout  & 
// ((\FD|Banco_Regis|registers~739_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~1742_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~995_q ),
	.datac(\FD|Banco_Regis|registers~739_q ),
	.datad(\FD|Banco_Regis|registers~1742_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1743_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1743 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1743 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N31
dffeas \FD|Banco_Regis|registers~899 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[29]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~899_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~899 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~899 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y38_N17
dffeas \FD|Banco_Regis|registers~1027 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[29]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1027_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1027 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1027 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N17
dffeas \FD|Banco_Regis|registers~771 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[29]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~771_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~771 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~771 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y38_N3
dffeas \FD|Banco_Regis|registers~643 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[29]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2355_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~643_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~643 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~643 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1744 (
// Equation(s):
// \FD|Banco_Regis|registers~1744_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~771_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~643_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~771_q ),
	.datac(\FD|Banco_Regis|registers~643_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1744_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1744 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~1744 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1745 (
// Equation(s):
// \FD|Banco_Regis|registers~1745_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~1744_combout  & ((\FD|Banco_Regis|registers~1027_q ))) # (!\FD|Banco_Regis|registers~1744_combout  & 
// (\FD|Banco_Regis|registers~899_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~1744_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~899_q ),
	.datac(\FD|Banco_Regis|registers~1027_q ),
	.datad(\FD|Banco_Regis|registers~1744_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1745_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1745 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1745 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N9
dffeas \FD|Banco_Regis|registers~707 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[29]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2361_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~707_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~707 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~707 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N27
dffeas \FD|Banco_Regis|registers~579 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[29]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2363_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~579_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~579 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~579 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1746 (
// Equation(s):
// \FD|Banco_Regis|registers~1746_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~707_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// ((\FD|Banco_Regis|registers~579_q )))))

	.dataa(\FD|Banco_Regis|registers~707_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~579_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1746_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1746 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~1746 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N25
dffeas \FD|Banco_Regis|registers~835 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[29]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2359_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~835_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~835 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~835 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1747 (
// Equation(s):
// \FD|Banco_Regis|registers~1747_combout  = (\FD|Banco_Regis|registers~1746_combout  & (((\FD|Banco_Regis|registers~963_q ) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )))) # (!\FD|Banco_Regis|registers~1746_combout  & 
// (\FD|Banco_Regis|registers~835_q  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\FD|Banco_Regis|registers~1746_combout ),
	.datab(\FD|Banco_Regis|registers~835_q ),
	.datac(\FD|Banco_Regis|registers~963_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1747_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1747 .lut_mask = 16'hE4AA;
defparam \FD|Banco_Regis|registers~1747 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1748 (
// Equation(s):
// \FD|Banco_Regis|registers~1748_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ) # ((\FD|Banco_Regis|registers~1745_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~1747_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~1745_combout ),
	.datad(\FD|Banco_Regis|registers~1747_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1748_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1748 .lut_mask = 16'hB9A8;
defparam \FD|Banco_Regis|registers~1748 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1751 (
// Equation(s):
// \FD|Banco_Regis|registers~1751_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~1748_combout  & (\FD|Banco_Regis|registers~1750_combout )) # (!\FD|Banco_Regis|registers~1748_combout  & 
// ((\FD|Banco_Regis|registers~1743_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~1748_combout ))))

	.dataa(\FD|Banco_Regis|registers~1750_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~1743_combout ),
	.datad(\FD|Banco_Regis|registers~1748_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1751_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1751 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1751 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N14
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg1[29]~2 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg1[29]~2_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & (((\FD|Banco_Regis|registers~1751_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & 
// (!\FD|Banco_Regis|Equal0~0_combout  & (\FD|Banco_Regis|registers~1761_combout )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25 ),
	.datab(\FD|Banco_Regis|Equal0~0_combout ),
	.datac(\FD|Banco_Regis|registers~1761_combout ),
	.datad(\FD|Banco_Regis|registers~1751_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg1[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg1[29]~2 .lut_mask = 16'hBA10;
defparam \FD|Banco_Regis|DadoLidoReg1[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N15
dffeas \FD|Registrador_pipeline2|DOUT[103] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg1[29]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [103]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[103] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[103] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y39_N25
dffeas \FD|Banco_Regis|registers~354 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[28]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2378_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~354_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~354 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~354 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y39_N27
dffeas \FD|Banco_Regis|registers~322 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[28]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2380_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~322 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~322 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1772 (
// Equation(s):
// \FD|Banco_Regis|registers~1772_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~354_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & 
// ((\FD|Banco_Regis|registers~322_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~354_q ),
	.datac(\FD|Banco_Regis|registers~322_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1772_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1772 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~1772 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N11
dffeas \FD|Banco_Regis|registers~418 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[28]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2381_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~418_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~418 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~418 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y39_N1
dffeas \FD|Banco_Regis|registers~386 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[28]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~386_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~386 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~386 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1773 (
// Equation(s):
// \FD|Banco_Regis|registers~1773_combout  = (\FD|Banco_Regis|registers~1772_combout  & ((\FD|Banco_Regis|registers~418_q ) # ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # (!\FD|Banco_Regis|registers~1772_combout  & 
// (((\FD|Banco_Regis|registers~386_q  & \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\FD|Banco_Regis|registers~1772_combout ),
	.datab(\FD|Banco_Regis|registers~418_q ),
	.datac(\FD|Banco_Regis|registers~386_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1773_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1773 .lut_mask = 16'hD8AA;
defparam \FD|Banco_Regis|registers~1773 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N15
dffeas \FD|Banco_Regis|registers~226 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[28]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2375_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~226 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~226 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~290feeder (
// Equation(s):
// \FD|Banco_Regis|registers~290feeder_combout  = \FD|muxDepoisULA|X[28]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[28]~3_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~290feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~290feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~290feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N5
dffeas \FD|Banco_Regis|registers~290 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~290feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~290 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~290 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y32_N25
dffeas \FD|Banco_Regis|registers~258 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[28]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2374_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~258 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~258 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y32_N7
dffeas \FD|Banco_Regis|registers~194 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[28]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2376_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~194 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~194 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1774 (
// Equation(s):
// \FD|Banco_Regis|registers~1774_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Banco_Regis|registers~258_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & 
// ((\FD|Banco_Regis|registers~194_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~258_q ),
	.datac(\FD|Banco_Regis|registers~194_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1774_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1774 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~1774 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1775 (
// Equation(s):
// \FD|Banco_Regis|registers~1775_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~1774_combout  & ((\FD|Banco_Regis|registers~290_q ))) # (!\FD|Banco_Regis|registers~1774_combout  & 
// (\FD|Banco_Regis|registers~226_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~1774_combout ))))

	.dataa(\FD|Banco_Regis|registers~226_q ),
	.datab(\FD|Banco_Regis|registers~290_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\FD|Banco_Regis|registers~1774_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1775_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1775 .lut_mask = 16'hCFA0;
defparam \FD|Banco_Regis|registers~1775 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~130feeder (
// Equation(s):
// \FD|Banco_Regis|registers~130feeder_combout  = \FD|muxDepoisULA|X[28]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[28]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~130feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~130feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~130feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N9
dffeas \FD|Banco_Regis|registers~130 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~130feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2383_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~130 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~130 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N25
dffeas \FD|Banco_Regis|registers~98 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[28]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2382_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~98 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~98 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N3
dffeas \FD|Banco_Regis|registers~66 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[28]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~66 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~66 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1776 (
// Equation(s):
// \FD|Banco_Regis|registers~1776_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~98_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~66_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~98_q ),
	.datac(\FD|Banco_Regis|registers~66_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1776_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1776 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~1776 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~162feeder (
// Equation(s):
// \FD|Banco_Regis|registers~162feeder_combout  = \FD|muxDepoisULA|X[28]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[28]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~162feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~162feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~162feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N19
dffeas \FD|Banco_Regis|registers~162 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~162feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~162 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~162 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1777 (
// Equation(s):
// \FD|Banco_Regis|registers~1777_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~1776_combout  & ((\FD|Banco_Regis|registers~162_q ))) # (!\FD|Banco_Regis|registers~1776_combout  & 
// (\FD|Banco_Regis|registers~130_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~1776_combout ))))

	.dataa(\FD|Banco_Regis|registers~130_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~1776_combout ),
	.datad(\FD|Banco_Regis|registers~162_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1777_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1777 .lut_mask = 16'hF838;
defparam \FD|Banco_Regis|registers~1777 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1778 (
// Equation(s):
// \FD|Banco_Regis|registers~1778_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~1775_combout )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~1777_combout )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~1775_combout ),
	.datad(\FD|Banco_Regis|registers~1777_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1778_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1778 .lut_mask = 16'hD9C8;
defparam \FD|Banco_Regis|registers~1778 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N15
dffeas \FD|Banco_Regis|registers~546 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[28]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~546_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~546 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~546 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y40_N5
dffeas \FD|Banco_Regis|registers~482 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[28]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~482_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~482 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~482 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y40_N5
dffeas \FD|Banco_Regis|registers~514 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[28]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~514_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~514 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~514 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y40_N19
dffeas \FD|Banco_Regis|registers~450 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[28]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~450_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~450 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~450 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1779 (
// Equation(s):
// \FD|Banco_Regis|registers~1779_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~514_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~450_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~514_q ),
	.datac(\FD|Banco_Regis|registers~450_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1779_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1779 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~1779 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1780 (
// Equation(s):
// \FD|Banco_Regis|registers~1780_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~1779_combout  & (\FD|Banco_Regis|registers~546_q )) # (!\FD|Banco_Regis|registers~1779_combout  & 
// ((\FD|Banco_Regis|registers~482_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~1779_combout ))))

	.dataa(\FD|Banco_Regis|registers~546_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~482_q ),
	.datad(\FD|Banco_Regis|registers~1779_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1780_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1780 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1780 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1781 (
// Equation(s):
// \FD|Banco_Regis|registers~1781_combout  = (\FD|Banco_Regis|registers~1778_combout  & (((\FD|Banco_Regis|registers~1780_combout ) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )))) # (!\FD|Banco_Regis|registers~1778_combout  & 
// (\FD|Banco_Regis|registers~1773_combout  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )))

	.dataa(\FD|Banco_Regis|registers~1773_combout ),
	.datab(\FD|Banco_Regis|registers~1778_combout ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\FD|Banco_Regis|registers~1780_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1781_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1781 .lut_mask = 16'hEC2C;
defparam \FD|Banco_Regis|registers~1781 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N17
dffeas \FD|Banco_Regis|registers~1058 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[28]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2373_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1058_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1058 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1058 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y40_N13
dffeas \FD|Banco_Regis|registers~930 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[28]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2369_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~930_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~930 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~930 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~674feeder (
// Equation(s):
// \FD|Banco_Regis|registers~674feeder_combout  = \FD|muxDepoisULA|X[28]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[28]~3_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~674feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~674feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~674feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N29
dffeas \FD|Banco_Regis|registers~674 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~674feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2371_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~674_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~674 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~674 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~802feeder (
// Equation(s):
// \FD|Banco_Regis|registers~802feeder_combout  = \FD|muxDepoisULA|X[28]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[28]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~802feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~802feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~802feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N29
dffeas \FD|Banco_Regis|registers~802 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~802feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2367_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~802_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~802 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~802 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1769 (
// Equation(s):
// \FD|Banco_Regis|registers~1769_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~802_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// (\FD|Banco_Regis|registers~674_q ))))

	.dataa(\FD|Banco_Regis|registers~674_q ),
	.datab(\FD|Banco_Regis|registers~802_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1769_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1769 .lut_mask = 16'hFC0A;
defparam \FD|Banco_Regis|registers~1769 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1770 (
// Equation(s):
// \FD|Banco_Regis|registers~1770_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~1769_combout  & (\FD|Banco_Regis|registers~1058_q )) # (!\FD|Banco_Regis|registers~1769_combout  & 
// ((\FD|Banco_Regis|registers~930_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~1769_combout ))))

	.dataa(\FD|Banco_Regis|registers~1058_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~930_q ),
	.datad(\FD|Banco_Regis|registers~1769_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1770_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1770 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1770 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N27
dffeas \FD|Banco_Regis|registers~1026 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[28]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1026_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1026 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1026 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N29
dffeas \FD|Banco_Regis|registers~898 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[28]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~898_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~898 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~898 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N3
dffeas \FD|Banco_Regis|registers~642 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[28]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2355_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~642_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~642 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~642 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1762 (
// Equation(s):
// \FD|Banco_Regis|registers~1762_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~898_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~642_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~898_q ),
	.datac(\FD|Banco_Regis|registers~642_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1762_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1762 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~1762 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1763 (
// Equation(s):
// \FD|Banco_Regis|registers~1763_combout  = (\FD|Banco_Regis|registers~1762_combout  & ((\FD|Banco_Regis|registers~1026_q ) # ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # (!\FD|Banco_Regis|registers~1762_combout  & 
// (((\FD|Banco_Regis|registers~770_q  & \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Banco_Regis|registers~1026_q ),
	.datab(\FD|Banco_Regis|registers~1762_combout ),
	.datac(\FD|Banco_Regis|registers~770_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1763_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1763 .lut_mask = 16'hB8CC;
defparam \FD|Banco_Regis|registers~1763 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N9
dffeas \FD|Banco_Regis|registers~706 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[28]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2361_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~706_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~706 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~706 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N19
dffeas \FD|Banco_Regis|registers~962 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[28]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2365_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~962_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~962 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~962 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N17
dffeas \FD|Banco_Regis|registers~834 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[28]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2359_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~834_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~834 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~834 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N19
dffeas \FD|Banco_Regis|registers~578 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[28]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2363_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~578_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~578 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~578 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1766 (
// Equation(s):
// \FD|Banco_Regis|registers~1766_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~834_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~578_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Banco_Regis|registers~834_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~578_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1766_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1766 .lut_mask = 16'hCCB8;
defparam \FD|Banco_Regis|registers~1766 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1767 (
// Equation(s):
// \FD|Banco_Regis|registers~1767_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~1766_combout  & ((\FD|Banco_Regis|registers~962_q ))) # (!\FD|Banco_Regis|registers~1766_combout  & 
// (\FD|Banco_Regis|registers~706_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~1766_combout ))))

	.dataa(\FD|Banco_Regis|registers~706_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~962_q ),
	.datad(\FD|Banco_Regis|registers~1766_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1767_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1767 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1767 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N13
dffeas \FD|Banco_Regis|registers~866 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[28]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~866_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~866 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~866 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N21
dffeas \FD|Banco_Regis|registers~994 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[28]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~994_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~994 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~994 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N5
dffeas \FD|Banco_Regis|registers~738 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[28]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~738_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~738 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~738 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N27
dffeas \FD|Banco_Regis|registers~610 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[28]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~610_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~610 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~610 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1764 (
// Equation(s):
// \FD|Banco_Regis|registers~1764_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~738_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// ((\FD|Banco_Regis|registers~610_q )))))

	.dataa(\FD|Banco_Regis|registers~738_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~610_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1764_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1764 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~1764 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1765 (
// Equation(s):
// \FD|Banco_Regis|registers~1765_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~1764_combout  & ((\FD|Banco_Regis|registers~994_q ))) # (!\FD|Banco_Regis|registers~1764_combout  & 
// (\FD|Banco_Regis|registers~866_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~1764_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~866_q ),
	.datac(\FD|Banco_Regis|registers~994_q ),
	.datad(\FD|Banco_Regis|registers~1764_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1765_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1765 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1765 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1768 (
// Equation(s):
// \FD|Banco_Regis|registers~1768_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ) # ((\FD|Banco_Regis|registers~1765_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Banco_Regis|registers~1767_combout )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~1767_combout ),
	.datad(\FD|Banco_Regis|registers~1765_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1768_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1768 .lut_mask = 16'hBA98;
defparam \FD|Banco_Regis|registers~1768 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1771 (
// Equation(s):
// \FD|Banco_Regis|registers~1771_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~1768_combout  & (\FD|Banco_Regis|registers~1770_combout )) # (!\FD|Banco_Regis|registers~1768_combout  & 
// ((\FD|Banco_Regis|registers~1763_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~1768_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~1770_combout ),
	.datac(\FD|Banco_Regis|registers~1763_combout ),
	.datad(\FD|Banco_Regis|registers~1768_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1771_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1771 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1771 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N28
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg1[28]~3 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg1[28]~3_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & (((\FD|Banco_Regis|registers~1771_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & 
// (!\FD|Banco_Regis|Equal0~0_combout  & (\FD|Banco_Regis|registers~1781_combout )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25 ),
	.datab(\FD|Banco_Regis|Equal0~0_combout ),
	.datac(\FD|Banco_Regis|registers~1781_combout ),
	.datad(\FD|Banco_Regis|registers~1771_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg1[28]~3_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg1[28]~3 .lut_mask = 16'hBA10;
defparam \FD|Banco_Regis|DadoLidoReg1[28]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N29
dffeas \FD|Registrador_pipeline2|DOUT[102] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg1[28]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [102]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[102] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[102] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y34_N21
dffeas \FD|Banco_Regis|registers~225 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2375_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~225 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~225 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y34_N31
dffeas \FD|Banco_Regis|registers~193 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2376_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~193 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~193 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1792 (
// Equation(s):
// \FD|Banco_Regis|registers~1792_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~225_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & 
// ((\FD|Banco_Regis|registers~193_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~225_q ),
	.datac(\FD|Banco_Regis|registers~193_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1792_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1792 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~1792 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N15
dffeas \FD|Banco_Regis|registers~289 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~289 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~289 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y34_N25
dffeas \FD|Banco_Regis|registers~257 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2374_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~257 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~257 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1793 (
// Equation(s):
// \FD|Banco_Regis|registers~1793_combout  = (\FD|Banco_Regis|registers~1792_combout  & ((\FD|Banco_Regis|registers~289_q ) # ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # (!\FD|Banco_Regis|registers~1792_combout  & 
// (((\FD|Banco_Regis|registers~257_q  & \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\FD|Banco_Regis|registers~1792_combout ),
	.datab(\FD|Banco_Regis|registers~289_q ),
	.datac(\FD|Banco_Regis|registers~257_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1793_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1793 .lut_mask = 16'hD8AA;
defparam \FD|Banco_Regis|registers~1793 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N1
dffeas \FD|Banco_Regis|registers~481 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~481_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~481 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~481 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y37_N23
dffeas \FD|Banco_Regis|registers~449 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~449_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~449 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~449 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1799 (
// Equation(s):
// \FD|Banco_Regis|registers~1799_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~481_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~449_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~481_q ),
	.datac(\FD|Banco_Regis|registers~449_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1799_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1799 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~1799 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N5
dffeas \FD|Banco_Regis|registers~513 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~513_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~513 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~513 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y37_N17
dffeas \FD|Banco_Regis|registers~545 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~545_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~545 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~545 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1800 (
// Equation(s):
// \FD|Banco_Regis|registers~1800_combout  = (\FD|Banco_Regis|registers~1799_combout  & (((\FD|Banco_Regis|registers~545_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ))) # (!\FD|Banco_Regis|registers~1799_combout  & 
// (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Banco_Regis|registers~513_q )))

	.dataa(\FD|Banco_Regis|registers~1799_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~513_q ),
	.datad(\FD|Banco_Regis|registers~545_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1800_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1800 .lut_mask = 16'hEA62;
defparam \FD|Banco_Regis|registers~1800 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y36_N13
dffeas \FD|Banco_Regis|registers~353 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2378_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~353 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~353 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y36_N25
dffeas \FD|Banco_Regis|registers~417 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2381_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~417_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~417 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~417 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y33_N17
dffeas \FD|Banco_Regis|registers~385 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~385_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~385 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~385 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y33_N5
dffeas \FD|Banco_Regis|registers~321 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2380_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~321 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~321 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1794 (
// Equation(s):
// \FD|Banco_Regis|registers~1794_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~385_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~321_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\FD|Banco_Regis|registers~385_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~321_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1794_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1794 .lut_mask = 16'hCCB8;
defparam \FD|Banco_Regis|registers~1794 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1795 (
// Equation(s):
// \FD|Banco_Regis|registers~1795_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~1794_combout  & ((\FD|Banco_Regis|registers~417_q ))) # (!\FD|Banco_Regis|registers~1794_combout  & 
// (\FD|Banco_Regis|registers~353_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~1794_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~353_q ),
	.datac(\FD|Banco_Regis|registers~417_q ),
	.datad(\FD|Banco_Regis|registers~1794_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1795_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1795 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1795 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~129feeder (
// Equation(s):
// \FD|Banco_Regis|registers~129feeder_combout  = \FD|muxDepoisULA|X[27]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[27]~4_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~129feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~129feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~129feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N29
dffeas \FD|Banco_Regis|registers~129 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~129feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2383_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~129 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~129 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y33_N27
dffeas \FD|Banco_Regis|registers~65 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~65 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~65 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1796 (
// Equation(s):
// \FD|Banco_Regis|registers~1796_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~129_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~65_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\FD|Banco_Regis|registers~129_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~65_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1796_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1796 .lut_mask = 16'hCCB8;
defparam \FD|Banco_Regis|registers~1796 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N15
dffeas \FD|Banco_Regis|registers~97 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2382_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~97 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~97 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~161feeder (
// Equation(s):
// \FD|Banco_Regis|registers~161feeder_combout  = \FD|muxDepoisULA|X[27]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[27]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~161feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~161feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~161feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N7
dffeas \FD|Banco_Regis|registers~161 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~161feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~161 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~161 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1797 (
// Equation(s):
// \FD|Banco_Regis|registers~1797_combout  = (\FD|Banco_Regis|registers~1796_combout  & (((\FD|Banco_Regis|registers~161_q ) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # (!\FD|Banco_Regis|registers~1796_combout  & 
// (\FD|Banco_Regis|registers~97_q  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))

	.dataa(\FD|Banco_Regis|registers~1796_combout ),
	.datab(\FD|Banco_Regis|registers~97_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\FD|Banco_Regis|registers~161_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1797_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1797 .lut_mask = 16'hEA4A;
defparam \FD|Banco_Regis|registers~1797 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1798 (
// Equation(s):
// \FD|Banco_Regis|registers~1798_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ) # ((\FD|Banco_Regis|registers~1795_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~1797_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~1795_combout ),
	.datad(\FD|Banco_Regis|registers~1797_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1798_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1798 .lut_mask = 16'hB9A8;
defparam \FD|Banco_Regis|registers~1798 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1801 (
// Equation(s):
// \FD|Banco_Regis|registers~1801_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~1798_combout  & ((\FD|Banco_Regis|registers~1800_combout ))) # (!\FD|Banco_Regis|registers~1798_combout  & 
// (\FD|Banco_Regis|registers~1793_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~1798_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~1793_combout ),
	.datac(\FD|Banco_Regis|registers~1800_combout ),
	.datad(\FD|Banco_Regis|registers~1798_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1801_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1801 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1801 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N19
dffeas \FD|Banco_Regis|registers~993 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~993_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~993 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~993 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~609feeder (
// Equation(s):
// \FD|Banco_Regis|registers~609feeder_combout  = \FD|muxDepoisULA|X[27]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[27]~4_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~609feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~609feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~609feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N19
dffeas \FD|Banco_Regis|registers~609 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~609feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~609_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~609 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~609 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N17
dffeas \FD|Banco_Regis|registers~865 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~865_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~865 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~865 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1782 (
// Equation(s):
// \FD|Banco_Regis|registers~1782_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~865_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & 
// (\FD|Banco_Regis|registers~609_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~609_q ),
	.datac(\FD|Banco_Regis|registers~865_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1782_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1782 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1782 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1783 (
// Equation(s):
// \FD|Banco_Regis|registers~1783_combout  = (\FD|Banco_Regis|registers~1782_combout  & ((\FD|Banco_Regis|registers~993_q ) # ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # (!\FD|Banco_Regis|registers~1782_combout  & 
// (((\FD|Banco_Regis|registers~737_q  & \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Banco_Regis|registers~993_q ),
	.datab(\FD|Banco_Regis|registers~1782_combout ),
	.datac(\FD|Banco_Regis|registers~737_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1783_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1783 .lut_mask = 16'hB8CC;
defparam \FD|Banco_Regis|registers~1783 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N1
dffeas \FD|Banco_Regis|registers~833 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2359_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~833_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~833 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~833 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N15
dffeas \FD|Banco_Regis|registers~961 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2365_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~961_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~961 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~961 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N17
dffeas \FD|Banco_Regis|registers~705 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2361_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~705_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~705 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~705 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N19
dffeas \FD|Banco_Regis|registers~577 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2363_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~577_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~577 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~577 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1786 (
// Equation(s):
// \FD|Banco_Regis|registers~1786_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~705_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// ((\FD|Banco_Regis|registers~577_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~705_q ),
	.datac(\FD|Banco_Regis|registers~577_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1786_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1786 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~1786 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1787 (
// Equation(s):
// \FD|Banco_Regis|registers~1787_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~1786_combout  & ((\FD|Banco_Regis|registers~961_q ))) # (!\FD|Banco_Regis|registers~1786_combout  & 
// (\FD|Banco_Regis|registers~833_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~1786_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~833_q ),
	.datac(\FD|Banco_Regis|registers~961_q ),
	.datad(\FD|Banco_Regis|registers~1786_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1787_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1787 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1787 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N3
dffeas \FD|Banco_Regis|registers~897 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~897_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~897 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~897 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y38_N13
dffeas \FD|Banco_Regis|registers~1025 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1025_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1025 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1025 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N29
dffeas \FD|Banco_Regis|registers~769 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~769_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~769 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~769 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y38_N7
dffeas \FD|Banco_Regis|registers~641 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2355_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~641_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~641 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~641 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1784 (
// Equation(s):
// \FD|Banco_Regis|registers~1784_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~769_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~641_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~769_q ),
	.datac(\FD|Banco_Regis|registers~641_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1784_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1784 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~1784 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1785 (
// Equation(s):
// \FD|Banco_Regis|registers~1785_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~1784_combout  & ((\FD|Banco_Regis|registers~1025_q ))) # (!\FD|Banco_Regis|registers~1784_combout  & 
// (\FD|Banco_Regis|registers~897_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~1784_combout ))))

	.dataa(\FD|Banco_Regis|registers~897_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~1025_q ),
	.datad(\FD|Banco_Regis|registers~1784_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1785_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1785 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1785 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1788 (
// Equation(s):
// \FD|Banco_Regis|registers~1788_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~1785_combout ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Banco_Regis|registers~1787_combout  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\FD|Banco_Regis|registers~1787_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~1785_combout ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1788_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1788 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1788 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N11
dffeas \FD|Banco_Regis|registers~1057 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2373_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1057_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1057 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1057 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y41_N1
dffeas \FD|Banco_Regis|registers~801 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2367_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~801_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~801 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~801 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y41_N13
dffeas \FD|Banco_Regis|registers~929 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2369_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~929_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~929 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~929 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y41_N3
dffeas \FD|Banco_Regis|registers~673 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2371_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~673_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~673 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~673 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1789 (
// Equation(s):
// \FD|Banco_Regis|registers~1789_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~929_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~673_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~929_q ),
	.datac(\FD|Banco_Regis|registers~673_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1789_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1789 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~1789 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1790 (
// Equation(s):
// \FD|Banco_Regis|registers~1790_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~1789_combout  & (\FD|Banco_Regis|registers~1057_q )) # (!\FD|Banco_Regis|registers~1789_combout  & 
// ((\FD|Banco_Regis|registers~801_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~1789_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~1057_q ),
	.datac(\FD|Banco_Regis|registers~801_q ),
	.datad(\FD|Banco_Regis|registers~1789_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1790_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1790 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1790 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1791 (
// Equation(s):
// \FD|Banco_Regis|registers~1791_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~1788_combout  & ((\FD|Banco_Regis|registers~1790_combout ))) # (!\FD|Banco_Regis|registers~1788_combout  & 
// (\FD|Banco_Regis|registers~1783_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~1788_combout ))))

	.dataa(\FD|Banco_Regis|registers~1783_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~1788_combout ),
	.datad(\FD|Banco_Regis|registers~1790_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1791_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1791 .lut_mask = 16'hF838;
defparam \FD|Banco_Regis|registers~1791 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N16
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg1[27]~4 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg1[27]~4_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & (((\FD|Banco_Regis|registers~1791_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & 
// (!\FD|Banco_Regis|Equal0~0_combout  & (\FD|Banco_Regis|registers~1801_combout )))

	.dataa(\FD|Banco_Regis|Equal0~0_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25 ),
	.datac(\FD|Banco_Regis|registers~1801_combout ),
	.datad(\FD|Banco_Regis|registers~1791_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg1[27]~4_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg1[27]~4 .lut_mask = 16'hDC10;
defparam \FD|Banco_Regis|DadoLidoReg1[27]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N17
dffeas \FD|Registrador_pipeline2|DOUT[101] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg1[27]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [101]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[101] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[101] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N22
cycloneive_lcell_comb \FD|ALU|somaSub[27]~54 (
// Equation(s):
// \FD|ALU|somaSub[27]~54_combout  = (\FD|Registrador_pipeline2|DOUT [101] & ((\FD|ALU|Bnot|Add0~55_combout  & (\FD|ALU|somaSub[26]~53  & VCC)) # (!\FD|ALU|Bnot|Add0~55_combout  & (!\FD|ALU|somaSub[26]~53 )))) # (!\FD|Registrador_pipeline2|DOUT [101] & 
// ((\FD|ALU|Bnot|Add0~55_combout  & (!\FD|ALU|somaSub[26]~53 )) # (!\FD|ALU|Bnot|Add0~55_combout  & ((\FD|ALU|somaSub[26]~53 ) # (GND)))))
// \FD|ALU|somaSub[27]~55  = CARRY((\FD|Registrador_pipeline2|DOUT [101] & (!\FD|ALU|Bnot|Add0~55_combout  & !\FD|ALU|somaSub[26]~53 )) # (!\FD|Registrador_pipeline2|DOUT [101] & ((!\FD|ALU|somaSub[26]~53 ) # (!\FD|ALU|Bnot|Add0~55_combout ))))

	.dataa(\FD|Registrador_pipeline2|DOUT [101]),
	.datab(\FD|ALU|Bnot|Add0~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[26]~53 ),
	.combout(\FD|ALU|somaSub[27]~54_combout ),
	.cout(\FD|ALU|somaSub[27]~55 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[27]~54 .lut_mask = 16'h9617;
defparam \FD|ALU|somaSub[27]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N24
cycloneive_lcell_comb \FD|ALU|somaSub[28]~56 (
// Equation(s):
// \FD|ALU|somaSub[28]~56_combout  = ((\FD|Registrador_pipeline2|DOUT [102] $ (\FD|ALU|Bnot|Add0~57_combout  $ (!\FD|ALU|somaSub[27]~55 )))) # (GND)
// \FD|ALU|somaSub[28]~57  = CARRY((\FD|Registrador_pipeline2|DOUT [102] & ((\FD|ALU|Bnot|Add0~57_combout ) # (!\FD|ALU|somaSub[27]~55 ))) # (!\FD|Registrador_pipeline2|DOUT [102] & (\FD|ALU|Bnot|Add0~57_combout  & !\FD|ALU|somaSub[27]~55 )))

	.dataa(\FD|Registrador_pipeline2|DOUT [102]),
	.datab(\FD|ALU|Bnot|Add0~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[27]~55 ),
	.combout(\FD|ALU|somaSub[28]~56_combout ),
	.cout(\FD|ALU|somaSub[28]~57 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[28]~56 .lut_mask = 16'h698E;
defparam \FD|ALU|somaSub[28]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N26
cycloneive_lcell_comb \FD|ALU|somaSub[29]~58 (
// Equation(s):
// \FD|ALU|somaSub[29]~58_combout  = (\FD|ALU|Bnot|Add0~59_combout  & ((\FD|Registrador_pipeline2|DOUT [103] & (\FD|ALU|somaSub[28]~57  & VCC)) # (!\FD|Registrador_pipeline2|DOUT [103] & (!\FD|ALU|somaSub[28]~57 )))) # (!\FD|ALU|Bnot|Add0~59_combout  & 
// ((\FD|Registrador_pipeline2|DOUT [103] & (!\FD|ALU|somaSub[28]~57 )) # (!\FD|Registrador_pipeline2|DOUT [103] & ((\FD|ALU|somaSub[28]~57 ) # (GND)))))
// \FD|ALU|somaSub[29]~59  = CARRY((\FD|ALU|Bnot|Add0~59_combout  & (!\FD|Registrador_pipeline2|DOUT [103] & !\FD|ALU|somaSub[28]~57 )) # (!\FD|ALU|Bnot|Add0~59_combout  & ((!\FD|ALU|somaSub[28]~57 ) # (!\FD|Registrador_pipeline2|DOUT [103]))))

	.dataa(\FD|ALU|Bnot|Add0~59_combout ),
	.datab(\FD|Registrador_pipeline2|DOUT [103]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[28]~57 ),
	.combout(\FD|ALU|somaSub[29]~58_combout ),
	.cout(\FD|ALU|somaSub[29]~59 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[29]~58 .lut_mask = 16'h9617;
defparam \FD|ALU|somaSub[29]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N6
cycloneive_lcell_comb \FD|ALU|opmux|X[29]~4 (
// Equation(s):
// \FD|ALU|opmux|X[29]~4_combout  = (!\FD|UC_ULA|ULActrl[1]~6_combout  & ((\FD|UC_ULA|ULActrl~4_combout  & ((\FD|Registrador_pipeline2|DOUT [103]) # (\FD|ALU|Bnot|Add0~59_combout ))) # (!\FD|UC_ULA|ULActrl~4_combout  & (\FD|Registrador_pipeline2|DOUT [103] & 
// \FD|ALU|Bnot|Add0~59_combout ))))

	.dataa(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datab(\FD|UC_ULA|ULActrl~4_combout ),
	.datac(\FD|Registrador_pipeline2|DOUT [103]),
	.datad(\FD|ALU|Bnot|Add0~59_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[29]~4_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[29]~4 .lut_mask = 16'h5440;
defparam \FD|ALU|opmux|X[29]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N14
cycloneive_lcell_comb \FD|ALU|opmux|X[29]~5 (
// Equation(s):
// \FD|ALU|opmux|X[29]~5_combout  = (\FD|ALU|opmux|X[29]~4_combout ) # ((\FD|UC_ULA|ULActrl[1]~6_combout  & (!\FD|UC_ULA|ULActrl~4_combout  & \FD|ALU|somaSub[29]~58_combout )))

	.dataa(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datab(\FD|UC_ULA|ULActrl~4_combout ),
	.datac(\FD|ALU|somaSub[29]~58_combout ),
	.datad(\FD|ALU|opmux|X[29]~4_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[29]~5_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[29]~5 .lut_mask = 16'hFF20;
defparam \FD|ALU|opmux|X[29]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y37_N15
dffeas \FD|Registrador_pipeline3|DOUT[66] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|ALU|opmux|X[29]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [66]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[66] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[66] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y37_N3
dffeas \FD|Registrador_pipeline4|DOUT[34] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline3|DOUT [66]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [34]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[34] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N12
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[70]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[70]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[70]~feeder .lut_mask = 16'hFFFF;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[70]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y36_N13
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[70] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [70]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N18
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[69]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[69]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [34]

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|Registrador_pipeline3|DOUT [34]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[69]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[69]~feeder .lut_mask = 16'hF0F0;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[69]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y36_N19
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[69] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[69]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [69]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\FD|Registrador_pipeline3|DOUT [102]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\BTN_CLK|output[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\FD|Registrador_pipeline3|DOUT [36],\FD|Registrador_pipeline3|DOUT [35],\FD|Registrador_pipeline3|DOUT [34],\FD|Registrador_pipeline3|DOUT [33],\FD|Registrador_pipeline3|DOUT [32],\FD|Registrador_pipeline3|DOUT [31],\FD|Registrador_pipeline3|DOUT [30],
\FD|Registrador_pipeline3|DOUT [29],\FD|Registrador_pipeline3|DOUT [28],\FD|Registrador_pipeline3|DOUT [27],\FD|Registrador_pipeline3|DOUT [26],\FD|Registrador_pipeline3|DOUT [25],\FD|Registrador_pipeline3|DOUT [24],\FD|Registrador_pipeline3|DOUT [23],\FD|Registrador_pipeline3|DOUT [22],
\FD|Registrador_pipeline3|DOUT [21],\FD|Registrador_pipeline3|DOUT [20],\FD|Registrador_pipeline3|DOUT [19],\FD|Registrador_pipeline3|DOUT [18],\FD|Registrador_pipeline3|DOUT [17],\FD|Registrador_pipeline3|DOUT [16],\FD|Registrador_pipeline3|DOUT [15],\FD|Registrador_pipeline3|DOUT [14],
\FD|Registrador_pipeline3|DOUT [13],\FD|Registrador_pipeline3|DOUT [12],\FD|Registrador_pipeline3|DOUT [11],\FD|Registrador_pipeline3|DOUT [10],\FD|Registrador_pipeline3|DOUT [9],\FD|Registrador_pipeline3|DOUT [8],\FD|Registrador_pipeline3|DOUT [7],\FD|Registrador_pipeline3|DOUT [6],
\FD|Registrador_pipeline3|DOUT [5]}),
	.portaaddr({\FD|Registrador_pipeline3|DOUT [43],\FD|Registrador_pipeline3|DOUT [42],\FD|Registrador_pipeline3|DOUT [41],\FD|Registrador_pipeline3|DOUT [40],\FD|Registrador_pipeline3|DOUT [39]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\FD|ALU|opmux|X[6]~53_combout ,\FD|ALU|opmux|X[5]~55_combout ,\FD|ALU|opmux|X[4]~49_combout ,\FD|ALU|opmux|X[3]~57_combout ,\FD|ALU|opmux|X[2]~59_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0 .init_file = "db/MIPS_QuartusPrimeProject.ram0_memory_e411fb78.hdl.mif";
defparam \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "FluxoDeDados:FD|memory:Mem_dados|altsyncram:Memoria_rtl_0|altsyncram_noi1:auto_generated|ALTSYNCRAM";
defparam \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 1152'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000ABCDEF000000002000000001000000010;
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N14
cycloneive_lcell_comb \FD|Mem_dados|Memoria~44 (
// Equation(s):
// \FD|Mem_dados|Memoria~44_combout  = (\FD|Mem_dados|Memoria_rtl_0_bypass [70] & ((\FD|Mem_dados|Memoria~41_combout  & (\FD|Mem_dados|Memoria_rtl_0_bypass [69])) # (!\FD|Mem_dados|Memoria~41_combout  & 
// ((\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a29 ))))) # (!\FD|Mem_dados|Memoria_rtl_0_bypass [70] & (\FD|Mem_dados|Memoria_rtl_0_bypass [69]))

	.dataa(\FD|Mem_dados|Memoria_rtl_0_bypass [70]),
	.datab(\FD|Mem_dados|Memoria_rtl_0_bypass [69]),
	.datac(\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a29 ),
	.datad(\FD|Mem_dados|Memoria~41_combout ),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria~44_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria~44 .lut_mask = 16'hCCE4;
defparam \FD|Mem_dados|Memoria~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y36_N15
dffeas \FD|Registrador_pipeline4|DOUT[66] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FD|Registrador_pipeline3|DOUT [103]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [66]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[66] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[66] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N26
cycloneive_lcell_comb \FD|muxDepoisULA|X[29]~2 (
// Equation(s):
// \FD|muxDepoisULA|X[29]~2_combout  = (\FD|Registrador_pipeline4|DOUT [69] & ((\FD|Registrador_pipeline4|DOUT [66]))) # (!\FD|Registrador_pipeline4|DOUT [69] & (\FD|Registrador_pipeline4|DOUT [34]))

	.dataa(\FD|Registrador_pipeline4|DOUT [34]),
	.datab(\FD|Registrador_pipeline4|DOUT [69]),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline4|DOUT [66]),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[29]~2 .lut_mask = 16'hEE22;
defparam \FD|muxDepoisULA|X[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N27
dffeas \FD|Banco_Regis|registers~963 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[29]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2365_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~963_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~963 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~963 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1106 (
// Equation(s):
// \FD|Banco_Regis|registers~1106_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~707_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & 
// (\FD|Banco_Regis|registers~579_q ))))

	.dataa(\FD|Banco_Regis|registers~579_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~707_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1106_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1106 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1107 (
// Equation(s):
// \FD|Banco_Regis|registers~1107_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1106_combout  & (\FD|Banco_Regis|registers~963_q )) # (!\FD|Banco_Regis|registers~1106_combout  & 
// ((\FD|Banco_Regis|registers~835_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1106_combout ))))

	.dataa(\FD|Banco_Regis|registers~963_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~835_q ),
	.datad(\FD|Banco_Regis|registers~1106_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1107_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1107 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1104 (
// Equation(s):
// \FD|Banco_Regis|registers~1104_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~771_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & 
// (\FD|Banco_Regis|registers~643_q ))))

	.dataa(\FD|Banco_Regis|registers~643_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~771_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1104_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1104 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1105 (
// Equation(s):
// \FD|Banco_Regis|registers~1105_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1104_combout  & (\FD|Banco_Regis|registers~1027_q )) # (!\FD|Banco_Regis|registers~1104_combout  & 
// ((\FD|Banco_Regis|registers~899_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1104_combout ))))

	.dataa(\FD|Banco_Regis|registers~1027_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~899_q ),
	.datad(\FD|Banco_Regis|registers~1104_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1105_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1105 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1108 (
// Equation(s):
// \FD|Banco_Regis|registers~1108_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1105_combout ))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (\FD|Banco_Regis|registers~1107_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~1107_combout ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\FD|Banco_Regis|registers~1105_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1108_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1108 .lut_mask = 16'hF4A4;
defparam \FD|Banco_Regis|registers~1108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1109 (
// Equation(s):
// \FD|Banco_Regis|registers~1109_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~931_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// (\FD|Banco_Regis|registers~675_q ))))

	.dataa(\FD|Banco_Regis|registers~675_q ),
	.datab(\FD|Banco_Regis|registers~931_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1109_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1109 .lut_mask = 16'hFC0A;
defparam \FD|Banco_Regis|registers~1109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1110 (
// Equation(s):
// \FD|Banco_Regis|registers~1110_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1109_combout  & ((\FD|Banco_Regis|registers~1059_q ))) # (!\FD|Banco_Regis|registers~1109_combout  & 
// (\FD|Banco_Regis|registers~803_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1109_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~803_q ),
	.datac(\FD|Banco_Regis|registers~1059_q ),
	.datad(\FD|Banco_Regis|registers~1109_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1110_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1110 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1102 (
// Equation(s):
// \FD|Banco_Regis|registers~1102_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (\FD|Banco_Regis|registers~867_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// ((\FD|Banco_Regis|registers~611_q )))))

	.dataa(\FD|Banco_Regis|registers~867_q ),
	.datab(\FD|Banco_Regis|registers~611_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1102_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1102 .lut_mask = 16'hFA0C;
defparam \FD|Banco_Regis|registers~1102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1103 (
// Equation(s):
// \FD|Banco_Regis|registers~1103_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1102_combout  & ((\FD|Banco_Regis|registers~995_q ))) # (!\FD|Banco_Regis|registers~1102_combout  & 
// (\FD|Banco_Regis|registers~739_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1102_combout ))))

	.dataa(\FD|Banco_Regis|registers~739_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~995_q ),
	.datad(\FD|Banco_Regis|registers~1102_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1103_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1103 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1111 (
// Equation(s):
// \FD|Banco_Regis|registers~1111_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1108_combout  & (\FD|Banco_Regis|registers~1110_combout )) # (!\FD|Banco_Regis|registers~1108_combout  & 
// ((\FD|Banco_Regis|registers~1103_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~1108_combout ))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~1108_combout ),
	.datac(\FD|Banco_Regis|registers~1110_combout ),
	.datad(\FD|Banco_Regis|registers~1103_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1111_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1111 .lut_mask = 16'hE6C4;
defparam \FD|Banco_Regis|registers~1111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1119 (
// Equation(s):
// \FD|Banco_Regis|registers~1119_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~483_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~451_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Banco_Regis|registers~451_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~483_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1119_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1119 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1120 (
// Equation(s):
// \FD|Banco_Regis|registers~1120_combout  = (\FD|Banco_Regis|registers~1119_combout  & (((\FD|Banco_Regis|registers~547_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))) # (!\FD|Banco_Regis|registers~1119_combout  & 
// (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~515_q ))))

	.dataa(\FD|Banco_Regis|registers~1119_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~547_q ),
	.datad(\FD|Banco_Regis|registers~515_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1120_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1120 .lut_mask = 16'hE6A2;
defparam \FD|Banco_Regis|registers~1120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1112 (
// Equation(s):
// \FD|Banco_Regis|registers~1112_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~227_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & 
// (\FD|Banco_Regis|registers~195_q ))))

	.dataa(\FD|Banco_Regis|registers~195_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~227_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1112_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1112 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1113 (
// Equation(s):
// \FD|Banco_Regis|registers~1113_combout  = (\FD|Banco_Regis|registers~1112_combout  & (((\FD|Banco_Regis|registers~291_q ) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # (!\FD|Banco_Regis|registers~1112_combout  & 
// (\FD|Banco_Regis|registers~259_q  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Banco_Regis|registers~259_q ),
	.datab(\FD|Banco_Regis|registers~1112_combout ),
	.datac(\FD|Banco_Regis|registers~291_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1113_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1113 .lut_mask = 16'hE2CC;
defparam \FD|Banco_Regis|registers~1113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1114 (
// Equation(s):
// \FD|Banco_Regis|registers~1114_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~387_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// (\FD|Banco_Regis|registers~323_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~323_q ),
	.datac(\FD|Banco_Regis|registers~387_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1114_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1114 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1115 (
// Equation(s):
// \FD|Banco_Regis|registers~1115_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1114_combout  & (\FD|Banco_Regis|registers~419_q )) # (!\FD|Banco_Regis|registers~1114_combout  & 
// ((\FD|Banco_Regis|registers~355_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1114_combout ))))

	.dataa(\FD|Banco_Regis|registers~419_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~355_q ),
	.datad(\FD|Banco_Regis|registers~1114_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1115_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1115 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1116 (
// Equation(s):
// \FD|Banco_Regis|registers~1116_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~131_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// (\FD|Banco_Regis|registers~67_q ))))

	.dataa(\FD|Banco_Regis|registers~67_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~131_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1116_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1116 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1117 (
// Equation(s):
// \FD|Banco_Regis|registers~1117_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1116_combout  & (\FD|Banco_Regis|registers~163_q )) # (!\FD|Banco_Regis|registers~1116_combout  & 
// ((\FD|Banco_Regis|registers~99_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1116_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~163_q ),
	.datac(\FD|Banco_Regis|registers~99_q ),
	.datad(\FD|Banco_Regis|registers~1116_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1117_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1117 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1118 (
// Equation(s):
// \FD|Banco_Regis|registers~1118_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1115_combout ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & \FD|Banco_Regis|registers~1117_combout ))))

	.dataa(\FD|Banco_Regis|registers~1115_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\FD|Banco_Regis|registers~1117_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1118_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1118 .lut_mask = 16'hCBC8;
defparam \FD|Banco_Regis|registers~1118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1121 (
// Equation(s):
// \FD|Banco_Regis|registers~1121_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1118_combout  & (\FD|Banco_Regis|registers~1120_combout )) # (!\FD|Banco_Regis|registers~1118_combout  & 
// ((\FD|Banco_Regis|registers~1113_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1118_combout ))))

	.dataa(\FD|Banco_Regis|registers~1120_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~1113_combout ),
	.datad(\FD|Banco_Regis|registers~1118_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1121_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1121 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N8
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg2[29]~2 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg2[29]~2_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & (((\FD|Banco_Regis|registers~1111_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & 
// (!\FD|Banco_Regis|Equal1~0_combout  & ((\FD|Banco_Regis|registers~1121_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20 ),
	.datab(\FD|Banco_Regis|Equal1~0_combout ),
	.datac(\FD|Banco_Regis|registers~1111_combout ),
	.datad(\FD|Banco_Regis|registers~1121_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg2[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg2[29]~2 .lut_mask = 16'hB1A0;
defparam \FD|Banco_Regis|DadoLidoReg2[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y37_N9
dffeas \FD|Registrador_pipeline2|DOUT[71] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg2[29]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [71]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[71] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[71] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y37_N25
dffeas \FD|Registrador_pipeline3|DOUT[34] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline2|DOUT [71]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [34]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[34] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N24
cycloneive_lcell_comb \FD|Mem_dados|Memoria~45 (
// Equation(s):
// \FD|Mem_dados|Memoria~45_combout  = (\FD|Mem_dados|Memoria_rtl_0_bypass [68] & ((\FD|Mem_dados|Memoria~41_combout  & (\FD|Mem_dados|Memoria_rtl_0_bypass [67])) # (!\FD|Mem_dados|Memoria~41_combout  & 
// ((\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a28 ))))) # (!\FD|Mem_dados|Memoria_rtl_0_bypass [68] & (\FD|Mem_dados|Memoria_rtl_0_bypass [67]))

	.dataa(\FD|Mem_dados|Memoria_rtl_0_bypass [68]),
	.datab(\FD|Mem_dados|Memoria_rtl_0_bypass [67]),
	.datac(\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a28 ),
	.datad(\FD|Mem_dados|Memoria~41_combout ),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria~45_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria~45 .lut_mask = 16'hCCE4;
defparam \FD|Mem_dados|Memoria~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y36_N25
dffeas \FD|Registrador_pipeline4|DOUT[65] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FD|Registrador_pipeline3|DOUT [103]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [65]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[65] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[65] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N4
cycloneive_lcell_comb \FD|ALU|opmux|X[28]~6 (
// Equation(s):
// \FD|ALU|opmux|X[28]~6_combout  = (!\FD|UC_ULA|ULActrl[1]~6_combout  & ((\FD|UC_ULA|ULActrl~4_combout  & ((\FD|Registrador_pipeline2|DOUT [102]) # (\FD|ALU|Bnot|Add0~57_combout ))) # (!\FD|UC_ULA|ULActrl~4_combout  & (\FD|Registrador_pipeline2|DOUT [102] & 
// \FD|ALU|Bnot|Add0~57_combout ))))

	.dataa(\FD|UC_ULA|ULActrl~4_combout ),
	.datab(\FD|Registrador_pipeline2|DOUT [102]),
	.datac(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datad(\FD|ALU|Bnot|Add0~57_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[28]~6_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[28]~6 .lut_mask = 16'h0E08;
defparam \FD|ALU|opmux|X[28]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N26
cycloneive_lcell_comb \FD|ALU|opmux|X[28]~7 (
// Equation(s):
// \FD|ALU|opmux|X[28]~7_combout  = (\FD|ALU|opmux|X[28]~6_combout ) # ((!\FD|UC_ULA|ULActrl~4_combout  & (\FD|UC_ULA|ULActrl[1]~6_combout  & \FD|ALU|somaSub[28]~56_combout )))

	.dataa(\FD|UC_ULA|ULActrl~4_combout ),
	.datab(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datac(\FD|ALU|opmux|X[28]~6_combout ),
	.datad(\FD|ALU|somaSub[28]~56_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[28]~7_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[28]~7 .lut_mask = 16'hF4F0;
defparam \FD|ALU|opmux|X[28]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N10
cycloneive_lcell_comb \FD|Registrador_pipeline3|DOUT[65]~feeder (
// Equation(s):
// \FD|Registrador_pipeline3|DOUT[65]~feeder_combout  = \FD|ALU|opmux|X[28]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|ALU|opmux|X[28]~7_combout ),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline3|DOUT[65]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[65]~feeder .lut_mask = 16'hFF00;
defparam \FD|Registrador_pipeline3|DOUT[65]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N11
dffeas \FD|Registrador_pipeline3|DOUT[65] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline3|DOUT[65]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [65]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[65] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[65] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N8
cycloneive_lcell_comb \FD|Registrador_pipeline4|DOUT[33]~feeder (
// Equation(s):
// \FD|Registrador_pipeline4|DOUT[33]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [65]

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|Registrador_pipeline3|DOUT [65]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline4|DOUT[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[33]~feeder .lut_mask = 16'hF0F0;
defparam \FD|Registrador_pipeline4|DOUT[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y40_N9
dffeas \FD|Registrador_pipeline4|DOUT[33] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline4|DOUT[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [33]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[33] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N16
cycloneive_lcell_comb \FD|muxDepoisULA|X[28]~3 (
// Equation(s):
// \FD|muxDepoisULA|X[28]~3_combout  = (\FD|Registrador_pipeline4|DOUT [69] & (\FD|Registrador_pipeline4|DOUT [65])) # (!\FD|Registrador_pipeline4|DOUT [69] & ((\FD|Registrador_pipeline4|DOUT [33])))

	.dataa(gnd),
	.datab(\FD|Registrador_pipeline4|DOUT [69]),
	.datac(\FD|Registrador_pipeline4|DOUT [65]),
	.datad(\FD|Registrador_pipeline4|DOUT [33]),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[28]~3_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[28]~3 .lut_mask = 16'hF3C0;
defparam \FD|muxDepoisULA|X[28]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N29
dffeas \FD|Banco_Regis|registers~770 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[28]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~770_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~770 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~770 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1122 (
// Equation(s):
// \FD|Banco_Regis|registers~1122_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~898_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// (\FD|Banco_Regis|registers~642_q ))))

	.dataa(\FD|Banco_Regis|registers~642_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~898_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1122_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1122 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1123 (
// Equation(s):
// \FD|Banco_Regis|registers~1123_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1122_combout  & ((\FD|Banco_Regis|registers~1026_q ))) # (!\FD|Banco_Regis|registers~1122_combout  & 
// (\FD|Banco_Regis|registers~770_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1122_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~770_q ),
	.datac(\FD|Banco_Regis|registers~1026_q ),
	.datad(\FD|Banco_Regis|registers~1122_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1123_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1123 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1129 (
// Equation(s):
// \FD|Banco_Regis|registers~1129_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~802_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Banco_Regis|registers~674_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\FD|Banco_Regis|registers~674_q ),
	.datab(\FD|Banco_Regis|registers~802_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1129_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1129 .lut_mask = 16'hF0CA;
defparam \FD|Banco_Regis|registers~1129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1130 (
// Equation(s):
// \FD|Banco_Regis|registers~1130_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1129_combout  & ((\FD|Banco_Regis|registers~1058_q ))) # (!\FD|Banco_Regis|registers~1129_combout  & 
// (\FD|Banco_Regis|registers~930_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1129_combout ))))

	.dataa(\FD|Banco_Regis|registers~930_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~1058_q ),
	.datad(\FD|Banco_Regis|registers~1129_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1130_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1130 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1126 (
// Equation(s):
// \FD|Banco_Regis|registers~1126_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~834_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (\FD|Banco_Regis|registers~578_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\FD|Banco_Regis|registers~578_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~834_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1126_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1126 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1127 (
// Equation(s):
// \FD|Banco_Regis|registers~1127_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1126_combout  & (\FD|Banco_Regis|registers~962_q )) # (!\FD|Banco_Regis|registers~1126_combout  & 
// ((\FD|Banco_Regis|registers~706_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1126_combout ))))

	.dataa(\FD|Banco_Regis|registers~962_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~706_q ),
	.datad(\FD|Banco_Regis|registers~1126_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1127_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1127 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1124 (
// Equation(s):
// \FD|Banco_Regis|registers~1124_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~738_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Banco_Regis|registers~610_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\FD|Banco_Regis|registers~610_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~738_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1124_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1124 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1125 (
// Equation(s):
// \FD|Banco_Regis|registers~1125_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1124_combout  & (\FD|Banco_Regis|registers~994_q )) # (!\FD|Banco_Regis|registers~1124_combout  & 
// ((\FD|Banco_Regis|registers~866_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1124_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\FD|Banco_Regis|registers~994_q ),
	.datac(\FD|Banco_Regis|registers~866_q ),
	.datad(\FD|Banco_Regis|registers~1124_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1125_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1125 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1128 (
// Equation(s):
// \FD|Banco_Regis|registers~1128_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1125_combout ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~1127_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~1127_combout ),
	.datad(\FD|Banco_Regis|registers~1125_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1128_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1128 .lut_mask = 16'hDC98;
defparam \FD|Banco_Regis|registers~1128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1131 (
// Equation(s):
// \FD|Banco_Regis|registers~1131_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1128_combout  & ((\FD|Banco_Regis|registers~1130_combout ))) # (!\FD|Banco_Regis|registers~1128_combout  & 
// (\FD|Banco_Regis|registers~1123_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1128_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~1123_combout ),
	.datac(\FD|Banco_Regis|registers~1130_combout ),
	.datad(\FD|Banco_Regis|registers~1128_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1131_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1131 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1139 (
// Equation(s):
// \FD|Banco_Regis|registers~1139_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~514_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// (\FD|Banco_Regis|registers~450_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~450_q ),
	.datac(\FD|Banco_Regis|registers~514_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1139_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1139 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1140 (
// Equation(s):
// \FD|Banco_Regis|registers~1140_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1139_combout  & ((\FD|Banco_Regis|registers~546_q ))) # (!\FD|Banco_Regis|registers~1139_combout  & 
// (\FD|Banco_Regis|registers~482_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1139_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~482_q ),
	.datac(\FD|Banco_Regis|registers~546_q ),
	.datad(\FD|Banco_Regis|registers~1139_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1140_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1140 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1132 (
// Equation(s):
// \FD|Banco_Regis|registers~1132_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~354_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & 
// (\FD|Banco_Regis|registers~322_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~322_q ),
	.datac(\FD|Banco_Regis|registers~354_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1132_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1132 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1133 (
// Equation(s):
// \FD|Banco_Regis|registers~1133_combout  = (\FD|Banco_Regis|registers~1132_combout  & (((\FD|Banco_Regis|registers~418_q ) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # (!\FD|Banco_Regis|registers~1132_combout  & 
// (\FD|Banco_Regis|registers~386_q  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Banco_Regis|registers~386_q ),
	.datab(\FD|Banco_Regis|registers~1132_combout ),
	.datac(\FD|Banco_Regis|registers~418_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1133_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1133 .lut_mask = 16'hE2CC;
defparam \FD|Banco_Regis|registers~1133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1134 (
// Equation(s):
// \FD|Banco_Regis|registers~1134_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~258_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// (\FD|Banco_Regis|registers~194_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~194_q ),
	.datac(\FD|Banco_Regis|registers~258_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1134_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1134 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1135 (
// Equation(s):
// \FD|Banco_Regis|registers~1135_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1134_combout  & (\FD|Banco_Regis|registers~290_q )) # (!\FD|Banco_Regis|registers~1134_combout  & 
// ((\FD|Banco_Regis|registers~226_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1134_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~290_q ),
	.datac(\FD|Banco_Regis|registers~226_q ),
	.datad(\FD|Banco_Regis|registers~1134_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1135_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1135 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1136 (
// Equation(s):
// \FD|Banco_Regis|registers~1136_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~98_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~66_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~66_q ),
	.datac(\FD|Banco_Regis|registers~98_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1136_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1136 .lut_mask = 16'hAAE4;
defparam \FD|Banco_Regis|registers~1136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1137 (
// Equation(s):
// \FD|Banco_Regis|registers~1137_combout  = (\FD|Banco_Regis|registers~1136_combout  & (((\FD|Banco_Regis|registers~162_q ) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # (!\FD|Banco_Regis|registers~1136_combout  & 
// (\FD|Banco_Regis|registers~130_q  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Banco_Regis|registers~130_q ),
	.datab(\FD|Banco_Regis|registers~162_q ),
	.datac(\FD|Banco_Regis|registers~1136_combout ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1137_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1137 .lut_mask = 16'hCAF0;
defparam \FD|Banco_Regis|registers~1137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1138 (
// Equation(s):
// \FD|Banco_Regis|registers~1138_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Banco_Regis|registers~1135_combout )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1137_combout )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~1135_combout ),
	.datad(\FD|Banco_Regis|registers~1137_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1138_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1138 .lut_mask = 16'hD9C8;
defparam \FD|Banco_Regis|registers~1138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1141 (
// Equation(s):
// \FD|Banco_Regis|registers~1141_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1138_combout  & (\FD|Banco_Regis|registers~1140_combout )) # (!\FD|Banco_Regis|registers~1138_combout  & 
// ((\FD|Banco_Regis|registers~1133_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1138_combout ))))

	.dataa(\FD|Banco_Regis|registers~1140_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~1133_combout ),
	.datad(\FD|Banco_Regis|registers~1138_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1141_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1141 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N4
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg2[28]~3 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg2[28]~3_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & (((\FD|Banco_Regis|registers~1131_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & 
// (!\FD|Banco_Regis|Equal1~0_combout  & ((\FD|Banco_Regis|registers~1141_combout ))))

	.dataa(\FD|Banco_Regis|Equal1~0_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20 ),
	.datac(\FD|Banco_Regis|registers~1131_combout ),
	.datad(\FD|Banco_Regis|registers~1141_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg2[28]~3_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg2[28]~3 .lut_mask = 16'hD1C0;
defparam \FD|Banco_Regis|DadoLidoReg2[28]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N5
dffeas \FD|Registrador_pipeline2|DOUT[70] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg2[28]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [70]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[70] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[70] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y38_N23
dffeas \FD|Registrador_pipeline3|DOUT[33] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline2|DOUT [70]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [33]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[33] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N20
cycloneive_lcell_comb \FD|Mem_dados|Memoria~46 (
// Equation(s):
// \FD|Mem_dados|Memoria~46_combout  = (\FD|Mem_dados|Memoria~41_combout  & (\FD|Mem_dados|Memoria_rtl_0_bypass [65])) # (!\FD|Mem_dados|Memoria~41_combout  & ((\FD|Mem_dados|Memoria_rtl_0_bypass [66] & 
// ((\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a27 ))) # (!\FD|Mem_dados|Memoria_rtl_0_bypass [66] & (\FD|Mem_dados|Memoria_rtl_0_bypass [65]))))

	.dataa(\FD|Mem_dados|Memoria~41_combout ),
	.datab(\FD|Mem_dados|Memoria_rtl_0_bypass [65]),
	.datac(\FD|Mem_dados|Memoria_rtl_0_bypass [66]),
	.datad(\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria~46_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria~46 .lut_mask = 16'hDC8C;
defparam \FD|Mem_dados|Memoria~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y40_N21
dffeas \FD|Registrador_pipeline4|DOUT[64] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FD|Registrador_pipeline3|DOUT [103]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [64]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[64] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N0
cycloneive_lcell_comb \FD|ALU|opmux|X[27]~8 (
// Equation(s):
// \FD|ALU|opmux|X[27]~8_combout  = (!\FD|UC_ULA|ULActrl[1]~6_combout  & ((\FD|Registrador_pipeline2|DOUT [101] & ((\FD|ALU|Bnot|Add0~55_combout ) # (\FD|UC_ULA|ULActrl~4_combout ))) # (!\FD|Registrador_pipeline2|DOUT [101] & (\FD|ALU|Bnot|Add0~55_combout  & 
// \FD|UC_ULA|ULActrl~4_combout ))))

	.dataa(\FD|Registrador_pipeline2|DOUT [101]),
	.datab(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datac(\FD|ALU|Bnot|Add0~55_combout ),
	.datad(\FD|UC_ULA|ULActrl~4_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[27]~8_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[27]~8 .lut_mask = 16'h3220;
defparam \FD|ALU|opmux|X[27]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N8
cycloneive_lcell_comb \FD|ALU|opmux|X[27]~9 (
// Equation(s):
// \FD|ALU|opmux|X[27]~9_combout  = (\FD|ALU|opmux|X[27]~8_combout ) # ((\FD|UC_ULA|ULActrl[1]~6_combout  & (!\FD|UC_ULA|ULActrl~4_combout  & \FD|ALU|somaSub[27]~54_combout )))

	.dataa(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datab(\FD|UC_ULA|ULActrl~4_combout ),
	.datac(\FD|ALU|opmux|X[27]~8_combout ),
	.datad(\FD|ALU|somaSub[27]~54_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[27]~9_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[27]~9 .lut_mask = 16'hF2F0;
defparam \FD|ALU|opmux|X[27]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y37_N9
dffeas \FD|Registrador_pipeline3|DOUT[64] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|ALU|opmux|X[27]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [64]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[64] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[64] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y37_N1
dffeas \FD|Registrador_pipeline4|DOUT[32] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline3|DOUT [64]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [32]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[32] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N0
cycloneive_lcell_comb \FD|muxDepoisULA|X[27]~4 (
// Equation(s):
// \FD|muxDepoisULA|X[27]~4_combout  = (\FD|Registrador_pipeline4|DOUT [69] & (\FD|Registrador_pipeline4|DOUT [64])) # (!\FD|Registrador_pipeline4|DOUT [69] & ((\FD|Registrador_pipeline4|DOUT [32])))

	.dataa(\FD|Registrador_pipeline4|DOUT [64]),
	.datab(\FD|Registrador_pipeline4|DOUT [69]),
	.datac(\FD|Registrador_pipeline4|DOUT [32]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[27]~4_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[27]~4 .lut_mask = 16'hB8B8;
defparam \FD|muxDepoisULA|X[27]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N21
dffeas \FD|Banco_Regis|registers~737 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[27]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~737_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~737 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~737 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1142 (
// Equation(s):
// \FD|Banco_Regis|registers~1142_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~865_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// (\FD|Banco_Regis|registers~609_q ))))

	.dataa(\FD|Banco_Regis|registers~609_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~865_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1142_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1142 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1143 (
// Equation(s):
// \FD|Banco_Regis|registers~1143_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1142_combout  & ((\FD|Banco_Regis|registers~993_q ))) # (!\FD|Banco_Regis|registers~1142_combout  & 
// (\FD|Banco_Regis|registers~737_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1142_combout ))))

	.dataa(\FD|Banco_Regis|registers~737_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~993_q ),
	.datad(\FD|Banco_Regis|registers~1142_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1143_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1143 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1144 (
// Equation(s):
// \FD|Banco_Regis|registers~1144_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~769_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & 
// (\FD|Banco_Regis|registers~641_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\FD|Banco_Regis|registers~641_q ),
	.datac(\FD|Banco_Regis|registers~769_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1144_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1144 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1145 (
// Equation(s):
// \FD|Banco_Regis|registers~1145_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1144_combout  & (\FD|Banco_Regis|registers~1025_q )) # (!\FD|Banco_Regis|registers~1144_combout  & 
// ((\FD|Banco_Regis|registers~897_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1144_combout ))))

	.dataa(\FD|Banco_Regis|registers~1025_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~897_q ),
	.datad(\FD|Banco_Regis|registers~1144_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1145_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1145 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1146 (
// Equation(s):
// \FD|Banco_Regis|registers~1146_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~705_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Banco_Regis|registers~577_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~577_q ),
	.datac(\FD|Banco_Regis|registers~705_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1146_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1146 .lut_mask = 16'hAAE4;
defparam \FD|Banco_Regis|registers~1146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1147 (
// Equation(s):
// \FD|Banco_Regis|registers~1147_combout  = (\FD|Banco_Regis|registers~1146_combout  & ((\FD|Banco_Regis|registers~961_q ) # ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # (!\FD|Banco_Regis|registers~1146_combout  & 
// (((\FD|Banco_Regis|registers~833_q  & \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\FD|Banco_Regis|registers~1146_combout ),
	.datab(\FD|Banco_Regis|registers~961_q ),
	.datac(\FD|Banco_Regis|registers~833_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1147_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1147 .lut_mask = 16'hD8AA;
defparam \FD|Banco_Regis|registers~1147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1148 (
// Equation(s):
// \FD|Banco_Regis|registers~1148_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (\FD|Banco_Regis|registers~1145_combout )) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1147_combout )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~1145_combout ),
	.datac(\FD|Banco_Regis|registers~1147_combout ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1148_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1148 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~1148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1149 (
// Equation(s):
// \FD|Banco_Regis|registers~1149_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~929_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// (\FD|Banco_Regis|registers~673_q ))))

	.dataa(\FD|Banco_Regis|registers~673_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~929_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1149_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1149 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1150 (
// Equation(s):
// \FD|Banco_Regis|registers~1150_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1149_combout  & ((\FD|Banco_Regis|registers~1057_q ))) # (!\FD|Banco_Regis|registers~1149_combout  & 
// (\FD|Banco_Regis|registers~801_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1149_combout ))))

	.dataa(\FD|Banco_Regis|registers~801_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~1057_q ),
	.datad(\FD|Banco_Regis|registers~1149_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1150_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1150 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1151 (
// Equation(s):
// \FD|Banco_Regis|registers~1151_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1148_combout  & ((\FD|Banco_Regis|registers~1150_combout ))) # (!\FD|Banco_Regis|registers~1148_combout  & 
// (\FD|Banco_Regis|registers~1143_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1148_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~1143_combout ),
	.datac(\FD|Banco_Regis|registers~1148_combout ),
	.datad(\FD|Banco_Regis|registers~1150_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1151_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1151 .lut_mask = 16'hF858;
defparam \FD|Banco_Regis|registers~1151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1159 (
// Equation(s):
// \FD|Banco_Regis|registers~1159_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~481_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~449_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Banco_Regis|registers~449_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~481_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1159_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1159 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1160 (
// Equation(s):
// \FD|Banco_Regis|registers~1160_combout  = (\FD|Banco_Regis|registers~1159_combout  & (((\FD|Banco_Regis|registers~545_q ) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # (!\FD|Banco_Regis|registers~1159_combout  & 
// (\FD|Banco_Regis|registers~513_q  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Banco_Regis|registers~513_q ),
	.datab(\FD|Banco_Regis|registers~545_q ),
	.datac(\FD|Banco_Regis|registers~1159_combout ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1160_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1160 .lut_mask = 16'hCAF0;
defparam \FD|Banco_Regis|registers~1160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1152 (
// Equation(s):
// \FD|Banco_Regis|registers~1152_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~225_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & 
// (\FD|Banco_Regis|registers~193_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~193_q ),
	.datac(\FD|Banco_Regis|registers~225_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1152_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1152 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1153 (
// Equation(s):
// \FD|Banco_Regis|registers~1153_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1152_combout  & ((\FD|Banco_Regis|registers~289_q ))) # (!\FD|Banco_Regis|registers~1152_combout  & 
// (\FD|Banco_Regis|registers~257_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1152_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~257_q ),
	.datac(\FD|Banco_Regis|registers~289_q ),
	.datad(\FD|Banco_Regis|registers~1152_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1153_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1153 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1156 (
// Equation(s):
// \FD|Banco_Regis|registers~1156_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (\FD|Banco_Regis|registers~129_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// ((\FD|Banco_Regis|registers~65_q )))))

	.dataa(\FD|Banco_Regis|registers~129_q ),
	.datab(\FD|Banco_Regis|registers~65_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1156_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1156 .lut_mask = 16'hFA0C;
defparam \FD|Banco_Regis|registers~1156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1157 (
// Equation(s):
// \FD|Banco_Regis|registers~1157_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1156_combout  & (\FD|Banco_Regis|registers~161_q )) # (!\FD|Banco_Regis|registers~1156_combout  & 
// ((\FD|Banco_Regis|registers~97_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1156_combout ))))

	.dataa(\FD|Banco_Regis|registers~161_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~97_q ),
	.datad(\FD|Banco_Regis|registers~1156_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1157_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1157 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1154 (
// Equation(s):
// \FD|Banco_Regis|registers~1154_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~385_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// (\FD|Banco_Regis|registers~321_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~321_q ),
	.datac(\FD|Banco_Regis|registers~385_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1154_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1154 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1155 (
// Equation(s):
// \FD|Banco_Regis|registers~1155_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1154_combout  & (\FD|Banco_Regis|registers~417_q )) # (!\FD|Banco_Regis|registers~1154_combout  & 
// ((\FD|Banco_Regis|registers~353_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1154_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~417_q ),
	.datac(\FD|Banco_Regis|registers~353_q ),
	.datad(\FD|Banco_Regis|registers~1154_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1155_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1155 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1158 (
// Equation(s):
// \FD|Banco_Regis|registers~1158_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1155_combout ))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (\FD|Banco_Regis|registers~1157_combout ))))

	.dataa(\FD|Banco_Regis|registers~1157_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\FD|Banco_Regis|registers~1155_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1158_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1158 .lut_mask = 16'hF2C2;
defparam \FD|Banco_Regis|registers~1158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1161 (
// Equation(s):
// \FD|Banco_Regis|registers~1161_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1158_combout  & (\FD|Banco_Regis|registers~1160_combout )) # (!\FD|Banco_Regis|registers~1158_combout  & 
// ((\FD|Banco_Regis|registers~1153_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1158_combout ))))

	.dataa(\FD|Banco_Regis|registers~1160_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~1153_combout ),
	.datad(\FD|Banco_Regis|registers~1158_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1161_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1161 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N20
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg2[27]~4 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg2[27]~4_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & (((\FD|Banco_Regis|registers~1151_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & 
// (!\FD|Banco_Regis|Equal1~0_combout  & ((\FD|Banco_Regis|registers~1161_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20 ),
	.datab(\FD|Banco_Regis|Equal1~0_combout ),
	.datac(\FD|Banco_Regis|registers~1151_combout ),
	.datad(\FD|Banco_Regis|registers~1161_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg2[27]~4_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg2[27]~4 .lut_mask = 16'hB1A0;
defparam \FD|Banco_Regis|DadoLidoReg2[27]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N21
dffeas \FD|Registrador_pipeline2|DOUT[69] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg2[27]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [69]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[69] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[69] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N6
cycloneive_lcell_comb \FD|Registrador_pipeline3|DOUT[32]~feeder (
// Equation(s):
// \FD|Registrador_pipeline3|DOUT[32]~feeder_combout  = \FD|Registrador_pipeline2|DOUT [69]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline2|DOUT [69]),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline3|DOUT[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[32]~feeder .lut_mask = 16'hFF00;
defparam \FD|Registrador_pipeline3|DOUT[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y40_N7
dffeas \FD|Registrador_pipeline3|DOUT[32] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline3|DOUT[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [32]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[32] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N18
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[64]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[64]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[64]~feeder .lut_mask = 16'hFFFF;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[64]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N19
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[64] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [64]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N14
cycloneive_lcell_comb \FD|Mem_dados|Memoria~47 (
// Equation(s):
// \FD|Mem_dados|Memoria~47_combout  = (\FD|Mem_dados|Memoria~41_combout  & (\FD|Mem_dados|Memoria_rtl_0_bypass [63])) # (!\FD|Mem_dados|Memoria~41_combout  & ((\FD|Mem_dados|Memoria_rtl_0_bypass [64] & 
// ((\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a26 ))) # (!\FD|Mem_dados|Memoria_rtl_0_bypass [64] & (\FD|Mem_dados|Memoria_rtl_0_bypass [63]))))

	.dataa(\FD|Mem_dados|Memoria~41_combout ),
	.datab(\FD|Mem_dados|Memoria_rtl_0_bypass [63]),
	.datac(\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a26 ),
	.datad(\FD|Mem_dados|Memoria_rtl_0_bypass [64]),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria~47_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria~47 .lut_mask = 16'hD8CC;
defparam \FD|Mem_dados|Memoria~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N15
dffeas \FD|Registrador_pipeline4|DOUT[63] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FD|Registrador_pipeline3|DOUT [103]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [63]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[63] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N4
cycloneive_lcell_comb \FD|muxDepoisULA|X[26]~5 (
// Equation(s):
// \FD|muxDepoisULA|X[26]~5_combout  = (\FD|Registrador_pipeline4|DOUT [69] & ((\FD|Registrador_pipeline4|DOUT [63]))) # (!\FD|Registrador_pipeline4|DOUT [69] & (\FD|Registrador_pipeline4|DOUT [31]))

	.dataa(gnd),
	.datab(\FD|Registrador_pipeline4|DOUT [69]),
	.datac(\FD|Registrador_pipeline4|DOUT [31]),
	.datad(\FD|Registrador_pipeline4|DOUT [63]),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[26]~5_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[26]~5 .lut_mask = 16'hFC30;
defparam \FD|muxDepoisULA|X[26]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N1
dffeas \FD|Banco_Regis|registers~768 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[26]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~768_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~768 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~768 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1162 (
// Equation(s):
// \FD|Banco_Regis|registers~1162_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~896_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// (\FD|Banco_Regis|registers~640_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~640_q ),
	.datac(\FD|Banco_Regis|registers~896_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1162_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1162 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1163 (
// Equation(s):
// \FD|Banco_Regis|registers~1163_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1162_combout  & ((\FD|Banco_Regis|registers~1024_q ))) # (!\FD|Banco_Regis|registers~1162_combout  & 
// (\FD|Banco_Regis|registers~768_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1162_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~768_q ),
	.datac(\FD|Banco_Regis|registers~1024_q ),
	.datad(\FD|Banco_Regis|registers~1162_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1163_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1163 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1169 (
// Equation(s):
// \FD|Banco_Regis|registers~1169_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~800_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Banco_Regis|registers~672_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~672_q ),
	.datac(\FD|Banco_Regis|registers~800_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1169_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1169 .lut_mask = 16'hAAE4;
defparam \FD|Banco_Regis|registers~1169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1170 (
// Equation(s):
// \FD|Banco_Regis|registers~1170_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1169_combout  & ((\FD|Banco_Regis|registers~1056_q ))) # (!\FD|Banco_Regis|registers~1169_combout  & 
// (\FD|Banco_Regis|registers~928_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1169_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\FD|Banco_Regis|registers~928_q ),
	.datac(\FD|Banco_Regis|registers~1056_q ),
	.datad(\FD|Banco_Regis|registers~1169_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1170_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1170 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1164 (
// Equation(s):
// \FD|Banco_Regis|registers~1164_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~736_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Banco_Regis|registers~608_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\FD|Banco_Regis|registers~608_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~736_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1164_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1164 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1165 (
// Equation(s):
// \FD|Banco_Regis|registers~1165_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1164_combout  & (\FD|Banco_Regis|registers~992_q )) # (!\FD|Banco_Regis|registers~1164_combout  & 
// ((\FD|Banco_Regis|registers~864_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1164_combout ))))

	.dataa(\FD|Banco_Regis|registers~992_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~864_q ),
	.datad(\FD|Banco_Regis|registers~1164_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1165_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1165 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1166 (
// Equation(s):
// \FD|Banco_Regis|registers~1166_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~832_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (\FD|Banco_Regis|registers~576_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\FD|Banco_Regis|registers~576_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~832_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1166_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1166 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1167 (
// Equation(s):
// \FD|Banco_Regis|registers~1167_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1166_combout  & (\FD|Banco_Regis|registers~960_q )) # (!\FD|Banco_Regis|registers~1166_combout  & 
// ((\FD|Banco_Regis|registers~704_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1166_combout ))))

	.dataa(\FD|Banco_Regis|registers~960_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~704_q ),
	.datad(\FD|Banco_Regis|registers~1166_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1167_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1167 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1168 (
// Equation(s):
// \FD|Banco_Regis|registers~1168_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ) # ((\FD|Banco_Regis|registers~1165_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1167_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~1165_combout ),
	.datad(\FD|Banco_Regis|registers~1167_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1168_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1168 .lut_mask = 16'hB9A8;
defparam \FD|Banco_Regis|registers~1168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1171 (
// Equation(s):
// \FD|Banco_Regis|registers~1171_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1168_combout  & ((\FD|Banco_Regis|registers~1170_combout ))) # (!\FD|Banco_Regis|registers~1168_combout  & 
// (\FD|Banco_Regis|registers~1163_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1168_combout ))))

	.dataa(\FD|Banco_Regis|registers~1163_combout ),
	.datab(\FD|Banco_Regis|registers~1170_combout ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\FD|Banco_Regis|registers~1168_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1171_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1171 .lut_mask = 16'hCFA0;
defparam \FD|Banco_Regis|registers~1171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1179 (
// Equation(s):
// \FD|Banco_Regis|registers~1179_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~512_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// (\FD|Banco_Regis|registers~448_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~448_q ),
	.datac(\FD|Banco_Regis|registers~512_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1179_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1179 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1180 (
// Equation(s):
// \FD|Banco_Regis|registers~1180_combout  = (\FD|Banco_Regis|registers~1179_combout  & (((\FD|Banco_Regis|registers~544_q ) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )))) # (!\FD|Banco_Regis|registers~1179_combout  & 
// (\FD|Banco_Regis|registers~480_q  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\FD|Banco_Regis|registers~480_q ),
	.datab(\FD|Banco_Regis|registers~544_q ),
	.datac(\FD|Banco_Regis|registers~1179_combout ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1180_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1180 .lut_mask = 16'hCAF0;
defparam \FD|Banco_Regis|registers~1180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1172 (
// Equation(s):
// \FD|Banco_Regis|registers~1172_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~352_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~320_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Banco_Regis|registers~320_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~352_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1172_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1172 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1173 (
// Equation(s):
// \FD|Banco_Regis|registers~1173_combout  = (\FD|Banco_Regis|registers~1172_combout  & (((\FD|Banco_Regis|registers~416_q ) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # (!\FD|Banco_Regis|registers~1172_combout  & 
// (\FD|Banco_Regis|registers~384_q  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Banco_Regis|registers~384_q ),
	.datab(\FD|Banco_Regis|registers~1172_combout ),
	.datac(\FD|Banco_Regis|registers~416_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1173_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1173 .lut_mask = 16'hE2CC;
defparam \FD|Banco_Regis|registers~1173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1176 (
// Equation(s):
// \FD|Banco_Regis|registers~1176_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~96_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~64_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~64_q ),
	.datac(\FD|Banco_Regis|registers~96_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1176_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1176 .lut_mask = 16'hAAE4;
defparam \FD|Banco_Regis|registers~1176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1177 (
// Equation(s):
// \FD|Banco_Regis|registers~1177_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1176_combout  & (\FD|Banco_Regis|registers~160_q )) # (!\FD|Banco_Regis|registers~1176_combout  & 
// ((\FD|Banco_Regis|registers~128_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1176_combout ))))

	.dataa(\FD|Banco_Regis|registers~160_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~128_q ),
	.datad(\FD|Banco_Regis|registers~1176_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1177_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1177 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1174 (
// Equation(s):
// \FD|Banco_Regis|registers~1174_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~256_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// (\FD|Banco_Regis|registers~192_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~192_q ),
	.datac(\FD|Banco_Regis|registers~256_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1174_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1174 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1175 (
// Equation(s):
// \FD|Banco_Regis|registers~1175_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1174_combout  & (\FD|Banco_Regis|registers~288_q )) # (!\FD|Banco_Regis|registers~1174_combout  & 
// ((\FD|Banco_Regis|registers~224_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1174_combout ))))

	.dataa(\FD|Banco_Regis|registers~288_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~224_q ),
	.datad(\FD|Banco_Regis|registers~1174_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1175_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1175 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1178 (
// Equation(s):
// \FD|Banco_Regis|registers~1178_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ) # ((\FD|Banco_Regis|registers~1175_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (\FD|Banco_Regis|registers~1177_combout )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~1177_combout ),
	.datad(\FD|Banco_Regis|registers~1175_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1178_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1178 .lut_mask = 16'hBA98;
defparam \FD|Banco_Regis|registers~1178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1181 (
// Equation(s):
// \FD|Banco_Regis|registers~1181_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1178_combout  & (\FD|Banco_Regis|registers~1180_combout )) # (!\FD|Banco_Regis|registers~1178_combout  & 
// ((\FD|Banco_Regis|registers~1173_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1178_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\FD|Banco_Regis|registers~1180_combout ),
	.datac(\FD|Banco_Regis|registers~1173_combout ),
	.datad(\FD|Banco_Regis|registers~1178_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1181_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1181 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N4
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg2[26]~5 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg2[26]~5_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & (((\FD|Banco_Regis|registers~1171_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & 
// (!\FD|Banco_Regis|Equal1~0_combout  & ((\FD|Banco_Regis|registers~1181_combout ))))

	.dataa(\FD|Banco_Regis|Equal1~0_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20 ),
	.datac(\FD|Banco_Regis|registers~1171_combout ),
	.datad(\FD|Banco_Regis|registers~1181_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg2[26]~5_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg2[26]~5 .lut_mask = 16'hD1C0;
defparam \FD|Banco_Regis|DadoLidoReg2[26]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N5
dffeas \FD|Registrador_pipeline2|DOUT[68] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg2[26]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [68]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[68] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[68] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y35_N15
dffeas \FD|Registrador_pipeline3|DOUT[31] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline2|DOUT [68]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[31] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N18
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[62]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[62]~feeder .lut_mask = 16'hFFFF;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y36_N19
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[62] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [62]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N8
cycloneive_lcell_comb \FD|Mem_dados|Memoria~48 (
// Equation(s):
// \FD|Mem_dados|Memoria~48_combout  = (\FD|Mem_dados|Memoria~41_combout  & (\FD|Mem_dados|Memoria_rtl_0_bypass [61])) # (!\FD|Mem_dados|Memoria~41_combout  & ((\FD|Mem_dados|Memoria_rtl_0_bypass [62] & 
// ((\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a25 ))) # (!\FD|Mem_dados|Memoria_rtl_0_bypass [62] & (\FD|Mem_dados|Memoria_rtl_0_bypass [61]))))

	.dataa(\FD|Mem_dados|Memoria~41_combout ),
	.datab(\FD|Mem_dados|Memoria_rtl_0_bypass [61]),
	.datac(\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a25 ),
	.datad(\FD|Mem_dados|Memoria_rtl_0_bypass [62]),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria~48_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria~48 .lut_mask = 16'hD8CC;
defparam \FD|Mem_dados|Memoria~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y36_N9
dffeas \FD|Registrador_pipeline4|DOUT[62] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FD|Registrador_pipeline3|DOUT [103]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [62]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[62] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N28
cycloneive_lcell_comb \FD|ALU|opmux|X[25]~12 (
// Equation(s):
// \FD|ALU|opmux|X[25]~12_combout  = (!\FD|UC_ULA|ULActrl[1]~6_combout  & ((\FD|Registrador_pipeline2|DOUT [99] & ((\FD|UC_ULA|ULActrl~4_combout ) # (\FD|ALU|Bnot|Add0~51_combout ))) # (!\FD|Registrador_pipeline2|DOUT [99] & (\FD|UC_ULA|ULActrl~4_combout  & 
// \FD|ALU|Bnot|Add0~51_combout ))))

	.dataa(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datab(\FD|Registrador_pipeline2|DOUT [99]),
	.datac(\FD|UC_ULA|ULActrl~4_combout ),
	.datad(\FD|ALU|Bnot|Add0~51_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[25]~12_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[25]~12 .lut_mask = 16'h5440;
defparam \FD|ALU|opmux|X[25]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N30
cycloneive_lcell_comb \FD|ALU|opmux|X[25]~13 (
// Equation(s):
// \FD|ALU|opmux|X[25]~13_combout  = (\FD|ALU|opmux|X[25]~12_combout ) # ((\FD|UC_ULA|ULActrl[1]~6_combout  & (!\FD|UC_ULA|ULActrl~4_combout  & \FD|ALU|somaSub[25]~50_combout )))

	.dataa(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datab(\FD|ALU|opmux|X[25]~12_combout ),
	.datac(\FD|UC_ULA|ULActrl~4_combout ),
	.datad(\FD|ALU|somaSub[25]~50_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[25]~13_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[25]~13 .lut_mask = 16'hCECC;
defparam \FD|ALU|opmux|X[25]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y37_N31
dffeas \FD|Registrador_pipeline3|DOUT[62] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|ALU|opmux|X[25]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [62]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[62] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N18
cycloneive_lcell_comb \FD|Registrador_pipeline4|DOUT[30]~feeder (
// Equation(s):
// \FD|Registrador_pipeline4|DOUT[30]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [62]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline3|DOUT [62]),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline4|DOUT[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[30]~feeder .lut_mask = 16'hFF00;
defparam \FD|Registrador_pipeline4|DOUT[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N19
dffeas \FD|Registrador_pipeline4|DOUT[30] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline4|DOUT[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[30] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N2
cycloneive_lcell_comb \FD|muxDepoisULA|X[25]~6 (
// Equation(s):
// \FD|muxDepoisULA|X[25]~6_combout  = (\FD|Registrador_pipeline4|DOUT [69] & (\FD|Registrador_pipeline4|DOUT [62])) # (!\FD|Registrador_pipeline4|DOUT [69] & ((\FD|Registrador_pipeline4|DOUT [30])))

	.dataa(\FD|Registrador_pipeline4|DOUT [62]),
	.datab(\FD|Registrador_pipeline4|DOUT [69]),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline4|DOUT [30]),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[25]~6 .lut_mask = 16'hBB88;
defparam \FD|muxDepoisULA|X[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N9
dffeas \FD|Banco_Regis|registers~255 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[25]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2374_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~255 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~255 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1192 (
// Equation(s):
// \FD|Banco_Regis|registers~1192_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~223_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & 
// (\FD|Banco_Regis|registers~191_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~191_q ),
	.datac(\FD|Banco_Regis|registers~223_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1192_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1192 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1193 (
// Equation(s):
// \FD|Banco_Regis|registers~1193_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1192_combout  & ((\FD|Banco_Regis|registers~287_q ))) # (!\FD|Banco_Regis|registers~1192_combout  & 
// (\FD|Banco_Regis|registers~255_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1192_combout ))))

	.dataa(\FD|Banco_Regis|registers~255_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~287_q ),
	.datad(\FD|Banco_Regis|registers~1192_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1193_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1193 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1199 (
// Equation(s):
// \FD|Banco_Regis|registers~1199_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~479_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~447_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Banco_Regis|registers~447_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~479_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1199_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1199 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1200 (
// Equation(s):
// \FD|Banco_Regis|registers~1200_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1199_combout  & (\FD|Banco_Regis|registers~543_q )) # (!\FD|Banco_Regis|registers~1199_combout  & 
// ((\FD|Banco_Regis|registers~511_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1199_combout ))))

	.dataa(\FD|Banco_Regis|registers~543_q ),
	.datab(\FD|Banco_Regis|registers~511_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\FD|Banco_Regis|registers~1199_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1200_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1200 .lut_mask = 16'hAFC0;
defparam \FD|Banco_Regis|registers~1200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1194 (
// Equation(s):
// \FD|Banco_Regis|registers~1194_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~383_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// (\FD|Banco_Regis|registers~319_q ))))

	.dataa(\FD|Banco_Regis|registers~319_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~383_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1194_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1194 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1195 (
// Equation(s):
// \FD|Banco_Regis|registers~1195_combout  = (\FD|Banco_Regis|registers~1194_combout  & ((\FD|Banco_Regis|registers~415_q ) # ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )))) # (!\FD|Banco_Regis|registers~1194_combout  & 
// (((\FD|Banco_Regis|registers~351_q  & \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\FD|Banco_Regis|registers~415_q ),
	.datab(\FD|Banco_Regis|registers~1194_combout ),
	.datac(\FD|Banco_Regis|registers~351_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1195_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1195 .lut_mask = 16'hB8CC;
defparam \FD|Banco_Regis|registers~1195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1196 (
// Equation(s):
// \FD|Banco_Regis|registers~1196_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~127_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// (\FD|Banco_Regis|registers~63_q ))))

	.dataa(\FD|Banco_Regis|registers~63_q ),
	.datab(\FD|Banco_Regis|registers~127_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1196_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1196 .lut_mask = 16'hFC0A;
defparam \FD|Banco_Regis|registers~1196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1197 (
// Equation(s):
// \FD|Banco_Regis|registers~1197_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1196_combout  & (\FD|Banco_Regis|registers~159_q )) # (!\FD|Banco_Regis|registers~1196_combout  & 
// ((\FD|Banco_Regis|registers~95_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1196_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~159_q ),
	.datac(\FD|Banco_Regis|registers~95_q ),
	.datad(\FD|Banco_Regis|registers~1196_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1197_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1197 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1198 (
// Equation(s):
// \FD|Banco_Regis|registers~1198_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (\FD|Banco_Regis|registers~1195_combout )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1197_combout )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~1195_combout ),
	.datad(\FD|Banco_Regis|registers~1197_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1198_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1198 .lut_mask = 16'hD9C8;
defparam \FD|Banco_Regis|registers~1198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1201 (
// Equation(s):
// \FD|Banco_Regis|registers~1201_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1198_combout  & ((\FD|Banco_Regis|registers~1200_combout ))) # (!\FD|Banco_Regis|registers~1198_combout  & 
// (\FD|Banco_Regis|registers~1193_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1198_combout ))))

	.dataa(\FD|Banco_Regis|registers~1193_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~1200_combout ),
	.datad(\FD|Banco_Regis|registers~1198_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1201_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1201 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1184 (
// Equation(s):
// \FD|Banco_Regis|registers~1184_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~767_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Banco_Regis|registers~639_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~639_q ),
	.datac(\FD|Banco_Regis|registers~767_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1184_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1184 .lut_mask = 16'hAAE4;
defparam \FD|Banco_Regis|registers~1184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1185 (
// Equation(s):
// \FD|Banco_Regis|registers~1185_combout  = (\FD|Banco_Regis|registers~1184_combout  & ((\FD|Banco_Regis|registers~1023_q ) # ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # (!\FD|Banco_Regis|registers~1184_combout  & 
// (((\FD|Banco_Regis|registers~895_q  & \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\FD|Banco_Regis|registers~1184_combout ),
	.datab(\FD|Banco_Regis|registers~1023_q ),
	.datac(\FD|Banco_Regis|registers~895_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1185_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1185 .lut_mask = 16'hD8AA;
defparam \FD|Banco_Regis|registers~1185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1186 (
// Equation(s):
// \FD|Banco_Regis|registers~1186_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~703_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Banco_Regis|registers~575_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~575_q ),
	.datac(\FD|Banco_Regis|registers~703_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1186_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1186 .lut_mask = 16'hAAE4;
defparam \FD|Banco_Regis|registers~1186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1187 (
// Equation(s):
// \FD|Banco_Regis|registers~1187_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1186_combout  & (\FD|Banco_Regis|registers~959_q )) # (!\FD|Banco_Regis|registers~1186_combout  & 
// ((\FD|Banco_Regis|registers~831_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1186_combout ))))

	.dataa(\FD|Banco_Regis|registers~959_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~831_q ),
	.datad(\FD|Banco_Regis|registers~1186_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1187_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1187 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1188 (
// Equation(s):
// \FD|Banco_Regis|registers~1188_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (\FD|Banco_Regis|registers~1185_combout )) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1187_combout )))))

	.dataa(\FD|Banco_Regis|registers~1185_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\FD|Banco_Regis|registers~1187_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1188_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1188 .lut_mask = 16'hE3E0;
defparam \FD|Banco_Regis|registers~1188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1189 (
// Equation(s):
// \FD|Banco_Regis|registers~1189_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~927_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// (\FD|Banco_Regis|registers~671_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~671_q ),
	.datac(\FD|Banco_Regis|registers~927_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1189_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1189 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1190 (
// Equation(s):
// \FD|Banco_Regis|registers~1190_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1189_combout  & ((\FD|Banco_Regis|registers~1055_q ))) # (!\FD|Banco_Regis|registers~1189_combout  & 
// (\FD|Banco_Regis|registers~799_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1189_combout ))))

	.dataa(\FD|Banco_Regis|registers~799_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~1055_q ),
	.datad(\FD|Banco_Regis|registers~1189_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1190_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1190 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1182 (
// Equation(s):
// \FD|Banco_Regis|registers~1182_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~863_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// (\FD|Banco_Regis|registers~607_q ))))

	.dataa(\FD|Banco_Regis|registers~607_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~863_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1182_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1182 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1183 (
// Equation(s):
// \FD|Banco_Regis|registers~1183_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1182_combout  & ((\FD|Banco_Regis|registers~991_q ))) # (!\FD|Banco_Regis|registers~1182_combout  & 
// (\FD|Banco_Regis|registers~735_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1182_combout ))))

	.dataa(\FD|Banco_Regis|registers~735_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~991_q ),
	.datad(\FD|Banco_Regis|registers~1182_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1183_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1183 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1191 (
// Equation(s):
// \FD|Banco_Regis|registers~1191_combout  = (\FD|Banco_Regis|registers~1188_combout  & (((\FD|Banco_Regis|registers~1190_combout )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ))) # (!\FD|Banco_Regis|registers~1188_combout  & 
// (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1183_combout ))))

	.dataa(\FD|Banco_Regis|registers~1188_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~1190_combout ),
	.datad(\FD|Banco_Regis|registers~1183_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1191_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1191 .lut_mask = 16'hE6A2;
defparam \FD|Banco_Regis|registers~1191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N18
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg2[25]~6 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg2[25]~6_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & (((\FD|Banco_Regis|registers~1191_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & 
// (!\FD|Banco_Regis|Equal1~0_combout  & (\FD|Banco_Regis|registers~1201_combout )))

	.dataa(\FD|Banco_Regis|Equal1~0_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20 ),
	.datac(\FD|Banco_Regis|registers~1201_combout ),
	.datad(\FD|Banco_Regis|registers~1191_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg2[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg2[25]~6 .lut_mask = 16'hDC10;
defparam \FD|Banco_Regis|DadoLidoReg2[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y37_N19
dffeas \FD|Registrador_pipeline2|DOUT[67] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg2[25]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [67]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[67] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[67] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N8
cycloneive_lcell_comb \FD|Registrador_pipeline3|DOUT[30]~feeder (
// Equation(s):
// \FD|Registrador_pipeline3|DOUT[30]~feeder_combout  = \FD|Registrador_pipeline2|DOUT [67]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline2|DOUT [67]),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline3|DOUT[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[30]~feeder .lut_mask = 16'hFF00;
defparam \FD|Registrador_pipeline3|DOUT[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N9
dffeas \FD|Registrador_pipeline3|DOUT[30] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline3|DOUT[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[30] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N0
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[59]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[59]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline3|DOUT [29]),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[59]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[59]~feeder .lut_mask = 16'hFF00;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[59]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y40_N1
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[59] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[59]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [59]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N2
cycloneive_lcell_comb \FD|Mem_dados|Memoria~49 (
// Equation(s):
// \FD|Mem_dados|Memoria~49_combout  = (\FD|Mem_dados|Memoria~41_combout  & (((\FD|Mem_dados|Memoria_rtl_0_bypass [59])))) # (!\FD|Mem_dados|Memoria~41_combout  & ((\FD|Mem_dados|Memoria_rtl_0_bypass [60] & 
// (\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a24 )) # (!\FD|Mem_dados|Memoria_rtl_0_bypass [60] & ((\FD|Mem_dados|Memoria_rtl_0_bypass [59])))))

	.dataa(\FD|Mem_dados|Memoria~41_combout ),
	.datab(\FD|Mem_dados|Memoria_rtl_0_bypass [60]),
	.datac(\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\FD|Mem_dados|Memoria_rtl_0_bypass [59]),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria~49_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria~49 .lut_mask = 16'hFB40;
defparam \FD|Mem_dados|Memoria~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y40_N3
dffeas \FD|Registrador_pipeline4|DOUT[61] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FD|Registrador_pipeline3|DOUT [103]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [61]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[61] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N24
cycloneive_lcell_comb \FD|ALU|opmux|X[24]~14 (
// Equation(s):
// \FD|ALU|opmux|X[24]~14_combout  = (!\FD|UC_ULA|ULActrl[1]~6_combout  & ((\FD|UC_ULA|ULActrl~4_combout  & ((\FD|Registrador_pipeline2|DOUT [98]) # (\FD|ALU|Bnot|Add0~49_combout ))) # (!\FD|UC_ULA|ULActrl~4_combout  & (\FD|Registrador_pipeline2|DOUT [98] & 
// \FD|ALU|Bnot|Add0~49_combout ))))

	.dataa(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datab(\FD|UC_ULA|ULActrl~4_combout ),
	.datac(\FD|Registrador_pipeline2|DOUT [98]),
	.datad(\FD|ALU|Bnot|Add0~49_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[24]~14_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[24]~14 .lut_mask = 16'h5440;
defparam \FD|ALU|opmux|X[24]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N26
cycloneive_lcell_comb \FD|ALU|opmux|X[24]~15 (
// Equation(s):
// \FD|ALU|opmux|X[24]~15_combout  = (\FD|ALU|opmux|X[24]~14_combout ) # ((\FD|UC_ULA|ULActrl[1]~6_combout  & (!\FD|UC_ULA|ULActrl~4_combout  & \FD|ALU|somaSub[24]~48_combout )))

	.dataa(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datab(\FD|UC_ULA|ULActrl~4_combout ),
	.datac(\FD|ALU|somaSub[24]~48_combout ),
	.datad(\FD|ALU|opmux|X[24]~14_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[24]~15_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[24]~15 .lut_mask = 16'hFF20;
defparam \FD|ALU|opmux|X[24]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y37_N27
dffeas \FD|Registrador_pipeline3|DOUT[61] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|ALU|opmux|X[24]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [61]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[61] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[61] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y37_N13
dffeas \FD|Registrador_pipeline4|DOUT[29] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline3|DOUT [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[29] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N16
cycloneive_lcell_comb \FD|muxDepoisULA|X[24]~7 (
// Equation(s):
// \FD|muxDepoisULA|X[24]~7_combout  = (\FD|Registrador_pipeline4|DOUT [69] & (\FD|Registrador_pipeline4|DOUT [61])) # (!\FD|Registrador_pipeline4|DOUT [69] & ((\FD|Registrador_pipeline4|DOUT [29])))

	.dataa(\FD|Registrador_pipeline4|DOUT [61]),
	.datab(\FD|Registrador_pipeline4|DOUT [69]),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline4|DOUT [29]),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[24]~7 .lut_mask = 16'hBB88;
defparam \FD|muxDepoisULA|X[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y40_N23
dffeas \FD|Banco_Regis|registers~926 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[24]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2369_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~926_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~926 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~926 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1209 (
// Equation(s):
// \FD|Banco_Regis|registers~1209_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~798_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & 
// (\FD|Banco_Regis|registers~670_q ))))

	.dataa(\FD|Banco_Regis|registers~670_q ),
	.datab(\FD|Banco_Regis|registers~798_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1209_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1209 .lut_mask = 16'hFC0A;
defparam \FD|Banco_Regis|registers~1209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1210 (
// Equation(s):
// \FD|Banco_Regis|registers~1210_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1209_combout  & ((\FD|Banco_Regis|registers~1054_q ))) # (!\FD|Banco_Regis|registers~1209_combout  & 
// (\FD|Banco_Regis|registers~926_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1209_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\FD|Banco_Regis|registers~926_q ),
	.datac(\FD|Banco_Regis|registers~1054_q ),
	.datad(\FD|Banco_Regis|registers~1209_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1210_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1210 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1206 (
// Equation(s):
// \FD|Banco_Regis|registers~1206_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (\FD|Banco_Regis|registers~830_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// ((\FD|Banco_Regis|registers~574_q )))))

	.dataa(\FD|Banco_Regis|registers~830_q ),
	.datab(\FD|Banco_Regis|registers~574_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1206_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1206 .lut_mask = 16'hFA0C;
defparam \FD|Banco_Regis|registers~1206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1207 (
// Equation(s):
// \FD|Banco_Regis|registers~1207_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1206_combout  & (\FD|Banco_Regis|registers~958_q )) # (!\FD|Banco_Regis|registers~1206_combout  & 
// ((\FD|Banco_Regis|registers~702_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1206_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~958_q ),
	.datac(\FD|Banco_Regis|registers~702_q ),
	.datad(\FD|Banco_Regis|registers~1206_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1207_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1207 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1204 (
// Equation(s):
// \FD|Banco_Regis|registers~1204_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~734_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & 
// (\FD|Banco_Regis|registers~606_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\FD|Banco_Regis|registers~606_q ),
	.datac(\FD|Banco_Regis|registers~734_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1204_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1204 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1205 (
// Equation(s):
// \FD|Banco_Regis|registers~1205_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1204_combout  & (\FD|Banco_Regis|registers~990_q )) # (!\FD|Banco_Regis|registers~1204_combout  & 
// ((\FD|Banco_Regis|registers~862_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1204_combout ))))

	.dataa(\FD|Banco_Regis|registers~990_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~862_q ),
	.datad(\FD|Banco_Regis|registers~1204_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1205_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1205 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1208 (
// Equation(s):
// \FD|Banco_Regis|registers~1208_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1205_combout ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~1207_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~1207_combout ),
	.datad(\FD|Banco_Regis|registers~1205_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1208_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1208 .lut_mask = 16'hDC98;
defparam \FD|Banco_Regis|registers~1208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1202 (
// Equation(s):
// \FD|Banco_Regis|registers~1202_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~894_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (\FD|Banco_Regis|registers~638_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\FD|Banco_Regis|registers~638_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~894_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1202_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1202 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1203 (
// Equation(s):
// \FD|Banco_Regis|registers~1203_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1202_combout  & ((\FD|Banco_Regis|registers~1022_q ))) # (!\FD|Banco_Regis|registers~1202_combout  & 
// (\FD|Banco_Regis|registers~766_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1202_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~766_q ),
	.datac(\FD|Banco_Regis|registers~1022_q ),
	.datad(\FD|Banco_Regis|registers~1202_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1203_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1203 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1211 (
// Equation(s):
// \FD|Banco_Regis|registers~1211_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1208_combout  & (\FD|Banco_Regis|registers~1210_combout )) # (!\FD|Banco_Regis|registers~1208_combout  & 
// ((\FD|Banco_Regis|registers~1203_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1208_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~1210_combout ),
	.datac(\FD|Banco_Regis|registers~1208_combout ),
	.datad(\FD|Banco_Regis|registers~1203_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1211_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1211 .lut_mask = 16'hDAD0;
defparam \FD|Banco_Regis|registers~1211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1212 (
// Equation(s):
// \FD|Banco_Regis|registers~1212_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~350_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~318_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~318_q ),
	.datac(\FD|Banco_Regis|registers~350_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1212_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1212 .lut_mask = 16'hAAE4;
defparam \FD|Banco_Regis|registers~1212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1213 (
// Equation(s):
// \FD|Banco_Regis|registers~1213_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1212_combout  & ((\FD|Banco_Regis|registers~414_q ))) # (!\FD|Banco_Regis|registers~1212_combout  & 
// (\FD|Banco_Regis|registers~382_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1212_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~382_q ),
	.datac(\FD|Banco_Regis|registers~414_q ),
	.datad(\FD|Banco_Regis|registers~1212_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1213_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1213 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1219 (
// Equation(s):
// \FD|Banco_Regis|registers~1219_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~510_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// (\FD|Banco_Regis|registers~446_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~446_q ),
	.datac(\FD|Banco_Regis|registers~510_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1219_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1219 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1220 (
// Equation(s):
// \FD|Banco_Regis|registers~1220_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1219_combout  & ((\FD|Banco_Regis|registers~542_q ))) # (!\FD|Banco_Regis|registers~1219_combout  & 
// (\FD|Banco_Regis|registers~478_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1219_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~478_q ),
	.datac(\FD|Banco_Regis|registers~542_q ),
	.datad(\FD|Banco_Regis|registers~1219_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1220_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1220 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1216 (
// Equation(s):
// \FD|Banco_Regis|registers~1216_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~94_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~62_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~62_q ),
	.datac(\FD|Banco_Regis|registers~94_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1216_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1216 .lut_mask = 16'hAAE4;
defparam \FD|Banco_Regis|registers~1216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1217 (
// Equation(s):
// \FD|Banco_Regis|registers~1217_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1216_combout  & (\FD|Banco_Regis|registers~158_q )) # (!\FD|Banco_Regis|registers~1216_combout  & 
// ((\FD|Banco_Regis|registers~126_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1216_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~158_q ),
	.datac(\FD|Banco_Regis|registers~126_q ),
	.datad(\FD|Banco_Regis|registers~1216_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1217_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1217 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1214 (
// Equation(s):
// \FD|Banco_Regis|registers~1214_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~254_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// (\FD|Banco_Regis|registers~190_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~190_q ),
	.datac(\FD|Banco_Regis|registers~254_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1214_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1214 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1215 (
// Equation(s):
// \FD|Banco_Regis|registers~1215_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1214_combout  & (\FD|Banco_Regis|registers~286_q )) # (!\FD|Banco_Regis|registers~1214_combout  & 
// ((\FD|Banco_Regis|registers~222_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1214_combout ))))

	.dataa(\FD|Banco_Regis|registers~286_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~222_q ),
	.datad(\FD|Banco_Regis|registers~1214_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1215_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1215 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1218 (
// Equation(s):
// \FD|Banco_Regis|registers~1218_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ) # ((\FD|Banco_Regis|registers~1215_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (\FD|Banco_Regis|registers~1217_combout )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~1217_combout ),
	.datad(\FD|Banco_Regis|registers~1215_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1218_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1218 .lut_mask = 16'hBA98;
defparam \FD|Banco_Regis|registers~1218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1221 (
// Equation(s):
// \FD|Banco_Regis|registers~1221_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1218_combout  & ((\FD|Banco_Regis|registers~1220_combout ))) # (!\FD|Banco_Regis|registers~1218_combout  & 
// (\FD|Banco_Regis|registers~1213_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1218_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\FD|Banco_Regis|registers~1213_combout ),
	.datac(\FD|Banco_Regis|registers~1220_combout ),
	.datad(\FD|Banco_Regis|registers~1218_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1221_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1221 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N0
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg2[24]~7 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg2[24]~7_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & (((\FD|Banco_Regis|registers~1211_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & 
// (!\FD|Banco_Regis|Equal1~0_combout  & ((\FD|Banco_Regis|registers~1221_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20 ),
	.datab(\FD|Banco_Regis|Equal1~0_combout ),
	.datac(\FD|Banco_Regis|registers~1211_combout ),
	.datad(\FD|Banco_Regis|registers~1221_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg2[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg2[24]~7 .lut_mask = 16'hB1A0;
defparam \FD|Banco_Regis|DadoLidoReg2[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y39_N1
dffeas \FD|Registrador_pipeline2|DOUT[66] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg2[24]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [66]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[66] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[66] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N16
cycloneive_lcell_comb \FD|Registrador_pipeline3|DOUT[29]~feeder (
// Equation(s):
// \FD|Registrador_pipeline3|DOUT[29]~feeder_combout  = \FD|Registrador_pipeline2|DOUT [66]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline2|DOUT [66]),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline3|DOUT[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[29]~feeder .lut_mask = 16'hFF00;
defparam \FD|Registrador_pipeline3|DOUT[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y40_N17
dffeas \FD|Registrador_pipeline3|DOUT[29] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline3|DOUT[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[29] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N0
cycloneive_lcell_comb \FD|Mem_dados|Memoria~50 (
// Equation(s):
// \FD|Mem_dados|Memoria~50_combout  = (\FD|Mem_dados|Memoria_rtl_0_bypass [58] & ((\FD|Mem_dados|Memoria~41_combout  & (\FD|Mem_dados|Memoria_rtl_0_bypass [57])) # (!\FD|Mem_dados|Memoria~41_combout  & 
// ((\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a23 ))))) # (!\FD|Mem_dados|Memoria_rtl_0_bypass [58] & (\FD|Mem_dados|Memoria_rtl_0_bypass [57]))

	.dataa(\FD|Mem_dados|Memoria_rtl_0_bypass [57]),
	.datab(\FD|Mem_dados|Memoria_rtl_0_bypass [58]),
	.datac(\FD|Mem_dados|Memoria~41_combout ),
	.datad(\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria~50_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria~50 .lut_mask = 16'hAEA2;
defparam \FD|Mem_dados|Memoria~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y35_N1
dffeas \FD|Registrador_pipeline4|DOUT[60] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FD|Registrador_pipeline3|DOUT [103]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [60]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[60] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N14
cycloneive_lcell_comb \FD|muxDepoisULA|X[23]~8 (
// Equation(s):
// \FD|muxDepoisULA|X[23]~8_combout  = (\FD|Registrador_pipeline4|DOUT [69] & ((\FD|Registrador_pipeline4|DOUT [60]))) # (!\FD|Registrador_pipeline4|DOUT [69] & (\FD|Registrador_pipeline4|DOUT [28]))

	.dataa(gnd),
	.datab(\FD|Registrador_pipeline4|DOUT [69]),
	.datac(\FD|Registrador_pipeline4|DOUT [28]),
	.datad(\FD|Registrador_pipeline4|DOUT [60]),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[23]~8_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[23]~8 .lut_mask = 16'hFC30;
defparam \FD|muxDepoisULA|X[23]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~541feeder (
// Equation(s):
// \FD|Banco_Regis|registers~541feeder_combout  = \FD|muxDepoisULA|X[23]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[23]~8_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~541feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~541feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~541feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N1
dffeas \FD|Banco_Regis|registers~541 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~541feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~541_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~541 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~541 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1239 (
// Equation(s):
// \FD|Banco_Regis|registers~1239_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~477_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & 
// (\FD|Banco_Regis|registers~445_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~445_q ),
	.datac(\FD|Banco_Regis|registers~477_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1239_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1239 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1240 (
// Equation(s):
// \FD|Banco_Regis|registers~1240_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1239_combout  & (\FD|Banco_Regis|registers~541_q )) # (!\FD|Banco_Regis|registers~1239_combout  & 
// ((\FD|Banco_Regis|registers~509_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1239_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~541_q ),
	.datac(\FD|Banco_Regis|registers~509_q ),
	.datad(\FD|Banco_Regis|registers~1239_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1240_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1240 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1232 (
// Equation(s):
// \FD|Banco_Regis|registers~1232_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~221_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~189_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Banco_Regis|registers~189_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~221_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1232_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1232 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1233 (
// Equation(s):
// \FD|Banco_Regis|registers~1233_combout  = (\FD|Banco_Regis|registers~1232_combout  & (((\FD|Banco_Regis|registers~285_q ) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # (!\FD|Banco_Regis|registers~1232_combout  & 
// (\FD|Banco_Regis|registers~253_q  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Banco_Regis|registers~253_q ),
	.datab(\FD|Banco_Regis|registers~1232_combout ),
	.datac(\FD|Banco_Regis|registers~285_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1233_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1233 .lut_mask = 16'hE2CC;
defparam \FD|Banco_Regis|registers~1233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1236 (
// Equation(s):
// \FD|Banco_Regis|registers~1236_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~125_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// (\FD|Banco_Regis|registers~61_q ))))

	.dataa(\FD|Banco_Regis|registers~61_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~125_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1236_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1236 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1237 (
// Equation(s):
// \FD|Banco_Regis|registers~1237_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1236_combout  & (\FD|Banco_Regis|registers~157_q )) # (!\FD|Banco_Regis|registers~1236_combout  & 
// ((\FD|Banco_Regis|registers~93_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1236_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~157_q ),
	.datac(\FD|Banco_Regis|registers~93_q ),
	.datad(\FD|Banco_Regis|registers~1236_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1237_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1237 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1234 (
// Equation(s):
// \FD|Banco_Regis|registers~1234_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~381_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// (\FD|Banco_Regis|registers~317_q ))))

	.dataa(\FD|Banco_Regis|registers~317_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~381_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1234_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1234 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1235 (
// Equation(s):
// \FD|Banco_Regis|registers~1235_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1234_combout  & (\FD|Banco_Regis|registers~413_q )) # (!\FD|Banco_Regis|registers~1234_combout  & 
// ((\FD|Banco_Regis|registers~349_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1234_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~413_q ),
	.datac(\FD|Banco_Regis|registers~349_q ),
	.datad(\FD|Banco_Regis|registers~1234_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1235_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1235 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1238 (
// Equation(s):
// \FD|Banco_Regis|registers~1238_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1235_combout ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (\FD|Banco_Regis|registers~1237_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~1237_combout ),
	.datad(\FD|Banco_Regis|registers~1235_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1238_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1238 .lut_mask = 16'hDC98;
defparam \FD|Banco_Regis|registers~1238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1241 (
// Equation(s):
// \FD|Banco_Regis|registers~1241_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1238_combout  & (\FD|Banco_Regis|registers~1240_combout )) # (!\FD|Banco_Regis|registers~1238_combout  & 
// ((\FD|Banco_Regis|registers~1233_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1238_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~1240_combout ),
	.datac(\FD|Banco_Regis|registers~1233_combout ),
	.datad(\FD|Banco_Regis|registers~1238_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1241_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1241 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1229 (
// Equation(s):
// \FD|Banco_Regis|registers~1229_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~925_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// (\FD|Banco_Regis|registers~669_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~669_q ),
	.datac(\FD|Banco_Regis|registers~925_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1229_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1229 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1230 (
// Equation(s):
// \FD|Banco_Regis|registers~1230_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1229_combout  & ((\FD|Banco_Regis|registers~1053_q ))) # (!\FD|Banco_Regis|registers~1229_combout  & 
// (\FD|Banco_Regis|registers~797_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1229_combout ))))

	.dataa(\FD|Banco_Regis|registers~797_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~1053_q ),
	.datad(\FD|Banco_Regis|registers~1229_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1230_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1230 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1222 (
// Equation(s):
// \FD|Banco_Regis|registers~1222_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~861_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// (\FD|Banco_Regis|registers~605_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~605_q ),
	.datac(\FD|Banco_Regis|registers~861_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1222_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1222 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1223 (
// Equation(s):
// \FD|Banco_Regis|registers~1223_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1222_combout  & ((\FD|Banco_Regis|registers~989_q ))) # (!\FD|Banco_Regis|registers~1222_combout  & 
// (\FD|Banco_Regis|registers~733_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1222_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~733_q ),
	.datac(\FD|Banco_Regis|registers~989_q ),
	.datad(\FD|Banco_Regis|registers~1222_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1223_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1223 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1226 (
// Equation(s):
// \FD|Banco_Regis|registers~1226_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~701_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & 
// (\FD|Banco_Regis|registers~573_q ))))

	.dataa(\FD|Banco_Regis|registers~573_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~701_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1226_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1226 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1227 (
// Equation(s):
// \FD|Banco_Regis|registers~1227_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1226_combout  & (\FD|Banco_Regis|registers~957_q )) # (!\FD|Banco_Regis|registers~1226_combout  & 
// ((\FD|Banco_Regis|registers~829_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1226_combout ))))

	.dataa(\FD|Banco_Regis|registers~957_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~829_q ),
	.datad(\FD|Banco_Regis|registers~1226_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1227_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1227 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1224 (
// Equation(s):
// \FD|Banco_Regis|registers~1224_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~765_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & 
// (\FD|Banco_Regis|registers~637_q ))))

	.dataa(\FD|Banco_Regis|registers~637_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~765_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1224_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1224 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1225 (
// Equation(s):
// \FD|Banco_Regis|registers~1225_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1224_combout  & (\FD|Banco_Regis|registers~1021_q )) # (!\FD|Banco_Regis|registers~1224_combout  & 
// ((\FD|Banco_Regis|registers~893_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1224_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\FD|Banco_Regis|registers~1021_q ),
	.datac(\FD|Banco_Regis|registers~893_q ),
	.datad(\FD|Banco_Regis|registers~1224_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1225_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1225 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1228 (
// Equation(s):
// \FD|Banco_Regis|registers~1228_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ) # ((\FD|Banco_Regis|registers~1225_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~1227_combout )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~1227_combout ),
	.datad(\FD|Banco_Regis|registers~1225_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1228_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1228 .lut_mask = 16'hBA98;
defparam \FD|Banco_Regis|registers~1228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1231 (
// Equation(s):
// \FD|Banco_Regis|registers~1231_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1228_combout  & (\FD|Banco_Regis|registers~1230_combout )) # (!\FD|Banco_Regis|registers~1228_combout  & 
// ((\FD|Banco_Regis|registers~1223_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1228_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~1230_combout ),
	.datac(\FD|Banco_Regis|registers~1223_combout ),
	.datad(\FD|Banco_Regis|registers~1228_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1231_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1231 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N20
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg2[23]~8 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg2[23]~8_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & (((\FD|Banco_Regis|registers~1231_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & 
// (!\FD|Banco_Regis|Equal1~0_combout  & (\FD|Banco_Regis|registers~1241_combout )))

	.dataa(\FD|Banco_Regis|Equal1~0_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20 ),
	.datac(\FD|Banco_Regis|registers~1241_combout ),
	.datad(\FD|Banco_Regis|registers~1231_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg2[23]~8_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg2[23]~8 .lut_mask = 16'hDC10;
defparam \FD|Banco_Regis|DadoLidoReg2[23]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N21
dffeas \FD|Registrador_pipeline2|DOUT[65] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg2[23]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [65]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[65] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[65] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N4
cycloneive_lcell_comb \FD|Registrador_pipeline3|DOUT[28]~feeder (
// Equation(s):
// \FD|Registrador_pipeline3|DOUT[28]~feeder_combout  = \FD|Registrador_pipeline2|DOUT [65]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline2|DOUT [65]),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline3|DOUT[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[28]~feeder .lut_mask = 16'hFF00;
defparam \FD|Registrador_pipeline3|DOUT[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y33_N5
dffeas \FD|Registrador_pipeline3|DOUT[28] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline3|DOUT[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[28] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N28
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[55]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[55]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline3|DOUT [27]),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[55]~feeder .lut_mask = 16'hFF00;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y36_N29
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[55] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[55]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [55]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N22
cycloneive_lcell_comb \FD|Mem_dados|Memoria~51 (
// Equation(s):
// \FD|Mem_dados|Memoria~51_combout  = (\FD|Mem_dados|Memoria_rtl_0_bypass [56] & ((\FD|Mem_dados|Memoria~41_combout  & ((\FD|Mem_dados|Memoria_rtl_0_bypass [55]))) # (!\FD|Mem_dados|Memoria~41_combout  & 
// (\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a22 )))) # (!\FD|Mem_dados|Memoria_rtl_0_bypass [56] & (((\FD|Mem_dados|Memoria_rtl_0_bypass [55]))))

	.dataa(\FD|Mem_dados|Memoria_rtl_0_bypass [56]),
	.datab(\FD|Mem_dados|Memoria~41_combout ),
	.datac(\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\FD|Mem_dados|Memoria_rtl_0_bypass [55]),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria~51_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria~51 .lut_mask = 16'hFD20;
defparam \FD|Mem_dados|Memoria~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y36_N23
dffeas \FD|Registrador_pipeline4|DOUT[59] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FD|Registrador_pipeline3|DOUT [103]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [59]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[59] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N12
cycloneive_lcell_comb \FD|muxDepoisULA|X[22]~9 (
// Equation(s):
// \FD|muxDepoisULA|X[22]~9_combout  = (\FD|Registrador_pipeline4|DOUT [69] & ((\FD|Registrador_pipeline4|DOUT [59]))) # (!\FD|Registrador_pipeline4|DOUT [69] & (\FD|Registrador_pipeline4|DOUT [27]))

	.dataa(gnd),
	.datab(\FD|Registrador_pipeline4|DOUT [69]),
	.datac(\FD|Registrador_pipeline4|DOUT [27]),
	.datad(\FD|Registrador_pipeline4|DOUT [59]),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[22]~9 .lut_mask = 16'hFC30;
defparam \FD|muxDepoisULA|X[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N9
dffeas \FD|Banco_Regis|registers~668 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[22]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2371_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~668_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~668 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~668 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1249 (
// Equation(s):
// \FD|Banco_Regis|registers~1249_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~796_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Banco_Regis|registers~668_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\FD|Banco_Regis|registers~668_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~796_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1249_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1249 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1250 (
// Equation(s):
// \FD|Banco_Regis|registers~1250_combout  = (\FD|Banco_Regis|registers~1249_combout  & (((\FD|Banco_Regis|registers~1052_q ) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # (!\FD|Banco_Regis|registers~1249_combout  & 
// (\FD|Banco_Regis|registers~924_q  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\FD|Banco_Regis|registers~1249_combout ),
	.datab(\FD|Banco_Regis|registers~924_q ),
	.datac(\FD|Banco_Regis|registers~1052_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1250_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1250 .lut_mask = 16'hE4AA;
defparam \FD|Banco_Regis|registers~1250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1246 (
// Equation(s):
// \FD|Banco_Regis|registers~1246_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~828_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (\FD|Banco_Regis|registers~572_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\FD|Banco_Regis|registers~572_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~828_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1246_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1246 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1247 (
// Equation(s):
// \FD|Banco_Regis|registers~1247_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1246_combout  & (\FD|Banco_Regis|registers~956_q )) # (!\FD|Banco_Regis|registers~1246_combout  & 
// ((\FD|Banco_Regis|registers~700_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1246_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~956_q ),
	.datac(\FD|Banco_Regis|registers~700_q ),
	.datad(\FD|Banco_Regis|registers~1246_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1247_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1247 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1244 (
// Equation(s):
// \FD|Banco_Regis|registers~1244_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~732_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Banco_Regis|registers~604_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\FD|Banco_Regis|registers~604_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~732_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1244_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1244 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1245 (
// Equation(s):
// \FD|Banco_Regis|registers~1245_combout  = (\FD|Banco_Regis|registers~1244_combout  & ((\FD|Banco_Regis|registers~988_q ) # ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # (!\FD|Banco_Regis|registers~1244_combout  & 
// (((\FD|Banco_Regis|registers~860_q  & \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\FD|Banco_Regis|registers~988_q ),
	.datab(\FD|Banco_Regis|registers~1244_combout ),
	.datac(\FD|Banco_Regis|registers~860_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1245_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1245 .lut_mask = 16'hB8CC;
defparam \FD|Banco_Regis|registers~1245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1248 (
// Equation(s):
// \FD|Banco_Regis|registers~1248_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ) # ((\FD|Banco_Regis|registers~1245_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (\FD|Banco_Regis|registers~1247_combout )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~1247_combout ),
	.datad(\FD|Banco_Regis|registers~1245_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1248_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1248 .lut_mask = 16'hBA98;
defparam \FD|Banco_Regis|registers~1248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1242 (
// Equation(s):
// \FD|Banco_Regis|registers~1242_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~892_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (\FD|Banco_Regis|registers~636_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\FD|Banco_Regis|registers~636_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~892_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1242_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1242 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1243 (
// Equation(s):
// \FD|Banco_Regis|registers~1243_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1242_combout  & ((\FD|Banco_Regis|registers~1020_q ))) # (!\FD|Banco_Regis|registers~1242_combout  & 
// (\FD|Banco_Regis|registers~764_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1242_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~764_q ),
	.datac(\FD|Banco_Regis|registers~1020_q ),
	.datad(\FD|Banco_Regis|registers~1242_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1243_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1243 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1251 (
// Equation(s):
// \FD|Banco_Regis|registers~1251_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1248_combout  & (\FD|Banco_Regis|registers~1250_combout )) # (!\FD|Banco_Regis|registers~1248_combout  & 
// ((\FD|Banco_Regis|registers~1243_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1248_combout ))))

	.dataa(\FD|Banco_Regis|registers~1250_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~1248_combout ),
	.datad(\FD|Banco_Regis|registers~1243_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1251_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1251 .lut_mask = 16'hBCB0;
defparam \FD|Banco_Regis|registers~1251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1259 (
// Equation(s):
// \FD|Banco_Regis|registers~1259_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~508_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (\FD|Banco_Regis|registers~444_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\FD|Banco_Regis|registers~444_q ),
	.datab(\FD|Banco_Regis|registers~508_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1259_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1259 .lut_mask = 16'hF0CA;
defparam \FD|Banco_Regis|registers~1259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1260 (
// Equation(s):
// \FD|Banco_Regis|registers~1260_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1259_combout  & (\FD|Banco_Regis|registers~540_q )) # (!\FD|Banco_Regis|registers~1259_combout  & 
// ((\FD|Banco_Regis|registers~476_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1259_combout ))))

	.dataa(\FD|Banco_Regis|registers~540_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~476_q ),
	.datad(\FD|Banco_Regis|registers~1259_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1260_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1260 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1252 (
// Equation(s):
// \FD|Banco_Regis|registers~1252_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~348_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~316_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~348_q ),
	.datad(\FD|Banco_Regis|registers~316_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1252_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1252 .lut_mask = 16'hD9C8;
defparam \FD|Banco_Regis|registers~1252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1253 (
// Equation(s):
// \FD|Banco_Regis|registers~1253_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1252_combout  & (\FD|Banco_Regis|registers~412_q )) # (!\FD|Banco_Regis|registers~1252_combout  & 
// ((\FD|Banco_Regis|registers~380_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (\FD|Banco_Regis|registers~1252_combout ))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~1252_combout ),
	.datac(\FD|Banco_Regis|registers~412_q ),
	.datad(\FD|Banco_Regis|registers~380_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1253_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1253 .lut_mask = 16'hE6C4;
defparam \FD|Banco_Regis|registers~1253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1256 (
// Equation(s):
// \FD|Banco_Regis|registers~1256_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~92_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~60_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Banco_Regis|registers~60_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~92_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1256_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1256 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1257 (
// Equation(s):
// \FD|Banco_Regis|registers~1257_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1256_combout  & (\FD|Banco_Regis|registers~156_q )) # (!\FD|Banco_Regis|registers~1256_combout  & 
// ((\FD|Banco_Regis|registers~124_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1256_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~156_q ),
	.datac(\FD|Banco_Regis|registers~124_q ),
	.datad(\FD|Banco_Regis|registers~1256_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1257_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1257 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1254 (
// Equation(s):
// \FD|Banco_Regis|registers~1254_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~252_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// (\FD|Banco_Regis|registers~188_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~188_q ),
	.datac(\FD|Banco_Regis|registers~252_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1254_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1254 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1255 (
// Equation(s):
// \FD|Banco_Regis|registers~1255_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1254_combout  & (\FD|Banco_Regis|registers~284_q )) # (!\FD|Banco_Regis|registers~1254_combout  & 
// ((\FD|Banco_Regis|registers~220_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1254_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~284_q ),
	.datac(\FD|Banco_Regis|registers~220_q ),
	.datad(\FD|Banco_Regis|registers~1254_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1255_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1255 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1258 (
// Equation(s):
// \FD|Banco_Regis|registers~1258_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ) # (\FD|Banco_Regis|registers~1255_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Banco_Regis|registers~1257_combout  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))

	.dataa(\FD|Banco_Regis|registers~1257_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\FD|Banco_Regis|registers~1255_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1258_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1258 .lut_mask = 16'hCEC2;
defparam \FD|Banco_Regis|registers~1258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1261 (
// Equation(s):
// \FD|Banco_Regis|registers~1261_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1258_combout  & (\FD|Banco_Regis|registers~1260_combout )) # (!\FD|Banco_Regis|registers~1258_combout  & 
// ((\FD|Banco_Regis|registers~1253_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1258_combout ))))

	.dataa(\FD|Banco_Regis|registers~1260_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~1253_combout ),
	.datad(\FD|Banco_Regis|registers~1258_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1261_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1261 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N0
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg2[22]~9 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg2[22]~9_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & (((\FD|Banco_Regis|registers~1251_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & 
// (!\FD|Banco_Regis|Equal1~0_combout  & ((\FD|Banco_Regis|registers~1261_combout ))))

	.dataa(\FD|Banco_Regis|Equal1~0_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20 ),
	.datac(\FD|Banco_Regis|registers~1251_combout ),
	.datad(\FD|Banco_Regis|registers~1261_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg2[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg2[22]~9 .lut_mask = 16'hD1C0;
defparam \FD|Banco_Regis|DadoLidoReg2[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N1
dffeas \FD|Registrador_pipeline2|DOUT[64] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg2[22]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [64]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[64] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[64] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y37_N13
dffeas \FD|Registrador_pipeline3|DOUT[27] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline2|DOUT [64]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[27] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N12
cycloneive_lcell_comb \FD|Mem_dados|Memoria~52 (
// Equation(s):
// \FD|Mem_dados|Memoria~52_combout  = (\FD|Mem_dados|Memoria_rtl_0_bypass [54] & ((\FD|Mem_dados|Memoria~41_combout  & (\FD|Mem_dados|Memoria_rtl_0_bypass [53])) # (!\FD|Mem_dados|Memoria~41_combout  & 
// ((\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a21 ))))) # (!\FD|Mem_dados|Memoria_rtl_0_bypass [54] & (\FD|Mem_dados|Memoria_rtl_0_bypass [53]))

	.dataa(\FD|Mem_dados|Memoria_rtl_0_bypass [54]),
	.datab(\FD|Mem_dados|Memoria_rtl_0_bypass [53]),
	.datac(\FD|Mem_dados|Memoria~41_combout ),
	.datad(\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria~52_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria~52 .lut_mask = 16'hCEC4;
defparam \FD|Mem_dados|Memoria~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N13
dffeas \FD|Registrador_pipeline4|DOUT[58] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FD|Registrador_pipeline3|DOUT [103]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [58]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[58] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N4
cycloneive_lcell_comb \FD|ALU|opmux|X[21]~20 (
// Equation(s):
// \FD|ALU|opmux|X[21]~20_combout  = (!\FD|UC_ULA|ULActrl[1]~6_combout  & ((\FD|Registrador_pipeline2|DOUT [95] & ((\FD|UC_ULA|ULActrl~4_combout ) # (\FD|ALU|Bnot|Add0~43_combout ))) # (!\FD|Registrador_pipeline2|DOUT [95] & (\FD|UC_ULA|ULActrl~4_combout  & 
// \FD|ALU|Bnot|Add0~43_combout ))))

	.dataa(\FD|Registrador_pipeline2|DOUT [95]),
	.datab(\FD|UC_ULA|ULActrl~4_combout ),
	.datac(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datad(\FD|ALU|Bnot|Add0~43_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[21]~20_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[21]~20 .lut_mask = 16'h0E08;
defparam \FD|ALU|opmux|X[21]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N16
cycloneive_lcell_comb \FD|ALU|opmux|X[21]~21 (
// Equation(s):
// \FD|ALU|opmux|X[21]~21_combout  = (\FD|ALU|opmux|X[21]~20_combout ) # ((\FD|UC_ULA|ULActrl[1]~6_combout  & (!\FD|UC_ULA|ULActrl~4_combout  & \FD|ALU|somaSub[21]~42_combout )))

	.dataa(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datab(\FD|UC_ULA|ULActrl~4_combout ),
	.datac(\FD|ALU|opmux|X[21]~20_combout ),
	.datad(\FD|ALU|somaSub[21]~42_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[21]~21 .lut_mask = 16'hF2F0;
defparam \FD|ALU|opmux|X[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y36_N17
dffeas \FD|Registrador_pipeline3|DOUT[58] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|ALU|opmux|X[21]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [58]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[58] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N28
cycloneive_lcell_comb \FD|Registrador_pipeline4|DOUT[26]~feeder (
// Equation(s):
// \FD|Registrador_pipeline4|DOUT[26]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [58]

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|Registrador_pipeline3|DOUT [58]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline4|DOUT[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[26]~feeder .lut_mask = 16'hF0F0;
defparam \FD|Registrador_pipeline4|DOUT[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y35_N29
dffeas \FD|Registrador_pipeline4|DOUT[26] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline4|DOUT[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[26] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N4
cycloneive_lcell_comb \FD|muxDepoisULA|X[21]~10 (
// Equation(s):
// \FD|muxDepoisULA|X[21]~10_combout  = (\FD|Registrador_pipeline4|DOUT [69] & (\FD|Registrador_pipeline4|DOUT [58])) # (!\FD|Registrador_pipeline4|DOUT [69] & ((\FD|Registrador_pipeline4|DOUT [26])))

	.dataa(gnd),
	.datab(\FD|Registrador_pipeline4|DOUT [58]),
	.datac(\FD|Registrador_pipeline4|DOUT [69]),
	.datad(\FD|Registrador_pipeline4|DOUT [26]),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[21]~10 .lut_mask = 16'hCFC0;
defparam \FD|muxDepoisULA|X[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N13
dffeas \FD|Banco_Regis|registers~251 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[21]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2374_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~251 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~251 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1272 (
// Equation(s):
// \FD|Banco_Regis|registers~1272_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~219_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~187_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~187_q ),
	.datac(\FD|Banco_Regis|registers~219_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1272_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1272 .lut_mask = 16'hAAE4;
defparam \FD|Banco_Regis|registers~1272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1273 (
// Equation(s):
// \FD|Banco_Regis|registers~1273_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1272_combout  & ((\FD|Banco_Regis|registers~283_q ))) # (!\FD|Banco_Regis|registers~1272_combout  & 
// (\FD|Banco_Regis|registers~251_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1272_combout ))))

	.dataa(\FD|Banco_Regis|registers~251_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~283_q ),
	.datad(\FD|Banco_Regis|registers~1272_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1273_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1273 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1279 (
// Equation(s):
// \FD|Banco_Regis|registers~1279_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~475_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~443_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Banco_Regis|registers~443_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~475_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1279_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1279 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1280 (
// Equation(s):
// \FD|Banco_Regis|registers~1280_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1279_combout  & ((\FD|Banco_Regis|registers~539_q ))) # (!\FD|Banco_Regis|registers~1279_combout  & 
// (\FD|Banco_Regis|registers~507_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1279_combout ))))

	.dataa(\FD|Banco_Regis|registers~507_q ),
	.datab(\FD|Banco_Regis|registers~539_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\FD|Banco_Regis|registers~1279_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1280_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1280 .lut_mask = 16'hCFA0;
defparam \FD|Banco_Regis|registers~1280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1274 (
// Equation(s):
// \FD|Banco_Regis|registers~1274_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~379_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// (\FD|Banco_Regis|registers~315_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~315_q ),
	.datac(\FD|Banco_Regis|registers~379_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1274_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1274 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1275 (
// Equation(s):
// \FD|Banco_Regis|registers~1275_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1274_combout  & (\FD|Banco_Regis|registers~411_q )) # (!\FD|Banco_Regis|registers~1274_combout  & 
// ((\FD|Banco_Regis|registers~347_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1274_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~411_q ),
	.datac(\FD|Banco_Regis|registers~347_q ),
	.datad(\FD|Banco_Regis|registers~1274_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1275_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1275 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1276 (
// Equation(s):
// \FD|Banco_Regis|registers~1276_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (\FD|Banco_Regis|registers~123_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// ((\FD|Banco_Regis|registers~59_q )))))

	.dataa(\FD|Banco_Regis|registers~123_q ),
	.datab(\FD|Banco_Regis|registers~59_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1276_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1276 .lut_mask = 16'hFA0C;
defparam \FD|Banco_Regis|registers~1276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1277 (
// Equation(s):
// \FD|Banco_Regis|registers~1277_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1276_combout  & (\FD|Banco_Regis|registers~155_q )) # (!\FD|Banco_Regis|registers~1276_combout  & 
// ((\FD|Banco_Regis|registers~91_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1276_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~155_q ),
	.datac(\FD|Banco_Regis|registers~91_q ),
	.datad(\FD|Banco_Regis|registers~1276_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1277_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1277 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1278 (
// Equation(s):
// \FD|Banco_Regis|registers~1278_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (\FD|Banco_Regis|registers~1275_combout )) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1277_combout )))))

	.dataa(\FD|Banco_Regis|registers~1275_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\FD|Banco_Regis|registers~1277_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1278_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1278 .lut_mask = 16'hE3E0;
defparam \FD|Banco_Regis|registers~1278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1281 (
// Equation(s):
// \FD|Banco_Regis|registers~1281_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1278_combout  & ((\FD|Banco_Regis|registers~1280_combout ))) # (!\FD|Banco_Regis|registers~1278_combout  & 
// (\FD|Banco_Regis|registers~1273_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1278_combout ))))

	.dataa(\FD|Banco_Regis|registers~1273_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~1280_combout ),
	.datad(\FD|Banco_Regis|registers~1278_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1281_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1281 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1262 (
// Equation(s):
// \FD|Banco_Regis|registers~1262_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~859_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// (\FD|Banco_Regis|registers~603_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~603_q ),
	.datac(\FD|Banco_Regis|registers~859_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1262_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1262 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1263 (
// Equation(s):
// \FD|Banco_Regis|registers~1263_combout  = (\FD|Banco_Regis|registers~1262_combout  & (((\FD|Banco_Regis|registers~987_q ) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # (!\FD|Banco_Regis|registers~1262_combout  & 
// (\FD|Banco_Regis|registers~731_q  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\FD|Banco_Regis|registers~731_q ),
	.datab(\FD|Banco_Regis|registers~1262_combout ),
	.datac(\FD|Banco_Regis|registers~987_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1263_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1263 .lut_mask = 16'hE2CC;
defparam \FD|Banco_Regis|registers~1263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1269 (
// Equation(s):
// \FD|Banco_Regis|registers~1269_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~923_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// (\FD|Banco_Regis|registers~667_q ))))

	.dataa(\FD|Banco_Regis|registers~667_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~923_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1269_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1269 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1270 (
// Equation(s):
// \FD|Banco_Regis|registers~1270_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1269_combout  & ((\FD|Banco_Regis|registers~1051_q ))) # (!\FD|Banco_Regis|registers~1269_combout  & 
// (\FD|Banco_Regis|registers~795_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1269_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~795_q ),
	.datac(\FD|Banco_Regis|registers~1051_q ),
	.datad(\FD|Banco_Regis|registers~1269_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1270_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1270 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1266 (
// Equation(s):
// \FD|Banco_Regis|registers~1266_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~699_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & 
// (\FD|Banco_Regis|registers~571_q ))))

	.dataa(\FD|Banco_Regis|registers~571_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~699_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1266_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1266 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1267 (
// Equation(s):
// \FD|Banco_Regis|registers~1267_combout  = (\FD|Banco_Regis|registers~1266_combout  & ((\FD|Banco_Regis|registers~955_q ) # ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # (!\FD|Banco_Regis|registers~1266_combout  & 
// (((\FD|Banco_Regis|registers~827_q  & \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\FD|Banco_Regis|registers~955_q ),
	.datab(\FD|Banco_Regis|registers~1266_combout ),
	.datac(\FD|Banco_Regis|registers~827_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1267_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1267 .lut_mask = 16'hB8CC;
defparam \FD|Banco_Regis|registers~1267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1264 (
// Equation(s):
// \FD|Banco_Regis|registers~1264_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~763_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & 
// (\FD|Banco_Regis|registers~635_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\FD|Banco_Regis|registers~635_q ),
	.datac(\FD|Banco_Regis|registers~763_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1264_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1264 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1265 (
// Equation(s):
// \FD|Banco_Regis|registers~1265_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1264_combout  & (\FD|Banco_Regis|registers~1019_q )) # (!\FD|Banco_Regis|registers~1264_combout  & 
// ((\FD|Banco_Regis|registers~891_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1264_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\FD|Banco_Regis|registers~1019_q ),
	.datac(\FD|Banco_Regis|registers~891_q ),
	.datad(\FD|Banco_Regis|registers~1264_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1265_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1265 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1268 (
// Equation(s):
// \FD|Banco_Regis|registers~1268_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1265_combout ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (\FD|Banco_Regis|registers~1267_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~1267_combout ),
	.datad(\FD|Banco_Regis|registers~1265_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1268_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1268 .lut_mask = 16'hDC98;
defparam \FD|Banco_Regis|registers~1268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1271 (
// Equation(s):
// \FD|Banco_Regis|registers~1271_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1268_combout  & ((\FD|Banco_Regis|registers~1270_combout ))) # (!\FD|Banco_Regis|registers~1268_combout  & 
// (\FD|Banco_Regis|registers~1263_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1268_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~1263_combout ),
	.datac(\FD|Banco_Regis|registers~1270_combout ),
	.datad(\FD|Banco_Regis|registers~1268_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1271_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1271 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N10
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg2[21]~10 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg2[21]~10_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & (((\FD|Banco_Regis|registers~1271_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & 
// (!\FD|Banco_Regis|Equal1~0_combout  & (\FD|Banco_Regis|registers~1281_combout )))

	.dataa(\FD|Banco_Regis|Equal1~0_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20 ),
	.datac(\FD|Banco_Regis|registers~1281_combout ),
	.datad(\FD|Banco_Regis|registers~1271_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg2[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg2[21]~10 .lut_mask = 16'hDC10;
defparam \FD|Banco_Regis|DadoLidoReg2[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N11
dffeas \FD|Registrador_pipeline2|DOUT[63] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg2[21]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [63]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[63] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[63] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y37_N11
dffeas \FD|Registrador_pipeline3|DOUT[26] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline2|DOUT [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[26] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N24
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[52]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[52]~feeder .lut_mask = 16'hFFFF;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y40_N25
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[52] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [52]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N12
cycloneive_lcell_comb \FD|Mem_dados|Memoria~53 (
// Equation(s):
// \FD|Mem_dados|Memoria~53_combout  = (\FD|Mem_dados|Memoria~41_combout  & (\FD|Mem_dados|Memoria_rtl_0_bypass [51])) # (!\FD|Mem_dados|Memoria~41_combout  & ((\FD|Mem_dados|Memoria_rtl_0_bypass [52] & 
// ((\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a20 ))) # (!\FD|Mem_dados|Memoria_rtl_0_bypass [52] & (\FD|Mem_dados|Memoria_rtl_0_bypass [51]))))

	.dataa(\FD|Mem_dados|Memoria~41_combout ),
	.datab(\FD|Mem_dados|Memoria_rtl_0_bypass [51]),
	.datac(\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\FD|Mem_dados|Memoria_rtl_0_bypass [52]),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria~53_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria~53 .lut_mask = 16'hD8CC;
defparam \FD|Mem_dados|Memoria~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y40_N13
dffeas \FD|Registrador_pipeline4|DOUT[57] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FD|Registrador_pipeline3|DOUT [103]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [57]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[57] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N18
cycloneive_lcell_comb \FD|ALU|opmux|X[20]~22 (
// Equation(s):
// \FD|ALU|opmux|X[20]~22_combout  = (!\FD|UC_ULA|ULActrl[1]~6_combout  & ((\FD|ALU|Bnot|Add0~41_combout  & ((\FD|Registrador_pipeline2|DOUT [94]) # (\FD|UC_ULA|ULActrl~4_combout ))) # (!\FD|ALU|Bnot|Add0~41_combout  & (\FD|Registrador_pipeline2|DOUT [94] & 
// \FD|UC_ULA|ULActrl~4_combout ))))

	.dataa(\FD|ALU|Bnot|Add0~41_combout ),
	.datab(\FD|Registrador_pipeline2|DOUT [94]),
	.datac(\FD|UC_ULA|ULActrl~4_combout ),
	.datad(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[20]~22_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[20]~22 .lut_mask = 16'h00E8;
defparam \FD|ALU|opmux|X[20]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N30
cycloneive_lcell_comb \FD|ALU|opmux|X[20]~23 (
// Equation(s):
// \FD|ALU|opmux|X[20]~23_combout  = (\FD|ALU|opmux|X[20]~22_combout ) # ((\FD|UC_ULA|ULActrl[1]~6_combout  & (!\FD|UC_ULA|ULActrl~4_combout  & \FD|ALU|somaSub[20]~40_combout )))

	.dataa(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datab(\FD|UC_ULA|ULActrl~4_combout ),
	.datac(\FD|ALU|somaSub[20]~40_combout ),
	.datad(\FD|ALU|opmux|X[20]~22_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[20]~23_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[20]~23 .lut_mask = 16'hFF20;
defparam \FD|ALU|opmux|X[20]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y36_N31
dffeas \FD|Registrador_pipeline3|DOUT[57] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|ALU|opmux|X[20]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [57]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[57] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N10
cycloneive_lcell_comb \FD|Registrador_pipeline4|DOUT[25]~feeder (
// Equation(s):
// \FD|Registrador_pipeline4|DOUT[25]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [57]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline3|DOUT [57]),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline4|DOUT[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[25]~feeder .lut_mask = 16'hFF00;
defparam \FD|Registrador_pipeline4|DOUT[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y36_N11
dffeas \FD|Registrador_pipeline4|DOUT[25] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline4|DOUT[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[25] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N22
cycloneive_lcell_comb \FD|muxDepoisULA|X[20]~11 (
// Equation(s):
// \FD|muxDepoisULA|X[20]~11_combout  = (\FD|Registrador_pipeline4|DOUT [69] & (\FD|Registrador_pipeline4|DOUT [57])) # (!\FD|Registrador_pipeline4|DOUT [69] & ((\FD|Registrador_pipeline4|DOUT [25])))

	.dataa(gnd),
	.datab(\FD|Registrador_pipeline4|DOUT [57]),
	.datac(\FD|Registrador_pipeline4|DOUT [69]),
	.datad(\FD|Registrador_pipeline4|DOUT [25]),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[20]~11_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[20]~11 .lut_mask = 16'hCFC0;
defparam \FD|muxDepoisULA|X[20]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~538feeder (
// Equation(s):
// \FD|Banco_Regis|registers~538feeder_combout  = \FD|muxDepoisULA|X[20]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[20]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~538feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~538feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~538feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N27
dffeas \FD|Banco_Regis|registers~538 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~538feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~538_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~538 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~538 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1299 (
// Equation(s):
// \FD|Banco_Regis|registers~1299_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~506_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// (\FD|Banco_Regis|registers~442_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~442_q ),
	.datac(\FD|Banco_Regis|registers~506_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1299_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1299 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1300 (
// Equation(s):
// \FD|Banco_Regis|registers~1300_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1299_combout  & (\FD|Banco_Regis|registers~538_q )) # (!\FD|Banco_Regis|registers~1299_combout  & 
// ((\FD|Banco_Regis|registers~474_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1299_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~538_q ),
	.datac(\FD|Banco_Regis|registers~474_q ),
	.datad(\FD|Banco_Regis|registers~1299_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1300_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1300 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1292 (
// Equation(s):
// \FD|Banco_Regis|registers~1292_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~346_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~314_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~346_q ),
	.datad(\FD|Banco_Regis|registers~314_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1292_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1292 .lut_mask = 16'hD9C8;
defparam \FD|Banco_Regis|registers~1292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1293 (
// Equation(s):
// \FD|Banco_Regis|registers~1293_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1292_combout  & ((\FD|Banco_Regis|registers~410_q ))) # (!\FD|Banco_Regis|registers~1292_combout  & 
// (\FD|Banco_Regis|registers~378_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1292_combout ))))

	.dataa(\FD|Banco_Regis|registers~378_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~410_q ),
	.datad(\FD|Banco_Regis|registers~1292_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1293_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1293 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1296 (
// Equation(s):
// \FD|Banco_Regis|registers~1296_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~90_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~58_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Banco_Regis|registers~58_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~90_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1296_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1296 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1297 (
// Equation(s):
// \FD|Banco_Regis|registers~1297_combout  = (\FD|Banco_Regis|registers~1296_combout  & ((\FD|Banco_Regis|registers~154_q ) # ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # (!\FD|Banco_Regis|registers~1296_combout  & 
// (((\FD|Banco_Regis|registers~122_q  & \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Banco_Regis|registers~154_q ),
	.datab(\FD|Banco_Regis|registers~1296_combout ),
	.datac(\FD|Banco_Regis|registers~122_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1297_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1297 .lut_mask = 16'hB8CC;
defparam \FD|Banco_Regis|registers~1297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1294 (
// Equation(s):
// \FD|Banco_Regis|registers~1294_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~250_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// (\FD|Banco_Regis|registers~186_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~186_q ),
	.datac(\FD|Banco_Regis|registers~250_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1294_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1294 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1295 (
// Equation(s):
// \FD|Banco_Regis|registers~1295_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1294_combout  & (\FD|Banco_Regis|registers~282_q )) # (!\FD|Banco_Regis|registers~1294_combout  & 
// ((\FD|Banco_Regis|registers~218_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1294_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~282_q ),
	.datac(\FD|Banco_Regis|registers~218_q ),
	.datad(\FD|Banco_Regis|registers~1294_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1295_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1295 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1298 (
// Equation(s):
// \FD|Banco_Regis|registers~1298_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1295_combout ))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Banco_Regis|registers~1297_combout ))))

	.dataa(\FD|Banco_Regis|registers~1297_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\FD|Banco_Regis|registers~1295_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1298_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1298 .lut_mask = 16'hF2C2;
defparam \FD|Banco_Regis|registers~1298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1301 (
// Equation(s):
// \FD|Banco_Regis|registers~1301_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1298_combout  & (\FD|Banco_Regis|registers~1300_combout )) # (!\FD|Banco_Regis|registers~1298_combout  & 
// ((\FD|Banco_Regis|registers~1293_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1298_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\FD|Banco_Regis|registers~1300_combout ),
	.datac(\FD|Banco_Regis|registers~1293_combout ),
	.datad(\FD|Banco_Regis|registers~1298_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1301_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1301 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1289 (
// Equation(s):
// \FD|Banco_Regis|registers~1289_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~794_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Banco_Regis|registers~666_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\FD|Banco_Regis|registers~666_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~794_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1289_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1289 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1290 (
// Equation(s):
// \FD|Banco_Regis|registers~1290_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1289_combout  & ((\FD|Banco_Regis|registers~1050_q ))) # (!\FD|Banco_Regis|registers~1289_combout  & 
// (\FD|Banco_Regis|registers~922_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1289_combout ))))

	.dataa(\FD|Banco_Regis|registers~922_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~1050_q ),
	.datad(\FD|Banco_Regis|registers~1289_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1290_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1290 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1282 (
// Equation(s):
// \FD|Banco_Regis|registers~1282_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~890_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// (\FD|Banco_Regis|registers~634_q ))))

	.dataa(\FD|Banco_Regis|registers~634_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~890_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1282_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1282 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1283 (
// Equation(s):
// \FD|Banco_Regis|registers~1283_combout  = (\FD|Banco_Regis|registers~1282_combout  & (((\FD|Banco_Regis|registers~1018_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ))) # (!\FD|Banco_Regis|registers~1282_combout  & 
// (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~762_q ))))

	.dataa(\FD|Banco_Regis|registers~1282_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~1018_q ),
	.datad(\FD|Banco_Regis|registers~762_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1283_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1283 .lut_mask = 16'hE6A2;
defparam \FD|Banco_Regis|registers~1283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1284 (
// Equation(s):
// \FD|Banco_Regis|registers~1284_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~730_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Banco_Regis|registers~602_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\FD|Banco_Regis|registers~602_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~730_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1284_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1284 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1285 (
// Equation(s):
// \FD|Banco_Regis|registers~1285_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1284_combout  & (\FD|Banco_Regis|registers~986_q )) # (!\FD|Banco_Regis|registers~1284_combout  & 
// ((\FD|Banco_Regis|registers~858_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1284_combout ))))

	.dataa(\FD|Banco_Regis|registers~986_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~858_q ),
	.datad(\FD|Banco_Regis|registers~1284_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1285_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1285 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1286 (
// Equation(s):
// \FD|Banco_Regis|registers~1286_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~826_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (\FD|Banco_Regis|registers~570_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\FD|Banco_Regis|registers~570_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~826_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1286_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1286 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1287 (
// Equation(s):
// \FD|Banco_Regis|registers~1287_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1286_combout  & ((\FD|Banco_Regis|registers~954_q ))) # (!\FD|Banco_Regis|registers~1286_combout  & 
// (\FD|Banco_Regis|registers~698_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1286_combout ))))

	.dataa(\FD|Banco_Regis|registers~698_q ),
	.datab(\FD|Banco_Regis|registers~954_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\FD|Banco_Regis|registers~1286_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1287_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1287 .lut_mask = 16'hCFA0;
defparam \FD|Banco_Regis|registers~1287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1288 (
// Equation(s):
// \FD|Banco_Regis|registers~1288_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ) # ((\FD|Banco_Regis|registers~1285_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1287_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~1285_combout ),
	.datad(\FD|Banco_Regis|registers~1287_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1288_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1288 .lut_mask = 16'hB9A8;
defparam \FD|Banco_Regis|registers~1288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1291 (
// Equation(s):
// \FD|Banco_Regis|registers~1291_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1288_combout  & (\FD|Banco_Regis|registers~1290_combout )) # (!\FD|Banco_Regis|registers~1288_combout  & 
// ((\FD|Banco_Regis|registers~1283_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1288_combout ))))

	.dataa(\FD|Banco_Regis|registers~1290_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~1283_combout ),
	.datad(\FD|Banco_Regis|registers~1288_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1291_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1291 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N12
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg2[20]~11 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg2[20]~11_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & (((\FD|Banco_Regis|registers~1291_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & 
// (!\FD|Banco_Regis|Equal1~0_combout  & (\FD|Banco_Regis|registers~1301_combout )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20 ),
	.datab(\FD|Banco_Regis|Equal1~0_combout ),
	.datac(\FD|Banco_Regis|registers~1301_combout ),
	.datad(\FD|Banco_Regis|registers~1291_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg2[20]~11_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg2[20]~11 .lut_mask = 16'hBA10;
defparam \FD|Banco_Regis|DadoLidoReg2[20]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N13
dffeas \FD|Registrador_pipeline2|DOUT[62] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg2[20]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [62]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[62] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N30
cycloneive_lcell_comb \FD|Registrador_pipeline3|DOUT[25]~feeder (
// Equation(s):
// \FD|Registrador_pipeline3|DOUT[25]~feeder_combout  = \FD|Registrador_pipeline2|DOUT [62]

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|Registrador_pipeline2|DOUT [62]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline3|DOUT[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[25]~feeder .lut_mask = 16'hF0F0;
defparam \FD|Registrador_pipeline3|DOUT[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y35_N31
dffeas \FD|Registrador_pipeline3|DOUT[25] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline3|DOUT[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[25] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N22
cycloneive_lcell_comb \FD|Mem_dados|Memoria~54 (
// Equation(s):
// \FD|Mem_dados|Memoria~54_combout  = (\FD|Mem_dados|Memoria_rtl_0_bypass [50] & ((\FD|Mem_dados|Memoria~41_combout  & (\FD|Mem_dados|Memoria_rtl_0_bypass [49])) # (!\FD|Mem_dados|Memoria~41_combout  & 
// ((\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a19 ))))) # (!\FD|Mem_dados|Memoria_rtl_0_bypass [50] & (\FD|Mem_dados|Memoria_rtl_0_bypass [49]))

	.dataa(\FD|Mem_dados|Memoria_rtl_0_bypass [50]),
	.datab(\FD|Mem_dados|Memoria_rtl_0_bypass [49]),
	.datac(\FD|Mem_dados|Memoria~41_combout ),
	.datad(\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria~54_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria~54 .lut_mask = 16'hCEC4;
defparam \FD|Mem_dados|Memoria~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N23
dffeas \FD|Registrador_pipeline4|DOUT[56] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FD|Registrador_pipeline3|DOUT [103]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [56]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[56] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N20
cycloneive_lcell_comb \FD|muxDepoisULA|X[19]~12 (
// Equation(s):
// \FD|muxDepoisULA|X[19]~12_combout  = (\FD|Registrador_pipeline4|DOUT [69] & ((\FD|Registrador_pipeline4|DOUT [56]))) # (!\FD|Registrador_pipeline4|DOUT [69] & (\FD|Registrador_pipeline4|DOUT [24]))

	.dataa(gnd),
	.datab(\FD|Registrador_pipeline4|DOUT [69]),
	.datac(\FD|Registrador_pipeline4|DOUT [24]),
	.datad(\FD|Registrador_pipeline4|DOUT [56]),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[19]~12 .lut_mask = 16'hFC30;
defparam \FD|muxDepoisULA|X[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N21
dffeas \FD|Banco_Regis|registers~249 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[19]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2374_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~249 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~249 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1312 (
// Equation(s):
// \FD|Banco_Regis|registers~1312_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~217_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~185_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Banco_Regis|registers~185_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~217_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1312_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1312 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1313 (
// Equation(s):
// \FD|Banco_Regis|registers~1313_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1312_combout  & ((\FD|Banco_Regis|registers~281_q ))) # (!\FD|Banco_Regis|registers~1312_combout  & 
// (\FD|Banco_Regis|registers~249_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1312_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~249_q ),
	.datac(\FD|Banco_Regis|registers~281_q ),
	.datad(\FD|Banco_Regis|registers~1312_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1313_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1313 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1319 (
// Equation(s):
// \FD|Banco_Regis|registers~1319_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~473_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & 
// (\FD|Banco_Regis|registers~441_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~441_q ),
	.datac(\FD|Banco_Regis|registers~473_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1319_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1319 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1320 (
// Equation(s):
// \FD|Banco_Regis|registers~1320_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1319_combout  & (\FD|Banco_Regis|registers~537_q )) # (!\FD|Banco_Regis|registers~1319_combout  & 
// ((\FD|Banco_Regis|registers~505_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1319_combout ))))

	.dataa(\FD|Banco_Regis|registers~537_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~505_q ),
	.datad(\FD|Banco_Regis|registers~1319_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1320_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1320 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1314 (
// Equation(s):
// \FD|Banco_Regis|registers~1314_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~377_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (\FD|Banco_Regis|registers~313_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\FD|Banco_Regis|registers~313_q ),
	.datab(\FD|Banco_Regis|registers~377_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1314_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1314 .lut_mask = 16'hF0CA;
defparam \FD|Banco_Regis|registers~1314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1315 (
// Equation(s):
// \FD|Banco_Regis|registers~1315_combout  = (\FD|Banco_Regis|registers~1314_combout  & ((\FD|Banco_Regis|registers~409_q ) # ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )))) # (!\FD|Banco_Regis|registers~1314_combout  & 
// (((\FD|Banco_Regis|registers~345_q  & \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\FD|Banco_Regis|registers~409_q ),
	.datab(\FD|Banco_Regis|registers~345_q ),
	.datac(\FD|Banco_Regis|registers~1314_combout ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1315_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1315 .lut_mask = 16'hACF0;
defparam \FD|Banco_Regis|registers~1315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1316 (
// Equation(s):
// \FD|Banco_Regis|registers~1316_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~121_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// (\FD|Banco_Regis|registers~57_q ))))

	.dataa(\FD|Banco_Regis|registers~57_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~121_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1316_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1316 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1317 (
// Equation(s):
// \FD|Banco_Regis|registers~1317_combout  = (\FD|Banco_Regis|registers~1316_combout  & (((\FD|Banco_Regis|registers~153_q ) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )))) # (!\FD|Banco_Regis|registers~1316_combout  & 
// (\FD|Banco_Regis|registers~89_q  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\FD|Banco_Regis|registers~89_q ),
	.datab(\FD|Banco_Regis|registers~153_q ),
	.datac(\FD|Banco_Regis|registers~1316_combout ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1317_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1317 .lut_mask = 16'hCAF0;
defparam \FD|Banco_Regis|registers~1317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1318 (
// Equation(s):
// \FD|Banco_Regis|registers~1318_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (\FD|Banco_Regis|registers~1315_combout )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1317_combout )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~1315_combout ),
	.datad(\FD|Banco_Regis|registers~1317_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1318_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1318 .lut_mask = 16'hD9C8;
defparam \FD|Banco_Regis|registers~1318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1321 (
// Equation(s):
// \FD|Banco_Regis|registers~1321_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1318_combout  & ((\FD|Banco_Regis|registers~1320_combout ))) # (!\FD|Banco_Regis|registers~1318_combout  & 
// (\FD|Banco_Regis|registers~1313_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1318_combout ))))

	.dataa(\FD|Banco_Regis|registers~1313_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~1320_combout ),
	.datad(\FD|Banco_Regis|registers~1318_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1321_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1321 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1302 (
// Equation(s):
// \FD|Banco_Regis|registers~1302_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~857_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// (\FD|Banco_Regis|registers~601_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~601_q ),
	.datac(\FD|Banco_Regis|registers~857_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1302_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1302 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1303 (
// Equation(s):
// \FD|Banco_Regis|registers~1303_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1302_combout  & ((\FD|Banco_Regis|registers~985_q ))) # (!\FD|Banco_Regis|registers~1302_combout  & 
// (\FD|Banco_Regis|registers~729_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1302_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~729_q ),
	.datac(\FD|Banco_Regis|registers~985_q ),
	.datad(\FD|Banco_Regis|registers~1302_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1303_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1303 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1309 (
// Equation(s):
// \FD|Banco_Regis|registers~1309_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~921_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// (\FD|Banco_Regis|registers~665_q ))))

	.dataa(\FD|Banco_Regis|registers~665_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~921_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1309_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1309 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1310 (
// Equation(s):
// \FD|Banco_Regis|registers~1310_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1309_combout  & ((\FD|Banco_Regis|registers~1049_q ))) # (!\FD|Banco_Regis|registers~1309_combout  & 
// (\FD|Banco_Regis|registers~793_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1309_combout ))))

	.dataa(\FD|Banco_Regis|registers~793_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~1049_q ),
	.datad(\FD|Banco_Regis|registers~1309_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1310_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1310 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1306 (
// Equation(s):
// \FD|Banco_Regis|registers~1306_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~697_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & 
// (\FD|Banco_Regis|registers~569_q ))))

	.dataa(\FD|Banco_Regis|registers~569_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~697_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1306_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1306 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1307 (
// Equation(s):
// \FD|Banco_Regis|registers~1307_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1306_combout  & (\FD|Banco_Regis|registers~953_q )) # (!\FD|Banco_Regis|registers~1306_combout  & 
// ((\FD|Banco_Regis|registers~825_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1306_combout ))))

	.dataa(\FD|Banco_Regis|registers~953_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~825_q ),
	.datad(\FD|Banco_Regis|registers~1306_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1307_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1307 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1304 (
// Equation(s):
// \FD|Banco_Regis|registers~1304_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~761_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & 
// (\FD|Banco_Regis|registers~633_q ))))

	.dataa(\FD|Banco_Regis|registers~633_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~761_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1304_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1304 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1305 (
// Equation(s):
// \FD|Banco_Regis|registers~1305_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1304_combout  & (\FD|Banco_Regis|registers~1017_q )) # (!\FD|Banco_Regis|registers~1304_combout  & 
// ((\FD|Banco_Regis|registers~889_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1304_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\FD|Banco_Regis|registers~1017_q ),
	.datac(\FD|Banco_Regis|registers~889_q ),
	.datad(\FD|Banco_Regis|registers~1304_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1305_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1305 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1308 (
// Equation(s):
// \FD|Banco_Regis|registers~1308_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1305_combout ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (\FD|Banco_Regis|registers~1307_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~1307_combout ),
	.datad(\FD|Banco_Regis|registers~1305_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1308_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1308 .lut_mask = 16'hDC98;
defparam \FD|Banco_Regis|registers~1308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1311 (
// Equation(s):
// \FD|Banco_Regis|registers~1311_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1308_combout  & ((\FD|Banco_Regis|registers~1310_combout ))) # (!\FD|Banco_Regis|registers~1308_combout  & 
// (\FD|Banco_Regis|registers~1303_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1308_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~1303_combout ),
	.datac(\FD|Banco_Regis|registers~1310_combout ),
	.datad(\FD|Banco_Regis|registers~1308_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1311_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1311 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N4
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg2[19]~12 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg2[19]~12_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & (((\FD|Banco_Regis|registers~1311_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & 
// (!\FD|Banco_Regis|Equal1~0_combout  & (\FD|Banco_Regis|registers~1321_combout )))

	.dataa(\FD|Banco_Regis|Equal1~0_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20 ),
	.datac(\FD|Banco_Regis|registers~1321_combout ),
	.datad(\FD|Banco_Regis|registers~1311_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg2[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg2[19]~12 .lut_mask = 16'hDC10;
defparam \FD|Banco_Regis|DadoLidoReg2[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y35_N5
dffeas \FD|Registrador_pipeline2|DOUT[61] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg2[19]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [61]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[61] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N26
cycloneive_lcell_comb \FD|Registrador_pipeline3|DOUT[24]~feeder (
// Equation(s):
// \FD|Registrador_pipeline3|DOUT[24]~feeder_combout  = \FD|Registrador_pipeline2|DOUT [61]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline2|DOUT [61]),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline3|DOUT[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[24]~feeder .lut_mask = 16'hFF00;
defparam \FD|Registrador_pipeline3|DOUT[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N27
dffeas \FD|Registrador_pipeline3|DOUT[24] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline3|DOUT[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[24] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N10
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[48]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[48]~feeder .lut_mask = 16'hFFFF;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N11
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[48] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [48]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N8
cycloneive_lcell_comb \FD|Mem_dados|Memoria~55 (
// Equation(s):
// \FD|Mem_dados|Memoria~55_combout  = (\FD|Mem_dados|Memoria~41_combout  & (\FD|Mem_dados|Memoria_rtl_0_bypass [47])) # (!\FD|Mem_dados|Memoria~41_combout  & ((\FD|Mem_dados|Memoria_rtl_0_bypass [48] & 
// ((\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a18 ))) # (!\FD|Mem_dados|Memoria_rtl_0_bypass [48] & (\FD|Mem_dados|Memoria_rtl_0_bypass [47]))))

	.dataa(\FD|Mem_dados|Memoria~41_combout ),
	.datab(\FD|Mem_dados|Memoria_rtl_0_bypass [47]),
	.datac(\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\FD|Mem_dados|Memoria_rtl_0_bypass [48]),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria~55_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria~55 .lut_mask = 16'hD8CC;
defparam \FD|Mem_dados|Memoria~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N9
dffeas \FD|Registrador_pipeline4|DOUT[55] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FD|Registrador_pipeline3|DOUT [103]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [55]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[55] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N18
cycloneive_lcell_comb \FD|muxDepoisULA|X[18]~13 (
// Equation(s):
// \FD|muxDepoisULA|X[18]~13_combout  = (\FD|Registrador_pipeline4|DOUT [69] & ((\FD|Registrador_pipeline4|DOUT [55]))) # (!\FD|Registrador_pipeline4|DOUT [69] & (\FD|Registrador_pipeline4|DOUT [23]))

	.dataa(gnd),
	.datab(\FD|Registrador_pipeline4|DOUT [69]),
	.datac(\FD|Registrador_pipeline4|DOUT [23]),
	.datad(\FD|Registrador_pipeline4|DOUT [55]),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[18]~13 .lut_mask = 16'hFC30;
defparam \FD|muxDepoisULA|X[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~536feeder (
// Equation(s):
// \FD|Banco_Regis|registers~536feeder_combout  = \FD|muxDepoisULA|X[18]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[18]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~536feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~536feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~536feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N23
dffeas \FD|Banco_Regis|registers~536 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~536feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~536_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~536 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~536 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1339 (
// Equation(s):
// \FD|Banco_Regis|registers~1339_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~504_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// (\FD|Banco_Regis|registers~440_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~440_q ),
	.datac(\FD|Banco_Regis|registers~504_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1339_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1339 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1340 (
// Equation(s):
// \FD|Banco_Regis|registers~1340_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1339_combout  & (\FD|Banco_Regis|registers~536_q )) # (!\FD|Banco_Regis|registers~1339_combout  & 
// ((\FD|Banco_Regis|registers~472_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1339_combout ))))

	.dataa(\FD|Banco_Regis|registers~536_q ),
	.datab(\FD|Banco_Regis|registers~472_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\FD|Banco_Regis|registers~1339_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1340_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1340 .lut_mask = 16'hAFC0;
defparam \FD|Banco_Regis|registers~1340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1336 (
// Equation(s):
// \FD|Banco_Regis|registers~1336_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~88_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~56_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Banco_Regis|registers~88_q ),
	.datab(\FD|Banco_Regis|registers~56_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1336_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1336 .lut_mask = 16'hF0AC;
defparam \FD|Banco_Regis|registers~1336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1337 (
// Equation(s):
// \FD|Banco_Regis|registers~1337_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1336_combout  & (\FD|Banco_Regis|registers~152_q )) # (!\FD|Banco_Regis|registers~1336_combout  & 
// ((\FD|Banco_Regis|registers~120_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1336_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~152_q ),
	.datac(\FD|Banco_Regis|registers~120_q ),
	.datad(\FD|Banco_Regis|registers~1336_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1337_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1337 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1334 (
// Equation(s):
// \FD|Banco_Regis|registers~1334_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~248_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// (\FD|Banco_Regis|registers~184_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~184_q ),
	.datac(\FD|Banco_Regis|registers~248_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1334_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1334 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1335 (
// Equation(s):
// \FD|Banco_Regis|registers~1335_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1334_combout  & (\FD|Banco_Regis|registers~280_q )) # (!\FD|Banco_Regis|registers~1334_combout  & 
// ((\FD|Banco_Regis|registers~216_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1334_combout ))))

	.dataa(\FD|Banco_Regis|registers~280_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~216_q ),
	.datad(\FD|Banco_Regis|registers~1334_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1335_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1335 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1338 (
// Equation(s):
// \FD|Banco_Regis|registers~1338_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ) # (\FD|Banco_Regis|registers~1335_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Banco_Regis|registers~1337_combout  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~1337_combout ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\FD|Banco_Regis|registers~1335_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1338_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1338 .lut_mask = 16'hAEA4;
defparam \FD|Banco_Regis|registers~1338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1332 (
// Equation(s):
// \FD|Banco_Regis|registers~1332_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~344_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~312_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~344_q ),
	.datad(\FD|Banco_Regis|registers~312_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1332_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1332 .lut_mask = 16'hD9C8;
defparam \FD|Banco_Regis|registers~1332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1333 (
// Equation(s):
// \FD|Banco_Regis|registers~1333_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1332_combout  & ((\FD|Banco_Regis|registers~408_q ))) # (!\FD|Banco_Regis|registers~1332_combout  & 
// (\FD|Banco_Regis|registers~376_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1332_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~376_q ),
	.datac(\FD|Banco_Regis|registers~408_q ),
	.datad(\FD|Banco_Regis|registers~1332_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1333_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1333 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1341 (
// Equation(s):
// \FD|Banco_Regis|registers~1341_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1338_combout  & (\FD|Banco_Regis|registers~1340_combout )) # (!\FD|Banco_Regis|registers~1338_combout  & 
// ((\FD|Banco_Regis|registers~1333_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1338_combout ))))

	.dataa(\FD|Banco_Regis|registers~1340_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~1338_combout ),
	.datad(\FD|Banco_Regis|registers~1333_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1341_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1341 .lut_mask = 16'hBCB0;
defparam \FD|Banco_Regis|registers~1341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1324 (
// Equation(s):
// \FD|Banco_Regis|registers~1324_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~728_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & 
// (\FD|Banco_Regis|registers~600_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\FD|Banco_Regis|registers~600_q ),
	.datac(\FD|Banco_Regis|registers~728_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1324_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1324 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1325 (
// Equation(s):
// \FD|Banco_Regis|registers~1325_combout  = (\FD|Banco_Regis|registers~1324_combout  & ((\FD|Banco_Regis|registers~984_q ) # ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # (!\FD|Banco_Regis|registers~1324_combout  & 
// (((\FD|Banco_Regis|registers~856_q  & \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\FD|Banco_Regis|registers~1324_combout ),
	.datab(\FD|Banco_Regis|registers~984_q ),
	.datac(\FD|Banco_Regis|registers~856_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1325_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1325 .lut_mask = 16'hD8AA;
defparam \FD|Banco_Regis|registers~1325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1326 (
// Equation(s):
// \FD|Banco_Regis|registers~1326_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~824_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// (\FD|Banco_Regis|registers~568_q ))))

	.dataa(\FD|Banco_Regis|registers~568_q ),
	.datab(\FD|Banco_Regis|registers~824_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1326_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1326 .lut_mask = 16'hFC0A;
defparam \FD|Banco_Regis|registers~1326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1327 (
// Equation(s):
// \FD|Banco_Regis|registers~1327_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1326_combout  & (\FD|Banco_Regis|registers~952_q )) # (!\FD|Banco_Regis|registers~1326_combout  & 
// ((\FD|Banco_Regis|registers~696_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1326_combout ))))

	.dataa(\FD|Banco_Regis|registers~952_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~696_q ),
	.datad(\FD|Banco_Regis|registers~1326_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1327_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1327 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1328 (
// Equation(s):
// \FD|Banco_Regis|registers~1328_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ) # ((\FD|Banco_Regis|registers~1325_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1327_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~1325_combout ),
	.datad(\FD|Banco_Regis|registers~1327_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1328_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1328 .lut_mask = 16'hB9A8;
defparam \FD|Banco_Regis|registers~1328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1329 (
// Equation(s):
// \FD|Banco_Regis|registers~1329_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~792_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~664_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\FD|Banco_Regis|registers~792_q ),
	.datab(\FD|Banco_Regis|registers~664_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1329_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1329 .lut_mask = 16'hF0AC;
defparam \FD|Banco_Regis|registers~1329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1330 (
// Equation(s):
// \FD|Banco_Regis|registers~1330_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1329_combout  & ((\FD|Banco_Regis|registers~1048_q ))) # (!\FD|Banco_Regis|registers~1329_combout  & 
// (\FD|Banco_Regis|registers~920_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1329_combout ))))

	.dataa(\FD|Banco_Regis|registers~920_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~1048_q ),
	.datad(\FD|Banco_Regis|registers~1329_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1330_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1330 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1322 (
// Equation(s):
// \FD|Banco_Regis|registers~1322_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~888_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (\FD|Banco_Regis|registers~632_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\FD|Banco_Regis|registers~632_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~888_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1322_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1322 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1323 (
// Equation(s):
// \FD|Banco_Regis|registers~1323_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1322_combout  & ((\FD|Banco_Regis|registers~1016_q ))) # (!\FD|Banco_Regis|registers~1322_combout  & 
// (\FD|Banco_Regis|registers~760_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1322_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~760_q ),
	.datac(\FD|Banco_Regis|registers~1016_q ),
	.datad(\FD|Banco_Regis|registers~1322_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1323_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1323 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1331 (
// Equation(s):
// \FD|Banco_Regis|registers~1331_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1328_combout  & (\FD|Banco_Regis|registers~1330_combout )) # (!\FD|Banco_Regis|registers~1328_combout  & 
// ((\FD|Banco_Regis|registers~1323_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (\FD|Banco_Regis|registers~1328_combout ))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~1328_combout ),
	.datac(\FD|Banco_Regis|registers~1330_combout ),
	.datad(\FD|Banco_Regis|registers~1323_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1331_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1331 .lut_mask = 16'hE6C4;
defparam \FD|Banco_Regis|registers~1331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N0
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg2[18]~13 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg2[18]~13_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & (((\FD|Banco_Regis|registers~1331_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & 
// (!\FD|Banco_Regis|Equal1~0_combout  & (\FD|Banco_Regis|registers~1341_combout )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20 ),
	.datab(\FD|Banco_Regis|Equal1~0_combout ),
	.datac(\FD|Banco_Regis|registers~1341_combout ),
	.datad(\FD|Banco_Regis|registers~1331_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg2[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg2[18]~13 .lut_mask = 16'hBA10;
defparam \FD|Banco_Regis|DadoLidoReg2[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y35_N1
dffeas \FD|Registrador_pipeline2|DOUT[60] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg2[18]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [60]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[60] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[60] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y35_N9
dffeas \FD|Registrador_pipeline3|DOUT[23] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline2|DOUT [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[23] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N6
cycloneive_lcell_comb \FD|Mem_dados|Memoria~56 (
// Equation(s):
// \FD|Mem_dados|Memoria~56_combout  = (\FD|Mem_dados|Memoria_rtl_0_bypass [46] & ((\FD|Mem_dados|Memoria~41_combout  & (\FD|Mem_dados|Memoria_rtl_0_bypass [45])) # (!\FD|Mem_dados|Memoria~41_combout  & 
// ((\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a17 ))))) # (!\FD|Mem_dados|Memoria_rtl_0_bypass [46] & (\FD|Mem_dados|Memoria_rtl_0_bypass [45]))

	.dataa(\FD|Mem_dados|Memoria_rtl_0_bypass [45]),
	.datab(\FD|Mem_dados|Memoria_rtl_0_bypass [46]),
	.datac(\FD|Mem_dados|Memoria~41_combout ),
	.datad(\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria~56_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria~56 .lut_mask = 16'hAEA2;
defparam \FD|Mem_dados|Memoria~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y35_N7
dffeas \FD|Registrador_pipeline4|DOUT[54] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FD|Registrador_pipeline3|DOUT [103]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [54]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[54] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N12
cycloneive_lcell_comb \FD|ALU|opmux|X[17]~28 (
// Equation(s):
// \FD|ALU|opmux|X[17]~28_combout  = (!\FD|UC_ULA|ULActrl[1]~6_combout  & ((\FD|Registrador_pipeline2|DOUT [91] & ((\FD|UC_ULA|ULActrl~4_combout ) # (\FD|ALU|Bnot|Add0~35_combout ))) # (!\FD|Registrador_pipeline2|DOUT [91] & (\FD|UC_ULA|ULActrl~4_combout  & 
// \FD|ALU|Bnot|Add0~35_combout ))))

	.dataa(\FD|Registrador_pipeline2|DOUT [91]),
	.datab(\FD|UC_ULA|ULActrl~4_combout ),
	.datac(\FD|ALU|Bnot|Add0~35_combout ),
	.datad(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[17]~28_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[17]~28 .lut_mask = 16'h00E8;
defparam \FD|ALU|opmux|X[17]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N16
cycloneive_lcell_comb \FD|ALU|opmux|X[17]~29 (
// Equation(s):
// \FD|ALU|opmux|X[17]~29_combout  = (\FD|ALU|opmux|X[17]~28_combout ) # ((\FD|ALU|somaSub[17]~34_combout  & (\FD|UC_ULA|ULActrl[1]~6_combout  & !\FD|UC_ULA|ULActrl~4_combout )))

	.dataa(\FD|ALU|somaSub[17]~34_combout ),
	.datab(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datac(\FD|ALU|opmux|X[17]~28_combout ),
	.datad(\FD|UC_ULA|ULActrl~4_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[17]~29_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[17]~29 .lut_mask = 16'hF0F8;
defparam \FD|ALU|opmux|X[17]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N24
cycloneive_lcell_comb \FD|Registrador_pipeline3|DOUT[54]~feeder (
// Equation(s):
// \FD|Registrador_pipeline3|DOUT[54]~feeder_combout  = \FD|ALU|opmux|X[17]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|ALU|opmux|X[17]~29_combout ),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline3|DOUT[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[54]~feeder .lut_mask = 16'hFF00;
defparam \FD|Registrador_pipeline3|DOUT[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y36_N25
dffeas \FD|Registrador_pipeline3|DOUT[54] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline3|DOUT[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [54]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[54] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N28
cycloneive_lcell_comb \FD|Registrador_pipeline4|DOUT[22]~feeder (
// Equation(s):
// \FD|Registrador_pipeline4|DOUT[22]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [54]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline3|DOUT [54]),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline4|DOUT[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[22]~feeder .lut_mask = 16'hFF00;
defparam \FD|Registrador_pipeline4|DOUT[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y36_N29
dffeas \FD|Registrador_pipeline4|DOUT[22] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline4|DOUT[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[22] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N20
cycloneive_lcell_comb \FD|muxDepoisULA|X[17]~14 (
// Equation(s):
// \FD|muxDepoisULA|X[17]~14_combout  = (\FD|Registrador_pipeline4|DOUT [69] & (\FD|Registrador_pipeline4|DOUT [54])) # (!\FD|Registrador_pipeline4|DOUT [69] & ((\FD|Registrador_pipeline4|DOUT [22])))

	.dataa(\FD|Registrador_pipeline4|DOUT [69]),
	.datab(\FD|Registrador_pipeline4|DOUT [54]),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline4|DOUT [22]),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[17]~14 .lut_mask = 16'hDD88;
defparam \FD|muxDepoisULA|X[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N15
dffeas \FD|Banco_Regis|registers~503 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[17]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~503_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~503 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~503 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1359 (
// Equation(s):
// \FD|Banco_Regis|registers~1359_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~471_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & 
// (\FD|Banco_Regis|registers~439_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~439_q ),
	.datac(\FD|Banco_Regis|registers~471_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1359_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1359 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1360 (
// Equation(s):
// \FD|Banco_Regis|registers~1360_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1359_combout  & ((\FD|Banco_Regis|registers~535_q ))) # (!\FD|Banco_Regis|registers~1359_combout  & 
// (\FD|Banco_Regis|registers~503_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1359_combout ))))

	.dataa(\FD|Banco_Regis|registers~503_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~535_q ),
	.datad(\FD|Banco_Regis|registers~1359_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1360_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1360 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1352 (
// Equation(s):
// \FD|Banco_Regis|registers~1352_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~215_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~183_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Banco_Regis|registers~183_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~215_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1352_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1352 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1353 (
// Equation(s):
// \FD|Banco_Regis|registers~1353_combout  = (\FD|Banco_Regis|registers~1352_combout  & (((\FD|Banco_Regis|registers~279_q ) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # (!\FD|Banco_Regis|registers~1352_combout  & 
// (\FD|Banco_Regis|registers~247_q  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Banco_Regis|registers~247_q ),
	.datab(\FD|Banco_Regis|registers~1352_combout ),
	.datac(\FD|Banco_Regis|registers~279_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1353_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1353 .lut_mask = 16'hE2CC;
defparam \FD|Banco_Regis|registers~1353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1354 (
// Equation(s):
// \FD|Banco_Regis|registers~1354_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~375_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// (\FD|Banco_Regis|registers~311_q ))))

	.dataa(\FD|Banco_Regis|registers~311_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~375_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1354_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1354 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1355 (
// Equation(s):
// \FD|Banco_Regis|registers~1355_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1354_combout  & (\FD|Banco_Regis|registers~407_q )) # (!\FD|Banco_Regis|registers~1354_combout  & 
// ((\FD|Banco_Regis|registers~343_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1354_combout ))))

	.dataa(\FD|Banco_Regis|registers~407_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~343_q ),
	.datad(\FD|Banco_Regis|registers~1354_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1355_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1355 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1356 (
// Equation(s):
// \FD|Banco_Regis|registers~1356_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~119_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// (\FD|Banco_Regis|registers~55_q ))))

	.dataa(\FD|Banco_Regis|registers~55_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~119_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1356_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1356 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1357 (
// Equation(s):
// \FD|Banco_Regis|registers~1357_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1356_combout  & (\FD|Banco_Regis|registers~151_q )) # (!\FD|Banco_Regis|registers~1356_combout  & 
// ((\FD|Banco_Regis|registers~87_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1356_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~151_q ),
	.datac(\FD|Banco_Regis|registers~87_q ),
	.datad(\FD|Banco_Regis|registers~1356_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1357_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1357 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1358 (
// Equation(s):
// \FD|Banco_Regis|registers~1358_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ) # ((\FD|Banco_Regis|registers~1355_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1357_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~1355_combout ),
	.datad(\FD|Banco_Regis|registers~1357_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1358_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1358 .lut_mask = 16'hB9A8;
defparam \FD|Banco_Regis|registers~1358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1361 (
// Equation(s):
// \FD|Banco_Regis|registers~1361_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1358_combout  & (\FD|Banco_Regis|registers~1360_combout )) # (!\FD|Banco_Regis|registers~1358_combout  & 
// ((\FD|Banco_Regis|registers~1353_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1358_combout ))))

	.dataa(\FD|Banco_Regis|registers~1360_combout ),
	.datab(\FD|Banco_Regis|registers~1353_combout ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\FD|Banco_Regis|registers~1358_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1361_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1361 .lut_mask = 16'hAFC0;
defparam \FD|Banco_Regis|registers~1361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1349 (
// Equation(s):
// \FD|Banco_Regis|registers~1349_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~919_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// (\FD|Banco_Regis|registers~663_q ))))

	.dataa(\FD|Banco_Regis|registers~663_q ),
	.datab(\FD|Banco_Regis|registers~919_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1349_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1349 .lut_mask = 16'hFC0A;
defparam \FD|Banco_Regis|registers~1349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1350 (
// Equation(s):
// \FD|Banco_Regis|registers~1350_combout  = (\FD|Banco_Regis|registers~1349_combout  & (((\FD|Banco_Regis|registers~1047_q ) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # (!\FD|Banco_Regis|registers~1349_combout  & 
// (\FD|Banco_Regis|registers~791_q  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\FD|Banco_Regis|registers~791_q ),
	.datab(\FD|Banco_Regis|registers~1349_combout ),
	.datac(\FD|Banco_Regis|registers~1047_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1350_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1350 .lut_mask = 16'hE2CC;
defparam \FD|Banco_Regis|registers~1350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1342 (
// Equation(s):
// \FD|Banco_Regis|registers~1342_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~855_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// (\FD|Banco_Regis|registers~599_q ))))

	.dataa(\FD|Banco_Regis|registers~599_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~855_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1342_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1342 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1343 (
// Equation(s):
// \FD|Banco_Regis|registers~1343_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1342_combout  & ((\FD|Banco_Regis|registers~983_q ))) # (!\FD|Banco_Regis|registers~1342_combout  & 
// (\FD|Banco_Regis|registers~727_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1342_combout ))))

	.dataa(\FD|Banco_Regis|registers~727_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~983_q ),
	.datad(\FD|Banco_Regis|registers~1342_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1343_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1343 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1346 (
// Equation(s):
// \FD|Banco_Regis|registers~1346_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~695_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & 
// (\FD|Banco_Regis|registers~567_q ))))

	.dataa(\FD|Banco_Regis|registers~567_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~695_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1346_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1346 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1347 (
// Equation(s):
// \FD|Banco_Regis|registers~1347_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1346_combout  & (\FD|Banco_Regis|registers~951_q )) # (!\FD|Banco_Regis|registers~1346_combout  & 
// ((\FD|Banco_Regis|registers~823_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1346_combout ))))

	.dataa(\FD|Banco_Regis|registers~951_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~823_q ),
	.datad(\FD|Banco_Regis|registers~1346_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1347_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1347 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1344 (
// Equation(s):
// \FD|Banco_Regis|registers~1344_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~759_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & 
// (\FD|Banco_Regis|registers~631_q ))))

	.dataa(\FD|Banco_Regis|registers~631_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~759_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1344_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1344 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1345 (
// Equation(s):
// \FD|Banco_Regis|registers~1345_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1344_combout  & (\FD|Banco_Regis|registers~1015_q )) # (!\FD|Banco_Regis|registers~1344_combout  & 
// ((\FD|Banco_Regis|registers~887_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1344_combout ))))

	.dataa(\FD|Banco_Regis|registers~1015_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~887_q ),
	.datad(\FD|Banco_Regis|registers~1344_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1345_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1345 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1348 (
// Equation(s):
// \FD|Banco_Regis|registers~1348_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1345_combout ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (\FD|Banco_Regis|registers~1347_combout  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\FD|Banco_Regis|registers~1347_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~1345_combout ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1348_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1348 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1351 (
// Equation(s):
// \FD|Banco_Regis|registers~1351_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1348_combout  & (\FD|Banco_Regis|registers~1350_combout )) # (!\FD|Banco_Regis|registers~1348_combout  & 
// ((\FD|Banco_Regis|registers~1343_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1348_combout ))))

	.dataa(\FD|Banco_Regis|registers~1350_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~1343_combout ),
	.datad(\FD|Banco_Regis|registers~1348_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1351_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1351 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N24
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg2[17]~14 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg2[17]~14_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & (((\FD|Banco_Regis|registers~1351_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & 
// (!\FD|Banco_Regis|Equal1~0_combout  & (\FD|Banco_Regis|registers~1361_combout )))

	.dataa(\FD|Banco_Regis|Equal1~0_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20 ),
	.datac(\FD|Banco_Regis|registers~1361_combout ),
	.datad(\FD|Banco_Regis|registers~1351_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg2[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg2[17]~14 .lut_mask = 16'hDC10;
defparam \FD|Banco_Regis|DadoLidoReg2[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y35_N25
dffeas \FD|Registrador_pipeline2|DOUT[59] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg2[17]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [59]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[59] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N10
cycloneive_lcell_comb \FD|Registrador_pipeline3|DOUT[22]~feeder (
// Equation(s):
// \FD|Registrador_pipeline3|DOUT[22]~feeder_combout  = \FD|Registrador_pipeline2|DOUT [59]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline2|DOUT [59]),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline3|DOUT[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[22]~feeder .lut_mask = 16'hFF00;
defparam \FD|Registrador_pipeline3|DOUT[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y35_N11
dffeas \FD|Registrador_pipeline3|DOUT[22] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline3|DOUT[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[22] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N4
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[43]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[43]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline3|DOUT [21]),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[43]~feeder .lut_mask = 16'hFF00;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y36_N5
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[43] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[43]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [43]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N2
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[44]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[44]~feeder .lut_mask = 16'hFFFF;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y36_N3
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[44] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [44]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N0
cycloneive_lcell_comb \FD|Mem_dados|Memoria~57 (
// Equation(s):
// \FD|Mem_dados|Memoria~57_combout  = (\FD|Mem_dados|Memoria~41_combout  & (((\FD|Mem_dados|Memoria_rtl_0_bypass [43])))) # (!\FD|Mem_dados|Memoria~41_combout  & ((\FD|Mem_dados|Memoria_rtl_0_bypass [44] & 
// (\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a16 )) # (!\FD|Mem_dados|Memoria_rtl_0_bypass [44] & ((\FD|Mem_dados|Memoria_rtl_0_bypass [43])))))

	.dataa(\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Mem_dados|Memoria~41_combout ),
	.datac(\FD|Mem_dados|Memoria_rtl_0_bypass [43]),
	.datad(\FD|Mem_dados|Memoria_rtl_0_bypass [44]),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria~57_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria~57 .lut_mask = 16'hE2F0;
defparam \FD|Mem_dados|Memoria~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y36_N1
dffeas \FD|Registrador_pipeline4|DOUT[53] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FD|Registrador_pipeline3|DOUT [103]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [53]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[53] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N8
cycloneive_lcell_comb \FD|muxDepoisULA|X[16]~15 (
// Equation(s):
// \FD|muxDepoisULA|X[16]~15_combout  = (\FD|Registrador_pipeline4|DOUT [69] & ((\FD|Registrador_pipeline4|DOUT [53]))) # (!\FD|Registrador_pipeline4|DOUT [69] & (\FD|Registrador_pipeline4|DOUT [21]))

	.dataa(gnd),
	.datab(\FD|Registrador_pipeline4|DOUT [69]),
	.datac(\FD|Registrador_pipeline4|DOUT [21]),
	.datad(\FD|Registrador_pipeline4|DOUT [53]),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[16]~15 .lut_mask = 16'hFC30;
defparam \FD|muxDepoisULA|X[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~470feeder (
// Equation(s):
// \FD|Banco_Regis|registers~470feeder_combout  = \FD|muxDepoisULA|X[16]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[16]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~470feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~470feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~470feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N11
dffeas \FD|Banco_Regis|registers~470 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~470feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~470_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~470 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~470 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1379 (
// Equation(s):
// \FD|Banco_Regis|registers~1379_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~502_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// (\FD|Banco_Regis|registers~438_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~438_q ),
	.datac(\FD|Banco_Regis|registers~502_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1379_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1379 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1380 (
// Equation(s):
// \FD|Banco_Regis|registers~1380_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1379_combout  & ((\FD|Banco_Regis|registers~534_q ))) # (!\FD|Banco_Regis|registers~1379_combout  & 
// (\FD|Banco_Regis|registers~470_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1379_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~470_q ),
	.datac(\FD|Banco_Regis|registers~534_q ),
	.datad(\FD|Banco_Regis|registers~1379_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1380_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1380 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1372 (
// Equation(s):
// \FD|Banco_Regis|registers~1372_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~342_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~310_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~310_q ),
	.datac(\FD|Banco_Regis|registers~342_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1372_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1372 .lut_mask = 16'hAAE4;
defparam \FD|Banco_Regis|registers~1372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1373 (
// Equation(s):
// \FD|Banco_Regis|registers~1373_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1372_combout  & ((\FD|Banco_Regis|registers~406_q ))) # (!\FD|Banco_Regis|registers~1372_combout  & 
// (\FD|Banco_Regis|registers~374_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1372_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~374_q ),
	.datac(\FD|Banco_Regis|registers~406_q ),
	.datad(\FD|Banco_Regis|registers~1372_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1373_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1373 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1374 (
// Equation(s):
// \FD|Banco_Regis|registers~1374_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (\FD|Banco_Regis|registers~246_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// ((\FD|Banco_Regis|registers~182_q )))))

	.dataa(\FD|Banco_Regis|registers~246_q ),
	.datab(\FD|Banco_Regis|registers~182_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1374_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1374 .lut_mask = 16'hFA0C;
defparam \FD|Banco_Regis|registers~1374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1375 (
// Equation(s):
// \FD|Banco_Regis|registers~1375_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1374_combout  & (\FD|Banco_Regis|registers~278_q )) # (!\FD|Banco_Regis|registers~1374_combout  & 
// ((\FD|Banco_Regis|registers~214_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1374_combout ))))

	.dataa(\FD|Banco_Regis|registers~278_q ),
	.datab(\FD|Banco_Regis|registers~214_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\FD|Banco_Regis|registers~1374_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1375_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1375 .lut_mask = 16'hAFC0;
defparam \FD|Banco_Regis|registers~1375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1376 (
// Equation(s):
// \FD|Banco_Regis|registers~1376_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~86_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~54_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~54_q ),
	.datac(\FD|Banco_Regis|registers~86_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1376_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1376 .lut_mask = 16'hAAE4;
defparam \FD|Banco_Regis|registers~1376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1377 (
// Equation(s):
// \FD|Banco_Regis|registers~1377_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1376_combout  & (\FD|Banco_Regis|registers~150_q )) # (!\FD|Banco_Regis|registers~1376_combout  & 
// ((\FD|Banco_Regis|registers~118_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1376_combout ))))

	.dataa(\FD|Banco_Regis|registers~150_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~118_q ),
	.datad(\FD|Banco_Regis|registers~1376_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1377_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1377 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1378 (
// Equation(s):
// \FD|Banco_Regis|registers~1378_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ) # ((\FD|Banco_Regis|registers~1375_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1377_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~1375_combout ),
	.datad(\FD|Banco_Regis|registers~1377_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1378_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1378 .lut_mask = 16'hB9A8;
defparam \FD|Banco_Regis|registers~1378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1381 (
// Equation(s):
// \FD|Banco_Regis|registers~1381_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1378_combout  & (\FD|Banco_Regis|registers~1380_combout )) # (!\FD|Banco_Regis|registers~1378_combout  & 
// ((\FD|Banco_Regis|registers~1373_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1378_combout ))))

	.dataa(\FD|Banco_Regis|registers~1380_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~1373_combout ),
	.datad(\FD|Banco_Regis|registers~1378_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1381_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1381 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1362 (
// Equation(s):
// \FD|Banco_Regis|registers~1362_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~886_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// (\FD|Banco_Regis|registers~630_q ))))

	.dataa(\FD|Banco_Regis|registers~630_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~886_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1362_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1362 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1363 (
// Equation(s):
// \FD|Banco_Regis|registers~1363_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1362_combout  & ((\FD|Banco_Regis|registers~1014_q ))) # (!\FD|Banco_Regis|registers~1362_combout  & 
// (\FD|Banco_Regis|registers~758_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1362_combout ))))

	.dataa(\FD|Banco_Regis|registers~758_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~1014_q ),
	.datad(\FD|Banco_Regis|registers~1362_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1363_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1363 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1369 (
// Equation(s):
// \FD|Banco_Regis|registers~1369_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~790_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Banco_Regis|registers~662_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~662_q ),
	.datac(\FD|Banco_Regis|registers~790_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1369_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1369 .lut_mask = 16'hAAE4;
defparam \FD|Banco_Regis|registers~1369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1370 (
// Equation(s):
// \FD|Banco_Regis|registers~1370_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1369_combout  & ((\FD|Banco_Regis|registers~1046_q ))) # (!\FD|Banco_Regis|registers~1369_combout  & 
// (\FD|Banco_Regis|registers~918_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1369_combout ))))

	.dataa(\FD|Banco_Regis|registers~918_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~1046_q ),
	.datad(\FD|Banco_Regis|registers~1369_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1370_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1370 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1366 (
// Equation(s):
// \FD|Banco_Regis|registers~1366_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (\FD|Banco_Regis|registers~822_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// ((\FD|Banco_Regis|registers~566_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~822_q ),
	.datac(\FD|Banco_Regis|registers~566_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1366_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1366 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~1366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1367 (
// Equation(s):
// \FD|Banco_Regis|registers~1367_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1366_combout  & (\FD|Banco_Regis|registers~950_q )) # (!\FD|Banco_Regis|registers~1366_combout  & 
// ((\FD|Banco_Regis|registers~694_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1366_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~950_q ),
	.datac(\FD|Banco_Regis|registers~694_q ),
	.datad(\FD|Banco_Regis|registers~1366_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1367_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1367 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1364 (
// Equation(s):
// \FD|Banco_Regis|registers~1364_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~726_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Banco_Regis|registers~598_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\FD|Banco_Regis|registers~598_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~726_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1364_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1364 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1365 (
// Equation(s):
// \FD|Banco_Regis|registers~1365_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1364_combout  & ((\FD|Banco_Regis|registers~982_q ))) # (!\FD|Banco_Regis|registers~1364_combout  & 
// (\FD|Banco_Regis|registers~854_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1364_combout ))))

	.dataa(\FD|Banco_Regis|registers~854_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~982_q ),
	.datad(\FD|Banco_Regis|registers~1364_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1365_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1365 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1368 (
// Equation(s):
// \FD|Banco_Regis|registers~1368_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ) # ((\FD|Banco_Regis|registers~1365_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (\FD|Banco_Regis|registers~1367_combout )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~1367_combout ),
	.datad(\FD|Banco_Regis|registers~1365_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1368_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1368 .lut_mask = 16'hBA98;
defparam \FD|Banco_Regis|registers~1368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1371 (
// Equation(s):
// \FD|Banco_Regis|registers~1371_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1368_combout  & ((\FD|Banco_Regis|registers~1370_combout ))) # (!\FD|Banco_Regis|registers~1368_combout  & 
// (\FD|Banco_Regis|registers~1363_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1368_combout ))))

	.dataa(\FD|Banco_Regis|registers~1363_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~1370_combout ),
	.datad(\FD|Banco_Regis|registers~1368_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1371_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1371 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N18
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg2[16]~15 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg2[16]~15_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & (((\FD|Banco_Regis|registers~1371_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & 
// (!\FD|Banco_Regis|Equal1~0_combout  & (\FD|Banco_Regis|registers~1381_combout )))

	.dataa(\FD|Banco_Regis|Equal1~0_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20 ),
	.datac(\FD|Banco_Regis|registers~1381_combout ),
	.datad(\FD|Banco_Regis|registers~1371_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg2[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg2[16]~15 .lut_mask = 16'hDC10;
defparam \FD|Banco_Regis|DadoLidoReg2[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y35_N19
dffeas \FD|Registrador_pipeline2|DOUT[58] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg2[16]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [58]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[58] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N10
cycloneive_lcell_comb \FD|Registrador_pipeline3|DOUT[21]~feeder (
// Equation(s):
// \FD|Registrador_pipeline3|DOUT[21]~feeder_combout  = \FD|Registrador_pipeline2|DOUT [58]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline2|DOUT [58]),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline3|DOUT[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[21]~feeder .lut_mask = 16'hFF00;
defparam \FD|Registrador_pipeline3|DOUT[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y36_N11
dffeas \FD|Registrador_pipeline3|DOUT[21] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline3|DOUT[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[21] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N24
cycloneive_lcell_comb \FD|Mem_dados|Memoria~58 (
// Equation(s):
// \FD|Mem_dados|Memoria~58_combout  = (\FD|Mem_dados|Memoria~41_combout  & (\FD|Mem_dados|Memoria_rtl_0_bypass [41])) # (!\FD|Mem_dados|Memoria~41_combout  & ((\FD|Mem_dados|Memoria_rtl_0_bypass [42] & 
// ((\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a15 ))) # (!\FD|Mem_dados|Memoria_rtl_0_bypass [42] & (\FD|Mem_dados|Memoria_rtl_0_bypass [41]))))

	.dataa(\FD|Mem_dados|Memoria~41_combout ),
	.datab(\FD|Mem_dados|Memoria_rtl_0_bypass [41]),
	.datac(\FD|Mem_dados|Memoria_rtl_0_bypass [42]),
	.datad(\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria~58_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria~58 .lut_mask = 16'hDC8C;
defparam \FD|Mem_dados|Memoria~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y39_N25
dffeas \FD|Registrador_pipeline4|DOUT[52] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FD|Registrador_pipeline3|DOUT [103]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [52]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[52] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N4
cycloneive_lcell_comb \FD|muxDepoisULA|X[15]~16 (
// Equation(s):
// \FD|muxDepoisULA|X[15]~16_combout  = (\FD|Registrador_pipeline4|DOUT [69] & ((\FD|Registrador_pipeline4|DOUT [52]))) # (!\FD|Registrador_pipeline4|DOUT [69] & (\FD|Registrador_pipeline4|DOUT [20]))

	.dataa(\FD|Registrador_pipeline4|DOUT [69]),
	.datab(gnd),
	.datac(\FD|Registrador_pipeline4|DOUT [20]),
	.datad(\FD|Registrador_pipeline4|DOUT [52]),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[15]~16 .lut_mask = 16'hFA50;
defparam \FD|muxDepoisULA|X[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N7
dffeas \FD|Banco_Regis|registers~981 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[15]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~981_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~981 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~981 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1382 (
// Equation(s):
// \FD|Banco_Regis|registers~1382_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~853_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// (\FD|Banco_Regis|registers~597_q ))))

	.dataa(\FD|Banco_Regis|registers~597_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~853_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1382_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1382 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1383 (
// Equation(s):
// \FD|Banco_Regis|registers~1383_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1382_combout  & (\FD|Banco_Regis|registers~981_q )) # (!\FD|Banco_Regis|registers~1382_combout  & 
// ((\FD|Banco_Regis|registers~725_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1382_combout ))))

	.dataa(\FD|Banco_Regis|registers~981_q ),
	.datab(\FD|Banco_Regis|registers~725_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\FD|Banco_Regis|registers~1382_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1383_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1383 .lut_mask = 16'hAFC0;
defparam \FD|Banco_Regis|registers~1383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1384 (
// Equation(s):
// \FD|Banco_Regis|registers~1384_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~757_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & 
// (\FD|Banco_Regis|registers~629_q ))))

	.dataa(\FD|Banco_Regis|registers~629_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~757_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1384_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1384 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1385 (
// Equation(s):
// \FD|Banco_Regis|registers~1385_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1384_combout  & (\FD|Banco_Regis|registers~1013_q )) # (!\FD|Banco_Regis|registers~1384_combout  & 
// ((\FD|Banco_Regis|registers~885_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1384_combout ))))

	.dataa(\FD|Banco_Regis|registers~1013_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~885_q ),
	.datad(\FD|Banco_Regis|registers~1384_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1385_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1385 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1386 (
// Equation(s):
// \FD|Banco_Regis|registers~1386_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~693_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & 
// (\FD|Banco_Regis|registers~565_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\FD|Banco_Regis|registers~565_q ),
	.datac(\FD|Banco_Regis|registers~693_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1386_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1386 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1387 (
// Equation(s):
// \FD|Banco_Regis|registers~1387_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1386_combout  & (\FD|Banco_Regis|registers~949_q )) # (!\FD|Banco_Regis|registers~1386_combout  & 
// ((\FD|Banco_Regis|registers~821_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1386_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\FD|Banco_Regis|registers~949_q ),
	.datac(\FD|Banco_Regis|registers~821_q ),
	.datad(\FD|Banco_Regis|registers~1386_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1387_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1387 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1388 (
// Equation(s):
// \FD|Banco_Regis|registers~1388_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (\FD|Banco_Regis|registers~1385_combout )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1387_combout )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~1385_combout ),
	.datad(\FD|Banco_Regis|registers~1387_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1388_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1388 .lut_mask = 16'hD9C8;
defparam \FD|Banco_Regis|registers~1388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1389 (
// Equation(s):
// \FD|Banco_Regis|registers~1389_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~917_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// (\FD|Banco_Regis|registers~661_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~661_q ),
	.datac(\FD|Banco_Regis|registers~917_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1389_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1389 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1390 (
// Equation(s):
// \FD|Banco_Regis|registers~1390_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1389_combout  & ((\FD|Banco_Regis|registers~1045_q ))) # (!\FD|Banco_Regis|registers~1389_combout  & 
// (\FD|Banco_Regis|registers~789_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1389_combout ))))

	.dataa(\FD|Banco_Regis|registers~789_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~1045_q ),
	.datad(\FD|Banco_Regis|registers~1389_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1390_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1390 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1391 (
// Equation(s):
// \FD|Banco_Regis|registers~1391_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1388_combout  & ((\FD|Banco_Regis|registers~1390_combout ))) # (!\FD|Banco_Regis|registers~1388_combout  & 
// (\FD|Banco_Regis|registers~1383_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1388_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~1383_combout ),
	.datac(\FD|Banco_Regis|registers~1388_combout ),
	.datad(\FD|Banco_Regis|registers~1390_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1391_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1391 .lut_mask = 16'hF858;
defparam \FD|Banco_Regis|registers~1391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1392 (
// Equation(s):
// \FD|Banco_Regis|registers~1392_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~213_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & 
// (\FD|Banco_Regis|registers~181_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~181_q ),
	.datac(\FD|Banco_Regis|registers~213_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1392_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1392 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1393 (
// Equation(s):
// \FD|Banco_Regis|registers~1393_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1392_combout  & ((\FD|Banco_Regis|registers~277_q ))) # (!\FD|Banco_Regis|registers~1392_combout  & 
// (\FD|Banco_Regis|registers~245_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1392_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~245_q ),
	.datac(\FD|Banco_Regis|registers~277_q ),
	.datad(\FD|Banco_Regis|registers~1392_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1393_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1393 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1399 (
// Equation(s):
// \FD|Banco_Regis|registers~1399_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~469_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~437_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Banco_Regis|registers~437_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~469_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1399_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1399 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1400 (
// Equation(s):
// \FD|Banco_Regis|registers~1400_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1399_combout  & (\FD|Banco_Regis|registers~533_q )) # (!\FD|Banco_Regis|registers~1399_combout  & 
// ((\FD|Banco_Regis|registers~501_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1399_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~533_q ),
	.datac(\FD|Banco_Regis|registers~501_q ),
	.datad(\FD|Banco_Regis|registers~1399_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1400_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1400 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1396 (
// Equation(s):
// \FD|Banco_Regis|registers~1396_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~117_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (\FD|Banco_Regis|registers~53_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\FD|Banco_Regis|registers~53_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~117_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1396_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1396 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1397 (
// Equation(s):
// \FD|Banco_Regis|registers~1397_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1396_combout  & ((\FD|Banco_Regis|registers~149_q ))) # (!\FD|Banco_Regis|registers~1396_combout  & 
// (\FD|Banco_Regis|registers~85_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1396_combout ))))

	.dataa(\FD|Banco_Regis|registers~85_q ),
	.datab(\FD|Banco_Regis|registers~149_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\FD|Banco_Regis|registers~1396_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1397_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1397 .lut_mask = 16'hCFA0;
defparam \FD|Banco_Regis|registers~1397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1394 (
// Equation(s):
// \FD|Banco_Regis|registers~1394_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~373_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// (\FD|Banco_Regis|registers~309_q ))))

	.dataa(\FD|Banco_Regis|registers~309_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~373_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1394_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1394 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1395 (
// Equation(s):
// \FD|Banco_Regis|registers~1395_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1394_combout  & (\FD|Banco_Regis|registers~405_q )) # (!\FD|Banco_Regis|registers~1394_combout  & 
// ((\FD|Banco_Regis|registers~341_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1394_combout ))))

	.dataa(\FD|Banco_Regis|registers~405_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~341_q ),
	.datad(\FD|Banco_Regis|registers~1394_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1395_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1395 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1398 (
// Equation(s):
// \FD|Banco_Regis|registers~1398_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ) # (\FD|Banco_Regis|registers~1395_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (\FD|Banco_Regis|registers~1397_combout  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\FD|Banco_Regis|registers~1397_combout ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\FD|Banco_Regis|registers~1395_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1398_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1398 .lut_mask = 16'hAEA4;
defparam \FD|Banco_Regis|registers~1398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1401 (
// Equation(s):
// \FD|Banco_Regis|registers~1401_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1398_combout  & ((\FD|Banco_Regis|registers~1400_combout ))) # (!\FD|Banco_Regis|registers~1398_combout  & 
// (\FD|Banco_Regis|registers~1393_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1398_combout ))))

	.dataa(\FD|Banco_Regis|registers~1393_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~1400_combout ),
	.datad(\FD|Banco_Regis|registers~1398_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1401_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1401 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N24
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg2[15]~16 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg2[15]~16_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & (((\FD|Banco_Regis|registers~1391_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & 
// (!\FD|Banco_Regis|Equal1~0_combout  & ((\FD|Banco_Regis|registers~1401_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20 ),
	.datab(\FD|Banco_Regis|Equal1~0_combout ),
	.datac(\FD|Banco_Regis|registers~1391_combout ),
	.datad(\FD|Banco_Regis|registers~1401_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg2[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg2[15]~16 .lut_mask = 16'hB1A0;
defparam \FD|Banco_Regis|DadoLidoReg2[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y35_N25
dffeas \FD|Registrador_pipeline2|DOUT[57] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg2[15]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [57]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[57] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N24
cycloneive_lcell_comb \FD|Registrador_pipeline3|DOUT[20]~feeder (
// Equation(s):
// \FD|Registrador_pipeline3|DOUT[20]~feeder_combout  = \FD|Registrador_pipeline2|DOUT [57]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline2|DOUT [57]),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline3|DOUT[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[20]~feeder .lut_mask = 16'hFF00;
defparam \FD|Registrador_pipeline3|DOUT[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N25
dffeas \FD|Registrador_pipeline3|DOUT[20] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline3|DOUT[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[20] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N0
cycloneive_lcell_comb \FD|Mem_dados|Memoria~59 (
// Equation(s):
// \FD|Mem_dados|Memoria~59_combout  = (\FD|Mem_dados|Memoria_rtl_0_bypass [40] & ((\FD|Mem_dados|Memoria~41_combout  & (\FD|Mem_dados|Memoria_rtl_0_bypass [39])) # (!\FD|Mem_dados|Memoria~41_combout  & 
// ((\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a14 ))))) # (!\FD|Mem_dados|Memoria_rtl_0_bypass [40] & (\FD|Mem_dados|Memoria_rtl_0_bypass [39]))

	.dataa(\FD|Mem_dados|Memoria_rtl_0_bypass [40]),
	.datab(\FD|Mem_dados|Memoria_rtl_0_bypass [39]),
	.datac(\FD|Mem_dados|Memoria~41_combout ),
	.datad(\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria~59_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria~59 .lut_mask = 16'hCEC4;
defparam \FD|Mem_dados|Memoria~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y39_N1
dffeas \FD|Registrador_pipeline4|DOUT[51] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FD|Registrador_pipeline3|DOUT [103]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [51]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[51] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N28
cycloneive_lcell_comb \FD|ALU|opmux|X[14]~34 (
// Equation(s):
// \FD|ALU|opmux|X[14]~34_combout  = (!\FD|UC_ULA|ULActrl[1]~6_combout  & ((\FD|UC_ULA|ULActrl~4_combout  & ((\FD|ALU|Bnot|Add0~29_combout ) # (\FD|Registrador_pipeline2|DOUT [88]))) # (!\FD|UC_ULA|ULActrl~4_combout  & (\FD|ALU|Bnot|Add0~29_combout  & 
// \FD|Registrador_pipeline2|DOUT [88]))))

	.dataa(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datab(\FD|UC_ULA|ULActrl~4_combout ),
	.datac(\FD|ALU|Bnot|Add0~29_combout ),
	.datad(\FD|Registrador_pipeline2|DOUT [88]),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[14]~34_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[14]~34 .lut_mask = 16'h5440;
defparam \FD|ALU|opmux|X[14]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N14
cycloneive_lcell_comb \FD|ALU|opmux|X[14]~35 (
// Equation(s):
// \FD|ALU|opmux|X[14]~35_combout  = (\FD|ALU|opmux|X[14]~34_combout ) # ((\FD|UC_ULA|ULActrl[1]~6_combout  & (!\FD|UC_ULA|ULActrl~4_combout  & \FD|ALU|somaSub[14]~28_combout )))

	.dataa(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datab(\FD|UC_ULA|ULActrl~4_combout ),
	.datac(\FD|ALU|opmux|X[14]~34_combout ),
	.datad(\FD|ALU|somaSub[14]~28_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[14]~35_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[14]~35 .lut_mask = 16'hF2F0;
defparam \FD|ALU|opmux|X[14]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y40_N15
dffeas \FD|Registrador_pipeline3|DOUT[51] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|ALU|opmux|X[14]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [51]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[51] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[51] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y40_N1
dffeas \FD|Registrador_pipeline4|DOUT[19] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline3|DOUT [51]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[19] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N14
cycloneive_lcell_comb \FD|muxDepoisULA|X[14]~17 (
// Equation(s):
// \FD|muxDepoisULA|X[14]~17_combout  = (\FD|Registrador_pipeline4|DOUT [69] & (\FD|Registrador_pipeline4|DOUT [51])) # (!\FD|Registrador_pipeline4|DOUT [69] & ((\FD|Registrador_pipeline4|DOUT [19])))

	.dataa(gnd),
	.datab(\FD|Registrador_pipeline4|DOUT [51]),
	.datac(\FD|Registrador_pipeline4|DOUT [69]),
	.datad(\FD|Registrador_pipeline4|DOUT [19]),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[14]~17 .lut_mask = 16'hCFC0;
defparam \FD|muxDepoisULA|X[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N31
dffeas \FD|Banco_Regis|registers~756 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[14]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~756_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~756 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~756 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1402 (
// Equation(s):
// \FD|Banco_Regis|registers~1402_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~884_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// (\FD|Banco_Regis|registers~628_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~628_q ),
	.datac(\FD|Banco_Regis|registers~884_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1402_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1402 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1403 (
// Equation(s):
// \FD|Banco_Regis|registers~1403_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1402_combout  & ((\FD|Banco_Regis|registers~1012_q ))) # (!\FD|Banco_Regis|registers~1402_combout  & 
// (\FD|Banco_Regis|registers~756_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1402_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~756_q ),
	.datac(\FD|Banco_Regis|registers~1012_q ),
	.datad(\FD|Banco_Regis|registers~1402_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1403_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1403 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1406 (
// Equation(s):
// \FD|Banco_Regis|registers~1406_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~820_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// (\FD|Banco_Regis|registers~564_q ))))

	.dataa(\FD|Banco_Regis|registers~564_q ),
	.datab(\FD|Banco_Regis|registers~820_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1406_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1406 .lut_mask = 16'hFC0A;
defparam \FD|Banco_Regis|registers~1406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1407 (
// Equation(s):
// \FD|Banco_Regis|registers~1407_combout  = (\FD|Banco_Regis|registers~1406_combout  & ((\FD|Banco_Regis|registers~948_q ) # ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # (!\FD|Banco_Regis|registers~1406_combout  & 
// (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & \FD|Banco_Regis|registers~692_q ))))

	.dataa(\FD|Banco_Regis|registers~948_q ),
	.datab(\FD|Banco_Regis|registers~1406_combout ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\FD|Banco_Regis|registers~692_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1407_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1407 .lut_mask = 16'hBC8C;
defparam \FD|Banco_Regis|registers~1407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1404 (
// Equation(s):
// \FD|Banco_Regis|registers~1404_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~724_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & 
// (\FD|Banco_Regis|registers~596_q ))))

	.dataa(\FD|Banco_Regis|registers~596_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~724_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1404_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1404 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1405 (
// Equation(s):
// \FD|Banco_Regis|registers~1405_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1404_combout  & (\FD|Banco_Regis|registers~980_q )) # (!\FD|Banco_Regis|registers~1404_combout  & 
// ((\FD|Banco_Regis|registers~852_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1404_combout ))))

	.dataa(\FD|Banco_Regis|registers~980_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~852_q ),
	.datad(\FD|Banco_Regis|registers~1404_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1405_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1405 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1408 (
// Equation(s):
// \FD|Banco_Regis|registers~1408_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ) # (\FD|Banco_Regis|registers~1405_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~1407_combout  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~1407_combout ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\FD|Banco_Regis|registers~1405_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1408_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1408 .lut_mask = 16'hAEA4;
defparam \FD|Banco_Regis|registers~1408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1409 (
// Equation(s):
// \FD|Banco_Regis|registers~1409_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~788_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & 
// (\FD|Banco_Regis|registers~660_q ))))

	.dataa(\FD|Banco_Regis|registers~660_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~788_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1409_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1409 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1410 (
// Equation(s):
// \FD|Banco_Regis|registers~1410_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1409_combout  & ((\FD|Banco_Regis|registers~1044_q ))) # (!\FD|Banco_Regis|registers~1409_combout  & 
// (\FD|Banco_Regis|registers~916_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1409_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\FD|Banco_Regis|registers~916_q ),
	.datac(\FD|Banco_Regis|registers~1044_q ),
	.datad(\FD|Banco_Regis|registers~1409_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1410_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1410 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1411 (
// Equation(s):
// \FD|Banco_Regis|registers~1411_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1408_combout  & ((\FD|Banco_Regis|registers~1410_combout ))) # (!\FD|Banco_Regis|registers~1408_combout  & 
// (\FD|Banco_Regis|registers~1403_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1408_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~1403_combout ),
	.datac(\FD|Banco_Regis|registers~1408_combout ),
	.datad(\FD|Banco_Regis|registers~1410_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1411_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1411 .lut_mask = 16'hF858;
defparam \FD|Banco_Regis|registers~1411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1419 (
// Equation(s):
// \FD|Banco_Regis|registers~1419_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~500_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// (\FD|Banco_Regis|registers~436_q ))))

	.dataa(\FD|Banco_Regis|registers~436_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~500_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1419_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1419 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1420 (
// Equation(s):
// \FD|Banco_Regis|registers~1420_combout  = (\FD|Banco_Regis|registers~1419_combout  & ((\FD|Banco_Regis|registers~532_q ) # ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )))) # (!\FD|Banco_Regis|registers~1419_combout  & 
// (((\FD|Banco_Regis|registers~468_q  & \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\FD|Banco_Regis|registers~532_q ),
	.datab(\FD|Banco_Regis|registers~1419_combout ),
	.datac(\FD|Banco_Regis|registers~468_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1420_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1420 .lut_mask = 16'hB8CC;
defparam \FD|Banco_Regis|registers~1420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1412 (
// Equation(s):
// \FD|Banco_Regis|registers~1412_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~340_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & 
// (\FD|Banco_Regis|registers~308_q ))))

	.dataa(\FD|Banco_Regis|registers~308_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~340_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1412_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1412 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1413 (
// Equation(s):
// \FD|Banco_Regis|registers~1413_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1412_combout  & ((\FD|Banco_Regis|registers~404_q ))) # (!\FD|Banco_Regis|registers~1412_combout  & 
// (\FD|Banco_Regis|registers~372_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1412_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~372_q ),
	.datac(\FD|Banco_Regis|registers~404_q ),
	.datad(\FD|Banco_Regis|registers~1412_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1413_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1413 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1416 (
// Equation(s):
// \FD|Banco_Regis|registers~1416_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~84_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~52_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Banco_Regis|registers~52_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~84_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1416_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1416 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1417 (
// Equation(s):
// \FD|Banco_Regis|registers~1417_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1416_combout  & (\FD|Banco_Regis|registers~148_q )) # (!\FD|Banco_Regis|registers~1416_combout  & 
// ((\FD|Banco_Regis|registers~116_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1416_combout ))))

	.dataa(\FD|Banco_Regis|registers~148_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~116_q ),
	.datad(\FD|Banco_Regis|registers~1416_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1417_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1417 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1414 (
// Equation(s):
// \FD|Banco_Regis|registers~1414_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~244_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// (\FD|Banco_Regis|registers~180_q ))))

	.dataa(\FD|Banco_Regis|registers~180_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~244_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1414_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1414 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1415 (
// Equation(s):
// \FD|Banco_Regis|registers~1415_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1414_combout  & ((\FD|Banco_Regis|registers~276_q ))) # (!\FD|Banco_Regis|registers~1414_combout  & 
// (\FD|Banco_Regis|registers~212_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1414_combout ))))

	.dataa(\FD|Banco_Regis|registers~212_q ),
	.datab(\FD|Banco_Regis|registers~276_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\FD|Banco_Regis|registers~1414_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1415_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1415 .lut_mask = 16'hCFA0;
defparam \FD|Banco_Regis|registers~1415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1418 (
// Equation(s):
// \FD|Banco_Regis|registers~1418_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ) # ((\FD|Banco_Regis|registers~1415_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (\FD|Banco_Regis|registers~1417_combout )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~1417_combout ),
	.datad(\FD|Banco_Regis|registers~1415_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1418_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1418 .lut_mask = 16'hBA98;
defparam \FD|Banco_Regis|registers~1418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1421 (
// Equation(s):
// \FD|Banco_Regis|registers~1421_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1418_combout  & (\FD|Banco_Regis|registers~1420_combout )) # (!\FD|Banco_Regis|registers~1418_combout  & 
// ((\FD|Banco_Regis|registers~1413_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1418_combout ))))

	.dataa(\FD|Banco_Regis|registers~1420_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~1413_combout ),
	.datad(\FD|Banco_Regis|registers~1418_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1421_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1421 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N26
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg2[14]~17 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg2[14]~17_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & (((\FD|Banco_Regis|registers~1411_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & 
// (!\FD|Banco_Regis|Equal1~0_combout  & ((\FD|Banco_Regis|registers~1421_combout ))))

	.dataa(\FD|Banco_Regis|Equal1~0_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20 ),
	.datac(\FD|Banco_Regis|registers~1411_combout ),
	.datad(\FD|Banco_Regis|registers~1421_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg2[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg2[14]~17 .lut_mask = 16'hD1C0;
defparam \FD|Banco_Regis|DadoLidoReg2[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N27
dffeas \FD|Registrador_pipeline2|DOUT[56] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg2[14]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [56]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[56] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N16
cycloneive_lcell_comb \FD|Registrador_pipeline3|DOUT[19]~feeder (
// Equation(s):
// \FD|Registrador_pipeline3|DOUT[19]~feeder_combout  = \FD|Registrador_pipeline2|DOUT [56]

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|Registrador_pipeline2|DOUT [56]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline3|DOUT[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[19]~feeder .lut_mask = 16'hF0F0;
defparam \FD|Registrador_pipeline3|DOUT[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y39_N17
dffeas \FD|Registrador_pipeline3|DOUT[19] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline3|DOUT[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[19] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N8
cycloneive_lcell_comb \FD|Mem_dados|Memoria~60 (
// Equation(s):
// \FD|Mem_dados|Memoria~60_combout  = (\FD|Mem_dados|Memoria_rtl_0_bypass [38] & ((\FD|Mem_dados|Memoria~41_combout  & (\FD|Mem_dados|Memoria_rtl_0_bypass [37])) # (!\FD|Mem_dados|Memoria~41_combout  & 
// ((\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a13 ))))) # (!\FD|Mem_dados|Memoria_rtl_0_bypass [38] & (\FD|Mem_dados|Memoria_rtl_0_bypass [37]))

	.dataa(\FD|Mem_dados|Memoria_rtl_0_bypass [38]),
	.datab(\FD|Mem_dados|Memoria_rtl_0_bypass [37]),
	.datac(\FD|Mem_dados|Memoria~41_combout ),
	.datad(\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria~60_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria~60 .lut_mask = 16'hCEC4;
defparam \FD|Mem_dados|Memoria~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y35_N9
dffeas \FD|Registrador_pipeline4|DOUT[50] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FD|Registrador_pipeline3|DOUT [103]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [50]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[50] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N24
cycloneive_lcell_comb \FD|ALU|opmux|X[13]~36 (
// Equation(s):
// \FD|ALU|opmux|X[13]~36_combout  = (!\FD|UC_ULA|ULActrl[1]~6_combout  & ((\FD|UC_ULA|ULActrl~4_combout  & ((\FD|Registrador_pipeline2|DOUT [87]) # (\FD|ALU|Bnot|Add0~27_combout ))) # (!\FD|UC_ULA|ULActrl~4_combout  & (\FD|Registrador_pipeline2|DOUT [87] & 
// \FD|ALU|Bnot|Add0~27_combout ))))

	.dataa(\FD|UC_ULA|ULActrl~4_combout ),
	.datab(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datac(\FD|Registrador_pipeline2|DOUT [87]),
	.datad(\FD|ALU|Bnot|Add0~27_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[13]~36_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[13]~36 .lut_mask = 16'h3220;
defparam \FD|ALU|opmux|X[13]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N12
cycloneive_lcell_comb \FD|ALU|opmux|X[13]~37 (
// Equation(s):
// \FD|ALU|opmux|X[13]~37_combout  = (\FD|ALU|opmux|X[13]~36_combout ) # ((!\FD|UC_ULA|ULActrl~4_combout  & (\FD|UC_ULA|ULActrl[1]~6_combout  & \FD|ALU|somaSub[13]~26_combout )))

	.dataa(\FD|UC_ULA|ULActrl~4_combout ),
	.datab(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datac(\FD|ALU|somaSub[13]~26_combout ),
	.datad(\FD|ALU|opmux|X[13]~36_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[13]~37_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[13]~37 .lut_mask = 16'hFF40;
defparam \FD|ALU|opmux|X[13]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y38_N13
dffeas \FD|Registrador_pipeline3|DOUT[50] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|ALU|opmux|X[13]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [50]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[50] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N14
cycloneive_lcell_comb \FD|Registrador_pipeline4|DOUT[18]~feeder (
// Equation(s):
// \FD|Registrador_pipeline4|DOUT[18]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [50]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline3|DOUT [50]),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline4|DOUT[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[18]~feeder .lut_mask = 16'hFF00;
defparam \FD|Registrador_pipeline4|DOUT[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y39_N15
dffeas \FD|Registrador_pipeline4|DOUT[18] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline4|DOUT[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[18] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N14
cycloneive_lcell_comb \FD|muxDepoisULA|X[13]~18 (
// Equation(s):
// \FD|muxDepoisULA|X[13]~18_combout  = (\FD|Registrador_pipeline4|DOUT [69] & (\FD|Registrador_pipeline4|DOUT [50])) # (!\FD|Registrador_pipeline4|DOUT [69] & ((\FD|Registrador_pipeline4|DOUT [18])))

	.dataa(gnd),
	.datab(\FD|Registrador_pipeline4|DOUT [50]),
	.datac(\FD|Registrador_pipeline4|DOUT [69]),
	.datad(\FD|Registrador_pipeline4|DOUT [18]),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[13]~18 .lut_mask = 16'hCFC0;
defparam \FD|muxDepoisULA|X[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N7
dffeas \FD|Banco_Regis|registers~787 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[13]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2367_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~787_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~787 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~787 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1429 (
// Equation(s):
// \FD|Banco_Regis|registers~1429_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~915_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// (\FD|Banco_Regis|registers~659_q ))))

	.dataa(\FD|Banco_Regis|registers~659_q ),
	.datab(\FD|Banco_Regis|registers~915_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1429_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1429 .lut_mask = 16'hFC0A;
defparam \FD|Banco_Regis|registers~1429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1430 (
// Equation(s):
// \FD|Banco_Regis|registers~1430_combout  = (\FD|Banco_Regis|registers~1429_combout  & (((\FD|Banco_Regis|registers~1043_q ) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # (!\FD|Banco_Regis|registers~1429_combout  & 
// (\FD|Banco_Regis|registers~787_q  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\FD|Banco_Regis|registers~787_q ),
	.datab(\FD|Banco_Regis|registers~1043_q ),
	.datac(\FD|Banco_Regis|registers~1429_combout ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1430_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1430 .lut_mask = 16'hCAF0;
defparam \FD|Banco_Regis|registers~1430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1424 (
// Equation(s):
// \FD|Banco_Regis|registers~1424_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~755_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & 
// (\FD|Banco_Regis|registers~627_q ))))

	.dataa(\FD|Banco_Regis|registers~627_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~755_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1424_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1424 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1425 (
// Equation(s):
// \FD|Banco_Regis|registers~1425_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1424_combout  & (\FD|Banco_Regis|registers~1011_q )) # (!\FD|Banco_Regis|registers~1424_combout  & 
// ((\FD|Banco_Regis|registers~883_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1424_combout ))))

	.dataa(\FD|Banco_Regis|registers~1011_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~883_q ),
	.datad(\FD|Banco_Regis|registers~1424_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1425_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1425 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1426 (
// Equation(s):
// \FD|Banco_Regis|registers~1426_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~691_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Banco_Regis|registers~563_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~563_q ),
	.datac(\FD|Banco_Regis|registers~691_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1426_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1426 .lut_mask = 16'hAAE4;
defparam \FD|Banco_Regis|registers~1426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1427 (
// Equation(s):
// \FD|Banco_Regis|registers~1427_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1426_combout  & (\FD|Banco_Regis|registers~947_q )) # (!\FD|Banco_Regis|registers~1426_combout  & 
// ((\FD|Banco_Regis|registers~819_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1426_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\FD|Banco_Regis|registers~947_q ),
	.datac(\FD|Banco_Regis|registers~819_q ),
	.datad(\FD|Banco_Regis|registers~1426_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1427_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1427 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1428 (
// Equation(s):
// \FD|Banco_Regis|registers~1428_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (\FD|Banco_Regis|registers~1425_combout )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1427_combout )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~1425_combout ),
	.datad(\FD|Banco_Regis|registers~1427_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1428_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1428 .lut_mask = 16'hD9C8;
defparam \FD|Banco_Regis|registers~1428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1422 (
// Equation(s):
// \FD|Banco_Regis|registers~1422_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~851_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (\FD|Banco_Regis|registers~595_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\FD|Banco_Regis|registers~595_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~851_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1422_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1422 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1423 (
// Equation(s):
// \FD|Banco_Regis|registers~1423_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1422_combout  & ((\FD|Banco_Regis|registers~979_q ))) # (!\FD|Banco_Regis|registers~1422_combout  & 
// (\FD|Banco_Regis|registers~723_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1422_combout ))))

	.dataa(\FD|Banco_Regis|registers~723_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~979_q ),
	.datad(\FD|Banco_Regis|registers~1422_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1423_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1423 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1431 (
// Equation(s):
// \FD|Banco_Regis|registers~1431_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1428_combout  & (\FD|Banco_Regis|registers~1430_combout )) # (!\FD|Banco_Regis|registers~1428_combout  & 
// ((\FD|Banco_Regis|registers~1423_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1428_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~1430_combout ),
	.datac(\FD|Banco_Regis|registers~1428_combout ),
	.datad(\FD|Banco_Regis|registers~1423_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1431_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1431 .lut_mask = 16'hDAD0;
defparam \FD|Banco_Regis|registers~1431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1439 (
// Equation(s):
// \FD|Banco_Regis|registers~1439_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~467_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & 
// (\FD|Banco_Regis|registers~435_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~435_q ),
	.datac(\FD|Banco_Regis|registers~467_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1439_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1439 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1440 (
// Equation(s):
// \FD|Banco_Regis|registers~1440_combout  = (\FD|Banco_Regis|registers~1439_combout  & ((\FD|Banco_Regis|registers~531_q ) # ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # (!\FD|Banco_Regis|registers~1439_combout  & 
// (((\FD|Banco_Regis|registers~499_q  & \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Banco_Regis|registers~531_q ),
	.datab(\FD|Banco_Regis|registers~499_q ),
	.datac(\FD|Banco_Regis|registers~1439_combout ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1440_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1440 .lut_mask = 16'hACF0;
defparam \FD|Banco_Regis|registers~1440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1432 (
// Equation(s):
// \FD|Banco_Regis|registers~1432_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~211_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & 
// (\FD|Banco_Regis|registers~179_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~179_q ),
	.datac(\FD|Banco_Regis|registers~211_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1432_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1432 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1433 (
// Equation(s):
// \FD|Banco_Regis|registers~1433_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1432_combout  & ((\FD|Banco_Regis|registers~275_q ))) # (!\FD|Banco_Regis|registers~1432_combout  & 
// (\FD|Banco_Regis|registers~243_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1432_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~243_q ),
	.datac(\FD|Banco_Regis|registers~275_q ),
	.datad(\FD|Banco_Regis|registers~1432_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1433_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1433 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1436 (
// Equation(s):
// \FD|Banco_Regis|registers~1436_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~115_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// (\FD|Banco_Regis|registers~51_q ))))

	.dataa(\FD|Banco_Regis|registers~51_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~115_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1436_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1436 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1437 (
// Equation(s):
// \FD|Banco_Regis|registers~1437_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1436_combout  & (\FD|Banco_Regis|registers~147_q )) # (!\FD|Banco_Regis|registers~1436_combout  & 
// ((\FD|Banco_Regis|registers~83_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1436_combout ))))

	.dataa(\FD|Banco_Regis|registers~147_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~83_q ),
	.datad(\FD|Banco_Regis|registers~1436_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1437_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1437 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1434 (
// Equation(s):
// \FD|Banco_Regis|registers~1434_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~371_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// (\FD|Banco_Regis|registers~307_q ))))

	.dataa(\FD|Banco_Regis|registers~307_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~371_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1434_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1434 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1435 (
// Equation(s):
// \FD|Banco_Regis|registers~1435_combout  = (\FD|Banco_Regis|registers~1434_combout  & ((\FD|Banco_Regis|registers~403_q ) # ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )))) # (!\FD|Banco_Regis|registers~1434_combout  & 
// (((\FD|Banco_Regis|registers~339_q  & \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\FD|Banco_Regis|registers~403_q ),
	.datab(\FD|Banco_Regis|registers~1434_combout ),
	.datac(\FD|Banco_Regis|registers~339_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1435_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1435 .lut_mask = 16'hB8CC;
defparam \FD|Banco_Regis|registers~1435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1438 (
// Equation(s):
// \FD|Banco_Regis|registers~1438_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1435_combout ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (\FD|Banco_Regis|registers~1437_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~1437_combout ),
	.datad(\FD|Banco_Regis|registers~1435_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1438_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1438 .lut_mask = 16'hDC98;
defparam \FD|Banco_Regis|registers~1438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1441 (
// Equation(s):
// \FD|Banco_Regis|registers~1441_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1438_combout  & (\FD|Banco_Regis|registers~1440_combout )) # (!\FD|Banco_Regis|registers~1438_combout  & 
// ((\FD|Banco_Regis|registers~1433_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1438_combout ))))

	.dataa(\FD|Banco_Regis|registers~1440_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~1433_combout ),
	.datad(\FD|Banco_Regis|registers~1438_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1441_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1441 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N2
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg2[13]~18 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg2[13]~18_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & (((\FD|Banco_Regis|registers~1431_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & 
// (!\FD|Banco_Regis|Equal1~0_combout  & ((\FD|Banco_Regis|registers~1441_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20 ),
	.datab(\FD|Banco_Regis|Equal1~0_combout ),
	.datac(\FD|Banco_Regis|registers~1431_combout ),
	.datad(\FD|Banco_Regis|registers~1441_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg2[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg2[13]~18 .lut_mask = 16'hB1A0;
defparam \FD|Banco_Regis|DadoLidoReg2[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N3
dffeas \FD|Registrador_pipeline2|DOUT[55] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg2[13]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [55]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[55] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N26
cycloneive_lcell_comb \FD|Registrador_pipeline3|DOUT[18]~feeder (
// Equation(s):
// \FD|Registrador_pipeline3|DOUT[18]~feeder_combout  = \FD|Registrador_pipeline2|DOUT [55]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline2|DOUT [55]),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline3|DOUT[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[18]~feeder .lut_mask = 16'hFF00;
defparam \FD|Registrador_pipeline3|DOUT[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N27
dffeas \FD|Registrador_pipeline3|DOUT[18] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline3|DOUT[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[18] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N14
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[36]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[36]~feeder .lut_mask = 16'hFFFF;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y39_N15
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[36] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N28
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[35]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[35]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|Registrador_pipeline3|DOUT [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[35]~feeder .lut_mask = 16'hF0F0;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y39_N29
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[35] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N2
cycloneive_lcell_comb \FD|Mem_dados|Memoria~61 (
// Equation(s):
// \FD|Mem_dados|Memoria~61_combout  = (\FD|Mem_dados|Memoria_rtl_0_bypass [36] & ((\FD|Mem_dados|Memoria~41_combout  & ((\FD|Mem_dados|Memoria_rtl_0_bypass [35]))) # (!\FD|Mem_dados|Memoria~41_combout  & 
// (\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a12 )))) # (!\FD|Mem_dados|Memoria_rtl_0_bypass [36] & (((\FD|Mem_dados|Memoria_rtl_0_bypass [35]))))

	.dataa(\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a12 ),
	.datab(\FD|Mem_dados|Memoria_rtl_0_bypass [36]),
	.datac(\FD|Mem_dados|Memoria~41_combout ),
	.datad(\FD|Mem_dados|Memoria_rtl_0_bypass [35]),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria~61_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria~61 .lut_mask = 16'hFB08;
defparam \FD|Mem_dados|Memoria~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y39_N3
dffeas \FD|Registrador_pipeline4|DOUT[49] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FD|Registrador_pipeline3|DOUT [103]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [49]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[49] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N26
cycloneive_lcell_comb \FD|muxDepoisULA|X[12]~19 (
// Equation(s):
// \FD|muxDepoisULA|X[12]~19_combout  = (\FD|Registrador_pipeline4|DOUT [69] & ((\FD|Registrador_pipeline4|DOUT [49]))) # (!\FD|Registrador_pipeline4|DOUT [69] & (\FD|Registrador_pipeline4|DOUT [17]))

	.dataa(\FD|Registrador_pipeline4|DOUT [17]),
	.datab(\FD|Registrador_pipeline4|DOUT [69]),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline4|DOUT [49]),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[12]~19 .lut_mask = 16'hEE22;
defparam \FD|muxDepoisULA|X[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N13
dffeas \FD|Banco_Regis|registers~754 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[12]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~754_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~754 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~754 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1442 (
// Equation(s):
// \FD|Banco_Regis|registers~1442_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~882_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// (\FD|Banco_Regis|registers~626_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~626_q ),
	.datac(\FD|Banco_Regis|registers~882_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1442_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1442 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1443 (
// Equation(s):
// \FD|Banco_Regis|registers~1443_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1442_combout  & ((\FD|Banco_Regis|registers~1010_q ))) # (!\FD|Banco_Regis|registers~1442_combout  & 
// (\FD|Banco_Regis|registers~754_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1442_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~754_q ),
	.datac(\FD|Banco_Regis|registers~1010_q ),
	.datad(\FD|Banco_Regis|registers~1442_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1443_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1443 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1449 (
// Equation(s):
// \FD|Banco_Regis|registers~1449_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ) # (\FD|Banco_Regis|registers~786_q )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Banco_Regis|registers~658_q  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~658_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\FD|Banco_Regis|registers~786_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1449_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1449 .lut_mask = 16'hAEA4;
defparam \FD|Banco_Regis|registers~1449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1450 (
// Equation(s):
// \FD|Banco_Regis|registers~1450_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1449_combout  & ((\FD|Banco_Regis|registers~1042_q ))) # (!\FD|Banco_Regis|registers~1449_combout  & 
// (\FD|Banco_Regis|registers~914_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1449_combout ))))

	.dataa(\FD|Banco_Regis|registers~914_q ),
	.datab(\FD|Banco_Regis|registers~1042_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\FD|Banco_Regis|registers~1449_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1450_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1450 .lut_mask = 16'hCFA0;
defparam \FD|Banco_Regis|registers~1450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1444 (
// Equation(s):
// \FD|Banco_Regis|registers~1444_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~722_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Banco_Regis|registers~594_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\FD|Banco_Regis|registers~594_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~722_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1444_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1444 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1445 (
// Equation(s):
// \FD|Banco_Regis|registers~1445_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1444_combout  & (\FD|Banco_Regis|registers~978_q )) # (!\FD|Banco_Regis|registers~1444_combout  & 
// ((\FD|Banco_Regis|registers~850_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1444_combout ))))

	.dataa(\FD|Banco_Regis|registers~978_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~850_q ),
	.datad(\FD|Banco_Regis|registers~1444_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1445_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1445 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1446 (
// Equation(s):
// \FD|Banco_Regis|registers~1446_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~818_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// (\FD|Banco_Regis|registers~562_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~562_q ),
	.datac(\FD|Banco_Regis|registers~818_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1446_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1446 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1447 (
// Equation(s):
// \FD|Banco_Regis|registers~1447_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1446_combout  & (\FD|Banco_Regis|registers~946_q )) # (!\FD|Banco_Regis|registers~1446_combout  & 
// ((\FD|Banco_Regis|registers~690_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1446_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~946_q ),
	.datac(\FD|Banco_Regis|registers~690_q ),
	.datad(\FD|Banco_Regis|registers~1446_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1447_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1447 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1448 (
// Equation(s):
// \FD|Banco_Regis|registers~1448_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~1445_combout )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1447_combout )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~1445_combout ),
	.datad(\FD|Banco_Regis|registers~1447_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1448_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1448 .lut_mask = 16'hD9C8;
defparam \FD|Banco_Regis|registers~1448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1451 (
// Equation(s):
// \FD|Banco_Regis|registers~1451_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1448_combout  & ((\FD|Banco_Regis|registers~1450_combout ))) # (!\FD|Banco_Regis|registers~1448_combout  & 
// (\FD|Banco_Regis|registers~1443_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1448_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~1443_combout ),
	.datac(\FD|Banco_Regis|registers~1450_combout ),
	.datad(\FD|Banco_Regis|registers~1448_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1451_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1451 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1459 (
// Equation(s):
// \FD|Banco_Regis|registers~1459_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~498_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// (\FD|Banco_Regis|registers~434_q ))))

	.dataa(\FD|Banco_Regis|registers~434_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~498_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1459_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1459 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1460 (
// Equation(s):
// \FD|Banco_Regis|registers~1460_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1459_combout  & (\FD|Banco_Regis|registers~530_q )) # (!\FD|Banco_Regis|registers~1459_combout  & 
// ((\FD|Banco_Regis|registers~466_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1459_combout ))))

	.dataa(\FD|Banco_Regis|registers~530_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~466_q ),
	.datad(\FD|Banco_Regis|registers~1459_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1460_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1460 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1452 (
// Equation(s):
// \FD|Banco_Regis|registers~1452_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~338_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~306_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~306_q ),
	.datac(\FD|Banco_Regis|registers~338_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1452_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1452 .lut_mask = 16'hAAE4;
defparam \FD|Banco_Regis|registers~1452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1453 (
// Equation(s):
// \FD|Banco_Regis|registers~1453_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1452_combout  & ((\FD|Banco_Regis|registers~402_q ))) # (!\FD|Banco_Regis|registers~1452_combout  & 
// (\FD|Banco_Regis|registers~370_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1452_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~370_q ),
	.datac(\FD|Banco_Regis|registers~402_q ),
	.datad(\FD|Banco_Regis|registers~1452_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1453_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1453 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1454 (
// Equation(s):
// \FD|Banco_Regis|registers~1454_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~242_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (\FD|Banco_Regis|registers~178_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~178_q ),
	.datac(\FD|Banco_Regis|registers~242_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1454_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1454 .lut_mask = 16'hAAE4;
defparam \FD|Banco_Regis|registers~1454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1455 (
// Equation(s):
// \FD|Banco_Regis|registers~1455_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1454_combout  & (\FD|Banco_Regis|registers~274_q )) # (!\FD|Banco_Regis|registers~1454_combout  & 
// ((\FD|Banco_Regis|registers~210_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1454_combout ))))

	.dataa(\FD|Banco_Regis|registers~274_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~210_q ),
	.datad(\FD|Banco_Regis|registers~1454_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1455_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1455 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1456 (
// Equation(s):
// \FD|Banco_Regis|registers~1456_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~82_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & \FD|Banco_Regis|registers~50_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~82_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\FD|Banco_Regis|registers~50_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1456_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1456 .lut_mask = 16'hADA8;
defparam \FD|Banco_Regis|registers~1456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1457 (
// Equation(s):
// \FD|Banco_Regis|registers~1457_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1456_combout  & (\FD|Banco_Regis|registers~146_q )) # (!\FD|Banco_Regis|registers~1456_combout  & 
// ((\FD|Banco_Regis|registers~114_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1456_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~146_q ),
	.datac(\FD|Banco_Regis|registers~114_q ),
	.datad(\FD|Banco_Regis|registers~1456_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1457_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1457 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1458 (
// Equation(s):
// \FD|Banco_Regis|registers~1458_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ) # ((\FD|Banco_Regis|registers~1455_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1457_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~1455_combout ),
	.datad(\FD|Banco_Regis|registers~1457_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1458_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1458 .lut_mask = 16'hB9A8;
defparam \FD|Banco_Regis|registers~1458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1461 (
// Equation(s):
// \FD|Banco_Regis|registers~1461_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1458_combout  & (\FD|Banco_Regis|registers~1460_combout )) # (!\FD|Banco_Regis|registers~1458_combout  & 
// ((\FD|Banco_Regis|registers~1453_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1458_combout ))))

	.dataa(\FD|Banco_Regis|registers~1460_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~1453_combout ),
	.datad(\FD|Banco_Regis|registers~1458_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1461_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1461 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N30
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg2[12]~19 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg2[12]~19_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & (((\FD|Banco_Regis|registers~1451_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & 
// (!\FD|Banco_Regis|Equal1~0_combout  & ((\FD|Banco_Regis|registers~1461_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20 ),
	.datab(\FD|Banco_Regis|Equal1~0_combout ),
	.datac(\FD|Banco_Regis|registers~1451_combout ),
	.datad(\FD|Banco_Regis|registers~1461_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg2[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg2[12]~19 .lut_mask = 16'hB1A0;
defparam \FD|Banco_Regis|DadoLidoReg2[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y39_N31
dffeas \FD|Registrador_pipeline2|DOUT[54] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg2[12]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [54]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[54] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N22
cycloneive_lcell_comb \FD|Registrador_pipeline3|DOUT[17]~feeder (
// Equation(s):
// \FD|Registrador_pipeline3|DOUT[17]~feeder_combout  = \FD|Registrador_pipeline2|DOUT [54]

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|Registrador_pipeline2|DOUT [54]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline3|DOUT[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[17]~feeder .lut_mask = 16'hF0F0;
defparam \FD|Registrador_pipeline3|DOUT[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y39_N23
dffeas \FD|Registrador_pipeline3|DOUT[17] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline3|DOUT[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[17] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N14
cycloneive_lcell_comb \FD|Mem_dados|Memoria~62 (
// Equation(s):
// \FD|Mem_dados|Memoria~62_combout  = (\FD|Mem_dados|Memoria_rtl_0_bypass [34] & ((\FD|Mem_dados|Memoria~41_combout  & (\FD|Mem_dados|Memoria_rtl_0_bypass [33])) # (!\FD|Mem_dados|Memoria~41_combout  & 
// ((\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a11 ))))) # (!\FD|Mem_dados|Memoria_rtl_0_bypass [34] & (\FD|Mem_dados|Memoria_rtl_0_bypass [33]))

	.dataa(\FD|Mem_dados|Memoria_rtl_0_bypass [34]),
	.datab(\FD|Mem_dados|Memoria_rtl_0_bypass [33]),
	.datac(\FD|Mem_dados|Memoria~41_combout ),
	.datad(\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria~62_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria~62 .lut_mask = 16'hCEC4;
defparam \FD|Mem_dados|Memoria~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y35_N15
dffeas \FD|Registrador_pipeline4|DOUT[48] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FD|Registrador_pipeline3|DOUT [103]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [48]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[48] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N10
cycloneive_lcell_comb \FD|ALU|opmux|X[11]~40 (
// Equation(s):
// \FD|ALU|opmux|X[11]~40_combout  = (!\FD|UC_ULA|ULActrl[1]~6_combout  & ((\FD|UC_ULA|ULActrl~4_combout  & ((\FD|Registrador_pipeline2|DOUT [85]) # (\FD|ALU|Bnot|Add0~23_combout ))) # (!\FD|UC_ULA|ULActrl~4_combout  & (\FD|Registrador_pipeline2|DOUT [85] & 
// \FD|ALU|Bnot|Add0~23_combout ))))

	.dataa(\FD|UC_ULA|ULActrl~4_combout ),
	.datab(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datac(\FD|Registrador_pipeline2|DOUT [85]),
	.datad(\FD|ALU|Bnot|Add0~23_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[11]~40_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[11]~40 .lut_mask = 16'h3220;
defparam \FD|ALU|opmux|X[11]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N8
cycloneive_lcell_comb \FD|ALU|opmux|X[11]~41 (
// Equation(s):
// \FD|ALU|opmux|X[11]~41_combout  = (\FD|ALU|opmux|X[11]~40_combout ) # ((!\FD|UC_ULA|ULActrl~4_combout  & (\FD|UC_ULA|ULActrl[1]~6_combout  & \FD|ALU|somaSub[11]~22_combout )))

	.dataa(\FD|UC_ULA|ULActrl~4_combout ),
	.datab(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datac(\FD|ALU|opmux|X[11]~40_combout ),
	.datad(\FD|ALU|somaSub[11]~22_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[11]~41_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[11]~41 .lut_mask = 16'hF4F0;
defparam \FD|ALU|opmux|X[11]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y38_N9
dffeas \FD|Registrador_pipeline3|DOUT[48] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|ALU|opmux|X[11]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [48]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[48] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[48] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y38_N29
dffeas \FD|Registrador_pipeline4|DOUT[16] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline3|DOUT [48]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[16] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N16
cycloneive_lcell_comb \FD|muxDepoisULA|X[11]~20 (
// Equation(s):
// \FD|muxDepoisULA|X[11]~20_combout  = (\FD|Registrador_pipeline4|DOUT [69] & (\FD|Registrador_pipeline4|DOUT [48])) # (!\FD|Registrador_pipeline4|DOUT [69] & ((\FD|Registrador_pipeline4|DOUT [16])))

	.dataa(gnd),
	.datab(\FD|Registrador_pipeline4|DOUT [48]),
	.datac(\FD|Registrador_pipeline4|DOUT [69]),
	.datad(\FD|Registrador_pipeline4|DOUT [16]),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[11]~20 .lut_mask = 16'hCFC0;
defparam \FD|muxDepoisULA|X[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N25
dffeas \FD|Banco_Regis|registers~721 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[11]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~721_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~721 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~721 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1462 (
// Equation(s):
// \FD|Banco_Regis|registers~1462_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~849_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// (\FD|Banco_Regis|registers~593_q ))))

	.dataa(\FD|Banco_Regis|registers~593_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~849_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1462_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1462 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1463 (
// Equation(s):
// \FD|Banco_Regis|registers~1463_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1462_combout  & ((\FD|Banco_Regis|registers~977_q ))) # (!\FD|Banco_Regis|registers~1462_combout  & 
// (\FD|Banco_Regis|registers~721_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1462_combout ))))

	.dataa(\FD|Banco_Regis|registers~721_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~977_q ),
	.datad(\FD|Banco_Regis|registers~1462_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1463_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1463 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1469 (
// Equation(s):
// \FD|Banco_Regis|registers~1469_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~913_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// (\FD|Banco_Regis|registers~657_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~657_q ),
	.datac(\FD|Banco_Regis|registers~913_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1469_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1469 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1470 (
// Equation(s):
// \FD|Banco_Regis|registers~1470_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1469_combout  & ((\FD|Banco_Regis|registers~1041_q ))) # (!\FD|Banco_Regis|registers~1469_combout  & 
// (\FD|Banco_Regis|registers~785_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1469_combout ))))

	.dataa(\FD|Banco_Regis|registers~785_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~1041_q ),
	.datad(\FD|Banco_Regis|registers~1469_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1470_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1470 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1464 (
// Equation(s):
// \FD|Banco_Regis|registers~1464_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~753_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Banco_Regis|registers~625_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~625_q ),
	.datac(\FD|Banco_Regis|registers~753_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1464_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1464 .lut_mask = 16'hAAE4;
defparam \FD|Banco_Regis|registers~1464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1465 (
// Equation(s):
// \FD|Banco_Regis|registers~1465_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1464_combout  & (\FD|Banco_Regis|registers~1009_q )) # (!\FD|Banco_Regis|registers~1464_combout  & 
// ((\FD|Banco_Regis|registers~881_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1464_combout ))))

	.dataa(\FD|Banco_Regis|registers~1009_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~881_q ),
	.datad(\FD|Banco_Regis|registers~1464_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1465_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1465 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1466 (
// Equation(s):
// \FD|Banco_Regis|registers~1466_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~689_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & 
// (\FD|Banco_Regis|registers~561_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\FD|Banco_Regis|registers~561_q ),
	.datac(\FD|Banco_Regis|registers~689_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1466_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1466 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1467 (
// Equation(s):
// \FD|Banco_Regis|registers~1467_combout  = (\FD|Banco_Regis|registers~1466_combout  & ((\FD|Banco_Regis|registers~945_q ) # ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # (!\FD|Banco_Regis|registers~1466_combout  & 
// (((\FD|Banco_Regis|registers~817_q  & \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\FD|Banco_Regis|registers~1466_combout ),
	.datab(\FD|Banco_Regis|registers~945_q ),
	.datac(\FD|Banco_Regis|registers~817_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1467_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1467 .lut_mask = 16'hD8AA;
defparam \FD|Banco_Regis|registers~1467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1468 (
// Equation(s):
// \FD|Banco_Regis|registers~1468_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (\FD|Banco_Regis|registers~1465_combout )) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1467_combout )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~1465_combout ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\FD|Banco_Regis|registers~1467_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1468_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1468 .lut_mask = 16'hE5E0;
defparam \FD|Banco_Regis|registers~1468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1471 (
// Equation(s):
// \FD|Banco_Regis|registers~1471_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1468_combout  & ((\FD|Banco_Regis|registers~1470_combout ))) # (!\FD|Banco_Regis|registers~1468_combout  & 
// (\FD|Banco_Regis|registers~1463_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1468_combout ))))

	.dataa(\FD|Banco_Regis|registers~1463_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~1470_combout ),
	.datad(\FD|Banco_Regis|registers~1468_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1471_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1471 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1472 (
// Equation(s):
// \FD|Banco_Regis|registers~1472_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~209_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~177_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Banco_Regis|registers~177_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~209_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1472_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1472 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1473 (
// Equation(s):
// \FD|Banco_Regis|registers~1473_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1472_combout  & ((\FD|Banco_Regis|registers~273_q ))) # (!\FD|Banco_Regis|registers~1472_combout  & 
// (\FD|Banco_Regis|registers~241_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1472_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~241_q ),
	.datac(\FD|Banco_Regis|registers~273_q ),
	.datad(\FD|Banco_Regis|registers~1472_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1473_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1473 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1476 (
// Equation(s):
// \FD|Banco_Regis|registers~1476_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~113_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// (\FD|Banco_Regis|registers~49_q ))))

	.dataa(\FD|Banco_Regis|registers~49_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~113_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1476_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1476 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1477 (
// Equation(s):
// \FD|Banco_Regis|registers~1477_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1476_combout  & (\FD|Banco_Regis|registers~145_q )) # (!\FD|Banco_Regis|registers~1476_combout  & 
// ((\FD|Banco_Regis|registers~81_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1476_combout ))))

	.dataa(\FD|Banco_Regis|registers~145_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~81_q ),
	.datad(\FD|Banco_Regis|registers~1476_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1477_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1477 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1474 (
// Equation(s):
// \FD|Banco_Regis|registers~1474_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~369_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// (\FD|Banco_Regis|registers~305_q ))))

	.dataa(\FD|Banco_Regis|registers~305_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~369_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1474_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1474 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1475 (
// Equation(s):
// \FD|Banco_Regis|registers~1475_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1474_combout  & (\FD|Banco_Regis|registers~401_q )) # (!\FD|Banco_Regis|registers~1474_combout  & 
// ((\FD|Banco_Regis|registers~337_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1474_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~401_q ),
	.datac(\FD|Banco_Regis|registers~337_q ),
	.datad(\FD|Banco_Regis|registers~1474_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1475_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1475 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1478 (
// Equation(s):
// \FD|Banco_Regis|registers~1478_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ) # ((\FD|Banco_Regis|registers~1475_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Banco_Regis|registers~1477_combout )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~1477_combout ),
	.datad(\FD|Banco_Regis|registers~1475_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1478_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1478 .lut_mask = 16'hBA98;
defparam \FD|Banco_Regis|registers~1478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1479 (
// Equation(s):
// \FD|Banco_Regis|registers~1479_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~465_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & 
// (\FD|Banco_Regis|registers~433_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~433_q ),
	.datac(\FD|Banco_Regis|registers~465_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1479_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1479 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1480 (
// Equation(s):
// \FD|Banco_Regis|registers~1480_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1479_combout  & (\FD|Banco_Regis|registers~529_q )) # (!\FD|Banco_Regis|registers~1479_combout  & 
// ((\FD|Banco_Regis|registers~497_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1479_combout ))))

	.dataa(\FD|Banco_Regis|registers~529_q ),
	.datab(\FD|Banco_Regis|registers~497_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\FD|Banco_Regis|registers~1479_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1480_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1480 .lut_mask = 16'hAFC0;
defparam \FD|Banco_Regis|registers~1480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1481 (
// Equation(s):
// \FD|Banco_Regis|registers~1481_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1478_combout  & ((\FD|Banco_Regis|registers~1480_combout ))) # (!\FD|Banco_Regis|registers~1478_combout  & 
// (\FD|Banco_Regis|registers~1473_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1478_combout ))))

	.dataa(\FD|Banco_Regis|registers~1473_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~1478_combout ),
	.datad(\FD|Banco_Regis|registers~1480_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1481_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1481 .lut_mask = 16'hF838;
defparam \FD|Banco_Regis|registers~1481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N14
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg2[11]~20 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg2[11]~20_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & (((\FD|Banco_Regis|registers~1471_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & 
// (!\FD|Banco_Regis|Equal1~0_combout  & ((\FD|Banco_Regis|registers~1481_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20 ),
	.datab(\FD|Banco_Regis|Equal1~0_combout ),
	.datac(\FD|Banco_Regis|registers~1471_combout ),
	.datad(\FD|Banco_Regis|registers~1481_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg2[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg2[11]~20 .lut_mask = 16'hB1A0;
defparam \FD|Banco_Regis|DadoLidoReg2[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y35_N15
dffeas \FD|Registrador_pipeline2|DOUT[53] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg2[11]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [53]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[53] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[53] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y35_N13
dffeas \FD|Registrador_pipeline3|DOUT[16] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline2|DOUT [53]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[16] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N2
cycloneive_lcell_comb \FD|Mem_dados|Memoria~63 (
// Equation(s):
// \FD|Mem_dados|Memoria~63_combout  = (\FD|Mem_dados|Memoria~41_combout  & (\FD|Mem_dados|Memoria_rtl_0_bypass [31])) # (!\FD|Mem_dados|Memoria~41_combout  & ((\FD|Mem_dados|Memoria_rtl_0_bypass [32] & 
// ((\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a10 ))) # (!\FD|Mem_dados|Memoria_rtl_0_bypass [32] & (\FD|Mem_dados|Memoria_rtl_0_bypass [31]))))

	.dataa(\FD|Mem_dados|Memoria~41_combout ),
	.datab(\FD|Mem_dados|Memoria_rtl_0_bypass [31]),
	.datac(\FD|Mem_dados|Memoria_rtl_0_bypass [32]),
	.datad(\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria~63_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria~63 .lut_mask = 16'hDC8C;
defparam \FD|Mem_dados|Memoria~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y39_N3
dffeas \FD|Registrador_pipeline4|DOUT[47] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FD|Registrador_pipeline3|DOUT [103]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [47]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[47] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N20
cycloneive_lcell_comb \FD|muxDepoisULA|X[10]~21 (
// Equation(s):
// \FD|muxDepoisULA|X[10]~21_combout  = (\FD|Registrador_pipeline4|DOUT [69] & ((\FD|Registrador_pipeline4|DOUT [47]))) # (!\FD|Registrador_pipeline4|DOUT [69] & (\FD|Registrador_pipeline4|DOUT [15]))

	.dataa(\FD|Registrador_pipeline4|DOUT [15]),
	.datab(gnd),
	.datac(\FD|Registrador_pipeline4|DOUT [69]),
	.datad(\FD|Registrador_pipeline4|DOUT [47]),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[10]~21 .lut_mask = 16'hFA0A;
defparam \FD|muxDepoisULA|X[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N31
dffeas \FD|Banco_Regis|registers~144 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[10]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~144 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~144 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1496 (
// Equation(s):
// \FD|Banco_Regis|registers~1496_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~80_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~48_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Banco_Regis|registers~80_q ),
	.datab(\FD|Banco_Regis|registers~48_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1496_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1496 .lut_mask = 16'hF0AC;
defparam \FD|Banco_Regis|registers~1496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1497 (
// Equation(s):
// \FD|Banco_Regis|registers~1497_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1496_combout  & (\FD|Banco_Regis|registers~144_q )) # (!\FD|Banco_Regis|registers~1496_combout  & 
// ((\FD|Banco_Regis|registers~112_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1496_combout ))))

	.dataa(\FD|Banco_Regis|registers~144_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~112_q ),
	.datad(\FD|Banco_Regis|registers~1496_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1497_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1497 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1494 (
// Equation(s):
// \FD|Banco_Regis|registers~1494_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~240_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (\FD|Banco_Regis|registers~176_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~176_q ),
	.datac(\FD|Banco_Regis|registers~240_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1494_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1494 .lut_mask = 16'hAAE4;
defparam \FD|Banco_Regis|registers~1494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1495 (
// Equation(s):
// \FD|Banco_Regis|registers~1495_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1494_combout  & (\FD|Banco_Regis|registers~272_q )) # (!\FD|Banco_Regis|registers~1494_combout  & 
// ((\FD|Banco_Regis|registers~208_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1494_combout ))))

	.dataa(\FD|Banco_Regis|registers~272_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~208_q ),
	.datad(\FD|Banco_Regis|registers~1494_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1495_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1495 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1498 (
// Equation(s):
// \FD|Banco_Regis|registers~1498_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ) # ((\FD|Banco_Regis|registers~1495_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (\FD|Banco_Regis|registers~1497_combout )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~1497_combout ),
	.datad(\FD|Banco_Regis|registers~1495_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1498_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1498 .lut_mask = 16'hBA98;
defparam \FD|Banco_Regis|registers~1498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1499 (
// Equation(s):
// \FD|Banco_Regis|registers~1499_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~496_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// (\FD|Banco_Regis|registers~432_q ))))

	.dataa(\FD|Banco_Regis|registers~432_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~496_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1499_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1499 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1500 (
// Equation(s):
// \FD|Banco_Regis|registers~1500_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1499_combout  & ((\FD|Banco_Regis|registers~528_q ))) # (!\FD|Banco_Regis|registers~1499_combout  & 
// (\FD|Banco_Regis|registers~464_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1499_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~464_q ),
	.datac(\FD|Banco_Regis|registers~528_q ),
	.datad(\FD|Banco_Regis|registers~1499_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1500_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1500 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1492 (
// Equation(s):
// \FD|Banco_Regis|registers~1492_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~336_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~304_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~336_q ),
	.datad(\FD|Banco_Regis|registers~304_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1492_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1492 .lut_mask = 16'hD9C8;
defparam \FD|Banco_Regis|registers~1492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1493 (
// Equation(s):
// \FD|Banco_Regis|registers~1493_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1492_combout  & ((\FD|Banco_Regis|registers~400_q ))) # (!\FD|Banco_Regis|registers~1492_combout  & 
// (\FD|Banco_Regis|registers~368_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1492_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~368_q ),
	.datac(\FD|Banco_Regis|registers~400_q ),
	.datad(\FD|Banco_Regis|registers~1492_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1493_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1493 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1501 (
// Equation(s):
// \FD|Banco_Regis|registers~1501_combout  = (\FD|Banco_Regis|registers~1498_combout  & (((\FD|Banco_Regis|registers~1500_combout )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ))) # (!\FD|Banco_Regis|registers~1498_combout  & 
// (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1493_combout ))))

	.dataa(\FD|Banco_Regis|registers~1498_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~1500_combout ),
	.datad(\FD|Banco_Regis|registers~1493_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1501_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1501 .lut_mask = 16'hE6A2;
defparam \FD|Banco_Regis|registers~1501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1482 (
// Equation(s):
// \FD|Banco_Regis|registers~1482_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~880_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// (\FD|Banco_Regis|registers~624_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~624_q ),
	.datac(\FD|Banco_Regis|registers~880_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1482_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1482 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1483 (
// Equation(s):
// \FD|Banco_Regis|registers~1483_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1482_combout  & ((\FD|Banco_Regis|registers~1008_q ))) # (!\FD|Banco_Regis|registers~1482_combout  & 
// (\FD|Banco_Regis|registers~752_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1482_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~752_q ),
	.datac(\FD|Banco_Regis|registers~1008_q ),
	.datad(\FD|Banco_Regis|registers~1482_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1483_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1483 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1489 (
// Equation(s):
// \FD|Banco_Regis|registers~1489_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~784_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Banco_Regis|registers~656_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\FD|Banco_Regis|registers~656_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~784_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1489_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1489 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1490 (
// Equation(s):
// \FD|Banco_Regis|registers~1490_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1489_combout  & ((\FD|Banco_Regis|registers~1040_q ))) # (!\FD|Banco_Regis|registers~1489_combout  & 
// (\FD|Banco_Regis|registers~912_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1489_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\FD|Banco_Regis|registers~912_q ),
	.datac(\FD|Banco_Regis|registers~1040_q ),
	.datad(\FD|Banco_Regis|registers~1489_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1490_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1490 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1486 (
// Equation(s):
// \FD|Banco_Regis|registers~1486_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (\FD|Banco_Regis|registers~816_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// ((\FD|Banco_Regis|registers~560_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~816_q ),
	.datac(\FD|Banco_Regis|registers~560_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1486_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1486 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~1486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1487 (
// Equation(s):
// \FD|Banco_Regis|registers~1487_combout  = (\FD|Banco_Regis|registers~1486_combout  & ((\FD|Banco_Regis|registers~944_q ) # ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # (!\FD|Banco_Regis|registers~1486_combout  & 
// (((\FD|Banco_Regis|registers~688_q  & \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\FD|Banco_Regis|registers~1486_combout ),
	.datab(\FD|Banco_Regis|registers~944_q ),
	.datac(\FD|Banco_Regis|registers~688_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1487_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1487 .lut_mask = 16'hD8AA;
defparam \FD|Banco_Regis|registers~1487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1484 (
// Equation(s):
// \FD|Banco_Regis|registers~1484_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~720_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Banco_Regis|registers~592_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~592_q ),
	.datac(\FD|Banco_Regis|registers~720_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1484_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1484 .lut_mask = 16'hAAE4;
defparam \FD|Banco_Regis|registers~1484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1485 (
// Equation(s):
// \FD|Banco_Regis|registers~1485_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1484_combout  & (\FD|Banco_Regis|registers~976_q )) # (!\FD|Banco_Regis|registers~1484_combout  & 
// ((\FD|Banco_Regis|registers~848_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1484_combout ))))

	.dataa(\FD|Banco_Regis|registers~976_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~848_q ),
	.datad(\FD|Banco_Regis|registers~1484_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1485_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1485 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1488 (
// Equation(s):
// \FD|Banco_Regis|registers~1488_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ) # (\FD|Banco_Regis|registers~1485_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~1487_combout  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))

	.dataa(\FD|Banco_Regis|registers~1487_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\FD|Banco_Regis|registers~1485_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1488_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1488 .lut_mask = 16'hCEC2;
defparam \FD|Banco_Regis|registers~1488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1491 (
// Equation(s):
// \FD|Banco_Regis|registers~1491_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1488_combout  & ((\FD|Banco_Regis|registers~1490_combout ))) # (!\FD|Banco_Regis|registers~1488_combout  & 
// (\FD|Banco_Regis|registers~1483_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1488_combout ))))

	.dataa(\FD|Banco_Regis|registers~1483_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~1490_combout ),
	.datad(\FD|Banco_Regis|registers~1488_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1491_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1491 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N14
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg2[10]~21 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg2[10]~21_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & (((\FD|Banco_Regis|registers~1491_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & 
// (!\FD|Banco_Regis|Equal1~0_combout  & (\FD|Banco_Regis|registers~1501_combout )))

	.dataa(\FD|Banco_Regis|Equal1~0_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20 ),
	.datac(\FD|Banco_Regis|registers~1501_combout ),
	.datad(\FD|Banco_Regis|registers~1491_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg2[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg2[10]~21 .lut_mask = 16'hDC10;
defparam \FD|Banco_Regis|DadoLidoReg2[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y37_N15
dffeas \FD|Registrador_pipeline2|DOUT[52] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg2[10]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [52]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[52] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[52] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y37_N17
dffeas \FD|Registrador_pipeline3|DOUT[15] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline2|DOUT [52]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[15] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N24
cycloneive_lcell_comb \FD|Mem_dados|Memoria~64 (
// Equation(s):
// \FD|Mem_dados|Memoria~64_combout  = (\FD|Mem_dados|Memoria_rtl_0_bypass [30] & ((\FD|Mem_dados|Memoria~41_combout  & (\FD|Mem_dados|Memoria_rtl_0_bypass [29])) # (!\FD|Mem_dados|Memoria~41_combout  & 
// ((\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a9 ))))) # (!\FD|Mem_dados|Memoria_rtl_0_bypass [30] & (\FD|Mem_dados|Memoria_rtl_0_bypass [29]))

	.dataa(\FD|Mem_dados|Memoria_rtl_0_bypass [30]),
	.datab(\FD|Mem_dados|Memoria_rtl_0_bypass [29]),
	.datac(\FD|Mem_dados|Memoria~41_combout ),
	.datad(\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria~64_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria~64 .lut_mask = 16'hCEC4;
defparam \FD|Mem_dados|Memoria~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y35_N25
dffeas \FD|Registrador_pipeline4|DOUT[46] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FD|Registrador_pipeline3|DOUT [103]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [46]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[46] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N4
cycloneive_lcell_comb \FD|ALU|opmux|X[9]~44 (
// Equation(s):
// \FD|ALU|opmux|X[9]~44_combout  = (!\FD|UC_ULA|ULActrl[1]~6_combout  & ((\FD|UC_ULA|ULActrl~4_combout  & ((\FD|Registrador_pipeline2|DOUT [83]) # (\FD|ALU|Bnot|Add0~19_combout ))) # (!\FD|UC_ULA|ULActrl~4_combout  & (\FD|Registrador_pipeline2|DOUT [83] & 
// \FD|ALU|Bnot|Add0~19_combout ))))

	.dataa(\FD|UC_ULA|ULActrl~4_combout ),
	.datab(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datac(\FD|Registrador_pipeline2|DOUT [83]),
	.datad(\FD|ALU|Bnot|Add0~19_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[9]~44_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[9]~44 .lut_mask = 16'h3220;
defparam \FD|ALU|opmux|X[9]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N30
cycloneive_lcell_comb \FD|ALU|opmux|X[9]~45 (
// Equation(s):
// \FD|ALU|opmux|X[9]~45_combout  = (\FD|ALU|opmux|X[9]~44_combout ) # ((!\FD|UC_ULA|ULActrl~4_combout  & (\FD|UC_ULA|ULActrl[1]~6_combout  & \FD|ALU|somaSub[9]~18_combout )))

	.dataa(\FD|UC_ULA|ULActrl~4_combout ),
	.datab(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datac(\FD|ALU|opmux|X[9]~44_combout ),
	.datad(\FD|ALU|somaSub[9]~18_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[9]~45_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[9]~45 .lut_mask = 16'hF4F0;
defparam \FD|ALU|opmux|X[9]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y38_N31
dffeas \FD|Registrador_pipeline3|DOUT[46] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|ALU|opmux|X[9]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [46]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[46] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[46] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y38_N23
dffeas \FD|Registrador_pipeline4|DOUT[14] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline3|DOUT [46]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[14] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N22
cycloneive_lcell_comb \FD|muxDepoisULA|X[9]~22 (
// Equation(s):
// \FD|muxDepoisULA|X[9]~22_combout  = (\FD|Registrador_pipeline4|DOUT [69] & (\FD|Registrador_pipeline4|DOUT [46])) # (!\FD|Registrador_pipeline4|DOUT [69] & ((\FD|Registrador_pipeline4|DOUT [14])))

	.dataa(\FD|Registrador_pipeline4|DOUT [46]),
	.datab(gnd),
	.datac(\FD|Registrador_pipeline4|DOUT [14]),
	.datad(\FD|Registrador_pipeline4|DOUT [69]),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[9]~22 .lut_mask = 16'hAAF0;
defparam \FD|muxDepoisULA|X[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~783feeder (
// Equation(s):
// \FD|Banco_Regis|registers~783feeder_combout  = \FD|muxDepoisULA|X[9]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[9]~22_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~783feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~783feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~783feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N23
dffeas \FD|Banco_Regis|registers~783 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~783feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2367_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~783_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~783 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~783 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1509 (
// Equation(s):
// \FD|Banco_Regis|registers~1509_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~911_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// (\FD|Banco_Regis|registers~655_q ))))

	.dataa(\FD|Banco_Regis|registers~655_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~911_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1509_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1509 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1510 (
// Equation(s):
// \FD|Banco_Regis|registers~1510_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1509_combout  & ((\FD|Banco_Regis|registers~1039_q ))) # (!\FD|Banco_Regis|registers~1509_combout  & 
// (\FD|Banco_Regis|registers~783_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1509_combout ))))

	.dataa(\FD|Banco_Regis|registers~783_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~1039_q ),
	.datad(\FD|Banco_Regis|registers~1509_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1510_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1510 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1502 (
// Equation(s):
// \FD|Banco_Regis|registers~1502_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~847_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// (\FD|Banco_Regis|registers~591_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~591_q ),
	.datac(\FD|Banco_Regis|registers~847_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1502_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1502 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1503 (
// Equation(s):
// \FD|Banco_Regis|registers~1503_combout  = (\FD|Banco_Regis|registers~1502_combout  & (((\FD|Banco_Regis|registers~975_q ) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # (!\FD|Banco_Regis|registers~1502_combout  & 
// (\FD|Banco_Regis|registers~719_q  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\FD|Banco_Regis|registers~719_q ),
	.datab(\FD|Banco_Regis|registers~1502_combout ),
	.datac(\FD|Banco_Regis|registers~975_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1503_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1503 .lut_mask = 16'hE2CC;
defparam \FD|Banco_Regis|registers~1503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1506 (
// Equation(s):
// \FD|Banco_Regis|registers~1506_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~687_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & 
// (\FD|Banco_Regis|registers~559_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\FD|Banco_Regis|registers~559_q ),
	.datac(\FD|Banco_Regis|registers~687_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1506_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1506 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1507 (
// Equation(s):
// \FD|Banco_Regis|registers~1507_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1506_combout  & (\FD|Banco_Regis|registers~943_q )) # (!\FD|Banco_Regis|registers~1506_combout  & 
// ((\FD|Banco_Regis|registers~815_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1506_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\FD|Banco_Regis|registers~943_q ),
	.datac(\FD|Banco_Regis|registers~815_q ),
	.datad(\FD|Banco_Regis|registers~1506_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1507_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1507 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1504 (
// Equation(s):
// \FD|Banco_Regis|registers~1504_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~751_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & 
// (\FD|Banco_Regis|registers~623_q ))))

	.dataa(\FD|Banco_Regis|registers~623_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~751_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1504_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1504 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1505 (
// Equation(s):
// \FD|Banco_Regis|registers~1505_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1504_combout  & (\FD|Banco_Regis|registers~1007_q )) # (!\FD|Banco_Regis|registers~1504_combout  & 
// ((\FD|Banco_Regis|registers~879_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1504_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\FD|Banco_Regis|registers~1007_q ),
	.datac(\FD|Banco_Regis|registers~879_q ),
	.datad(\FD|Banco_Regis|registers~1504_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1505_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1505 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1508 (
// Equation(s):
// \FD|Banco_Regis|registers~1508_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1505_combout ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (\FD|Banco_Regis|registers~1507_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~1507_combout ),
	.datad(\FD|Banco_Regis|registers~1505_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1508_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1508 .lut_mask = 16'hDC98;
defparam \FD|Banco_Regis|registers~1508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1511 (
// Equation(s):
// \FD|Banco_Regis|registers~1511_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1508_combout  & (\FD|Banco_Regis|registers~1510_combout )) # (!\FD|Banco_Regis|registers~1508_combout  & 
// ((\FD|Banco_Regis|registers~1503_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1508_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~1510_combout ),
	.datac(\FD|Banco_Regis|registers~1503_combout ),
	.datad(\FD|Banco_Regis|registers~1508_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1511_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1511 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1512 (
// Equation(s):
// \FD|Banco_Regis|registers~1512_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~207_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~175_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Banco_Regis|registers~175_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~207_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1512_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1512 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1513 (
// Equation(s):
// \FD|Banco_Regis|registers~1513_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1512_combout  & ((\FD|Banco_Regis|registers~271_q ))) # (!\FD|Banco_Regis|registers~1512_combout  & 
// (\FD|Banco_Regis|registers~239_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1512_combout ))))

	.dataa(\FD|Banco_Regis|registers~239_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~271_q ),
	.datad(\FD|Banco_Regis|registers~1512_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1513_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1513 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1519 (
// Equation(s):
// \FD|Banco_Regis|registers~1519_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~463_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & 
// (\FD|Banco_Regis|registers~431_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~431_q ),
	.datac(\FD|Banco_Regis|registers~463_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1519_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1519 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1520 (
// Equation(s):
// \FD|Banco_Regis|registers~1520_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1519_combout  & (\FD|Banco_Regis|registers~527_q )) # (!\FD|Banco_Regis|registers~1519_combout  & 
// ((\FD|Banco_Regis|registers~495_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1519_combout ))))

	.dataa(\FD|Banco_Regis|registers~527_q ),
	.datab(\FD|Banco_Regis|registers~495_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\FD|Banco_Regis|registers~1519_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1520_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1520 .lut_mask = 16'hAFC0;
defparam \FD|Banco_Regis|registers~1520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1514 (
// Equation(s):
// \FD|Banco_Regis|registers~1514_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~367_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~303_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\FD|Banco_Regis|registers~367_q ),
	.datab(\FD|Banco_Regis|registers~303_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1514_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1514 .lut_mask = 16'hF0AC;
defparam \FD|Banco_Regis|registers~1514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1515 (
// Equation(s):
// \FD|Banco_Regis|registers~1515_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1514_combout  & (\FD|Banco_Regis|registers~399_q )) # (!\FD|Banco_Regis|registers~1514_combout  & 
// ((\FD|Banco_Regis|registers~335_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1514_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~399_q ),
	.datac(\FD|Banco_Regis|registers~335_q ),
	.datad(\FD|Banco_Regis|registers~1514_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1515_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1515 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1516 (
// Equation(s):
// \FD|Banco_Regis|registers~1516_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~111_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// (\FD|Banco_Regis|registers~47_q ))))

	.dataa(\FD|Banco_Regis|registers~47_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~111_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1516_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1516 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1517 (
// Equation(s):
// \FD|Banco_Regis|registers~1517_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1516_combout  & (\FD|Banco_Regis|registers~143_q )) # (!\FD|Banco_Regis|registers~1516_combout  & 
// ((\FD|Banco_Regis|registers~79_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1516_combout ))))

	.dataa(\FD|Banco_Regis|registers~143_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~79_q ),
	.datad(\FD|Banco_Regis|registers~1516_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1517_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1517 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1518 (
// Equation(s):
// \FD|Banco_Regis|registers~1518_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (\FD|Banco_Regis|registers~1515_combout )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1517_combout )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~1515_combout ),
	.datad(\FD|Banco_Regis|registers~1517_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1518_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1518 .lut_mask = 16'hD9C8;
defparam \FD|Banco_Regis|registers~1518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1521 (
// Equation(s):
// \FD|Banco_Regis|registers~1521_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1518_combout  & ((\FD|Banco_Regis|registers~1520_combout ))) # (!\FD|Banco_Regis|registers~1518_combout  & 
// (\FD|Banco_Regis|registers~1513_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1518_combout ))))

	.dataa(\FD|Banco_Regis|registers~1513_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~1520_combout ),
	.datad(\FD|Banco_Regis|registers~1518_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1521_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1521 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N24
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg2[9]~22 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg2[9]~22_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & (((\FD|Banco_Regis|registers~1511_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & 
// (!\FD|Banco_Regis|Equal1~0_combout  & ((\FD|Banco_Regis|registers~1521_combout ))))

	.dataa(\FD|Banco_Regis|Equal1~0_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20 ),
	.datac(\FD|Banco_Regis|registers~1511_combout ),
	.datad(\FD|Banco_Regis|registers~1521_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg2[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg2[9]~22 .lut_mask = 16'hD1C0;
defparam \FD|Banco_Regis|DadoLidoReg2[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N25
dffeas \FD|Registrador_pipeline2|DOUT[51] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg2[9]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [51]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[51] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[51] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y38_N23
dffeas \FD|Registrador_pipeline3|DOUT[14] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline2|DOUT [51]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[14] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N16
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[28]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[28]~feeder .lut_mask = 16'hFFFF;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y39_N17
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[28] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N4
cycloneive_lcell_comb \FD|Mem_dados|Memoria~65 (
// Equation(s):
// \FD|Mem_dados|Memoria~65_combout  = (\FD|Mem_dados|Memoria~41_combout  & (\FD|Mem_dados|Memoria_rtl_0_bypass [27])) # (!\FD|Mem_dados|Memoria~41_combout  & ((\FD|Mem_dados|Memoria_rtl_0_bypass [28] & 
// ((\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a8 ))) # (!\FD|Mem_dados|Memoria_rtl_0_bypass [28] & (\FD|Mem_dados|Memoria_rtl_0_bypass [27]))))

	.dataa(\FD|Mem_dados|Memoria~41_combout ),
	.datab(\FD|Mem_dados|Memoria_rtl_0_bypass [27]),
	.datac(\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a8 ),
	.datad(\FD|Mem_dados|Memoria_rtl_0_bypass [28]),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria~65_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria~65 .lut_mask = 16'hD8CC;
defparam \FD|Mem_dados|Memoria~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y39_N5
dffeas \FD|Registrador_pipeline4|DOUT[45] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FD|Registrador_pipeline3|DOUT [103]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [45]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[45] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N6
cycloneive_lcell_comb \FD|muxDepoisULA|X[8]~23 (
// Equation(s):
// \FD|muxDepoisULA|X[8]~23_combout  = (\FD|Registrador_pipeline4|DOUT [69] & ((\FD|Registrador_pipeline4|DOUT [45]))) # (!\FD|Registrador_pipeline4|DOUT [69] & (\FD|Registrador_pipeline4|DOUT [13]))

	.dataa(\FD|Registrador_pipeline4|DOUT [13]),
	.datab(\FD|Registrador_pipeline4|DOUT [45]),
	.datac(\FD|Registrador_pipeline4|DOUT [69]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[8]~23 .lut_mask = 16'hCACA;
defparam \FD|muxDepoisULA|X[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y40_N19
dffeas \FD|Banco_Regis|registers~910 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[8]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2369_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~910_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~910 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~910 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1529 (
// Equation(s):
// \FD|Banco_Regis|registers~1529_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~782_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & 
// (\FD|Banco_Regis|registers~654_q ))))

	.dataa(\FD|Banco_Regis|registers~654_q ),
	.datab(\FD|Banco_Regis|registers~782_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1529_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1529 .lut_mask = 16'hFC0A;
defparam \FD|Banco_Regis|registers~1529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1530 (
// Equation(s):
// \FD|Banco_Regis|registers~1530_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1529_combout  & ((\FD|Banco_Regis|registers~1038_q ))) # (!\FD|Banco_Regis|registers~1529_combout  & 
// (\FD|Banco_Regis|registers~910_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1529_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\FD|Banco_Regis|registers~910_q ),
	.datac(\FD|Banco_Regis|registers~1038_q ),
	.datad(\FD|Banco_Regis|registers~1529_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1530_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1530 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1526 (
// Equation(s):
// \FD|Banco_Regis|registers~1526_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~814_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// (\FD|Banco_Regis|registers~558_q ))))

	.dataa(\FD|Banco_Regis|registers~558_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~814_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1526_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1526 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1527 (
// Equation(s):
// \FD|Banco_Regis|registers~1527_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1526_combout  & (\FD|Banco_Regis|registers~942_q )) # (!\FD|Banco_Regis|registers~1526_combout  & 
// ((\FD|Banco_Regis|registers~686_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1526_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~942_q ),
	.datac(\FD|Banco_Regis|registers~686_q ),
	.datad(\FD|Banco_Regis|registers~1526_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1527_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1527 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1524 (
// Equation(s):
// \FD|Banco_Regis|registers~1524_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~718_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Banco_Regis|registers~590_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~590_q ),
	.datac(\FD|Banco_Regis|registers~718_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1524_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1524 .lut_mask = 16'hAAE4;
defparam \FD|Banco_Regis|registers~1524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1525 (
// Equation(s):
// \FD|Banco_Regis|registers~1525_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1524_combout  & (\FD|Banco_Regis|registers~974_q )) # (!\FD|Banco_Regis|registers~1524_combout  & 
// ((\FD|Banco_Regis|registers~846_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1524_combout ))))

	.dataa(\FD|Banco_Regis|registers~974_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~846_q ),
	.datad(\FD|Banco_Regis|registers~1524_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1525_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1525 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1528 (
// Equation(s):
// \FD|Banco_Regis|registers~1528_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1525_combout ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~1527_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~1527_combout ),
	.datad(\FD|Banco_Regis|registers~1525_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1528_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1528 .lut_mask = 16'hDC98;
defparam \FD|Banco_Regis|registers~1528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1522 (
// Equation(s):
// \FD|Banco_Regis|registers~1522_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~878_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// (\FD|Banco_Regis|registers~622_q ))))

	.dataa(\FD|Banco_Regis|registers~622_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~878_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1522_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1522 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1523 (
// Equation(s):
// \FD|Banco_Regis|registers~1523_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1522_combout  & ((\FD|Banco_Regis|registers~1006_q ))) # (!\FD|Banco_Regis|registers~1522_combout  & 
// (\FD|Banco_Regis|registers~750_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1522_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~750_q ),
	.datac(\FD|Banco_Regis|registers~1006_q ),
	.datad(\FD|Banco_Regis|registers~1522_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1523_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1523 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1531 (
// Equation(s):
// \FD|Banco_Regis|registers~1531_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1528_combout  & (\FD|Banco_Regis|registers~1530_combout )) # (!\FD|Banco_Regis|registers~1528_combout  & 
// ((\FD|Banco_Regis|registers~1523_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1528_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~1530_combout ),
	.datac(\FD|Banco_Regis|registers~1528_combout ),
	.datad(\FD|Banco_Regis|registers~1523_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1531_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1531 .lut_mask = 16'hDAD0;
defparam \FD|Banco_Regis|registers~1531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1532 (
// Equation(s):
// \FD|Banco_Regis|registers~1532_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~334_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & 
// (\FD|Banco_Regis|registers~302_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~302_q ),
	.datac(\FD|Banco_Regis|registers~334_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1532_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1532 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1533 (
// Equation(s):
// \FD|Banco_Regis|registers~1533_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1532_combout  & ((\FD|Banco_Regis|registers~398_q ))) # (!\FD|Banco_Regis|registers~1532_combout  & 
// (\FD|Banco_Regis|registers~366_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1532_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~366_q ),
	.datac(\FD|Banco_Regis|registers~398_q ),
	.datad(\FD|Banco_Regis|registers~1532_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1533_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1533 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1534 (
// Equation(s):
// \FD|Banco_Regis|registers~1534_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~238_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// (\FD|Banco_Regis|registers~174_q ))))

	.dataa(\FD|Banco_Regis|registers~174_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~238_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1534_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1534 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1535 (
// Equation(s):
// \FD|Banco_Regis|registers~1535_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1534_combout  & (\FD|Banco_Regis|registers~270_q )) # (!\FD|Banco_Regis|registers~1534_combout  & 
// ((\FD|Banco_Regis|registers~206_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1534_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~270_q ),
	.datac(\FD|Banco_Regis|registers~206_q ),
	.datad(\FD|Banco_Regis|registers~1534_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1535_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1535 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1536 (
// Equation(s):
// \FD|Banco_Regis|registers~1536_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~78_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~46_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Banco_Regis|registers~46_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~78_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1536_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1536 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1537 (
// Equation(s):
// \FD|Banco_Regis|registers~1537_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1536_combout  & (\FD|Banco_Regis|registers~142_q )) # (!\FD|Banco_Regis|registers~1536_combout  & 
// ((\FD|Banco_Regis|registers~110_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1536_combout ))))

	.dataa(\FD|Banco_Regis|registers~142_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~110_q ),
	.datad(\FD|Banco_Regis|registers~1536_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1537_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1537 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1538 (
// Equation(s):
// \FD|Banco_Regis|registers~1538_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Banco_Regis|registers~1535_combout )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1537_combout )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~1535_combout ),
	.datad(\FD|Banco_Regis|registers~1537_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1538_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1538 .lut_mask = 16'hD9C8;
defparam \FD|Banco_Regis|registers~1538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1539 (
// Equation(s):
// \FD|Banco_Regis|registers~1539_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~494_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// (\FD|Banco_Regis|registers~430_q ))))

	.dataa(\FD|Banco_Regis|registers~430_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~494_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1539_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1539 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1540 (
// Equation(s):
// \FD|Banco_Regis|registers~1540_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1539_combout  & (\FD|Banco_Regis|registers~526_q )) # (!\FD|Banco_Regis|registers~1539_combout  & 
// ((\FD|Banco_Regis|registers~462_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1539_combout ))))

	.dataa(\FD|Banco_Regis|registers~526_q ),
	.datab(\FD|Banco_Regis|registers~462_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\FD|Banco_Regis|registers~1539_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1540_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1540 .lut_mask = 16'hAFC0;
defparam \FD|Banco_Regis|registers~1540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1541 (
// Equation(s):
// \FD|Banco_Regis|registers~1541_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1538_combout  & ((\FD|Banco_Regis|registers~1540_combout ))) # (!\FD|Banco_Regis|registers~1538_combout  & 
// (\FD|Banco_Regis|registers~1533_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1538_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\FD|Banco_Regis|registers~1533_combout ),
	.datac(\FD|Banco_Regis|registers~1538_combout ),
	.datad(\FD|Banco_Regis|registers~1540_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1541_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1541 .lut_mask = 16'hF858;
defparam \FD|Banco_Regis|registers~1541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N28
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg2[8]~23 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg2[8]~23_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & (((\FD|Banco_Regis|registers~1531_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & 
// (!\FD|Banco_Regis|Equal1~0_combout  & ((\FD|Banco_Regis|registers~1541_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20 ),
	.datab(\FD|Banco_Regis|Equal1~0_combout ),
	.datac(\FD|Banco_Regis|registers~1531_combout ),
	.datad(\FD|Banco_Regis|registers~1541_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg2[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg2[8]~23 .lut_mask = 16'hB1A0;
defparam \FD|Banco_Regis|DadoLidoReg2[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N29
dffeas \FD|Registrador_pipeline2|DOUT[50] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg2[8]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [50]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[50] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N30
cycloneive_lcell_comb \FD|Registrador_pipeline3|DOUT[13]~feeder (
// Equation(s):
// \FD|Registrador_pipeline3|DOUT[13]~feeder_combout  = \FD|Registrador_pipeline2|DOUT [50]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline2|DOUT [50]),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline3|DOUT[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[13]~feeder .lut_mask = 16'hFF00;
defparam \FD|Registrador_pipeline3|DOUT[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y38_N31
dffeas \FD|Registrador_pipeline3|DOUT[13] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline3|DOUT[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[13] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N6
cycloneive_lcell_comb \FD|Mem_dados|Memoria~66 (
// Equation(s):
// \FD|Mem_dados|Memoria~66_combout  = (\FD|Mem_dados|Memoria_rtl_0_bypass [26] & ((\FD|Mem_dados|Memoria~41_combout  & (\FD|Mem_dados|Memoria_rtl_0_bypass [25])) # (!\FD|Mem_dados|Memoria~41_combout  & 
// ((\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a7 ))))) # (!\FD|Mem_dados|Memoria_rtl_0_bypass [26] & (\FD|Mem_dados|Memoria_rtl_0_bypass [25]))

	.dataa(\FD|Mem_dados|Memoria_rtl_0_bypass [26]),
	.datab(\FD|Mem_dados|Memoria_rtl_0_bypass [25]),
	.datac(\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\FD|Mem_dados|Memoria~41_combout ),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria~66_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria~66 .lut_mask = 16'hCCE4;
defparam \FD|Mem_dados|Memoria~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y36_N7
dffeas \FD|Registrador_pipeline4|DOUT[44] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FD|Registrador_pipeline3|DOUT [103]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [44]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[44] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N8
cycloneive_lcell_comb \FD|ALU|opmux|X[7]~50 (
// Equation(s):
// \FD|ALU|opmux|X[7]~50_combout  = (!\FD|UC_ULA|ULActrl[1]~6_combout  & ((\FD|Registrador_pipeline2|DOUT [81] & ((\FD|UC_ULA|ULActrl~4_combout ) # (\FD|ALU|Bnot|Add0~15_combout ))) # (!\FD|Registrador_pipeline2|DOUT [81] & (\FD|UC_ULA|ULActrl~4_combout  & 
// \FD|ALU|Bnot|Add0~15_combout ))))

	.dataa(\FD|Registrador_pipeline2|DOUT [81]),
	.datab(\FD|UC_ULA|ULActrl~4_combout ),
	.datac(\FD|ALU|Bnot|Add0~15_combout ),
	.datad(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[7]~50_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[7]~50 .lut_mask = 16'h00E8;
defparam \FD|ALU|opmux|X[7]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N6
cycloneive_lcell_comb \FD|ALU|opmux|X[7]~51 (
// Equation(s):
// \FD|ALU|opmux|X[7]~51_combout  = (\FD|ALU|opmux|X[7]~50_combout ) # ((!\FD|UC_ULA|ULActrl~4_combout  & (\FD|UC_ULA|ULActrl[1]~6_combout  & \FD|ALU|somaSub[7]~14_combout )))

	.dataa(\FD|UC_ULA|ULActrl~4_combout ),
	.datab(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datac(\FD|ALU|opmux|X[7]~50_combout ),
	.datad(\FD|ALU|somaSub[7]~14_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[7]~51_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[7]~51 .lut_mask = 16'hF4F0;
defparam \FD|ALU|opmux|X[7]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y38_N7
dffeas \FD|Registrador_pipeline3|DOUT[44] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|ALU|opmux|X[7]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [44]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[44] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N30
cycloneive_lcell_comb \FD|Registrador_pipeline4|DOUT[12]~feeder (
// Equation(s):
// \FD|Registrador_pipeline4|DOUT[12]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [44]

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|Registrador_pipeline3|DOUT [44]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline4|DOUT[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[12]~feeder .lut_mask = 16'hF0F0;
defparam \FD|Registrador_pipeline4|DOUT[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y40_N31
dffeas \FD|Registrador_pipeline4|DOUT[12] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline4|DOUT[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[12] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N4
cycloneive_lcell_comb \FD|muxDepoisULA|X[7]~24 (
// Equation(s):
// \FD|muxDepoisULA|X[7]~24_combout  = (\FD|Registrador_pipeline4|DOUT [69] & (\FD|Registrador_pipeline4|DOUT [44])) # (!\FD|Registrador_pipeline4|DOUT [69] & ((\FD|Registrador_pipeline4|DOUT [12])))

	.dataa(gnd),
	.datab(\FD|Registrador_pipeline4|DOUT [69]),
	.datac(\FD|Registrador_pipeline4|DOUT [44]),
	.datad(\FD|Registrador_pipeline4|DOUT [12]),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[7]~24 .lut_mask = 16'hF3C0;
defparam \FD|muxDepoisULA|X[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N11
dffeas \FD|Banco_Regis|registers~781 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[7]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2367_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~781_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~781 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~781 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1549 (
// Equation(s):
// \FD|Banco_Regis|registers~1549_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~909_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// (\FD|Banco_Regis|registers~653_q ))))

	.dataa(\FD|Banco_Regis|registers~653_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~909_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1549_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1549 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1550 (
// Equation(s):
// \FD|Banco_Regis|registers~1550_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1549_combout  & ((\FD|Banco_Regis|registers~1037_q ))) # (!\FD|Banco_Regis|registers~1549_combout  & 
// (\FD|Banco_Regis|registers~781_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1549_combout ))))

	.dataa(\FD|Banco_Regis|registers~781_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~1037_q ),
	.datad(\FD|Banco_Regis|registers~1549_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1550_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1550 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1542 (
// Equation(s):
// \FD|Banco_Regis|registers~1542_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~845_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// (\FD|Banco_Regis|registers~589_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~589_q ),
	.datac(\FD|Banco_Regis|registers~845_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1542_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1542 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1543 (
// Equation(s):
// \FD|Banco_Regis|registers~1543_combout  = (\FD|Banco_Regis|registers~1542_combout  & (((\FD|Banco_Regis|registers~973_q ) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # (!\FD|Banco_Regis|registers~1542_combout  & 
// (\FD|Banco_Regis|registers~717_q  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\FD|Banco_Regis|registers~1542_combout ),
	.datab(\FD|Banco_Regis|registers~717_q ),
	.datac(\FD|Banco_Regis|registers~973_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1543_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1543 .lut_mask = 16'hE4AA;
defparam \FD|Banco_Regis|registers~1543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1544 (
// Equation(s):
// \FD|Banco_Regis|registers~1544_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~749_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & 
// (\FD|Banco_Regis|registers~621_q ))))

	.dataa(\FD|Banco_Regis|registers~621_q ),
	.datab(\FD|Banco_Regis|registers~749_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1544_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1544 .lut_mask = 16'hFC0A;
defparam \FD|Banco_Regis|registers~1544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1545 (
// Equation(s):
// \FD|Banco_Regis|registers~1545_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1544_combout  & ((\FD|Banco_Regis|registers~1005_q ))) # (!\FD|Banco_Regis|registers~1544_combout  & 
// (\FD|Banco_Regis|registers~877_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1544_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\FD|Banco_Regis|registers~877_q ),
	.datac(\FD|Banco_Regis|registers~1005_q ),
	.datad(\FD|Banco_Regis|registers~1544_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1545_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1545 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1546 (
// Equation(s):
// \FD|Banco_Regis|registers~1546_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Banco_Regis|registers~685_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & 
// ((\FD|Banco_Regis|registers~557_q )))))

	.dataa(\FD|Banco_Regis|registers~685_q ),
	.datab(\FD|Banco_Regis|registers~557_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1546_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1546 .lut_mask = 16'hFA0C;
defparam \FD|Banco_Regis|registers~1546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1547 (
// Equation(s):
// \FD|Banco_Regis|registers~1547_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1546_combout  & (\FD|Banco_Regis|registers~941_q )) # (!\FD|Banco_Regis|registers~1546_combout  & 
// ((\FD|Banco_Regis|registers~813_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1546_combout ))))

	.dataa(\FD|Banco_Regis|registers~941_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~813_q ),
	.datad(\FD|Banco_Regis|registers~1546_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1547_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1547 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1548 (
// Equation(s):
// \FD|Banco_Regis|registers~1548_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ) # ((\FD|Banco_Regis|registers~1545_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1547_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~1545_combout ),
	.datad(\FD|Banco_Regis|registers~1547_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1548_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1548 .lut_mask = 16'hB9A8;
defparam \FD|Banco_Regis|registers~1548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1551 (
// Equation(s):
// \FD|Banco_Regis|registers~1551_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1548_combout  & (\FD|Banco_Regis|registers~1550_combout )) # (!\FD|Banco_Regis|registers~1548_combout  & 
// ((\FD|Banco_Regis|registers~1543_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1548_combout ))))

	.dataa(\FD|Banco_Regis|registers~1550_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~1543_combout ),
	.datad(\FD|Banco_Regis|registers~1548_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1551_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1551 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1552 (
// Equation(s):
// \FD|Banco_Regis|registers~1552_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~205_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & 
// (\FD|Banco_Regis|registers~173_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~173_q ),
	.datac(\FD|Banco_Regis|registers~205_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1552_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1552 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1553 (
// Equation(s):
// \FD|Banco_Regis|registers~1553_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1552_combout  & (\FD|Banco_Regis|registers~269_q )) # (!\FD|Banco_Regis|registers~1552_combout  & 
// ((\FD|Banco_Regis|registers~237_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (\FD|Banco_Regis|registers~1552_combout ))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~1552_combout ),
	.datac(\FD|Banco_Regis|registers~269_q ),
	.datad(\FD|Banco_Regis|registers~237_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1553_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1553 .lut_mask = 16'hE6C4;
defparam \FD|Banco_Regis|registers~1553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1559 (
// Equation(s):
// \FD|Banco_Regis|registers~1559_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~461_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & 
// (\FD|Banco_Regis|registers~429_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~429_q ),
	.datac(\FD|Banco_Regis|registers~461_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1559_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1559 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1560 (
// Equation(s):
// \FD|Banco_Regis|registers~1560_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1559_combout  & (\FD|Banco_Regis|registers~525_q )) # (!\FD|Banco_Regis|registers~1559_combout  & 
// ((\FD|Banco_Regis|registers~493_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1559_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~525_q ),
	.datac(\FD|Banco_Regis|registers~493_q ),
	.datad(\FD|Banco_Regis|registers~1559_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1560_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1560 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1554 (
// Equation(s):
// \FD|Banco_Regis|registers~1554_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~365_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// (\FD|Banco_Regis|registers~301_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~301_q ),
	.datac(\FD|Banco_Regis|registers~365_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1554_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1554 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1555 (
// Equation(s):
// \FD|Banco_Regis|registers~1555_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1554_combout  & (\FD|Banco_Regis|registers~397_q )) # (!\FD|Banco_Regis|registers~1554_combout  & 
// ((\FD|Banco_Regis|registers~333_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1554_combout ))))

	.dataa(\FD|Banco_Regis|registers~397_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~333_q ),
	.datad(\FD|Banco_Regis|registers~1554_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1555_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1555 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1556 (
// Equation(s):
// \FD|Banco_Regis|registers~1556_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ) # ((\FD|Banco_Regis|registers~109_q )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~45_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~109_q ),
	.datad(\FD|Banco_Regis|registers~45_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1556_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1556 .lut_mask = 16'hB9A8;
defparam \FD|Banco_Regis|registers~1556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1557 (
// Equation(s):
// \FD|Banco_Regis|registers~1557_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1556_combout  & (\FD|Banco_Regis|registers~141_q )) # (!\FD|Banco_Regis|registers~1556_combout  & 
// ((\FD|Banco_Regis|registers~77_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1556_combout ))))

	.dataa(\FD|Banco_Regis|registers~141_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~77_q ),
	.datad(\FD|Banco_Regis|registers~1556_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1557_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1557 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1558 (
// Equation(s):
// \FD|Banco_Regis|registers~1558_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ) # ((\FD|Banco_Regis|registers~1555_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1557_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~1555_combout ),
	.datad(\FD|Banco_Regis|registers~1557_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1558_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1558 .lut_mask = 16'hB9A8;
defparam \FD|Banco_Regis|registers~1558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1561 (
// Equation(s):
// \FD|Banco_Regis|registers~1561_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1558_combout  & ((\FD|Banco_Regis|registers~1560_combout ))) # (!\FD|Banco_Regis|registers~1558_combout  & 
// (\FD|Banco_Regis|registers~1553_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1558_combout ))))

	.dataa(\FD|Banco_Regis|registers~1553_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~1560_combout ),
	.datad(\FD|Banco_Regis|registers~1558_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1561_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1561 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N0
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg2[7]~24 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg2[7]~24_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & (((\FD|Banco_Regis|registers~1551_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & 
// (!\FD|Banco_Regis|Equal1~0_combout  & ((\FD|Banco_Regis|registers~1561_combout ))))

	.dataa(\FD|Banco_Regis|Equal1~0_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20 ),
	.datac(\FD|Banco_Regis|registers~1551_combout ),
	.datad(\FD|Banco_Regis|registers~1561_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg2[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg2[7]~24 .lut_mask = 16'hD1C0;
defparam \FD|Banco_Regis|DadoLidoReg2[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N1
dffeas \FD|Registrador_pipeline2|DOUT[49] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg2[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [49]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[49] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N26
cycloneive_lcell_comb \FD|Registrador_pipeline3|DOUT[12]~feeder (
// Equation(s):
// \FD|Registrador_pipeline3|DOUT[12]~feeder_combout  = \FD|Registrador_pipeline2|DOUT [49]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline2|DOUT [49]),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline3|DOUT[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[12]~feeder .lut_mask = 16'hFF00;
defparam \FD|Registrador_pipeline3|DOUT[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N27
dffeas \FD|Registrador_pipeline3|DOUT[12] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline3|DOUT[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[12] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N12
cycloneive_lcell_comb \FD|Mem_dados|Memoria~72 (
// Equation(s):
// \FD|Mem_dados|Memoria~72_combout  = (\FD|Mem_dados|Memoria_rtl_0_bypass [14] & ((\FD|Mem_dados|Memoria~41_combout  & (\FD|Mem_dados|Memoria_rtl_0_bypass [13])) # (!\FD|Mem_dados|Memoria~41_combout  & 
// ((\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a1 ))))) # (!\FD|Mem_dados|Memoria_rtl_0_bypass [14] & (\FD|Mem_dados|Memoria_rtl_0_bypass [13]))

	.dataa(\FD|Mem_dados|Memoria_rtl_0_bypass [14]),
	.datab(\FD|Mem_dados|Memoria_rtl_0_bypass [13]),
	.datac(\FD|Mem_dados|Memoria~41_combout ),
	.datad(\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria~72_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria~72 .lut_mask = 16'hCEC4;
defparam \FD|Mem_dados|Memoria~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y36_N13
dffeas \FD|Registrador_pipeline4|DOUT[38] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FD|Registrador_pipeline3|DOUT [103]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [38]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[38] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N18
cycloneive_lcell_comb \FD|ALU|opmux|X[1]~60 (
// Equation(s):
// \FD|ALU|opmux|X[1]~60_combout  = (!\FD|UC_ULA|ULActrl[1]~6_combout  & ((\FD|UC_ULA|ULActrl~4_combout  & ((\FD|Registrador_pipeline2|DOUT [75]) # (\FD|ALU|Bnot|Add0~3_combout ))) # (!\FD|UC_ULA|ULActrl~4_combout  & (\FD|Registrador_pipeline2|DOUT [75] & 
// \FD|ALU|Bnot|Add0~3_combout ))))

	.dataa(\FD|UC_ULA|ULActrl~4_combout ),
	.datab(\FD|Registrador_pipeline2|DOUT [75]),
	.datac(\FD|ALU|Bnot|Add0~3_combout ),
	.datad(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[1]~60_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[1]~60 .lut_mask = 16'h00E8;
defparam \FD|ALU|opmux|X[1]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N14
cycloneive_lcell_comb \FD|ALU|opmux|X[1]~61 (
// Equation(s):
// \FD|ALU|opmux|X[1]~61_combout  = (\FD|ALU|opmux|X[1]~60_combout ) # ((!\FD|UC_ULA|ULActrl~4_combout  & (\FD|UC_ULA|ULActrl[1]~6_combout  & \FD|ALU|somaSub[1]~2_combout )))

	.dataa(\FD|UC_ULA|ULActrl~4_combout ),
	.datab(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datac(\FD|ALU|somaSub[1]~2_combout ),
	.datad(\FD|ALU|opmux|X[1]~60_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[1]~61_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[1]~61 .lut_mask = 16'hFF40;
defparam \FD|ALU|opmux|X[1]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y38_N15
dffeas \FD|Registrador_pipeline3|DOUT[38] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|ALU|opmux|X[1]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [38]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[38] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y38_N7
dffeas \FD|Registrador_pipeline4|DOUT[6] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline3|DOUT [38]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[6] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N6
cycloneive_lcell_comb \FD|muxDepoisULA|X[1]~30 (
// Equation(s):
// \FD|muxDepoisULA|X[1]~30_combout  = (\FD|Registrador_pipeline4|DOUT [69] & (\FD|Registrador_pipeline4|DOUT [38])) # (!\FD|Registrador_pipeline4|DOUT [69] & ((\FD|Registrador_pipeline4|DOUT [6])))

	.dataa(\FD|Registrador_pipeline4|DOUT [38]),
	.datab(\FD|Registrador_pipeline4|DOUT [69]),
	.datac(\FD|Registrador_pipeline4|DOUT [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[1]~30 .lut_mask = 16'hB8B8;
defparam \FD|muxDepoisULA|X[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~519feeder (
// Equation(s):
// \FD|Banco_Regis|registers~519feeder_combout  = \FD|muxDepoisULA|X[1]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxDepoisULA|X[1]~30_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~519feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~519feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~519feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N25
dffeas \FD|Banco_Regis|registers~519 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~519feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~519_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~519 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~519 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1679 (
// Equation(s):
// \FD|Banco_Regis|registers~1679_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~455_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & 
// (\FD|Banco_Regis|registers~423_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~423_q ),
	.datac(\FD|Banco_Regis|registers~455_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1679_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1679 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1680 (
// Equation(s):
// \FD|Banco_Regis|registers~1680_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1679_combout  & (\FD|Banco_Regis|registers~519_q )) # (!\FD|Banco_Regis|registers~1679_combout  & 
// ((\FD|Banco_Regis|registers~487_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1679_combout ))))

	.dataa(\FD|Banco_Regis|registers~519_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~487_q ),
	.datad(\FD|Banco_Regis|registers~1679_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1680_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1680 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1672 (
// Equation(s):
// \FD|Banco_Regis|registers~1672_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~199_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~167_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~167_q ),
	.datac(\FD|Banco_Regis|registers~199_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1672_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1672 .lut_mask = 16'hAAE4;
defparam \FD|Banco_Regis|registers~1672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1673 (
// Equation(s):
// \FD|Banco_Regis|registers~1673_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1672_combout  & (\FD|Banco_Regis|registers~263_q )) # (!\FD|Banco_Regis|registers~1672_combout  & 
// ((\FD|Banco_Regis|registers~231_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1672_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~263_q ),
	.datac(\FD|Banco_Regis|registers~231_q ),
	.datad(\FD|Banco_Regis|registers~1672_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1673_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1673 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1676 (
// Equation(s):
// \FD|Banco_Regis|registers~1676_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ) # ((\FD|Banco_Regis|registers~103_q )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~39_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~103_q ),
	.datad(\FD|Banco_Regis|registers~39_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1676_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1676 .lut_mask = 16'hB9A8;
defparam \FD|Banco_Regis|registers~1676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1677 (
// Equation(s):
// \FD|Banco_Regis|registers~1677_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1676_combout  & (\FD|Banco_Regis|registers~135_q )) # (!\FD|Banco_Regis|registers~1676_combout  & 
// ((\FD|Banco_Regis|registers~71_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1676_combout ))))

	.dataa(\FD|Banco_Regis|registers~135_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~71_q ),
	.datad(\FD|Banco_Regis|registers~1676_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1677_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1677 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1674 (
// Equation(s):
// \FD|Banco_Regis|registers~1674_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~359_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (\FD|Banco_Regis|registers~295_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\FD|Banco_Regis|registers~295_q ),
	.datab(\FD|Banco_Regis|registers~359_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1674_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1674 .lut_mask = 16'hF0CA;
defparam \FD|Banco_Regis|registers~1674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1675 (
// Equation(s):
// \FD|Banco_Regis|registers~1675_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1674_combout  & ((\FD|Banco_Regis|registers~391_q ))) # (!\FD|Banco_Regis|registers~1674_combout  & 
// (!\FD|Banco_Regis|registers~327_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1674_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~327_q ),
	.datac(\FD|Banco_Regis|registers~391_q ),
	.datad(\FD|Banco_Regis|registers~1674_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1675_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1675 .lut_mask = 16'hF522;
defparam \FD|Banco_Regis|registers~1675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1678 (
// Equation(s):
// \FD|Banco_Regis|registers~1678_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1675_combout ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (\FD|Banco_Regis|registers~1677_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~1677_combout ),
	.datad(\FD|Banco_Regis|registers~1675_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1678_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1678 .lut_mask = 16'hDC98;
defparam \FD|Banco_Regis|registers~1678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1681 (
// Equation(s):
// \FD|Banco_Regis|registers~1681_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1678_combout  & (\FD|Banco_Regis|registers~1680_combout )) # (!\FD|Banco_Regis|registers~1678_combout  & 
// ((\FD|Banco_Regis|registers~1673_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1678_combout ))))

	.dataa(\FD|Banco_Regis|registers~1680_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~1673_combout ),
	.datad(\FD|Banco_Regis|registers~1678_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1681_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1681 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1662 (
// Equation(s):
// \FD|Banco_Regis|registers~1662_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~839_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// (\FD|Banco_Regis|registers~583_q ))))

	.dataa(\FD|Banco_Regis|registers~583_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~839_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1662_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1662 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1663 (
// Equation(s):
// \FD|Banco_Regis|registers~1663_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1662_combout  & (\FD|Banco_Regis|registers~967_q )) # (!\FD|Banco_Regis|registers~1662_combout  & 
// ((\FD|Banco_Regis|registers~711_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1662_combout ))))

	.dataa(\FD|Banco_Regis|registers~967_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~711_q ),
	.datad(\FD|Banco_Regis|registers~1662_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1663_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1663 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1669 (
// Equation(s):
// \FD|Banco_Regis|registers~1669_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~903_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// (\FD|Banco_Regis|registers~647_q ))))

	.dataa(\FD|Banco_Regis|registers~647_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~903_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1669_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1669 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1670 (
// Equation(s):
// \FD|Banco_Regis|registers~1670_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1669_combout  & (\FD|Banco_Regis|registers~1031_q )) # (!\FD|Banco_Regis|registers~1669_combout  & 
// ((\FD|Banco_Regis|registers~775_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1669_combout ))))

	.dataa(\FD|Banco_Regis|registers~1031_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~775_q ),
	.datad(\FD|Banco_Regis|registers~1669_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1670_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1670 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1664 (
// Equation(s):
// \FD|Banco_Regis|registers~1664_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Banco_Regis|registers~743_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & 
// ((\FD|Banco_Regis|registers~615_q )))))

	.dataa(\FD|Banco_Regis|registers~743_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~615_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1664_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1664 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~1664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1665 (
// Equation(s):
// \FD|Banco_Regis|registers~1665_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1664_combout  & (\FD|Banco_Regis|registers~999_q )) # (!\FD|Banco_Regis|registers~1664_combout  & 
// ((\FD|Banco_Regis|registers~871_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1664_combout ))))

	.dataa(\FD|Banco_Regis|registers~999_q ),
	.datab(\FD|Banco_Regis|registers~871_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\FD|Banco_Regis|registers~1664_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1665_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1665 .lut_mask = 16'hAFC0;
defparam \FD|Banco_Regis|registers~1665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1666 (
// Equation(s):
// \FD|Banco_Regis|registers~1666_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~679_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Banco_Regis|registers~551_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~551_q ),
	.datac(\FD|Banco_Regis|registers~679_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1666_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1666 .lut_mask = 16'hAAE4;
defparam \FD|Banco_Regis|registers~1666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1667 (
// Equation(s):
// \FD|Banco_Regis|registers~1667_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1666_combout  & (\FD|Banco_Regis|registers~935_q )) # (!\FD|Banco_Regis|registers~1666_combout  & 
// ((\FD|Banco_Regis|registers~807_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1666_combout ))))

	.dataa(\FD|Banco_Regis|registers~935_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~807_q ),
	.datad(\FD|Banco_Regis|registers~1666_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1667_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1667 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1668 (
// Equation(s):
// \FD|Banco_Regis|registers~1668_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (\FD|Banco_Regis|registers~1665_combout )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1667_combout )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~1665_combout ),
	.datad(\FD|Banco_Regis|registers~1667_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1668_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1668 .lut_mask = 16'hD9C8;
defparam \FD|Banco_Regis|registers~1668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1671 (
// Equation(s):
// \FD|Banco_Regis|registers~1671_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1668_combout  & ((\FD|Banco_Regis|registers~1670_combout ))) # (!\FD|Banco_Regis|registers~1668_combout  & 
// (\FD|Banco_Regis|registers~1663_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1668_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~1663_combout ),
	.datac(\FD|Banco_Regis|registers~1670_combout ),
	.datad(\FD|Banco_Regis|registers~1668_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1671_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1671 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N28
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg2[1]~30 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg2[1]~30_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & (((\FD|Banco_Regis|registers~1671_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & 
// (\FD|Banco_Regis|registers~1681_combout  & (!\FD|Banco_Regis|Equal1~0_combout )))

	.dataa(\FD|Banco_Regis|registers~1681_combout ),
	.datab(\FD|Banco_Regis|Equal1~0_combout ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\FD|Banco_Regis|registers~1671_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg2[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg2[1]~30 .lut_mask = 16'hF202;
defparam \FD|Banco_Regis|DadoLidoReg2[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N29
dffeas \FD|Registrador_pipeline2|DOUT[43] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg2[1]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [43]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[43] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[43] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y38_N31
dffeas \FD|Registrador_pipeline3|DOUT[6] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline2|DOUT [43]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[6] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N26
cycloneive_lcell_comb \FD|Mem_dados|Memoria~67 (
// Equation(s):
// \FD|Mem_dados|Memoria~67_combout  = (\FD|Mem_dados|Memoria_rtl_0_bypass [24] & ((\FD|Mem_dados|Memoria~41_combout  & (\FD|Mem_dados|Memoria_rtl_0_bypass [23])) # (!\FD|Mem_dados|Memoria~41_combout  & 
// ((\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a6 ))))) # (!\FD|Mem_dados|Memoria_rtl_0_bypass [24] & (\FD|Mem_dados|Memoria_rtl_0_bypass [23]))

	.dataa(\FD|Mem_dados|Memoria_rtl_0_bypass [24]),
	.datab(\FD|Mem_dados|Memoria_rtl_0_bypass [23]),
	.datac(\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\FD|Mem_dados|Memoria~41_combout ),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria~67_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria~67 .lut_mask = 16'hCCE4;
defparam \FD|Mem_dados|Memoria~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y39_N27
dffeas \FD|Registrador_pipeline4|DOUT[43] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FD|Registrador_pipeline3|DOUT [103]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [43]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[43] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N24
cycloneive_lcell_comb \FD|muxDepoisULA|X[6]~25 (
// Equation(s):
// \FD|muxDepoisULA|X[6]~25_combout  = (\FD|Registrador_pipeline4|DOUT [69] & ((\FD|Registrador_pipeline4|DOUT [43]))) # (!\FD|Registrador_pipeline4|DOUT [69] & (\FD|Registrador_pipeline4|DOUT [11]))

	.dataa(\FD|Registrador_pipeline4|DOUT [11]),
	.datab(\FD|Registrador_pipeline4|DOUT [69]),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline4|DOUT [43]),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[6]~25 .lut_mask = 16'hEE22;
defparam \FD|muxDepoisULA|X[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N17
dffeas \FD|Banco_Regis|registers~396 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[6]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2381_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~396_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~396 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~396 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~2212 (
// Equation(s):
// \FD|Banco_Regis|registers~2212_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~332_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~300_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\FD|Banco_Regis|registers~332_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~300_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2212_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2212 .lut_mask = 16'hCCB8;
defparam \FD|Banco_Regis|registers~2212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~2213 (
// Equation(s):
// \FD|Banco_Regis|registers~2213_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~2212_combout  & (\FD|Banco_Regis|registers~396_q )) # (!\FD|Banco_Regis|registers~2212_combout  & 
// ((\FD|Banco_Regis|registers~364_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~2212_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~396_q ),
	.datac(\FD|Banco_Regis|registers~364_q ),
	.datad(\FD|Banco_Regis|registers~2212_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2213_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2213 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~2213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~2219 (
// Equation(s):
// \FD|Banco_Regis|registers~2219_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~492_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~428_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~492_q ),
	.datac(\FD|Banco_Regis|registers~428_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2219_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2219 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~2219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~2220 (
// Equation(s):
// \FD|Banco_Regis|registers~2220_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~2219_combout  & (\FD|Banco_Regis|registers~524_q )) # (!\FD|Banco_Regis|registers~2219_combout  & 
// ((\FD|Banco_Regis|registers~460_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~2219_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~524_q ),
	.datac(\FD|Banco_Regis|registers~460_q ),
	.datad(\FD|Banco_Regis|registers~2219_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2220_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2220 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~2220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~2214 (
// Equation(s):
// \FD|Banco_Regis|registers~2214_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~236_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & 
// (\FD|Banco_Regis|registers~172_q ))))

	.dataa(\FD|Banco_Regis|registers~172_q ),
	.datab(\FD|Banco_Regis|registers~236_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2214_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2214 .lut_mask = 16'hFC0A;
defparam \FD|Banco_Regis|registers~2214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~2215 (
// Equation(s):
// \FD|Banco_Regis|registers~2215_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~2214_combout  & ((\FD|Banco_Regis|registers~268_q ))) # (!\FD|Banco_Regis|registers~2214_combout  & 
// (\FD|Banco_Regis|registers~204_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~2214_combout ))))

	.dataa(\FD|Banco_Regis|registers~204_q ),
	.datab(\FD|Banco_Regis|registers~268_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\FD|Banco_Regis|registers~2214_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2215_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2215 .lut_mask = 16'hCFA0;
defparam \FD|Banco_Regis|registers~2215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~2216 (
// Equation(s):
// \FD|Banco_Regis|registers~2216_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~76_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & 
// ((\FD|Banco_Regis|registers~44_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~76_q ),
	.datac(\FD|Banco_Regis|registers~44_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2216_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2216 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~2216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~2217 (
// Equation(s):
// \FD|Banco_Regis|registers~2217_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~2216_combout  & ((\FD|Banco_Regis|registers~140_q ))) # (!\FD|Banco_Regis|registers~2216_combout  & 
// (\FD|Banco_Regis|registers~108_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~2216_combout ))))

	.dataa(\FD|Banco_Regis|registers~108_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~140_q ),
	.datad(\FD|Banco_Regis|registers~2216_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2217_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2217 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~2217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~2218 (
// Equation(s):
// \FD|Banco_Regis|registers~2218_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ) # ((\FD|Banco_Regis|registers~2215_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~2217_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~2215_combout ),
	.datad(\FD|Banco_Regis|registers~2217_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2218_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2218 .lut_mask = 16'hB9A8;
defparam \FD|Banco_Regis|registers~2218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~2221 (
// Equation(s):
// \FD|Banco_Regis|registers~2221_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~2218_combout  & ((\FD|Banco_Regis|registers~2220_combout ))) # (!\FD|Banco_Regis|registers~2218_combout  & 
// (\FD|Banco_Regis|registers~2213_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~2218_combout ))))

	.dataa(\FD|Banco_Regis|registers~2213_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~2220_combout ),
	.datad(\FD|Banco_Regis|registers~2218_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2221_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2221 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~2221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~2202 (
// Equation(s):
// \FD|Banco_Regis|registers~2202_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (\FD|Banco_Regis|registers~876_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & 
// ((\FD|Banco_Regis|registers~620_q )))))

	.dataa(\FD|Banco_Regis|registers~876_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~620_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2202_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2202 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~2202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~2203 (
// Equation(s):
// \FD|Banco_Regis|registers~2203_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~2202_combout  & (\FD|Banco_Regis|registers~1004_q )) # (!\FD|Banco_Regis|registers~2202_combout  & 
// ((\FD|Banco_Regis|registers~748_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~2202_combout ))))

	.dataa(\FD|Banco_Regis|registers~1004_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~748_q ),
	.datad(\FD|Banco_Regis|registers~2202_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2203_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2203 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~2203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~2204 (
// Equation(s):
// \FD|Banco_Regis|registers~2204_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~716_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~588_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~716_q ),
	.datac(\FD|Banco_Regis|registers~588_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2204_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2204 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~2204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~2205 (
// Equation(s):
// \FD|Banco_Regis|registers~2205_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~2204_combout  & ((\FD|Banco_Regis|registers~972_q ))) # (!\FD|Banco_Regis|registers~2204_combout  & 
// (\FD|Banco_Regis|registers~844_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~2204_combout ))))

	.dataa(\FD|Banco_Regis|registers~844_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~972_q ),
	.datad(\FD|Banco_Regis|registers~2204_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2205_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2205 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~2205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~2206 (
// Equation(s):
// \FD|Banco_Regis|registers~2206_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~812_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~556_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Banco_Regis|registers~812_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~556_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2206_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2206 .lut_mask = 16'hCCB8;
defparam \FD|Banco_Regis|registers~2206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~2207 (
// Equation(s):
// \FD|Banco_Regis|registers~2207_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~2206_combout  & ((\FD|Banco_Regis|registers~940_q ))) # (!\FD|Banco_Regis|registers~2206_combout  & 
// (\FD|Banco_Regis|registers~684_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~2206_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~684_q ),
	.datac(\FD|Banco_Regis|registers~940_q ),
	.datad(\FD|Banco_Regis|registers~2206_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2207_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2207 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~2207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~2208 (
// Equation(s):
// \FD|Banco_Regis|registers~2208_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~2205_combout )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~2207_combout )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~2205_combout ),
	.datad(\FD|Banco_Regis|registers~2207_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2208_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2208 .lut_mask = 16'hD9C8;
defparam \FD|Banco_Regis|registers~2208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~2209 (
// Equation(s):
// \FD|Banco_Regis|registers~2209_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~780_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// ((\FD|Banco_Regis|registers~652_q )))))

	.dataa(\FD|Banco_Regis|registers~780_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~652_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2209_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2209 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~2209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~2210 (
// Equation(s):
// \FD|Banco_Regis|registers~2210_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~2209_combout  & (\FD|Banco_Regis|registers~1036_q )) # (!\FD|Banco_Regis|registers~2209_combout  & 
// ((\FD|Banco_Regis|registers~908_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~2209_combout ))))

	.dataa(\FD|Banco_Regis|registers~1036_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~908_q ),
	.datad(\FD|Banco_Regis|registers~2209_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2210_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2210 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~2210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~2211 (
// Equation(s):
// \FD|Banco_Regis|registers~2211_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~2208_combout  & ((\FD|Banco_Regis|registers~2210_combout ))) # (!\FD|Banco_Regis|registers~2208_combout  & 
// (\FD|Banco_Regis|registers~2203_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~2208_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~2203_combout ),
	.datac(\FD|Banco_Regis|registers~2208_combout ),
	.datad(\FD|Banco_Regis|registers~2210_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2211_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2211 .lut_mask = 16'hF858;
defparam \FD|Banco_Regis|registers~2211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N12
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg1[6]~25 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg1[6]~25_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & (((\FD|Banco_Regis|registers~2211_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & 
// (!\FD|Banco_Regis|Equal0~0_combout  & (\FD|Banco_Regis|registers~2221_combout )))

	.dataa(\FD|Banco_Regis|Equal0~0_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25 ),
	.datac(\FD|Banco_Regis|registers~2221_combout ),
	.datad(\FD|Banco_Regis|registers~2211_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg1[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg1[6]~25 .lut_mask = 16'hDC10;
defparam \FD|Banco_Regis|DadoLidoReg1[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N13
dffeas \FD|Registrador_pipeline2|DOUT[80] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg1[6]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [80]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[80] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[80] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N20
cycloneive_lcell_comb \FD|ALU|opmux|X[6]~52 (
// Equation(s):
// \FD|ALU|opmux|X[6]~52_combout  = (!\FD|UC_ULA|ULActrl[1]~6_combout  & ((\FD|Registrador_pipeline2|DOUT [80] & ((\FD|ALU|Bnot|Add0~13_combout ) # (\FD|UC_ULA|ULActrl~4_combout ))) # (!\FD|Registrador_pipeline2|DOUT [80] & (\FD|ALU|Bnot|Add0~13_combout  & 
// \FD|UC_ULA|ULActrl~4_combout ))))

	.dataa(\FD|Registrador_pipeline2|DOUT [80]),
	.datab(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datac(\FD|ALU|Bnot|Add0~13_combout ),
	.datad(\FD|UC_ULA|ULActrl~4_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[6]~52_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[6]~52 .lut_mask = 16'h3220;
defparam \FD|ALU|opmux|X[6]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N16
cycloneive_lcell_comb \FD|ALU|opmux|X[6]~53 (
// Equation(s):
// \FD|ALU|opmux|X[6]~53_combout  = (\FD|ALU|opmux|X[6]~52_combout ) # ((!\FD|UC_ULA|ULActrl~4_combout  & (\FD|UC_ULA|ULActrl[1]~6_combout  & \FD|ALU|somaSub[6]~12_combout )))

	.dataa(\FD|UC_ULA|ULActrl~4_combout ),
	.datab(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datac(\FD|ALU|opmux|X[6]~52_combout ),
	.datad(\FD|ALU|somaSub[6]~12_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[6]~53_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[6]~53 .lut_mask = 16'hF4F0;
defparam \FD|ALU|opmux|X[6]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N14
cycloneive_lcell_comb \FD|Registrador_pipeline3|DOUT[43]~feeder (
// Equation(s):
// \FD|Registrador_pipeline3|DOUT[43]~feeder_combout  = \FD|ALU|opmux|X[6]~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|ALU|opmux|X[6]~53_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline3|DOUT[43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[43]~feeder .lut_mask = 16'hF0F0;
defparam \FD|Registrador_pipeline3|DOUT[43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y38_N15
dffeas \FD|Registrador_pipeline3|DOUT[43] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline3|DOUT[43]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [43]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[43] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N14
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[22]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[22]~feeder .lut_mask = 16'hFFFF;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y39_N15
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[22] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N10
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[21]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[21]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline3|DOUT [10]),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[21]~feeder .lut_mask = 16'hFF00;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y39_N11
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[21] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N20
cycloneive_lcell_comb \FD|Mem_dados|Memoria~68 (
// Equation(s):
// \FD|Mem_dados|Memoria~68_combout  = (\FD|Mem_dados|Memoria_rtl_0_bypass [22] & ((\FD|Mem_dados|Memoria~41_combout  & ((\FD|Mem_dados|Memoria_rtl_0_bypass [21]))) # (!\FD|Mem_dados|Memoria~41_combout  & 
// (\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a5 )))) # (!\FD|Mem_dados|Memoria_rtl_0_bypass [22] & (((\FD|Mem_dados|Memoria_rtl_0_bypass [21]))))

	.dataa(\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\FD|Mem_dados|Memoria_rtl_0_bypass [22]),
	.datac(\FD|Mem_dados|Memoria_rtl_0_bypass [21]),
	.datad(\FD|Mem_dados|Memoria~41_combout ),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria~68_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria~68 .lut_mask = 16'hF0B8;
defparam \FD|Mem_dados|Memoria~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y39_N21
dffeas \FD|Registrador_pipeline4|DOUT[42] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FD|Registrador_pipeline3|DOUT [103]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [42]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[42] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N16
cycloneive_lcell_comb \FD|muxDepoisULA|X[5]~26 (
// Equation(s):
// \FD|muxDepoisULA|X[5]~26_combout  = (\FD|Registrador_pipeline4|DOUT [69] & ((\FD|Registrador_pipeline4|DOUT [42]))) # (!\FD|Registrador_pipeline4|DOUT [69] & (\FD|Registrador_pipeline4|DOUT [10]))

	.dataa(\FD|Registrador_pipeline4|DOUT [69]),
	.datab(gnd),
	.datac(\FD|Registrador_pipeline4|DOUT [10]),
	.datad(\FD|Registrador_pipeline4|DOUT [42]),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[5]~26 .lut_mask = 16'hFA50;
defparam \FD|muxDepoisULA|X[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N7
dffeas \FD|Banco_Regis|registers~971 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[5]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~971_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~971 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~971 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~2222 (
// Equation(s):
// \FD|Banco_Regis|registers~2222_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~843_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~587_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~843_q ),
	.datac(\FD|Banco_Regis|registers~587_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2222_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2222 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~2222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~2223 (
// Equation(s):
// \FD|Banco_Regis|registers~2223_combout  = (\FD|Banco_Regis|registers~2222_combout  & ((\FD|Banco_Regis|registers~971_q ) # ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # (!\FD|Banco_Regis|registers~2222_combout  & 
// (((\FD|Banco_Regis|registers~715_q  & \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Banco_Regis|registers~971_q ),
	.datab(\FD|Banco_Regis|registers~2222_combout ),
	.datac(\FD|Banco_Regis|registers~715_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2223_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2223 .lut_mask = 16'hB8CC;
defparam \FD|Banco_Regis|registers~2223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~2224 (
// Equation(s):
// \FD|Banco_Regis|registers~2224_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~747_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// (\FD|Banco_Regis|registers~619_q ))))

	.dataa(\FD|Banco_Regis|registers~619_q ),
	.datab(\FD|Banco_Regis|registers~747_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2224_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2224 .lut_mask = 16'hFC0A;
defparam \FD|Banco_Regis|registers~2224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~2225 (
// Equation(s):
// \FD|Banco_Regis|registers~2225_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~2224_combout  & ((\FD|Banco_Regis|registers~1003_q ))) # (!\FD|Banco_Regis|registers~2224_combout  & 
// (\FD|Banco_Regis|registers~875_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~2224_combout ))))

	.dataa(\FD|Banco_Regis|registers~875_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~1003_q ),
	.datad(\FD|Banco_Regis|registers~2224_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2225_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2225 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~2225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~2226 (
// Equation(s):
// \FD|Banco_Regis|registers~2226_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~683_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// ((\FD|Banco_Regis|registers~555_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~683_q ),
	.datac(\FD|Banco_Regis|registers~555_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2226_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2226 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~2226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~2227 (
// Equation(s):
// \FD|Banco_Regis|registers~2227_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~2226_combout  & ((\FD|Banco_Regis|registers~939_q ))) # (!\FD|Banco_Regis|registers~2226_combout  & 
// (\FD|Banco_Regis|registers~811_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~2226_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~811_q ),
	.datac(\FD|Banco_Regis|registers~939_q ),
	.datad(\FD|Banco_Regis|registers~2226_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2227_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2227 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~2227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~2228 (
// Equation(s):
// \FD|Banco_Regis|registers~2228_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Banco_Regis|registers~2225_combout )) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~2227_combout )))))

	.dataa(\FD|Banco_Regis|registers~2225_combout ),
	.datab(\FD|Banco_Regis|registers~2227_combout ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2228_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2228 .lut_mask = 16'hFA0C;
defparam \FD|Banco_Regis|registers~2228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~2229 (
// Equation(s):
// \FD|Banco_Regis|registers~2229_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~907_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~651_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~907_q ),
	.datac(\FD|Banco_Regis|registers~651_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2229_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2229 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~2229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~2230 (
// Equation(s):
// \FD|Banco_Regis|registers~2230_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~2229_combout  & (\FD|Banco_Regis|registers~1035_q )) # (!\FD|Banco_Regis|registers~2229_combout  & 
// ((\FD|Banco_Regis|registers~779_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~2229_combout ))))

	.dataa(\FD|Banco_Regis|registers~1035_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~779_q ),
	.datad(\FD|Banco_Regis|registers~2229_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2230_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2230 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~2230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~2231 (
// Equation(s):
// \FD|Banco_Regis|registers~2231_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~2228_combout  & ((\FD|Banco_Regis|registers~2230_combout ))) # (!\FD|Banco_Regis|registers~2228_combout  & 
// (\FD|Banco_Regis|registers~2223_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~2228_combout ))))

	.dataa(\FD|Banco_Regis|registers~2223_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~2228_combout ),
	.datad(\FD|Banco_Regis|registers~2230_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2231_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2231 .lut_mask = 16'hF838;
defparam \FD|Banco_Regis|registers~2231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~2232 (
// Equation(s):
// \FD|Banco_Regis|registers~2232_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~203_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & 
// ((\FD|Banco_Regis|registers~171_q )))))

	.dataa(\FD|Banco_Regis|registers~203_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~171_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2232_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2232 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~2232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~2233 (
// Equation(s):
// \FD|Banco_Regis|registers~2233_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~2232_combout  & (\FD|Banco_Regis|registers~267_q )) # (!\FD|Banco_Regis|registers~2232_combout  & 
// ((\FD|Banco_Regis|registers~235_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~2232_combout ))))

	.dataa(\FD|Banco_Regis|registers~267_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~235_q ),
	.datad(\FD|Banco_Regis|registers~2232_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2233_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2233 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~2233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~2239 (
// Equation(s):
// \FD|Banco_Regis|registers~2239_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~459_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~427_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~459_q ),
	.datad(\FD|Banco_Regis|registers~427_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2239_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2239 .lut_mask = 16'hD9C8;
defparam \FD|Banco_Regis|registers~2239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~2240 (
// Equation(s):
// \FD|Banco_Regis|registers~2240_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~2239_combout  & (\FD|Banco_Regis|registers~523_q )) # (!\FD|Banco_Regis|registers~2239_combout  & 
// ((\FD|Banco_Regis|registers~491_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Banco_Regis|registers~2239_combout ))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~2239_combout ),
	.datac(\FD|Banco_Regis|registers~523_q ),
	.datad(\FD|Banco_Regis|registers~491_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2240_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2240 .lut_mask = 16'hE6C4;
defparam \FD|Banco_Regis|registers~2240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~2234 (
// Equation(s):
// \FD|Banco_Regis|registers~2234_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~363_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & 
// (\FD|Banco_Regis|registers~299_q ))))

	.dataa(\FD|Banco_Regis|registers~299_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~363_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2234_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2234 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~2234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~2235 (
// Equation(s):
// \FD|Banco_Regis|registers~2235_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~2234_combout  & ((\FD|Banco_Regis|registers~395_q ))) # (!\FD|Banco_Regis|registers~2234_combout  & 
// (\FD|Banco_Regis|registers~331_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~2234_combout ))))

	.dataa(\FD|Banco_Regis|registers~331_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~395_q ),
	.datad(\FD|Banco_Regis|registers~2234_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2235_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2235 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~2235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~2236 (
// Equation(s):
// \FD|Banco_Regis|registers~2236_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Banco_Regis|registers~107_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & 
// ((\FD|Banco_Regis|registers~43_q )))))

	.dataa(\FD|Banco_Regis|registers~107_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~43_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2236_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2236 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~2236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~2237 (
// Equation(s):
// \FD|Banco_Regis|registers~2237_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~2236_combout  & ((\FD|Banco_Regis|registers~139_q ))) # (!\FD|Banco_Regis|registers~2236_combout  & 
// (\FD|Banco_Regis|registers~75_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~2236_combout ))))

	.dataa(\FD|Banco_Regis|registers~75_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~139_q ),
	.datad(\FD|Banco_Regis|registers~2236_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2237_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2237 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~2237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~2238 (
// Equation(s):
// \FD|Banco_Regis|registers~2238_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ) # ((\FD|Banco_Regis|registers~2235_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~2237_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~2235_combout ),
	.datad(\FD|Banco_Regis|registers~2237_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2238_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2238 .lut_mask = 16'hB9A8;
defparam \FD|Banco_Regis|registers~2238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~2241 (
// Equation(s):
// \FD|Banco_Regis|registers~2241_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~2238_combout  & ((\FD|Banco_Regis|registers~2240_combout ))) # (!\FD|Banco_Regis|registers~2238_combout  & 
// (\FD|Banco_Regis|registers~2233_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~2238_combout ))))

	.dataa(\FD|Banco_Regis|registers~2233_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~2240_combout ),
	.datad(\FD|Banco_Regis|registers~2238_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2241_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2241 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~2241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N26
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg1[5]~26 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg1[5]~26_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & (\FD|Banco_Regis|registers~2231_combout )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & 
// (((!\FD|Banco_Regis|Equal0~0_combout  & \FD|Banco_Regis|registers~2241_combout ))))

	.dataa(\FD|Banco_Regis|registers~2231_combout ),
	.datab(\FD|Banco_Regis|Equal0~0_combout ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25 ),
	.datad(\FD|Banco_Regis|registers~2241_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg1[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg1[5]~26 .lut_mask = 16'hA3A0;
defparam \FD|Banco_Regis|DadoLidoReg1[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N27
dffeas \FD|Registrador_pipeline2|DOUT[79] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg1[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [79]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[79] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[79] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N26
cycloneive_lcell_comb \FD|ALU|opmux|X[5]~54 (
// Equation(s):
// \FD|ALU|opmux|X[5]~54_combout  = (!\FD|UC_ULA|ULActrl[1]~6_combout  & ((\FD|UC_ULA|ULActrl~4_combout  & ((\FD|Registrador_pipeline2|DOUT [79]) # (\FD|ALU|Bnot|Add0~11_combout ))) # (!\FD|UC_ULA|ULActrl~4_combout  & (\FD|Registrador_pipeline2|DOUT [79] & 
// \FD|ALU|Bnot|Add0~11_combout ))))

	.dataa(\FD|UC_ULA|ULActrl~4_combout ),
	.datab(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datac(\FD|Registrador_pipeline2|DOUT [79]),
	.datad(\FD|ALU|Bnot|Add0~11_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[5]~54_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[5]~54 .lut_mask = 16'h3220;
defparam \FD|ALU|opmux|X[5]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N14
cycloneive_lcell_comb \FD|ALU|opmux|X[5]~55 (
// Equation(s):
// \FD|ALU|opmux|X[5]~55_combout  = (\FD|ALU|opmux|X[5]~54_combout ) # ((!\FD|UC_ULA|ULActrl~4_combout  & (\FD|UC_ULA|ULActrl[1]~6_combout  & \FD|ALU|somaSub[5]~10_combout )))

	.dataa(\FD|UC_ULA|ULActrl~4_combout ),
	.datab(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datac(\FD|ALU|opmux|X[5]~54_combout ),
	.datad(\FD|ALU|somaSub[5]~10_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[5]~55_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[5]~55 .lut_mask = 16'hF4F0;
defparam \FD|ALU|opmux|X[5]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N4
cycloneive_lcell_comb \FD|Registrador_pipeline3|DOUT[42]~feeder (
// Equation(s):
// \FD|Registrador_pipeline3|DOUT[42]~feeder_combout  = \FD|ALU|opmux|X[5]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|ALU|opmux|X[5]~55_combout ),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline3|DOUT[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[42]~feeder .lut_mask = 16'hFF00;
defparam \FD|Registrador_pipeline3|DOUT[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y38_N5
dffeas \FD|Registrador_pipeline3|DOUT[42] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline3|DOUT[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [42]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[42] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N12
cycloneive_lcell_comb \FD|Mem_dados|Memoria~69 (
// Equation(s):
// \FD|Mem_dados|Memoria~69_combout  = (\FD|Mem_dados|Memoria_rtl_0_bypass [20] & ((\FD|Mem_dados|Memoria~41_combout  & (!\FD|Mem_dados|Memoria_rtl_0_bypass [19])) # (!\FD|Mem_dados|Memoria~41_combout  & 
// ((\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a4 ))))) # (!\FD|Mem_dados|Memoria_rtl_0_bypass [20] & (!\FD|Mem_dados|Memoria_rtl_0_bypass [19]))

	.dataa(\FD|Mem_dados|Memoria_rtl_0_bypass [19]),
	.datab(\FD|Mem_dados|Memoria_rtl_0_bypass [20]),
	.datac(\FD|Mem_dados|Memoria~41_combout ),
	.datad(\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria~69_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria~69 .lut_mask = 16'h5D51;
defparam \FD|Mem_dados|Memoria~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y39_N13
dffeas \FD|Registrador_pipeline4|DOUT[41] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FD|Registrador_pipeline3|DOUT [103]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [41]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[41] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N18
cycloneive_lcell_comb \FD|Registrador_pipeline4|DOUT[9]~feeder (
// Equation(s):
// \FD|Registrador_pipeline4|DOUT[9]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [41]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline3|DOUT [41]),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline4|DOUT[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[9]~feeder .lut_mask = 16'hFF00;
defparam \FD|Registrador_pipeline4|DOUT[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y39_N19
dffeas \FD|Registrador_pipeline4|DOUT[9] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline4|DOUT[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[9] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N18
cycloneive_lcell_comb \FD|muxDepoisULA|X[4]~27 (
// Equation(s):
// \FD|muxDepoisULA|X[4]~27_combout  = (\FD|Registrador_pipeline4|DOUT [69] & (\FD|Registrador_pipeline4|DOUT [41])) # (!\FD|Registrador_pipeline4|DOUT [69] & ((\FD|Registrador_pipeline4|DOUT [9])))

	.dataa(\FD|Registrador_pipeline4|DOUT [41]),
	.datab(\FD|Registrador_pipeline4|DOUT [69]),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline4|DOUT [9]),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[4]~27 .lut_mask = 16'hBB88;
defparam \FD|muxDepoisULA|X[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~2390 (
// Equation(s):
// \FD|Banco_Regis|registers~2390_combout  = !\FD|muxDepoisULA|X[4]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|muxDepoisULA|X[4]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2390_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2390 .lut_mask = 16'h0F0F;
defparam \FD|Banco_Regis|registers~2390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N5
dffeas \FD|Banco_Regis|registers~394 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~2390_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~2381_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~394_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~394 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~394 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~2252 (
// Equation(s):
// \FD|Banco_Regis|registers~2252_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~330_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~298_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\FD|Banco_Regis|registers~330_q ),
	.datab(\FD|Banco_Regis|registers~298_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2252_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2252 .lut_mask = 16'hF0AC;
defparam \FD|Banco_Regis|registers~2252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~2253 (
// Equation(s):
// \FD|Banco_Regis|registers~2253_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~2252_combout  & (!\FD|Banco_Regis|registers~394_q )) # (!\FD|Banco_Regis|registers~2252_combout  & 
// ((\FD|Banco_Regis|registers~362_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~2252_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~394_q ),
	.datac(\FD|Banco_Regis|registers~362_q ),
	.datad(\FD|Banco_Regis|registers~2252_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2253_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2253 .lut_mask = 16'h77A0;
defparam \FD|Banco_Regis|registers~2253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~2254 (
// Equation(s):
// \FD|Banco_Regis|registers~2254_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~234_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~170_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\FD|Banco_Regis|registers~234_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~170_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2254_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2254 .lut_mask = 16'hCCB8;
defparam \FD|Banco_Regis|registers~2254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~2255 (
// Equation(s):
// \FD|Banco_Regis|registers~2255_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~2254_combout  & ((\FD|Banco_Regis|registers~266_q ))) # (!\FD|Banco_Regis|registers~2254_combout  & 
// (\FD|Banco_Regis|registers~202_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~2254_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~202_q ),
	.datac(\FD|Banco_Regis|registers~266_q ),
	.datad(\FD|Banco_Regis|registers~2254_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2255_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2255 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~2255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~2256 (
// Equation(s):
// \FD|Banco_Regis|registers~2256_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~74_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~42_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\FD|Banco_Regis|registers~74_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~42_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2256_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2256 .lut_mask = 16'hCCB8;
defparam \FD|Banco_Regis|registers~2256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~2257 (
// Equation(s):
// \FD|Banco_Regis|registers~2257_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~2256_combout  & ((\FD|Banco_Regis|registers~138_q ))) # (!\FD|Banco_Regis|registers~2256_combout  & 
// (\FD|Banco_Regis|registers~106_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~2256_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~106_q ),
	.datac(\FD|Banco_Regis|registers~138_q ),
	.datad(\FD|Banco_Regis|registers~2256_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2257_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2257 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~2257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~2258 (
// Equation(s):
// \FD|Banco_Regis|registers~2258_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~2255_combout )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~2257_combout )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~2255_combout ),
	.datad(\FD|Banco_Regis|registers~2257_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2258_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2258 .lut_mask = 16'hD9C8;
defparam \FD|Banco_Regis|registers~2258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~2259 (
// Equation(s):
// \FD|Banco_Regis|registers~2259_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~490_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~426_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~490_q ),
	.datac(\FD|Banco_Regis|registers~426_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2259_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2259 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~2259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~2260 (
// Equation(s):
// \FD|Banco_Regis|registers~2260_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~2259_combout  & (\FD|Banco_Regis|registers~522_q )) # (!\FD|Banco_Regis|registers~2259_combout  & 
// ((\FD|Banco_Regis|registers~458_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~2259_combout ))))

	.dataa(\FD|Banco_Regis|registers~522_q ),
	.datab(\FD|Banco_Regis|registers~458_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\FD|Banco_Regis|registers~2259_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2260_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2260 .lut_mask = 16'hAFC0;
defparam \FD|Banco_Regis|registers~2260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~2261 (
// Equation(s):
// \FD|Banco_Regis|registers~2261_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~2258_combout  & ((\FD|Banco_Regis|registers~2260_combout ))) # (!\FD|Banco_Regis|registers~2258_combout  & 
// (\FD|Banco_Regis|registers~2253_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~2258_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~2253_combout ),
	.datac(\FD|Banco_Regis|registers~2258_combout ),
	.datad(\FD|Banco_Regis|registers~2260_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2261_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2261 .lut_mask = 16'hF858;
defparam \FD|Banco_Regis|registers~2261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~2249 (
// Equation(s):
// \FD|Banco_Regis|registers~2249_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~778_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// ((\FD|Banco_Regis|registers~650_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~778_q ),
	.datac(\FD|Banco_Regis|registers~650_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2249_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2249 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~2249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~2250 (
// Equation(s):
// \FD|Banco_Regis|registers~2250_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~2249_combout  & (\FD|Banco_Regis|registers~1034_q )) # (!\FD|Banco_Regis|registers~2249_combout  & 
// ((\FD|Banco_Regis|registers~906_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~2249_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~1034_q ),
	.datac(\FD|Banco_Regis|registers~906_q ),
	.datad(\FD|Banco_Regis|registers~2249_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2250_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2250 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~2250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~2242 (
// Equation(s):
// \FD|Banco_Regis|registers~2242_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (\FD|Banco_Regis|registers~874_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & 
// ((\FD|Banco_Regis|registers~618_q )))))

	.dataa(\FD|Banco_Regis|registers~874_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~618_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2242_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2242 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~2242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~2243 (
// Equation(s):
// \FD|Banco_Regis|registers~2243_combout  = (\FD|Banco_Regis|registers~2242_combout  & (((\FD|Banco_Regis|registers~1002_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))) # (!\FD|Banco_Regis|registers~2242_combout  & 
// (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~746_q )))

	.dataa(\FD|Banco_Regis|registers~2242_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~746_q ),
	.datad(\FD|Banco_Regis|registers~1002_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2243_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2243 .lut_mask = 16'hEA62;
defparam \FD|Banco_Regis|registers~2243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~2246 (
// Equation(s):
// \FD|Banco_Regis|registers~2246_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (\FD|Banco_Regis|registers~810_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & 
// ((\FD|Banco_Regis|registers~554_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~810_q ),
	.datac(\FD|Banco_Regis|registers~554_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2246_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2246 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~2246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~2247 (
// Equation(s):
// \FD|Banco_Regis|registers~2247_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~2246_combout  & (\FD|Banco_Regis|registers~938_q )) # (!\FD|Banco_Regis|registers~2246_combout  & 
// ((\FD|Banco_Regis|registers~682_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~2246_combout ))))

	.dataa(\FD|Banco_Regis|registers~938_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~682_q ),
	.datad(\FD|Banco_Regis|registers~2246_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2247_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2247 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~2247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~2244 (
// Equation(s):
// \FD|Banco_Regis|registers~2244_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~714_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~586_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~714_q ),
	.datac(\FD|Banco_Regis|registers~586_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2244_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2244 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~2244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~2245 (
// Equation(s):
// \FD|Banco_Regis|registers~2245_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~2244_combout  & (\FD|Banco_Regis|registers~970_q )) # (!\FD|Banco_Regis|registers~2244_combout  & 
// ((\FD|Banco_Regis|registers~842_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~2244_combout ))))

	.dataa(\FD|Banco_Regis|registers~970_q ),
	.datab(\FD|Banco_Regis|registers~842_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\FD|Banco_Regis|registers~2244_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2245_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2245 .lut_mask = 16'hAFC0;
defparam \FD|Banco_Regis|registers~2245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~2248 (
// Equation(s):
// \FD|Banco_Regis|registers~2248_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~2245_combout ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~2247_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~2247_combout ),
	.datad(\FD|Banco_Regis|registers~2245_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2248_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2248 .lut_mask = 16'hDC98;
defparam \FD|Banco_Regis|registers~2248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~2251 (
// Equation(s):
// \FD|Banco_Regis|registers~2251_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~2248_combout  & (\FD|Banco_Regis|registers~2250_combout )) # (!\FD|Banco_Regis|registers~2248_combout  & 
// ((\FD|Banco_Regis|registers~2243_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~2248_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~2250_combout ),
	.datac(\FD|Banco_Regis|registers~2243_combout ),
	.datad(\FD|Banco_Regis|registers~2248_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2251_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2251 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~2251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N14
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg1[4]~27 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg1[4]~27_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & (((\FD|Banco_Regis|registers~2251_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & 
// (!\FD|Banco_Regis|Equal0~0_combout  & (\FD|Banco_Regis|registers~2261_combout )))

	.dataa(\FD|Banco_Regis|Equal0~0_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25 ),
	.datac(\FD|Banco_Regis|registers~2261_combout ),
	.datad(\FD|Banco_Regis|registers~2251_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg1[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg1[4]~27 .lut_mask = 16'hDC10;
defparam \FD|Banco_Regis|DadoLidoReg1[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N15
dffeas \FD|Registrador_pipeline2|DOUT[78] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg1[4]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [78]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[78] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[78] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N20
cycloneive_lcell_comb \FD|ALU|opmux|X[4]~48 (
// Equation(s):
// \FD|ALU|opmux|X[4]~48_combout  = (!\FD|UC_ULA|ULActrl[1]~6_combout  & ((\FD|Registrador_pipeline2|DOUT [78] & ((\FD|UC_ULA|ULActrl~4_combout ) # (\FD|ALU|Bnot|Add0~9_combout ))) # (!\FD|Registrador_pipeline2|DOUT [78] & (\FD|UC_ULA|ULActrl~4_combout  & 
// \FD|ALU|Bnot|Add0~9_combout ))))

	.dataa(\FD|Registrador_pipeline2|DOUT [78]),
	.datab(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datac(\FD|UC_ULA|ULActrl~4_combout ),
	.datad(\FD|ALU|Bnot|Add0~9_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[4]~48_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[4]~48 .lut_mask = 16'h3220;
defparam \FD|ALU|opmux|X[4]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N18
cycloneive_lcell_comb \FD|ALU|opmux|X[4]~49 (
// Equation(s):
// \FD|ALU|opmux|X[4]~49_combout  = (\FD|ALU|opmux|X[4]~48_combout ) # ((!\FD|UC_ULA|ULActrl~4_combout  & (\FD|UC_ULA|ULActrl[1]~6_combout  & \FD|ALU|somaSub[4]~8_combout )))

	.dataa(\FD|UC_ULA|ULActrl~4_combout ),
	.datab(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datac(\FD|ALU|opmux|X[4]~48_combout ),
	.datad(\FD|ALU|somaSub[4]~8_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[4]~49_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[4]~49 .lut_mask = 16'hF4F0;
defparam \FD|ALU|opmux|X[4]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N26
cycloneive_lcell_comb \FD|Registrador_pipeline3|DOUT[41]~feeder (
// Equation(s):
// \FD|Registrador_pipeline3|DOUT[41]~feeder_combout  = \FD|ALU|opmux|X[4]~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|ALU|opmux|X[4]~49_combout ),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline3|DOUT[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[41]~feeder .lut_mask = 16'hFF00;
defparam \FD|Registrador_pipeline3|DOUT[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y38_N27
dffeas \FD|Registrador_pipeline3|DOUT[41] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline3|DOUT[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [41]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[41] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N14
cycloneive_lcell_comb \FD|Mem_dados|Memoria~71 (
// Equation(s):
// \FD|Mem_dados|Memoria~71_combout  = (\FD|Mem_dados|Memoria_rtl_0_bypass [16] & ((\FD|Mem_dados|Memoria~41_combout  & (\FD|Mem_dados|Memoria_rtl_0_bypass [15])) # (!\FD|Mem_dados|Memoria~41_combout  & 
// ((\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a2 ))))) # (!\FD|Mem_dados|Memoria_rtl_0_bypass [16] & (\FD|Mem_dados|Memoria_rtl_0_bypass [15]))

	.dataa(\FD|Mem_dados|Memoria_rtl_0_bypass [16]),
	.datab(\FD|Mem_dados|Memoria_rtl_0_bypass [15]),
	.datac(\FD|Mem_dados|Memoria~41_combout ),
	.datad(\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria~71_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria~71 .lut_mask = 16'hCEC4;
defparam \FD|Mem_dados|Memoria~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y36_N15
dffeas \FD|Registrador_pipeline4|DOUT[39] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FD|Registrador_pipeline3|DOUT [103]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [39]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[39] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N30
cycloneive_lcell_comb \FD|muxDepoisULA|X[2]~29 (
// Equation(s):
// \FD|muxDepoisULA|X[2]~29_combout  = (\FD|Registrador_pipeline4|DOUT [69] & ((\FD|Registrador_pipeline4|DOUT [39]))) # (!\FD|Registrador_pipeline4|DOUT [69] & (\FD|Registrador_pipeline4|DOUT [7]))

	.dataa(gnd),
	.datab(\FD|Registrador_pipeline4|DOUT [69]),
	.datac(\FD|Registrador_pipeline4|DOUT [7]),
	.datad(\FD|Registrador_pipeline4|DOUT [39]),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[2]~29 .lut_mask = 16'hFC30;
defparam \FD|muxDepoisULA|X[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N17
dffeas \FD|Banco_Regis|registers~1000 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[2]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1000_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1000 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~2282 (
// Equation(s):
// \FD|Banco_Regis|registers~2282_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (\FD|Banco_Regis|registers~872_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & 
// ((\FD|Banco_Regis|registers~616_q )))))

	.dataa(\FD|Banco_Regis|registers~872_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~616_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2282_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2282 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~2282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~2283 (
// Equation(s):
// \FD|Banco_Regis|registers~2283_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~2282_combout  & (\FD|Banco_Regis|registers~1000_q )) # (!\FD|Banco_Regis|registers~2282_combout  & 
// ((\FD|Banco_Regis|registers~744_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~2282_combout ))))

	.dataa(\FD|Banco_Regis|registers~1000_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~744_q ),
	.datad(\FD|Banco_Regis|registers~2282_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2283_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2283 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~2283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~2286 (
// Equation(s):
// \FD|Banco_Regis|registers~2286_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (\FD|Banco_Regis|registers~808_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & 
// ((\FD|Banco_Regis|registers~552_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~808_q ),
	.datac(\FD|Banco_Regis|registers~552_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2286_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2286 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~2286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~2287 (
// Equation(s):
// \FD|Banco_Regis|registers~2287_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~2286_combout  & ((\FD|Banco_Regis|registers~936_q ))) # (!\FD|Banco_Regis|registers~2286_combout  & 
// (\FD|Banco_Regis|registers~680_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~2286_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~680_q ),
	.datac(\FD|Banco_Regis|registers~936_q ),
	.datad(\FD|Banco_Regis|registers~2286_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2287_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2287 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~2287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~2284 (
// Equation(s):
// \FD|Banco_Regis|registers~2284_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~712_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// ((\FD|Banco_Regis|registers~584_q )))))

	.dataa(\FD|Banco_Regis|registers~712_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~584_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2284_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2284 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~2284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~2285 (
// Equation(s):
// \FD|Banco_Regis|registers~2285_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~2284_combout  & ((\FD|Banco_Regis|registers~968_q ))) # (!\FD|Banco_Regis|registers~2284_combout  & 
// (\FD|Banco_Regis|registers~840_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~2284_combout ))))

	.dataa(\FD|Banco_Regis|registers~840_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~968_q ),
	.datad(\FD|Banco_Regis|registers~2284_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2285_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2285 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~2285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~2288 (
// Equation(s):
// \FD|Banco_Regis|registers~2288_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ) # ((\FD|Banco_Regis|registers~2285_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Banco_Regis|registers~2287_combout )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~2287_combout ),
	.datad(\FD|Banco_Regis|registers~2285_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2288_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2288 .lut_mask = 16'hBA98;
defparam \FD|Banco_Regis|registers~2288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~2289 (
// Equation(s):
// \FD|Banco_Regis|registers~2289_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~776_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// ((\FD|Banco_Regis|registers~648_q )))))

	.dataa(\FD|Banco_Regis|registers~776_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~648_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2289_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2289 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~2289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~2290 (
// Equation(s):
// \FD|Banco_Regis|registers~2290_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~2289_combout  & (\FD|Banco_Regis|registers~1032_q )) # (!\FD|Banco_Regis|registers~2289_combout  & 
// ((\FD|Banco_Regis|registers~904_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~2289_combout ))))

	.dataa(\FD|Banco_Regis|registers~1032_q ),
	.datab(\FD|Banco_Regis|registers~904_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\FD|Banco_Regis|registers~2289_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2290_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2290 .lut_mask = 16'hAFC0;
defparam \FD|Banco_Regis|registers~2290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~2291 (
// Equation(s):
// \FD|Banco_Regis|registers~2291_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~2288_combout  & ((\FD|Banco_Regis|registers~2290_combout ))) # (!\FD|Banco_Regis|registers~2288_combout  & 
// (\FD|Banco_Regis|registers~2283_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~2288_combout ))))

	.dataa(\FD|Banco_Regis|registers~2283_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~2288_combout ),
	.datad(\FD|Banco_Regis|registers~2290_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2291_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2291 .lut_mask = 16'hF838;
defparam \FD|Banco_Regis|registers~2291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~2292 (
// Equation(s):
// \FD|Banco_Regis|registers~2292_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~328_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~296_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\FD|Banco_Regis|registers~328_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~296_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2292_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2292 .lut_mask = 16'hCCB8;
defparam \FD|Banco_Regis|registers~2292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~2293 (
// Equation(s):
// \FD|Banco_Regis|registers~2293_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~2292_combout  & (\FD|Banco_Regis|registers~392_q )) # (!\FD|Banco_Regis|registers~2292_combout  & 
// ((\FD|Banco_Regis|registers~360_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~2292_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~392_q ),
	.datac(\FD|Banco_Regis|registers~360_q ),
	.datad(\FD|Banco_Regis|registers~2292_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2293_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2293 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~2293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~2299 (
// Equation(s):
// \FD|Banco_Regis|registers~2299_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~488_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~424_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~488_q ),
	.datac(\FD|Banco_Regis|registers~424_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2299_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2299 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~2299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~2300 (
// Equation(s):
// \FD|Banco_Regis|registers~2300_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~2299_combout  & (\FD|Banco_Regis|registers~520_q )) # (!\FD|Banco_Regis|registers~2299_combout  & 
// ((\FD|Banco_Regis|registers~456_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~2299_combout ))))

	.dataa(\FD|Banco_Regis|registers~520_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~456_q ),
	.datad(\FD|Banco_Regis|registers~2299_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2300_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2300 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~2300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~2296 (
// Equation(s):
// \FD|Banco_Regis|registers~2296_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~72_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & 
// (\FD|Banco_Regis|registers~40_q ))))

	.dataa(\FD|Banco_Regis|registers~40_q ),
	.datab(\FD|Banco_Regis|registers~72_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2296_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2296 .lut_mask = 16'hFC0A;
defparam \FD|Banco_Regis|registers~2296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~2297 (
// Equation(s):
// \FD|Banco_Regis|registers~2297_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~2296_combout  & ((\FD|Banco_Regis|registers~136_q ))) # (!\FD|Banco_Regis|registers~2296_combout  & 
// (\FD|Banco_Regis|registers~104_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~2296_combout ))))

	.dataa(\FD|Banco_Regis|registers~104_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~136_q ),
	.datad(\FD|Banco_Regis|registers~2296_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2297_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2297 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~2297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~2294 (
// Equation(s):
// \FD|Banco_Regis|registers~2294_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Banco_Regis|registers~232_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & 
// ((\FD|Banco_Regis|registers~168_q )))))

	.dataa(\FD|Banco_Regis|registers~232_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~168_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2294_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2294 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~2294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~2295 (
// Equation(s):
// \FD|Banco_Regis|registers~2295_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~2294_combout  & ((\FD|Banco_Regis|registers~264_q ))) # (!\FD|Banco_Regis|registers~2294_combout  & 
// (\FD|Banco_Regis|registers~200_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~2294_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~200_q ),
	.datac(\FD|Banco_Regis|registers~264_q ),
	.datad(\FD|Banco_Regis|registers~2294_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2295_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2295 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~2295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~2298 (
// Equation(s):
// \FD|Banco_Regis|registers~2298_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ) # ((\FD|Banco_Regis|registers~2295_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (\FD|Banco_Regis|registers~2297_combout )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~2297_combout ),
	.datad(\FD|Banco_Regis|registers~2295_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2298_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2298 .lut_mask = 16'hBA98;
defparam \FD|Banco_Regis|registers~2298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~2301 (
// Equation(s):
// \FD|Banco_Regis|registers~2301_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~2298_combout  & ((\FD|Banco_Regis|registers~2300_combout ))) # (!\FD|Banco_Regis|registers~2298_combout  & 
// (\FD|Banco_Regis|registers~2293_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~2298_combout ))))

	.dataa(\FD|Banco_Regis|registers~2293_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~2300_combout ),
	.datad(\FD|Banco_Regis|registers~2298_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2301_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2301 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~2301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N10
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg1[2]~29 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg1[2]~29_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & (((\FD|Banco_Regis|registers~2291_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & 
// (!\FD|Banco_Regis|Equal0~0_combout  & ((\FD|Banco_Regis|registers~2301_combout ))))

	.dataa(\FD|Banco_Regis|Equal0~0_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25 ),
	.datac(\FD|Banco_Regis|registers~2291_combout ),
	.datad(\FD|Banco_Regis|registers~2301_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg1[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg1[2]~29 .lut_mask = 16'hD1C0;
defparam \FD|Banco_Regis|DadoLidoReg1[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N11
dffeas \FD|Registrador_pipeline2|DOUT[76] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg1[2]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [76]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[76] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[76] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N8
cycloneive_lcell_comb \FD|ALU|opmux|X[2]~58 (
// Equation(s):
// \FD|ALU|opmux|X[2]~58_combout  = (!\FD|UC_ULA|ULActrl[1]~6_combout  & ((\FD|UC_ULA|ULActrl~4_combout  & ((\FD|Registrador_pipeline2|DOUT [76]) # (\FD|ALU|Bnot|Add0~5_combout ))) # (!\FD|UC_ULA|ULActrl~4_combout  & (\FD|Registrador_pipeline2|DOUT [76] & 
// \FD|ALU|Bnot|Add0~5_combout ))))

	.dataa(\FD|UC_ULA|ULActrl~4_combout ),
	.datab(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datac(\FD|Registrador_pipeline2|DOUT [76]),
	.datad(\FD|ALU|Bnot|Add0~5_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[2]~58_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[2]~58 .lut_mask = 16'h3220;
defparam \FD|ALU|opmux|X[2]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N2
cycloneive_lcell_comb \FD|ALU|opmux|X[2]~59 (
// Equation(s):
// \FD|ALU|opmux|X[2]~59_combout  = (\FD|ALU|opmux|X[2]~58_combout ) # ((!\FD|UC_ULA|ULActrl~4_combout  & (\FD|UC_ULA|ULActrl[1]~6_combout  & \FD|ALU|somaSub[2]~4_combout )))

	.dataa(\FD|UC_ULA|ULActrl~4_combout ),
	.datab(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datac(\FD|ALU|opmux|X[2]~58_combout ),
	.datad(\FD|ALU|somaSub[2]~4_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[2]~59_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[2]~59 .lut_mask = 16'hF4F0;
defparam \FD|ALU|opmux|X[2]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N26
cycloneive_lcell_comb \FD|Registrador_pipeline3|DOUT[39]~feeder (
// Equation(s):
// \FD|Registrador_pipeline3|DOUT[39]~feeder_combout  = \FD|ALU|opmux|X[2]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|ALU|opmux|X[2]~59_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline3|DOUT[39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[39]~feeder .lut_mask = 16'hF0F0;
defparam \FD|Registrador_pipeline3|DOUT[39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y38_N27
dffeas \FD|Registrador_pipeline3|DOUT[39] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline3|DOUT[39]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [39]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[39] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N4
cycloneive_lcell_comb \FD|Mem_dados|Memoria~42 (
// Equation(s):
// \FD|Mem_dados|Memoria~42_combout  = (\FD|Mem_dados|Memoria_rtl_0_bypass [74] & ((\FD|Mem_dados|Memoria~41_combout  & (\FD|Mem_dados|Memoria_rtl_0_bypass [73])) # (!\FD|Mem_dados|Memoria~41_combout  & 
// ((\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a31 ))))) # (!\FD|Mem_dados|Memoria_rtl_0_bypass [74] & (\FD|Mem_dados|Memoria_rtl_0_bypass [73]))

	.dataa(\FD|Mem_dados|Memoria_rtl_0_bypass [74]),
	.datab(\FD|Mem_dados|Memoria_rtl_0_bypass [73]),
	.datac(\FD|Mem_dados|Memoria~41_combout ),
	.datad(\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria~42_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria~42 .lut_mask = 16'hCEC4;
defparam \FD|Mem_dados|Memoria~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N5
dffeas \FD|Registrador_pipeline4|DOUT[68] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FD|Registrador_pipeline3|DOUT [103]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [68]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[68] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[68] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N0
cycloneive_lcell_comb \FD|muxAntesULA|X[31]~0 (
// Equation(s):
// \FD|muxAntesULA|X[31]~0_combout  = (\FD|Registrador_pipeline2|DOUT [138] & (\FD|Registrador_pipeline2|DOUT [41])) # (!\FD|Registrador_pipeline2|DOUT [138] & ((\FD|Registrador_pipeline2|DOUT [73])))

	.dataa(gnd),
	.datab(\FD|Registrador_pipeline2|DOUT [41]),
	.datac(\FD|Registrador_pipeline2|DOUT [138]),
	.datad(\FD|Registrador_pipeline2|DOUT [73]),
	.cin(gnd),
	.combout(\FD|muxAntesULA|X[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxAntesULA|X[31]~0 .lut_mask = 16'hCFC0;
defparam \FD|muxAntesULA|X[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N16
cycloneive_lcell_comb \FD|muxAntesULA|X[30]~1 (
// Equation(s):
// \FD|muxAntesULA|X[30]~1_combout  = (\FD|Registrador_pipeline2|DOUT [138] & (\FD|Registrador_pipeline2|DOUT [41])) # (!\FD|Registrador_pipeline2|DOUT [138] & ((\FD|Registrador_pipeline2|DOUT [72])))

	.dataa(\FD|Registrador_pipeline2|DOUT [41]),
	.datab(\FD|Registrador_pipeline2|DOUT [72]),
	.datac(\FD|Registrador_pipeline2|DOUT [138]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|muxAntesULA|X[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxAntesULA|X[30]~1 .lut_mask = 16'hACAC;
defparam \FD|muxAntesULA|X[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N28
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~61 (
// Equation(s):
// \FD|ALU|Bnot|Add0~61_combout  = (\FD|ALU|Bnot|Add0~60  & ((\FD|muxAntesULA|X[30]~1_combout  $ (\FD|UC_ULA|ULActrl[2]~1_combout )))) # (!\FD|ALU|Bnot|Add0~60  & (\FD|muxAntesULA|X[30]~1_combout  $ (\FD|UC_ULA|ULActrl[2]~1_combout  $ (VCC))))
// \FD|ALU|Bnot|Add0~62  = CARRY((!\FD|ALU|Bnot|Add0~60  & (\FD|muxAntesULA|X[30]~1_combout  $ (\FD|UC_ULA|ULActrl[2]~1_combout ))))

	.dataa(\FD|muxAntesULA|X[30]~1_combout ),
	.datab(\FD|UC_ULA|ULActrl[2]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~60 ),
	.combout(\FD|ALU|Bnot|Add0~61_combout ),
	.cout(\FD|ALU|Bnot|Add0~62 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~61 .lut_mask = 16'h6906;
defparam \FD|ALU|Bnot|Add0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N30
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~63 (
// Equation(s):
// \FD|ALU|Bnot|Add0~63_combout  = \FD|UC_ULA|ULActrl[2]~1_combout  $ (\FD|ALU|Bnot|Add0~62  $ (\FD|muxAntesULA|X[31]~0_combout ))

	.dataa(\FD|UC_ULA|ULActrl[2]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|muxAntesULA|X[31]~0_combout ),
	.cin(\FD|ALU|Bnot|Add0~62 ),
	.combout(\FD|ALU|Bnot|Add0~63_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~63 .lut_mask = 16'hA55A;
defparam \FD|ALU|Bnot|Add0~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N22
cycloneive_lcell_comb \FD|ALU|opmux|X[31]~0 (
// Equation(s):
// \FD|ALU|opmux|X[31]~0_combout  = (!\FD|UC_ULA|ULActrl[1]~6_combout  & ((\FD|Registrador_pipeline2|DOUT [105] & ((\FD|ALU|Bnot|Add0~63_combout ) # (\FD|UC_ULA|ULActrl~4_combout ))) # (!\FD|Registrador_pipeline2|DOUT [105] & (\FD|ALU|Bnot|Add0~63_combout  & 
// \FD|UC_ULA|ULActrl~4_combout ))))

	.dataa(\FD|Registrador_pipeline2|DOUT [105]),
	.datab(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datac(\FD|ALU|Bnot|Add0~63_combout ),
	.datad(\FD|UC_ULA|ULActrl~4_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[31]~0 .lut_mask = 16'h3220;
defparam \FD|ALU|opmux|X[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N28
cycloneive_lcell_comb \FD|ALU|somaSub[30]~60 (
// Equation(s):
// \FD|ALU|somaSub[30]~60_combout  = ((\FD|Registrador_pipeline2|DOUT [104] $ (\FD|ALU|Bnot|Add0~61_combout  $ (!\FD|ALU|somaSub[29]~59 )))) # (GND)
// \FD|ALU|somaSub[30]~61  = CARRY((\FD|Registrador_pipeline2|DOUT [104] & ((\FD|ALU|Bnot|Add0~61_combout ) # (!\FD|ALU|somaSub[29]~59 ))) # (!\FD|Registrador_pipeline2|DOUT [104] & (\FD|ALU|Bnot|Add0~61_combout  & !\FD|ALU|somaSub[29]~59 )))

	.dataa(\FD|Registrador_pipeline2|DOUT [104]),
	.datab(\FD|ALU|Bnot|Add0~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[29]~59 ),
	.combout(\FD|ALU|somaSub[30]~60_combout ),
	.cout(\FD|ALU|somaSub[30]~61 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[30]~60 .lut_mask = 16'h698E;
defparam \FD|ALU|somaSub[30]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N30
cycloneive_lcell_comb \FD|ALU|somaSub[31]~62 (
// Equation(s):
// \FD|ALU|somaSub[31]~62_combout  = \FD|Registrador_pipeline2|DOUT [105] $ (\FD|ALU|somaSub[30]~61  $ (\FD|ALU|Bnot|Add0~63_combout ))

	.dataa(gnd),
	.datab(\FD|Registrador_pipeline2|DOUT [105]),
	.datac(gnd),
	.datad(\FD|ALU|Bnot|Add0~63_combout ),
	.cin(\FD|ALU|somaSub[30]~61 ),
	.combout(\FD|ALU|somaSub[31]~62_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|somaSub[31]~62 .lut_mask = 16'hC33C;
defparam \FD|ALU|somaSub[31]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N12
cycloneive_lcell_comb \FD|ALU|opmux|X[31]~1 (
// Equation(s):
// \FD|ALU|opmux|X[31]~1_combout  = (\FD|ALU|opmux|X[31]~0_combout ) # ((!\FD|UC_ULA|ULActrl~4_combout  & (\FD|UC_ULA|ULActrl[1]~6_combout  & \FD|ALU|somaSub[31]~62_combout )))

	.dataa(\FD|UC_ULA|ULActrl~4_combout ),
	.datab(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datac(\FD|ALU|opmux|X[31]~0_combout ),
	.datad(\FD|ALU|somaSub[31]~62_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[31]~1 .lut_mask = 16'hF4F0;
defparam \FD|ALU|opmux|X[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N16
cycloneive_lcell_comb \FD|Registrador_pipeline3|DOUT[68]~feeder (
// Equation(s):
// \FD|Registrador_pipeline3|DOUT[68]~feeder_combout  = \FD|ALU|opmux|X[31]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|ALU|opmux|X[31]~1_combout ),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline3|DOUT[68]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[68]~feeder .lut_mask = 16'hFF00;
defparam \FD|Registrador_pipeline3|DOUT[68]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N17
dffeas \FD|Registrador_pipeline3|DOUT[68] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline3|DOUT[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [68]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[68] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[68] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N2
cycloneive_lcell_comb \FD|Registrador_pipeline4|DOUT[36]~feeder (
// Equation(s):
// \FD|Registrador_pipeline4|DOUT[36]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [68]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline3|DOUT [68]),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline4|DOUT[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[36]~feeder .lut_mask = 16'hFF00;
defparam \FD|Registrador_pipeline4|DOUT[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N3
dffeas \FD|Registrador_pipeline4|DOUT[36] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline4|DOUT[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [36]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[36] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N10
cycloneive_lcell_comb \FD|muxDepoisULA|X[31]~0 (
// Equation(s):
// \FD|muxDepoisULA|X[31]~0_combout  = (\FD|Registrador_pipeline4|DOUT [69] & (\FD|Registrador_pipeline4|DOUT [68])) # (!\FD|Registrador_pipeline4|DOUT [69] & ((\FD|Registrador_pipeline4|DOUT [36])))

	.dataa(\FD|Registrador_pipeline4|DOUT [69]),
	.datab(\FD|Registrador_pipeline4|DOUT [68]),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline4|DOUT [36]),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[31]~0 .lut_mask = 16'hDD88;
defparam \FD|muxDepoisULA|X[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N1
dffeas \FD|Banco_Regis|registers~869 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[31]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~869_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~869 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~869 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1702 (
// Equation(s):
// \FD|Banco_Regis|registers~1702_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~869_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~613_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~869_q ),
	.datac(\FD|Banco_Regis|registers~613_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1702_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1702 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~1702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1703 (
// Equation(s):
// \FD|Banco_Regis|registers~1703_combout  = (\FD|Banco_Regis|registers~1702_combout  & ((\FD|Banco_Regis|registers~997_q ) # ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # (!\FD|Banco_Regis|registers~1702_combout  & 
// (((\FD|Banco_Regis|registers~741_q  & \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Banco_Regis|registers~1702_combout ),
	.datab(\FD|Banco_Regis|registers~997_q ),
	.datac(\FD|Banco_Regis|registers~741_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1703_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1703 .lut_mask = 16'hD8AA;
defparam \FD|Banco_Regis|registers~1703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1706 (
// Equation(s):
// \FD|Banco_Regis|registers~1706_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~709_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// ((\FD|Banco_Regis|registers~581_q )))))

	.dataa(\FD|Banco_Regis|registers~709_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~581_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1706_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1706 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~1706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1707 (
// Equation(s):
// \FD|Banco_Regis|registers~1707_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~1706_combout  & ((\FD|Banco_Regis|registers~965_q ))) # (!\FD|Banco_Regis|registers~1706_combout  & 
// (\FD|Banco_Regis|registers~837_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~1706_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~837_q ),
	.datac(\FD|Banco_Regis|registers~965_q ),
	.datad(\FD|Banco_Regis|registers~1706_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1707_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1707 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1704 (
// Equation(s):
// \FD|Banco_Regis|registers~1704_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~773_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~645_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~773_q ),
	.datac(\FD|Banco_Regis|registers~645_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1704_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1704 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~1704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1705 (
// Equation(s):
// \FD|Banco_Regis|registers~1705_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~1704_combout  & ((\FD|Banco_Regis|registers~1029_q ))) # (!\FD|Banco_Regis|registers~1704_combout  & 
// (\FD|Banco_Regis|registers~901_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~1704_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~901_q ),
	.datac(\FD|Banco_Regis|registers~1029_q ),
	.datad(\FD|Banco_Regis|registers~1704_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1705_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1705 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1708 (
// Equation(s):
// \FD|Banco_Regis|registers~1708_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ) # ((\FD|Banco_Regis|registers~1705_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~1707_combout )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~1707_combout ),
	.datad(\FD|Banco_Regis|registers~1705_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1708_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1708 .lut_mask = 16'hBA98;
defparam \FD|Banco_Regis|registers~1708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1709 (
// Equation(s):
// \FD|Banco_Regis|registers~1709_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~933_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~677_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~933_q ),
	.datac(\FD|Banco_Regis|registers~677_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1709_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1709 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~1709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1710 (
// Equation(s):
// \FD|Banco_Regis|registers~1710_combout  = (\FD|Banco_Regis|registers~1709_combout  & ((\FD|Banco_Regis|registers~1061_q ) # ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # (!\FD|Banco_Regis|registers~1709_combout  & 
// (((\FD|Banco_Regis|registers~805_q  & \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Banco_Regis|registers~1709_combout ),
	.datab(\FD|Banco_Regis|registers~1061_q ),
	.datac(\FD|Banco_Regis|registers~805_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1710_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1710 .lut_mask = 16'hD8AA;
defparam \FD|Banco_Regis|registers~1710 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1711 (
// Equation(s):
// \FD|Banco_Regis|registers~1711_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~1708_combout  & ((\FD|Banco_Regis|registers~1710_combout ))) # (!\FD|Banco_Regis|registers~1708_combout  & 
// (\FD|Banco_Regis|registers~1703_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~1708_combout ))))

	.dataa(\FD|Banco_Regis|registers~1703_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~1708_combout ),
	.datad(\FD|Banco_Regis|registers~1710_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1711_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1711 .lut_mask = 16'hF838;
defparam \FD|Banco_Regis|registers~1711 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1712 (
// Equation(s):
// \FD|Banco_Regis|registers~1712_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~229_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~197_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~229_q ),
	.datac(\FD|Banco_Regis|registers~197_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1712_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1712 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~1712 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1713 (
// Equation(s):
// \FD|Banco_Regis|registers~1713_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~1712_combout  & (\FD|Banco_Regis|registers~293_q )) # (!\FD|Banco_Regis|registers~1712_combout  & 
// ((\FD|Banco_Regis|registers~261_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~1712_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~293_q ),
	.datac(\FD|Banco_Regis|registers~261_q ),
	.datad(\FD|Banco_Regis|registers~1712_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1713_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1713 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1713 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1719 (
// Equation(s):
// \FD|Banco_Regis|registers~1719_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~485_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~453_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~485_q ),
	.datac(\FD|Banco_Regis|registers~453_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1719_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1719 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~1719 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1720 (
// Equation(s):
// \FD|Banco_Regis|registers~1720_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~1719_combout  & (\FD|Banco_Regis|registers~549_q )) # (!\FD|Banco_Regis|registers~1719_combout  & 
// ((\FD|Banco_Regis|registers~517_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~1719_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~549_q ),
	.datac(\FD|Banco_Regis|registers~517_q ),
	.datad(\FD|Banco_Regis|registers~1719_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1720_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1720 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1720 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1714 (
// Equation(s):
// \FD|Banco_Regis|registers~1714_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~389_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~325_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~389_q ),
	.datac(\FD|Banco_Regis|registers~325_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1714_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1714 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~1714 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1715 (
// Equation(s):
// \FD|Banco_Regis|registers~1715_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~1714_combout  & ((\FD|Banco_Regis|registers~421_q ))) # (!\FD|Banco_Regis|registers~1714_combout  & 
// (\FD|Banco_Regis|registers~357_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~1714_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~357_q ),
	.datac(\FD|Banco_Regis|registers~421_q ),
	.datad(\FD|Banco_Regis|registers~1714_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1715_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1715 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1715 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1716 (
// Equation(s):
// \FD|Banco_Regis|registers~1716_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Banco_Regis|registers~133_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & 
// ((\FD|Banco_Regis|registers~69_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~133_q ),
	.datac(\FD|Banco_Regis|registers~69_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1716_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1716 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~1716 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1717 (
// Equation(s):
// \FD|Banco_Regis|registers~1717_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~1716_combout  & ((\FD|Banco_Regis|registers~165_q ))) # (!\FD|Banco_Regis|registers~1716_combout  & 
// (\FD|Banco_Regis|registers~101_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~1716_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~101_q ),
	.datac(\FD|Banco_Regis|registers~165_q ),
	.datad(\FD|Banco_Regis|registers~1716_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1717_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1717 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1717 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1718 (
// Equation(s):
// \FD|Banco_Regis|registers~1718_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (\FD|Banco_Regis|registers~1715_combout )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~1717_combout )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~1715_combout ),
	.datad(\FD|Banco_Regis|registers~1717_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1718_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1718 .lut_mask = 16'hD9C8;
defparam \FD|Banco_Regis|registers~1718 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1721 (
// Equation(s):
// \FD|Banco_Regis|registers~1721_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~1718_combout  & ((\FD|Banco_Regis|registers~1720_combout ))) # (!\FD|Banco_Regis|registers~1718_combout  & 
// (\FD|Banco_Regis|registers~1713_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~1718_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~1713_combout ),
	.datac(\FD|Banco_Regis|registers~1720_combout ),
	.datad(\FD|Banco_Regis|registers~1718_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1721_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1721 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1721 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N20
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg1[31]~0 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg1[31]~0_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & (((\FD|Banco_Regis|registers~1711_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & 
// (!\FD|Banco_Regis|Equal0~0_combout  & ((\FD|Banco_Regis|registers~1721_combout ))))

	.dataa(\FD|Banco_Regis|Equal0~0_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25 ),
	.datac(\FD|Banco_Regis|registers~1711_combout ),
	.datad(\FD|Banco_Regis|registers~1721_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg1[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg1[31]~0 .lut_mask = 16'hD1C0;
defparam \FD|Banco_Regis|DadoLidoReg1[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N21
dffeas \FD|Registrador_pipeline2|DOUT[105] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg1[31]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [105]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[105] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[105] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N18
cycloneive_lcell_comb \FD|ALU|opmux|X[0]~62 (
// Equation(s):
// \FD|ALU|opmux|X[0]~62_combout  = (\FD|Registrador_pipeline2|DOUT [105] & ((\FD|ALU|Bnot|Add0~63_combout ) # (\FD|ALU|somaSub[31]~62_combout ))) # (!\FD|Registrador_pipeline2|DOUT [105] & (\FD|ALU|Bnot|Add0~63_combout  & \FD|ALU|somaSub[31]~62_combout ))

	.dataa(\FD|Registrador_pipeline2|DOUT [105]),
	.datab(\FD|ALU|Bnot|Add0~63_combout ),
	.datac(gnd),
	.datad(\FD|ALU|somaSub[31]~62_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[0]~62_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[0]~62 .lut_mask = 16'hEE88;
defparam \FD|ALU|opmux|X[0]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N10
cycloneive_lcell_comb \FD|ALU|opmux|X[0]~64 (
// Equation(s):
// \FD|ALU|opmux|X[0]~64_combout  = (\FD|UC_ULA|ULActrl[1]~6_combout  & ((\FD|ALU|opmux|X[0]~63_combout  & ((\FD|ALU|opmux|X[0]~62_combout ))) # (!\FD|ALU|opmux|X[0]~63_combout  & (\FD|ALU|somaSub[0]~0_combout )))) # (!\FD|UC_ULA|ULActrl[1]~6_combout  & 
// (((\FD|ALU|opmux|X[0]~63_combout ))))

	.dataa(\FD|ALU|somaSub[0]~0_combout ),
	.datab(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datac(\FD|ALU|opmux|X[0]~63_combout ),
	.datad(\FD|ALU|opmux|X[0]~62_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[0]~64_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[0]~64 .lut_mask = 16'hF838;
defparam \FD|ALU|opmux|X[0]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y37_N11
dffeas \FD|Registrador_pipeline3|DOUT[37] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|ALU|opmux|X[0]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [37]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[37] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[37] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y40_N17
dffeas \FD|Registrador_pipeline4|DOUT[5] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline3|DOUT [37]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[5] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N14
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[11]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[11]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|Registrador_pipeline3|DOUT [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[11]~feeder .lut_mask = 16'hF0F0;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y40_N15
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[11] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N4
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[12]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[12]~feeder .lut_mask = 16'hFFFF;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y40_N5
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[12] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N26
cycloneive_lcell_comb \FD|Mem_dados|Memoria~73 (
// Equation(s):
// \FD|Mem_dados|Memoria~73_combout  = (\FD|Mem_dados|Memoria~41_combout  & (\FD|Mem_dados|Memoria_rtl_0_bypass [11])) # (!\FD|Mem_dados|Memoria~41_combout  & ((\FD|Mem_dados|Memoria_rtl_0_bypass [12] & 
// ((\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!\FD|Mem_dados|Memoria_rtl_0_bypass [12] & (\FD|Mem_dados|Memoria_rtl_0_bypass [11]))))

	.dataa(\FD|Mem_dados|Memoria~41_combout ),
	.datab(\FD|Mem_dados|Memoria_rtl_0_bypass [11]),
	.datac(\FD|Mem_dados|Memoria_rtl_0_bypass [12]),
	.datad(\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria~73_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria~73 .lut_mask = 16'hDC8C;
defparam \FD|Mem_dados|Memoria~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y40_N27
dffeas \FD|Registrador_pipeline4|DOUT[37] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FD|Registrador_pipeline3|DOUT [103]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [37]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[37] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N16
cycloneive_lcell_comb \FD|muxDepoisULA|X[0]~31 (
// Equation(s):
// \FD|muxDepoisULA|X[0]~31_combout  = (\FD|Registrador_pipeline4|DOUT [69] & ((\FD|Registrador_pipeline4|DOUT [37]))) # (!\FD|Registrador_pipeline4|DOUT [69] & (\FD|Registrador_pipeline4|DOUT [5]))

	.dataa(\FD|Registrador_pipeline4|DOUT [69]),
	.datab(gnd),
	.datac(\FD|Registrador_pipeline4|DOUT [5]),
	.datad(\FD|Registrador_pipeline4|DOUT [37]),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[0]~31 .lut_mask = 16'hFA50;
defparam \FD|muxDepoisULA|X[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N9
dffeas \FD|Banco_Regis|registers~998 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[0]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2357_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~998_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~998 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~998 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1682 (
// Equation(s):
// \FD|Banco_Regis|registers~1682_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~870_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (\FD|Banco_Regis|registers~614_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\FD|Banco_Regis|registers~614_q ),
	.datac(\FD|Banco_Regis|registers~870_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1682_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1682 .lut_mask = 16'hAAE4;
defparam \FD|Banco_Regis|registers~1682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1683 (
// Equation(s):
// \FD|Banco_Regis|registers~1683_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers~1682_combout  & (\FD|Banco_Regis|registers~998_q )) # (!\FD|Banco_Regis|registers~1682_combout  & 
// ((\FD|Banco_Regis|registers~742_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~1682_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~998_q ),
	.datac(\FD|Banco_Regis|registers~742_q ),
	.datad(\FD|Banco_Regis|registers~1682_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1683_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1683 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1684 (
// Equation(s):
// \FD|Banco_Regis|registers~1684_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Banco_Regis|registers~710_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & 
// ((\FD|Banco_Regis|registers~582_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\FD|Banco_Regis|registers~710_q ),
	.datac(\FD|Banco_Regis|registers~582_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1684_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1684 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~1684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1685 (
// Equation(s):
// \FD|Banco_Regis|registers~1685_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1684_combout  & ((\FD|Banco_Regis|registers~966_q ))) # (!\FD|Banco_Regis|registers~1684_combout  & 
// (\FD|Banco_Regis|registers~838_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1684_combout ))))

	.dataa(\FD|Banco_Regis|registers~838_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~966_q ),
	.datad(\FD|Banco_Regis|registers~1684_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1685_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1685 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1686 (
// Equation(s):
// \FD|Banco_Regis|registers~1686_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~806_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & 
// (\FD|Banco_Regis|registers~550_q ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers~550_q ),
	.datac(\FD|Banco_Regis|registers~806_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1686_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1686 .lut_mask = 16'hFA44;
defparam \FD|Banco_Regis|registers~1686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1687 (
// Equation(s):
// \FD|Banco_Regis|registers~1687_combout  = (\FD|Banco_Regis|registers~1686_combout  & (((\FD|Banco_Regis|registers~934_q ) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 )))) # (!\FD|Banco_Regis|registers~1686_combout  & 
// (\FD|Banco_Regis|registers~678_q  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\FD|Banco_Regis|registers~1686_combout ),
	.datab(\FD|Banco_Regis|registers~678_q ),
	.datac(\FD|Banco_Regis|registers~934_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1687_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1687 .lut_mask = 16'hE4AA;
defparam \FD|Banco_Regis|registers~1687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1688 (
// Equation(s):
// \FD|Banco_Regis|registers~1688_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ) # ((\FD|Banco_Regis|registers~1685_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1687_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~1685_combout ),
	.datad(\FD|Banco_Regis|registers~1687_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1688_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1688 .lut_mask = 16'hB9A8;
defparam \FD|Banco_Regis|registers~1688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1689 (
// Equation(s):
// \FD|Banco_Regis|registers~1689_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (((\FD|Banco_Regis|registers~774_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (\FD|Banco_Regis|registers~646_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\FD|Banco_Regis|registers~646_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\FD|Banco_Regis|registers~774_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1689_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1689 .lut_mask = 16'hCCE2;
defparam \FD|Banco_Regis|registers~1689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1690 (
// Equation(s):
// \FD|Banco_Regis|registers~1690_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1689_combout  & (\FD|Banco_Regis|registers~1030_q )) # (!\FD|Banco_Regis|registers~1689_combout  & 
// ((\FD|Banco_Regis|registers~902_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1689_combout ))))

	.dataa(\FD|Banco_Regis|registers~1030_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~902_q ),
	.datad(\FD|Banco_Regis|registers~1689_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1690_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1690 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1691 (
// Equation(s):
// \FD|Banco_Regis|registers~1691_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1688_combout  & ((\FD|Banco_Regis|registers~1690_combout ))) # (!\FD|Banco_Regis|registers~1688_combout  & 
// (\FD|Banco_Regis|registers~1683_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1688_combout ))))

	.dataa(\FD|Banco_Regis|registers~1683_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~1688_combout ),
	.datad(\FD|Banco_Regis|registers~1690_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1691_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1691 .lut_mask = 16'hF838;
defparam \FD|Banco_Regis|registers~1691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1699 (
// Equation(s):
// \FD|Banco_Regis|registers~1699_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~486_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & 
// (\FD|Banco_Regis|registers~422_q ))))

	.dataa(\FD|Banco_Regis|registers~422_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~486_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1699_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1699 .lut_mask = 16'hFC22;
defparam \FD|Banco_Regis|registers~1699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1700 (
// Equation(s):
// \FD|Banco_Regis|registers~1700_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1699_combout  & (\FD|Banco_Regis|registers~518_q )) # (!\FD|Banco_Regis|registers~1699_combout  & 
// ((\FD|Banco_Regis|registers~454_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~1699_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~518_q ),
	.datac(\FD|Banco_Regis|registers~454_q ),
	.datad(\FD|Banco_Regis|registers~1699_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1700_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1700 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1692 (
// Equation(s):
// \FD|Banco_Regis|registers~1692_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~326_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((!\FD|Banco_Regis|registers~294_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Banco_Regis|registers~326_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\FD|Banco_Regis|registers~294_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1692_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1692 .lut_mask = 16'hCC8B;
defparam \FD|Banco_Regis|registers~1692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1693 (
// Equation(s):
// \FD|Banco_Regis|registers~1693_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1692_combout  & ((\FD|Banco_Regis|registers~390_q ))) # (!\FD|Banco_Regis|registers~1692_combout  & 
// (\FD|Banco_Regis|registers~358_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (\FD|Banco_Regis|registers~1692_combout ))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~1692_combout ),
	.datac(\FD|Banco_Regis|registers~358_q ),
	.datad(\FD|Banco_Regis|registers~390_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1693_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1693 .lut_mask = 16'hEC64;
defparam \FD|Banco_Regis|registers~1693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1694 (
// Equation(s):
// \FD|Banco_Regis|registers~1694_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~230_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~166_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers~230_q ),
	.datac(\FD|Banco_Regis|registers~166_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1694_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1694 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~1694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1695 (
// Equation(s):
// \FD|Banco_Regis|registers~1695_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers~1694_combout  & (\FD|Banco_Regis|registers~262_q )) # (!\FD|Banco_Regis|registers~1694_combout  & 
// ((\FD|Banco_Regis|registers~198_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~1694_combout ))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~1694_combout ),
	.datac(\FD|Banco_Regis|registers~262_q ),
	.datad(\FD|Banco_Regis|registers~198_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1695_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1695 .lut_mask = 16'hE6C4;
defparam \FD|Banco_Regis|registers~1695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1696 (
// Equation(s):
// \FD|Banco_Regis|registers~1696_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (((\FD|Banco_Regis|registers~70_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers~38_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers~38_q ),
	.datac(\FD|Banco_Regis|registers~70_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1696_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1696 .lut_mask = 16'hAAE4;
defparam \FD|Banco_Regis|registers~1696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1697 (
// Equation(s):
// \FD|Banco_Regis|registers~1697_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers~1696_combout  & (\FD|Banco_Regis|registers~134_q )) # (!\FD|Banco_Regis|registers~1696_combout  & 
// ((\FD|Banco_Regis|registers~102_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17  & (((\FD|Banco_Regis|registers~1696_combout ))))

	.dataa(\FD|Banco_Regis|registers~134_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\FD|Banco_Regis|registers~102_q ),
	.datad(\FD|Banco_Regis|registers~1696_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1697_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1697 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1698 (
// Equation(s):
// \FD|Banco_Regis|registers~1698_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ) # ((\FD|Banco_Regis|registers~1695_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1697_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~1695_combout ),
	.datad(\FD|Banco_Regis|registers~1697_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1698_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1698 .lut_mask = 16'hB9A8;
defparam \FD|Banco_Regis|registers~1698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1701 (
// Equation(s):
// \FD|Banco_Regis|registers~1701_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers~1698_combout  & (\FD|Banco_Regis|registers~1700_combout )) # (!\FD|Banco_Regis|registers~1698_combout  & 
// ((\FD|Banco_Regis|registers~1693_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19  & (((\FD|Banco_Regis|registers~1698_combout ))))

	.dataa(\FD|Banco_Regis|registers~1700_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\FD|Banco_Regis|registers~1693_combout ),
	.datad(\FD|Banco_Regis|registers~1698_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1701_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1701 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N20
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg2[0]~31 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg2[0]~31_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & (((\FD|Banco_Regis|registers~1691_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20  & 
// (!\FD|Banco_Regis|Equal1~0_combout  & ((\FD|Banco_Regis|registers~1701_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20 ),
	.datab(\FD|Banco_Regis|Equal1~0_combout ),
	.datac(\FD|Banco_Regis|registers~1691_combout ),
	.datad(\FD|Banco_Regis|registers~1701_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg2[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg2[0]~31 .lut_mask = 16'hB1A0;
defparam \FD|Banco_Regis|DadoLidoReg2[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N21
dffeas \FD|Registrador_pipeline2|DOUT[42] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg2[0]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [42]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[42] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y38_N15
dffeas \FD|Registrador_pipeline3|DOUT[5] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline2|DOUT [42]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[5] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N10
cycloneive_lcell_comb \FD|Mem_dados|Memoria~70 (
// Equation(s):
// \FD|Mem_dados|Memoria~70_combout  = (\FD|Mem_dados|Memoria_rtl_0_bypass [18] & ((\FD|Mem_dados|Memoria~41_combout  & (\FD|Mem_dados|Memoria_rtl_0_bypass [17])) # (!\FD|Mem_dados|Memoria~41_combout  & 
// ((\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a3 ))))) # (!\FD|Mem_dados|Memoria_rtl_0_bypass [18] & (\FD|Mem_dados|Memoria_rtl_0_bypass [17]))

	.dataa(\FD|Mem_dados|Memoria_rtl_0_bypass [18]),
	.datab(\FD|Mem_dados|Memoria_rtl_0_bypass [17]),
	.datac(\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\FD|Mem_dados|Memoria~41_combout ),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria~70_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria~70 .lut_mask = 16'hCCE4;
defparam \FD|Mem_dados|Memoria~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y39_N11
dffeas \FD|Registrador_pipeline4|DOUT[40] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FD|Registrador_pipeline3|DOUT [103]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [40]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[40] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N20
cycloneive_lcell_comb \FD|muxDepoisULA|X[3]~28 (
// Equation(s):
// \FD|muxDepoisULA|X[3]~28_combout  = (\FD|Registrador_pipeline4|DOUT [69] & ((\FD|Registrador_pipeline4|DOUT [40]))) # (!\FD|Registrador_pipeline4|DOUT [69] & (\FD|Registrador_pipeline4|DOUT [8]))

	.dataa(\FD|Registrador_pipeline4|DOUT [69]),
	.datab(gnd),
	.datac(\FD|Registrador_pipeline4|DOUT [8]),
	.datad(\FD|Registrador_pipeline4|DOUT [40]),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[3]~28 .lut_mask = 16'hFA50;
defparam \FD|muxDepoisULA|X[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N23
dffeas \FD|Banco_Regis|registers~265 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[3]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~265 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~265 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~2272 (
// Equation(s):
// \FD|Banco_Regis|registers~2272_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~201_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & 
// ((\FD|Banco_Regis|registers~169_q )))))

	.dataa(\FD|Banco_Regis|registers~201_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~169_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2272_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2272 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~2272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~2273 (
// Equation(s):
// \FD|Banco_Regis|registers~2273_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~2272_combout  & (\FD|Banco_Regis|registers~265_q )) # (!\FD|Banco_Regis|registers~2272_combout  & 
// ((\FD|Banco_Regis|registers~233_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~2272_combout ))))

	.dataa(\FD|Banco_Regis|registers~265_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~233_q ),
	.datad(\FD|Banco_Regis|registers~2272_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2273_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2273 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~2273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~2279 (
// Equation(s):
// \FD|Banco_Regis|registers~2279_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~457_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~425_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\FD|Banco_Regis|registers~457_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~425_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2279_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2279 .lut_mask = 16'hCCB8;
defparam \FD|Banco_Regis|registers~2279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~2280 (
// Equation(s):
// \FD|Banco_Regis|registers~2280_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~2279_combout  & (\FD|Banco_Regis|registers~521_q )) # (!\FD|Banco_Regis|registers~2279_combout  & 
// ((\FD|Banco_Regis|registers~489_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~2279_combout ))))

	.dataa(\FD|Banco_Regis|registers~521_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Banco_Regis|registers~489_q ),
	.datad(\FD|Banco_Regis|registers~2279_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2280_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2280 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~2280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~2276 (
// Equation(s):
// \FD|Banco_Regis|registers~2276_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Banco_Regis|registers~105_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & 
// ((\FD|Banco_Regis|registers~41_q )))))

	.dataa(\FD|Banco_Regis|registers~105_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~41_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2276_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2276 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~2276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~2277 (
// Equation(s):
// \FD|Banco_Regis|registers~2277_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~2276_combout  & ((\FD|Banco_Regis|registers~137_q ))) # (!\FD|Banco_Regis|registers~2276_combout  & 
// (\FD|Banco_Regis|registers~73_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~2276_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~73_q ),
	.datac(\FD|Banco_Regis|registers~137_q ),
	.datad(\FD|Banco_Regis|registers~2276_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2277_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2277 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~2277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~2274 (
// Equation(s):
// \FD|Banco_Regis|registers~2274_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Banco_Regis|registers~361_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & 
// ((\FD|Banco_Regis|registers~297_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~361_q ),
	.datac(\FD|Banco_Regis|registers~297_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2274_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2274 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~2274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~2275 (
// Equation(s):
// \FD|Banco_Regis|registers~2275_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~2274_combout  & ((\FD|Banco_Regis|registers~393_q ))) # (!\FD|Banco_Regis|registers~2274_combout  & 
// (\FD|Banco_Regis|registers~329_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~2274_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~329_q ),
	.datac(\FD|Banco_Regis|registers~393_q ),
	.datad(\FD|Banco_Regis|registers~2274_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2275_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2275 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~2275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~2278 (
// Equation(s):
// \FD|Banco_Regis|registers~2278_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ) # ((\FD|Banco_Regis|registers~2275_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~2277_combout )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~2277_combout ),
	.datad(\FD|Banco_Regis|registers~2275_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2278_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2278 .lut_mask = 16'hBA98;
defparam \FD|Banco_Regis|registers~2278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~2281 (
// Equation(s):
// \FD|Banco_Regis|registers~2281_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~2278_combout  & ((\FD|Banco_Regis|registers~2280_combout ))) # (!\FD|Banco_Regis|registers~2278_combout  & 
// (\FD|Banco_Regis|registers~2273_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~2278_combout ))))

	.dataa(\FD|Banco_Regis|registers~2273_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~2280_combout ),
	.datad(\FD|Banco_Regis|registers~2278_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2281_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2281 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~2281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~2262 (
// Equation(s):
// \FD|Banco_Regis|registers~2262_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (\FD|Banco_Regis|registers~841_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & 
// ((\FD|Banco_Regis|registers~585_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~841_q ),
	.datac(\FD|Banco_Regis|registers~585_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2262_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2262 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~2262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~2263 (
// Equation(s):
// \FD|Banco_Regis|registers~2263_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~2262_combout  & (\FD|Banco_Regis|registers~969_q )) # (!\FD|Banco_Regis|registers~2262_combout  & 
// ((\FD|Banco_Regis|registers~713_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~2262_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~969_q ),
	.datac(\FD|Banco_Regis|registers~713_q ),
	.datad(\FD|Banco_Regis|registers~2262_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2263_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2263 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~2263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~2264 (
// Equation(s):
// \FD|Banco_Regis|registers~2264_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~745_q ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// (\FD|Banco_Regis|registers~617_q ))))

	.dataa(\FD|Banco_Regis|registers~617_q ),
	.datab(\FD|Banco_Regis|registers~745_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2264_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2264 .lut_mask = 16'hFC0A;
defparam \FD|Banco_Regis|registers~2264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~2265 (
// Equation(s):
// \FD|Banco_Regis|registers~2265_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~2264_combout  & ((\FD|Banco_Regis|registers~1001_q ))) # (!\FD|Banco_Regis|registers~2264_combout  & 
// (\FD|Banco_Regis|registers~873_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~2264_combout ))))

	.dataa(\FD|Banco_Regis|registers~873_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~1001_q ),
	.datad(\FD|Banco_Regis|registers~2264_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2265_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2265 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~2265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~2266 (
// Equation(s):
// \FD|Banco_Regis|registers~2266_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~681_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// ((\FD|Banco_Regis|registers~553_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~681_q ),
	.datac(\FD|Banco_Regis|registers~553_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2266_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2266 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~2266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~2267 (
// Equation(s):
// \FD|Banco_Regis|registers~2267_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~2266_combout  & ((\FD|Banco_Regis|registers~937_q ))) # (!\FD|Banco_Regis|registers~2266_combout  & 
// (\FD|Banco_Regis|registers~809_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~2266_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~809_q ),
	.datac(\FD|Banco_Regis|registers~937_q ),
	.datad(\FD|Banco_Regis|registers~2266_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2267_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2267 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~2267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~2268 (
// Equation(s):
// \FD|Banco_Regis|registers~2268_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~2265_combout ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & \FD|Banco_Regis|registers~2267_combout ))))

	.dataa(\FD|Banco_Regis|registers~2265_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\FD|Banco_Regis|registers~2267_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2268_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2268 .lut_mask = 16'hCBC8;
defparam \FD|Banco_Regis|registers~2268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~2269 (
// Equation(s):
// \FD|Banco_Regis|registers~2269_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~905_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~649_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Banco_Regis|registers~905_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~649_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2269_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2269 .lut_mask = 16'hCCB8;
defparam \FD|Banco_Regis|registers~2269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~2270 (
// Equation(s):
// \FD|Banco_Regis|registers~2270_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~2269_combout  & (\FD|Banco_Regis|registers~1033_q )) # (!\FD|Banco_Regis|registers~2269_combout  & 
// ((\FD|Banco_Regis|registers~777_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~2269_combout ))))

	.dataa(\FD|Banco_Regis|registers~1033_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Banco_Regis|registers~777_q ),
	.datad(\FD|Banco_Regis|registers~2269_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2270_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2270 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~2270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~2271 (
// Equation(s):
// \FD|Banco_Regis|registers~2271_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~2268_combout  & ((\FD|Banco_Regis|registers~2270_combout ))) # (!\FD|Banco_Regis|registers~2268_combout  & 
// (\FD|Banco_Regis|registers~2263_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~2268_combout ))))

	.dataa(\FD|Banco_Regis|registers~2263_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~2268_combout ),
	.datad(\FD|Banco_Regis|registers~2270_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~2271_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~2271 .lut_mask = 16'hF838;
defparam \FD|Banco_Regis|registers~2271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N16
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg1[3]~28 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg1[3]~28_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & (((\FD|Banco_Regis|registers~2271_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & 
// (!\FD|Banco_Regis|Equal0~0_combout  & (\FD|Banco_Regis|registers~2281_combout )))

	.dataa(\FD|Banco_Regis|Equal0~0_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25 ),
	.datac(\FD|Banco_Regis|registers~2281_combout ),
	.datad(\FD|Banco_Regis|registers~2271_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg1[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg1[3]~28 .lut_mask = 16'hDC10;
defparam \FD|Banco_Regis|DadoLidoReg1[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N17
dffeas \FD|Registrador_pipeline2|DOUT[77] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg1[3]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [77]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[77] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[77] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N24
cycloneive_lcell_comb \FD|ALU|opmux|X[3]~56 (
// Equation(s):
// \FD|ALU|opmux|X[3]~56_combout  = (!\FD|UC_ULA|ULActrl[1]~6_combout  & ((\FD|UC_ULA|ULActrl~4_combout  & ((\FD|ALU|Bnot|Add0~7_combout ) # (\FD|Registrador_pipeline2|DOUT [77]))) # (!\FD|UC_ULA|ULActrl~4_combout  & (\FD|ALU|Bnot|Add0~7_combout  & 
// \FD|Registrador_pipeline2|DOUT [77]))))

	.dataa(\FD|UC_ULA|ULActrl~4_combout ),
	.datab(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datac(\FD|ALU|Bnot|Add0~7_combout ),
	.datad(\FD|Registrador_pipeline2|DOUT [77]),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[3]~56_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[3]~56 .lut_mask = 16'h3220;
defparam \FD|ALU|opmux|X[3]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N6
cycloneive_lcell_comb \FD|ALU|opmux|X[3]~57 (
// Equation(s):
// \FD|ALU|opmux|X[3]~57_combout  = (\FD|ALU|opmux|X[3]~56_combout ) # ((\FD|UC_ULA|ULActrl[1]~6_combout  & (!\FD|UC_ULA|ULActrl~4_combout  & \FD|ALU|somaSub[3]~6_combout )))

	.dataa(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datab(\FD|UC_ULA|ULActrl~4_combout ),
	.datac(\FD|ALU|somaSub[3]~6_combout ),
	.datad(\FD|ALU|opmux|X[3]~56_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[3]~57_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[3]~57 .lut_mask = 16'hFF20;
defparam \FD|ALU|opmux|X[3]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N7
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[4] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|ALU|opmux|X[3]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y38_N29
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[3] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline3|DOUT [40]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y38_N11
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[1] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline3|DOUT [39]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y38_N3
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[2] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|ALU|opmux|X[2]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N10
cycloneive_lcell_comb \FD|Mem_dados|Memoria~38 (
// Equation(s):
// \FD|Mem_dados|Memoria~38_combout  = (\FD|Mem_dados|Memoria_rtl_0_bypass [4] & (\FD|Mem_dados|Memoria_rtl_0_bypass [3] & (\FD|Mem_dados|Memoria_rtl_0_bypass [1] $ (!\FD|Mem_dados|Memoria_rtl_0_bypass [2])))) # (!\FD|Mem_dados|Memoria_rtl_0_bypass [4] & 
// (!\FD|Mem_dados|Memoria_rtl_0_bypass [3] & (\FD|Mem_dados|Memoria_rtl_0_bypass [1] $ (!\FD|Mem_dados|Memoria_rtl_0_bypass [2]))))

	.dataa(\FD|Mem_dados|Memoria_rtl_0_bypass [4]),
	.datab(\FD|Mem_dados|Memoria_rtl_0_bypass [3]),
	.datac(\FD|Mem_dados|Memoria_rtl_0_bypass [1]),
	.datad(\FD|Mem_dados|Memoria_rtl_0_bypass [2]),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria~38_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria~38 .lut_mask = 16'h9009;
defparam \FD|Mem_dados|Memoria~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y38_N17
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[10] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|ALU|opmux|X[6]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y38_N19
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[9] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline3|DOUT [43]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N12
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[0]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[0]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [102]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline3|DOUT [102]),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[0]~feeder .lut_mask = 16'hFF00;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y38_N13
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[0] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N18
cycloneive_lcell_comb \FD|Mem_dados|Memoria~40 (
// Equation(s):
// \FD|Mem_dados|Memoria~40_combout  = (\FD|Mem_dados|Memoria_rtl_0_bypass [0] & (\FD|Mem_dados|Memoria_rtl_0_bypass [10] $ (!\FD|Mem_dados|Memoria_rtl_0_bypass [9])))

	.dataa(\FD|Mem_dados|Memoria_rtl_0_bypass [10]),
	.datab(gnd),
	.datac(\FD|Mem_dados|Memoria_rtl_0_bypass [9]),
	.datad(\FD|Mem_dados|Memoria_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria~40_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria~40 .lut_mask = 16'hA500;
defparam \FD|Mem_dados|Memoria~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y38_N19
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[6] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|ALU|opmux|X[4]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y38_N15
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[8] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|ALU|opmux|X[5]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y38_N29
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[5] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline3|DOUT [41]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y38_N25
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[7] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline3|DOUT [42]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N28
cycloneive_lcell_comb \FD|Mem_dados|Memoria~39 (
// Equation(s):
// \FD|Mem_dados|Memoria~39_combout  = (\FD|Mem_dados|Memoria_rtl_0_bypass [6] & (\FD|Mem_dados|Memoria_rtl_0_bypass [5] & (\FD|Mem_dados|Memoria_rtl_0_bypass [8] $ (!\FD|Mem_dados|Memoria_rtl_0_bypass [7])))) # (!\FD|Mem_dados|Memoria_rtl_0_bypass [6] & 
// (!\FD|Mem_dados|Memoria_rtl_0_bypass [5] & (\FD|Mem_dados|Memoria_rtl_0_bypass [8] $ (!\FD|Mem_dados|Memoria_rtl_0_bypass [7]))))

	.dataa(\FD|Mem_dados|Memoria_rtl_0_bypass [6]),
	.datab(\FD|Mem_dados|Memoria_rtl_0_bypass [8]),
	.datac(\FD|Mem_dados|Memoria_rtl_0_bypass [5]),
	.datad(\FD|Mem_dados|Memoria_rtl_0_bypass [7]),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria~39_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria~39 .lut_mask = 16'h8421;
defparam \FD|Mem_dados|Memoria~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N6
cycloneive_lcell_comb \FD|Mem_dados|Memoria~41 (
// Equation(s):
// \FD|Mem_dados|Memoria~41_combout  = (\FD|Mem_dados|Memoria~38_combout  & (\FD|Mem_dados|Memoria~40_combout  & \FD|Mem_dados|Memoria~39_combout ))

	.dataa(\FD|Mem_dados|Memoria~38_combout ),
	.datab(\FD|Mem_dados|Memoria~40_combout ),
	.datac(gnd),
	.datad(\FD|Mem_dados|Memoria~39_combout ),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria~41_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria~41 .lut_mask = 16'h8800;
defparam \FD|Mem_dados|Memoria~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N20
cycloneive_lcell_comb \FD|Mem_dados|Memoria_rtl_0_bypass[72]~feeder (
// Equation(s):
// \FD|Mem_dados|Memoria_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria_rtl_0_bypass[72]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[72]~feeder .lut_mask = 16'hFFFF;
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[72]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y36_N21
dffeas \FD|Mem_dados|Memoria_rtl_0_bypass[72] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria_rtl_0_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Mem_dados|Memoria_rtl_0_bypass [72]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \FD|Mem_dados|Memoria_rtl_0_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N8
cycloneive_lcell_comb \FD|Mem_dados|Memoria~43 (
// Equation(s):
// \FD|Mem_dados|Memoria~43_combout  = (\FD|Mem_dados|Memoria~41_combout  & (\FD|Mem_dados|Memoria_rtl_0_bypass [71])) # (!\FD|Mem_dados|Memoria~41_combout  & ((\FD|Mem_dados|Memoria_rtl_0_bypass [72] & 
// ((\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a30 ))) # (!\FD|Mem_dados|Memoria_rtl_0_bypass [72] & (\FD|Mem_dados|Memoria_rtl_0_bypass [71]))))

	.dataa(\FD|Mem_dados|Memoria_rtl_0_bypass [71]),
	.datab(\FD|Mem_dados|Memoria~41_combout ),
	.datac(\FD|Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a30 ),
	.datad(\FD|Mem_dados|Memoria_rtl_0_bypass [72]),
	.cin(gnd),
	.combout(\FD|Mem_dados|Memoria~43_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_dados|Memoria~43 .lut_mask = 16'hB8AA;
defparam \FD|Mem_dados|Memoria~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y36_N9
dffeas \FD|Registrador_pipeline4|DOUT[67] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Mem_dados|Memoria~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FD|Registrador_pipeline3|DOUT [103]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [67]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[67] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[67] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y37_N5
dffeas \FD|Registrador_pipeline3|DOUT[67] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|ALU|opmux|X[30]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [67]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[67] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[67] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y37_N29
dffeas \FD|Registrador_pipeline4|DOUT[35] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline3|DOUT [67]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline4|DOUT [35]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline4|DOUT[35] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline4|DOUT[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N30
cycloneive_lcell_comb \FD|muxDepoisULA|X[30]~1 (
// Equation(s):
// \FD|muxDepoisULA|X[30]~1_combout  = (\FD|Registrador_pipeline4|DOUT [69] & (\FD|Registrador_pipeline4|DOUT [67])) # (!\FD|Registrador_pipeline4|DOUT [69] & ((\FD|Registrador_pipeline4|DOUT [35])))

	.dataa(gnd),
	.datab(\FD|Registrador_pipeline4|DOUT [67]),
	.datac(\FD|Registrador_pipeline4|DOUT [69]),
	.datad(\FD|Registrador_pipeline4|DOUT [35]),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[30]~1 .lut_mask = 16'hCFC0;
defparam \FD|muxDepoisULA|X[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y40_N27
dffeas \FD|Banco_Regis|registers~1060 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|muxDepoisULA|X[30]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~2373_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~1060_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1060 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~1060 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1729 (
// Equation(s):
// \FD|Banco_Regis|registers~1729_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~804_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & 
// ((\FD|Banco_Regis|registers~676_q )))))

	.dataa(\FD|Banco_Regis|registers~804_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~676_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1729_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1729 .lut_mask = 16'hEE30;
defparam \FD|Banco_Regis|registers~1729 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1730 (
// Equation(s):
// \FD|Banco_Regis|registers~1730_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~1729_combout  & (\FD|Banco_Regis|registers~1060_q )) # (!\FD|Banco_Regis|registers~1729_combout  & 
// ((\FD|Banco_Regis|registers~932_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~1729_combout ))))

	.dataa(\FD|Banco_Regis|registers~1060_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~932_q ),
	.datad(\FD|Banco_Regis|registers~1729_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1730_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1730 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1730 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1722 (
// Equation(s):
// \FD|Banco_Regis|registers~1722_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (\FD|Banco_Regis|registers~900_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & 
// ((\FD|Banco_Regis|registers~644_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~900_q ),
	.datac(\FD|Banco_Regis|registers~644_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1722_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1722 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~1722 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1723 (
// Equation(s):
// \FD|Banco_Regis|registers~1723_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~1722_combout  & ((\FD|Banco_Regis|registers~1028_q ))) # (!\FD|Banco_Regis|registers~1722_combout  & 
// (\FD|Banco_Regis|registers~772_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~1722_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~772_q ),
	.datac(\FD|Banco_Regis|registers~1722_combout ),
	.datad(\FD|Banco_Regis|registers~1028_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1723_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1723 .lut_mask = 16'hF858;
defparam \FD|Banco_Regis|registers~1723 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1726 (
// Equation(s):
// \FD|Banco_Regis|registers~1726_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~836_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~580_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Banco_Regis|registers~836_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~580_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1726_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1726 .lut_mask = 16'hCCB8;
defparam \FD|Banco_Regis|registers~1726 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1727 (
// Equation(s):
// \FD|Banco_Regis|registers~1727_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~1726_combout  & ((\FD|Banco_Regis|registers~964_q ))) # (!\FD|Banco_Regis|registers~1726_combout  & 
// (\FD|Banco_Regis|registers~708_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~1726_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers~708_q ),
	.datac(\FD|Banco_Regis|registers~964_q ),
	.datad(\FD|Banco_Regis|registers~1726_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1727_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1727 .lut_mask = 16'hF588;
defparam \FD|Banco_Regis|registers~1727 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1724 (
// Equation(s):
// \FD|Banco_Regis|registers~1724_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers~740_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Banco_Regis|registers~612_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ))))

	.dataa(\FD|Banco_Regis|registers~740_q ),
	.datab(\FD|Banco_Regis|registers~612_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1724_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1724 .lut_mask = 16'hF0AC;
defparam \FD|Banco_Regis|registers~1724 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1725 (
// Equation(s):
// \FD|Banco_Regis|registers~1725_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~1724_combout  & ((\FD|Banco_Regis|registers~996_q ))) # (!\FD|Banco_Regis|registers~1724_combout  & 
// (\FD|Banco_Regis|registers~868_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~1724_combout ))))

	.dataa(\FD|Banco_Regis|registers~868_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\FD|Banco_Regis|registers~996_q ),
	.datad(\FD|Banco_Regis|registers~1724_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1725_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1725 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1725 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1728 (
// Equation(s):
// \FD|Banco_Regis|registers~1728_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  
// & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~1725_combout ))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~1727_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~1727_combout ),
	.datad(\FD|Banco_Regis|registers~1725_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1728_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1728 .lut_mask = 16'hDC98;
defparam \FD|Banco_Regis|registers~1728 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1731 (
// Equation(s):
// \FD|Banco_Regis|registers~1731_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~1728_combout  & (\FD|Banco_Regis|registers~1730_combout )) # (!\FD|Banco_Regis|registers~1728_combout  & 
// ((\FD|Banco_Regis|registers~1723_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~1728_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~1730_combout ),
	.datac(\FD|Banco_Regis|registers~1723_combout ),
	.datad(\FD|Banco_Regis|registers~1728_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1731_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1731 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1731 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1739 (
// Equation(s):
// \FD|Banco_Regis|registers~1739_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~516_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~452_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~516_q ),
	.datac(\FD|Banco_Regis|registers~452_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1739_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1739 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~1739 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1740 (
// Equation(s):
// \FD|Banco_Regis|registers~1740_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~1739_combout  & (\FD|Banco_Regis|registers~548_q )) # (!\FD|Banco_Regis|registers~1739_combout  & 
// ((\FD|Banco_Regis|registers~484_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~1739_combout ))))

	.dataa(\FD|Banco_Regis|registers~548_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~484_q ),
	.datad(\FD|Banco_Regis|registers~1739_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1740_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1740 .lut_mask = 16'hBBC0;
defparam \FD|Banco_Regis|registers~1740 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~1732 (
// Equation(s):
// \FD|Banco_Regis|registers~1732_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~356_q ) # (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (\FD|Banco_Regis|registers~324_q  & ((!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~324_q ),
	.datac(\FD|Banco_Regis|registers~356_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1732_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1732 .lut_mask = 16'hAAE4;
defparam \FD|Banco_Regis|registers~1732 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~1733 (
// Equation(s):
// \FD|Banco_Regis|registers~1733_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers~1732_combout  & (\FD|Banco_Regis|registers~420_q )) # (!\FD|Banco_Regis|registers~1732_combout  & 
// ((\FD|Banco_Regis|registers~388_q ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (((\FD|Banco_Regis|registers~1732_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers~420_q ),
	.datac(\FD|Banco_Regis|registers~388_q ),
	.datad(\FD|Banco_Regis|registers~1732_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1733_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1733 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1733 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1736 (
// Equation(s):
// \FD|Banco_Regis|registers~1736_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~100_q ) # ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~68_q  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~100_q ),
	.datac(\FD|Banco_Regis|registers~68_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1736_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1736 .lut_mask = 16'hAAD8;
defparam \FD|Banco_Regis|registers~1736 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1737 (
// Equation(s):
// \FD|Banco_Regis|registers~1737_combout  = (\FD|Banco_Regis|registers~1736_combout  & (((\FD|Banco_Regis|registers~164_q ) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # (!\FD|Banco_Regis|registers~1736_combout  & 
// (\FD|Banco_Regis|registers~132_q  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ))))

	.dataa(\FD|Banco_Regis|registers~132_q ),
	.datab(\FD|Banco_Regis|registers~164_q ),
	.datac(\FD|Banco_Regis|registers~1736_combout ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1737_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1737 .lut_mask = 16'hCAF0;
defparam \FD|Banco_Regis|registers~1737 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1734 (
// Equation(s):
// \FD|Banco_Regis|registers~1734_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & (\FD|Banco_Regis|registers~260_q )) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22  & 
// ((\FD|Banco_Regis|registers~196_q )))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers~260_q ),
	.datac(\FD|Banco_Regis|registers~196_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1734_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1734 .lut_mask = 16'hEE50;
defparam \FD|Banco_Regis|registers~1734 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1735 (
// Equation(s):
// \FD|Banco_Regis|registers~1735_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers~1734_combout  & ((\FD|Banco_Regis|registers~292_q ))) # (!\FD|Banco_Regis|registers~1734_combout  & 
// (\FD|Banco_Regis|registers~228_q )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21  & (((\FD|Banco_Regis|registers~1734_combout ))))

	.dataa(\FD|Banco_Regis|registers~228_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\FD|Banco_Regis|registers~292_q ),
	.datad(\FD|Banco_Regis|registers~1734_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1735_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1735 .lut_mask = 16'hF388;
defparam \FD|Banco_Regis|registers~1735 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1738 (
// Equation(s):
// \FD|Banco_Regis|registers~1738_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (((\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ) # (\FD|Banco_Regis|registers~1735_combout )))) # 
// (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23  & (\FD|Banco_Regis|registers~1737_combout  & (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 )))

	.dataa(\FD|Banco_Regis|registers~1737_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\FD|Banco_Regis|registers~1735_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1738_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1738 .lut_mask = 16'hCEC2;
defparam \FD|Banco_Regis|registers~1738 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1741 (
// Equation(s):
// \FD|Banco_Regis|registers~1741_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers~1738_combout  & (\FD|Banco_Regis|registers~1740_combout )) # (!\FD|Banco_Regis|registers~1738_combout  & 
// ((\FD|Banco_Regis|registers~1733_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24  & (((\FD|Banco_Regis|registers~1738_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers~1740_combout ),
	.datac(\FD|Banco_Regis|registers~1733_combout ),
	.datad(\FD|Banco_Regis|registers~1738_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1741_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1741 .lut_mask = 16'hDDA0;
defparam \FD|Banco_Regis|registers~1741 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N24
cycloneive_lcell_comb \FD|Banco_Regis|DadoLidoReg1[30]~1 (
// Equation(s):
// \FD|Banco_Regis|DadoLidoReg1[30]~1_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & (((\FD|Banco_Regis|registers~1731_combout )))) # (!\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25  & 
// (!\FD|Banco_Regis|Equal0~0_combout  & ((\FD|Banco_Regis|registers~1741_combout ))))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25 ),
	.datab(\FD|Banco_Regis|Equal0~0_combout ),
	.datac(\FD|Banco_Regis|registers~1731_combout ),
	.datad(\FD|Banco_Regis|registers~1741_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|DadoLidoReg1[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|DadoLidoReg1[30]~1 .lut_mask = 16'hB1A0;
defparam \FD|Banco_Regis|DadoLidoReg1[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N25
dffeas \FD|Registrador_pipeline2|DOUT[104] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|DadoLidoReg1[30]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [104]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[104] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[104] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N30
cycloneive_lcell_comb \FD|ALU|opmux|X[30]~2 (
// Equation(s):
// \FD|ALU|opmux|X[30]~2_combout  = (!\FD|UC_ULA|ULActrl[1]~6_combout  & ((\FD|Registrador_pipeline2|DOUT [104] & ((\FD|ALU|Bnot|Add0~61_combout ) # (\FD|UC_ULA|ULActrl~4_combout ))) # (!\FD|Registrador_pipeline2|DOUT [104] & (\FD|ALU|Bnot|Add0~61_combout  & 
// \FD|UC_ULA|ULActrl~4_combout ))))

	.dataa(\FD|Registrador_pipeline2|DOUT [104]),
	.datab(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datac(\FD|ALU|Bnot|Add0~61_combout ),
	.datad(\FD|UC_ULA|ULActrl~4_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[30]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[30]~2 .lut_mask = 16'h3220;
defparam \FD|ALU|opmux|X[30]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N4
cycloneive_lcell_comb \FD|ALU|opmux|X[30]~3 (
// Equation(s):
// \FD|ALU|opmux|X[30]~3_combout  = (\FD|ALU|opmux|X[30]~2_combout ) # ((\FD|UC_ULA|ULActrl[1]~6_combout  & (!\FD|UC_ULA|ULActrl~4_combout  & \FD|ALU|somaSub[30]~60_combout )))

	.dataa(\FD|UC_ULA|ULActrl[1]~6_combout ),
	.datab(\FD|UC_ULA|ULActrl~4_combout ),
	.datac(\FD|ALU|opmux|X[30]~2_combout ),
	.datad(\FD|ALU|somaSub[30]~60_combout ),
	.cin(gnd),
	.combout(\FD|ALU|opmux|X[30]~3_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|opmux|X[30]~3 .lut_mask = 16'hF2F0;
defparam \FD|ALU|opmux|X[30]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N14
cycloneive_lcell_comb \FD|ALU|norZero|Equal0~0 (
// Equation(s):
// \FD|ALU|norZero|Equal0~0_combout  = (!\FD|ALU|opmux|X[26]~11_combout  & (!\FD|ALU|opmux|X[24]~15_combout  & (!\FD|ALU|opmux|X[25]~13_combout  & !\FD|ALU|opmux|X[27]~9_combout )))

	.dataa(\FD|ALU|opmux|X[26]~11_combout ),
	.datab(\FD|ALU|opmux|X[24]~15_combout ),
	.datac(\FD|ALU|opmux|X[25]~13_combout ),
	.datad(\FD|ALU|opmux|X[27]~9_combout ),
	.cin(gnd),
	.combout(\FD|ALU|norZero|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|norZero|Equal0~0 .lut_mask = 16'h0001;
defparam \FD|ALU|norZero|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N12
cycloneive_lcell_comb \FD|ALU|norZero|Equal0~5 (
// Equation(s):
// \FD|ALU|norZero|Equal0~5_combout  = (!\FD|ALU|opmux|X[19]~25_combout  & (!\FD|ALU|opmux|X[17]~29_combout  & (!\FD|ALU|opmux|X[18]~27_combout  & !\FD|ALU|opmux|X[16]~31_combout )))

	.dataa(\FD|ALU|opmux|X[19]~25_combout ),
	.datab(\FD|ALU|opmux|X[17]~29_combout ),
	.datac(\FD|ALU|opmux|X[18]~27_combout ),
	.datad(\FD|ALU|opmux|X[16]~31_combout ),
	.cin(gnd),
	.combout(\FD|ALU|norZero|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|norZero|Equal0~5 .lut_mask = 16'h0001;
defparam \FD|ALU|norZero|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N26
cycloneive_lcell_comb \FD|ALU|norZero|Equal0~6 (
// Equation(s):
// \FD|ALU|norZero|Equal0~6_combout  = (!\FD|ALU|opmux|X[4]~49_combout  & (!\FD|ALU|opmux|X[6]~53_combout  & (!\FD|ALU|opmux|X[7]~51_combout  & !\FD|ALU|opmux|X[5]~55_combout )))

	.dataa(\FD|ALU|opmux|X[4]~49_combout ),
	.datab(\FD|ALU|opmux|X[6]~53_combout ),
	.datac(\FD|ALU|opmux|X[7]~51_combout ),
	.datad(\FD|ALU|opmux|X[5]~55_combout ),
	.cin(gnd),
	.combout(\FD|ALU|norZero|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|norZero|Equal0~6 .lut_mask = 16'h0001;
defparam \FD|ALU|norZero|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N28
cycloneive_lcell_comb \FD|ALU|norZero|Equal0~7 (
// Equation(s):
// \FD|ALU|norZero|Equal0~7_combout  = (!\FD|ALU|opmux|X[1]~61_combout  & (!\FD|ALU|opmux|X[3]~57_combout  & (\FD|ALU|norZero|Equal0~6_combout  & !\FD|ALU|opmux|X[2]~59_combout )))

	.dataa(\FD|ALU|opmux|X[1]~61_combout ),
	.datab(\FD|ALU|opmux|X[3]~57_combout ),
	.datac(\FD|ALU|norZero|Equal0~6_combout ),
	.datad(\FD|ALU|opmux|X[2]~59_combout ),
	.cin(gnd),
	.combout(\FD|ALU|norZero|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|norZero|Equal0~7 .lut_mask = 16'h0010;
defparam \FD|ALU|norZero|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N30
cycloneive_lcell_comb \FD|ALU|norZero|Equal0~4 (
// Equation(s):
// \FD|ALU|norZero|Equal0~4_combout  = (!\FD|ALU|opmux|X[21]~21_combout  & (!\FD|ALU|opmux|X[20]~23_combout  & (!\FD|ALU|opmux|X[22]~19_combout  & !\FD|ALU|opmux|X[23]~17_combout )))

	.dataa(\FD|ALU|opmux|X[21]~21_combout ),
	.datab(\FD|ALU|opmux|X[20]~23_combout ),
	.datac(\FD|ALU|opmux|X[22]~19_combout ),
	.datad(\FD|ALU|opmux|X[23]~17_combout ),
	.cin(gnd),
	.combout(\FD|ALU|norZero|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|norZero|Equal0~4 .lut_mask = 16'h0001;
defparam \FD|ALU|norZero|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N22
cycloneive_lcell_comb \FD|ALU|norZero|Equal0~2 (
// Equation(s):
// \FD|ALU|norZero|Equal0~2_combout  = (!\FD|ALU|opmux|X[13]~37_combout  & !\FD|ALU|opmux|X[12]~39_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|ALU|opmux|X[13]~37_combout ),
	.datad(\FD|ALU|opmux|X[12]~39_combout ),
	.cin(gnd),
	.combout(\FD|ALU|norZero|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|norZero|Equal0~2 .lut_mask = 16'h000F;
defparam \FD|ALU|norZero|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N8
cycloneive_lcell_comb \FD|ALU|norZero|Equal0~1 (
// Equation(s):
// \FD|ALU|norZero|Equal0~1_combout  = (!\FD|ALU|opmux|X[10]~43_combout  & (!\FD|ALU|opmux|X[11]~41_combout  & (!\FD|ALU|opmux|X[9]~45_combout  & !\FD|ALU|opmux|X[8]~47_combout )))

	.dataa(\FD|ALU|opmux|X[10]~43_combout ),
	.datab(\FD|ALU|opmux|X[11]~41_combout ),
	.datac(\FD|ALU|opmux|X[9]~45_combout ),
	.datad(\FD|ALU|opmux|X[8]~47_combout ),
	.cin(gnd),
	.combout(\FD|ALU|norZero|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|norZero|Equal0~1 .lut_mask = 16'h0001;
defparam \FD|ALU|norZero|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N0
cycloneive_lcell_comb \FD|ALU|norZero|Equal0~3 (
// Equation(s):
// \FD|ALU|norZero|Equal0~3_combout  = (\FD|ALU|norZero|Equal0~2_combout  & (!\FD|ALU|opmux|X[14]~35_combout  & (\FD|ALU|norZero|Equal0~1_combout  & !\FD|ALU|opmux|X[15]~33_combout )))

	.dataa(\FD|ALU|norZero|Equal0~2_combout ),
	.datab(\FD|ALU|opmux|X[14]~35_combout ),
	.datac(\FD|ALU|norZero|Equal0~1_combout ),
	.datad(\FD|ALU|opmux|X[15]~33_combout ),
	.cin(gnd),
	.combout(\FD|ALU|norZero|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|norZero|Equal0~3 .lut_mask = 16'h0020;
defparam \FD|ALU|norZero|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N18
cycloneive_lcell_comb \FD|ALU|norZero|Equal0~8 (
// Equation(s):
// \FD|ALU|norZero|Equal0~8_combout  = (\FD|ALU|norZero|Equal0~5_combout  & (\FD|ALU|norZero|Equal0~7_combout  & (\FD|ALU|norZero|Equal0~4_combout  & \FD|ALU|norZero|Equal0~3_combout )))

	.dataa(\FD|ALU|norZero|Equal0~5_combout ),
	.datab(\FD|ALU|norZero|Equal0~7_combout ),
	.datac(\FD|ALU|norZero|Equal0~4_combout ),
	.datad(\FD|ALU|norZero|Equal0~3_combout ),
	.cin(gnd),
	.combout(\FD|ALU|norZero|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|norZero|Equal0~8 .lut_mask = 16'h8000;
defparam \FD|ALU|norZero|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N20
cycloneive_lcell_comb \FD|ALU|norZero|Equal0~9 (
// Equation(s):
// \FD|ALU|norZero|Equal0~9_combout  = (!\FD|ALU|opmux|X[28]~7_combout  & (!\FD|ALU|opmux|X[29]~5_combout  & (\FD|ALU|norZero|Equal0~0_combout  & \FD|ALU|norZero|Equal0~8_combout )))

	.dataa(\FD|ALU|opmux|X[28]~7_combout ),
	.datab(\FD|ALU|opmux|X[29]~5_combout ),
	.datac(\FD|ALU|norZero|Equal0~0_combout ),
	.datad(\FD|ALU|norZero|Equal0~8_combout ),
	.cin(gnd),
	.combout(\FD|ALU|norZero|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|norZero|Equal0~9 .lut_mask = 16'h1000;
defparam \FD|ALU|norZero|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N4
cycloneive_lcell_comb \FD|ALU|norZero|Equal0~10 (
// Equation(s):
// \FD|ALU|norZero|Equal0~10_combout  = (!\FD|ALU|opmux|X[30]~3_combout  & (!\FD|ALU|opmux|X[31]~1_combout  & (!\FD|ALU|opmux|X[0]~64_combout  & \FD|ALU|norZero|Equal0~9_combout )))

	.dataa(\FD|ALU|opmux|X[30]~3_combout ),
	.datab(\FD|ALU|opmux|X[31]~1_combout ),
	.datac(\FD|ALU|opmux|X[0]~64_combout ),
	.datad(\FD|ALU|norZero|Equal0~9_combout ),
	.cin(gnd),
	.combout(\FD|ALU|norZero|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|norZero|Equal0~10 .lut_mask = 16'h0100;
defparam \FD|ALU|norZero|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y36_N5
dffeas \FD|Registrador_pipeline3|DOUT[69] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|ALU|norZero|Equal0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [69]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[69] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[69] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N2
cycloneive_lcell_comb \FD|AndBEQ (
// Equation(s):
// \FD|AndBEQ~combout  = (\FD|Registrador_pipeline3|DOUT [104] & \FD|Registrador_pipeline3|DOUT [69])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|Registrador_pipeline3|DOUT [104]),
	.datad(\FD|Registrador_pipeline3|DOUT [69]),
	.cin(gnd),
	.combout(\FD|AndBEQ~combout ),
	.cout());
// synopsys translate_off
defparam \FD|AndBEQ .lut_mask = 16'hF000;
defparam \FD|AndBEQ .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N4
cycloneive_lcell_comb \FD|Registrador_pipeline3|DOUT[72]~6 (
// Equation(s):
// \FD|Registrador_pipeline3|DOUT[72]~6_combout  = (\FD|Registrador_pipeline2|DOUT [41] & (\FD|Registrador_pipeline2|DOUT [10] $ (VCC))) # (!\FD|Registrador_pipeline2|DOUT [41] & (\FD|Registrador_pipeline2|DOUT [10] & VCC))
// \FD|Registrador_pipeline3|DOUT[72]~7  = CARRY((\FD|Registrador_pipeline2|DOUT [41] & \FD|Registrador_pipeline2|DOUT [10]))

	.dataa(\FD|Registrador_pipeline2|DOUT [41]),
	.datab(\FD|Registrador_pipeline2|DOUT [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline3|DOUT[72]~6_combout ),
	.cout(\FD|Registrador_pipeline3|DOUT[72]~7 ));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[72]~6 .lut_mask = 16'h6688;
defparam \FD|Registrador_pipeline3|DOUT[72]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N6
cycloneive_lcell_comb \FD|Registrador_pipeline3|DOUT[73]~8 (
// Equation(s):
// \FD|Registrador_pipeline3|DOUT[73]~8_combout  = (\FD|Registrador_pipeline2|DOUT [41] & ((\FD|Registrador_pipeline2|DOUT [11] & (\FD|Registrador_pipeline3|DOUT[72]~7  & VCC)) # (!\FD|Registrador_pipeline2|DOUT [11] & (!\FD|Registrador_pipeline3|DOUT[72]~7 
// )))) # (!\FD|Registrador_pipeline2|DOUT [41] & ((\FD|Registrador_pipeline2|DOUT [11] & (!\FD|Registrador_pipeline3|DOUT[72]~7 )) # (!\FD|Registrador_pipeline2|DOUT [11] & ((\FD|Registrador_pipeline3|DOUT[72]~7 ) # (GND)))))
// \FD|Registrador_pipeline3|DOUT[73]~9  = CARRY((\FD|Registrador_pipeline2|DOUT [41] & (!\FD|Registrador_pipeline2|DOUT [11] & !\FD|Registrador_pipeline3|DOUT[72]~7 )) # (!\FD|Registrador_pipeline2|DOUT [41] & ((!\FD|Registrador_pipeline3|DOUT[72]~7 ) # 
// (!\FD|Registrador_pipeline2|DOUT [11]))))

	.dataa(\FD|Registrador_pipeline2|DOUT [41]),
	.datab(\FD|Registrador_pipeline2|DOUT [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|Registrador_pipeline3|DOUT[72]~7 ),
	.combout(\FD|Registrador_pipeline3|DOUT[73]~8_combout ),
	.cout(\FD|Registrador_pipeline3|DOUT[73]~9 ));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[73]~8 .lut_mask = 16'h9617;
defparam \FD|Registrador_pipeline3|DOUT[73]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N8
cycloneive_lcell_comb \FD|Registrador_pipeline3|DOUT[74]~10 (
// Equation(s):
// \FD|Registrador_pipeline3|DOUT[74]~10_combout  = ((\FD|Registrador_pipeline2|DOUT [41] $ (\FD|Registrador_pipeline2|DOUT [12] $ (!\FD|Registrador_pipeline3|DOUT[73]~9 )))) # (GND)
// \FD|Registrador_pipeline3|DOUT[74]~11  = CARRY((\FD|Registrador_pipeline2|DOUT [41] & ((\FD|Registrador_pipeline2|DOUT [12]) # (!\FD|Registrador_pipeline3|DOUT[73]~9 ))) # (!\FD|Registrador_pipeline2|DOUT [41] & (\FD|Registrador_pipeline2|DOUT [12] & 
// !\FD|Registrador_pipeline3|DOUT[73]~9 )))

	.dataa(\FD|Registrador_pipeline2|DOUT [41]),
	.datab(\FD|Registrador_pipeline2|DOUT [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|Registrador_pipeline3|DOUT[73]~9 ),
	.combout(\FD|Registrador_pipeline3|DOUT[74]~10_combout ),
	.cout(\FD|Registrador_pipeline3|DOUT[74]~11 ));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[74]~10 .lut_mask = 16'h698E;
defparam \FD|Registrador_pipeline3|DOUT[74]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N10
cycloneive_lcell_comb \FD|Registrador_pipeline3|DOUT[75]~12 (
// Equation(s):
// \FD|Registrador_pipeline3|DOUT[75]~12_combout  = (\FD|Registrador_pipeline2|DOUT [41] & ((\FD|Registrador_pipeline2|DOUT [13] & (\FD|Registrador_pipeline3|DOUT[74]~11  & VCC)) # (!\FD|Registrador_pipeline2|DOUT [13] & 
// (!\FD|Registrador_pipeline3|DOUT[74]~11 )))) # (!\FD|Registrador_pipeline2|DOUT [41] & ((\FD|Registrador_pipeline2|DOUT [13] & (!\FD|Registrador_pipeline3|DOUT[74]~11 )) # (!\FD|Registrador_pipeline2|DOUT [13] & ((\FD|Registrador_pipeline3|DOUT[74]~11 ) # 
// (GND)))))
// \FD|Registrador_pipeline3|DOUT[75]~13  = CARRY((\FD|Registrador_pipeline2|DOUT [41] & (!\FD|Registrador_pipeline2|DOUT [13] & !\FD|Registrador_pipeline3|DOUT[74]~11 )) # (!\FD|Registrador_pipeline2|DOUT [41] & ((!\FD|Registrador_pipeline3|DOUT[74]~11 ) # 
// (!\FD|Registrador_pipeline2|DOUT [13]))))

	.dataa(\FD|Registrador_pipeline2|DOUT [41]),
	.datab(\FD|Registrador_pipeline2|DOUT [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|Registrador_pipeline3|DOUT[74]~11 ),
	.combout(\FD|Registrador_pipeline3|DOUT[75]~12_combout ),
	.cout(\FD|Registrador_pipeline3|DOUT[75]~13 ));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[75]~12 .lut_mask = 16'h9617;
defparam \FD|Registrador_pipeline3|DOUT[75]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N12
cycloneive_lcell_comb \FD|Registrador_pipeline3|DOUT[76]~14 (
// Equation(s):
// \FD|Registrador_pipeline3|DOUT[76]~14_combout  = ((\FD|Registrador_pipeline2|DOUT [41] $ (\FD|Registrador_pipeline2|DOUT [14] $ (!\FD|Registrador_pipeline3|DOUT[75]~13 )))) # (GND)
// \FD|Registrador_pipeline3|DOUT[76]~15  = CARRY((\FD|Registrador_pipeline2|DOUT [41] & ((\FD|Registrador_pipeline2|DOUT [14]) # (!\FD|Registrador_pipeline3|DOUT[75]~13 ))) # (!\FD|Registrador_pipeline2|DOUT [41] & (\FD|Registrador_pipeline2|DOUT [14] & 
// !\FD|Registrador_pipeline3|DOUT[75]~13 )))

	.dataa(\FD|Registrador_pipeline2|DOUT [41]),
	.datab(\FD|Registrador_pipeline2|DOUT [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|Registrador_pipeline3|DOUT[75]~13 ),
	.combout(\FD|Registrador_pipeline3|DOUT[76]~14_combout ),
	.cout(\FD|Registrador_pipeline3|DOUT[76]~15 ));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[76]~14 .lut_mask = 16'h698E;
defparam \FD|Registrador_pipeline3|DOUT[76]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y38_N13
dffeas \FD|Registrador_pipeline3|DOUT[76] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline3|DOUT[76]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [76]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[76] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[76] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y35_N2
cycloneive_lcell_comb \FD|PC|DOUT[6]~4 (
// Equation(s):
// \FD|PC|DOUT[6]~4_combout  = (\FD|AndBEQ~combout  & ((\FD|Registrador_pipeline3|DOUT [76]))) # (!\FD|AndBEQ~combout  & (\FD|add4toPC|X[6]~8_combout ))

	.dataa(\FD|add4toPC|X[6]~8_combout ),
	.datab(\FD|AndBEQ~combout ),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline3|DOUT [76]),
	.cin(gnd),
	.combout(\FD|PC|DOUT[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \FD|PC|DOUT[6]~4 .lut_mask = 16'hEE22;
defparam \FD|PC|DOUT[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y36_N6
cycloneive_lcell_comb \BTN_RST|Add0~0 (
// Equation(s):
// \BTN_RST|Add0~0_combout  = \BTN_RST|temp [25] $ (VCC)
// \BTN_RST|Add0~1  = CARRY(\BTN_RST|temp [25])

	.dataa(gnd),
	.datab(\BTN_RST|temp [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\BTN_RST|Add0~0_combout ),
	.cout(\BTN_RST|Add0~1 ));
// synopsys translate_off
defparam \BTN_RST|Add0~0 .lut_mask = 16'h33CC;
defparam \BTN_RST|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y36_N4
cycloneive_lcell_comb \BTN_RST|temp~8 (
// Equation(s):
// \BTN_RST|temp~8_combout  = (\BTN_RST|Add0~0_combout  & (((!\BTN_RST|Equal0~5_combout ) # (!\BTN_RST|Equal0~6_combout )) # (!\BTN_RST|Equal0~7_combout )))

	.dataa(\BTN_RST|Equal0~7_combout ),
	.datab(\BTN_RST|Add0~0_combout ),
	.datac(\BTN_RST|Equal0~6_combout ),
	.datad(\BTN_RST|Equal0~5_combout ),
	.cin(gnd),
	.combout(\BTN_RST|temp~8_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|temp~8 .lut_mask = 16'h4CCC;
defparam \BTN_RST|temp~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X96_Y36_N5
dffeas \BTN_RST|temp[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|temp~8_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [25]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[25] .is_wysiwyg = "true";
defparam \BTN_RST|temp[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y36_N8
cycloneive_lcell_comb \BTN_RST|Add0~2 (
// Equation(s):
// \BTN_RST|Add0~2_combout  = (\BTN_RST|temp [24] & (!\BTN_RST|Add0~1 )) # (!\BTN_RST|temp [24] & ((\BTN_RST|Add0~1 ) # (GND)))
// \BTN_RST|Add0~3  = CARRY((!\BTN_RST|Add0~1 ) # (!\BTN_RST|temp [24]))

	.dataa(gnd),
	.datab(\BTN_RST|temp [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~1 ),
	.combout(\BTN_RST|Add0~2_combout ),
	.cout(\BTN_RST|Add0~3 ));
// synopsys translate_off
defparam \BTN_RST|Add0~2 .lut_mask = 16'h3C3F;
defparam \BTN_RST|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X96_Y36_N9
dffeas \BTN_RST|temp[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|Add0~2_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [24]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[24] .is_wysiwyg = "true";
defparam \BTN_RST|temp[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y36_N10
cycloneive_lcell_comb \BTN_RST|Add0~4 (
// Equation(s):
// \BTN_RST|Add0~4_combout  = (\BTN_RST|temp [23] & (\BTN_RST|Add0~3  $ (GND))) # (!\BTN_RST|temp [23] & (!\BTN_RST|Add0~3  & VCC))
// \BTN_RST|Add0~5  = CARRY((\BTN_RST|temp [23] & !\BTN_RST|Add0~3 ))

	.dataa(\BTN_RST|temp [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~3 ),
	.combout(\BTN_RST|Add0~4_combout ),
	.cout(\BTN_RST|Add0~5 ));
// synopsys translate_off
defparam \BTN_RST|Add0~4 .lut_mask = 16'hA50A;
defparam \BTN_RST|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X96_Y36_N11
dffeas \BTN_RST|temp[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|Add0~4_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [23]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[23] .is_wysiwyg = "true";
defparam \BTN_RST|temp[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y36_N12
cycloneive_lcell_comb \BTN_RST|Add0~6 (
// Equation(s):
// \BTN_RST|Add0~6_combout  = (\BTN_RST|temp [22] & (!\BTN_RST|Add0~5 )) # (!\BTN_RST|temp [22] & ((\BTN_RST|Add0~5 ) # (GND)))
// \BTN_RST|Add0~7  = CARRY((!\BTN_RST|Add0~5 ) # (!\BTN_RST|temp [22]))

	.dataa(\BTN_RST|temp [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~5 ),
	.combout(\BTN_RST|Add0~6_combout ),
	.cout(\BTN_RST|Add0~7 ));
// synopsys translate_off
defparam \BTN_RST|Add0~6 .lut_mask = 16'h5A5F;
defparam \BTN_RST|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X96_Y36_N13
dffeas \BTN_RST|temp[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|Add0~6_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [22]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[22] .is_wysiwyg = "true";
defparam \BTN_RST|temp[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y36_N14
cycloneive_lcell_comb \BTN_RST|Add0~8 (
// Equation(s):
// \BTN_RST|Add0~8_combout  = (\BTN_RST|temp [21] & (\BTN_RST|Add0~7  $ (GND))) # (!\BTN_RST|temp [21] & (!\BTN_RST|Add0~7  & VCC))
// \BTN_RST|Add0~9  = CARRY((\BTN_RST|temp [21] & !\BTN_RST|Add0~7 ))

	.dataa(gnd),
	.datab(\BTN_RST|temp [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~7 ),
	.combout(\BTN_RST|Add0~8_combout ),
	.cout(\BTN_RST|Add0~9 ));
// synopsys translate_off
defparam \BTN_RST|Add0~8 .lut_mask = 16'hC30C;
defparam \BTN_RST|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X96_Y36_N15
dffeas \BTN_RST|temp[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|Add0~8_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [21]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[21] .is_wysiwyg = "true";
defparam \BTN_RST|temp[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y36_N16
cycloneive_lcell_comb \BTN_RST|Add0~10 (
// Equation(s):
// \BTN_RST|Add0~10_combout  = (\BTN_RST|temp [20] & (!\BTN_RST|Add0~9 )) # (!\BTN_RST|temp [20] & ((\BTN_RST|Add0~9 ) # (GND)))
// \BTN_RST|Add0~11  = CARRY((!\BTN_RST|Add0~9 ) # (!\BTN_RST|temp [20]))

	.dataa(gnd),
	.datab(\BTN_RST|temp [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~9 ),
	.combout(\BTN_RST|Add0~10_combout ),
	.cout(\BTN_RST|Add0~11 ));
// synopsys translate_off
defparam \BTN_RST|Add0~10 .lut_mask = 16'h3C3F;
defparam \BTN_RST|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X96_Y36_N17
dffeas \BTN_RST|temp[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|Add0~10_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [20]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[20] .is_wysiwyg = "true";
defparam \BTN_RST|temp[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y36_N18
cycloneive_lcell_comb \BTN_RST|Add0~12 (
// Equation(s):
// \BTN_RST|Add0~12_combout  = (\BTN_RST|temp [19] & (\BTN_RST|Add0~11  $ (GND))) # (!\BTN_RST|temp [19] & (!\BTN_RST|Add0~11  & VCC))
// \BTN_RST|Add0~13  = CARRY((\BTN_RST|temp [19] & !\BTN_RST|Add0~11 ))

	.dataa(gnd),
	.datab(\BTN_RST|temp [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~11 ),
	.combout(\BTN_RST|Add0~12_combout ),
	.cout(\BTN_RST|Add0~13 ));
// synopsys translate_off
defparam \BTN_RST|Add0~12 .lut_mask = 16'hC30C;
defparam \BTN_RST|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X96_Y36_N19
dffeas \BTN_RST|temp[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|Add0~12_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [19]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[19] .is_wysiwyg = "true";
defparam \BTN_RST|temp[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y36_N20
cycloneive_lcell_comb \BTN_RST|Add0~14 (
// Equation(s):
// \BTN_RST|Add0~14_combout  = (\BTN_RST|temp [18] & (!\BTN_RST|Add0~13 )) # (!\BTN_RST|temp [18] & ((\BTN_RST|Add0~13 ) # (GND)))
// \BTN_RST|Add0~15  = CARRY((!\BTN_RST|Add0~13 ) # (!\BTN_RST|temp [18]))

	.dataa(\BTN_RST|temp [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~13 ),
	.combout(\BTN_RST|Add0~14_combout ),
	.cout(\BTN_RST|Add0~15 ));
// synopsys translate_off
defparam \BTN_RST|Add0~14 .lut_mask = 16'h5A5F;
defparam \BTN_RST|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y35_N0
cycloneive_lcell_comb \BTN_RST|temp~0 (
// Equation(s):
// \BTN_RST|temp~0_combout  = (\BTN_RST|Add0~14_combout  & (((!\BTN_RST|Equal0~7_combout ) # (!\BTN_RST|Equal0~5_combout )) # (!\BTN_RST|Equal0~6_combout )))

	.dataa(\BTN_RST|Equal0~6_combout ),
	.datab(\BTN_RST|Add0~14_combout ),
	.datac(\BTN_RST|Equal0~5_combout ),
	.datad(\BTN_RST|Equal0~7_combout ),
	.cin(gnd),
	.combout(\BTN_RST|temp~0_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|temp~0 .lut_mask = 16'h4CCC;
defparam \BTN_RST|temp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y35_N1
dffeas \BTN_RST|temp[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|temp~0_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [18]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[18] .is_wysiwyg = "true";
defparam \BTN_RST|temp[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y36_N22
cycloneive_lcell_comb \BTN_RST|Add0~16 (
// Equation(s):
// \BTN_RST|Add0~16_combout  = (\BTN_RST|temp [17] & (\BTN_RST|Add0~15  $ (GND))) # (!\BTN_RST|temp [17] & (!\BTN_RST|Add0~15  & VCC))
// \BTN_RST|Add0~17  = CARRY((\BTN_RST|temp [17] & !\BTN_RST|Add0~15 ))

	.dataa(\BTN_RST|temp [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~15 ),
	.combout(\BTN_RST|Add0~16_combout ),
	.cout(\BTN_RST|Add0~17 ));
// synopsys translate_off
defparam \BTN_RST|Add0~16 .lut_mask = 16'hA50A;
defparam \BTN_RST|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X96_Y36_N23
dffeas \BTN_RST|temp[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|Add0~16_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [17]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[17] .is_wysiwyg = "true";
defparam \BTN_RST|temp[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y36_N24
cycloneive_lcell_comb \BTN_RST|Add0~18 (
// Equation(s):
// \BTN_RST|Add0~18_combout  = (\BTN_RST|temp [16] & (!\BTN_RST|Add0~17 )) # (!\BTN_RST|temp [16] & ((\BTN_RST|Add0~17 ) # (GND)))
// \BTN_RST|Add0~19  = CARRY((!\BTN_RST|Add0~17 ) # (!\BTN_RST|temp [16]))

	.dataa(\BTN_RST|temp [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~17 ),
	.combout(\BTN_RST|Add0~18_combout ),
	.cout(\BTN_RST|Add0~19 ));
// synopsys translate_off
defparam \BTN_RST|Add0~18 .lut_mask = 16'h5A5F;
defparam \BTN_RST|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y35_N14
cycloneive_lcell_comb \BTN_RST|temp~1 (
// Equation(s):
// \BTN_RST|temp~1_combout  = (\BTN_RST|Add0~18_combout  & (((!\BTN_RST|Equal0~5_combout ) # (!\BTN_RST|Equal0~7_combout )) # (!\BTN_RST|Equal0~6_combout )))

	.dataa(\BTN_RST|Equal0~6_combout ),
	.datab(\BTN_RST|Equal0~7_combout ),
	.datac(\BTN_RST|Equal0~5_combout ),
	.datad(\BTN_RST|Add0~18_combout ),
	.cin(gnd),
	.combout(\BTN_RST|temp~1_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|temp~1 .lut_mask = 16'h7F00;
defparam \BTN_RST|temp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y35_N15
dffeas \BTN_RST|temp[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|temp~1_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [16]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[16] .is_wysiwyg = "true";
defparam \BTN_RST|temp[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y36_N26
cycloneive_lcell_comb \BTN_RST|Add0~20 (
// Equation(s):
// \BTN_RST|Add0~20_combout  = (\BTN_RST|temp [15] & (\BTN_RST|Add0~19  $ (GND))) # (!\BTN_RST|temp [15] & (!\BTN_RST|Add0~19  & VCC))
// \BTN_RST|Add0~21  = CARRY((\BTN_RST|temp [15] & !\BTN_RST|Add0~19 ))

	.dataa(gnd),
	.datab(\BTN_RST|temp [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~19 ),
	.combout(\BTN_RST|Add0~20_combout ),
	.cout(\BTN_RST|Add0~21 ));
// synopsys translate_off
defparam \BTN_RST|Add0~20 .lut_mask = 16'hC30C;
defparam \BTN_RST|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X96_Y36_N0
cycloneive_lcell_comb \BTN_RST|temp~2 (
// Equation(s):
// \BTN_RST|temp~2_combout  = (\BTN_RST|Add0~20_combout  & (((!\BTN_RST|Equal0~5_combout ) # (!\BTN_RST|Equal0~6_combout )) # (!\BTN_RST|Equal0~7_combout )))

	.dataa(\BTN_RST|Equal0~7_combout ),
	.datab(\BTN_RST|Equal0~6_combout ),
	.datac(\BTN_RST|Add0~20_combout ),
	.datad(\BTN_RST|Equal0~5_combout ),
	.cin(gnd),
	.combout(\BTN_RST|temp~2_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|temp~2 .lut_mask = 16'h70F0;
defparam \BTN_RST|temp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y36_N1
dffeas \BTN_RST|temp[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|temp~2_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [15]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[15] .is_wysiwyg = "true";
defparam \BTN_RST|temp[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y35_N12
cycloneive_lcell_comb \BTN_RST|Equal0~6 (
// Equation(s):
// \BTN_RST|Equal0~6_combout  = (\BTN_RST|temp [13] & (\BTN_RST|temp [18] & (\BTN_RST|temp [16] & \BTN_RST|temp [15])))

	.dataa(\BTN_RST|temp [13]),
	.datab(\BTN_RST|temp [18]),
	.datac(\BTN_RST|temp [16]),
	.datad(\BTN_RST|temp [15]),
	.cin(gnd),
	.combout(\BTN_RST|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|Equal0~6 .lut_mask = 16'h8000;
defparam \BTN_RST|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y36_N28
cycloneive_lcell_comb \BTN_RST|Add0~22 (
// Equation(s):
// \BTN_RST|Add0~22_combout  = (\BTN_RST|temp [14] & (!\BTN_RST|Add0~21 )) # (!\BTN_RST|temp [14] & ((\BTN_RST|Add0~21 ) # (GND)))
// \BTN_RST|Add0~23  = CARRY((!\BTN_RST|Add0~21 ) # (!\BTN_RST|temp [14]))

	.dataa(gnd),
	.datab(\BTN_RST|temp [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~21 ),
	.combout(\BTN_RST|Add0~22_combout ),
	.cout(\BTN_RST|Add0~23 ));
// synopsys translate_off
defparam \BTN_RST|Add0~22 .lut_mask = 16'h3C3F;
defparam \BTN_RST|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X96_Y36_N29
dffeas \BTN_RST|temp[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|Add0~22_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [14]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[14] .is_wysiwyg = "true";
defparam \BTN_RST|temp[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y36_N30
cycloneive_lcell_comb \BTN_RST|Add0~24 (
// Equation(s):
// \BTN_RST|Add0~24_combout  = (\BTN_RST|temp [13] & (\BTN_RST|Add0~23  $ (GND))) # (!\BTN_RST|temp [13] & (!\BTN_RST|Add0~23  & VCC))
// \BTN_RST|Add0~25  = CARRY((\BTN_RST|temp [13] & !\BTN_RST|Add0~23 ))

	.dataa(gnd),
	.datab(\BTN_RST|temp [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~23 ),
	.combout(\BTN_RST|Add0~24_combout ),
	.cout(\BTN_RST|Add0~25 ));
// synopsys translate_off
defparam \BTN_RST|Add0~24 .lut_mask = 16'hC30C;
defparam \BTN_RST|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X96_Y36_N2
cycloneive_lcell_comb \BTN_RST|temp~3 (
// Equation(s):
// \BTN_RST|temp~3_combout  = (\BTN_RST|Add0~24_combout  & (((!\BTN_RST|Equal0~5_combout ) # (!\BTN_RST|Equal0~6_combout )) # (!\BTN_RST|Equal0~7_combout )))

	.dataa(\BTN_RST|Equal0~7_combout ),
	.datab(\BTN_RST|Equal0~6_combout ),
	.datac(\BTN_RST|Add0~24_combout ),
	.datad(\BTN_RST|Equal0~5_combout ),
	.cin(gnd),
	.combout(\BTN_RST|temp~3_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|temp~3 .lut_mask = 16'h70F0;
defparam \BTN_RST|temp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y36_N3
dffeas \BTN_RST|temp[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|temp~3_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [13]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[13] .is_wysiwyg = "true";
defparam \BTN_RST|temp[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y35_N0
cycloneive_lcell_comb \BTN_RST|Add0~26 (
// Equation(s):
// \BTN_RST|Add0~26_combout  = (\BTN_RST|temp [12] & (!\BTN_RST|Add0~25 )) # (!\BTN_RST|temp [12] & ((\BTN_RST|Add0~25 ) # (GND)))
// \BTN_RST|Add0~27  = CARRY((!\BTN_RST|Add0~25 ) # (!\BTN_RST|temp [12]))

	.dataa(gnd),
	.datab(\BTN_RST|temp [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~25 ),
	.combout(\BTN_RST|Add0~26_combout ),
	.cout(\BTN_RST|Add0~27 ));
// synopsys translate_off
defparam \BTN_RST|Add0~26 .lut_mask = 16'h3C3F;
defparam \BTN_RST|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X96_Y35_N1
dffeas \BTN_RST|temp[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|Add0~26_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [12]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[12] .is_wysiwyg = "true";
defparam \BTN_RST|temp[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y35_N2
cycloneive_lcell_comb \BTN_RST|Add0~28 (
// Equation(s):
// \BTN_RST|Add0~28_combout  = (\BTN_RST|temp [11] & (\BTN_RST|Add0~27  $ (GND))) # (!\BTN_RST|temp [11] & (!\BTN_RST|Add0~27  & VCC))
// \BTN_RST|Add0~29  = CARRY((\BTN_RST|temp [11] & !\BTN_RST|Add0~27 ))

	.dataa(gnd),
	.datab(\BTN_RST|temp [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~27 ),
	.combout(\BTN_RST|Add0~28_combout ),
	.cout(\BTN_RST|Add0~29 ));
// synopsys translate_off
defparam \BTN_RST|Add0~28 .lut_mask = 16'hC30C;
defparam \BTN_RST|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X96_Y35_N3
dffeas \BTN_RST|temp[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|Add0~28_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [11]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[11] .is_wysiwyg = "true";
defparam \BTN_RST|temp[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y35_N26
cycloneive_lcell_comb \BTN_RST|Equal0~1 (
// Equation(s):
// \BTN_RST|Equal0~1_combout  = (!\BTN_RST|temp [11] & (!\BTN_RST|temp [14] & (!\BTN_RST|temp [12] & !\BTN_RST|temp [19])))

	.dataa(\BTN_RST|temp [11]),
	.datab(\BTN_RST|temp [14]),
	.datac(\BTN_RST|temp [12]),
	.datad(\BTN_RST|temp [19]),
	.cin(gnd),
	.combout(\BTN_RST|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|Equal0~1 .lut_mask = 16'h0001;
defparam \BTN_RST|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y35_N4
cycloneive_lcell_comb \BTN_RST|Add0~30 (
// Equation(s):
// \BTN_RST|Add0~30_combout  = (\BTN_RST|temp [10] & (!\BTN_RST|Add0~29 )) # (!\BTN_RST|temp [10] & ((\BTN_RST|Add0~29 ) # (GND)))
// \BTN_RST|Add0~31  = CARRY((!\BTN_RST|Add0~29 ) # (!\BTN_RST|temp [10]))

	.dataa(\BTN_RST|temp [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~29 ),
	.combout(\BTN_RST|Add0~30_combout ),
	.cout(\BTN_RST|Add0~31 ));
// synopsys translate_off
defparam \BTN_RST|Add0~30 .lut_mask = 16'h5A5F;
defparam \BTN_RST|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X96_Y35_N6
cycloneive_lcell_comb \BTN_RST|Add0~32 (
// Equation(s):
// \BTN_RST|Add0~32_combout  = (\BTN_RST|temp [9] & (\BTN_RST|Add0~31  $ (GND))) # (!\BTN_RST|temp [9] & (!\BTN_RST|Add0~31  & VCC))
// \BTN_RST|Add0~33  = CARRY((\BTN_RST|temp [9] & !\BTN_RST|Add0~31 ))

	.dataa(\BTN_RST|temp [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~31 ),
	.combout(\BTN_RST|Add0~32_combout ),
	.cout(\BTN_RST|Add0~33 ));
// synopsys translate_off
defparam \BTN_RST|Add0~32 .lut_mask = 16'hA50A;
defparam \BTN_RST|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X96_Y35_N7
dffeas \BTN_RST|temp[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|Add0~32_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [9]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[9] .is_wysiwyg = "true";
defparam \BTN_RST|temp[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y35_N8
cycloneive_lcell_comb \BTN_RST|Add0~34 (
// Equation(s):
// \BTN_RST|Add0~34_combout  = (\BTN_RST|temp [8] & (!\BTN_RST|Add0~33 )) # (!\BTN_RST|temp [8] & ((\BTN_RST|Add0~33 ) # (GND)))
// \BTN_RST|Add0~35  = CARRY((!\BTN_RST|Add0~33 ) # (!\BTN_RST|temp [8]))

	.dataa(gnd),
	.datab(\BTN_RST|temp [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~33 ),
	.combout(\BTN_RST|Add0~34_combout ),
	.cout(\BTN_RST|Add0~35 ));
// synopsys translate_off
defparam \BTN_RST|Add0~34 .lut_mask = 16'h3C3F;
defparam \BTN_RST|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X96_Y35_N9
dffeas \BTN_RST|temp[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|Add0~34_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [8]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[8] .is_wysiwyg = "true";
defparam \BTN_RST|temp[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y35_N10
cycloneive_lcell_comb \BTN_RST|Add0~36 (
// Equation(s):
// \BTN_RST|Add0~36_combout  = (\BTN_RST|temp [7] & (\BTN_RST|Add0~35  $ (GND))) # (!\BTN_RST|temp [7] & (!\BTN_RST|Add0~35  & VCC))
// \BTN_RST|Add0~37  = CARRY((\BTN_RST|temp [7] & !\BTN_RST|Add0~35 ))

	.dataa(\BTN_RST|temp [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~35 ),
	.combout(\BTN_RST|Add0~36_combout ),
	.cout(\BTN_RST|Add0~37 ));
// synopsys translate_off
defparam \BTN_RST|Add0~36 .lut_mask = 16'hA50A;
defparam \BTN_RST|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X96_Y35_N11
dffeas \BTN_RST|temp[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|Add0~36_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [7]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[7] .is_wysiwyg = "true";
defparam \BTN_RST|temp[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y35_N12
cycloneive_lcell_comb \BTN_RST|Add0~38 (
// Equation(s):
// \BTN_RST|Add0~38_combout  = (\BTN_RST|temp [6] & (!\BTN_RST|Add0~37 )) # (!\BTN_RST|temp [6] & ((\BTN_RST|Add0~37 ) # (GND)))
// \BTN_RST|Add0~39  = CARRY((!\BTN_RST|Add0~37 ) # (!\BTN_RST|temp [6]))

	.dataa(gnd),
	.datab(\BTN_RST|temp [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~37 ),
	.combout(\BTN_RST|Add0~38_combout ),
	.cout(\BTN_RST|Add0~39 ));
// synopsys translate_off
defparam \BTN_RST|Add0~38 .lut_mask = 16'h3C3F;
defparam \BTN_RST|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X96_Y35_N28
cycloneive_lcell_comb \BTN_RST|temp~5 (
// Equation(s):
// \BTN_RST|temp~5_combout  = (\BTN_RST|Add0~38_combout  & (((!\BTN_RST|Equal0~6_combout ) # (!\BTN_RST|Equal0~5_combout )) # (!\BTN_RST|Equal0~7_combout )))

	.dataa(\BTN_RST|Equal0~7_combout ),
	.datab(\BTN_RST|Equal0~5_combout ),
	.datac(\BTN_RST|Equal0~6_combout ),
	.datad(\BTN_RST|Add0~38_combout ),
	.cin(gnd),
	.combout(\BTN_RST|temp~5_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|temp~5 .lut_mask = 16'h7F00;
defparam \BTN_RST|temp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y35_N29
dffeas \BTN_RST|temp[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|temp~5_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [6]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[6] .is_wysiwyg = "true";
defparam \BTN_RST|temp[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y35_N14
cycloneive_lcell_comb \BTN_RST|Add0~40 (
// Equation(s):
// \BTN_RST|Add0~40_combout  = (\BTN_RST|temp [5] & (\BTN_RST|Add0~39  $ (GND))) # (!\BTN_RST|temp [5] & (!\BTN_RST|Add0~39  & VCC))
// \BTN_RST|Add0~41  = CARRY((\BTN_RST|temp [5] & !\BTN_RST|Add0~39 ))

	.dataa(gnd),
	.datab(\BTN_RST|temp [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~39 ),
	.combout(\BTN_RST|Add0~40_combout ),
	.cout(\BTN_RST|Add0~41 ));
// synopsys translate_off
defparam \BTN_RST|Add0~40 .lut_mask = 16'hC30C;
defparam \BTN_RST|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y35_N6
cycloneive_lcell_comb \BTN_RST|temp~6 (
// Equation(s):
// \BTN_RST|temp~6_combout  = (\BTN_RST|Add0~40_combout  & (((!\BTN_RST|Equal0~6_combout ) # (!\BTN_RST|Equal0~5_combout )) # (!\BTN_RST|Equal0~7_combout )))

	.dataa(\BTN_RST|Equal0~7_combout ),
	.datab(\BTN_RST|Equal0~5_combout ),
	.datac(\BTN_RST|Add0~40_combout ),
	.datad(\BTN_RST|Equal0~6_combout ),
	.cin(gnd),
	.combout(\BTN_RST|temp~6_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|temp~6 .lut_mask = 16'h70F0;
defparam \BTN_RST|temp~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y35_N7
dffeas \BTN_RST|temp[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|temp~6_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [5]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[5] .is_wysiwyg = "true";
defparam \BTN_RST|temp[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y35_N16
cycloneive_lcell_comb \BTN_RST|Add0~42 (
// Equation(s):
// \BTN_RST|Add0~42_combout  = (\BTN_RST|temp [4] & (!\BTN_RST|Add0~41 )) # (!\BTN_RST|temp [4] & ((\BTN_RST|Add0~41 ) # (GND)))
// \BTN_RST|Add0~43  = CARRY((!\BTN_RST|Add0~41 ) # (!\BTN_RST|temp [4]))

	.dataa(gnd),
	.datab(\BTN_RST|temp [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~41 ),
	.combout(\BTN_RST|Add0~42_combout ),
	.cout(\BTN_RST|Add0~43 ));
// synopsys translate_off
defparam \BTN_RST|Add0~42 .lut_mask = 16'h3C3F;
defparam \BTN_RST|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X96_Y35_N17
dffeas \BTN_RST|temp[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|Add0~42_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [4]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[4] .is_wysiwyg = "true";
defparam \BTN_RST|temp[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y35_N18
cycloneive_lcell_comb \BTN_RST|Add0~44 (
// Equation(s):
// \BTN_RST|Add0~44_combout  = (\BTN_RST|temp [3] & (\BTN_RST|Add0~43  $ (GND))) # (!\BTN_RST|temp [3] & (!\BTN_RST|Add0~43  & VCC))
// \BTN_RST|Add0~45  = CARRY((\BTN_RST|temp [3] & !\BTN_RST|Add0~43 ))

	.dataa(gnd),
	.datab(\BTN_RST|temp [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~43 ),
	.combout(\BTN_RST|Add0~44_combout ),
	.cout(\BTN_RST|Add0~45 ));
// synopsys translate_off
defparam \BTN_RST|Add0~44 .lut_mask = 16'hC30C;
defparam \BTN_RST|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X96_Y35_N19
dffeas \BTN_RST|temp[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|Add0~44_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [3]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[3] .is_wysiwyg = "true";
defparam \BTN_RST|temp[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y35_N8
cycloneive_lcell_comb \BTN_RST|Equal0~2 (
// Equation(s):
// \BTN_RST|Equal0~2_combout  = (!\BTN_RST|temp [3] & (!\BTN_RST|temp [8] & (!\BTN_RST|temp [7] & !\BTN_RST|temp [4])))

	.dataa(\BTN_RST|temp [3]),
	.datab(\BTN_RST|temp [8]),
	.datac(\BTN_RST|temp [7]),
	.datad(\BTN_RST|temp [4]),
	.cin(gnd),
	.combout(\BTN_RST|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|Equal0~2 .lut_mask = 16'h0001;
defparam \BTN_RST|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y36_N8
cycloneive_lcell_comb \BTN_RST|Equal0~0 (
// Equation(s):
// \BTN_RST|Equal0~0_combout  = (!\BTN_RST|temp [24] & (!\BTN_RST|temp [22] & (!\BTN_RST|temp [23] & !\BTN_RST|temp [25])))

	.dataa(\BTN_RST|temp [24]),
	.datab(\BTN_RST|temp [22]),
	.datac(\BTN_RST|temp [23]),
	.datad(\BTN_RST|temp [25]),
	.cin(gnd),
	.combout(\BTN_RST|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|Equal0~0 .lut_mask = 16'h0001;
defparam \BTN_RST|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y35_N20
cycloneive_lcell_comb \BTN_RST|Add0~46 (
// Equation(s):
// \BTN_RST|Add0~46_combout  = (\BTN_RST|temp [2] & (!\BTN_RST|Add0~45 )) # (!\BTN_RST|temp [2] & ((\BTN_RST|Add0~45 ) # (GND)))
// \BTN_RST|Add0~47  = CARRY((!\BTN_RST|Add0~45 ) # (!\BTN_RST|temp [2]))

	.dataa(\BTN_RST|temp [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~45 ),
	.combout(\BTN_RST|Add0~46_combout ),
	.cout(\BTN_RST|Add0~47 ));
// synopsys translate_off
defparam \BTN_RST|Add0~46 .lut_mask = 16'h5A5F;
defparam \BTN_RST|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X96_Y35_N22
cycloneive_lcell_comb \BTN_RST|Add0~48 (
// Equation(s):
// \BTN_RST|Add0~48_combout  = (\BTN_RST|temp [1] & (\BTN_RST|Add0~47  $ (GND))) # (!\BTN_RST|temp [1] & (!\BTN_RST|Add0~47  & VCC))
// \BTN_RST|Add0~49  = CARRY((\BTN_RST|temp [1] & !\BTN_RST|Add0~47 ))

	.dataa(\BTN_RST|temp [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~47 ),
	.combout(\BTN_RST|Add0~48_combout ),
	.cout(\BTN_RST|Add0~49 ));
// synopsys translate_off
defparam \BTN_RST|Add0~48 .lut_mask = 16'hA50A;
defparam \BTN_RST|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X96_Y35_N23
dffeas \BTN_RST|temp[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|Add0~48_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[1] .is_wysiwyg = "true";
defparam \BTN_RST|temp[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y35_N24
cycloneive_lcell_comb \BTN_RST|Add0~50 (
// Equation(s):
// \BTN_RST|Add0~50_combout  = \BTN_RST|Add0~49  $ (\BTN_RST|temp [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BTN_RST|temp [0]),
	.cin(\BTN_RST|Add0~49 ),
	.combout(\BTN_RST|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|Add0~50 .lut_mask = 16'h0FF0;
defparam \BTN_RST|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X96_Y35_N25
dffeas \BTN_RST|temp[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|Add0~50_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[0] .is_wysiwyg = "true";
defparam \BTN_RST|temp[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y35_N18
cycloneive_lcell_comb \BTN_RST|Equal0~3 (
// Equation(s):
// \BTN_RST|Equal0~3_combout  = (!\BTN_RST|temp [9] & (!\BTN_RST|temp [21] & (!\BTN_RST|temp [17] & !\BTN_RST|temp [20])))

	.dataa(\BTN_RST|temp [9]),
	.datab(\BTN_RST|temp [21]),
	.datac(\BTN_RST|temp [17]),
	.datad(\BTN_RST|temp [20]),
	.cin(gnd),
	.combout(\BTN_RST|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|Equal0~3 .lut_mask = 16'h0001;
defparam \BTN_RST|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y35_N24
cycloneive_lcell_comb \BTN_RST|Equal0~4 (
// Equation(s):
// \BTN_RST|Equal0~4_combout  = (!\BTN_RST|temp [0] & (!\BTN_RST|temp [1] & \BTN_RST|Equal0~3_combout ))

	.dataa(\BTN_RST|temp [0]),
	.datab(\BTN_RST|temp [1]),
	.datac(gnd),
	.datad(\BTN_RST|Equal0~3_combout ),
	.cin(gnd),
	.combout(\BTN_RST|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|Equal0~4 .lut_mask = 16'h1100;
defparam \BTN_RST|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y35_N30
cycloneive_lcell_comb \BTN_RST|Equal0~5 (
// Equation(s):
// \BTN_RST|Equal0~5_combout  = (\BTN_RST|Equal0~1_combout  & (\BTN_RST|Equal0~2_combout  & (\BTN_RST|Equal0~0_combout  & \BTN_RST|Equal0~4_combout )))

	.dataa(\BTN_RST|Equal0~1_combout ),
	.datab(\BTN_RST|Equal0~2_combout ),
	.datac(\BTN_RST|Equal0~0_combout ),
	.datad(\BTN_RST|Equal0~4_combout ),
	.cin(gnd),
	.combout(\BTN_RST|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|Equal0~5 .lut_mask = 16'h8000;
defparam \BTN_RST|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y35_N30
cycloneive_lcell_comb \BTN_RST|temp~7 (
// Equation(s):
// \BTN_RST|temp~7_combout  = (\BTN_RST|Add0~46_combout  & (((!\BTN_RST|Equal0~6_combout ) # (!\BTN_RST|Equal0~5_combout )) # (!\BTN_RST|Equal0~7_combout )))

	.dataa(\BTN_RST|Equal0~7_combout ),
	.datab(\BTN_RST|Equal0~5_combout ),
	.datac(\BTN_RST|Equal0~6_combout ),
	.datad(\BTN_RST|Add0~46_combout ),
	.cin(gnd),
	.combout(\BTN_RST|temp~7_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|temp~7 .lut_mask = 16'h7F00;
defparam \BTN_RST|temp~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y35_N31
dffeas \BTN_RST|temp[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|temp~7_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[2] .is_wysiwyg = "true";
defparam \BTN_RST|temp[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y35_N10
cycloneive_lcell_comb \BTN_RST|Equal0~7 (
// Equation(s):
// \BTN_RST|Equal0~7_combout  = (\BTN_RST|temp [10] & (\BTN_RST|temp [2] & (\BTN_RST|temp [6] & \BTN_RST|temp [5])))

	.dataa(\BTN_RST|temp [10]),
	.datab(\BTN_RST|temp [2]),
	.datac(\BTN_RST|temp [6]),
	.datad(\BTN_RST|temp [5]),
	.cin(gnd),
	.combout(\BTN_RST|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|Equal0~7 .lut_mask = 16'h8000;
defparam \BTN_RST|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y35_N26
cycloneive_lcell_comb \BTN_RST|temp~4 (
// Equation(s):
// \BTN_RST|temp~4_combout  = (\BTN_RST|Add0~30_combout  & (((!\BTN_RST|Equal0~5_combout ) # (!\BTN_RST|Equal0~6_combout )) # (!\BTN_RST|Equal0~7_combout )))

	.dataa(\BTN_RST|Equal0~7_combout ),
	.datab(\BTN_RST|Equal0~6_combout ),
	.datac(\BTN_RST|Add0~30_combout ),
	.datad(\BTN_RST|Equal0~5_combout ),
	.cin(gnd),
	.combout(\BTN_RST|temp~4_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|temp~4 .lut_mask = 16'h70F0;
defparam \BTN_RST|temp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y35_N27
dffeas \BTN_RST|temp[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|temp~4_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [10]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[10] .is_wysiwyg = "true";
defparam \BTN_RST|temp[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y35_N20
cycloneive_lcell_comb \BTN_RST|Equal1~1 (
// Equation(s):
// \BTN_RST|Equal1~1_combout  = (!\BTN_RST|temp [10] & (!\BTN_RST|temp [2] & (!\BTN_RST|temp [6] & !\BTN_RST|temp [5])))

	.dataa(\BTN_RST|temp [10]),
	.datab(\BTN_RST|temp [2]),
	.datac(\BTN_RST|temp [6]),
	.datad(\BTN_RST|temp [5]),
	.cin(gnd),
	.combout(\BTN_RST|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|Equal1~1 .lut_mask = 16'h0001;
defparam \BTN_RST|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y35_N28
cycloneive_lcell_comb \BTN_RST|Equal1~0 (
// Equation(s):
// \BTN_RST|Equal1~0_combout  = (!\BTN_RST|temp [13] & (!\BTN_RST|temp [18] & (!\BTN_RST|temp [16] & !\BTN_RST|temp [15])))

	.dataa(\BTN_RST|temp [13]),
	.datab(\BTN_RST|temp [18]),
	.datac(\BTN_RST|temp [16]),
	.datad(\BTN_RST|temp [15]),
	.cin(gnd),
	.combout(\BTN_RST|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|Equal1~0 .lut_mask = 16'h0001;
defparam \BTN_RST|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y35_N6
cycloneive_lcell_comb \BTN_RST|output~0 (
// Equation(s):
// \BTN_RST|output~0_combout  = (\BTN_RST|output [0] & (!\BTN_RST|temp [0] & !\BTN_RST|temp [1]))

	.dataa(\BTN_RST|output [0]),
	.datab(\BTN_RST|temp [0]),
	.datac(gnd),
	.datad(\BTN_RST|temp [1]),
	.cin(gnd),
	.combout(\BTN_RST|output~0_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|output~0 .lut_mask = 16'h0022;
defparam \BTN_RST|output~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y35_N22
cycloneive_lcell_comb \BTN_RST|Equal0~9 (
// Equation(s):
// \BTN_RST|Equal0~9_combout  = (!\BTN_RST|temp [9] & (!\BTN_RST|temp [11] & (!\BTN_RST|temp [12] & !\BTN_RST|temp [14])))

	.dataa(\BTN_RST|temp [9]),
	.datab(\BTN_RST|temp [11]),
	.datac(\BTN_RST|temp [12]),
	.datad(\BTN_RST|temp [14]),
	.cin(gnd),
	.combout(\BTN_RST|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|Equal0~9 .lut_mask = 16'h0001;
defparam \BTN_RST|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y35_N16
cycloneive_lcell_comb \BTN_RST|Equal0~8 (
// Equation(s):
// \BTN_RST|Equal0~8_combout  = (!\BTN_RST|temp [20] & (!\BTN_RST|temp [21] & (!\BTN_RST|temp [17] & !\BTN_RST|temp [19])))

	.dataa(\BTN_RST|temp [20]),
	.datab(\BTN_RST|temp [21]),
	.datac(\BTN_RST|temp [17]),
	.datad(\BTN_RST|temp [19]),
	.cin(gnd),
	.combout(\BTN_RST|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|Equal0~8 .lut_mask = 16'h0001;
defparam \BTN_RST|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y35_N4
cycloneive_lcell_comb \BTN_RST|Equal0~10 (
// Equation(s):
// \BTN_RST|Equal0~10_combout  = (\BTN_RST|Equal0~9_combout  & (\BTN_RST|Equal0~2_combout  & (\BTN_RST|Equal0~0_combout  & \BTN_RST|Equal0~8_combout )))

	.dataa(\BTN_RST|Equal0~9_combout ),
	.datab(\BTN_RST|Equal0~2_combout ),
	.datac(\BTN_RST|Equal0~0_combout ),
	.datad(\BTN_RST|Equal0~8_combout ),
	.cin(gnd),
	.combout(\BTN_RST|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|Equal0~10 .lut_mask = 16'h8000;
defparam \BTN_RST|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y35_N2
cycloneive_lcell_comb \BTN_RST|output~1 (
// Equation(s):
// \BTN_RST|output~1_combout  = (\BTN_RST|Equal0~6_combout  & (\BTN_RST|output~0_combout  & (\BTN_RST|Equal0~10_combout  & \BTN_RST|Equal0~7_combout )))

	.dataa(\BTN_RST|Equal0~6_combout ),
	.datab(\BTN_RST|output~0_combout ),
	.datac(\BTN_RST|Equal0~10_combout ),
	.datad(\BTN_RST|Equal0~7_combout ),
	.cin(gnd),
	.combout(\BTN_RST|output~1_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|output~1 .lut_mask = 16'h8000;
defparam \BTN_RST|output~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y35_N10
cycloneive_lcell_comb \BTN_RST|output~2 (
// Equation(s):
// \BTN_RST|output~2_combout  = (\BTN_RST|output~1_combout ) # ((\BTN_RST|Equal1~1_combout  & (\BTN_RST|Equal1~0_combout  & \BTN_RST|Equal0~5_combout )))

	.dataa(\BTN_RST|Equal1~1_combout ),
	.datab(\BTN_RST|Equal1~0_combout ),
	.datac(\BTN_RST|Equal0~5_combout ),
	.datad(\BTN_RST|output~1_combout ),
	.cin(gnd),
	.combout(\BTN_RST|output~2_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|output~2 .lut_mask = 16'hFF80;
defparam \BTN_RST|output~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y35_N11
dffeas \BTN_RST|output[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|output~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|output [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|output[0] .is_wysiwyg = "true";
defparam \BTN_RST|output[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y35_N0
cycloneive_lcell_comb \UC|Controle[9]~3 (
// Equation(s):
// \UC|Controle[9]~3_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a27  & (\UC|Controle[9]~0_combout  & !\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a28 ))

	.dataa(gnd),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a27 ),
	.datac(\UC|Controle[9]~0_combout ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\UC|Controle[9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UC|Controle[9]~3 .lut_mask = 16'h00C0;
defparam \UC|Controle[9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y35_N3
dffeas \FD|PC|DOUT[6] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|PC|DOUT[6]~4_combout ),
	.asdata(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a4 ),
	.clrn(!\BTN_RST|output [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|Controle[9]~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[6] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y38_N23
dffeas \FD|Registrador_pipeline2|DOUT[13] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a3 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[13] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y38_N11
dffeas \FD|Registrador_pipeline3|DOUT[75] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline3|DOUT[75]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [75]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[75] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[75] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y35_N12
cycloneive_lcell_comb \FD|PC|DOUT[5]~5 (
// Equation(s):
// \FD|PC|DOUT[5]~5_combout  = (\FD|AndBEQ~combout  & (\FD|Registrador_pipeline3|DOUT [75])) # (!\FD|AndBEQ~combout  & ((\FD|add4toPC|X[5]~6_combout )))

	.dataa(\FD|Registrador_pipeline3|DOUT [75]),
	.datab(\FD|AndBEQ~combout ),
	.datac(gnd),
	.datad(\FD|add4toPC|X[5]~6_combout ),
	.cin(gnd),
	.combout(\FD|PC|DOUT[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \FD|PC|DOUT[5]~5 .lut_mask = 16'hBB88;
defparam \FD|PC|DOUT[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y35_N13
dffeas \FD|PC|DOUT[5] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|PC|DOUT[5]~5_combout ),
	.asdata(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a3 ),
	.clrn(!\BTN_RST|output [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|Controle[9]~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[5] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y38_N11
dffeas \FD|Registrador_pipeline2|DOUT[12] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a2 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[12] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y38_N9
dffeas \FD|Registrador_pipeline3|DOUT[74] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline3|DOUT[74]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [74]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[74] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[74] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y35_N28
cycloneive_lcell_comb \FD|PC|DOUT[4]~2 (
// Equation(s):
// \FD|PC|DOUT[4]~2_combout  = (\FD|AndBEQ~combout  & (\FD|Registrador_pipeline3|DOUT [74])) # (!\FD|AndBEQ~combout  & ((\FD|add4toPC|X[4]~4_combout )))

	.dataa(\FD|Registrador_pipeline3|DOUT [74]),
	.datab(\FD|AndBEQ~combout ),
	.datac(gnd),
	.datad(\FD|add4toPC|X[4]~4_combout ),
	.cin(gnd),
	.combout(\FD|PC|DOUT[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FD|PC|DOUT[4]~2 .lut_mask = 16'hBB88;
defparam \FD|PC|DOUT[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y35_N29
dffeas \FD|PC|DOUT[4] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|PC|DOUT[4]~2_combout ),
	.asdata(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a2 ),
	.clrn(!\BTN_RST|output [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|Controle[9]~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[4] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y38_N13
dffeas \FD|Registrador_pipeline2|DOUT[11] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a1 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[11] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y38_N7
dffeas \FD|Registrador_pipeline3|DOUT[73] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline3|DOUT[73]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [73]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[73] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[73] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y35_N4
cycloneive_lcell_comb \FD|PC|DOUT[3]~0 (
// Equation(s):
// \FD|PC|DOUT[3]~0_combout  = (\FD|AndBEQ~combout  & (\FD|Registrador_pipeline3|DOUT [73])) # (!\FD|AndBEQ~combout  & ((\FD|add4toPC|X[3]~2_combout )))

	.dataa(\FD|Registrador_pipeline3|DOUT [73]),
	.datab(\FD|AndBEQ~combout ),
	.datac(gnd),
	.datad(\FD|add4toPC|X[3]~2_combout ),
	.cin(gnd),
	.combout(\FD|PC|DOUT[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|PC|DOUT[3]~0 .lut_mask = 16'hBB88;
defparam \FD|PC|DOUT[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y35_N5
dffeas \FD|PC|DOUT[3] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|PC|DOUT[3]~0_combout ),
	.asdata(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a1 ),
	.clrn(!\BTN_RST|output [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|Controle[9]~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[3] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N28
cycloneive_lcell_comb \FD|Registrador_pipeline2|DOUT[41]~feeder (
// Equation(s):
// \FD|Registrador_pipeline2|DOUT[41]~feeder_combout  = \FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline2|DOUT[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[41]~feeder .lut_mask = 16'hFF00;
defparam \FD|Registrador_pipeline2|DOUT[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y35_N29
dffeas \FD|Registrador_pipeline2|DOUT[41] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline2|DOUT[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline2|DOUT [41]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline2|DOUT[41] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline2|DOUT[41] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y38_N5
dffeas \FD|Registrador_pipeline3|DOUT[72] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline3|DOUT[72]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [72]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[72] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[72] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y35_N30
cycloneive_lcell_comb \FD|PC|DOUT[2]~1 (
// Equation(s):
// \FD|PC|DOUT[2]~1_combout  = (\FD|AndBEQ~combout  & (\FD|Registrador_pipeline3|DOUT [72])) # (!\FD|AndBEQ~combout  & ((\FD|add4toPC|X[2]~0_combout )))

	.dataa(\FD|Registrador_pipeline3|DOUT [72]),
	.datab(\FD|add4toPC|X[2]~0_combout ),
	.datac(gnd),
	.datad(\FD|AndBEQ~combout ),
	.cin(gnd),
	.combout(\FD|PC|DOUT[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|PC|DOUT[2]~1 .lut_mask = 16'hAACC;
defparam \FD|PC|DOUT[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y35_N31
dffeas \FD|PC|DOUT[2] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|PC|DOUT[2]~1_combout ),
	.asdata(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.clrn(!\BTN_RST|output [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|Controle[9]~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[2] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N30
cycloneive_lcell_comb \UC|Equal2~0 (
// Equation(s):
// \UC|Equal2~0_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a31  & (\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a29  & \UC|Equal1~0_combout ))

	.dataa(gnd),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a31 ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a29 ),
	.datad(\UC|Equal1~0_combout ),
	.cin(gnd),
	.combout(\UC|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|Equal2~0 .lut_mask = 16'hC000;
defparam \UC|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N20
cycloneive_lcell_comb \FD|comparadorDisplay|Equal0~2 (
// Equation(s):
// \FD|comparadorDisplay|Equal0~2_combout  = (!\FD|Registrador_pipeline3|DOUT [59] & (!\FD|Registrador_pipeline3|DOUT [58] & (!\FD|Registrador_pipeline3|DOUT [57] & !\FD|Registrador_pipeline3|DOUT [60])))

	.dataa(\FD|Registrador_pipeline3|DOUT [59]),
	.datab(\FD|Registrador_pipeline3|DOUT [58]),
	.datac(\FD|Registrador_pipeline3|DOUT [57]),
	.datad(\FD|Registrador_pipeline3|DOUT [60]),
	.cin(gnd),
	.combout(\FD|comparadorDisplay|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \FD|comparadorDisplay|Equal0~2 .lut_mask = 16'h0001;
defparam \FD|comparadorDisplay|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N28
cycloneive_lcell_comb \FD|comparadorDisplay|Equal0~3 (
// Equation(s):
// \FD|comparadorDisplay|Equal0~3_combout  = (!\FD|Registrador_pipeline3|DOUT [53] & (!\FD|Registrador_pipeline3|DOUT [56] & (!\FD|Registrador_pipeline3|DOUT [55] & !\FD|Registrador_pipeline3|DOUT [54])))

	.dataa(\FD|Registrador_pipeline3|DOUT [53]),
	.datab(\FD|Registrador_pipeline3|DOUT [56]),
	.datac(\FD|Registrador_pipeline3|DOUT [55]),
	.datad(\FD|Registrador_pipeline3|DOUT [54]),
	.cin(gnd),
	.combout(\FD|comparadorDisplay|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \FD|comparadorDisplay|Equal0~3 .lut_mask = 16'h0001;
defparam \FD|comparadorDisplay|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N20
cycloneive_lcell_comb \FD|comparadorDisplay|Equal0~0 (
// Equation(s):
// \FD|comparadorDisplay|Equal0~0_combout  = (!\FD|Registrador_pipeline3|DOUT [67] & (!\FD|Registrador_pipeline3|DOUT [66] & (!\FD|Registrador_pipeline3|DOUT [68] & !\FD|Registrador_pipeline3|DOUT [65])))

	.dataa(\FD|Registrador_pipeline3|DOUT [67]),
	.datab(\FD|Registrador_pipeline3|DOUT [66]),
	.datac(\FD|Registrador_pipeline3|DOUT [68]),
	.datad(\FD|Registrador_pipeline3|DOUT [65]),
	.cin(gnd),
	.combout(\FD|comparadorDisplay|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|comparadorDisplay|Equal0~0 .lut_mask = 16'h0001;
defparam \FD|comparadorDisplay|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N12
cycloneive_lcell_comb \FD|comparadorDisplay|Equal0~1 (
// Equation(s):
// \FD|comparadorDisplay|Equal0~1_combout  = (!\FD|Registrador_pipeline3|DOUT [62] & (!\FD|Registrador_pipeline3|DOUT [64] & (!\FD|Registrador_pipeline3|DOUT [61] & !\FD|Registrador_pipeline3|DOUT [63])))

	.dataa(\FD|Registrador_pipeline3|DOUT [62]),
	.datab(\FD|Registrador_pipeline3|DOUT [64]),
	.datac(\FD|Registrador_pipeline3|DOUT [61]),
	.datad(\FD|Registrador_pipeline3|DOUT [63]),
	.cin(gnd),
	.combout(\FD|comparadorDisplay|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|comparadorDisplay|Equal0~1 .lut_mask = 16'h0001;
defparam \FD|comparadorDisplay|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N26
cycloneive_lcell_comb \FD|comparadorDisplay|Equal0~4 (
// Equation(s):
// \FD|comparadorDisplay|Equal0~4_combout  = (\FD|comparadorDisplay|Equal0~2_combout  & (\FD|comparadorDisplay|Equal0~3_combout  & (\FD|comparadorDisplay|Equal0~0_combout  & \FD|comparadorDisplay|Equal0~1_combout )))

	.dataa(\FD|comparadorDisplay|Equal0~2_combout ),
	.datab(\FD|comparadorDisplay|Equal0~3_combout ),
	.datac(\FD|comparadorDisplay|Equal0~0_combout ),
	.datad(\FD|comparadorDisplay|Equal0~1_combout ),
	.cin(gnd),
	.combout(\FD|comparadorDisplay|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \FD|comparadorDisplay|Equal0~4 .lut_mask = 16'h8000;
defparam \FD|comparadorDisplay|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N18
cycloneive_lcell_comb \FD|comparadorDisplay|Equal0~5 (
// Equation(s):
// \FD|comparadorDisplay|Equal0~5_combout  = (!\FD|Registrador_pipeline3|DOUT [49] & (!\FD|Registrador_pipeline3|DOUT [51] & (!\FD|Registrador_pipeline3|DOUT [50] & !\FD|Registrador_pipeline3|DOUT [52])))

	.dataa(\FD|Registrador_pipeline3|DOUT [49]),
	.datab(\FD|Registrador_pipeline3|DOUT [51]),
	.datac(\FD|Registrador_pipeline3|DOUT [50]),
	.datad(\FD|Registrador_pipeline3|DOUT [52]),
	.cin(gnd),
	.combout(\FD|comparadorDisplay|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \FD|comparadorDisplay|Equal0~5 .lut_mask = 16'h0001;
defparam \FD|comparadorDisplay|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N28
cycloneive_lcell_comb \FD|comparadorDisplay|Equal0~6 (
// Equation(s):
// \FD|comparadorDisplay|Equal0~6_combout  = (!\FD|Registrador_pipeline3|DOUT [46] & (!\FD|Registrador_pipeline3|DOUT [47] & (!\FD|Registrador_pipeline3|DOUT [48] & !\FD|Registrador_pipeline3|DOUT [45])))

	.dataa(\FD|Registrador_pipeline3|DOUT [46]),
	.datab(\FD|Registrador_pipeline3|DOUT [47]),
	.datac(\FD|Registrador_pipeline3|DOUT [48]),
	.datad(\FD|Registrador_pipeline3|DOUT [45]),
	.cin(gnd),
	.combout(\FD|comparadorDisplay|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \FD|comparadorDisplay|Equal0~6 .lut_mask = 16'h0001;
defparam \FD|comparadorDisplay|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N28
cycloneive_lcell_comb \FD|comparadorDisplay|Equal0~8 (
// Equation(s):
// \FD|comparadorDisplay|Equal0~8_combout  = (!\FD|Registrador_pipeline3|DOUT [39] & (!\FD|Registrador_pipeline3|DOUT [38] & (!\FD|Registrador_pipeline3|DOUT [40] & !\FD|Registrador_pipeline3|DOUT [37])))

	.dataa(\FD|Registrador_pipeline3|DOUT [39]),
	.datab(\FD|Registrador_pipeline3|DOUT [38]),
	.datac(\FD|Registrador_pipeline3|DOUT [40]),
	.datad(\FD|Registrador_pipeline3|DOUT [37]),
	.cin(gnd),
	.combout(\FD|comparadorDisplay|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \FD|comparadorDisplay|Equal0~8 .lut_mask = 16'h0001;
defparam \FD|comparadorDisplay|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N24
cycloneive_lcell_comb \FD|comparadorDisplay|Equal0~7 (
// Equation(s):
// \FD|comparadorDisplay|Equal0~7_combout  = (\FD|Registrador_pipeline3|DOUT [41] & (!\FD|Registrador_pipeline3|DOUT [43] & (!\FD|Registrador_pipeline3|DOUT [42] & !\FD|Registrador_pipeline3|DOUT [44])))

	.dataa(\FD|Registrador_pipeline3|DOUT [41]),
	.datab(\FD|Registrador_pipeline3|DOUT [43]),
	.datac(\FD|Registrador_pipeline3|DOUT [42]),
	.datad(\FD|Registrador_pipeline3|DOUT [44]),
	.cin(gnd),
	.combout(\FD|comparadorDisplay|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \FD|comparadorDisplay|Equal0~7 .lut_mask = 16'h0002;
defparam \FD|comparadorDisplay|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N24
cycloneive_lcell_comb \FD|comparadorDisplay|Equal0~9 (
// Equation(s):
// \FD|comparadorDisplay|Equal0~9_combout  = (\FD|comparadorDisplay|Equal0~8_combout  & \FD|comparadorDisplay|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|comparadorDisplay|Equal0~8_combout ),
	.datad(\FD|comparadorDisplay|Equal0~7_combout ),
	.cin(gnd),
	.combout(\FD|comparadorDisplay|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \FD|comparadorDisplay|Equal0~9 .lut_mask = 16'hF000;
defparam \FD|comparadorDisplay|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N24
cycloneive_lcell_comb \FD|comparadorDisplay|Equal0~10 (
// Equation(s):
// \FD|comparadorDisplay|Equal0~10_combout  = (\FD|comparadorDisplay|Equal0~4_combout  & (\FD|comparadorDisplay|Equal0~5_combout  & (\FD|comparadorDisplay|Equal0~6_combout  & \FD|comparadorDisplay|Equal0~9_combout )))

	.dataa(\FD|comparadorDisplay|Equal0~4_combout ),
	.datab(\FD|comparadorDisplay|Equal0~5_combout ),
	.datac(\FD|comparadorDisplay|Equal0~6_combout ),
	.datad(\FD|comparadorDisplay|Equal0~9_combout ),
	.cin(gnd),
	.combout(\FD|comparadorDisplay|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \FD|comparadorDisplay|Equal0~10 .lut_mask = 16'h8000;
defparam \FD|comparadorDisplay|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N4
cycloneive_lcell_comb \registradosDisplay|DOUT[0]~feeder (
// Equation(s):
// \registradosDisplay|DOUT[0]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline3|DOUT [5]),
	.cin(gnd),
	.combout(\registradosDisplay|DOUT[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registradosDisplay|DOUT[0]~feeder .lut_mask = 16'hFF00;
defparam \registradosDisplay|DOUT[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y45_N5
dffeas \registradosDisplay|DOUT[0] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\registradosDisplay|DOUT[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|comparadorDisplay|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[0] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y45_N3
dffeas \registradosDisplay|DOUT[2] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline3|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|comparadorDisplay|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[2] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y45_N7
dffeas \registradosDisplay|DOUT[3] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline3|DOUT [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|comparadorDisplay|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[3] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N16
cycloneive_lcell_comb \registradosDisplay|DOUT[1]~feeder (
// Equation(s):
// \registradosDisplay|DOUT[1]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline3|DOUT [6]),
	.cin(gnd),
	.combout(\registradosDisplay|DOUT[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registradosDisplay|DOUT[1]~feeder .lut_mask = 16'hFF00;
defparam \registradosDisplay|DOUT[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y45_N17
dffeas \registradosDisplay|DOUT[1] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\registradosDisplay|DOUT[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|comparadorDisplay|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[1] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N6
cycloneive_lcell_comb \display0|rascSaida7seg[0]~0 (
// Equation(s):
// \display0|rascSaida7seg[0]~0_combout  = (\registradosDisplay|DOUT [2] & (!\registradosDisplay|DOUT [1] & (\registradosDisplay|DOUT [0] $ (!\registradosDisplay|DOUT [3])))) # (!\registradosDisplay|DOUT [2] & (\registradosDisplay|DOUT [0] & 
// (\registradosDisplay|DOUT [3] $ (!\registradosDisplay|DOUT [1]))))

	.dataa(\registradosDisplay|DOUT [0]),
	.datab(\registradosDisplay|DOUT [2]),
	.datac(\registradosDisplay|DOUT [3]),
	.datad(\registradosDisplay|DOUT [1]),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[0]~0 .lut_mask = 16'h2086;
defparam \display0|rascSaida7seg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N12
cycloneive_lcell_comb \display0|rascSaida7seg[0]~1 (
// Equation(s):
// \display0|rascSaida7seg[0]~1_combout  = (\display0|rascSaida7seg[0]~0_combout ) # (\BTN_RST|output [0])

	.dataa(gnd),
	.datab(\display0|rascSaida7seg[0]~0_combout ),
	.datac(gnd),
	.datad(\BTN_RST|output [0]),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[0]~1 .lut_mask = 16'hFFCC;
defparam \display0|rascSaida7seg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N26
cycloneive_lcell_comb \display0|rascSaida7seg[1]~2 (
// Equation(s):
// \display0|rascSaida7seg[1]~2_combout  = (\registradosDisplay|DOUT [3] & ((\registradosDisplay|DOUT [0] & ((\registradosDisplay|DOUT [1]))) # (!\registradosDisplay|DOUT [0] & (\registradosDisplay|DOUT [2])))) # (!\registradosDisplay|DOUT [3] & 
// (\registradosDisplay|DOUT [2] & (\registradosDisplay|DOUT [0] $ (\registradosDisplay|DOUT [1]))))

	.dataa(\registradosDisplay|DOUT [3]),
	.datab(\registradosDisplay|DOUT [2]),
	.datac(\registradosDisplay|DOUT [0]),
	.datad(\registradosDisplay|DOUT [1]),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[1]~2 .lut_mask = 16'hAC48;
defparam \display0|rascSaida7seg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N0
cycloneive_lcell_comb \display0|rascSaida7seg[1]~3 (
// Equation(s):
// \display0|rascSaida7seg[1]~3_combout  = (\display0|rascSaida7seg[1]~2_combout ) # (\BTN_RST|output [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\display0|rascSaida7seg[1]~2_combout ),
	.datad(\BTN_RST|output [0]),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[1]~3 .lut_mask = 16'hFFF0;
defparam \display0|rascSaida7seg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N18
cycloneive_lcell_comb \display0|rascSaida7seg[2]~4 (
// Equation(s):
// \display0|rascSaida7seg[2]~4_combout  = (\registradosDisplay|DOUT [2] & (\registradosDisplay|DOUT [0] & !\registradosDisplay|DOUT [1])) # (!\registradosDisplay|DOUT [2] & (!\registradosDisplay|DOUT [0] & \registradosDisplay|DOUT [1]))

	.dataa(gnd),
	.datab(\registradosDisplay|DOUT [2]),
	.datac(\registradosDisplay|DOUT [0]),
	.datad(\registradosDisplay|DOUT [1]),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[2]~4 .lut_mask = 16'h03C0;
defparam \display0|rascSaida7seg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N20
cycloneive_lcell_comb \display0|rascSaida7seg[2]~5 (
// Equation(s):
// \display0|rascSaida7seg[2]~5_combout  = (\BTN_RST|output [0]) # ((\registradosDisplay|DOUT [2] & (!\display0|rascSaida7seg[2]~4_combout  & \registradosDisplay|DOUT [3])) # (!\registradosDisplay|DOUT [2] & (\display0|rascSaida7seg[2]~4_combout  & 
// !\registradosDisplay|DOUT [3])))

	.dataa(\BTN_RST|output [0]),
	.datab(\registradosDisplay|DOUT [2]),
	.datac(\display0|rascSaida7seg[2]~4_combout ),
	.datad(\registradosDisplay|DOUT [3]),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[2]~5 .lut_mask = 16'hAEBA;
defparam \display0|rascSaida7seg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N14
cycloneive_lcell_comb \display0|rascSaida7seg[3]~6 (
// Equation(s):
// \display0|rascSaida7seg[3]~6_combout  = (\registradosDisplay|DOUT [1] & ((\registradosDisplay|DOUT [2] & ((\registradosDisplay|DOUT [0]))) # (!\registradosDisplay|DOUT [2] & (\registradosDisplay|DOUT [3] & !\registradosDisplay|DOUT [0])))) # 
// (!\registradosDisplay|DOUT [1] & (!\registradosDisplay|DOUT [3] & (\registradosDisplay|DOUT [2] $ (\registradosDisplay|DOUT [0]))))

	.dataa(\registradosDisplay|DOUT [3]),
	.datab(\registradosDisplay|DOUT [2]),
	.datac(\registradosDisplay|DOUT [0]),
	.datad(\registradosDisplay|DOUT [1]),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[3]~6 .lut_mask = 16'hC214;
defparam \display0|rascSaida7seg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N28
cycloneive_lcell_comb \display0|rascSaida7seg[3]~7 (
// Equation(s):
// \display0|rascSaida7seg[3]~7_combout  = (\display0|rascSaida7seg[3]~6_combout ) # (\BTN_RST|output [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\display0|rascSaida7seg[3]~6_combout ),
	.datad(\BTN_RST|output [0]),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[3]~7 .lut_mask = 16'hFFF0;
defparam \display0|rascSaida7seg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N22
cycloneive_lcell_comb \display0|rascSaida7seg[4]~8 (
// Equation(s):
// \display0|rascSaida7seg[4]~8_combout  = (\registradosDisplay|DOUT [1] & (!\registradosDisplay|DOUT [3] & ((\registradosDisplay|DOUT [0])))) # (!\registradosDisplay|DOUT [1] & ((\registradosDisplay|DOUT [2] & (!\registradosDisplay|DOUT [3])) # 
// (!\registradosDisplay|DOUT [2] & ((\registradosDisplay|DOUT [0])))))

	.dataa(\registradosDisplay|DOUT [3]),
	.datab(\registradosDisplay|DOUT [2]),
	.datac(\registradosDisplay|DOUT [0]),
	.datad(\registradosDisplay|DOUT [1]),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[4]~8 .lut_mask = 16'h5074;
defparam \display0|rascSaida7seg[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N8
cycloneive_lcell_comb \display0|rascSaida7seg[4]~9 (
// Equation(s):
// \display0|rascSaida7seg[4]~9_combout  = (\display0|rascSaida7seg[4]~8_combout ) # (\BTN_RST|output [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\display0|rascSaida7seg[4]~8_combout ),
	.datad(\BTN_RST|output [0]),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[4]~9 .lut_mask = 16'hFFF0;
defparam \display0|rascSaida7seg[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N30
cycloneive_lcell_comb \display0|rascSaida7seg[5]~10 (
// Equation(s):
// \display0|rascSaida7seg[5]~10_combout  = (\registradosDisplay|DOUT [2] & (\registradosDisplay|DOUT [0] & (\registradosDisplay|DOUT [3] $ (\registradosDisplay|DOUT [1])))) # (!\registradosDisplay|DOUT [2] & (!\registradosDisplay|DOUT [3] & 
// ((\registradosDisplay|DOUT [0]) # (\registradosDisplay|DOUT [1]))))

	.dataa(\registradosDisplay|DOUT [3]),
	.datab(\registradosDisplay|DOUT [2]),
	.datac(\registradosDisplay|DOUT [0]),
	.datad(\registradosDisplay|DOUT [1]),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[5]~10 .lut_mask = 16'h5190;
defparam \display0|rascSaida7seg[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N24
cycloneive_lcell_comb \display0|rascSaida7seg[5]~11 (
// Equation(s):
// \display0|rascSaida7seg[5]~11_combout  = (\display0|rascSaida7seg[5]~10_combout ) # (\BTN_RST|output [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\display0|rascSaida7seg[5]~10_combout ),
	.datad(\BTN_RST|output [0]),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[5]~11 .lut_mask = 16'hFFF0;
defparam \display0|rascSaida7seg[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N2
cycloneive_lcell_comb \display0|rascSaida7seg[6]~12 (
// Equation(s):
// \display0|rascSaida7seg[6]~12_combout  = (\registradosDisplay|DOUT [0] & ((\registradosDisplay|DOUT [3]) # (\registradosDisplay|DOUT [2] $ (\registradosDisplay|DOUT [1])))) # (!\registradosDisplay|DOUT [0] & ((\registradosDisplay|DOUT [1]) # 
// (\registradosDisplay|DOUT [3] $ (\registradosDisplay|DOUT [2]))))

	.dataa(\registradosDisplay|DOUT [3]),
	.datab(\registradosDisplay|DOUT [0]),
	.datac(\registradosDisplay|DOUT [2]),
	.datad(\registradosDisplay|DOUT [1]),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[6]~12 .lut_mask = 16'hBFDA;
defparam \display0|rascSaida7seg[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N10
cycloneive_lcell_comb \display0|rascSaida7seg[6]~13 (
// Equation(s):
// \display0|rascSaida7seg[6]~13_combout  = (\BTN_RST|output [0]) # (!\display0|rascSaida7seg[6]~12_combout )

	.dataa(gnd),
	.datab(\display0|rascSaida7seg[6]~12_combout ),
	.datac(gnd),
	.datad(\BTN_RST|output [0]),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[6]~13 .lut_mask = 16'hFF33;
defparam \display0|rascSaida7seg[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y37_N7
dffeas \registradosDisplay|DOUT[6] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline3|DOUT [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|comparadorDisplay|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[6] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N0
cycloneive_lcell_comb \registradosDisplay|DOUT[4]~feeder (
// Equation(s):
// \registradosDisplay|DOUT[4]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline3|DOUT [9]),
	.cin(gnd),
	.combout(\registradosDisplay|DOUT[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registradosDisplay|DOUT[4]~feeder .lut_mask = 16'hFF00;
defparam \registradosDisplay|DOUT[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y37_N1
dffeas \registradosDisplay|DOUT[4] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\registradosDisplay|DOUT[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|comparadorDisplay|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[4] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N8
cycloneive_lcell_comb \registradosDisplay|DOUT[5]~feeder (
// Equation(s):
// \registradosDisplay|DOUT[5]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline3|DOUT [10]),
	.cin(gnd),
	.combout(\registradosDisplay|DOUT[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registradosDisplay|DOUT[5]~feeder .lut_mask = 16'hFF00;
defparam \registradosDisplay|DOUT[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y30_N9
dffeas \registradosDisplay|DOUT[5] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\registradosDisplay|DOUT[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|comparadorDisplay|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[5] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N18
cycloneive_lcell_comb \registradosDisplay|DOUT[7]~feeder (
// Equation(s):
// \registradosDisplay|DOUT[7]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline3|DOUT [12]),
	.cin(gnd),
	.combout(\registradosDisplay|DOUT[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registradosDisplay|DOUT[7]~feeder .lut_mask = 16'hFF00;
defparam \registradosDisplay|DOUT[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y30_N19
dffeas \registradosDisplay|DOUT[7] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\registradosDisplay|DOUT[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|comparadorDisplay|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[7] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N20
cycloneive_lcell_comb \display1|rascSaida7seg[0]~0 (
// Equation(s):
// \display1|rascSaida7seg[0]~0_combout  = (\registradosDisplay|DOUT [6] & (!\registradosDisplay|DOUT [5] & (\registradosDisplay|DOUT [4] $ (!\registradosDisplay|DOUT [7])))) # (!\registradosDisplay|DOUT [6] & (\registradosDisplay|DOUT [4] & 
// (\registradosDisplay|DOUT [5] $ (!\registradosDisplay|DOUT [7]))))

	.dataa(\registradosDisplay|DOUT [6]),
	.datab(\registradosDisplay|DOUT [4]),
	.datac(\registradosDisplay|DOUT [5]),
	.datad(\registradosDisplay|DOUT [7]),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[0]~0 .lut_mask = 16'h4806;
defparam \display1|rascSaida7seg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N14
cycloneive_lcell_comb \display1|rascSaida7seg[0]~1 (
// Equation(s):
// \display1|rascSaida7seg[0]~1_combout  = (\BTN_RST|output [0]) # (\display1|rascSaida7seg[0]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN_RST|output [0]),
	.datad(\display1|rascSaida7seg[0]~0_combout ),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[0]~1 .lut_mask = 16'hFFF0;
defparam \display1|rascSaida7seg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N16
cycloneive_lcell_comb \display1|rascSaida7seg[1]~2 (
// Equation(s):
// \display1|rascSaida7seg[1]~2_combout  = (\registradosDisplay|DOUT [5] & ((\registradosDisplay|DOUT [4] & ((\registradosDisplay|DOUT [7]))) # (!\registradosDisplay|DOUT [4] & (\registradosDisplay|DOUT [6])))) # (!\registradosDisplay|DOUT [5] & 
// (\registradosDisplay|DOUT [6] & (\registradosDisplay|DOUT [4] $ (\registradosDisplay|DOUT [7]))))

	.dataa(\registradosDisplay|DOUT [6]),
	.datab(\registradosDisplay|DOUT [4]),
	.datac(\registradosDisplay|DOUT [5]),
	.datad(\registradosDisplay|DOUT [7]),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[1]~2 .lut_mask = 16'hE228;
defparam \display1|rascSaida7seg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N2
cycloneive_lcell_comb \display1|rascSaida7seg[1]~3 (
// Equation(s):
// \display1|rascSaida7seg[1]~3_combout  = (\BTN_RST|output [0]) # (\display1|rascSaida7seg[1]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN_RST|output [0]),
	.datad(\display1|rascSaida7seg[1]~2_combout ),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[1]~3 .lut_mask = 16'hFFF0;
defparam \display1|rascSaida7seg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N0
cycloneive_lcell_comb \display1|rascSaida7seg[2]~4 (
// Equation(s):
// \display1|rascSaida7seg[2]~4_combout  = (\registradosDisplay|DOUT [6] & (!\registradosDisplay|DOUT [5] & \registradosDisplay|DOUT [4])) # (!\registradosDisplay|DOUT [6] & (\registradosDisplay|DOUT [5] & !\registradosDisplay|DOUT [4]))

	.dataa(\registradosDisplay|DOUT [6]),
	.datab(\registradosDisplay|DOUT [5]),
	.datac(\registradosDisplay|DOUT [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[2]~4 .lut_mask = 16'h2424;
defparam \display1|rascSaida7seg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N30
cycloneive_lcell_comb \display1|rascSaida7seg[2]~5 (
// Equation(s):
// \display1|rascSaida7seg[2]~5_combout  = (\BTN_RST|output [0]) # ((\registradosDisplay|DOUT [6] & (!\display1|rascSaida7seg[2]~4_combout  & \registradosDisplay|DOUT [7])) # (!\registradosDisplay|DOUT [6] & (\display1|rascSaida7seg[2]~4_combout  & 
// !\registradosDisplay|DOUT [7])))

	.dataa(\registradosDisplay|DOUT [6]),
	.datab(\display1|rascSaida7seg[2]~4_combout ),
	.datac(\BTN_RST|output [0]),
	.datad(\registradosDisplay|DOUT [7]),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[2]~5 .lut_mask = 16'hF2F4;
defparam \display1|rascSaida7seg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N28
cycloneive_lcell_comb \display1|rascSaida7seg[3]~6 (
// Equation(s):
// \display1|rascSaida7seg[3]~6_combout  = (\registradosDisplay|DOUT [5] & ((\registradosDisplay|DOUT [6] & (\registradosDisplay|DOUT [4])) # (!\registradosDisplay|DOUT [6] & (!\registradosDisplay|DOUT [4] & \registradosDisplay|DOUT [7])))) # 
// (!\registradosDisplay|DOUT [5] & (!\registradosDisplay|DOUT [7] & (\registradosDisplay|DOUT [6] $ (\registradosDisplay|DOUT [4]))))

	.dataa(\registradosDisplay|DOUT [6]),
	.datab(\registradosDisplay|DOUT [4]),
	.datac(\registradosDisplay|DOUT [5]),
	.datad(\registradosDisplay|DOUT [7]),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[3]~6 .lut_mask = 16'h9086;
defparam \display1|rascSaida7seg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N10
cycloneive_lcell_comb \display1|rascSaida7seg[3]~7 (
// Equation(s):
// \display1|rascSaida7seg[3]~7_combout  = (\BTN_RST|output [0]) # (\display1|rascSaida7seg[3]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN_RST|output [0]),
	.datad(\display1|rascSaida7seg[3]~6_combout ),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[3]~7 .lut_mask = 16'hFFF0;
defparam \display1|rascSaida7seg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N4
cycloneive_lcell_comb \display1|rascSaida7seg[4]~8 (
// Equation(s):
// \display1|rascSaida7seg[4]~8_combout  = (\registradosDisplay|DOUT [5] & (((\registradosDisplay|DOUT [4] & !\registradosDisplay|DOUT [7])))) # (!\registradosDisplay|DOUT [5] & ((\registradosDisplay|DOUT [6] & ((!\registradosDisplay|DOUT [7]))) # 
// (!\registradosDisplay|DOUT [6] & (\registradosDisplay|DOUT [4]))))

	.dataa(\registradosDisplay|DOUT [6]),
	.datab(\registradosDisplay|DOUT [4]),
	.datac(\registradosDisplay|DOUT [5]),
	.datad(\registradosDisplay|DOUT [7]),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[4]~8 .lut_mask = 16'h04CE;
defparam \display1|rascSaida7seg[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N22
cycloneive_lcell_comb \display1|rascSaida7seg[4]~9 (
// Equation(s):
// \display1|rascSaida7seg[4]~9_combout  = (\display1|rascSaida7seg[4]~8_combout ) # (\BTN_RST|output [0])

	.dataa(gnd),
	.datab(\display1|rascSaida7seg[4]~8_combout ),
	.datac(\BTN_RST|output [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[4]~9 .lut_mask = 16'hFCFC;
defparam \display1|rascSaida7seg[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N24
cycloneive_lcell_comb \display1|rascSaida7seg[5]~10 (
// Equation(s):
// \display1|rascSaida7seg[5]~10_combout  = (\registradosDisplay|DOUT [6] & (\registradosDisplay|DOUT [4] & (\registradosDisplay|DOUT [5] $ (\registradosDisplay|DOUT [7])))) # (!\registradosDisplay|DOUT [6] & (!\registradosDisplay|DOUT [7] & 
// ((\registradosDisplay|DOUT [4]) # (\registradosDisplay|DOUT [5]))))

	.dataa(\registradosDisplay|DOUT [6]),
	.datab(\registradosDisplay|DOUT [4]),
	.datac(\registradosDisplay|DOUT [5]),
	.datad(\registradosDisplay|DOUT [7]),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[5]~10 .lut_mask = 16'h08D4;
defparam \display1|rascSaida7seg[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N26
cycloneive_lcell_comb \display1|rascSaida7seg[5]~11 (
// Equation(s):
// \display1|rascSaida7seg[5]~11_combout  = (\BTN_RST|output [0]) # (\display1|rascSaida7seg[5]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN_RST|output [0]),
	.datad(\display1|rascSaida7seg[5]~10_combout ),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[5]~11 .lut_mask = 16'hFFF0;
defparam \display1|rascSaida7seg[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N12
cycloneive_lcell_comb \display1|rascSaida7seg[6]~12 (
// Equation(s):
// \display1|rascSaida7seg[6]~12_combout  = (\registradosDisplay|DOUT [4] & ((\registradosDisplay|DOUT [7]) # (\registradosDisplay|DOUT [6] $ (\registradosDisplay|DOUT [5])))) # (!\registradosDisplay|DOUT [4] & ((\registradosDisplay|DOUT [5]) # 
// (\registradosDisplay|DOUT [6] $ (\registradosDisplay|DOUT [7]))))

	.dataa(\registradosDisplay|DOUT [6]),
	.datab(\registradosDisplay|DOUT [4]),
	.datac(\registradosDisplay|DOUT [5]),
	.datad(\registradosDisplay|DOUT [7]),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[6]~12 .lut_mask = 16'hFD7A;
defparam \display1|rascSaida7seg[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N6
cycloneive_lcell_comb \display1|rascSaida7seg[6]~13 (
// Equation(s):
// \display1|rascSaida7seg[6]~13_combout  = (\BTN_RST|output [0]) # (!\display1|rascSaida7seg[6]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN_RST|output [0]),
	.datad(\display1|rascSaida7seg[6]~12_combout ),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[6]~13 .lut_mask = 16'hF0FF;
defparam \display1|rascSaida7seg[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y25_N3
dffeas \registradosDisplay|DOUT[11] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline3|DOUT [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|comparadorDisplay|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[11] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y25_N5
dffeas \registradosDisplay|DOUT[10] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline3|DOUT [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|comparadorDisplay|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[10] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y25_N9
dffeas \registradosDisplay|DOUT[9] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline3|DOUT [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|comparadorDisplay|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[9] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N12
cycloneive_lcell_comb \registradosDisplay|DOUT[8]~feeder (
// Equation(s):
// \registradosDisplay|DOUT[8]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline3|DOUT [13]),
	.cin(gnd),
	.combout(\registradosDisplay|DOUT[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registradosDisplay|DOUT[8]~feeder .lut_mask = 16'hFF00;
defparam \registradosDisplay|DOUT[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y37_N13
dffeas \registradosDisplay|DOUT[8] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\registradosDisplay|DOUT[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|comparadorDisplay|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[8] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y21_N28
cycloneive_lcell_comb \display2|rascSaida7seg[0]~0 (
// Equation(s):
// \display2|rascSaida7seg[0]~0_combout  = (\registradosDisplay|DOUT [11] & (\registradosDisplay|DOUT [8] & (\registradosDisplay|DOUT [10] $ (\registradosDisplay|DOUT [9])))) # (!\registradosDisplay|DOUT [11] & (!\registradosDisplay|DOUT [9] & 
// (\registradosDisplay|DOUT [10] $ (\registradosDisplay|DOUT [8]))))

	.dataa(\registradosDisplay|DOUT [11]),
	.datab(\registradosDisplay|DOUT [10]),
	.datac(\registradosDisplay|DOUT [9]),
	.datad(\registradosDisplay|DOUT [8]),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[0]~0 .lut_mask = 16'h2904;
defparam \display2|rascSaida7seg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y21_N30
cycloneive_lcell_comb \display2|rascSaida7seg[0]~1 (
// Equation(s):
// \display2|rascSaida7seg[0]~1_combout  = (\BTN_RST|output [0]) # (\display2|rascSaida7seg[0]~0_combout )

	.dataa(gnd),
	.datab(\BTN_RST|output [0]),
	.datac(gnd),
	.datad(\display2|rascSaida7seg[0]~0_combout ),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[0]~1 .lut_mask = 16'hFFCC;
defparam \display2|rascSaida7seg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y21_N8
cycloneive_lcell_comb \display2|rascSaida7seg[1]~2 (
// Equation(s):
// \display2|rascSaida7seg[1]~2_combout  = (\registradosDisplay|DOUT [11] & ((\registradosDisplay|DOUT [8] & ((\registradosDisplay|DOUT [9]))) # (!\registradosDisplay|DOUT [8] & (\registradosDisplay|DOUT [10])))) # (!\registradosDisplay|DOUT [11] & 
// (\registradosDisplay|DOUT [10] & (\registradosDisplay|DOUT [9] $ (\registradosDisplay|DOUT [8]))))

	.dataa(\registradosDisplay|DOUT [11]),
	.datab(\registradosDisplay|DOUT [10]),
	.datac(\registradosDisplay|DOUT [9]),
	.datad(\registradosDisplay|DOUT [8]),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[1]~2 .lut_mask = 16'hA4C8;
defparam \display2|rascSaida7seg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y21_N22
cycloneive_lcell_comb \display2|rascSaida7seg[1]~3 (
// Equation(s):
// \display2|rascSaida7seg[1]~3_combout  = (\display2|rascSaida7seg[1]~2_combout ) # (\BTN_RST|output [0])

	.dataa(gnd),
	.datab(\display2|rascSaida7seg[1]~2_combout ),
	.datac(gnd),
	.datad(\BTN_RST|output [0]),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[1]~3 .lut_mask = 16'hFFCC;
defparam \display2|rascSaida7seg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y21_N20
cycloneive_lcell_comb \display2|rascSaida7seg[2]~4 (
// Equation(s):
// \display2|rascSaida7seg[2]~4_combout  = (\registradosDisplay|DOUT [10] & (!\registradosDisplay|DOUT [9] & \registradosDisplay|DOUT [8])) # (!\registradosDisplay|DOUT [10] & (\registradosDisplay|DOUT [9] & !\registradosDisplay|DOUT [8]))

	.dataa(gnd),
	.datab(\registradosDisplay|DOUT [10]),
	.datac(\registradosDisplay|DOUT [9]),
	.datad(\registradosDisplay|DOUT [8]),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[2]~4 .lut_mask = 16'h0C30;
defparam \display2|rascSaida7seg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y21_N6
cycloneive_lcell_comb \display2|rascSaida7seg[2]~5 (
// Equation(s):
// \display2|rascSaida7seg[2]~5_combout  = (\BTN_RST|output [0]) # ((\display2|rascSaida7seg[2]~4_combout  & (!\registradosDisplay|DOUT [10] & !\registradosDisplay|DOUT [11])) # (!\display2|rascSaida7seg[2]~4_combout  & (\registradosDisplay|DOUT [10] & 
// \registradosDisplay|DOUT [11])))

	.dataa(\display2|rascSaida7seg[2]~4_combout ),
	.datab(\registradosDisplay|DOUT [10]),
	.datac(\registradosDisplay|DOUT [11]),
	.datad(\BTN_RST|output [0]),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[2]~5 .lut_mask = 16'hFF42;
defparam \display2|rascSaida7seg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y21_N4
cycloneive_lcell_comb \display2|rascSaida7seg[3]~6 (
// Equation(s):
// \display2|rascSaida7seg[3]~6_combout  = (\registradosDisplay|DOUT [9] & ((\registradosDisplay|DOUT [10] & ((\registradosDisplay|DOUT [8]))) # (!\registradosDisplay|DOUT [10] & (\registradosDisplay|DOUT [11] & !\registradosDisplay|DOUT [8])))) # 
// (!\registradosDisplay|DOUT [9] & (!\registradosDisplay|DOUT [11] & (\registradosDisplay|DOUT [10] $ (\registradosDisplay|DOUT [8]))))

	.dataa(\registradosDisplay|DOUT [11]),
	.datab(\registradosDisplay|DOUT [10]),
	.datac(\registradosDisplay|DOUT [9]),
	.datad(\registradosDisplay|DOUT [8]),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[3]~6 .lut_mask = 16'hC124;
defparam \display2|rascSaida7seg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y21_N18
cycloneive_lcell_comb \display2|rascSaida7seg[3]~7 (
// Equation(s):
// \display2|rascSaida7seg[3]~7_combout  = (\display2|rascSaida7seg[3]~6_combout ) # (\BTN_RST|output [0])

	.dataa(gnd),
	.datab(\display2|rascSaida7seg[3]~6_combout ),
	.datac(gnd),
	.datad(\BTN_RST|output [0]),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[3]~7 .lut_mask = 16'hFFCC;
defparam \display2|rascSaida7seg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y21_N16
cycloneive_lcell_comb \display2|rascSaida7seg[4]~8 (
// Equation(s):
// \display2|rascSaida7seg[4]~8_combout  = (\registradosDisplay|DOUT [9] & (!\registradosDisplay|DOUT [11] & ((\registradosDisplay|DOUT [8])))) # (!\registradosDisplay|DOUT [9] & ((\registradosDisplay|DOUT [10] & (!\registradosDisplay|DOUT [11])) # 
// (!\registradosDisplay|DOUT [10] & ((\registradosDisplay|DOUT [8])))))

	.dataa(\registradosDisplay|DOUT [11]),
	.datab(\registradosDisplay|DOUT [10]),
	.datac(\registradosDisplay|DOUT [9]),
	.datad(\registradosDisplay|DOUT [8]),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[4]~8 .lut_mask = 16'h5704;
defparam \display2|rascSaida7seg[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y21_N10
cycloneive_lcell_comb \display2|rascSaida7seg[4]~9 (
// Equation(s):
// \display2|rascSaida7seg[4]~9_combout  = (\BTN_RST|output [0]) # (\display2|rascSaida7seg[4]~8_combout )

	.dataa(gnd),
	.datab(\BTN_RST|output [0]),
	.datac(gnd),
	.datad(\display2|rascSaida7seg[4]~8_combout ),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[4]~9 .lut_mask = 16'hFFCC;
defparam \display2|rascSaida7seg[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y21_N12
cycloneive_lcell_comb \display2|rascSaida7seg[5]~10 (
// Equation(s):
// \display2|rascSaida7seg[5]~10_combout  = (\registradosDisplay|DOUT [10] & (\registradosDisplay|DOUT [8] & (\registradosDisplay|DOUT [11] $ (\registradosDisplay|DOUT [9])))) # (!\registradosDisplay|DOUT [10] & (!\registradosDisplay|DOUT [11] & 
// ((\registradosDisplay|DOUT [9]) # (\registradosDisplay|DOUT [8]))))

	.dataa(\registradosDisplay|DOUT [11]),
	.datab(\registradosDisplay|DOUT [10]),
	.datac(\registradosDisplay|DOUT [9]),
	.datad(\registradosDisplay|DOUT [8]),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[5]~10 .lut_mask = 16'h5910;
defparam \display2|rascSaida7seg[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y21_N14
cycloneive_lcell_comb \display2|rascSaida7seg[5]~11 (
// Equation(s):
// \display2|rascSaida7seg[5]~11_combout  = (\BTN_RST|output [0]) # (\display2|rascSaida7seg[5]~10_combout )

	.dataa(gnd),
	.datab(\BTN_RST|output [0]),
	.datac(gnd),
	.datad(\display2|rascSaida7seg[5]~10_combout ),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[5]~11 .lut_mask = 16'hFFCC;
defparam \display2|rascSaida7seg[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y21_N24
cycloneive_lcell_comb \display2|rascSaida7seg[6]~12 (
// Equation(s):
// \display2|rascSaida7seg[6]~12_combout  = (\registradosDisplay|DOUT [8] & ((\registradosDisplay|DOUT [11]) # (\registradosDisplay|DOUT [10] $ (\registradosDisplay|DOUT [9])))) # (!\registradosDisplay|DOUT [8] & ((\registradosDisplay|DOUT [9]) # 
// (\registradosDisplay|DOUT [11] $ (\registradosDisplay|DOUT [10]))))

	.dataa(\registradosDisplay|DOUT [11]),
	.datab(\registradosDisplay|DOUT [10]),
	.datac(\registradosDisplay|DOUT [9]),
	.datad(\registradosDisplay|DOUT [8]),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[6]~12 .lut_mask = 16'hBEF6;
defparam \display2|rascSaida7seg[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y21_N26
cycloneive_lcell_comb \display2|rascSaida7seg[6]~13 (
// Equation(s):
// \display2|rascSaida7seg[6]~13_combout  = (\BTN_RST|output [0]) # (!\display2|rascSaida7seg[6]~12_combout )

	.dataa(gnd),
	.datab(\BTN_RST|output [0]),
	.datac(gnd),
	.datad(\display2|rascSaida7seg[6]~12_combout ),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[6]~13 .lut_mask = 16'hCCFF;
defparam \display2|rascSaida7seg[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y25_N13
dffeas \registradosDisplay|DOUT[14] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline3|DOUT [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|comparadorDisplay|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[14] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y25_N16
cycloneive_lcell_comb \registradosDisplay|DOUT[15]~feeder (
// Equation(s):
// \registradosDisplay|DOUT[15]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline3|DOUT [20]),
	.cin(gnd),
	.combout(\registradosDisplay|DOUT[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registradosDisplay|DOUT[15]~feeder .lut_mask = 16'hFF00;
defparam \registradosDisplay|DOUT[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y25_N17
dffeas \registradosDisplay|DOUT[15] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\registradosDisplay|DOUT[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|comparadorDisplay|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[15] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y25_N14
cycloneive_lcell_comb \registradosDisplay|DOUT[13]~feeder (
// Equation(s):
// \registradosDisplay|DOUT[13]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline3|DOUT [18]),
	.cin(gnd),
	.combout(\registradosDisplay|DOUT[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registradosDisplay|DOUT[13]~feeder .lut_mask = 16'hFF00;
defparam \registradosDisplay|DOUT[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y25_N15
dffeas \registradosDisplay|DOUT[13] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\registradosDisplay|DOUT[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|comparadorDisplay|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[13] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y25_N7
dffeas \registradosDisplay|DOUT[12] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline3|DOUT [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|comparadorDisplay|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[12] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y25_N18
cycloneive_lcell_comb \display3|rascSaida7seg[0]~0 (
// Equation(s):
// \display3|rascSaida7seg[0]~0_combout  = (\registradosDisplay|DOUT [14] & (!\registradosDisplay|DOUT [13] & (\registradosDisplay|DOUT [15] $ (!\registradosDisplay|DOUT [12])))) # (!\registradosDisplay|DOUT [14] & (\registradosDisplay|DOUT [12] & 
// (\registradosDisplay|DOUT [15] $ (!\registradosDisplay|DOUT [13]))))

	.dataa(\registradosDisplay|DOUT [14]),
	.datab(\registradosDisplay|DOUT [15]),
	.datac(\registradosDisplay|DOUT [13]),
	.datad(\registradosDisplay|DOUT [12]),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[0]~0 .lut_mask = 16'h4902;
defparam \display3|rascSaida7seg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y25_N24
cycloneive_lcell_comb \display3|rascSaida7seg[0]~1 (
// Equation(s):
// \display3|rascSaida7seg[0]~1_combout  = (\BTN_RST|output [0]) # (\display3|rascSaida7seg[0]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN_RST|output [0]),
	.datad(\display3|rascSaida7seg[0]~0_combout ),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[0]~1 .lut_mask = 16'hFFF0;
defparam \display3|rascSaida7seg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y25_N10
cycloneive_lcell_comb \display3|rascSaida7seg[1]~2 (
// Equation(s):
// \display3|rascSaida7seg[1]~2_combout  = (\registradosDisplay|DOUT [15] & ((\registradosDisplay|DOUT [12] & ((\registradosDisplay|DOUT [13]))) # (!\registradosDisplay|DOUT [12] & (\registradosDisplay|DOUT [14])))) # (!\registradosDisplay|DOUT [15] & 
// (\registradosDisplay|DOUT [14] & (\registradosDisplay|DOUT [13] $ (\registradosDisplay|DOUT [12]))))

	.dataa(\registradosDisplay|DOUT [14]),
	.datab(\registradosDisplay|DOUT [15]),
	.datac(\registradosDisplay|DOUT [13]),
	.datad(\registradosDisplay|DOUT [12]),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[1]~2 .lut_mask = 16'hC2A8;
defparam \display3|rascSaida7seg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y25_N0
cycloneive_lcell_comb \display3|rascSaida7seg[1]~3 (
// Equation(s):
// \display3|rascSaida7seg[1]~3_combout  = (\BTN_RST|output [0]) # (\display3|rascSaida7seg[1]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN_RST|output [0]),
	.datad(\display3|rascSaida7seg[1]~2_combout ),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[1]~3 .lut_mask = 16'hFFF0;
defparam \display3|rascSaida7seg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y25_N2
cycloneive_lcell_comb \display3|rascSaida7seg[2]~4 (
// Equation(s):
// \display3|rascSaida7seg[2]~4_combout  = (\registradosDisplay|DOUT [14] & (!\registradosDisplay|DOUT [13] & \registradosDisplay|DOUT [12])) # (!\registradosDisplay|DOUT [14] & (\registradosDisplay|DOUT [13] & !\registradosDisplay|DOUT [12]))

	.dataa(\registradosDisplay|DOUT [14]),
	.datab(\registradosDisplay|DOUT [13]),
	.datac(gnd),
	.datad(\registradosDisplay|DOUT [12]),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[2]~4 .lut_mask = 16'h2244;
defparam \display3|rascSaida7seg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y25_N26
cycloneive_lcell_comb \display3|rascSaida7seg[2]~5 (
// Equation(s):
// \display3|rascSaida7seg[2]~5_combout  = (\BTN_RST|output [0]) # ((\registradosDisplay|DOUT [15] & (!\display3|rascSaida7seg[2]~4_combout  & \registradosDisplay|DOUT [14])) # (!\registradosDisplay|DOUT [15] & (\display3|rascSaida7seg[2]~4_combout  & 
// !\registradosDisplay|DOUT [14])))

	.dataa(\BTN_RST|output [0]),
	.datab(\registradosDisplay|DOUT [15]),
	.datac(\display3|rascSaida7seg[2]~4_combout ),
	.datad(\registradosDisplay|DOUT [14]),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[2]~5 .lut_mask = 16'hAEBA;
defparam \display3|rascSaida7seg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y25_N28
cycloneive_lcell_comb \display3|rascSaida7seg[3]~6 (
// Equation(s):
// \display3|rascSaida7seg[3]~6_combout  = (\registradosDisplay|DOUT [13] & ((\registradosDisplay|DOUT [14] & ((\registradosDisplay|DOUT [12]))) # (!\registradosDisplay|DOUT [14] & (\registradosDisplay|DOUT [15] & !\registradosDisplay|DOUT [12])))) # 
// (!\registradosDisplay|DOUT [13] & (!\registradosDisplay|DOUT [15] & (\registradosDisplay|DOUT [14] $ (\registradosDisplay|DOUT [12]))))

	.dataa(\registradosDisplay|DOUT [14]),
	.datab(\registradosDisplay|DOUT [15]),
	.datac(\registradosDisplay|DOUT [13]),
	.datad(\registradosDisplay|DOUT [12]),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[3]~6 .lut_mask = 16'hA142;
defparam \display3|rascSaida7seg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y25_N30
cycloneive_lcell_comb \display3|rascSaida7seg[3]~7 (
// Equation(s):
// \display3|rascSaida7seg[3]~7_combout  = (\BTN_RST|output [0]) # (\display3|rascSaida7seg[3]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN_RST|output [0]),
	.datad(\display3|rascSaida7seg[3]~6_combout ),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[3]~7 .lut_mask = 16'hFFF0;
defparam \display3|rascSaida7seg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y25_N20
cycloneive_lcell_comb \display3|rascSaida7seg[4]~8 (
// Equation(s):
// \display3|rascSaida7seg[4]~8_combout  = (\registradosDisplay|DOUT [13] & (((!\registradosDisplay|DOUT [15] & \registradosDisplay|DOUT [12])))) # (!\registradosDisplay|DOUT [13] & ((\registradosDisplay|DOUT [14] & (!\registradosDisplay|DOUT [15])) # 
// (!\registradosDisplay|DOUT [14] & ((\registradosDisplay|DOUT [12])))))

	.dataa(\registradosDisplay|DOUT [14]),
	.datab(\registradosDisplay|DOUT [15]),
	.datac(\registradosDisplay|DOUT [13]),
	.datad(\registradosDisplay|DOUT [12]),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[4]~8 .lut_mask = 16'h3702;
defparam \display3|rascSaida7seg[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y25_N22
cycloneive_lcell_comb \display3|rascSaida7seg[4]~9 (
// Equation(s):
// \display3|rascSaida7seg[4]~9_combout  = (\display3|rascSaida7seg[4]~8_combout ) # (\BTN_RST|output [0])

	.dataa(gnd),
	.datab(\display3|rascSaida7seg[4]~8_combout ),
	.datac(\BTN_RST|output [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[4]~9 .lut_mask = 16'hFCFC;
defparam \display3|rascSaida7seg[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y25_N6
cycloneive_lcell_comb \display3|rascSaida7seg[5]~10 (
// Equation(s):
// \display3|rascSaida7seg[5]~10_combout  = (\registradosDisplay|DOUT [14] & (\registradosDisplay|DOUT [12] & (\registradosDisplay|DOUT [13] $ (\registradosDisplay|DOUT [15])))) # (!\registradosDisplay|DOUT [14] & (!\registradosDisplay|DOUT [15] & 
// ((\registradosDisplay|DOUT [13]) # (\registradosDisplay|DOUT [12]))))

	.dataa(\registradosDisplay|DOUT [14]),
	.datab(\registradosDisplay|DOUT [13]),
	.datac(\registradosDisplay|DOUT [12]),
	.datad(\registradosDisplay|DOUT [15]),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[5]~10 .lut_mask = 16'h20D4;
defparam \display3|rascSaida7seg[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y25_N8
cycloneive_lcell_comb \display3|rascSaida7seg[5]~11 (
// Equation(s):
// \display3|rascSaida7seg[5]~11_combout  = (\display3|rascSaida7seg[5]~10_combout ) # (\BTN_RST|output [0])

	.dataa(gnd),
	.datab(\display3|rascSaida7seg[5]~10_combout ),
	.datac(gnd),
	.datad(\BTN_RST|output [0]),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[5]~11 .lut_mask = 16'hFFCC;
defparam \display3|rascSaida7seg[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y25_N12
cycloneive_lcell_comb \display3|rascSaida7seg[6]~12 (
// Equation(s):
// \display3|rascSaida7seg[6]~12_combout  = (\registradosDisplay|DOUT [12] & ((\registradosDisplay|DOUT [15]) # (\registradosDisplay|DOUT [13] $ (\registradosDisplay|DOUT [14])))) # (!\registradosDisplay|DOUT [12] & ((\registradosDisplay|DOUT [13]) # 
// (\registradosDisplay|DOUT [14] $ (\registradosDisplay|DOUT [15]))))

	.dataa(\registradosDisplay|DOUT [12]),
	.datab(\registradosDisplay|DOUT [13]),
	.datac(\registradosDisplay|DOUT [14]),
	.datad(\registradosDisplay|DOUT [15]),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[6]~12 .lut_mask = 16'hEF7C;
defparam \display3|rascSaida7seg[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y25_N4
cycloneive_lcell_comb \display3|rascSaida7seg[6]~13 (
// Equation(s):
// \display3|rascSaida7seg[6]~13_combout  = (\BTN_RST|output [0]) # (!\display3|rascSaida7seg[6]~12_combout )

	.dataa(gnd),
	.datab(\display3|rascSaida7seg[6]~12_combout ),
	.datac(gnd),
	.datad(\BTN_RST|output [0]),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[6]~13 .lut_mask = 16'hFF33;
defparam \display3|rascSaida7seg[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y4_N11
dffeas \registradosDisplay|DOUT[18] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline3|DOUT [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|comparadorDisplay|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[18] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N1
dffeas \registradosDisplay|DOUT[17] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline3|DOUT [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|comparadorDisplay|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[17] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N14
cycloneive_lcell_comb \registradosDisplay|DOUT[19]~feeder (
// Equation(s):
// \registradosDisplay|DOUT[19]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline3|DOUT [24]),
	.cin(gnd),
	.combout(\registradosDisplay|DOUT[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registradosDisplay|DOUT[19]~feeder .lut_mask = 16'hFF00;
defparam \registradosDisplay|DOUT[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y4_N15
dffeas \registradosDisplay|DOUT[19] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\registradosDisplay|DOUT[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|comparadorDisplay|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[19] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N13
dffeas \registradosDisplay|DOUT[16] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline3|DOUT [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|comparadorDisplay|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[16] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N16
cycloneive_lcell_comb \display4|rascSaida7seg[0]~0 (
// Equation(s):
// \display4|rascSaida7seg[0]~0_combout  = (\registradosDisplay|DOUT [18] & (!\registradosDisplay|DOUT [17] & (\registradosDisplay|DOUT [19] $ (!\registradosDisplay|DOUT [16])))) # (!\registradosDisplay|DOUT [18] & (\registradosDisplay|DOUT [16] & 
// (\registradosDisplay|DOUT [17] $ (!\registradosDisplay|DOUT [19]))))

	.dataa(\registradosDisplay|DOUT [18]),
	.datab(\registradosDisplay|DOUT [17]),
	.datac(\registradosDisplay|DOUT [19]),
	.datad(\registradosDisplay|DOUT [16]),
	.cin(gnd),
	.combout(\display4|rascSaida7seg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \display4|rascSaida7seg[0]~0 .lut_mask = 16'h6102;
defparam \display4|rascSaida7seg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N30
cycloneive_lcell_comb \display4|rascSaida7seg[0]~1 (
// Equation(s):
// \display4|rascSaida7seg[0]~1_combout  = (\BTN_RST|output [0]) # (\display4|rascSaida7seg[0]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN_RST|output [0]),
	.datad(\display4|rascSaida7seg[0]~0_combout ),
	.cin(gnd),
	.combout(\display4|rascSaida7seg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \display4|rascSaida7seg[0]~1 .lut_mask = 16'hFFF0;
defparam \display4|rascSaida7seg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N8
cycloneive_lcell_comb \display4|rascSaida7seg[1]~2 (
// Equation(s):
// \display4|rascSaida7seg[1]~2_combout  = (\registradosDisplay|DOUT [17] & ((\registradosDisplay|DOUT [16] & ((\registradosDisplay|DOUT [19]))) # (!\registradosDisplay|DOUT [16] & (\registradosDisplay|DOUT [18])))) # (!\registradosDisplay|DOUT [17] & 
// (\registradosDisplay|DOUT [18] & (\registradosDisplay|DOUT [19] $ (\registradosDisplay|DOUT [16]))))

	.dataa(\registradosDisplay|DOUT [18]),
	.datab(\registradosDisplay|DOUT [17]),
	.datac(\registradosDisplay|DOUT [19]),
	.datad(\registradosDisplay|DOUT [16]),
	.cin(gnd),
	.combout(\display4|rascSaida7seg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \display4|rascSaida7seg[1]~2 .lut_mask = 16'hC2A8;
defparam \display4|rascSaida7seg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N2
cycloneive_lcell_comb \display4|rascSaida7seg[1]~3 (
// Equation(s):
// \display4|rascSaida7seg[1]~3_combout  = (\display4|rascSaida7seg[1]~2_combout ) # (\BTN_RST|output [0])

	.dataa(gnd),
	.datab(\display4|rascSaida7seg[1]~2_combout ),
	.datac(\BTN_RST|output [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\display4|rascSaida7seg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \display4|rascSaida7seg[1]~3 .lut_mask = 16'hFCFC;
defparam \display4|rascSaida7seg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N20
cycloneive_lcell_comb \display4|rascSaida7seg[2]~4 (
// Equation(s):
// \display4|rascSaida7seg[2]~4_combout  = (\registradosDisplay|DOUT [18] & (!\registradosDisplay|DOUT [17] & \registradosDisplay|DOUT [16])) # (!\registradosDisplay|DOUT [18] & (\registradosDisplay|DOUT [17] & !\registradosDisplay|DOUT [16]))

	.dataa(\registradosDisplay|DOUT [18]),
	.datab(\registradosDisplay|DOUT [17]),
	.datac(gnd),
	.datad(\registradosDisplay|DOUT [16]),
	.cin(gnd),
	.combout(\display4|rascSaida7seg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \display4|rascSaida7seg[2]~4 .lut_mask = 16'h2244;
defparam \display4|rascSaida7seg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N22
cycloneive_lcell_comb \display4|rascSaida7seg[2]~5 (
// Equation(s):
// \display4|rascSaida7seg[2]~5_combout  = (\BTN_RST|output [0]) # ((\registradosDisplay|DOUT [19] & (!\display4|rascSaida7seg[2]~4_combout  & \registradosDisplay|DOUT [18])) # (!\registradosDisplay|DOUT [19] & (\display4|rascSaida7seg[2]~4_combout  & 
// !\registradosDisplay|DOUT [18])))

	.dataa(\BTN_RST|output [0]),
	.datab(\registradosDisplay|DOUT [19]),
	.datac(\display4|rascSaida7seg[2]~4_combout ),
	.datad(\registradosDisplay|DOUT [18]),
	.cin(gnd),
	.combout(\display4|rascSaida7seg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \display4|rascSaida7seg[2]~5 .lut_mask = 16'hAEBA;
defparam \display4|rascSaida7seg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N4
cycloneive_lcell_comb \display4|rascSaida7seg[3]~6 (
// Equation(s):
// \display4|rascSaida7seg[3]~6_combout  = (\registradosDisplay|DOUT [17] & ((\registradosDisplay|DOUT [18] & ((\registradosDisplay|DOUT [16]))) # (!\registradosDisplay|DOUT [18] & (\registradosDisplay|DOUT [19] & !\registradosDisplay|DOUT [16])))) # 
// (!\registradosDisplay|DOUT [17] & (!\registradosDisplay|DOUT [19] & (\registradosDisplay|DOUT [18] $ (\registradosDisplay|DOUT [16]))))

	.dataa(\registradosDisplay|DOUT [18]),
	.datab(\registradosDisplay|DOUT [17]),
	.datac(\registradosDisplay|DOUT [19]),
	.datad(\registradosDisplay|DOUT [16]),
	.cin(gnd),
	.combout(\display4|rascSaida7seg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \display4|rascSaida7seg[3]~6 .lut_mask = 16'h8942;
defparam \display4|rascSaida7seg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N6
cycloneive_lcell_comb \display4|rascSaida7seg[3]~7 (
// Equation(s):
// \display4|rascSaida7seg[3]~7_combout  = (\BTN_RST|output [0]) # (\display4|rascSaida7seg[3]~6_combout )

	.dataa(\BTN_RST|output [0]),
	.datab(gnd),
	.datac(\display4|rascSaida7seg[3]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\display4|rascSaida7seg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \display4|rascSaida7seg[3]~7 .lut_mask = 16'hFAFA;
defparam \display4|rascSaida7seg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N28
cycloneive_lcell_comb \display4|rascSaida7seg[4]~8 (
// Equation(s):
// \display4|rascSaida7seg[4]~8_combout  = (\registradosDisplay|DOUT [17] & (((!\registradosDisplay|DOUT [19] & \registradosDisplay|DOUT [16])))) # (!\registradosDisplay|DOUT [17] & ((\registradosDisplay|DOUT [18] & (!\registradosDisplay|DOUT [19])) # 
// (!\registradosDisplay|DOUT [18] & ((\registradosDisplay|DOUT [16])))))

	.dataa(\registradosDisplay|DOUT [18]),
	.datab(\registradosDisplay|DOUT [17]),
	.datac(\registradosDisplay|DOUT [19]),
	.datad(\registradosDisplay|DOUT [16]),
	.cin(gnd),
	.combout(\display4|rascSaida7seg[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \display4|rascSaida7seg[4]~8 .lut_mask = 16'h1F02;
defparam \display4|rascSaida7seg[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N18
cycloneive_lcell_comb \display4|rascSaida7seg[4]~9 (
// Equation(s):
// \display4|rascSaida7seg[4]~9_combout  = (\BTN_RST|output [0]) # (\display4|rascSaida7seg[4]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN_RST|output [0]),
	.datad(\display4|rascSaida7seg[4]~8_combout ),
	.cin(gnd),
	.combout(\display4|rascSaida7seg[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \display4|rascSaida7seg[4]~9 .lut_mask = 16'hFFF0;
defparam \display4|rascSaida7seg[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N12
cycloneive_lcell_comb \display4|rascSaida7seg[5]~10 (
// Equation(s):
// \display4|rascSaida7seg[5]~10_combout  = (\registradosDisplay|DOUT [18] & (\registradosDisplay|DOUT [16] & (\registradosDisplay|DOUT [19] $ (\registradosDisplay|DOUT [17])))) # (!\registradosDisplay|DOUT [18] & (!\registradosDisplay|DOUT [19] & 
// ((\registradosDisplay|DOUT [16]) # (\registradosDisplay|DOUT [17]))))

	.dataa(\registradosDisplay|DOUT [18]),
	.datab(\registradosDisplay|DOUT [19]),
	.datac(\registradosDisplay|DOUT [16]),
	.datad(\registradosDisplay|DOUT [17]),
	.cin(gnd),
	.combout(\display4|rascSaida7seg[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \display4|rascSaida7seg[5]~10 .lut_mask = 16'h3190;
defparam \display4|rascSaida7seg[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N24
cycloneive_lcell_comb \display4|rascSaida7seg[5]~11 (
// Equation(s):
// \display4|rascSaida7seg[5]~11_combout  = (\BTN_RST|output [0]) # (\display4|rascSaida7seg[5]~10_combout )

	.dataa(\BTN_RST|output [0]),
	.datab(gnd),
	.datac(\display4|rascSaida7seg[5]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\display4|rascSaida7seg[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \display4|rascSaida7seg[5]~11 .lut_mask = 16'hFAFA;
defparam \display4|rascSaida7seg[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N10
cycloneive_lcell_comb \display4|rascSaida7seg[6]~12 (
// Equation(s):
// \display4|rascSaida7seg[6]~12_combout  = (\registradosDisplay|DOUT [16] & ((\registradosDisplay|DOUT [19]) # (\registradosDisplay|DOUT [17] $ (\registradosDisplay|DOUT [18])))) # (!\registradosDisplay|DOUT [16] & ((\registradosDisplay|DOUT [17]) # 
// (\registradosDisplay|DOUT [19] $ (\registradosDisplay|DOUT [18]))))

	.dataa(\registradosDisplay|DOUT [17]),
	.datab(\registradosDisplay|DOUT [19]),
	.datac(\registradosDisplay|DOUT [18]),
	.datad(\registradosDisplay|DOUT [16]),
	.cin(gnd),
	.combout(\display4|rascSaida7seg[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \display4|rascSaida7seg[6]~12 .lut_mask = 16'hDEBE;
defparam \display4|rascSaida7seg[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N26
cycloneive_lcell_comb \display4|rascSaida7seg[6]~13 (
// Equation(s):
// \display4|rascSaida7seg[6]~13_combout  = (\BTN_RST|output [0]) # (!\display4|rascSaida7seg[6]~12_combout )

	.dataa(\BTN_RST|output [0]),
	.datab(gnd),
	.datac(\display4|rascSaida7seg[6]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\display4|rascSaida7seg[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \display4|rascSaida7seg[6]~13 .lut_mask = 16'hAFAF;
defparam \display4|rascSaida7seg[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N30
cycloneive_lcell_comb \registradosDisplay|DOUT[23]~feeder (
// Equation(s):
// \registradosDisplay|DOUT[23]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline3|DOUT [28]),
	.cin(gnd),
	.combout(\registradosDisplay|DOUT[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registradosDisplay|DOUT[23]~feeder .lut_mask = 16'hFF00;
defparam \registradosDisplay|DOUT[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y4_N31
dffeas \registradosDisplay|DOUT[23] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\registradosDisplay|DOUT[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|comparadorDisplay|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[23] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N3
dffeas \registradosDisplay|DOUT[22] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Registrador_pipeline3|DOUT [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|comparadorDisplay|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[22] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N4
cycloneive_lcell_comb \registradosDisplay|DOUT[20]~feeder (
// Equation(s):
// \registradosDisplay|DOUT[20]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|Registrador_pipeline3|DOUT [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\registradosDisplay|DOUT[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registradosDisplay|DOUT[20]~feeder .lut_mask = 16'hF0F0;
defparam \registradosDisplay|DOUT[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y4_N5
dffeas \registradosDisplay|DOUT[20] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\registradosDisplay|DOUT[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|comparadorDisplay|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[20] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N28
cycloneive_lcell_comb \registradosDisplay|DOUT[21]~feeder (
// Equation(s):
// \registradosDisplay|DOUT[21]~feeder_combout  = \FD|Registrador_pipeline3|DOUT [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline3|DOUT [26]),
	.cin(gnd),
	.combout(\registradosDisplay|DOUT[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registradosDisplay|DOUT[21]~feeder .lut_mask = 16'hFF00;
defparam \registradosDisplay|DOUT[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y4_N29
dffeas \registradosDisplay|DOUT[21] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\registradosDisplay|DOUT[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|comparadorDisplay|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[21] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N16
cycloneive_lcell_comb \display5|rascSaida7seg[0]~0 (
// Equation(s):
// \display5|rascSaida7seg[0]~0_combout  = (\registradosDisplay|DOUT [23] & (\registradosDisplay|DOUT [20] & (\registradosDisplay|DOUT [22] $ (\registradosDisplay|DOUT [21])))) # (!\registradosDisplay|DOUT [23] & (!\registradosDisplay|DOUT [21] & 
// (\registradosDisplay|DOUT [22] $ (\registradosDisplay|DOUT [20]))))

	.dataa(\registradosDisplay|DOUT [23]),
	.datab(\registradosDisplay|DOUT [22]),
	.datac(\registradosDisplay|DOUT [20]),
	.datad(\registradosDisplay|DOUT [21]),
	.cin(gnd),
	.combout(\display5|rascSaida7seg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \display5|rascSaida7seg[0]~0 .lut_mask = 16'h2094;
defparam \display5|rascSaida7seg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N26
cycloneive_lcell_comb \display5|rascSaida7seg[0]~1 (
// Equation(s):
// \display5|rascSaida7seg[0]~1_combout  = (\BTN_RST|output [0]) # (\display5|rascSaida7seg[0]~0_combout )

	.dataa(gnd),
	.datab(\BTN_RST|output [0]),
	.datac(gnd),
	.datad(\display5|rascSaida7seg[0]~0_combout ),
	.cin(gnd),
	.combout(\display5|rascSaida7seg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \display5|rascSaida7seg[0]~1 .lut_mask = 16'hFFCC;
defparam \display5|rascSaida7seg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N0
cycloneive_lcell_comb \display5|rascSaida7seg[1]~2 (
// Equation(s):
// \display5|rascSaida7seg[1]~2_combout  = (\registradosDisplay|DOUT [23] & ((\registradosDisplay|DOUT [20] & ((\registradosDisplay|DOUT [21]))) # (!\registradosDisplay|DOUT [20] & (\registradosDisplay|DOUT [22])))) # (!\registradosDisplay|DOUT [23] & 
// (\registradosDisplay|DOUT [22] & (\registradosDisplay|DOUT [20] $ (\registradosDisplay|DOUT [21]))))

	.dataa(\registradosDisplay|DOUT [23]),
	.datab(\registradosDisplay|DOUT [22]),
	.datac(\registradosDisplay|DOUT [20]),
	.datad(\registradosDisplay|DOUT [21]),
	.cin(gnd),
	.combout(\display5|rascSaida7seg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \display5|rascSaida7seg[1]~2 .lut_mask = 16'hAC48;
defparam \display5|rascSaida7seg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N0
cycloneive_lcell_comb \display5|rascSaida7seg[1]~3 (
// Equation(s):
// \display5|rascSaida7seg[1]~3_combout  = (\BTN_RST|output [0]) # (\display5|rascSaida7seg[1]~2_combout )

	.dataa(\BTN_RST|output [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\display5|rascSaida7seg[1]~2_combout ),
	.cin(gnd),
	.combout(\display5|rascSaida7seg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \display5|rascSaida7seg[1]~3 .lut_mask = 16'hFFAA;
defparam \display5|rascSaida7seg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N10
cycloneive_lcell_comb \display5|rascSaida7seg[2]~4 (
// Equation(s):
// \display5|rascSaida7seg[2]~4_combout  = (\registradosDisplay|DOUT [22] & (\registradosDisplay|DOUT [20] & !\registradosDisplay|DOUT [21])) # (!\registradosDisplay|DOUT [22] & (!\registradosDisplay|DOUT [20] & \registradosDisplay|DOUT [21]))

	.dataa(gnd),
	.datab(\registradosDisplay|DOUT [22]),
	.datac(\registradosDisplay|DOUT [20]),
	.datad(\registradosDisplay|DOUT [21]),
	.cin(gnd),
	.combout(\display5|rascSaida7seg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \display5|rascSaida7seg[2]~4 .lut_mask = 16'h03C0;
defparam \display5|rascSaida7seg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N20
cycloneive_lcell_comb \display5|rascSaida7seg[2]~5 (
// Equation(s):
// \display5|rascSaida7seg[2]~5_combout  = (\BTN_RST|output [0]) # ((\display5|rascSaida7seg[2]~4_combout  & (!\registradosDisplay|DOUT [23] & !\registradosDisplay|DOUT [22])) # (!\display5|rascSaida7seg[2]~4_combout  & (\registradosDisplay|DOUT [23] & 
// \registradosDisplay|DOUT [22])))

	.dataa(\display5|rascSaida7seg[2]~4_combout ),
	.datab(\BTN_RST|output [0]),
	.datac(\registradosDisplay|DOUT [23]),
	.datad(\registradosDisplay|DOUT [22]),
	.cin(gnd),
	.combout(\display5|rascSaida7seg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \display5|rascSaida7seg[2]~5 .lut_mask = 16'hDCCE;
defparam \display5|rascSaida7seg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N14
cycloneive_lcell_comb \display5|rascSaida7seg[3]~6 (
// Equation(s):
// \display5|rascSaida7seg[3]~6_combout  = (\registradosDisplay|DOUT [21] & ((\registradosDisplay|DOUT [22] & ((\registradosDisplay|DOUT [20]))) # (!\registradosDisplay|DOUT [22] & (\registradosDisplay|DOUT [23] & !\registradosDisplay|DOUT [20])))) # 
// (!\registradosDisplay|DOUT [21] & (!\registradosDisplay|DOUT [23] & (\registradosDisplay|DOUT [22] $ (\registradosDisplay|DOUT [20]))))

	.dataa(\registradosDisplay|DOUT [23]),
	.datab(\registradosDisplay|DOUT [22]),
	.datac(\registradosDisplay|DOUT [20]),
	.datad(\registradosDisplay|DOUT [21]),
	.cin(gnd),
	.combout(\display5|rascSaida7seg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \display5|rascSaida7seg[3]~6 .lut_mask = 16'hC214;
defparam \display5|rascSaida7seg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N12
cycloneive_lcell_comb \display5|rascSaida7seg[3]~7 (
// Equation(s):
// \display5|rascSaida7seg[3]~7_combout  = (\display5|rascSaida7seg[3]~6_combout ) # (\BTN_RST|output [0])

	.dataa(gnd),
	.datab(\display5|rascSaida7seg[3]~6_combout ),
	.datac(gnd),
	.datad(\BTN_RST|output [0]),
	.cin(gnd),
	.combout(\display5|rascSaida7seg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \display5|rascSaida7seg[3]~7 .lut_mask = 16'hFFCC;
defparam \display5|rascSaida7seg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N22
cycloneive_lcell_comb \display5|rascSaida7seg[4]~8 (
// Equation(s):
// \display5|rascSaida7seg[4]~8_combout  = (\registradosDisplay|DOUT [21] & (!\registradosDisplay|DOUT [23] & ((\registradosDisplay|DOUT [20])))) # (!\registradosDisplay|DOUT [21] & ((\registradosDisplay|DOUT [22] & (!\registradosDisplay|DOUT [23])) # 
// (!\registradosDisplay|DOUT [22] & ((\registradosDisplay|DOUT [20])))))

	.dataa(\registradosDisplay|DOUT [23]),
	.datab(\registradosDisplay|DOUT [22]),
	.datac(\registradosDisplay|DOUT [20]),
	.datad(\registradosDisplay|DOUT [21]),
	.cin(gnd),
	.combout(\display5|rascSaida7seg[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \display5|rascSaida7seg[4]~8 .lut_mask = 16'h5074;
defparam \display5|rascSaida7seg[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N8
cycloneive_lcell_comb \display5|rascSaida7seg[4]~9 (
// Equation(s):
// \display5|rascSaida7seg[4]~9_combout  = (\display5|rascSaida7seg[4]~8_combout ) # (\BTN_RST|output [0])

	.dataa(\display5|rascSaida7seg[4]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\BTN_RST|output [0]),
	.cin(gnd),
	.combout(\display5|rascSaida7seg[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \display5|rascSaida7seg[4]~9 .lut_mask = 16'hFFAA;
defparam \display5|rascSaida7seg[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N6
cycloneive_lcell_comb \display5|rascSaida7seg[5]~10 (
// Equation(s):
// \display5|rascSaida7seg[5]~10_combout  = (\registradosDisplay|DOUT [22] & (\registradosDisplay|DOUT [20] & (\registradosDisplay|DOUT [23] $ (\registradosDisplay|DOUT [21])))) # (!\registradosDisplay|DOUT [22] & (!\registradosDisplay|DOUT [23] & 
// ((\registradosDisplay|DOUT [20]) # (\registradosDisplay|DOUT [21]))))

	.dataa(\registradosDisplay|DOUT [23]),
	.datab(\registradosDisplay|DOUT [22]),
	.datac(\registradosDisplay|DOUT [20]),
	.datad(\registradosDisplay|DOUT [21]),
	.cin(gnd),
	.combout(\display5|rascSaida7seg[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \display5|rascSaida7seg[5]~10 .lut_mask = 16'h5190;
defparam \display5|rascSaida7seg[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N24
cycloneive_lcell_comb \display5|rascSaida7seg[5]~11 (
// Equation(s):
// \display5|rascSaida7seg[5]~11_combout  = (\BTN_RST|output [0]) # (\display5|rascSaida7seg[5]~10_combout )

	.dataa(gnd),
	.datab(\BTN_RST|output [0]),
	.datac(gnd),
	.datad(\display5|rascSaida7seg[5]~10_combout ),
	.cin(gnd),
	.combout(\display5|rascSaida7seg[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \display5|rascSaida7seg[5]~11 .lut_mask = 16'hFFCC;
defparam \display5|rascSaida7seg[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N2
cycloneive_lcell_comb \display5|rascSaida7seg[6]~12 (
// Equation(s):
// \display5|rascSaida7seg[6]~12_combout  = (\registradosDisplay|DOUT [20] & ((\registradosDisplay|DOUT [23]) # (\registradosDisplay|DOUT [22] $ (\registradosDisplay|DOUT [21])))) # (!\registradosDisplay|DOUT [20] & ((\registradosDisplay|DOUT [21]) # 
// (\registradosDisplay|DOUT [23] $ (\registradosDisplay|DOUT [22]))))

	.dataa(\registradosDisplay|DOUT [23]),
	.datab(\registradosDisplay|DOUT [20]),
	.datac(\registradosDisplay|DOUT [22]),
	.datad(\registradosDisplay|DOUT [21]),
	.cin(gnd),
	.combout(\display5|rascSaida7seg[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \display5|rascSaida7seg[6]~12 .lut_mask = 16'hBFDA;
defparam \display5|rascSaida7seg[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N18
cycloneive_lcell_comb \display5|rascSaida7seg[6]~13 (
// Equation(s):
// \display5|rascSaida7seg[6]~13_combout  = (\BTN_RST|output [0]) # (!\display5|rascSaida7seg[6]~12_combout )

	.dataa(gnd),
	.datab(\display5|rascSaida7seg[6]~12_combout ),
	.datac(gnd),
	.datad(\BTN_RST|output [0]),
	.cin(gnd),
	.combout(\display5|rascSaida7seg[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \display5|rascSaida7seg[6]~13 .lut_mask = 16'hFF33;
defparam \display5|rascSaida7seg[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N28
cycloneive_lcell_comb \FD|Registrador_pipeline3|DOUT[71]~feeder (
// Equation(s):
// \FD|Registrador_pipeline3|DOUT[71]~feeder_combout  = \FD|Registrador_pipeline2|DOUT [41]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline2|DOUT [41]),
	.cin(gnd),
	.combout(\FD|Registrador_pipeline3|DOUT[71]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[71]~feeder .lut_mask = 16'hFF00;
defparam \FD|Registrador_pipeline3|DOUT[71]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y35_N29
dffeas \FD|Registrador_pipeline3|DOUT[71] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline3|DOUT[71]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [71]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[71] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[71] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y35_N8
cycloneive_lcell_comb \FD|MuxProxPC|X[1]~0 (
// Equation(s):
// \FD|MuxProxPC|X[1]~0_combout  = (!\UC|Controle[9]~3_combout  & ((\FD|AndBEQ~combout  & (\FD|Registrador_pipeline3|DOUT [71])) # (!\FD|AndBEQ~combout  & ((\FD|PC|DOUT [1])))))

	.dataa(\FD|Registrador_pipeline3|DOUT [71]),
	.datab(\FD|AndBEQ~combout ),
	.datac(\FD|PC|DOUT [1]),
	.datad(\UC|Controle[9]~3_combout ),
	.cin(gnd),
	.combout(\FD|MuxProxPC|X[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|MuxProxPC|X[1]~0 .lut_mask = 16'h00B8;
defparam \FD|MuxProxPC|X[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y35_N9
dffeas \FD|PC|DOUT[1] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|MuxProxPC|X[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\BTN_RST|output [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[1] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y1_N12
cycloneive_lcell_comb \display6|rascSaida7seg[0]~0 (
// Equation(s):
// \display6|rascSaida7seg[0]~0_combout  = (\FD|PC|DOUT [3] & (\FD|PC|DOUT [1] & !\FD|PC|DOUT [2])) # (!\FD|PC|DOUT [3] & (!\FD|PC|DOUT [1] & \FD|PC|DOUT [2]))

	.dataa(\FD|PC|DOUT [3]),
	.datab(\FD|PC|DOUT [1]),
	.datac(gnd),
	.datad(\FD|PC|DOUT [2]),
	.cin(gnd),
	.combout(\display6|rascSaida7seg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \display6|rascSaida7seg[0]~0 .lut_mask = 16'h1188;
defparam \display6|rascSaida7seg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y1_N30
cycloneive_lcell_comb \display6|rascSaida7seg[1]~1 (
// Equation(s):
// \display6|rascSaida7seg[1]~1_combout  = ((!\FD|PC|DOUT [1] & !\FD|PC|DOUT [2])) # (!\FD|PC|DOUT [3])

	.dataa(\FD|PC|DOUT [3]),
	.datab(\FD|PC|DOUT [1]),
	.datac(gnd),
	.datad(\FD|PC|DOUT [2]),
	.cin(gnd),
	.combout(\display6|rascSaida7seg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \display6|rascSaida7seg[1]~1 .lut_mask = 16'h5577;
defparam \display6|rascSaida7seg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y1_N24
cycloneive_lcell_comb \display6|rascSaida7seg~2 (
// Equation(s):
// \display6|rascSaida7seg~2_combout  = (\FD|PC|DOUT [3] & \FD|PC|DOUT [2])

	.dataa(\FD|PC|DOUT [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|PC|DOUT [2]),
	.cin(gnd),
	.combout(\display6|rascSaida7seg~2_combout ),
	.cout());
// synopsys translate_off
defparam \display6|rascSaida7seg~2 .lut_mask = 16'hAA00;
defparam \display6|rascSaida7seg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y1_N14
cycloneive_lcell_comb \display6|rascSaida7seg[3]~3 (
// Equation(s):
// \display6|rascSaida7seg[3]~3_combout  = (\FD|PC|DOUT [2] & ((\FD|PC|DOUT [1]) # (!\FD|PC|DOUT [3])))

	.dataa(\FD|PC|DOUT [3]),
	.datab(\FD|PC|DOUT [1]),
	.datac(gnd),
	.datad(\FD|PC|DOUT [2]),
	.cin(gnd),
	.combout(\display6|rascSaida7seg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \display6|rascSaida7seg[3]~3 .lut_mask = 16'hDD00;
defparam \display6|rascSaida7seg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y1_N20
cycloneive_lcell_comb \display6|rascSaida7seg[4]~4 (
// Equation(s):
// \display6|rascSaida7seg[4]~4_combout  = (\FD|PC|DOUT [3]) # ((!\FD|PC|DOUT [1] & !\FD|PC|DOUT [2]))

	.dataa(\FD|PC|DOUT [3]),
	.datab(\FD|PC|DOUT [1]),
	.datac(gnd),
	.datad(\FD|PC|DOUT [2]),
	.cin(gnd),
	.combout(\display6|rascSaida7seg[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \display6|rascSaida7seg[4]~4 .lut_mask = 16'hAABB;
defparam \display6|rascSaida7seg[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y1_N18
cycloneive_lcell_comb \display6|rascSaida7seg[5]~5 (
// Equation(s):
// \display6|rascSaida7seg[5]~5_combout  = (\FD|PC|DOUT [1] & !\FD|PC|DOUT [3])

	.dataa(gnd),
	.datab(\FD|PC|DOUT [1]),
	.datac(\FD|PC|DOUT [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\display6|rascSaida7seg[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \display6|rascSaida7seg[5]~5 .lut_mask = 16'h0C0C;
defparam \display6|rascSaida7seg[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y1_N8
cycloneive_lcell_comb \display6|rascSaida7seg[6]~6 (
// Equation(s):
// \display6|rascSaida7seg[6]~6_combout  = (\FD|PC|DOUT [3] & (!\FD|PC|DOUT [1] & \FD|PC|DOUT [2])) # (!\FD|PC|DOUT [3] & (\FD|PC|DOUT [1] $ (!\FD|PC|DOUT [2])))

	.dataa(\FD|PC|DOUT [3]),
	.datab(\FD|PC|DOUT [1]),
	.datac(gnd),
	.datad(\FD|PC|DOUT [2]),
	.cin(gnd),
	.combout(\display6|rascSaida7seg[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \display6|rascSaida7seg[6]~6 .lut_mask = 16'h6611;
defparam \display6|rascSaida7seg[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N14
cycloneive_lcell_comb \FD|Registrador_pipeline3|DOUT[77]~16 (
// Equation(s):
// \FD|Registrador_pipeline3|DOUT[77]~16_combout  = \FD|Registrador_pipeline2|DOUT [41] $ (\FD|Registrador_pipeline3|DOUT[76]~15  $ (\FD|Registrador_pipeline2|DOUT [15]))

	.dataa(\FD|Registrador_pipeline2|DOUT [41]),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Registrador_pipeline2|DOUT [15]),
	.cin(\FD|Registrador_pipeline3|DOUT[76]~15 ),
	.combout(\FD|Registrador_pipeline3|DOUT[77]~16_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[77]~16 .lut_mask = 16'hA55A;
defparam \FD|Registrador_pipeline3|DOUT[77]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y38_N15
dffeas \FD|Registrador_pipeline3|DOUT[77] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Registrador_pipeline3|DOUT[77]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Registrador_pipeline3|DOUT [77]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Registrador_pipeline3|DOUT[77] .is_wysiwyg = "true";
defparam \FD|Registrador_pipeline3|DOUT[77] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y35_N24
cycloneive_lcell_comb \FD|add4toPC|X[7]~10 (
// Equation(s):
// \FD|add4toPC|X[7]~10_combout  = \FD|PC|DOUT [7] $ (\FD|add4toPC|X[6]~9 )

	.dataa(\FD|PC|DOUT [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\FD|add4toPC|X[6]~9 ),
	.combout(\FD|add4toPC|X[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \FD|add4toPC|X[7]~10 .lut_mask = 16'h5A5A;
defparam \FD|add4toPC|X[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X94_Y35_N26
cycloneive_lcell_comb \FD|PC|DOUT[7]~3 (
// Equation(s):
// \FD|PC|DOUT[7]~3_combout  = (\FD|AndBEQ~combout  & (\FD|Registrador_pipeline3|DOUT [77])) # (!\FD|AndBEQ~combout  & ((\FD|add4toPC|X[7]~10_combout )))

	.dataa(\FD|Registrador_pipeline3|DOUT [77]),
	.datab(\FD|AndBEQ~combout ),
	.datac(gnd),
	.datad(\FD|add4toPC|X[7]~10_combout ),
	.cin(gnd),
	.combout(\FD|PC|DOUT[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \FD|PC|DOUT[7]~3 .lut_mask = 16'hBB88;
defparam \FD|PC|DOUT[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y35_N27
dffeas \FD|PC|DOUT[7] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|PC|DOUT[7]~3_combout ),
	.asdata(\FD|Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a5 ),
	.clrn(!\BTN_RST|output [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|Controle[9]~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[7] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y3_N24
cycloneive_lcell_comb \display7|rascSaida7seg[0]~0 (
// Equation(s):
// \display7|rascSaida7seg[0]~0_combout  = (\FD|PC|DOUT [7] & (\FD|PC|DOUT [4] & (\FD|PC|DOUT [5] $ (\FD|PC|DOUT [6])))) # (!\FD|PC|DOUT [7] & (!\FD|PC|DOUT [5] & (\FD|PC|DOUT [4] $ (\FD|PC|DOUT [6]))))

	.dataa(\FD|PC|DOUT [5]),
	.datab(\FD|PC|DOUT [7]),
	.datac(\FD|PC|DOUT [4]),
	.datad(\FD|PC|DOUT [6]),
	.cin(gnd),
	.combout(\display7|rascSaida7seg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \display7|rascSaida7seg[0]~0 .lut_mask = 16'h4190;
defparam \display7|rascSaida7seg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y3_N30
cycloneive_lcell_comb \display7|rascSaida7seg[1]~1 (
// Equation(s):
// \display7|rascSaida7seg[1]~1_combout  = (\FD|PC|DOUT [5] & ((\FD|PC|DOUT [4] & (\FD|PC|DOUT [7])) # (!\FD|PC|DOUT [4] & ((\FD|PC|DOUT [6]))))) # (!\FD|PC|DOUT [5] & (\FD|PC|DOUT [6] & (\FD|PC|DOUT [7] $ (\FD|PC|DOUT [4]))))

	.dataa(\FD|PC|DOUT [5]),
	.datab(\FD|PC|DOUT [7]),
	.datac(\FD|PC|DOUT [4]),
	.datad(\FD|PC|DOUT [6]),
	.cin(gnd),
	.combout(\display7|rascSaida7seg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \display7|rascSaida7seg[1]~1 .lut_mask = 16'h9E80;
defparam \display7|rascSaida7seg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y3_N16
cycloneive_lcell_comb \display7|rascSaida7seg[2]~2 (
// Equation(s):
// \display7|rascSaida7seg[2]~2_combout  = (\FD|PC|DOUT [7] & (\FD|PC|DOUT [6] & ((\FD|PC|DOUT [5]) # (!\FD|PC|DOUT [4])))) # (!\FD|PC|DOUT [7] & (\FD|PC|DOUT [5] & (!\FD|PC|DOUT [4] & !\FD|PC|DOUT [6])))

	.dataa(\FD|PC|DOUT [5]),
	.datab(\FD|PC|DOUT [7]),
	.datac(\FD|PC|DOUT [4]),
	.datad(\FD|PC|DOUT [6]),
	.cin(gnd),
	.combout(\display7|rascSaida7seg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \display7|rascSaida7seg[2]~2 .lut_mask = 16'h8C02;
defparam \display7|rascSaida7seg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y3_N6
cycloneive_lcell_comb \display7|rascSaida7seg[3]~3 (
// Equation(s):
// \display7|rascSaida7seg[3]~3_combout  = (\FD|PC|DOUT [5] & ((\FD|PC|DOUT [4] & ((\FD|PC|DOUT [6]))) # (!\FD|PC|DOUT [4] & (\FD|PC|DOUT [7] & !\FD|PC|DOUT [6])))) # (!\FD|PC|DOUT [5] & (!\FD|PC|DOUT [7] & (\FD|PC|DOUT [4] $ (\FD|PC|DOUT [6]))))

	.dataa(\FD|PC|DOUT [5]),
	.datab(\FD|PC|DOUT [7]),
	.datac(\FD|PC|DOUT [4]),
	.datad(\FD|PC|DOUT [6]),
	.cin(gnd),
	.combout(\display7|rascSaida7seg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \display7|rascSaida7seg[3]~3 .lut_mask = 16'hA118;
defparam \display7|rascSaida7seg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y3_N28
cycloneive_lcell_comb \display7|rascSaida7seg[4]~4 (
// Equation(s):
// \display7|rascSaida7seg[4]~4_combout  = (\FD|PC|DOUT [5] & (!\FD|PC|DOUT [7] & (\FD|PC|DOUT [4]))) # (!\FD|PC|DOUT [5] & ((\FD|PC|DOUT [6] & (!\FD|PC|DOUT [7])) # (!\FD|PC|DOUT [6] & ((\FD|PC|DOUT [4])))))

	.dataa(\FD|PC|DOUT [5]),
	.datab(\FD|PC|DOUT [7]),
	.datac(\FD|PC|DOUT [4]),
	.datad(\FD|PC|DOUT [6]),
	.cin(gnd),
	.combout(\display7|rascSaida7seg[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \display7|rascSaida7seg[4]~4 .lut_mask = 16'h3170;
defparam \display7|rascSaida7seg[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y3_N10
cycloneive_lcell_comb \display7|rascSaida7seg[5]~5 (
// Equation(s):
// \display7|rascSaida7seg[5]~5_combout  = (\FD|PC|DOUT [5] & (!\FD|PC|DOUT [7] & ((\FD|PC|DOUT [4]) # (!\FD|PC|DOUT [6])))) # (!\FD|PC|DOUT [5] & (\FD|PC|DOUT [4] & (\FD|PC|DOUT [7] $ (!\FD|PC|DOUT [6]))))

	.dataa(\FD|PC|DOUT [5]),
	.datab(\FD|PC|DOUT [7]),
	.datac(\FD|PC|DOUT [4]),
	.datad(\FD|PC|DOUT [6]),
	.cin(gnd),
	.combout(\display7|rascSaida7seg[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \display7|rascSaida7seg[5]~5 .lut_mask = 16'h6032;
defparam \display7|rascSaida7seg[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y3_N12
cycloneive_lcell_comb \display7|rascSaida7seg[6]~6 (
// Equation(s):
// \display7|rascSaida7seg[6]~6_combout  = (\FD|PC|DOUT [4] & (!\FD|PC|DOUT [7] & (\FD|PC|DOUT [5] $ (!\FD|PC|DOUT [6])))) # (!\FD|PC|DOUT [4] & (!\FD|PC|DOUT [5] & (\FD|PC|DOUT [7] $ (!\FD|PC|DOUT [6]))))

	.dataa(\FD|PC|DOUT [5]),
	.datab(\FD|PC|DOUT [7]),
	.datac(\FD|PC|DOUT [4]),
	.datad(\FD|PC|DOUT [6]),
	.cin(gnd),
	.combout(\display7|rascSaida7seg[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \display7|rascSaida7seg[6]~6 .lut_mask = 16'h2411;
defparam \display7|rascSaida7seg[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

assign LEDR[0] = \LEDR[0]~output_o ;

assign LEDR[1] = \LEDR[1]~output_o ;

assign LEDR[2] = \LEDR[2]~output_o ;

assign LEDR[3] = \LEDR[3]~output_o ;

assign LEDR[4] = \LEDR[4]~output_o ;

assign LEDR[5] = \LEDR[5]~output_o ;

assign LEDR[6] = \LEDR[6]~output_o ;

assign LEDR[7] = \LEDR[7]~output_o ;

assign LEDR[8] = \LEDR[8]~output_o ;

assign LEDR[9] = \LEDR[9]~output_o ;

assign LEDR[10] = \LEDR[10]~output_o ;

assign LEDR[11] = \LEDR[11]~output_o ;

assign LEDR[12] = \LEDR[12]~output_o ;

assign LEDR[13] = \LEDR[13]~output_o ;

assign LEDR[14] = \LEDR[14]~output_o ;

assign LEDR[15] = \LEDR[15]~output_o ;

assign LEDR[16] = \LEDR[16]~output_o ;

assign LEDR[17] = \LEDR[17]~output_o ;

assign LEDG[0] = \LEDG[0]~output_o ;

assign LEDG[1] = \LEDG[1]~output_o ;

assign LEDG[2] = \LEDG[2]~output_o ;

assign LEDG[3] = \LEDG[3]~output_o ;

assign LEDG[4] = \LEDG[4]~output_o ;

assign LEDG[5] = \LEDG[5]~output_o ;

assign LEDG[6] = \LEDG[6]~output_o ;

assign LEDG[7] = \LEDG[7]~output_o ;

assign LEDG[8] = \LEDG[8]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX6[0] = \HEX6[0]~output_o ;

assign HEX6[1] = \HEX6[1]~output_o ;

assign HEX6[2] = \HEX6[2]~output_o ;

assign HEX6[3] = \HEX6[3]~output_o ;

assign HEX6[4] = \HEX6[4]~output_o ;

assign HEX6[5] = \HEX6[5]~output_o ;

assign HEX6[6] = \HEX6[6]~output_o ;

assign HEX7[0] = \HEX7[0]~output_o ;

assign HEX7[1] = \HEX7[1]~output_o ;

assign HEX7[2] = \HEX7[2]~output_o ;

assign HEX7[3] = \HEX7[3]~output_o ;

assign HEX7[4] = \HEX7[4]~output_o ;

assign HEX7[5] = \HEX7[5]~output_o ;

assign HEX7[6] = \HEX7[6]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
