

================================================================
== Vitis HLS Report for 'decision_function_79'
================================================================
* Date:           Tue Mar 11 16:16:22 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_15_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_15_val" [firmware/BDT.h:86]   --->   Operation 10 'read' 'x_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_14_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_14_val" [firmware/BDT.h:86]   --->   Operation 11 'read' 'x_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_12_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_12_val" [firmware/BDT.h:86]   --->   Operation 12 'read' 'x_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_11_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_11_val" [firmware/BDT.h:86]   --->   Operation 13 'read' 'x_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_10_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_10_val" [firmware/BDT.h:86]   --->   Operation 14 'read' 'x_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_3_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_3_val" [firmware/BDT.h:86]   --->   Operation 15 'read' 'x_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_2_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_2_val" [firmware/BDT.h:86]   --->   Operation 16 'read' 'x_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_1_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_1_val" [firmware/BDT.h:86]   --->   Operation 17 'read' 'x_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %x_3_val_read, i18 261357" [firmware/BDT.h:86]   --->   Operation 18 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (2.13ns)   --->   "%icmp_ln86_588 = icmp_slt  i18 %x_15_val_read, i18 262031" [firmware/BDT.h:86]   --->   Operation 19 'icmp' 'icmp_ln86_588' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (2.13ns)   --->   "%icmp_ln86_589 = icmp_slt  i18 %x_1_val_read, i18 886" [firmware/BDT.h:86]   --->   Operation 20 'icmp' 'icmp_ln86_589' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.13ns)   --->   "%icmp_ln86_590 = icmp_slt  i18 %x_15_val_read, i18 261086" [firmware/BDT.h:86]   --->   Operation 21 'icmp' 'icmp_ln86_590' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.13ns)   --->   "%icmp_ln86_591 = icmp_slt  i18 %x_14_val_read, i18 261217" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86_591' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.13ns)   --->   "%icmp_ln86_592 = icmp_slt  i18 %x_15_val_read, i18 1918" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_592' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.13ns)   --->   "%icmp_ln86_593 = icmp_slt  i18 %x_15_val_read, i18 1682" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_593' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.13ns)   --->   "%icmp_ln86_594 = icmp_slt  i18 %x_14_val_read, i18 260822" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_594' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.13ns)   --->   "%icmp_ln86_595 = icmp_slt  i18 %x_10_val_read, i18 1669" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_595' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln86_596 = icmp_slt  i18 %x_3_val_read, i18 261333" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_596' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86_597 = icmp_slt  i18 %x_10_val_read, i18 2495" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_597' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86_598 = icmp_slt  i18 %x_12_val_read, i18 987" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_598' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_599 = icmp_slt  i18 %x_2_val_read, i18 1540" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_599' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_600 = icmp_slt  i18 %x_14_val_read, i18 1674" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_600' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_601 = icmp_slt  i18 %x_2_val_read, i18 1551" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_601' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_602 = icmp_slt  i18 %x_3_val_read, i18 261275" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_602' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_603 = icmp_slt  i18 %x_15_val_read, i18 260708" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_603' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_604 = icmp_slt  i18 %x_15_val_read, i18 261653" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_604' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_605 = icmp_slt  i18 %x_1_val_read, i18 261946" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_605' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_606 = icmp_slt  i18 %x_14_val_read, i18 261112" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_606' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_607 = icmp_slt  i18 %x_14_val_read, i18 261145" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_607' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_608 = icmp_slt  i18 %x_11_val_read, i18 262141" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_608' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_609 = icmp_slt  i18 %x_14_val_read, i18 2426" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_609' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_610 = icmp_slt  i18 %x_14_val_read, i18 261549" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_610' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_611 = icmp_slt  i18 %x_2_val_read, i18 561" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_611' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_612 = icmp_slt  i18 %x_14_val_read, i18 2185" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_612' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_613 = icmp_slt  i18 %x_3_val_read, i18 2919" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_613' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_614 = icmp_slt  i18 %x_14_val_read, i18 1899" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_614' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_615 = icmp_slt  i18 %x_10_val_read, i18 531" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_615' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_616 = icmp_slt  i18 %x_14_val_read, i18 1662" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_616' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_588, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 48 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_278 = xor i1 %icmp_ln86_588, i1 1" [firmware/BDT.h:104]   --->   Operation 49 'xor' 'xor_ln104_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_278" [firmware/BDT.h:104]   --->   Operation 50 'and' 'and_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 51 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 51 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.97ns)   --->   "%and_ln102_728 = and i1 %icmp_ln86_590, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 52 'and' 'and_ln102_728' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_110)   --->   "%xor_ln104_280 = xor i1 %icmp_ln86_590, i1 1" [firmware/BDT.h:104]   --->   Operation 53 'xor' 'xor_ln104_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_110 = and i1 %and_ln102, i1 %xor_ln104_280" [firmware/BDT.h:104]   --->   Operation 54 'and' 'and_ln104_110' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.97ns)   --->   "%and_ln102_729 = and i1 %icmp_ln86_591, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 55 'and' 'and_ln102_729' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_111)   --->   "%xor_ln104_281 = xor i1 %icmp_ln86_591, i1 1" [firmware/BDT.h:104]   --->   Operation 56 'xor' 'xor_ln104_281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_111 = and i1 %and_ln104, i1 %xor_ln104_281" [firmware/BDT.h:104]   --->   Operation 57 'and' 'and_ln104_111' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.97ns)   --->   "%and_ln102_732 = and i1 %icmp_ln86_594, i1 %and_ln102_728" [firmware/BDT.h:102]   --->   Operation 58 'and' 'and_ln102_732' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.97ns)   --->   "%and_ln102_735 = and i1 %icmp_ln86_597, i1 %and_ln104_111" [firmware/BDT.h:102]   --->   Operation 59 'and' 'and_ln102_735' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_114)   --->   "%xor_ln104_287 = xor i1 %icmp_ln86_597, i1 1" [firmware/BDT.h:104]   --->   Operation 60 'xor' 'xor_ln104_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_114 = and i1 %and_ln104_111, i1 %xor_ln104_287" [firmware/BDT.h:104]   --->   Operation 61 'and' 'and_ln104_114' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_522)   --->   "%or_ln117_520 = or i1 %icmp_ln86_588, i1 %xor_ln104" [firmware/BDT.h:117]   --->   Operation 62 'or' 'or_ln117_520' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_522)   --->   "%or_ln117_521 = or i1 %icmp_ln86_591, i1 %or_ln117_520" [firmware/BDT.h:117]   --->   Operation 63 'or' 'or_ln117_521' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117_522 = or i1 %icmp_ln86_597, i1 %or_ln117_521" [firmware/BDT.h:117]   --->   Operation 64 'or' 'or_ln117_522' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.97ns)   --->   "%or_ln117_523 = or i1 %and_ln104_114, i1 %and_ln102_732" [firmware/BDT.h:117]   --->   Operation 65 'or' 'or_ln117_523' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.95>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_576)   --->   "%xor_ln104_284 = xor i1 %icmp_ln86_594, i1 1" [firmware/BDT.h:104]   --->   Operation 66 'xor' 'xor_ln104_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.97ns)   --->   "%and_ln102_733 = and i1 %icmp_ln86_595, i1 %and_ln104_110" [firmware/BDT.h:102]   --->   Operation 67 'and' 'and_ln102_733' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.97ns)   --->   "%and_ln102_734 = and i1 %icmp_ln86_596, i1 %and_ln102_729" [firmware/BDT.h:102]   --->   Operation 68 'and' 'and_ln102_734' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_574)   --->   "%and_ln102_740 = and i1 %icmp_ln86_602, i1 %and_ln102_732" [firmware/BDT.h:102]   --->   Operation 69 'and' 'and_ln102_740' <Predicate = (or_ln117_523)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_576)   --->   "%and_ln102_741 = and i1 %icmp_ln86_603, i1 %xor_ln104_284" [firmware/BDT.h:102]   --->   Operation 70 'and' 'and_ln102_741' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_576)   --->   "%and_ln102_742 = and i1 %and_ln102_741, i1 %and_ln102_728" [firmware/BDT.h:102]   --->   Operation 71 'and' 'and_ln102_742' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_578)   --->   "%and_ln102_743 = and i1 %icmp_ln86_604, i1 %and_ln102_733" [firmware/BDT.h:102]   --->   Operation 72 'and' 'and_ln102_743' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_574)   --->   "%or_ln117 = or i1 %and_ln104_114, i1 %and_ln102_740" [firmware/BDT.h:117]   --->   Operation 73 'or' 'or_ln117' <Predicate = (or_ln117_523)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_574)   --->   "%zext_ln117 = zext i1 %or_ln117_522" [firmware/BDT.h:117]   --->   Operation 74 'zext' 'zext_ln117' <Predicate = (or_ln117_523)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_574)   --->   "%select_ln117 = select i1 %or_ln117, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 75 'select' 'select_ln117' <Predicate = (or_ln117_523)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_576)   --->   "%or_ln117_524 = or i1 %or_ln117_523, i1 %and_ln102_742" [firmware/BDT.h:117]   --->   Operation 76 'or' 'or_ln117_524' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_574 = select i1 %or_ln117_523, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 77 'select' 'select_ln117_574' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_576)   --->   "%zext_ln117_61 = zext i2 %select_ln117_574" [firmware/BDT.h:117]   --->   Operation 78 'zext' 'zext_ln117_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.97ns)   --->   "%or_ln117_525 = or i1 %and_ln104_114, i1 %and_ln102_728" [firmware/BDT.h:117]   --->   Operation 79 'or' 'or_ln117_525' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_576)   --->   "%select_ln117_575 = select i1 %or_ln117_524, i3 %zext_ln117_61, i3 4" [firmware/BDT.h:117]   --->   Operation 80 'select' 'select_ln117_575' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_578)   --->   "%or_ln117_526 = or i1 %or_ln117_525, i1 %and_ln102_743" [firmware/BDT.h:117]   --->   Operation 81 'or' 'or_ln117_526' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_576 = select i1 %or_ln117_525, i3 %select_ln117_575, i3 5" [firmware/BDT.h:117]   --->   Operation 82 'select' 'select_ln117_576' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.97ns)   --->   "%or_ln117_527 = or i1 %or_ln117_525, i1 %and_ln102_733" [firmware/BDT.h:117]   --->   Operation 83 'or' 'or_ln117_527' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_578)   --->   "%select_ln117_577 = select i1 %or_ln117_526, i3 %select_ln117_576, i3 6" [firmware/BDT.h:117]   --->   Operation 84 'select' 'select_ln117_577' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_578 = select i1 %or_ln117_527, i3 %select_ln117_577, i3 7" [firmware/BDT.h:117]   --->   Operation 85 'select' 'select_ln117_578' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.97ns)   --->   "%or_ln117_529 = or i1 %and_ln104_114, i1 %and_ln102" [firmware/BDT.h:117]   --->   Operation 86 'or' 'or_ln117_529' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 87 [1/1] (0.97ns)   --->   "%and_ln102_727 = and i1 %icmp_ln86_589, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 87 'and' 'and_ln102_727' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.97ns)   --->   "%and_ln102_730 = and i1 %icmp_ln86_592, i1 %and_ln102_727" [firmware/BDT.h:102]   --->   Operation 88 'and' 'and_ln102_730' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_580)   --->   "%xor_ln104_285 = xor i1 %icmp_ln86_595, i1 1" [firmware/BDT.h:104]   --->   Operation 89 'xor' 'xor_ln104_285' <Predicate = (or_ln117_529)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_584)   --->   "%xor_ln104_286 = xor i1 %icmp_ln86_596, i1 1" [firmware/BDT.h:104]   --->   Operation 90 'xor' 'xor_ln104_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.97ns)   --->   "%and_ln102_736 = and i1 %icmp_ln86_598, i1 %and_ln102_730" [firmware/BDT.h:102]   --->   Operation 91 'and' 'and_ln102_736' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_580)   --->   "%and_ln102_744 = and i1 %icmp_ln86_605, i1 %xor_ln104_285" [firmware/BDT.h:102]   --->   Operation 92 'and' 'and_ln102_744' <Predicate = (or_ln117_529)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_580)   --->   "%and_ln102_745 = and i1 %and_ln102_744, i1 %and_ln104_110" [firmware/BDT.h:102]   --->   Operation 93 'and' 'and_ln102_745' <Predicate = (or_ln117_529)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_582)   --->   "%and_ln102_746 = and i1 %icmp_ln86_606, i1 %and_ln102_734" [firmware/BDT.h:102]   --->   Operation 94 'and' 'and_ln102_746' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_584)   --->   "%and_ln102_747 = and i1 %icmp_ln86_607, i1 %xor_ln104_286" [firmware/BDT.h:102]   --->   Operation 95 'and' 'and_ln102_747' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_584)   --->   "%and_ln102_748 = and i1 %and_ln102_747, i1 %and_ln102_729" [firmware/BDT.h:102]   --->   Operation 96 'and' 'and_ln102_748' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_580)   --->   "%or_ln117_528 = or i1 %or_ln117_527, i1 %and_ln102_745" [firmware/BDT.h:117]   --->   Operation 97 'or' 'or_ln117_528' <Predicate = (or_ln117_529)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_580)   --->   "%zext_ln117_62 = zext i3 %select_ln117_578" [firmware/BDT.h:117]   --->   Operation 98 'zext' 'zext_ln117_62' <Predicate = (or_ln117_529)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_580)   --->   "%select_ln117_579 = select i1 %or_ln117_528, i4 %zext_ln117_62, i4 8" [firmware/BDT.h:117]   --->   Operation 99 'select' 'select_ln117_579' <Predicate = (or_ln117_529)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_582)   --->   "%or_ln117_530 = or i1 %or_ln117_529, i1 %and_ln102_746" [firmware/BDT.h:117]   --->   Operation 100 'or' 'or_ln117_530' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_580 = select i1 %or_ln117_529, i4 %select_ln117_579, i4 9" [firmware/BDT.h:117]   --->   Operation 101 'select' 'select_ln117_580' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.97ns)   --->   "%or_ln117_531 = or i1 %or_ln117_529, i1 %and_ln102_734" [firmware/BDT.h:117]   --->   Operation 102 'or' 'or_ln117_531' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_582)   --->   "%select_ln117_581 = select i1 %or_ln117_530, i4 %select_ln117_580, i4 10" [firmware/BDT.h:117]   --->   Operation 103 'select' 'select_ln117_581' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_584)   --->   "%or_ln117_532 = or i1 %or_ln117_531, i1 %and_ln102_748" [firmware/BDT.h:117]   --->   Operation 104 'or' 'or_ln117_532' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_582 = select i1 %or_ln117_531, i4 %select_ln117_581, i4 11" [firmware/BDT.h:117]   --->   Operation 105 'select' 'select_ln117_582' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.97ns)   --->   "%or_ln117_533 = or i1 %or_ln117_529, i1 %and_ln102_729" [firmware/BDT.h:117]   --->   Operation 106 'or' 'or_ln117_533' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_584)   --->   "%select_ln117_583 = select i1 %or_ln117_532, i4 %select_ln117_582, i4 12" [firmware/BDT.h:117]   --->   Operation 107 'select' 'select_ln117_583' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_584 = select i1 %or_ln117_533, i4 %select_ln117_583, i4 13" [firmware/BDT.h:117]   --->   Operation 108 'select' 'select_ln117_584' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.97ns)   --->   "%or_ln117_535 = or i1 %or_ln117_533, i1 %and_ln102_735" [firmware/BDT.h:117]   --->   Operation 109 'or' 'or_ln117_535' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.45>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_109)   --->   "%xor_ln104_279 = xor i1 %icmp_ln86_589, i1 1" [firmware/BDT.h:104]   --->   Operation 110 'xor' 'xor_ln104_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_109 = and i1 %xor_ln104_279, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 111 'and' 'and_ln104_109' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_112)   --->   "%xor_ln104_282 = xor i1 %icmp_ln86_592, i1 1" [firmware/BDT.h:104]   --->   Operation 112 'xor' 'xor_ln104_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_112 = and i1 %and_ln102_727, i1 %xor_ln104_282" [firmware/BDT.h:104]   --->   Operation 113 'and' 'and_ln104_112' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.97ns)   --->   "%and_ln102_731 = and i1 %icmp_ln86_593, i1 %and_ln104_109" [firmware/BDT.h:102]   --->   Operation 114 'and' 'and_ln102_731' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_113)   --->   "%xor_ln104_283 = xor i1 %icmp_ln86_593, i1 1" [firmware/BDT.h:104]   --->   Operation 115 'xor' 'xor_ln104_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_113 = and i1 %and_ln104_109, i1 %xor_ln104_283" [firmware/BDT.h:104]   --->   Operation 116 'and' 'and_ln104_113' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_590)   --->   "%xor_ln104_288 = xor i1 %icmp_ln86_598, i1 1" [firmware/BDT.h:104]   --->   Operation 117 'xor' 'xor_ln104_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.97ns)   --->   "%and_ln102_737 = and i1 %icmp_ln86_599, i1 %and_ln104_112" [firmware/BDT.h:102]   --->   Operation 118 'and' 'and_ln102_737' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_586)   --->   "%and_ln102_749 = and i1 %icmp_ln86_608, i1 %and_ln102_735" [firmware/BDT.h:102]   --->   Operation 119 'and' 'and_ln102_749' <Predicate = (or_ln117_535)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_588)   --->   "%and_ln102_750 = and i1 %icmp_ln86_609, i1 %and_ln102_736" [firmware/BDT.h:102]   --->   Operation 120 'and' 'and_ln102_750' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_590)   --->   "%and_ln102_751 = and i1 %icmp_ln86_610, i1 %xor_ln104_288" [firmware/BDT.h:102]   --->   Operation 121 'and' 'and_ln102_751' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_590)   --->   "%and_ln102_752 = and i1 %and_ln102_751, i1 %and_ln102_730" [firmware/BDT.h:102]   --->   Operation 122 'and' 'and_ln102_752' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_586)   --->   "%or_ln117_534 = or i1 %or_ln117_533, i1 %and_ln102_749" [firmware/BDT.h:117]   --->   Operation 123 'or' 'or_ln117_534' <Predicate = (or_ln117_535)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_586)   --->   "%select_ln117_585 = select i1 %or_ln117_534, i4 %select_ln117_584, i4 14" [firmware/BDT.h:117]   --->   Operation 124 'select' 'select_ln117_585' <Predicate = (or_ln117_535)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_588)   --->   "%or_ln117_536 = or i1 %or_ln117_535, i1 %and_ln102_750" [firmware/BDT.h:117]   --->   Operation 125 'or' 'or_ln117_536' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_586 = select i1 %or_ln117_535, i4 %select_ln117_585, i4 15" [firmware/BDT.h:117]   --->   Operation 126 'select' 'select_ln117_586' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_588)   --->   "%zext_ln117_63 = zext i4 %select_ln117_586" [firmware/BDT.h:117]   --->   Operation 127 'zext' 'zext_ln117_63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.97ns)   --->   "%or_ln117_537 = or i1 %or_ln117_535, i1 %and_ln102_736" [firmware/BDT.h:117]   --->   Operation 128 'or' 'or_ln117_537' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_588)   --->   "%select_ln117_587 = select i1 %or_ln117_536, i5 %zext_ln117_63, i5 16" [firmware/BDT.h:117]   --->   Operation 129 'select' 'select_ln117_587' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_590)   --->   "%or_ln117_538 = or i1 %or_ln117_537, i1 %and_ln102_752" [firmware/BDT.h:117]   --->   Operation 130 'or' 'or_ln117_538' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_588 = select i1 %or_ln117_537, i5 %select_ln117_587, i5 17" [firmware/BDT.h:117]   --->   Operation 131 'select' 'select_ln117_588' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.97ns)   --->   "%or_ln117_539 = or i1 %or_ln117_535, i1 %and_ln102_730" [firmware/BDT.h:117]   --->   Operation 132 'or' 'or_ln117_539' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_590)   --->   "%select_ln117_589 = select i1 %or_ln117_538, i5 %select_ln117_588, i5 18" [firmware/BDT.h:117]   --->   Operation 133 'select' 'select_ln117_589' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_590 = select i1 %or_ln117_539, i5 %select_ln117_589, i5 19" [firmware/BDT.h:117]   --->   Operation 134 'select' 'select_ln117_590' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.97ns)   --->   "%or_ln117_541 = or i1 %or_ln117_539, i1 %and_ln102_737" [firmware/BDT.h:117]   --->   Operation 135 'or' 'or_ln117_541' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_594)   --->   "%xor_ln104_289 = xor i1 %icmp_ln86_599, i1 1" [firmware/BDT.h:104]   --->   Operation 136 'xor' 'xor_ln104_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.97ns)   --->   "%and_ln102_738 = and i1 %icmp_ln86_600, i1 %and_ln102_731" [firmware/BDT.h:102]   --->   Operation 137 'and' 'and_ln102_738' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_592)   --->   "%and_ln102_753 = and i1 %icmp_ln86_611, i1 %and_ln102_737" [firmware/BDT.h:102]   --->   Operation 138 'and' 'and_ln102_753' <Predicate = (or_ln117_541)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_594)   --->   "%and_ln102_754 = and i1 %icmp_ln86_612, i1 %xor_ln104_289" [firmware/BDT.h:102]   --->   Operation 139 'and' 'and_ln102_754' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_594)   --->   "%and_ln102_755 = and i1 %and_ln102_754, i1 %and_ln104_112" [firmware/BDT.h:102]   --->   Operation 140 'and' 'and_ln102_755' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_596)   --->   "%and_ln102_756 = and i1 %icmp_ln86_613, i1 %and_ln102_738" [firmware/BDT.h:102]   --->   Operation 141 'and' 'and_ln102_756' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_592)   --->   "%or_ln117_540 = or i1 %or_ln117_539, i1 %and_ln102_753" [firmware/BDT.h:117]   --->   Operation 142 'or' 'or_ln117_540' <Predicate = (or_ln117_541)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_592)   --->   "%select_ln117_591 = select i1 %or_ln117_540, i5 %select_ln117_590, i5 20" [firmware/BDT.h:117]   --->   Operation 143 'select' 'select_ln117_591' <Predicate = (or_ln117_541)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_594)   --->   "%or_ln117_542 = or i1 %or_ln117_541, i1 %and_ln102_755" [firmware/BDT.h:117]   --->   Operation 144 'or' 'or_ln117_542' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_592 = select i1 %or_ln117_541, i5 %select_ln117_591, i5 21" [firmware/BDT.h:117]   --->   Operation 145 'select' 'select_ln117_592' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.97ns)   --->   "%or_ln117_543 = or i1 %or_ln117_535, i1 %and_ln102_727" [firmware/BDT.h:117]   --->   Operation 146 'or' 'or_ln117_543' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_594)   --->   "%select_ln117_593 = select i1 %or_ln117_542, i5 %select_ln117_592, i5 22" [firmware/BDT.h:117]   --->   Operation 147 'select' 'select_ln117_593' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_596)   --->   "%or_ln117_544 = or i1 %or_ln117_543, i1 %and_ln102_756" [firmware/BDT.h:117]   --->   Operation 148 'or' 'or_ln117_544' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_594 = select i1 %or_ln117_543, i5 %select_ln117_593, i5 23" [firmware/BDT.h:117]   --->   Operation 149 'select' 'select_ln117_594' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.97ns)   --->   "%or_ln117_545 = or i1 %or_ln117_543, i1 %and_ln102_738" [firmware/BDT.h:117]   --->   Operation 150 'or' 'or_ln117_545' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_596)   --->   "%select_ln117_595 = select i1 %or_ln117_544, i5 %select_ln117_594, i5 24" [firmware/BDT.h:117]   --->   Operation 151 'select' 'select_ln117_595' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_596 = select i1 %or_ln117_545, i5 %select_ln117_595, i5 25" [firmware/BDT.h:117]   --->   Operation 152 'select' 'select_ln117_596' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.40>
ST_7 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_598)   --->   "%xor_ln104_290 = xor i1 %icmp_ln86_600, i1 1" [firmware/BDT.h:104]   --->   Operation 153 'xor' 'xor_ln104_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.97ns)   --->   "%and_ln102_739 = and i1 %icmp_ln86_601, i1 %and_ln104_113" [firmware/BDT.h:102]   --->   Operation 154 'and' 'and_ln102_739' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_598)   --->   "%and_ln102_757 = and i1 %icmp_ln86_614, i1 %xor_ln104_290" [firmware/BDT.h:102]   --->   Operation 155 'and' 'and_ln102_757' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_598)   --->   "%and_ln102_758 = and i1 %and_ln102_757, i1 %and_ln102_731" [firmware/BDT.h:102]   --->   Operation 156 'and' 'and_ln102_758' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_600)   --->   "%and_ln102_759 = and i1 %icmp_ln86_615, i1 %and_ln102_739" [firmware/BDT.h:102]   --->   Operation 157 'and' 'and_ln102_759' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_598)   --->   "%or_ln117_546 = or i1 %or_ln117_545, i1 %and_ln102_758" [firmware/BDT.h:117]   --->   Operation 158 'or' 'or_ln117_546' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (0.97ns)   --->   "%or_ln117_547 = or i1 %or_ln117_543, i1 %and_ln102_731" [firmware/BDT.h:117]   --->   Operation 159 'or' 'or_ln117_547' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_598)   --->   "%select_ln117_597 = select i1 %or_ln117_546, i5 %select_ln117_596, i5 26" [firmware/BDT.h:117]   --->   Operation 160 'select' 'select_ln117_597' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_600)   --->   "%or_ln117_548 = or i1 %or_ln117_547, i1 %and_ln102_759" [firmware/BDT.h:117]   --->   Operation 161 'or' 'or_ln117_548' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_598 = select i1 %or_ln117_547, i5 %select_ln117_597, i5 27" [firmware/BDT.h:117]   --->   Operation 162 'select' 'select_ln117_598' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (0.97ns)   --->   "%or_ln117_549 = or i1 %or_ln117_547, i1 %and_ln102_739" [firmware/BDT.h:117]   --->   Operation 163 'or' 'or_ln117_549' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_600)   --->   "%select_ln117_599 = select i1 %or_ln117_548, i5 %select_ln117_598, i5 28" [firmware/BDT.h:117]   --->   Operation 164 'select' 'select_ln117_599' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_600 = select i1 %or_ln117_549, i5 %select_ln117_599, i5 29" [firmware/BDT.h:117]   --->   Operation 165 'select' 'select_ln117_600' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln104_291 = xor i1 %icmp_ln86_601, i1 1" [firmware/BDT.h:104]   --->   Operation 166 'xor' 'xor_ln104_291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_760 = and i1 %icmp_ln86_616, i1 %xor_ln104_291" [firmware/BDT.h:102]   --->   Operation 167 'and' 'and_ln102_760' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_761 = and i1 %and_ln102_760, i1 %and_ln104_113" [firmware/BDT.h:102]   --->   Operation 168 'and' 'and_ln102_761' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln117_550 = or i1 %or_ln117_549, i1 %and_ln102_761" [firmware/BDT.h:117]   --->   Operation 169 'or' 'or_ln117_550' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%select_ln117_601 = select i1 %or_ln117_550, i5 %select_ln117_600, i5 30" [firmware/BDT.h:117]   --->   Operation 170 'select' 'select_ln117_601' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 171 [1/1] (3.20ns) (out node of the LUT)   --->   "%tmp = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.31i13.i13.i5, i5 0, i13 1242, i5 1, i13 7913, i5 2, i13 165, i5 3, i13 7800, i5 4, i13 7881, i5 5, i13 8009, i5 6, i13 8082, i5 7, i13 8144, i5 8, i13 7845, i5 9, i13 1, i5 10, i13 7915, i5 11, i13 1773, i5 12, i13 219, i5 13, i13 8040, i5 14, i13 7782, i5 15, i13 21, i5 16, i13 7755, i5 17, i13 92, i5 18, i13 8024, i5 19, i13 104, i5 20, i13 548, i5 21, i13 8099, i5 22, i13 255, i5 23, i13 7964, i5 24, i13 5871, i5 25, i13 215, i5 26, i13 7957, i5 27, i13 292, i5 28, i13 20, i5 29, i13 7880, i5 30, i13 8131, i13 0, i5 %select_ln117_601" [firmware/BDT.h:118]   --->   Operation 171 'sparsemux' 'tmp' <Predicate = true> <Delay = 3.20> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 0.97>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.h:86]   --->   Operation 172 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%or_ln117_551 = or i1 %or_ln117_535, i1 %xor_ln104" [firmware/BDT.h:117]   --->   Operation 173 'or' 'or_ln117_551' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 174 [1/1] (0.97ns) (out node of the LUT)   --->   "%agg_result_0 = select i1 %or_ln117_551, i13 %tmp, i13 0" [firmware/BDT.h:117]   --->   Operation 174 'select' 'agg_result_0' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 175 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i13 %agg_result_0" [firmware/BDT.h:122]   --->   Operation 175 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('x_15_val_read', firmware/BDT.h:86) on port 'x_15_val' (firmware/BDT.h:86) [10]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86_588', firmware/BDT.h:86) [19]  (2.136 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [49]  (0.978 ns)

 <State 2>: 2.934ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_728', firmware/BDT.h:102) [55]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_732', firmware/BDT.h:102) [67]  (0.978 ns)
	'or' operation 1 bit ('or_ln117_523', firmware/BDT.h:117) [111]  (0.978 ns)

 <State 3>: 2.953ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_740', firmware/BDT.h:102) [84]  (0.000 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [106]  (0.000 ns)
	'select' operation 2 bit ('select_ln117', firmware/BDT.h:117) [112]  (0.000 ns)
	'select' operation 2 bit ('select_ln117_574', firmware/BDT.h:117) [114]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_575', firmware/BDT.h:117) [117]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_576', firmware/BDT.h:117) [119]  (0.980 ns)
	'select' operation 3 bit ('select_ln117_577', firmware/BDT.h:117) [121]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_578', firmware/BDT.h:117) [123]  (0.980 ns)

 <State 4>: 3.072ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_285', firmware/BDT.h:104) [70]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_744', firmware/BDT.h:102) [88]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_745', firmware/BDT.h:102) [89]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_528', firmware/BDT.h:117) [122]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_579', firmware/BDT.h:117) [126]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_580', firmware/BDT.h:117) [128]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_581', firmware/BDT.h:117) [130]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_582', firmware/BDT.h:117) [132]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_583', firmware/BDT.h:117) [134]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_584', firmware/BDT.h:117) [136]  (1.024 ns)

 <State 5>: 3.454ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_749', firmware/BDT.h:102) [93]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_534', firmware/BDT.h:117) [135]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_585', firmware/BDT.h:117) [138]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_586', firmware/BDT.h:117) [140]  (1.024 ns)
	'select' operation 5 bit ('select_ln117_587', firmware/BDT.h:117) [143]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_588', firmware/BDT.h:117) [145]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_589', firmware/BDT.h:117) [147]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_590', firmware/BDT.h:117) [149]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_753', firmware/BDT.h:102) [97]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_540', firmware/BDT.h:117) [148]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_591', firmware/BDT.h:117) [151]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_592', firmware/BDT.h:117) [153]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_593', firmware/BDT.h:117) [155]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_594', firmware/BDT.h:117) [157]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_595', firmware/BDT.h:117) [159]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_596', firmware/BDT.h:117) [161]  (1.215 ns)

 <State 7>: 3.408ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_547', firmware/BDT.h:117) [162]  (0.978 ns)
	'select' operation 5 bit ('select_ln117_598', firmware/BDT.h:117) [165]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_599', firmware/BDT.h:117) [167]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_600', firmware/BDT.h:117) [169]  (1.215 ns)

 <State 8>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_291', firmware/BDT.h:104) [83]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_760', firmware/BDT.h:102) [104]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_761', firmware/BDT.h:102) [105]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_550', firmware/BDT.h:117) [168]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_601', firmware/BDT.h:117) [171]  (0.000 ns)
	'sparsemux' operation 13 bit ('tmp', firmware/BDT.h:118) [172]  (3.205 ns)

 <State 9>: 0.978ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_551', firmware/BDT.h:117) [170]  (0.000 ns)
	'select' operation 13 bit ('agg_result_0', firmware/BDT.h:117) [173]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
