
AVRASM ver. 2.1.30  D:\belajar\TRUI\jajal\jajal 10, 9 12 2013 (uvtron)\List\a.asm Mon Dec 23 21:02:50 2013

D:\belajar\TRUI\jajal\jajal 10, 9 12 2013 (uvtron)\List\a.asm(1057): warning: Register r3 already defined by the .DEF directive
D:\belajar\TRUI\jajal\jajal 10, 9 12 2013 (uvtron)\List\a.asm(1058): warning: Register r6 already defined by the .DEF directive
D:\belajar\TRUI\jajal\jajal 10, 9 12 2013 (uvtron)\List\a.asm(1059): warning: Register r5 already defined by the .DEF directive
D:\belajar\TRUI\jajal\jajal 10, 9 12 2013 (uvtron)\List\a.asm(1060): warning: Register r8 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V2.04.4a Advanced
                 ;(C) Copyright 1998-2009 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type                : ATmega2560
                 ;Program type             : Application
                 ;Clock frequency          : 11.059200 MHz
                 ;Memory model             : Small
                 ;Optimize for             : Size
                 ;(s)printf features       : int, width
                 ;(s)scanf features        : int, width
                 ;External RAM size        : 0
                 ;Data Stack size          : 2048 byte(s)
                 ;Heap size                : 0 byte(s)
                 ;Promote 'char' to 'int'  : Yes
                 ;'char' is unsigned       : Yes
                 ;8 bit enums              : Yes
                 ;global 'const' stored in FLASH: No
                 ;Enhanced core instructions    : On
                 ;Smart register allocation     : On
                 ;Automatic register allocation : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega2560
                 	#pragma AVRPART MEMORY PROG_FLASH 262144
                 	#pragma AVRPART MEMORY EEPROM 4096
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 8192
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x200
                 
                 	.LISTMAC
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU EECR=0x1F
                 	.EQU EEDR=0x20
                 	.EQU EEARL=0x21
                 	.EQU EEARH=0x22
                 	.EQU SPSR=0x2D
                 	.EQU SPDR=0x2E
                 	.EQU SMCR=0x33
                 	.EQU MCUSR=0x34
                 	.EQU MCUCR=0x35
                 	.EQU WDTCSR=0x60
                 	.EQU UCSR0A=0xC0
                 	.EQU UDR0=0xC6
                 	.EQU RAMPZ=0x3B
                 	.EQU EIND=0x3C
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 	.EQU XMCRA=0x74
                 	.EQU XMCRB=0x75
                 	.EQU GPIOR0=0x1E
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X+
                 	LD   R22,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _photon=R3
                 	.DEF __lcd_x=R6
                 	.DEF __lcd_y=R5
                 	.DEF __lcd_maxx=R8
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;INTERRUPT VECTORS
000000 940c 008b 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 01be 	JMP  _ext_int4_isr
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
00002a 940c 0000 	JMP  0x00
00002c 940c 0000 	JMP  0x00
00002e 940c 0000 	JMP  0x00
000030 940c 0000 	JMP  0x00
000032 940c 0000 	JMP  0x00
000034 940c 0000 	JMP  0x00
000036 940c 0000 	JMP  0x00
000038 940c 0000 	JMP  0x00
00003a 940c 0000 	JMP  0x00
00003c 940c 0000 	JMP  0x00
00003e 940c 0000 	JMP  0x00
000040 940c 0000 	JMP  0x00
000042 940c 0000 	JMP  0x00
000044 940c 0000 	JMP  0x00
000046 940c 0000 	JMP  0x00
000048 940c 0000 	JMP  0x00
00004a 940c 0000 	JMP  0x00
00004c 940c 0000 	JMP  0x00
00004e 940c 0000 	JMP  0x00
000050 940c 0000 	JMP  0x00
000052 940c 0000 	JMP  0x00
000054 940c 0000 	JMP  0x00
000056 940c 0000 	JMP  0x00
000058 940c 0000 	JMP  0x00
00005a 940c 0000 	JMP  0x00
00005c 940c 0000 	JMP  0x00
00005e 940c 0000 	JMP  0x00
000060 940c 0000 	JMP  0x00
000062 940c 0000 	JMP  0x00
000064 940c 0000 	JMP  0x00
000066 940c 0000 	JMP  0x00
000068 940c 0000 	JMP  0x00
00006a 940c 0000 	JMP  0x00
00006c 940c 0000 	JMP  0x00
00006e 940c 0000 	JMP  0x00
000070 940c 0000 	JMP  0x00
                 
                 _0x20000:
000072 2020
000073 4441
000074 2041
000075 5041      	.DB  0x20,0x20,0x41,0x44,0x41,0x20,0x41,0x50
000076 0049
000077 2020
000078 4954
000079 4144      	.DB  0x49,0x0,0x20,0x20,0x54,0x49,0x44,0x41
00007a 204b
00007b 4441
00007c 2041
00007d 5041      	.DB  0x4B,0x20,0x41,0x44,0x41,0x20,0x41,0x50
00007e 0049      	.DB  0x49,0x0
                 _0x200005F:
D:\belajar\TRUI\jajal\jajal 10, 9 12 2013 (uvtron)\List\a.asm(1130): warning: .cseg .db misalignment - padding zero byte
00007f 0001      	.DB  0x1
                 _0x2000000:
000080 4e2d
000081 4e41
D:\belajar\TRUI\jajal\jajal 10, 9 12 2013 (uvtron)\List\a.asm(1132): warning: .cseg .db misalignment - padding zero byte
000082 0000      	.DB  0x2D,0x4E,0x41,0x4E,0x0
                 _0x2020003:
000083 c080      	.DB  0x80,0xC0
                 
                 __GLOBAL_INI_TBL:
000084 0001      	.DW  0x01
000085 0a00      	.DW  __seed_G100
000086 00fe      	.DW  _0x200005F*2
                 
000087 0002      	.DW  0x02
000088 0a04      	.DW  __base_y_G101
000089 0106      	.DW  _0x2020003*2
                 
                 _0xFFFFFFFF:
00008a 0000      	.DW  0
                 
                 __RESET:
00008b 94f8      	CLI
00008c 27ee      	CLR  R30
00008d bbef      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00008e e0f1      	LDI  R31,1
00008f bff5      	OUT  MCUCR,R31
000090 bfe5      	OUT  MCUCR,R30
000091 93e0 0074 	STS  XMCRA,R30
000093 93e0 0075 	STS  XMCRB,R30
                 
                 ;DISABLE WATCHDOG
000095 e1f8      	LDI  R31,0x18
000096 95a8      	WDR
000097 b7a4      	IN   R26,MCUSR
000098 7fa7      	CBR  R26,8
000099 bfa4      	OUT  MCUSR,R26
00009a 93f0 0060 	STS  WDTCSR,R31
00009c 93e0 0060 	STS  WDTCSR,R30
                 
                 ;CLEAR R2-R14
00009e e08d      	LDI  R24,(14-2)+1
00009f e0a2      	LDI  R26,2
0000a0 27bb      	CLR  R27
                 __CLEAR_REG:
0000a1 93ed      	ST   X+,R30
0000a2 958a      	DEC  R24
0000a3 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
0000a4 e080      	LDI  R24,LOW(0x2000)
0000a5 e290      	LDI  R25,HIGH(0x2000)
0000a6 e0a0      	LDI  R26,LOW(0x200)
0000a7 e0b2      	LDI  R27,HIGH(0x200)
                 __CLEAR_SRAM:
0000a8 93ed      	ST   X+,R30
0000a9 9701      	SBIW R24,1
0000aa f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
0000ab e0e8      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
0000ac e0f1      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
0000ad 9185      	LPM  R24,Z+
0000ae 9195      	LPM  R25,Z+
0000af 9700      	SBIW R24,0
0000b0 f061      	BREQ __GLOBAL_INI_END
0000b1 91a5      	LPM  R26,Z+
0000b2 91b5      	LPM  R27,Z+
0000b3 9005      	LPM  R0,Z+
0000b4 9015      	LPM  R1,Z+
0000b5 01bf      	MOVW R22,R30
0000b6 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
0000b7 9005      	LPM  R0,Z+
0000b8 920d      	ST   X+,R0
0000b9 9701      	SBIW R24,1
0000ba f7e1      	BRNE __GLOBAL_INI_LOOP
0000bb 01fb      	MOVW R30,R22
0000bc cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
0000bd bf8b      	OUT  RAMPZ,R24
                 
0000be bf8c      	OUT  EIND,R24
                 
                 ;GPIOR0 INITIALIZATION
0000bf e0e0      	LDI  R30,0x00
0000c0 bbee      	OUT  GPIOR0,R30
                 
                 ;STACK POINTER INITIALIZATION
0000c1 efef      	LDI  R30,LOW(0x21FF)
0000c2 bfed      	OUT  SPL,R30
0000c3 e2e1      	LDI  R30,HIGH(0x21FF)
0000c4 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
0000c5 e0c0      	LDI  R28,LOW(0xA00)
0000c6 e0da      	LDI  R29,HIGH(0xA00)
                 
0000c7 940c 00c9 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0xA00
                 
                 	.CSEG
                 ;/*****************************************************
                 ;This program was produced by the
                 ;CodeWizardAVR V2.04.4a Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2009 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 12/9/2013
                 ;Author  : NeVaDa
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega2560
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 11.059200 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 2048
                 ;*****************************************************/
                 ;
                 ;#include <mega2560.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x01
                 	.EQU __sm_mask=0x0E
                 	.EQU __sm_powerdown=0x04
                 	.EQU __sm_powersave=0x06
                 	.EQU __sm_standby=0x0C
                 	.EQU __sm_ext_standby=0x0E
                 	.EQU __sm_adc_noise_red=0x02
                 	.SET power_ctrl_reg=smcr
                 	#endif
                 ;#include <delay.h>
                 ;#include <stdlib.h>
                 ;#include "uvtron.h"
                 ;
                 ;// Alphanumeric LCD Module functions
                 ;#asm
                    .equ __lcd_port=0x08 ;PORTC
                 ; 0000 0020 #endasm
                 ;#include <lcd.h>
                 ;
                 ;// Declare your global variables here
                 ;
                 ;void main(void)
                 ; 0000 0026 {
                 
                 	.CSEG
                 _main:
                 ; 0000 0027 // Declare your local variables here
                 ; 0000 0028 
                 ; 0000 0029 // Crystal Oscillator division factor: 1
                 ; 0000 002A #pragma optsize-
                 ; 0000 002B CLKPR=0x80;
0000c9 e8e0      	LDI  R30,LOW(128)
0000ca 93e0 0061 	STS  97,R30
                 ; 0000 002C CLKPR=0x00;
0000cc e0e0      	LDI  R30,LOW(0)
0000cd 93e0 0061 	STS  97,R30
                 ; 0000 002D #ifdef _OPTIMIZE_SIZE_
                 ; 0000 002E #pragma optsize+
                 ; 0000 002F #endif
                 ; 0000 0030 
                 ; 0000 0031 // Input/Output Ports initialization
                 ; 0000 0032 // Port A initialization
                 ; 0000 0033 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0034 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0035 PORTA=0x00;
0000cf b9e2      	OUT  0x2,R30
                 ; 0000 0036 DDRA=0x00;
0000d0 b9e1      	OUT  0x1,R30
                 ; 0000 0037 
                 ; 0000 0038 // Port B initialization
                 ; 0000 0039 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 003A // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 003B PORTB=0x00;
0000d1 b9e5      	OUT  0x5,R30
                 ; 0000 003C DDRB=0x00;
0000d2 b9e4      	OUT  0x4,R30
                 ; 0000 003D 
                 ; 0000 003E // Port C initialization
                 ; 0000 003F // Func7=Out Func6=Out Func5=Out Func4=Out Func3=Out Func2=Out Func1=Out Func0=Out
                 ; 0000 0040 // State7=0 State6=0 State5=0 State4=0 State3=0 State2=0 State1=0 State0=0
                 ; 0000 0041 PORTC=0x00;
0000d3 b9e8      	OUT  0x8,R30
                 ; 0000 0042 DDRC=0xFF;
0000d4 efef      	LDI  R30,LOW(255)
0000d5 b9e7      	OUT  0x7,R30
                 ; 0000 0043 
                 ; 0000 0044 // Port D initialization
                 ; 0000 0045 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0046 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0047 PORTD=0x00;
0000d6 e0e0      	LDI  R30,LOW(0)
0000d7 b9eb      	OUT  0xB,R30
                 ; 0000 0048 DDRD=0x00;
0000d8 b9ea      	OUT  0xA,R30
                 ; 0000 0049 
                 ; 0000 004A // Port E initialization
                 ; 0000 004B // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 004C // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 004D PORTE=0x00;
0000d9 b9ee      	OUT  0xE,R30
                 ; 0000 004E DDRE=0x00;
0000da b9ed      	OUT  0xD,R30
                 ; 0000 004F 
                 ; 0000 0050 // Port F initialization
                 ; 0000 0051 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0052 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0053 PORTF=0x00;
0000db bbe1      	OUT  0x11,R30
                 ; 0000 0054 DDRF=0x00;
0000dc bbe0      	OUT  0x10,R30
                 ; 0000 0055 
                 ; 0000 0056 // Port G initialization
                 ; 0000 0057 // Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0058 // State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0059 PORTG=0x00;
0000dd bbe4      	OUT  0x14,R30
                 ; 0000 005A DDRG=0x00;
0000de bbe3      	OUT  0x13,R30
                 ; 0000 005B 
                 ; 0000 005C // Port H initialization
                 ; 0000 005D // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 005E // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 005F PORTH=0x00;
0000df 93e0 0102 	STS  258,R30
                 ; 0000 0060 DDRH=0x00;
0000e1 93e0 0101 	STS  257,R30
                 ; 0000 0061 
                 ; 0000 0062 // Port J initialization
                 ; 0000 0063 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0064 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0065 PORTJ=0x00;
0000e3 93e0 0105 	STS  261,R30
                 ; 0000 0066 DDRJ=0x00;
0000e5 93e0 0104 	STS  260,R30
                 ; 0000 0067 
                 ; 0000 0068 // Port K initialization
                 ; 0000 0069 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 006A // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 006B PORTK=0x00;
0000e7 93e0 0108 	STS  264,R30
                 ; 0000 006C DDRK=0x00;
0000e9 93e0 0107 	STS  263,R30
                 ; 0000 006D 
                 ; 0000 006E // Port L initialization
                 ; 0000 006F // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0070 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0071 PORTL=0x00;
0000eb 93e0 010b 	STS  267,R30
                 ; 0000 0072 DDRL=0x00;
0000ed 93e0 010a 	STS  266,R30
                 ; 0000 0073 
                 ; 0000 0074 // Timer/Counter 0 initialization
                 ; 0000 0075 // Clock source: System Clock
                 ; 0000 0076 // Clock value: Timer 0 Stopped
                 ; 0000 0077 // Mode: Normal top=FFh
                 ; 0000 0078 // OC0A output: Disconnected
                 ; 0000 0079 // OC0B output: Disconnected
                 ; 0000 007A TCCR0A=0x00;
0000ef bde4      	OUT  0x24,R30
                 ; 0000 007B TCCR0B=0x00;
0000f0 bde5      	OUT  0x25,R30
                 ; 0000 007C TCNT0=0x00;
0000f1 bde6      	OUT  0x26,R30
                 ; 0000 007D OCR0A=0x00;
0000f2 bde7      	OUT  0x27,R30
                 ; 0000 007E OCR0B=0x00;
0000f3 bde8      	OUT  0x28,R30
                 ; 0000 007F 
                 ; 0000 0080 // Timer/Counter 1 initialization
                 ; 0000 0081 // Clock source: System Clock
                 ; 0000 0082 // Clock value: Timer1 Stopped
                 ; 0000 0083 // Mode: Normal top=FFFFh
                 ; 0000 0084 // OC1A output: Discon.
                 ; 0000 0085 // OC1B output: Discon.
                 ; 0000 0086 // OC1C output: Discon.
                 ; 0000 0087 // Noise Canceler: Off
                 ; 0000 0088 // Input Capture on Falling Edge
                 ; 0000 0089 // Timer1 Overflow Interrupt: Off
                 ; 0000 008A // Input Capture Interrupt: Off
                 ; 0000 008B // Compare A Match Interrupt: Off
                 ; 0000 008C // Compare B Match Interrupt: Off
                 ; 0000 008D // Compare C Match Interrupt: Off
                 ; 0000 008E TCCR1A=0x00;
0000f4 93e0 0080 	STS  128,R30
                 ; 0000 008F TCCR1B=0x00;
0000f6 93e0 0081 	STS  129,R30
                 ; 0000 0090 TCNT1H=0x00;
0000f8 93e0 0085 	STS  133,R30
                 ; 0000 0091 TCNT1L=0x00;
0000fa 93e0 0084 	STS  132,R30
                 ; 0000 0092 ICR1H=0x00;
0000fc 93e0 0087 	STS  135,R30
                 ; 0000 0093 ICR1L=0x00;
0000fe 93e0 0086 	STS  134,R30
                 ; 0000 0094 OCR1AH=0x00;
000100 93e0 0089 	STS  137,R30
                 ; 0000 0095 OCR1AL=0x00;
000102 93e0 0088 	STS  136,R30
                 ; 0000 0096 OCR1BH=0x00;
000104 93e0 008b 	STS  139,R30
                 ; 0000 0097 OCR1BL=0x00;
000106 93e0 008a 	STS  138,R30
                 ; 0000 0098 OCR1CH=0x00;
000108 93e0 008d 	STS  141,R30
                 ; 0000 0099 OCR1CL=0x00;
00010a 93e0 008c 	STS  140,R30
                 ; 0000 009A 
                 ; 0000 009B // Timer/Counter 2 initialization
                 ; 0000 009C // Clock source: System Clock
                 ; 0000 009D // Clock value: Timer2 Stopped
                 ; 0000 009E // Mode: Normal top=FFh
                 ; 0000 009F // OC2A output: Disconnected
                 ; 0000 00A0 // OC2B output: Disconnected
                 ; 0000 00A1 ASSR=0x00;
00010c 93e0 00b6 	STS  182,R30
                 ; 0000 00A2 TCCR2A=0x00;
00010e 93e0 00b0 	STS  176,R30
                 ; 0000 00A3 TCCR2B=0x00;
000110 93e0 00b1 	STS  177,R30
                 ; 0000 00A4 TCNT2=0x00;
000112 93e0 00b2 	STS  178,R30
                 ; 0000 00A5 OCR2A=0x00;
000114 93e0 00b3 	STS  179,R30
                 ; 0000 00A6 OCR2B=0x00;
000116 93e0 00b4 	STS  180,R30
                 ; 0000 00A7 
                 ; 0000 00A8 // Timer/Counter 3 initialization
                 ; 0000 00A9 // Clock source: System Clock
                 ; 0000 00AA // Clock value: Timer3 Stopped
                 ; 0000 00AB // Mode: Normal top=FFFFh
                 ; 0000 00AC // OC3A output: Discon.
                 ; 0000 00AD // OC3B output: Discon.
                 ; 0000 00AE // OC3C output: Discon.
                 ; 0000 00AF // Noise Canceler: Off
                 ; 0000 00B0 // Input Capture on Falling Edge
                 ; 0000 00B1 // Timer3 Overflow Interrupt: Off
                 ; 0000 00B2 // Input Capture Interrupt: Off
                 ; 0000 00B3 // Compare A Match Interrupt: Off
                 ; 0000 00B4 // Compare B Match Interrupt: Off
                 ; 0000 00B5 // Compare C Match Interrupt: Off
                 ; 0000 00B6 TCCR3A=0x00;
000118 93e0 0090 	STS  144,R30
                 ; 0000 00B7 TCCR3B=0x00;
00011a 93e0 0091 	STS  145,R30
                 ; 0000 00B8 TCNT3H=0x00;
00011c 93e0 0095 	STS  149,R30
                 ; 0000 00B9 TCNT3L=0x00;
00011e 93e0 0094 	STS  148,R30
                 ; 0000 00BA ICR3H=0x00;
000120 93e0 0097 	STS  151,R30
                 ; 0000 00BB ICR3L=0x00;
000122 93e0 0096 	STS  150,R30
                 ; 0000 00BC OCR3AH=0x00;
000124 93e0 0099 	STS  153,R30
                 ; 0000 00BD OCR3AL=0x00;
000126 93e0 0098 	STS  152,R30
                 ; 0000 00BE OCR3BH=0x00;
000128 93e0 009b 	STS  155,R30
                 ; 0000 00BF OCR3BL=0x00;
00012a 93e0 009a 	STS  154,R30
                 ; 0000 00C0 OCR3CH=0x00;
00012c 93e0 009d 	STS  157,R30
                 ; 0000 00C1 OCR3CL=0x00;
00012e 93e0 009c 	STS  156,R30
                 ; 0000 00C2 
                 ; 0000 00C3 // Timer/Counter 4 initialization
                 ; 0000 00C4 // Clock source: System Clock
                 ; 0000 00C5 // Clock value: Timer4 Stopped
                 ; 0000 00C6 // Mode: Normal top=FFFFh
                 ; 0000 00C7 // OC4A output: Discon.
                 ; 0000 00C8 // OC4B output: Discon.
                 ; 0000 00C9 // OC4C output: Discon.
                 ; 0000 00CA // Noise Canceler: Off
                 ; 0000 00CB // Input Capture on Falling Edge
                 ; 0000 00CC // Timer4 Overflow Interrupt: Off
                 ; 0000 00CD // Input Capture Interrupt: Off
                 ; 0000 00CE // Compare A Match Interrupt: Off
                 ; 0000 00CF // Compare B Match Interrupt: Off
                 ; 0000 00D0 // Compare C Match Interrupt: Off
                 ; 0000 00D1 TCCR4A=0x00;
000130 93e0 00a0 	STS  160,R30
                 ; 0000 00D2 TCCR4B=0x00;
000132 93e0 00a1 	STS  161,R30
                 ; 0000 00D3 TCNT4H=0x00;
000134 93e0 00a5 	STS  165,R30
                 ; 0000 00D4 TCNT4L=0x00;
000136 93e0 00a4 	STS  164,R30
                 ; 0000 00D5 ICR4H=0x00;
000138 93e0 00a7 	STS  167,R30
                 ; 0000 00D6 ICR4L=0x00;
00013a 93e0 00a6 	STS  166,R30
                 ; 0000 00D7 OCR4AH=0x00;
00013c 93e0 00a9 	STS  169,R30
                 ; 0000 00D8 OCR4AL=0x00;
00013e 93e0 00a8 	STS  168,R30
                 ; 0000 00D9 OCR4BH=0x00;
000140 93e0 00ab 	STS  171,R30
                 ; 0000 00DA OCR4BL=0x00;
000142 93e0 00aa 	STS  170,R30
                 ; 0000 00DB OCR4CH=0x00;
000144 93e0 00ad 	STS  173,R30
                 ; 0000 00DC OCR4CL=0x00;
000146 93e0 00ac 	STS  172,R30
                 ; 0000 00DD 
                 ; 0000 00DE // Timer/Counter 5 initialization
                 ; 0000 00DF // Clock source: System Clock
                 ; 0000 00E0 // Clock value: Timer5 Stopped
                 ; 0000 00E1 // Mode: Normal top=FFFFh
                 ; 0000 00E2 // OC5A output: Discon.
                 ; 0000 00E3 // OC5B output: Discon.
                 ; 0000 00E4 // OC5C output: Discon.
                 ; 0000 00E5 // Noise Canceler: Off
                 ; 0000 00E6 // Input Capture on Falling Edge
                 ; 0000 00E7 // Timer5 Overflow Interrupt: Off
                 ; 0000 00E8 // Input Capture Interrupt: Off
                 ; 0000 00E9 // Compare A Match Interrupt: Off
                 ; 0000 00EA // Compare B Match Interrupt: Off
                 ; 0000 00EB // Compare C Match Interrupt: Off
                 ; 0000 00EC TCCR5A=0x00;
000148 93e0 0120 	STS  288,R30
                 ; 0000 00ED TCCR5B=0x00;
00014a 93e0 0121 	STS  289,R30
                 ; 0000 00EE TCNT5H=0x00;
00014c 93e0 0125 	STS  293,R30
                 ; 0000 00EF TCNT5L=0x00;
00014e 93e0 0124 	STS  292,R30
                 ; 0000 00F0 ICR5H=0x00;
000150 93e0 0127 	STS  295,R30
                 ; 0000 00F1 ICR5L=0x00;
000152 93e0 0126 	STS  294,R30
                 ; 0000 00F2 OCR5AH=0x00;
000154 93e0 0129 	STS  297,R30
                 ; 0000 00F3 OCR5AL=0x00;
000156 93e0 0128 	STS  296,R30
                 ; 0000 00F4 OCR5BH=0x00;
000158 93e0 012b 	STS  299,R30
                 ; 0000 00F5 OCR5BL=0x00;
00015a 93e0 012a 	STS  298,R30
                 ; 0000 00F6 OCR5CH=0x00;
00015c 93e0 012d 	STS  301,R30
                 ; 0000 00F7 OCR5CL=0x00;
00015e 93e0 012c 	STS  300,R30
                 ; 0000 00F8 
                 ; 0000 00F9 // External Interrupt(s) initialization
                 ; 0000 00FA // INT0: Off
                 ; 0000 00FB // INT1: Off
                 ; 0000 00FC // INT2: Off
                 ; 0000 00FD // INT3: Off
                 ; 0000 00FE // INT4: Off
                 ; 0000 00FF // INT5: Off
                 ; 0000 0100 // INT6: Off
                 ; 0000 0101 // INT7: Off
                 ; 0000 0102 EICRA=0x00;
000160 940e 02ea 	CALL SUBOPT_0x0
                 ; 0000 0103 EICRB=0x00;
                 ; 0000 0104 EIMSK=0x00;
                 ; 0000 0105 // PCINT0 interrupt: Off
                 ; 0000 0106 // PCINT1 interrupt: Off
                 ; 0000 0107 // PCINT2 interrupt: Off
                 ; 0000 0108 // PCINT3 interrupt: Off
                 ; 0000 0109 // PCINT4 interrupt: Off
                 ; 0000 010A // PCINT5 interrupt: Off
                 ; 0000 010B // PCINT6 interrupt: Off
                 ; 0000 010C // PCINT7 interrupt: Off
                 ; 0000 010D // PCINT8 interrupt: Off
                 ; 0000 010E // PCINT9 interrupt: Off
                 ; 0000 010F // PCINT10 interrupt: Off
                 ; 0000 0110 // PCINT11 interrupt: Off
                 ; 0000 0111 // PCINT12 interrupt: Off
                 ; 0000 0112 // PCINT13 interrupt: Off
                 ; 0000 0113 // PCINT14 interrupt: Off
                 ; 0000 0114 // PCINT15 interrupt: Off
                 ; 0000 0115 // PCINT16 interrupt: Off
                 ; 0000 0116 // PCINT17 interrupt: Off
                 ; 0000 0117 // PCINT18 interrupt: Off
                 ; 0000 0118 // PCINT19 interrupt: Off
                 ; 0000 0119 // PCINT20 interrupt: Off
                 ; 0000 011A // PCINT21 interrupt: Off
                 ; 0000 011B // PCINT22 interrupt: Off
                 ; 0000 011C // PCINT23 interrupt: Off
                 ; 0000 011D PCMSK0=0x00;
000162 e0e0      	LDI  R30,LOW(0)
000163 93e0 006b 	STS  107,R30
                 ; 0000 011E PCMSK1=0x00;
000165 93e0 006c 	STS  108,R30
                 ; 0000 011F PCMSK2=0x00;
000167 93e0 006d 	STS  109,R30
                 ; 0000 0120 PCICR=0x00;
000169 93e0 0068 	STS  104,R30
                 ; 0000 0121 
                 ; 0000 0122 // Timer/Counter 0 Interrupt(s) initialization
                 ; 0000 0123 TIMSK0=0x00;
00016b 93e0 006e 	STS  110,R30
                 ; 0000 0124 // Timer/Counter 1 Interrupt(s) initialization
                 ; 0000 0125 TIMSK1=0x00;
00016d 93e0 006f 	STS  111,R30
                 ; 0000 0126 // Timer/Counter 2 Interrupt(s) initialization
                 ; 0000 0127 TIMSK2=0x00;
00016f 93e0 0070 	STS  112,R30
                 ; 0000 0128 // Timer/Counter 3 Interrupt(s) initialization
                 ; 0000 0129 TIMSK3=0x00;
000171 93e0 0071 	STS  113,R30
                 ; 0000 012A // Timer/Counter 4 Interrupt(s) initialization
                 ; 0000 012B TIMSK4=0x00;
000173 93e0 0072 	STS  114,R30
                 ; 0000 012C // Timer/Counter 5 Interrupt(s) initialization
                 ; 0000 012D TIMSK5=0x00;
000175 93e0 0073 	STS  115,R30
                 ; 0000 012E 
                 ; 0000 012F // Analog Comparator initialization
                 ; 0000 0130 // Analog Comparator: Off
                 ; 0000 0131 // Analog Comparator Input Capture by Timer/Counter 1: Off
                 ; 0000 0132 ACSR=0x80;
000177 e8e0      	LDI  R30,LOW(128)
000178 bfe0      	OUT  0x30,R30
                 ; 0000 0133 ADCSRB=0x00;
000179 e0e0      	LDI  R30,LOW(0)
00017a 93e0 007b 	STS  123,R30
                 ; 0000 0134 
                 ; 0000 0135 // LCD module initialization
                 ; 0000 0136 lcd_init(16);
00017c e1e0      	LDI  R30,LOW(16)
00017d 93ea      	ST   -Y,R30
00017e 940e 02b6 	CALL _lcd_init
                 ; 0000 0137 
                 ; 0000 0138 while (1)
                 _0x3:
                 ; 0000 0139     {
                 ; 0000 013A      uvtronInit();
000180 d007      	RCALL _uvtronInit
                 ; 0000 013B      uvtronScan(2000);
000181 ede0      	LDI  R30,LOW(2000)
000182 e0f7      	LDI  R31,HIGH(2000)
000183 93fa      	ST   -Y,R31
000184 93ea      	ST   -Y,R30
000185 d012      	RCALL _uvtronScan
                 ; 0000 013C     };
000186 cff9      	RJMP _0x3
                 ; 0000 013D }
                 _0x6:
000187 cfff      	RJMP _0x6
                 ;/**
                 ;@auth:grafika j
                 ;@lastUpdate: 22 mar
                 ;@desc:
                 ;*/
                 ;#include "uvtron.h"
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 ;//#include "tpa81.h"
                 ;//#include "main_master.h"
                 ;
                 ;#include <lcd.h>
                 ;#include <delay.h>
                 ;#include <stdlib.h>
                 ;
                 ;unsigned char lcd[15];
                 ;int photon;
                 ;
                 ;void uvtronInit()
                 ; 0001 0012 {
                 
                 	.CSEG
                 _uvtronInit:
                 ; 0001 0013    DDRD.7 = 0;
000188 9857      	CBI  0xA,7
                 ; 0001 0014    PORTD.7 = 1;
000189 9a5f      	SBI  0xB,7
                 ; 0001 0015 }
00018a 9508      	RET
                 ;
                 ;void uvtronOn()
                 ; 0001 0018 {
                 _uvtronOn:
                 ; 0001 0019 // External Interrupt(s) initialization
                 ; 0001 001A // INT0: Off
                 ; 0001 001B // INT1: Off
                 ; 0001 001C // INT2: Off
                 ; 0001 001D // INT3: Off
                 ; 0001 001E // INT4: On
                 ; 0001 001F // INT4 Mode: Falling Edge
                 ; 0001 0020 // INT5: Off
                 ; 0001 0021 // INT6: Off
                 ; 0001 0022 // INT7: Off
                 ; 0001 0023 EICRA=0x00;
00018b e0e0      	LDI  R30,LOW(0)
00018c 93e0 0069 	STS  105,R30
                 ; 0001 0024 EICRB=0x02;
00018e e0e2      	LDI  R30,LOW(2)
00018f 93e0 006a 	STS  106,R30
                 ; 0001 0025 EIMSK=0x10;
000191 e1e0      	LDI  R30,LOW(16)
000192 bbed      	OUT  0x1D,R30
                 ; 0001 0026 EIFR=0x10;
000193 bbec      	OUT  0x1C,R30
                 ; 0001 0027 }
000194 9508      	RET
                 ;
                 ;void uvtronOff()
                 ; 0001 002A {
                 _uvtronOff:
                 ; 0001 002B  // External Interrupt(s) initialization
                 ; 0001 002C // INT0: Off
                 ; 0001 002D // INT1: Off
                 ; 0001 002E // INT2: Off
                 ; 0001 002F // INT3: Off
                 ; 0001 0030 // INT4: Off
                 ; 0001 0031 // INT5: Off
                 ; 0001 0032 // INT6: Off
                 ; 0001 0033 // INT7: Off
                 ; 0001 0034 EICRA=0x00;
000195 940e 02ea 	CALL SUBOPT_0x0
                 ; 0001 0035 EICRB=0x00;
                 ; 0001 0036 EIMSK=0x00;
                 ; 0001 0037 
                 ; 0001 0038 }
000197 9508      	RET
                 ;// this function use for waiting the pulse from UVTRON
                 ;bool uvtronScan(unsigned int time)
                 ; 0001 003B {
                 _uvtronScan:
                 ; 0001 003C     char lcd[15];
                 ; 0001 003D 
                 ; 0001 003E 
                 ; 0001 003F    photon=0;
000198 972f      	SBIW R28,15
                 ;	time -> Y+15
                 ;	lcd -> Y+0
000199 2433      	CLR  R3
00019a 2444      	CLR  R4
                 ; 0001 0040    uvtronOn();
00019b dfef      	RCALL _uvtronOn
                 ; 0001 0041    delay_ms(time);
00019c 85ef      	LDD  R30,Y+15
00019d 89f8      	LDD  R31,Y+15+1
00019e 940e 02f1 	CALL SUBOPT_0x1
                 ; 0001 0042    uvtronOff();
                 ; 0001 0043    lcd_clear();
0001a0 940e 0259 	CALL _lcd_clear
                 ; 0001 0044 
                 ; 0001 0045    if(photon>3){
0001a2 e0e3      	LDI  R30,LOW(3)
0001a3 e0f0      	LDI  R31,HIGH(3)
0001a4 15e3      	CP   R30,R3
0001a5 05f4      	CPC  R31,R4
0001a6 f454      	BRGE _0x20007
                 ; 0001 0046 
                 ; 0001 0047         lcd_putsf("  ADA API");
                +
0001a7 eee4     +LDI R30 , LOW ( 2 * _0x20000 + ( 0 ) )
0001a8 e0f0     +LDI R31 , HIGH ( 2 * _0x20000 + ( 0 ) )
                 	__POINTW1FN _0x20000,0
0001a9 940e 02f7 	CALL SUBOPT_0x2
                 ; 0001 0048         delay_ms(500);
0001ab 940e 02f1 	CALL SUBOPT_0x1
                 ; 0001 0049         //photon=0;
                 ; 0001 004A         uvtronOff();
                 ; 0001 004B        itoa(photon,lcd);
0001ad 940e 02fe 	CALL SUBOPT_0x3
                 ; 0001 004C        lcd_gotoxy(0,0);
                 ; 0001 004D        lcd_puts(lcd);
                 ; 0001 004E        //photon=0;
                 ; 0001 004F 
                 ; 0001 0050        return 1;
0001af e0e1      	LDI  R30,LOW(1)
0001b0 c00b      	RJMP _0x20A0003
                 ; 0001 0051    }
                 ; 0001 0052    else {
                 _0x20007:
                 ; 0001 0053 
                 ; 0001 0054        lcd_putsf("  TIDAK ADA API");
                +
0001b1 eeee     +LDI R30 , LOW ( 2 * _0x20000 + ( 10 ) )
0001b2 e0f0     +LDI R31 , HIGH ( 2 * _0x20000 + ( 10 ) )
                 	__POINTW1FN _0x20000,10
0001b3 940e 02f7 	CALL SUBOPT_0x2
                 ; 0001 0055        delay_ms(500);
0001b5 93fa      	ST   -Y,R31
0001b6 93ea      	ST   -Y,R30
0001b7 940e 031b 	CALL _delay_ms
                 ; 0001 0056        //photon=0;
                 ; 0001 0057         itoa(photon,lcd);
0001b9 940e 02fe 	CALL SUBOPT_0x3
                 ; 0001 0058        lcd_gotoxy(0,0);
                 ; 0001 0059        lcd_puts(lcd);
                 ; 0001 005A        //photon=0;
                 ; 0001 005B 
                 ; 0001 005C         return 0;
0001bb e0e0      	LDI  R30,LOW(0)
                 ; 0001 005D   }
                 ; 0001 005E 
                 ; 0001 005F }
                 _0x20A0003:
0001bc 9661      	ADIW R28,17
0001bd 9508      	RET
                 ;
                 ;// External Interrupt 4 service routine
                 ;interrupt [EXT_INT4] void ext_int4_isr(void)
                 ; 0001 0063 {
                 _ext_int4_isr:
0001be 920a      	ST   -Y,R0
0001bf 921a      	ST   -Y,R1
0001c0 92fa      	ST   -Y,R15
0001c1 936a      	ST   -Y,R22
0001c2 937a      	ST   -Y,R23
0001c3 938a      	ST   -Y,R24
0001c4 939a      	ST   -Y,R25
0001c5 93aa      	ST   -Y,R26
0001c6 93ba      	ST   -Y,R27
0001c7 93ea      	ST   -Y,R30
0001c8 93fa      	ST   -Y,R31
0001c9 b7ef      	IN   R30,SREG
0001ca 93ea      	ST   -Y,R30
                 ; 0001 0064 // Place your code here
                 ; 0001 0065 
                 ; 0001 0066 
                 ; 0001 0067         photon++;
0001cb e0e1      	LDI  R30,LOW(1)
0001cc e0f0      	LDI  R31,HIGH(1)
                +
0001cd 0e3e     +ADD R3 , R30
0001ce 1e4f     +ADC R4 , R31
                 	__ADDWRR 3,4,30,31
                 ; 0001 0068         uvtronOn();
0001cf dfbb      	RCALL _uvtronOn
                 ; 0001 0069 
                 ; 0001 006A }
0001d0 91e9      	LD   R30,Y+
0001d1 bfef      	OUT  SREG,R30
0001d2 91f9      	LD   R31,Y+
0001d3 91e9      	LD   R30,Y+
0001d4 91b9      	LD   R27,Y+
0001d5 91a9      	LD   R26,Y+
0001d6 9199      	LD   R25,Y+
0001d7 9189      	LD   R24,Y+
0001d8 9179      	LD   R23,Y+
0001d9 9169      	LD   R22,Y+
0001da 90f9      	LD   R15,Y+
0001db 9019      	LD   R1,Y+
0001dc 9009      	LD   R0,Y+
0001dd 9518      	RETI
                 ;
                 ;
                 ;
                 
                 	.CSEG
                 _itoa:
0001de 91a9          ld   r26,y+
0001df 91b9          ld   r27,y+
0001e0 91e9          ld   r30,y+
0001e1 91f9          ld   r31,y+
0001e2 9630          adiw r30,0
0001e3 f42a          brpl __itoa0
0001e4 95e0          com  r30
0001e5 95f0          com  r31
0001e6 9631          adiw r30,1
0001e7 e26d          ldi  r22,'-'
0001e8 936d          st   x+,r22
                 __itoa0:
0001e9 94e8          clt
0001ea e180          ldi  r24,low(10000)
0001eb e297          ldi  r25,high(10000)
0001ec d00d          rcall __itoa1
0001ed ee88          ldi  r24,low(1000)
0001ee e093          ldi  r25,high(1000)
0001ef d00a          rcall __itoa1
0001f0 e684          ldi  r24,100
0001f1 2799          clr  r25
0001f2 d007          rcall __itoa1
0001f3 e08a          ldi  r24,10
0001f4 d005          rcall __itoa1
0001f5 2f6e          mov  r22,r30
0001f6 d010          rcall __itoa5
0001f7 2766          clr  r22
0001f8 936c          st   x,r22
0001f9 9508          ret
                 
                 __itoa1:
0001fa 2766          clr	 r22
                 __itoa2:
0001fb 17e8          cp   r30,r24
0001fc 07f9          cpc  r31,r25
0001fd f020          brlo __itoa3
0001fe 9563          inc  r22
0001ff 1be8          sub  r30,r24
000200 0bf9          sbc  r31,r25
000201 f7c9          brne __itoa2
                 __itoa3:
000202 2366          tst  r22
000203 f411          brne __itoa4
000204 f016          brts __itoa5
000205 9508          ret
                 __itoa4:
000206 9468          set
                 __itoa5:
000207 5d60          subi r22,-0x30
000208 936d          st   x+,r22
000209 9508          ret
                 
                 	.DSEG
                 
                 	.CSEG
                     .equ __lcd_direction=__lcd_port-1
                     .equ __lcd_pin=__lcd_port-2
                     .equ __lcd_rs=0
                     .equ __lcd_rd=1
                     .equ __lcd_enable=2
                     .equ __lcd_busy_flag=7
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_delay_G101:
00020a e0ff          ldi   r31,15
                 __lcd_delay0:
00020b 95fa          dec   r31
00020c f7f1          brne  __lcd_delay0
00020d 9508      	RET
                 __lcd_ready:
00020e b1a7          in    r26,__lcd_direction
00020f 70af          andi  r26,0xf                 ;set as input
000210 b9a7          out   __lcd_direction,r26
000211 9a41          sbi   __lcd_port,__lcd_rd     ;RD=1
000212 9840          cbi   __lcd_port,__lcd_rs     ;RS=0
                 __lcd_busy:
000213 dff6      	RCALL __lcd_delay_G101
000214 9a42          sbi   __lcd_port,__lcd_enable ;EN=1
000215 dff4      	RCALL __lcd_delay_G101
000216 b1a6          in    r26,__lcd_pin
000217 9842          cbi   __lcd_port,__lcd_enable ;EN=0
000218 dff1      	RCALL __lcd_delay_G101
000219 9a42          sbi   __lcd_port,__lcd_enable ;EN=1
00021a dfef      	RCALL __lcd_delay_G101
00021b 9842          cbi   __lcd_port,__lcd_enable ;EN=0
00021c fda7          sbrc  r26,__lcd_busy_flag
00021d cff5          rjmp  __lcd_busy
00021e 9508      	RET
                 __lcd_write_nibble_G101:
00021f 7fa0          andi  r26,0xf0
000220 2bab          or    r26,r27
000221 b9a8          out   __lcd_port,r26          ;write
000222 9a42          sbi   __lcd_port,__lcd_enable ;EN=1
000223 940e 020a 	CALL __lcd_delay_G101
000225 9842          cbi   __lcd_port,__lcd_enable ;EN=0
000226 940e 020a 	CALL __lcd_delay_G101
000228 9508      	RET
                 __lcd_write_data:
000229 9841          cbi  __lcd_port,__lcd_rd 	  ;RD=0
00022a b1a7          in    r26,__lcd_direction
00022b 6fa7          ori   r26,0xf0 | (1<<__lcd_rs) | (1<<__lcd_rd) | (1<<__lcd_enable) ;set as output
00022c b9a7          out   __lcd_direction,r26
00022d b1b8          in    r27,__lcd_port
00022e 70bf          andi  r27,0xf
00022f 81a8          ld    r26,y
000230 dfee      	RCALL __lcd_write_nibble_G101
000231 81a8          ld    r26,y
000232 95a2          swap  r26
000233 dfeb      	RCALL __lcd_write_nibble_G101
000234 9a41          sbi   __lcd_port,__lcd_rd     ;RD=1
000235 940c 02e8 	JMP  _0x20A0001
                 __lcd_read_nibble_G101:
000237 9a42          sbi   __lcd_port,__lcd_enable ;EN=1
000238 940e 020a 	CALL __lcd_delay_G101
00023a b1e6          in    r30,__lcd_pin           ;read
00023b 9842          cbi   __lcd_port,__lcd_enable ;EN=0
00023c 940e 020a 	CALL __lcd_delay_G101
00023e 7fe0          andi  r30,0xf0
00023f 9508      	RET
                 _lcd_read_byte0_G101:
000240 940e 020a 	CALL __lcd_delay_G101
000242 dff4      	RCALL __lcd_read_nibble_G101
000243 2fae          mov   r26,r30
000244 dff2      	RCALL __lcd_read_nibble_G101
000245 9841          cbi   __lcd_port,__lcd_rd     ;RD=0
000246 95e2          swap  r30
000247 2bea          or    r30,r26
000248 9508      	RET
                 _lcd_gotoxy:
000249 940e 020e 	CALL __lcd_ready
00024b 81e8      	LD   R30,Y
00024c e0f0      	LDI  R31,0
00024d 5fec      	SUBI R30,LOW(-__base_y_G101)
00024e 4ff5      	SBCI R31,HIGH(-__base_y_G101)
00024f 81e0      	LD   R30,Z
000250 81a9      	LDD  R26,Y+1
000251 0fea      	ADD  R30,R26
000252 93ea      	ST   -Y,R30
000253 940e 0229 	CALL __lcd_write_data
000255 8069      	LDD  R6,Y+1
000256 8058      	LDD  R5,Y+0
000257 9622      	ADIW R28,2
000258 9508      	RET
                 _lcd_clear:
000259 940e 020e 	CALL __lcd_ready
00025b e0e2      	LDI  R30,LOW(2)
00025c 93ea      	ST   -Y,R30
00025d 940e 0229 	CALL __lcd_write_data
00025f 940e 020e 	CALL __lcd_ready
000261 e0ec      	LDI  R30,LOW(12)
000262 93ea      	ST   -Y,R30
000263 940e 0229 	CALL __lcd_write_data
000265 940e 020e 	CALL __lcd_ready
000267 e0e1      	LDI  R30,LOW(1)
000268 93ea      	ST   -Y,R30
000269 940e 0229 	CALL __lcd_write_data
00026b e0e0      	LDI  R30,LOW(0)
00026c 2e5e      	MOV  R5,R30
00026d 2e6e      	MOV  R6,R30
00026e 9508      	RET
                 _lcd_putchar:
00026f 93ef          push r30
000270 93ff          push r31
000271 81a8          ld   r26,y
000272 9468          set
000273 30aa          cpi  r26,10
000274 f019          breq __lcd_putchar1
000275 94e8          clt
000276 1468      	CP   R6,R8
000277 f030      	BRLO _0x2020004
                 	__lcd_putchar1:
000278 9453      	INC  R5
000279 e0e0      	LDI  R30,LOW(0)
00027a 93ea      	ST   -Y,R30
00027b 925a      	ST   -Y,R5
00027c dfcc      	RCALL _lcd_gotoxy
00027d f036      	brts __lcd_putchar0
                 _0x2020004:
00027e 9463      	INC  R6
00027f df8e          rcall __lcd_ready
000280 9a40          sbi  __lcd_port,__lcd_rs ;RS=1
000281 81a8          ld   r26,y
000282 93aa          st   -y,r26
000283 dfa5          rcall __lcd_write_data
                 __lcd_putchar0:
000284 91ff          pop  r31
000285 91ef          pop  r30
000286 940c 02e8 	JMP  _0x20A0001
                 _lcd_puts:
000288 931a      	ST   -Y,R17
                 _0x2020005:
000289 81a9      	LDD  R26,Y+1
00028a 81ba      	LDD  R27,Y+1+1
00028b 91ed      	LD   R30,X+
00028c 83a9      	STD  Y+1,R26
00028d 83ba      	STD  Y+1+1,R27
00028e 2f1e      	MOV  R17,R30
00028f 30e0      	CPI  R30,0
000290 f019      	BREQ _0x2020007
000291 931a      	ST   -Y,R17
000292 dfdc      	RCALL _lcd_putchar
000293 cff5      	RJMP _0x2020005
                 _0x2020007:
000294 c00e      	RJMP _0x20A0002
                 _lcd_putsf:
000295 931a      	ST   -Y,R17
                 _0x2020008:
000296 81e9      	LDD  R30,Y+1
000297 81fa      	LDD  R31,Y+1+1
000298 9631      	ADIW R30,1
000299 83e9      	STD  Y+1,R30
00029a 83fa      	STD  Y+1+1,R31
00029b 9731      	SBIW R30,1
00029c 91e4      	LPM  R30,Z
00029d 2f1e      	MOV  R17,R30
00029e 30e0      	CPI  R30,0
00029f f019      	BREQ _0x202000A
0002a0 931a      	ST   -Y,R17
0002a1 dfcd      	RCALL _lcd_putchar
0002a2 cff3      	RJMP _0x2020008
                 _0x202000A:
                 _0x20A0002:
0002a3 8118      	LDD  R17,Y+0
0002a4 9623      	ADIW R28,3
0002a5 9508      	RET
                 __long_delay_G101:
0002a6 27aa          clr   r26
0002a7 27bb          clr   r27
                 __long_delay0:
0002a8 9711          sbiw  r26,1         ;2 cycles
0002a9 f7f1          brne  __long_delay0 ;2 cycles
0002aa 9508      	RET
                 __lcd_init_write_G101:
0002ab 9841          cbi  __lcd_port,__lcd_rd 	  ;RD=0
0002ac b1a7          in    r26,__lcd_direction
0002ad 6fa7          ori   r26,0xf7                ;set as output
0002ae b9a7          out   __lcd_direction,r26
0002af b1b8          in    r27,__lcd_port
0002b0 70bf          andi  r27,0xf
0002b1 81a8          ld    r26,y
0002b2 940e 021f 	CALL __lcd_write_nibble_G101
0002b4 9a41          sbi   __lcd_port,__lcd_rd     ;RD=1
0002b5 c032      	RJMP _0x20A0001
                 _lcd_init:
0002b6 9842          cbi   __lcd_port,__lcd_enable ;EN=0
0002b7 9840          cbi   __lcd_port,__lcd_rs     ;RS=0
0002b8 8088      	LDD  R8,Y+0
0002b9 81e8      	LD   R30,Y
0002ba 58e0      	SUBI R30,-LOW(128)
                +
0002bb 93e0 0a06+STS __base_y_G101 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G101,2
0002bd 81e8      	LD   R30,Y
0002be 54e0      	SUBI R30,-LOW(192)
                +
0002bf 93e0 0a07+STS __base_y_G101 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G101,3
0002c1 940e 0310 	CALL SUBOPT_0x4
0002c3 940e 0310 	CALL SUBOPT_0x4
0002c5 940e 0310 	CALL SUBOPT_0x4
0002c7 dfde      	RCALL __long_delay_G101
0002c8 e2e0      	LDI  R30,LOW(32)
0002c9 93ea      	ST   -Y,R30
0002ca dfe0      	RCALL __lcd_init_write_G101
0002cb dfda      	RCALL __long_delay_G101
0002cc e2e8      	LDI  R30,LOW(40)
0002cd 940e 0316 	CALL SUBOPT_0x5
0002cf e0e4      	LDI  R30,LOW(4)
0002d0 940e 0316 	CALL SUBOPT_0x5
0002d2 e8e5      	LDI  R30,LOW(133)
0002d3 940e 0316 	CALL SUBOPT_0x5
0002d5 b1a7          in    r26,__lcd_direction
0002d6 70af          andi  r26,0xf                 ;set as input
0002d7 b9a7          out   __lcd_direction,r26
0002d8 9a41          sbi   __lcd_port,__lcd_rd     ;RD=1
0002d9 940e 0240 	CALL _lcd_read_byte0_G101
0002db 30e5      	CPI  R30,LOW(0x5)
0002dc f011      	BREQ _0x202000B
0002dd e0e0      	LDI  R30,LOW(0)
0002de c009      	RJMP _0x20A0001
                 _0x202000B:
0002df 940e 020e 	CALL __lcd_ready
0002e1 e0e6      	LDI  R30,LOW(6)
0002e2 93ea      	ST   -Y,R30
0002e3 940e 0229 	CALL __lcd_write_data
0002e5 940e 0259 	CALL _lcd_clear
0002e7 e0e1      	LDI  R30,LOW(1)
                 _0x20A0001:
0002e8 9621      	ADIW R28,1
0002e9 9508      	RET
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.DSEG
                 __seed_G100:
000a00           	.BYTE 0x4
                 __base_y_G101:
000a04           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x0:
0002ea e0e0      	LDI  R30,LOW(0)
0002eb 93e0 0069 	STS  105,R30
0002ed 93e0 006a 	STS  106,R30
0002ef bbed      	OUT  0x1D,R30
0002f0 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x1:
0002f1 93fa      	ST   -Y,R31
0002f2 93ea      	ST   -Y,R30
0002f3 940e 031b 	CALL _delay_ms
0002f5 940c 0195 	JMP  _uvtronOff
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x2:
0002f7 93fa      	ST   -Y,R31
0002f8 93ea      	ST   -Y,R30
0002f9 940e 0295 	CALL _lcd_putsf
0002fb efe4      	LDI  R30,LOW(500)
0002fc e0f1      	LDI  R31,HIGH(500)
0002fd 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:15 WORDS
                 SUBOPT_0x3:
0002fe 924a      	ST   -Y,R4
0002ff 923a      	ST   -Y,R3
000300 01fe      	MOVW R30,R28
000301 9632      	ADIW R30,2
000302 93fa      	ST   -Y,R31
000303 93ea      	ST   -Y,R30
000304 940e 01de 	CALL _itoa
000306 e0e0      	LDI  R30,LOW(0)
000307 93ea      	ST   -Y,R30
000308 93ea      	ST   -Y,R30
000309 940e 0249 	CALL _lcd_gotoxy
00030b 01fe      	MOVW R30,R28
00030c 93fa      	ST   -Y,R31
00030d 93ea      	ST   -Y,R30
00030e 940c 0288 	JMP  _lcd_puts
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x4:
000310 940e 02a6 	CALL __long_delay_G101
000312 e3e0      	LDI  R30,LOW(48)
000313 93ea      	ST   -Y,R30
000314 940c 02ab 	JMP  __lcd_init_write_G101
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x5:
000316 93ea      	ST   -Y,R30
000317 940e 0229 	CALL __lcd_write_data
000319 940c 02a6 	JMP  __long_delay_G101
                 
                 
                 	.CSEG
                 _delay_ms:
00031b 91e9      	ld   r30,y+
00031c 91f9      	ld   r31,y+
00031d 9630      	adiw r30,0
00031e f039      	breq __delay_ms1
                 __delay_ms0:
                +
00031f ec8d     +LDI R24 , LOW ( 0xACD )
000320 e09a     +LDI R25 , HIGH ( 0xACD )
                +__DELAY_USW_LOOP :
000321 9701     +SBIW R24 , 1
000322 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0xACD
000323 95a8      	wdr
000324 9731      	sbiw r30,1
000325 f7c9      	brne __delay_ms0
                 __delay_ms1:
000326 9508      	ret
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega2560 register use summary:
r0 :   6 r1 :   3 r2 :   0 r3 :   4 r4 :   4 r5 :   4 r6 :   4 r7 :   0 
r8 :   2 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   2 
r16:   0 r17:   7 r18:   0 r19:   0 r20:   0 r21:   0 r22:  14 r23:   2 
r24:  19 r25:  10 r26:  42 r27:  14 r28:   8 r29:   1 r30: 224 r31:  35 
x  :   7 y  :  85 z  :   9 
Registers used: 22 out of 35 (62.9%)

ATmega2560 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   1 add   :   2 
adiw  :   9 and   :   0 andi  :   6 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :   6 
brge  :   1 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   2 
brlt  :   0 brmi  :   0 brne  :   9 brpl  :   1 brsh  :   0 brtc  :   0 
brts  :   2 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :  41 
cbi   :  11 cbr   :   1 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :   9 cls   :   0 clt   :   2 clv   :   0 clz   :   0 com   :   2 
cp    :   3 cpc   :   2 cpi   :   4 cpse  :   0 dec   :   2 des   :   0 
eicall:   0 eijmp :   0 elpm  :   0 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :  10 inc   :   3 jmp   :  64 
ld    :  28 ldd   :  11 ldi   :  66 lds   :   0 lpm   :   9 lsl   :   0 
lsr   :   0 mov   :   6 movw  :   5 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   0 or    :   2 ori   :   2 out   :  38 pop   :   2 
push  :   2 rcall :  25 ret   :  20 reti  :   1 rjmp  :  10 rol   :   0 
ror   :   0 sbc   :   1 sbci  :   1 sbi   :  10 sbic  :   0 sbis  :   0 
sbiw  :   8 sbr   :   0 sbrc  :   1 sbrs  :   0 sec   :   0 seh   :   0 
sei   :   0 sen   :   0 ser   :   0 ses   :   0 set   :   2 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :  50 std   :   4 sts   :  85 
sub   :   1 subi  :   4 swap  :   2 tst   :   1 wdr   :   2 
Instructions used: 53 out of 119 (44.5%)

ATmega2560 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00064e   1564     50   1614  262144   0.6%
[.dseg] 0x000200 0x000a08      0      8      8    8192   0.1%
[.eseg] 0x000000 0x000000      0      0      0    4096   0.0%

Assembly complete, 0 errors, 6 warnings
