Running: B:\programfolder\ise\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o A:/ise/carryLookEhead/adder4_test_isim_par.exe -prj A:/ise/carryLookEhead/adder4_test_par.prj work.adder4_test 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "A:/ise/carryLookEhead/netgen/par/carry_lookahead_adder_timesim.vhd" into library work
Parsing VHDL file "A:/ise/carryLookEhead/adder4_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 139580 KB
Fuse CPU Usage: 1062 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package textio
Compiling package vital_timing
Compiling package vcomponents
Compiling package vital_primitives
Compiling package vpackage
Compiling architecture x_buf_v of entity X_BUF [\X_BUF(true,true,"UNPLACED",(0,0...]
Compiling architecture x_obuf_v of entity X_OBUF [\X_OBUF(true,true,"DONT_CARE",12...]
Compiling architecture x_lut4_v of entity X_LUT4 [\X_LUT4(true,true,"UNPLACED",(0,...]
Compiling architecture x_one_v of entity X_ONE [\X_ONE("UNPLACED")(1,8)\]
Compiling architecture x_roc_v of entity X_ROC [\X_ROC("UNPLACED",100000,"*")(1,...]
Compiling architecture x_toc_v of entity X_TOC [\X_TOC("UNPLACED",0,"*")(1,8,1,1...]
Compiling architecture structure of entity carry_lookahead_adder [carry_lookahead_adder_default]
Compiling architecture behavior of entity adder4_test
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 72 VHDL Units
Built simulation executable A:/ise/carryLookEhead/adder4_test_isim_par.exe
Fuse Memory Usage: 165908 KB
Fuse CPU Usage: 2124 ms
