0.7
2020.2
Apr 18 2022
15:53:03
/home/sten/Desktop/Digital-Systems-Development/Labo 1-3/FPGA-Audio-IIR-master/audiosystem.vhd,1695276978,vhdl,,,,audiosystem,,,,,,,,
/home/sten/Desktop/Digital-Systems-Development/Labo 1-3/FPGA-Audio-IIR-master/i2s_rxtx.vhd,1695276978,vhdl,,,,i2s_rxtx,,,,,,,,
/home/sten/Desktop/Digital-Systems-Development/Labo 1-3/FPGA-Audio-IIR-master/iir.vhd,1695276978,vhdl,,,,iir,,,,,,,,
/home/sten/Desktop/Digital-Systems-Development/Labo 1-3/FPGA-Audio-IIR-master/top.vhd,1695719848,vhdl,,,,main_pll,,,,,,,,
/home/sten/Desktop/Digital-Systems-Development/Labo 1-3/Sten_Hulsbergen_DSP_FPGA/Sten_Hulsbergen_DSP_FPGA.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1695716542,verilog,,,,clk_wiz_0,,,../../../../Sten_Hulsbergen_DSP_FPGA.gen/sources_1/ip/clk_wiz_0,,,,,
/home/sten/Desktop/Digital-Systems-Development/Labo 1-3/Sten_Hulsbergen_DSP_FPGA/Sten_Hulsbergen_DSP_FPGA.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1695716542,verilog,,/home/sten/Desktop/Digital-Systems-Development/Labo 1-3/Sten_Hulsbergen_DSP_FPGA/Sten_Hulsbergen_DSP_FPGA.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../Sten_Hulsbergen_DSP_FPGA.gen/sources_1/ip/clk_wiz_0,,,,,
/home/sten/Desktop/Digital-Systems-Development/Labo 1-3/Sten_Hulsbergen_DSP_FPGA/Sten_Hulsbergen_DSP_FPGA.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,,,,,,,
