{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09988,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09995,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000123197,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 9.9087e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 4.25943e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 9.9087e-05,
	"finish__design__instance__count__class:buffer": 4,
	"finish__design__instance__area__class:buffer": 5.852,
	"finish__design__instance__count__class:timing_repair_buffer": 98,
	"finish__design__instance__area__class:timing_repair_buffer": 80.864,
	"finish__design__instance__count__class:inverter": 40,
	"finish__design__instance__area__class:inverter": 21.546,
	"finish__design__instance__count__class:multi_input_combinational_cell": 233,
	"finish__design__instance__area__class:multi_input_combinational_cell": 435.176,
	"finish__design__instance__count": 375,
	"finish__design__instance__area": 543.438,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1e+39,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.536147,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.833156,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 2.90832e-13,
	"finish__power__switching__total": 2.54416e-13,
	"finish__power__leakage__total": 1.45157e-05,
	"finish__power__total": 1.45157e-05,
	"finish__design__io": 98,
	"finish__design__die__area": 70897.1,
	"finish__design__core__area": 69511.1,
	"finish__design__instance__count": 941,
	"finish__design__instance__area": 693.994,
	"finish__design__instance__count__stdcell": 941,
	"finish__design__instance__area__stdcell": 693.994,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.00998393,
	"finish__design__instance__utilization__stdcell": 0.00998393,
	"finish__design__rows": 188,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 188,
	"finish__design__sites": 261320,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 261320,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}