{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 19 16:42:29 2006 " "Info: Processing started: Tue Sep 19 16:42:29 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ozy_eval -c ozy_eval --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ozy_eval -c ozy_eval --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "IFCLK " "Info: Assuming node \"IFCLK\" is an undefined clock" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "IFCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "ENC_CLK " "Info: Assuming node \"ENC_CLK\" is an undefined clock" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 27 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "ENC_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "FX2_CLK " "Info: Assuming node \"FX2_CLK\" is an undefined clock" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 28 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "FX2_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SCK " "Info: Assuming node \"SCK\" is an undefined clock" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 49 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "IFCLK register tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_ue9:dffpipe10\|dffe12a\[8\] register tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|power_modified_counter_values\[9\] 166.56 MHz 6.004 ns Internal " "Info: Clock \"IFCLK\" has Internal fmax of 166.56 MHz between source register \"tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_ue9:dffpipe10\|dffe12a\[8\]\" and destination register \"tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|power_modified_counter_values\[9\]\" (period= 6.004 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.781 ns + Longest register register " "Info: + Longest register to register delay is 5.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_ue9:dffpipe10\|dffe12a\[8\] 1 REG LCFF_X9_Y7_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y7_N13; Fanout = 1; REG Node = 'tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_ue9:dffpipe10\|dffe12a\[8\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] } "NODE_NAME" } } { "db/dffpipe_ue9.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dffpipe_ue9.tdf" 33 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.512 ns) 0.892 ns tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdempty_eq_comp_aeb_int~61 2 COMB LCCOMB_X9_Y7_N26 1 " "Info: 2: + IC(0.380 ns) + CELL(0.512 ns) = 0.892 ns; Loc. = LCCOMB_X9_Y7_N26; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdempty_eq_comp_aeb_int~61'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.892 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~61 } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.516 ns) 1.712 ns tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdempty_eq_comp_aeb_int~62 3 COMB LCCOMB_X9_Y7_N6 1 " "Info: 3: + IC(0.304 ns) + CELL(0.516 ns) = 1.712 ns; Loc. = LCCOMB_X9_Y7_N6; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdempty_eq_comp_aeb_int~62'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.820 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~61 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~62 } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.512 ns) 2.542 ns tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdempty_eq_comp_aeb_int~0 4 COMB LCCOMB_X9_Y7_N30 3 " "Info: 4: + IC(0.318 ns) + CELL(0.512 ns) = 2.542 ns; Loc. = LCCOMB_X9_Y7_N30; Fanout = 3; COMB Node = 'tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdempty_eq_comp_aeb_int~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.830 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~62 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0 } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.178 ns) 3.030 ns tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdcnt_addr_ena 5 COMB LCCOMB_X9_Y7_N14 22 " "Info: 5: + IC(0.310 ns) + CELL(0.178 ns) = 3.030 ns; Loc. = LCCOMB_X9_Y7_N14; Fanout = 22; COMB Node = 'tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdcnt_addr_ena'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.488 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdcnt_addr_ena } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 108 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.495 ns) 4.413 ns tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|parity~COUT 6 COMB LCCOMB_X10_Y8_N8 2 " "Info: 6: + IC(0.888 ns) + CELL(0.495 ns) = 4.413 ns; Loc. = LCCOMB_X10_Y8_N8; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|parity~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.383 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdcnt_addr_ena tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_o96.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.493 ns tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera0~COUT 7 COMB LCCOMB_X10_Y8_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 4.493 ns; Loc. = LCCOMB_X10_Y8_N10; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera0~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_o96.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.573 ns tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera1~COUT 8 COMB LCCOMB_X10_Y8_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 4.573 ns; Loc. = LCCOMB_X10_Y8_N12; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera1~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_o96.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 4.747 ns tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera2~COUT 9 COMB LCCOMB_X10_Y8_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.174 ns) = 4.747 ns; Loc. = LCCOMB_X10_Y8_N14; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera2~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.174 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_o96.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.827 ns tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera3~COUT 10 COMB LCCOMB_X10_Y8_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 4.827 ns; Loc. = LCCOMB_X10_Y8_N16; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera3~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_o96.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.907 ns tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera4~COUT 11 COMB LCCOMB_X10_Y8_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 4.907 ns; Loc. = LCCOMB_X10_Y8_N18; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera4~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_o96.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.987 ns tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera5~COUT 12 COMB LCCOMB_X10_Y8_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 4.987 ns; Loc. = LCCOMB_X10_Y8_N20; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera5~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_o96.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.067 ns tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera6~COUT 13 COMB LCCOMB_X10_Y8_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 5.067 ns; Loc. = LCCOMB_X10_Y8_N22; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera6~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_o96.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.147 ns tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera7~COUT 14 COMB LCCOMB_X10_Y8_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 5.147 ns; Loc. = LCCOMB_X10_Y8_N24; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera7~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_o96.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.227 ns tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera8~COUT 15 COMB LCCOMB_X10_Y8_N26 1 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 5.227 ns; Loc. = LCCOMB_X10_Y8_N26; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera8~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_o96.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.685 ns tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera9 16 COMB LCCOMB_X10_Y8_N28 1 " "Info: 16: + IC(0.000 ns) + CELL(0.458 ns) = 5.685 ns; Loc. = LCCOMB_X10_Y8_N28; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera9'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.458 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9 } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_o96.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 5.781 ns tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|power_modified_counter_values\[9\] 17 REG LCFF_X10_Y8_N29 3 " "Info: 17: + IC(0.000 ns) + CELL(0.096 ns) = 5.781 ns; Loc. = LCFF_X10_Y8_N29; Fanout = 3; REG Node = 'tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|power_modified_counter_values\[9\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.096 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_o96.tdf" 92 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.581 ns ( 61.94 % ) " "Info: Total cell delay = 3.581 ns ( 61.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.200 ns ( 38.06 % ) " "Info: Total interconnect delay = 2.200 ns ( 38.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.781 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~61 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~62 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdcnt_addr_ena tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.781 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~61 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~62 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdcnt_addr_ena tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] } { 0.000ns 0.380ns 0.304ns 0.318ns 0.310ns 0.888ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.512ns 0.516ns 0.512ns 0.178ns 0.495ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.016 ns - Smallest " "Info: - Smallest clock skew is 0.016 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.548 ns + Shortest register " "Info: + Shortest clock path from clock \"IFCLK\" to destination register is 2.548 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.130 ns) + CELL(0.000 ns) 1.186 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 176 " "Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 176; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.130 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.602 ns) 2.548 ns tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|power_modified_counter_values\[9\] 3 REG LCFF_X10_Y8_N29 3 " "Info: 3: + IC(0.760 ns) + CELL(0.602 ns) = 2.548 ns; Loc. = LCFF_X10_Y8_N29; Fanout = 3; REG Node = 'tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\|power_modified_counter_values\[9\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.362 ns" { IFCLK~clkctrl tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_o96.tdf" 92 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.658 ns ( 65.07 % ) " "Info: Total cell delay = 1.658 ns ( 65.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.890 ns ( 34.93 % ) " "Info: Total interconnect delay = 0.890 ns ( 34.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.548 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.548 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] } { 0.000ns 0.000ns 0.130ns 0.760ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 2.532 ns - Longest register " "Info: - Longest clock path from clock \"IFCLK\" to source register is 2.532 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.130 ns) + CELL(0.000 ns) 1.186 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 176 " "Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 176; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.130 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.602 ns) 2.532 ns tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_ue9:dffpipe10\|dffe12a\[8\] 3 REG LCFF_X9_Y7_N13 1 " "Info: 3: + IC(0.744 ns) + CELL(0.602 ns) = 2.532 ns; Loc. = LCFF_X9_Y7_N13; Fanout = 1; REG Node = 'tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_ue9:dffpipe10\|dffe12a\[8\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.346 ns" { IFCLK~clkctrl tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] } "NODE_NAME" } } { "db/dffpipe_ue9.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dffpipe_ue9.tdf" 33 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.658 ns ( 65.48 % ) " "Info: Total cell delay = 1.658 ns ( 65.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.874 ns ( 34.52 % ) " "Info: Total interconnect delay = 0.874 ns ( 34.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.532 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.532 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] } { 0.000ns 0.000ns 0.130ns 0.744ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.548 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.548 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] } { 0.000ns 0.000ns 0.130ns 0.760ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.532 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.532 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] } { 0.000ns 0.000ns 0.130ns 0.744ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/dffpipe_ue9.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dffpipe_ue9.tdf" 33 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "db/a_graycounter_o96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_o96.tdf" 92 31 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.781 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~61 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~62 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdcnt_addr_ena tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.781 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~61 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~62 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdcnt_addr_ena tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] } { 0.000ns 0.380ns 0.304ns 0.318ns 0.310ns 0.888ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.512ns 0.516ns 0.512ns 0.178ns 0.495ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.548 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.548 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] } { 0.000ns 0.000ns 0.130ns 0.760ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.532 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.532 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] } { 0.000ns 0.000ns 0.130ns 0.744ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ENC_CLK register CIC_D65:Q_CAS1\|input_register\[3\] register CIC_D65:Q_CAS1\|section_out1\[46\] 138.68 MHz 7.211 ns Internal " "Info: Clock \"ENC_CLK\" has Internal fmax of 138.68 MHz between source register \"CIC_D65:Q_CAS1\|input_register\[3\]\" and destination register \"CIC_D65:Q_CAS1\|section_out1\[46\]\" (period= 7.211 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.401 ns + Longest register register " "Info: + Longest register to register delay is 6.401 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CIC_D65:Q_CAS1\|input_register\[3\] 1 REG LCFF_X13_Y6_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y6_N9; Fanout = 2; REG Node = 'CIC_D65:Q_CAS1\|input_register\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CIC_D65:Q_CAS1|input_register[3] } "NODE_NAME" } } { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 236 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.548 ns) + CELL(0.495 ns) 2.043 ns CIC_D65:Q_CAS1\|section_out1\[3\]~285 2 COMB LCCOMB_X19_Y10_N8 2 " "Info: 2: + IC(1.548 ns) + CELL(0.495 ns) = 2.043 ns; Loc. = LCCOMB_X19_Y10_N8; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1\|section_out1\[3\]~285'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.043 ns" { CIC_D65:Q_CAS1|input_register[3] CIC_D65:Q_CAS1|section_out1[3]~285 } "NODE_NAME" } } { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.123 ns CIC_D65:Q_CAS1\|section_out1\[4\]~286 3 COMB LCCOMB_X19_Y10_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 2.123 ns; Loc. = LCCOMB_X19_Y10_N10; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1\|section_out1\[4\]~286'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_D65:Q_CAS1|section_out1[3]~285 CIC_D65:Q_CAS1|section_out1[4]~286 } "NODE_NAME" } } { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.203 ns CIC_D65:Q_CAS1\|section_out1\[5\]~287 4 COMB LCCOMB_X19_Y10_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 2.203 ns; Loc. = LCCOMB_X19_Y10_N12; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1\|section_out1\[5\]~287'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_D65:Q_CAS1|section_out1[4]~286 CIC_D65:Q_CAS1|section_out1[5]~287 } "NODE_NAME" } } { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 2.377 ns CIC_D65:Q_CAS1\|section_out1\[6\]~288 5 COMB LCCOMB_X19_Y10_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.174 ns) = 2.377 ns; Loc. = LCCOMB_X19_Y10_N14; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1\|section_out1\[6\]~288'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.174 ns" { CIC_D65:Q_CAS1|section_out1[5]~287 CIC_D65:Q_CAS1|section_out1[6]~288 } "NODE_NAME" } } { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.457 ns CIC_D65:Q_CAS1\|section_out1\[7\]~289 6 COMB LCCOMB_X19_Y10_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 2.457 ns; Loc. = LCCOMB_X19_Y10_N16; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1\|section_out1\[7\]~289'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_D65:Q_CAS1|section_out1[6]~288 CIC_D65:Q_CAS1|section_out1[7]~289 } "NODE_NAME" } } { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.537 ns CIC_D65:Q_CAS1\|section_out1\[8\]~290 7 COMB LCCOMB_X19_Y10_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 2.537 ns; Loc. = LCCOMB_X19_Y10_N18; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1\|section_out1\[8\]~290'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_D65:Q_CAS1|section_out1[7]~289 CIC_D65:Q_CAS1|section_out1[8]~290 } "NODE_NAME" } } { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.617 ns CIC_D65:Q_CAS1\|section_out1\[9\]~291 8 COMB LCCOMB_X19_Y10_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 2.617 ns; Loc. = LCCOMB_X19_Y10_N20; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1\|section_out1\[9\]~291'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_D65:Q_CAS1|section_out1[8]~290 CIC_D65:Q_CAS1|section_out1[9]~291 } "NODE_NAME" } } { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.697 ns CIC_D65:Q_CAS1\|section_out1\[10\]~292 9 COMB LCCOMB_X19_Y10_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 2.697 ns; Loc. = LCCOMB_X19_Y10_N22; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1\|section_out1\[10\]~292'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_D65:Q_CAS1|section_out1[9]~291 CIC_D65:Q_CAS1|section_out1[10]~292 } "NODE_NAME" } } { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.777 ns CIC_D65:Q_CAS1\|section_out1\[11\]~293 10 COMB LCCOMB_X19_Y10_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 2.777 ns; Loc. = LCCOMB_X19_Y10_N24; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1\|section_out1\[11\]~293'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_D65:Q_CAS1|section_out1[10]~292 CIC_D65:Q_CAS1|section_out1[11]~293 } "NODE_NAME" } } { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.857 ns CIC_D65:Q_CAS1\|section_out1\[12\]~294 11 COMB LCCOMB_X19_Y10_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 2.857 ns; Loc. = LCCOMB_X19_Y10_N26; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1\|section_out1\[12\]~294'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_D65:Q_CAS1|section_out1[11]~293 CIC_D65:Q_CAS1|section_out1[12]~294 } "NODE_NAME" } } { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.937 ns CIC_D65:Q_CAS1\|section_out1\[13\]~295 12 COMB LCCOMB_X19_Y10_N28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 2.937 ns; Loc. = LCCOMB_X19_Y10_N28; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1\|section_out1\[13\]~295'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_D65:Q_CAS1|section_out1[12]~294 CIC_D65:Q_CAS1|section_out1[13]~295 } "NODE_NAME" } } { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 3.098 ns CIC_D65:Q_CAS1\|section_out1\[14\]~296 13 COMB LCCOMB_X19_Y10_N30 2 " "Info: 13: + IC(0.000 ns) + CELL(0.161 ns) = 3.098 ns; Loc. = LCCOMB_X19_Y10_N30; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1\|section_out1\[14\]~296'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.161 ns" { CIC_D65:Q_CAS1|section_out1[13]~295 CIC_D65:Q_CAS1|section_out1[14]~296 } "NODE_NAME" } } { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.178 ns CIC_D65:Q_CAS1\|section_out1\[15\]~297 14 COMB LCCOMB_X19_Y9_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 3.178 ns; Loc. = LCCOMB_X19_Y9_N0; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1\|section_out1\[15\]~297'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_D65:Q_CAS1|section_out1[14]~296 CIC_D65:Q_CAS1|section_out1[15]~297 } "NODE_NAME" } } { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.258 ns CIC_D65:Q_CAS1\|section_out1\[16\]~298 15 COMB LCCOMB_X19_Y9_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 3.258 ns; Loc. = LCCOMB_X19_Y9_N2; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1\|section_out1\[16\]~298'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_D65:Q_CAS1|section_out1[15]~297 CIC_D65:Q_CAS1|section_out1[16]~298 } "NODE_NAME" } } { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.338 ns CIC_D65:Q_CAS1\|section_out1\[17\]~299 16 COMB LCCOMB_X19_Y9_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 3.338 ns; Loc. = LCCOMB_X19_Y9_N4; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1\|section_out1\[17\]~299'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_D65:Q_CAS1|section_out1[16]~298 CIC_D65:Q_CAS1|section_out1[17]~299 } "NODE_NAME" } } { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.418 ns CIC_D65:Q_CAS1\|section_out1\[18\]~300 17 COMB LCCOMB_X19_Y9_N6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 3.418 ns; Loc. = LCCOMB_X19_Y9_N6; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1\|section_out1\[18\]~300'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_D65:Q_CAS1|section_out1[17]~299 CIC_D65:Q_CAS1|section_out1[18]~300 } "NODE_NAME" } } { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.498 ns CIC_D65:Q_CAS1\|section_out1\[19\]~301 18 COMB LCCOMB_X19_Y9_N8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 3.498 ns; Loc. = LCCOMB_X19_Y9_N8; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1\|section_out1\[19\]~301'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_D65:Q_CAS1|section_out1[18]~300 CIC_D65:Q_CAS1|section_out1[19]~301 } "NODE_NAME" } } { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.578 ns CIC_D65:Q_CAS1\|section_out1\[20\]~302 19 COMB LCCOMB_X19_Y9_N10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 3.578 ns; Loc. = LCCOMB_X19_Y9_N10; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1\|section_out1\[20\]~302'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_D65:Q_CAS1|section_out1[19]~301 CIC_D65:Q_CAS1|section_out1[20]~302 } "NODE_NAME" } } { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.658 ns CIC_D65:Q_CAS1\|section_out1\[21\]~303 20 COMB LCCOMB_X19_Y9_N12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 3.658 ns; Loc. = LCCOMB_X19_Y9_N12; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1\|section_out1\[21\]~303'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_D65:Q_CAS1|section_out1[20]~302 CIC_D65:Q_CAS1|section_out1[21]~303 } "NODE_NAME" } } { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 3.832 ns CIC_D65:Q_CAS1\|section_out1\[22\]~304 21 COMB LCCOMB_X19_Y9_N14 2 " "Info: 21: + IC(0.000 ns) + CELL(0.174 ns) = 3.832 ns; Loc. = LCCOMB_X19_Y9_N14; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1\|section_out1\[22\]~304'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.174 ns" { CIC_D65:Q_CAS1|section_out1[21]~303 CIC_D65:Q_CAS1|section_out1[22]~304 } "NODE_NAME" } } { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.912 ns CIC_D65:Q_CAS1\|section_out1\[23\]~305 22 COMB LCCOMB_X19_Y9_N16 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 3.912 ns; Loc. = LCCOMB_X19_Y9_N16; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1\|section_out1\[23\]~305'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_D65:Q_CAS1|section_out1[22]~304 CIC_D65:Q_CAS1|section_out1[23]~305 } "NODE_NAME" } } { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.992 ns CIC_D65:Q_CAS1\|section_out1\[24\]~306 23 COMB LCCOMB_X19_Y9_N18 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 3.992 ns; Loc. = LCCOMB_X19_Y9_N18; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1\|section_out1\[24\]~306'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_D65:Q_CAS1|section_out1[23]~305 CIC_D65:Q_CAS1|section_out1[24]~306 } "NODE_NAME" } } { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.072 ns CIC_D65:Q_CAS1\|section_out1\[25\]~307 24 COMB LCCOMB_X19_Y9_N20 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 4.072 ns; Loc. = LCCOMB_X19_Y9_N20; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1\|section_out1\[25\]~307'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_D65:Q_CAS1|section_out1[24]~306 CIC_D65:Q_CAS1|section_out1[25]~307 } "NODE_NAME" } } { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.152 ns CIC_D65:Q_CAS1\|section_out1\[26\]~308 25 COMB LCCOMB_X19_Y9_N22 2 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 4.152 ns; Loc. = LCCOMB_X19_Y9_N22; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1\|section_out1\[26\]~308'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_D65:Q_CAS1|section_out1[25]~307 CIC_D65:Q_CAS1|section_out1[26]~308 } "NODE_NAME" } } { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.232 ns CIC_D65:Q_CAS1\|section_out1\[27\]~309 26 COMB LCCOMB_X19_Y9_N24 2 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 4.232 ns; Loc. = LCCOMB_X19_Y9_N24; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1\|section_out1\[27\]~309'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_D65:Q_CAS1|section_out1[26]~308 CIC_D65:Q_CAS1|section_out1[27]~309 } "NODE_NAME" } } { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.312 ns CIC_D65:Q_CAS1\|section_out1\[28\]~310 27 COMB LCCOMB_X19_Y9_N26 2 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 4.312 ns; Loc. = LCCOMB_X19_Y9_N26; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1\|section_out1\[28\]~310'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_D65:Q_CAS1|section_out1[27]~309 CIC_D65:Q_CAS1|section_out1[28]~310 } "NODE_NAME" } } { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.392 ns CIC_D65:Q_CAS1\|section_out1\[29\]~311 28 COMB LCCOMB_X19_Y9_N28 2 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 4.392 ns; Loc. = LCCOMB_X19_Y9_N28; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1\|section_out1\[29\]~311'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_D65:Q_CAS1|section_out1[28]~310 CIC_D65:Q_CAS1|section_out1[29]~311 } "NODE_NAME" } } { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 4.553 ns CIC_D65:Q_CAS1\|section_out1\[30\]~312 29 COMB LCCOMB_X19_Y9_N30 2 " "Info: 29: + IC(0.000 ns) + CELL(0.161 ns) = 4.553 ns; Loc. = LCCOMB_X19_Y9_N30; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1\|section_out1\[30\]~312'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.161 ns" { CIC_D65:Q_CAS1|section_out1[29]~311 CIC_D65:Q_CAS1|section_out1[30]~312 } "NODE_NAME" } } { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.633 ns CIC_D65:Q_CAS1\|section_out1\[31\]~313 30 COMB LCCOMB_X19_Y8_N0 2 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 4.633 ns; Loc. = LCCOMB_X19_Y8_N0; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1\|section_out1\[31\]~313'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_D65:Q_CAS1|section_out1[30]~312 CIC_D65:Q_CAS1|section_out1[31]~313 } "NODE_NAME" } } { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.713 ns CIC_D65:Q_CAS1\|section_out1\[32\]~314 31 COMB LCCOMB_X19_Y8_N2 2 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 4.713 ns; Loc. = LCCOMB_X19_Y8_N2; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1\|section_out1\[32\]~314'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_D65:Q_CAS1|section_out1[31]~313 CIC_D65:Q_CAS1|section_out1[32]~314 } "NODE_NAME" } } { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.793 ns CIC_D65:Q_CAS1\|section_out1\[33\]~315 32 COMB LCCOMB_X19_Y8_N4 2 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 4.793 ns; Loc. = LCCOMB_X19_Y8_N4; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1\|section_out1\[33\]~315'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_D65:Q_CAS1|section_out1[32]~314 CIC_D65:Q_CAS1|section_out1[33]~315 } "NODE_NAME" } } { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.873 ns CIC_D65:Q_CAS1\|section_out1\[34\]~316 33 COMB LCCOMB_X19_Y8_N6 2 " "Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 4.873 ns; Loc. = LCCOMB_X19_Y8_N6; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1\|section_out1\[34\]~316'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_D65:Q_CAS1|section_out1[33]~315 CIC_D65:Q_CAS1|section_out1[34]~316 } "NODE_NAME" } } { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.953 ns CIC_D65:Q_CAS1\|section_out1\[35\]~317 34 COMB LCCOMB_X19_Y8_N8 2 " "Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 4.953 ns; Loc. = LCCOMB_X19_Y8_N8; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1\|section_out1\[35\]~317'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_D65:Q_CAS1|section_out1[34]~316 CIC_D65:Q_CAS1|section_out1[35]~317 } "NODE_NAME" } } { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.033 ns CIC_D65:Q_CAS1\|section_out1\[36\]~318 35 COMB LCCOMB_X19_Y8_N10 2 " "Info: 35: + IC(0.000 ns) + CELL(0.080 ns) = 5.033 ns; Loc. = LCCOMB_X19_Y8_N10; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1\|section_out1\[36\]~318'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_D65:Q_CAS1|section_out1[35]~317 CIC_D65:Q_CAS1|section_out1[36]~318 } "NODE_NAME" } } { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.113 ns CIC_D65:Q_CAS1\|section_out1\[37\]~319 36 COMB LCCOMB_X19_Y8_N12 2 " "Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 5.113 ns; Loc. = LCCOMB_X19_Y8_N12; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1\|section_out1\[37\]~319'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_D65:Q_CAS1|section_out1[36]~318 CIC_D65:Q_CAS1|section_out1[37]~319 } "NODE_NAME" } } { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 5.287 ns CIC_D65:Q_CAS1\|section_out1\[38\]~320 37 COMB LCCOMB_X19_Y8_N14 2 " "Info: 37: + IC(0.000 ns) + CELL(0.174 ns) = 5.287 ns; Loc. = LCCOMB_X19_Y8_N14; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1\|section_out1\[38\]~320'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.174 ns" { CIC_D65:Q_CAS1|section_out1[37]~319 CIC_D65:Q_CAS1|section_out1[38]~320 } "NODE_NAME" } } { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.367 ns CIC_D65:Q_CAS1\|section_out1\[39\]~321 38 COMB LCCOMB_X19_Y8_N16 2 " "Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 5.367 ns; Loc. = LCCOMB_X19_Y8_N16; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1\|section_out1\[39\]~321'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_D65:Q_CAS1|section_out1[38]~320 CIC_D65:Q_CAS1|section_out1[39]~321 } "NODE_NAME" } } { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.447 ns CIC_D65:Q_CAS1\|section_out1\[40\]~322 39 COMB LCCOMB_X19_Y8_N18 2 " "Info: 39: + IC(0.000 ns) + CELL(0.080 ns) = 5.447 ns; Loc. = LCCOMB_X19_Y8_N18; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1\|section_out1\[40\]~322'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_D65:Q_CAS1|section_out1[39]~321 CIC_D65:Q_CAS1|section_out1[40]~322 } "NODE_NAME" } } { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.527 ns CIC_D65:Q_CAS1\|section_out1\[41\]~323 40 COMB LCCOMB_X19_Y8_N20 2 " "Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 5.527 ns; Loc. = LCCOMB_X19_Y8_N20; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1\|section_out1\[41\]~323'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_D65:Q_CAS1|section_out1[40]~322 CIC_D65:Q_CAS1|section_out1[41]~323 } "NODE_NAME" } } { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.607 ns CIC_D65:Q_CAS1\|section_out1\[42\]~324 41 COMB LCCOMB_X19_Y8_N22 2 " "Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 5.607 ns; Loc. = LCCOMB_X19_Y8_N22; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1\|section_out1\[42\]~324'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_D65:Q_CAS1|section_out1[41]~323 CIC_D65:Q_CAS1|section_out1[42]~324 } "NODE_NAME" } } { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.687 ns CIC_D65:Q_CAS1\|section_out1\[43\]~325 42 COMB LCCOMB_X19_Y8_N24 2 " "Info: 42: + IC(0.000 ns) + CELL(0.080 ns) = 5.687 ns; Loc. = LCCOMB_X19_Y8_N24; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1\|section_out1\[43\]~325'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_D65:Q_CAS1|section_out1[42]~324 CIC_D65:Q_CAS1|section_out1[43]~325 } "NODE_NAME" } } { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.767 ns CIC_D65:Q_CAS1\|section_out1\[44\]~326 43 COMB LCCOMB_X19_Y8_N26 2 " "Info: 43: + IC(0.000 ns) + CELL(0.080 ns) = 5.767 ns; Loc. = LCCOMB_X19_Y8_N26; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1\|section_out1\[44\]~326'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_D65:Q_CAS1|section_out1[43]~325 CIC_D65:Q_CAS1|section_out1[44]~326 } "NODE_NAME" } } { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.847 ns CIC_D65:Q_CAS1\|section_out1\[45\]~327 44 COMB LCCOMB_X19_Y8_N28 1 " "Info: 44: + IC(0.000 ns) + CELL(0.080 ns) = 5.847 ns; Loc. = LCCOMB_X19_Y8_N28; Fanout = 1; COMB Node = 'CIC_D65:Q_CAS1\|section_out1\[45\]~327'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_D65:Q_CAS1|section_out1[44]~326 CIC_D65:Q_CAS1|section_out1[45]~327 } "NODE_NAME" } } { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 6.305 ns CIC_D65:Q_CAS1\|section_out1\[46\]~250 45 COMB LCCOMB_X19_Y8_N30 1 " "Info: 45: + IC(0.000 ns) + CELL(0.458 ns) = 6.305 ns; Loc. = LCCOMB_X19_Y8_N30; Fanout = 1; COMB Node = 'CIC_D65:Q_CAS1\|section_out1\[46\]~250'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.458 ns" { CIC_D65:Q_CAS1|section_out1[45]~327 CIC_D65:Q_CAS1|section_out1[46]~250 } "NODE_NAME" } } { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.401 ns CIC_D65:Q_CAS1\|section_out1\[46\] 46 REG LCFF_X19_Y8_N31 2 " "Info: 46: + IC(0.000 ns) + CELL(0.096 ns) = 6.401 ns; Loc. = LCFF_X19_Y8_N31; Fanout = 2; REG Node = 'CIC_D65:Q_CAS1\|section_out1\[46\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.096 ns" { CIC_D65:Q_CAS1|section_out1[46]~250 CIC_D65:Q_CAS1|section_out1[46] } "NODE_NAME" } } { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.853 ns ( 75.82 % ) " "Info: Total cell delay = 4.853 ns ( 75.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.548 ns ( 24.18 % ) " "Info: Total interconnect delay = 1.548 ns ( 24.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.401 ns" { CIC_D65:Q_CAS1|input_register[3] CIC_D65:Q_CAS1|section_out1[3]~285 CIC_D65:Q_CAS1|section_out1[4]~286 CIC_D65:Q_CAS1|section_out1[5]~287 CIC_D65:Q_CAS1|section_out1[6]~288 CIC_D65:Q_CAS1|section_out1[7]~289 CIC_D65:Q_CAS1|section_out1[8]~290 CIC_D65:Q_CAS1|section_out1[9]~291 CIC_D65:Q_CAS1|section_out1[10]~292 CIC_D65:Q_CAS1|section_out1[11]~293 CIC_D65:Q_CAS1|section_out1[12]~294 CIC_D65:Q_CAS1|section_out1[13]~295 CIC_D65:Q_CAS1|section_out1[14]~296 CIC_D65:Q_CAS1|section_out1[15]~297 CIC_D65:Q_CAS1|section_out1[16]~298 CIC_D65:Q_CAS1|section_out1[17]~299 CIC_D65:Q_CAS1|section_out1[18]~300 CIC_D65:Q_CAS1|section_out1[19]~301 CIC_D65:Q_CAS1|section_out1[20]~302 CIC_D65:Q_CAS1|section_out1[21]~303 CIC_D65:Q_CAS1|section_out1[22]~304 CIC_D65:Q_CAS1|section_out1[23]~305 CIC_D65:Q_CAS1|section_out1[24]~306 CIC_D65:Q_CAS1|section_out1[25]~307 CIC_D65:Q_CAS1|section_out1[26]~308 CIC_D65:Q_CAS1|section_out1[27]~309 CIC_D65:Q_CAS1|section_out1[28]~310 CIC_D65:Q_CAS1|section_out1[29]~311 CIC_D65:Q_CAS1|section_out1[30]~312 CIC_D65:Q_CAS1|section_out1[31]~313 CIC_D65:Q_CAS1|section_out1[32]~314 CIC_D65:Q_CAS1|section_out1[33]~315 CIC_D65:Q_CAS1|section_out1[34]~316 CIC_D65:Q_CAS1|section_out1[35]~317 CIC_D65:Q_CAS1|section_out1[36]~318 CIC_D65:Q_CAS1|section_out1[37]~319 CIC_D65:Q_CAS1|section_out1[38]~320 CIC_D65:Q_CAS1|section_out1[39]~321 CIC_D65:Q_CAS1|section_out1[40]~322 CIC_D65:Q_CAS1|section_out1[41]~323 CIC_D65:Q_CAS1|section_out1[42]~324 CIC_D65:Q_CAS1|section_out1[43]~325 CIC_D65:Q_CAS1|section_out1[44]~326 CIC_D65:Q_CAS1|section_out1[45]~327 CIC_D65:Q_CAS1|section_out1[46]~250 CIC_D65:Q_CAS1|section_out1[46] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.401 ns" { CIC_D65:Q_CAS1|input_register[3] CIC_D65:Q_CAS1|section_out1[3]~285 CIC_D65:Q_CAS1|section_out1[4]~286 CIC_D65:Q_CAS1|section_out1[5]~287 CIC_D65:Q_CAS1|section_out1[6]~288 CIC_D65:Q_CAS1|section_out1[7]~289 CIC_D65:Q_CAS1|section_out1[8]~290 CIC_D65:Q_CAS1|section_out1[9]~291 CIC_D65:Q_CAS1|section_out1[10]~292 CIC_D65:Q_CAS1|section_out1[11]~293 CIC_D65:Q_CAS1|section_out1[12]~294 CIC_D65:Q_CAS1|section_out1[13]~295 CIC_D65:Q_CAS1|section_out1[14]~296 CIC_D65:Q_CAS1|section_out1[15]~297 CIC_D65:Q_CAS1|section_out1[16]~298 CIC_D65:Q_CAS1|section_out1[17]~299 CIC_D65:Q_CAS1|section_out1[18]~300 CIC_D65:Q_CAS1|section_out1[19]~301 CIC_D65:Q_CAS1|section_out1[20]~302 CIC_D65:Q_CAS1|section_out1[21]~303 CIC_D65:Q_CAS1|section_out1[22]~304 CIC_D65:Q_CAS1|section_out1[23]~305 CIC_D65:Q_CAS1|section_out1[24]~306 CIC_D65:Q_CAS1|section_out1[25]~307 CIC_D65:Q_CAS1|section_out1[26]~308 CIC_D65:Q_CAS1|section_out1[27]~309 CIC_D65:Q_CAS1|section_out1[28]~310 CIC_D65:Q_CAS1|section_out1[29]~311 CIC_D65:Q_CAS1|section_out1[30]~312 CIC_D65:Q_CAS1|section_out1[31]~313 CIC_D65:Q_CAS1|section_out1[32]~314 CIC_D65:Q_CAS1|section_out1[33]~315 CIC_D65:Q_CAS1|section_out1[34]~316 CIC_D65:Q_CAS1|section_out1[35]~317 CIC_D65:Q_CAS1|section_out1[36]~318 CIC_D65:Q_CAS1|section_out1[37]~319 CIC_D65:Q_CAS1|section_out1[38]~320 CIC_D65:Q_CAS1|section_out1[39]~321 CIC_D65:Q_CAS1|section_out1[40]~322 CIC_D65:Q_CAS1|section_out1[41]~323 CIC_D65:Q_CAS1|section_out1[42]~324 CIC_D65:Q_CAS1|section_out1[43]~325 CIC_D65:Q_CAS1|section_out1[44]~326 CIC_D65:Q_CAS1|section_out1[45]~327 CIC_D65:Q_CAS1|section_out1[46]~250 CIC_D65:Q_CAS1|section_out1[46] } { 0.000ns 1.548ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.571 ns - Smallest " "Info: - Smallest clock skew is -0.571 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENC_CLK destination 3.443 ns + Shortest register " "Info: + Shortest clock path from clock \"ENC_CLK\" to destination register is 3.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns ENC_CLK 1 CLK PIN_150 3559 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 3559; CLK Node = 'ENC_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ENC_CLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.907 ns) + CELL(0.602 ns) 3.443 ns CIC_D65:Q_CAS1\|section_out1\[46\] 2 REG LCFF_X19_Y8_N31 2 " "Info: 2: + IC(1.907 ns) + CELL(0.602 ns) = 3.443 ns; Loc. = LCFF_X19_Y8_N31; Fanout = 2; REG Node = 'CIC_D65:Q_CAS1\|section_out1\[46\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.509 ns" { ENC_CLK CIC_D65:Q_CAS1|section_out1[46] } "NODE_NAME" } } { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 44.61 % ) " "Info: Total cell delay = 1.536 ns ( 44.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.907 ns ( 55.39 % ) " "Info: Total interconnect delay = 1.907 ns ( 55.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.443 ns" { ENC_CLK CIC_D65:Q_CAS1|section_out1[46] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.443 ns" { ENC_CLK ENC_CLK~combout CIC_D65:Q_CAS1|section_out1[46] } { 0.000ns 0.000ns 1.907ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENC_CLK source 4.014 ns - Longest register " "Info: - Longest clock path from clock \"ENC_CLK\" to source register is 4.014 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns ENC_CLK 1 CLK PIN_150 3559 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 3559; CLK Node = 'ENC_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ENC_CLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.478 ns) + CELL(0.602 ns) 4.014 ns CIC_D65:Q_CAS1\|input_register\[3\] 2 REG LCFF_X13_Y6_N9 2 " "Info: 2: + IC(2.478 ns) + CELL(0.602 ns) = 4.014 ns; Loc. = LCFF_X13_Y6_N9; Fanout = 2; REG Node = 'CIC_D65:Q_CAS1\|input_register\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.080 ns" { ENC_CLK CIC_D65:Q_CAS1|input_register[3] } "NODE_NAME" } } { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 236 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 38.27 % ) " "Info: Total cell delay = 1.536 ns ( 38.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.478 ns ( 61.73 % ) " "Info: Total interconnect delay = 2.478 ns ( 61.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.014 ns" { ENC_CLK CIC_D65:Q_CAS1|input_register[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.014 ns" { ENC_CLK ENC_CLK~combout CIC_D65:Q_CAS1|input_register[3] } { 0.000ns 0.000ns 2.478ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.443 ns" { ENC_CLK CIC_D65:Q_CAS1|section_out1[46] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.443 ns" { ENC_CLK ENC_CLK~combout CIC_D65:Q_CAS1|section_out1[46] } { 0.000ns 0.000ns 1.907ns } { 0.000ns 0.934ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.014 ns" { ENC_CLK CIC_D65:Q_CAS1|input_register[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.014 ns" { ENC_CLK ENC_CLK~combout CIC_D65:Q_CAS1|input_register[3] } { 0.000ns 0.000ns 2.478ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 236 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "CIC_D65.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_D65.v" 259 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.401 ns" { CIC_D65:Q_CAS1|input_register[3] CIC_D65:Q_CAS1|section_out1[3]~285 CIC_D65:Q_CAS1|section_out1[4]~286 CIC_D65:Q_CAS1|section_out1[5]~287 CIC_D65:Q_CAS1|section_out1[6]~288 CIC_D65:Q_CAS1|section_out1[7]~289 CIC_D65:Q_CAS1|section_out1[8]~290 CIC_D65:Q_CAS1|section_out1[9]~291 CIC_D65:Q_CAS1|section_out1[10]~292 CIC_D65:Q_CAS1|section_out1[11]~293 CIC_D65:Q_CAS1|section_out1[12]~294 CIC_D65:Q_CAS1|section_out1[13]~295 CIC_D65:Q_CAS1|section_out1[14]~296 CIC_D65:Q_CAS1|section_out1[15]~297 CIC_D65:Q_CAS1|section_out1[16]~298 CIC_D65:Q_CAS1|section_out1[17]~299 CIC_D65:Q_CAS1|section_out1[18]~300 CIC_D65:Q_CAS1|section_out1[19]~301 CIC_D65:Q_CAS1|section_out1[20]~302 CIC_D65:Q_CAS1|section_out1[21]~303 CIC_D65:Q_CAS1|section_out1[22]~304 CIC_D65:Q_CAS1|section_out1[23]~305 CIC_D65:Q_CAS1|section_out1[24]~306 CIC_D65:Q_CAS1|section_out1[25]~307 CIC_D65:Q_CAS1|section_out1[26]~308 CIC_D65:Q_CAS1|section_out1[27]~309 CIC_D65:Q_CAS1|section_out1[28]~310 CIC_D65:Q_CAS1|section_out1[29]~311 CIC_D65:Q_CAS1|section_out1[30]~312 CIC_D65:Q_CAS1|section_out1[31]~313 CIC_D65:Q_CAS1|section_out1[32]~314 CIC_D65:Q_CAS1|section_out1[33]~315 CIC_D65:Q_CAS1|section_out1[34]~316 CIC_D65:Q_CAS1|section_out1[35]~317 CIC_D65:Q_CAS1|section_out1[36]~318 CIC_D65:Q_CAS1|section_out1[37]~319 CIC_D65:Q_CAS1|section_out1[38]~320 CIC_D65:Q_CAS1|section_out1[39]~321 CIC_D65:Q_CAS1|section_out1[40]~322 CIC_D65:Q_CAS1|section_out1[41]~323 CIC_D65:Q_CAS1|section_out1[42]~324 CIC_D65:Q_CAS1|section_out1[43]~325 CIC_D65:Q_CAS1|section_out1[44]~326 CIC_D65:Q_CAS1|section_out1[45]~327 CIC_D65:Q_CAS1|section_out1[46]~250 CIC_D65:Q_CAS1|section_out1[46] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.401 ns" { CIC_D65:Q_CAS1|input_register[3] CIC_D65:Q_CAS1|section_out1[3]~285 CIC_D65:Q_CAS1|section_out1[4]~286 CIC_D65:Q_CAS1|section_out1[5]~287 CIC_D65:Q_CAS1|section_out1[6]~288 CIC_D65:Q_CAS1|section_out1[7]~289 CIC_D65:Q_CAS1|section_out1[8]~290 CIC_D65:Q_CAS1|section_out1[9]~291 CIC_D65:Q_CAS1|section_out1[10]~292 CIC_D65:Q_CAS1|section_out1[11]~293 CIC_D65:Q_CAS1|section_out1[12]~294 CIC_D65:Q_CAS1|section_out1[13]~295 CIC_D65:Q_CAS1|section_out1[14]~296 CIC_D65:Q_CAS1|section_out1[15]~297 CIC_D65:Q_CAS1|section_out1[16]~298 CIC_D65:Q_CAS1|section_out1[17]~299 CIC_D65:Q_CAS1|section_out1[18]~300 CIC_D65:Q_CAS1|section_out1[19]~301 CIC_D65:Q_CAS1|section_out1[20]~302 CIC_D65:Q_CAS1|section_out1[21]~303 CIC_D65:Q_CAS1|section_out1[22]~304 CIC_D65:Q_CAS1|section_out1[23]~305 CIC_D65:Q_CAS1|section_out1[24]~306 CIC_D65:Q_CAS1|section_out1[25]~307 CIC_D65:Q_CAS1|section_out1[26]~308 CIC_D65:Q_CAS1|section_out1[27]~309 CIC_D65:Q_CAS1|section_out1[28]~310 CIC_D65:Q_CAS1|section_out1[29]~311 CIC_D65:Q_CAS1|section_out1[30]~312 CIC_D65:Q_CAS1|section_out1[31]~313 CIC_D65:Q_CAS1|section_out1[32]~314 CIC_D65:Q_CAS1|section_out1[33]~315 CIC_D65:Q_CAS1|section_out1[34]~316 CIC_D65:Q_CAS1|section_out1[35]~317 CIC_D65:Q_CAS1|section_out1[36]~318 CIC_D65:Q_CAS1|section_out1[37]~319 CIC_D65:Q_CAS1|section_out1[38]~320 CIC_D65:Q_CAS1|section_out1[39]~321 CIC_D65:Q_CAS1|section_out1[40]~322 CIC_D65:Q_CAS1|section_out1[41]~323 CIC_D65:Q_CAS1|section_out1[42]~324 CIC_D65:Q_CAS1|section_out1[43]~325 CIC_D65:Q_CAS1|section_out1[44]~326 CIC_D65:Q_CAS1|section_out1[45]~327 CIC_D65:Q_CAS1|section_out1[46]~250 CIC_D65:Q_CAS1|section_out1[46] } { 0.000ns 1.548ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.443 ns" { ENC_CLK CIC_D65:Q_CAS1|section_out1[46] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.443 ns" { ENC_CLK ENC_CLK~combout CIC_D65:Q_CAS1|section_out1[46] } { 0.000ns 0.000ns 1.907ns } { 0.000ns 0.934ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.014 ns" { ENC_CLK CIC_D65:Q_CAS1|input_register[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.014 ns" { ENC_CLK ENC_CLK~combout CIC_D65:Q_CAS1|input_register[3] } { 0.000ns 0.000ns 2.478ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "FX2_CLK register SPI_REGS:spi_regs\|CS_ph1 register RegisterX:optionreg\|OUT\[26\] 292.23 MHz 3.422 ns Internal " "Info: Clock \"FX2_CLK\" has Internal fmax of 292.23 MHz between source register \"SPI_REGS:spi_regs\|CS_ph1\" and destination register \"RegisterX:optionreg\|OUT\[26\]\" (period= 3.422 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.188 ns + Longest register register " "Info: + Longest register to register delay is 3.188 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SPI_REGS:spi_regs\|CS_ph1 1 REG LCFF_X4_Y11_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y11_N29; Fanout = 2; REG Node = 'SPI_REGS:spi_regs\|CS_ph1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SPI_REGS:spi_regs|CS_ph1 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.177 ns) 0.547 ns RegisterX:optionreg\|always0~57 2 COMB LCCOMB_X4_Y11_N16 2 " "Info: 2: + IC(0.370 ns) + CELL(0.177 ns) = 0.547 ns; Loc. = LCCOMB_X4_Y11_N16; Fanout = 2; COMB Node = 'RegisterX:optionreg\|always0~57'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.547 ns" { SPI_REGS:spi_regs|CS_ph1 RegisterX:optionreg|always0~57 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.862 ns) + CELL(0.178 ns) 1.587 ns RegisterX:optionreg\|always0~58 3 COMB LCCOMB_X4_Y13_N18 32 " "Info: 3: + IC(0.862 ns) + CELL(0.178 ns) = 1.587 ns; Loc. = LCCOMB_X4_Y13_N18; Fanout = 32; COMB Node = 'RegisterX:optionreg\|always0~58'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.040 ns" { RegisterX:optionreg|always0~57 RegisterX:optionreg|always0~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.758 ns) 3.188 ns RegisterX:optionreg\|OUT\[26\] 4 REG LCFF_X5_Y12_N1 1 " "Info: 4: + IC(0.843 ns) + CELL(0.758 ns) = 3.188 ns; Loc. = LCFF_X5_Y12_N1; Fanout = 1; REG Node = 'RegisterX:optionreg\|OUT\[26\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.601 ns" { RegisterX:optionreg|always0~58 RegisterX:optionreg|OUT[26] } "NODE_NAME" } } { "RegisterX.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/RegisterX.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.113 ns ( 34.91 % ) " "Info: Total cell delay = 1.113 ns ( 34.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.075 ns ( 65.09 % ) " "Info: Total interconnect delay = 2.075 ns ( 65.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.188 ns" { SPI_REGS:spi_regs|CS_ph1 RegisterX:optionreg|always0~57 RegisterX:optionreg|always0~58 RegisterX:optionreg|OUT[26] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.188 ns" { SPI_REGS:spi_regs|CS_ph1 RegisterX:optionreg|always0~57 RegisterX:optionreg|always0~58 RegisterX:optionreg|OUT[26] } { 0.000ns 0.370ns 0.862ns 0.843ns } { 0.000ns 0.177ns 0.178ns 0.758ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.005 ns - Smallest " "Info: - Smallest clock skew is 0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK destination 2.579 ns + Shortest register " "Info: + Shortest clock path from clock \"FX2_CLK\" to destination register is 2.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.000 ns) 1.198 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G0 66 " "Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G0; Fanout = 66; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.132 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.602 ns) 2.579 ns RegisterX:optionreg\|OUT\[26\] 3 REG LCFF_X5_Y12_N1 1 " "Info: 3: + IC(0.779 ns) + CELL(0.602 ns) = 2.579 ns; Loc. = LCFF_X5_Y12_N1; Fanout = 1; REG Node = 'RegisterX:optionreg\|OUT\[26\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.381 ns" { FX2_CLK~clkctrl RegisterX:optionreg|OUT[26] } "NODE_NAME" } } { "RegisterX.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/RegisterX.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 64.68 % ) " "Info: Total cell delay = 1.668 ns ( 64.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.911 ns ( 35.32 % ) " "Info: Total interconnect delay = 0.911 ns ( 35.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.579 ns" { FX2_CLK FX2_CLK~clkctrl RegisterX:optionreg|OUT[26] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.579 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl RegisterX:optionreg|OUT[26] } { 0.000ns 0.000ns 0.132ns 0.779ns } { 0.000ns 1.066ns 0.000ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK source 2.574 ns - Longest register " "Info: - Longest clock path from clock \"FX2_CLK\" to source register is 2.574 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.000 ns) 1.198 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G0 66 " "Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G0; Fanout = 66; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.132 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.602 ns) 2.574 ns SPI_REGS:spi_regs\|CS_ph1 3 REG LCFF_X4_Y11_N29 2 " "Info: 3: + IC(0.774 ns) + CELL(0.602 ns) = 2.574 ns; Loc. = LCFF_X4_Y11_N29; Fanout = 2; REG Node = 'SPI_REGS:spi_regs\|CS_ph1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.376 ns" { FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 64.80 % ) " "Info: Total cell delay = 1.668 ns ( 64.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.906 ns ( 35.20 % ) " "Info: Total interconnect delay = 0.906 ns ( 35.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.574 ns" { FX2_CLK FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.574 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } { 0.000ns 0.000ns 0.132ns 0.774ns } { 0.000ns 1.066ns 0.000ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.579 ns" { FX2_CLK FX2_CLK~clkctrl RegisterX:optionreg|OUT[26] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.579 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl RegisterX:optionreg|OUT[26] } { 0.000ns 0.000ns 0.132ns 0.779ns } { 0.000ns 1.066ns 0.000ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.574 ns" { FX2_CLK FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.574 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } { 0.000ns 0.000ns 0.132ns 0.774ns } { 0.000ns 1.066ns 0.000ns 0.602ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 67 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "RegisterX.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/RegisterX.v" 48 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.188 ns" { SPI_REGS:spi_regs|CS_ph1 RegisterX:optionreg|always0~57 RegisterX:optionreg|always0~58 RegisterX:optionreg|OUT[26] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.188 ns" { SPI_REGS:spi_regs|CS_ph1 RegisterX:optionreg|always0~57 RegisterX:optionreg|always0~58 RegisterX:optionreg|OUT[26] } { 0.000ns 0.370ns 0.862ns 0.843ns } { 0.000ns 0.177ns 0.178ns 0.758ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.579 ns" { FX2_CLK FX2_CLK~clkctrl RegisterX:optionreg|OUT[26] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.579 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl RegisterX:optionreg|OUT[26] } { 0.000ns 0.000ns 0.132ns 0.779ns } { 0.000ns 1.066ns 0.000ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.574 ns" { FX2_CLK FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.574 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } { 0.000ns 0.000ns 0.132ns 0.774ns } { 0.000ns 1.066ns 0.000ns 0.602ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SCK register SPI_REGS:spi_regs\|BitCounter\[22\] register SPI_REGS:spi_regs\|sdata\[1\] 178.38 MHz 5.606 ns Internal " "Info: Clock \"SCK\" has Internal fmax of 178.38 MHz between source register \"SPI_REGS:spi_regs\|BitCounter\[22\]\" and destination register \"SPI_REGS:spi_regs\|sdata\[1\]\" (period= 5.606 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.717 ns + Longest register register " "Info: + Longest register to register delay is 5.717 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SPI_REGS:spi_regs\|BitCounter\[22\] 1 REG LCFF_X2_Y11_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y11_N13; Fanout = 3; REG Node = 'SPI_REGS:spi_regs\|BitCounter\[22\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SPI_REGS:spi_regs|BitCounter[22] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.450 ns) 1.309 ns SPI_REGS:spi_regs\|Equal0~318 2 COMB LCCOMB_X3_Y11_N20 1 " "Info: 2: + IC(0.859 ns) + CELL(0.450 ns) = 1.309 ns; Loc. = LCCOMB_X3_Y11_N20; Fanout = 1; COMB Node = 'SPI_REGS:spi_regs\|Equal0~318'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.309 ns" { SPI_REGS:spi_regs|BitCounter[22] SPI_REGS:spi_regs|Equal0~318 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.512 ns) 2.130 ns SPI_REGS:spi_regs\|Equal0~320 3 COMB LCCOMB_X3_Y11_N30 1 " "Info: 3: + IC(0.309 ns) + CELL(0.512 ns) = 2.130 ns; Loc. = LCCOMB_X3_Y11_N30; Fanout = 1; COMB Node = 'SPI_REGS:spi_regs\|Equal0~320'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.821 ns" { SPI_REGS:spi_regs|Equal0~318 SPI_REGS:spi_regs|Equal0~320 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.491 ns) 2.915 ns SPI_REGS:spi_regs\|Equal0~324 4 COMB LCCOMB_X3_Y11_N22 4 " "Info: 4: + IC(0.294 ns) + CELL(0.491 ns) = 2.915 ns; Loc. = LCCOMB_X3_Y11_N22; Fanout = 4; COMB Node = 'SPI_REGS:spi_regs\|Equal0~324'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.785 ns" { SPI_REGS:spi_regs|Equal0~320 SPI_REGS:spi_regs|Equal0~324 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.178 ns) 3.403 ns SPI_REGS:spi_regs\|always2~0 5 COMB LCCOMB_X3_Y11_N14 34 " "Info: 5: + IC(0.310 ns) + CELL(0.178 ns) = 3.403 ns; Loc. = LCCOMB_X3_Y11_N14; Fanout = 34; COMB Node = 'SPI_REGS:spi_regs\|always2~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.488 ns" { SPI_REGS:spi_regs|Equal0~324 SPI_REGS:spi_regs|always2~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.319 ns) 4.041 ns SPI_REGS:spi_regs\|sdata\[17\]~9855 6 COMB LCCOMB_X3_Y11_N4 38 " "Info: 6: + IC(0.319 ns) + CELL(0.319 ns) = 4.041 ns; Loc. = LCCOMB_X3_Y11_N4; Fanout = 38; COMB Node = 'SPI_REGS:spi_regs\|sdata\[17\]~9855'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.638 ns" { SPI_REGS:spi_regs|always2~0 SPI_REGS:spi_regs|sdata[17]~9855 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.758 ns) 5.717 ns SPI_REGS:spi_regs\|sdata\[1\] 7 REG LCFF_X4_Y13_N3 3 " "Info: 7: + IC(0.918 ns) + CELL(0.758 ns) = 5.717 ns; Loc. = LCFF_X4_Y13_N3; Fanout = 3; REG Node = 'SPI_REGS:spi_regs\|sdata\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.676 ns" { SPI_REGS:spi_regs|sdata[17]~9855 SPI_REGS:spi_regs|sdata[1] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.708 ns ( 47.37 % ) " "Info: Total cell delay = 2.708 ns ( 47.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.009 ns ( 52.63 % ) " "Info: Total interconnect delay = 3.009 ns ( 52.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.717 ns" { SPI_REGS:spi_regs|BitCounter[22] SPI_REGS:spi_regs|Equal0~318 SPI_REGS:spi_regs|Equal0~320 SPI_REGS:spi_regs|Equal0~324 SPI_REGS:spi_regs|always2~0 SPI_REGS:spi_regs|sdata[17]~9855 SPI_REGS:spi_regs|sdata[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.717 ns" { SPI_REGS:spi_regs|BitCounter[22] SPI_REGS:spi_regs|Equal0~318 SPI_REGS:spi_regs|Equal0~320 SPI_REGS:spi_regs|Equal0~324 SPI_REGS:spi_regs|always2~0 SPI_REGS:spi_regs|sdata[17]~9855 SPI_REGS:spi_regs|sdata[1] } { 0.000ns 0.859ns 0.309ns 0.294ns 0.310ns 0.319ns 0.918ns } { 0.000ns 0.450ns 0.512ns 0.491ns 0.178ns 0.319ns 0.758ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.350 ns - Smallest " "Info: - Smallest clock skew is 0.350 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCK destination 2.942 ns + Shortest register " "Info: + Shortest clock path from clock \"SCK\" to destination register is 2.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns SCK 1 CLK PIN_15 72 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_15; Fanout = 72; CLK Node = 'SCK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SCK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.416 ns) + CELL(0.602 ns) 2.942 ns SPI_REGS:spi_regs\|sdata\[1\] 2 REG LCFF_X4_Y13_N3 3 " "Info: 2: + IC(1.416 ns) + CELL(0.602 ns) = 2.942 ns; Loc. = LCFF_X4_Y13_N3; Fanout = 3; REG Node = 'SPI_REGS:spi_regs\|sdata\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.018 ns" { SCK SPI_REGS:spi_regs|sdata[1] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 51.87 % ) " "Info: Total cell delay = 1.526 ns ( 51.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.416 ns ( 48.13 % ) " "Info: Total interconnect delay = 1.416 ns ( 48.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.942 ns" { SCK SPI_REGS:spi_regs|sdata[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.942 ns" { SCK SCK~combout SPI_REGS:spi_regs|sdata[1] } { 0.000ns 0.000ns 1.416ns } { 0.000ns 0.924ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCK source 2.592 ns - Longest register " "Info: - Longest clock path from clock \"SCK\" to source register is 2.592 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns SCK 1 CLK PIN_15 72 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_15; Fanout = 72; CLK Node = 'SCK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SCK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.602 ns) 2.592 ns SPI_REGS:spi_regs\|BitCounter\[22\] 2 REG LCFF_X2_Y11_N13 3 " "Info: 2: + IC(1.066 ns) + CELL(0.602 ns) = 2.592 ns; Loc. = LCFF_X2_Y11_N13; Fanout = 3; REG Node = 'SPI_REGS:spi_regs\|BitCounter\[22\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.668 ns" { SCK SPI_REGS:spi_regs|BitCounter[22] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 58.87 % ) " "Info: Total cell delay = 1.526 ns ( 58.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.066 ns ( 41.13 % ) " "Info: Total interconnect delay = 1.066 ns ( 41.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.592 ns" { SCK SPI_REGS:spi_regs|BitCounter[22] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.592 ns" { SCK SCK~combout SPI_REGS:spi_regs|BitCounter[22] } { 0.000ns 0.000ns 1.066ns } { 0.000ns 0.924ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.942 ns" { SCK SPI_REGS:spi_regs|sdata[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.942 ns" { SCK SCK~combout SPI_REGS:spi_regs|sdata[1] } { 0.000ns 0.000ns 1.416ns } { 0.000ns 0.924ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.592 ns" { SCK SPI_REGS:spi_regs|BitCounter[22] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.592 ns" { SCK SCK~combout SPI_REGS:spi_regs|BitCounter[22] } { 0.000ns 0.000ns 1.066ns } { 0.000ns 0.924ns 0.602ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 82 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 127 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.717 ns" { SPI_REGS:spi_regs|BitCounter[22] SPI_REGS:spi_regs|Equal0~318 SPI_REGS:spi_regs|Equal0~320 SPI_REGS:spi_regs|Equal0~324 SPI_REGS:spi_regs|always2~0 SPI_REGS:spi_regs|sdata[17]~9855 SPI_REGS:spi_regs|sdata[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.717 ns" { SPI_REGS:spi_regs|BitCounter[22] SPI_REGS:spi_regs|Equal0~318 SPI_REGS:spi_regs|Equal0~320 SPI_REGS:spi_regs|Equal0~324 SPI_REGS:spi_regs|always2~0 SPI_REGS:spi_regs|sdata[17]~9855 SPI_REGS:spi_regs|sdata[1] } { 0.000ns 0.859ns 0.309ns 0.294ns 0.310ns 0.319ns 0.918ns } { 0.000ns 0.450ns 0.512ns 0.491ns 0.178ns 0.319ns 0.758ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.942 ns" { SCK SPI_REGS:spi_regs|sdata[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.942 ns" { SCK SCK~combout SPI_REGS:spi_regs|sdata[1] } { 0.000ns 0.000ns 1.416ns } { 0.000ns 0.924ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.592 ns" { SCK SPI_REGS:spi_regs|BitCounter[22] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.592 ns" { SCK SCK~combout SPI_REGS:spi_regs|BitCounter[22] } { 0.000ns 0.000ns 1.066ns } { 0.000ns 0.924ns 0.602ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "FD\[8\]~reg0 FLAGB IFCLK 8.198 ns register " "Info: tsu for register \"FD\[8\]~reg0\" (data pin = \"FLAGB\", clock pin = \"IFCLK\") is 8.198 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.768 ns + Longest pin register " "Info: + Longest pin to register delay is 10.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns FLAGB 1 PIN PIN_197 3 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_197; Fanout = 3; PIN Node = 'FLAGB'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FLAGB } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.403 ns) + CELL(0.545 ns) 7.851 ns FD\[13\]~575 2 COMB LCCOMB_X10_Y9_N2 2 " "Info: 2: + IC(6.403 ns) + CELL(0.545 ns) = 7.851 ns; Loc. = LCCOMB_X10_Y9_N2; Fanout = 2; COMB Node = 'FD\[13\]~575'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.948 ns" { FLAGB FD[13]~575 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.178 ns) 8.327 ns FD\[13\]~576 3 COMB LCCOMB_X10_Y9_N8 16 " "Info: 3: + IC(0.298 ns) + CELL(0.178 ns) = 8.327 ns; Loc. = LCCOMB_X10_Y9_N8; Fanout = 16; COMB Node = 'FD\[13\]~576'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.476 ns" { FD[13]~575 FD[13]~576 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.683 ns) + CELL(0.758 ns) 10.768 ns FD\[8\]~reg0 4 REG LCFF_X1_Y6_N1 1 " "Info: 4: + IC(1.683 ns) + CELL(0.758 ns) = 10.768 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 1; REG Node = 'FD\[8\]~reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.441 ns" { FD[13]~576 FD[8]~reg0 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.384 ns ( 22.14 % ) " "Info: Total cell delay = 2.384 ns ( 22.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.384 ns ( 77.86 % ) " "Info: Total interconnect delay = 8.384 ns ( 77.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.768 ns" { FLAGB FD[13]~575 FD[13]~576 FD[8]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.768 ns" { FLAGB FLAGB~combout FD[13]~575 FD[13]~576 FD[8]~reg0 } { 0.000ns 0.000ns 6.403ns 0.298ns 1.683ns } { 0.000ns 0.903ns 0.545ns 0.178ns 0.758ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 351 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.532 ns - Shortest register " "Info: - Shortest clock path from clock \"IFCLK\" to destination register is 2.532 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.130 ns) + CELL(0.000 ns) 1.186 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 176 " "Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 176; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.130 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.602 ns) 2.532 ns FD\[8\]~reg0 3 REG LCFF_X1_Y6_N1 1 " "Info: 3: + IC(0.744 ns) + CELL(0.602 ns) = 2.532 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 1; REG Node = 'FD\[8\]~reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.346 ns" { IFCLK~clkctrl FD[8]~reg0 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.658 ns ( 65.48 % ) " "Info: Total cell delay = 1.658 ns ( 65.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.874 ns ( 34.52 % ) " "Info: Total interconnect delay = 0.874 ns ( 34.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.532 ns" { IFCLK IFCLK~clkctrl FD[8]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.532 ns" { IFCLK IFCLK~combout IFCLK~clkctrl FD[8]~reg0 } { 0.000ns 0.000ns 0.130ns 0.744ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.768 ns" { FLAGB FD[13]~575 FD[13]~576 FD[8]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.768 ns" { FLAGB FLAGB~combout FD[13]~575 FD[13]~576 FD[8]~reg0 } { 0.000ns 0.000ns 6.403ns 0.298ns 1.683ns } { 0.000ns 0.903ns 0.545ns 0.178ns 0.758ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.532 ns" { IFCLK IFCLK~clkctrl FD[8]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.532 ns" { IFCLK IFCLK~combout IFCLK~clkctrl FD[8]~reg0 } { 0.000ns 0.000ns 0.130ns 0.744ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "ENC_CLK GPIO2 tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_i27:wrptr_gp\|power_modified_counter_values\[8\] 12.979 ns register " "Info: tco from clock \"ENC_CLK\" to destination pin \"GPIO2\" through register \"tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_i27:wrptr_gp\|power_modified_counter_values\[8\]\" is 12.979 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENC_CLK source 3.236 ns + Longest register " "Info: + Longest clock path from clock \"ENC_CLK\" to source register is 3.236 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns ENC_CLK 1 CLK PIN_150 3559 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 3559; CLK Node = 'ENC_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ENC_CLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(0.602 ns) 3.236 ns tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_i27:wrptr_gp\|power_modified_counter_values\[8\] 2 REG LCFF_X25_Y9_N23 4 " "Info: 2: + IC(1.700 ns) + CELL(0.602 ns) = 3.236 ns; Loc. = LCFF_X25_Y9_N23; Fanout = 4; REG Node = 'tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_i27:wrptr_gp\|power_modified_counter_values\[8\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.302 ns" { ENC_CLK tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] } "NODE_NAME" } } { "db/a_graycounter_i27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_i27.tdf" 92 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 47.47 % ) " "Info: Total cell delay = 1.536 ns ( 47.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.700 ns ( 52.53 % ) " "Info: Total interconnect delay = 1.700 ns ( 52.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.236 ns" { ENC_CLK tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.236 ns" { ENC_CLK ENC_CLK~combout tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] } { 0.000ns 0.000ns 1.700ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/a_graycounter_i27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_i27.tdf" 92 31 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.466 ns + Longest register pin " "Info: + Longest register to pin delay is 9.466 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_i27:wrptr_gp\|power_modified_counter_values\[8\] 1 REG LCFF_X25_Y9_N23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y9_N23; Fanout = 4; REG Node = 'tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_i27:wrptr_gp\|power_modified_counter_values\[8\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] } "NODE_NAME" } } { "db/a_graycounter_i27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_i27.tdf" 92 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.545 ns) 1.750 ns tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|wrfull_eq_comp_aeb_int~60 2 COMB LCCOMB_X20_Y9_N28 1 " "Info: 2: + IC(1.205 ns) + CELL(0.545 ns) = 1.750 ns; Loc. = LCCOMB_X20_Y9_N28; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|wrfull_eq_comp_aeb_int~60'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.750 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~60 } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.178 ns) 2.212 ns tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|wrfull_eq_comp_aeb_int~61 3 COMB LCCOMB_X20_Y9_N26 1 " "Info: 3: + IC(0.284 ns) + CELL(0.178 ns) = 2.212 ns; Loc. = LCCOMB_X20_Y9_N26; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|wrfull_eq_comp_aeb_int~61'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.462 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~60 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~61 } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.095 ns) + CELL(0.322 ns) 3.629 ns tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|wrfull_eq_comp_aeb_int~0 4 COMB LCCOMB_X25_Y9_N28 2 " "Info: 4: + IC(1.095 ns) + CELL(0.322 ns) = 3.629 ns; Loc. = LCCOMB_X25_Y9_N28; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|wrfull_eq_comp_aeb_int~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.417 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~61 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0 } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.771 ns) + CELL(3.066 ns) 9.466 ns GPIO2 5 PIN PIN_68 0 " "Info: 5: + IC(2.771 ns) + CELL(3.066 ns) = 9.466 ns; Loc. = PIN_68; Fanout = 0; PIN Node = 'GPIO2'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.837 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO2 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.111 ns ( 43.43 % ) " "Info: Total cell delay = 4.111 ns ( 43.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.355 ns ( 56.57 % ) " "Info: Total interconnect delay = 5.355 ns ( 56.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.466 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~60 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~61 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO2 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.466 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~60 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~61 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO2 } { 0.000ns 1.205ns 0.284ns 1.095ns 2.771ns } { 0.000ns 0.545ns 0.178ns 0.322ns 3.066ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.236 ns" { ENC_CLK tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.236 ns" { ENC_CLK ENC_CLK~combout tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] } { 0.000ns 0.000ns 1.700ns } { 0.000ns 0.934ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.466 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~60 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~61 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO2 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.466 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~60 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~61 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO2 } { 0.000ns 1.205ns 0.284ns 1.095ns 2.771ns } { 0.000ns 0.545ns 0.178ns 0.322ns 3.066ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "FLAGB GPIO6 10.388 ns Longest " "Info: Longest tpd from source pin \"FLAGB\" to destination pin \"GPIO6\" is 10.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns FLAGB 1 PIN PIN_197 3 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_197; Fanout = 3; PIN Node = 'FLAGB'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FLAGB } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.449 ns) + CELL(3.036 ns) 10.388 ns GPIO6 2 PIN PIN_74 0 " "Info: 2: + IC(6.449 ns) + CELL(3.036 ns) = 10.388 ns; Loc. = PIN_74; Fanout = 0; PIN Node = 'GPIO6'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.485 ns" { FLAGB GPIO6 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.939 ns ( 37.92 % ) " "Info: Total cell delay = 3.939 ns ( 37.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.449 ns ( 62.08 % ) " "Info: Total interconnect delay = 6.449 ns ( 62.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.388 ns" { FLAGB GPIO6 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.388 ns" { FLAGB FLAGB~combout GPIO6 } { 0.000ns 0.000ns 6.449ns } { 0.000ns 0.903ns 3.036ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "ADC\[0\] DA\[0\] ENC_CLK -2.952 ns register " "Info: th for register \"ADC\[0\]\" (data pin = \"DA\[0\]\", clock pin = \"ENC_CLK\") is -2.952 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENC_CLK destination 3.304 ns + Longest register " "Info: + Longest clock path from clock \"ENC_CLK\" to destination register is 3.304 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns ENC_CLK 1 CLK PIN_150 3559 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 3559; CLK Node = 'ENC_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ENC_CLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.768 ns) + CELL(0.602 ns) 3.304 ns ADC\[0\] 2 REG LCFF_X15_Y13_N1 2 " "Info: 2: + IC(1.768 ns) + CELL(0.602 ns) = 3.304 ns; Loc. = LCFF_X15_Y13_N1; Fanout = 2; REG Node = 'ADC\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.370 ns" { ENC_CLK ADC[0] } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 46.49 % ) " "Info: Total cell delay = 1.536 ns ( 46.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.768 ns ( 53.51 % ) " "Info: Total interconnect delay = 1.768 ns ( 53.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.304 ns" { ENC_CLK ADC[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.304 ns" { ENC_CLK ENC_CLK~combout ADC[0] } { 0.000ns 0.000ns 1.768ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 103 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.542 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.542 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns DA\[0\] 1 PIN PIN_180 1 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_180; Fanout = 1; PIN Node = 'DA\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { DA[0] } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.216 ns) + CELL(0.413 ns) 6.542 ns ADC\[0\] 2 REG LCFF_X15_Y13_N1 2 " "Info: 2: + IC(5.216 ns) + CELL(0.413 ns) = 6.542 ns; Loc. = LCFF_X15_Y13_N1; Fanout = 2; REG Node = 'ADC\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.629 ns" { DA[0] ADC[0] } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.326 ns ( 20.27 % ) " "Info: Total cell delay = 1.326 ns ( 20.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.216 ns ( 79.73 % ) " "Info: Total interconnect delay = 5.216 ns ( 79.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.542 ns" { DA[0] ADC[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.542 ns" { DA[0] DA[0]~combout ADC[0] } { 0.000ns 0.000ns 5.216ns } { 0.000ns 0.913ns 0.413ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.304 ns" { ENC_CLK ADC[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.304 ns" { ENC_CLK ENC_CLK~combout ADC[0] } { 0.000ns 0.000ns 1.768ns } { 0.000ns 0.934ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.542 ns" { DA[0] ADC[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.542 ns" { DA[0] DA[0]~combout ADC[0] } { 0.000ns 0.000ns 5.216ns } { 0.000ns 0.913ns 0.413ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCK_CONSTRAINTS_FOUND" "" "Warning: No matching clocks have timing constraints" {  } {  } 0 0 "No matching clocks have timing constraints" 0 0}
{ "Warning" "WTAN_NO_CLOCK_CONSTRAINTS_FOUND" "" "Warning: No matching clocks have timing constraints" {  } {  } 0 0 "No matching clocks have timing constraints" 0 0}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 19 16:42:33 2006 " "Info: Processing ended: Tue Sep 19 16:42:33 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
