

================================================================
== Vivado HLS Report for 'AXIS2GrayArray76'
================================================================
* Date:           Wed Jan  6 15:36:47 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        EdgeDetection
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    11.000|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  265731|  265731|  265731|  265731|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |       0|       0|         1|          1|          1|     0|    yes   |
        |- Loop 2     |  265728|  265728|       519|          -|          -|   512|    no    |
        | + Loop 2.1  |     514|     514|         4|          1|          1|   512|    yes   |
        | + Loop 2.2  |       0|       0|         1|          1|          1|     0|    yes   |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      3|      -|     -|
|Expression       |        -|      -|      0|   228|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      -|      -|     -|
|Memory           |        -|      -|      -|     -|
|Multiplexer      |        -|      -|      -|   368|
|Register         |        0|      -|    373|    32|
+-----------------+---------+-------+-------+------+
|Total            |        0|      3|    373|   628|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        0|      7|      2|     7|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |canny_edge_detectbkb_U5  |canny_edge_detectbkb  |    i0 * i1   |
    |canny_edge_detectcud_U6  |canny_edge_detectcud  | i0 + i1 * i2 |
    |canny_edge_detectdEe_U7  |canny_edge_detectdEe  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |xi_fu_365_p2                        |     +    |      0|  0|  17|          10|           1|
    |yi_fu_353_p2                        |     +    |      0|  0|  17|          10|           1|
    |ap_block_state10                    |    and   |      0|  0|   8|           1|           1|
    |ap_block_state5_pp1_stage0_iter0    |    and   |      0|  0|   8|           1|           1|
    |ap_block_state8_pp1_stage0_iter3    |    and   |      0|  0|   8|           1|           1|
    |ap_condition_343                    |    and   |      0|  0|   8|           1|           1|
    |ap_condition_461                    |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op122_read_state5      |    and   |      0|  0|   8|           1|           1|
    |axis_src_V_data_V_0_load_A          |    and   |      0|  0|   8|           1|           1|
    |axis_src_V_data_V_0_load_B          |    and   |      0|  0|   8|           1|           1|
    |axis_src_V_last_V_0_load_A          |    and   |      0|  0|   8|           1|           1|
    |axis_src_V_last_V_0_load_B          |    and   |      0|  0|   8|           1|           1|
    |axis_src_V_user_V_0_load_A          |    and   |      0|  0|   8|           1|           1|
    |axis_src_V_user_V_0_load_B          |    and   |      0|  0|   8|           1|           1|
    |axis_src_V_data_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |axis_src_V_last_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |axis_src_V_user_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |exitcond_i_i_i_fu_347_p2            |   icmp   |      0|  0|  13|          10|          11|
    |tmp_72_i_i_i_fu_359_p2              |   icmp   |      0|  0|  13|          10|          11|
    |ap_block_pp1_stage0_01001           |    or    |      0|  0|   8|           1|           1|
    |ap_block_state1                     |    or    |      0|  0|   8|           1|           1|
    |brmerge_i_i_i_fu_374_p2             |    or    |      0|  0|   8|           1|           1|
    |fifo1_din                           |  select  |      0|  0|   8|           1|           2|
    |ap_enable_pp1                       |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp1_iter1             |    xor   |      0|  0|   8|           2|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 228|          65|          47|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                      |  44|          9|    1|          9|
    |ap_done                                        |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                        |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3                        |   9|          2|    1|          2|
    |ap_phi_mux_axis_reader_data_V_1_phi_fu_238_p4  |   9|          2|   24|         48|
    |ap_phi_mux_axis_reader_data_V_2_phi_fu_286_p4  |  15|          3|   24|         72|
    |ap_phi_mux_eol_i_i_i_phi_fu_250_p4             |   9|          2|    1|          2|
    |ap_phi_mux_eol_phi_fu_227_p4                   |   9|          2|    1|          2|
    |axis_in_TDATA_blk_n                            |   9|          2|    1|          2|
    |axis_reader_data_V1_s_reg_203                  |   9|          2|   24|         48|
    |axis_reader_data_V_1_reg_235                   |   9|          2|   24|         48|
    |axis_reader_data_V_2_reg_282                   |  15|          3|   24|         72|
    |axis_reader_data_V_3_reg_306                   |   9|          2|   24|         48|
    |axis_reader_last_V1_s_reg_193                  |   9|          2|    1|          2|
    |axis_reader_last_V_2_reg_269                   |  15|          3|    1|          3|
    |axis_reader_last_V_3_reg_294                   |   9|          2|    1|          2|
    |axis_src_V_data_V_0_data_out                   |   9|          2|   24|         48|
    |axis_src_V_data_V_0_state                      |  15|          3|    2|          6|
    |axis_src_V_last_V_0_data_out                   |   9|          2|    1|          2|
    |axis_src_V_last_V_0_state                      |  15|          3|    2|          6|
    |axis_src_V_user_V_0_data_out                   |   9|          2|    1|          2|
    |axis_src_V_user_V_0_state                      |  15|          3|    2|          6|
    |eol_2_i_i_i_reg_318                            |   9|          2|    1|          2|
    |eol_i_i_i_reg_246                              |   9|          2|    1|          2|
    |eol_reg_224                                    |   9|          2|    1|          2|
    |fifo1_blk_n                                    |   9|          2|    1|          2|
    |hist_hthr_blk_n                                |   9|          2|    1|          2|
    |hist_hthr_out_blk_n                            |   9|          2|    1|          2|
    |hist_lthr_blk_n                                |   9|          2|    1|          2|
    |hist_lthr_out_blk_n                            |   9|          2|    1|          2|
    |real_start                                     |   9|          2|    1|          2|
    |xi_i_i_i_reg_258                               |   9|          2|   10|         20|
    |yi_i_i_i_reg_213                               |   9|          2|   10|         20|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          | 368|         79|  215|        492|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   8|   0|    8|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3               |   1|   0|    1|          0|
    |axis_reader_data_V1_s_reg_203         |  24|   0|   24|          0|
    |axis_reader_data_V_1_reg_235          |  24|   0|   24|          0|
    |axis_reader_data_V_2_reg_282          |  24|   0|   24|          0|
    |axis_reader_data_V_3_reg_306          |  24|   0|   24|          0|
    |axis_reader_last_V1_s_reg_193         |   1|   0|    1|          0|
    |axis_reader_last_V_2_reg_269          |   1|   0|    1|          0|
    |axis_reader_last_V_3_reg_294          |   1|   0|    1|          0|
    |axis_src_V_data_V_0_payload_A         |  24|   0|   24|          0|
    |axis_src_V_data_V_0_payload_B         |  24|   0|   24|          0|
    |axis_src_V_data_V_0_sel_rd            |   1|   0|    1|          0|
    |axis_src_V_data_V_0_sel_wr            |   1|   0|    1|          0|
    |axis_src_V_data_V_0_state             |   2|   0|    2|          0|
    |axis_src_V_last_V_0_payload_A         |   1|   0|    1|          0|
    |axis_src_V_last_V_0_payload_B         |   1|   0|    1|          0|
    |axis_src_V_last_V_0_sel_rd            |   1|   0|    1|          0|
    |axis_src_V_last_V_0_sel_wr            |   1|   0|    1|          0|
    |axis_src_V_last_V_0_state             |   2|   0|    2|          0|
    |axis_src_V_user_V_0_payload_A         |   1|   0|    1|          0|
    |axis_src_V_user_V_0_payload_B         |   1|   0|    1|          0|
    |axis_src_V_user_V_0_sel_rd            |   1|   0|    1|          0|
    |axis_src_V_user_V_0_sel_wr            |   1|   0|    1|          0|
    |axis_src_V_user_V_0_state             |   2|   0|    2|          0|
    |eol_2_i_i_i_reg_318                   |   1|   0|    1|          0|
    |eol_i_i_i_reg_246                     |   1|   0|    1|          0|
    |eol_reg_224                           |   1|   0|    1|          0|
    |p_1_cast_i_i_i_reg_515                |   8|   0|    8|          0|
    |p_1_cast_i_i_i_reg_515_pp1_iter1_reg  |   8|   0|    8|          0|
    |p_i_i_i_reg_525                       |  23|   0|   23|          0|
    |ret_V_reg_510                         |   8|   0|    8|          0|
    |sof_1_i_i_i_fu_144                    |   1|   0|    1|          0|
    |start_once_reg                        |   1|   0|    1|          0|
    |tmp_19_i_reg_520                      |   8|   0|    8|          0|
    |tmp_19_i_reg_520_pp1_iter1_reg        |   8|   0|    8|          0|
    |tmp_72_i_i_i_reg_497                  |   1|   0|    1|          0|
    |tmp_77_i_i_i_reg_535                  |   8|   0|    8|          0|
    |tmp_data_V_reg_468                    |  24|   0|   24|          0|
    |tmp_last_V_reg_476                    |   1|   0|    1|          0|
    |tmp_reg_530                           |   1|   0|    1|          0|
    |xi_i_i_i_reg_258                      |  10|   0|   10|          0|
    |yi_i_i_i_reg_213                      |  10|   0|   10|          0|
    |yi_reg_492                            |  10|   0|   10|          0|
    |tmp_72_i_i_i_reg_497                  |  64|  32|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 373|  32|  310|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |  AXIS2GrayArray76 | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |  AXIS2GrayArray76 | return value |
|ap_start              |  in |    1| ap_ctrl_hs |  AXIS2GrayArray76 | return value |
|start_full_n          |  in |    1| ap_ctrl_hs |  AXIS2GrayArray76 | return value |
|ap_done               | out |    1| ap_ctrl_hs |  AXIS2GrayArray76 | return value |
|ap_continue           |  in |    1| ap_ctrl_hs |  AXIS2GrayArray76 | return value |
|ap_idle               | out |    1| ap_ctrl_hs |  AXIS2GrayArray76 | return value |
|ap_ready              | out |    1| ap_ctrl_hs |  AXIS2GrayArray76 | return value |
|start_out             | out |    1| ap_ctrl_hs |  AXIS2GrayArray76 | return value |
|start_write           | out |    1| ap_ctrl_hs |  AXIS2GrayArray76 | return value |
|axis_in_TDATA         |  in |   24|    axis    | axis_src_V_data_V |    pointer   |
|axis_in_TVALID        |  in |    1|    axis    | axis_src_V_last_V |    pointer   |
|axis_in_TREADY        | out |    1|    axis    | axis_src_V_last_V |    pointer   |
|axis_in_TLAST         |  in |    1|    axis    | axis_src_V_last_V |    pointer   |
|axis_in_TUSER         |  in |    1|    axis    | axis_src_V_user_V |    pointer   |
|hist_hthr_dout        |  in |    8|   ap_fifo  |     hist_hthr     |    pointer   |
|hist_hthr_empty_n     |  in |    1|   ap_fifo  |     hist_hthr     |    pointer   |
|hist_hthr_read        | out |    1|   ap_fifo  |     hist_hthr     |    pointer   |
|hist_lthr_dout        |  in |    8|   ap_fifo  |     hist_lthr     |    pointer   |
|hist_lthr_empty_n     |  in |    1|   ap_fifo  |     hist_lthr     |    pointer   |
|hist_lthr_read        | out |    1|   ap_fifo  |     hist_lthr     |    pointer   |
|hist_hthr_out_din     | out |    8|   ap_fifo  |   hist_hthr_out   |    pointer   |
|hist_hthr_out_full_n  |  in |    1|   ap_fifo  |   hist_hthr_out   |    pointer   |
|hist_hthr_out_write   | out |    1|   ap_fifo  |   hist_hthr_out   |    pointer   |
|hist_lthr_out_din     | out |    8|   ap_fifo  |   hist_lthr_out   |    pointer   |
|hist_lthr_out_full_n  |  in |    1|   ap_fifo  |   hist_lthr_out   |    pointer   |
|hist_lthr_out_write   | out |    1|   ap_fifo  |   hist_lthr_out   |    pointer   |
|fifo1_din             | out |    8|   ap_fifo  |       fifo1       |    pointer   |
|fifo1_full_n          |  in |    1|   ap_fifo  |       fifo1       |    pointer   |
|fifo1_write           | out |    1|   ap_fifo  |       fifo1       |    pointer   |
+----------------------+-----+-----+------------+-------------------+--------------+

